
VideoStm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .screen       00002760  20000000  20000000  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  1 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00005c40  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000928  08005e18  08005e18  00006e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08006740  08006740  0005ac00  2**0
                  CONTENTS, READONLY
  5 .ARM          00000000  08006740  08006740  0005ac00  2**0
                  CONTENTS, READONLY
  6 .preinit_array 00000000  08006740  08006740  0005ac00  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08006740  08006740  00007740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  08006744  08006744  00007744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00001518  20002760  08006748  00007760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000002c0  20003c78  08007c60  00008c78  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20003f38  08007c60  00008f38  2**0
                  ALLOC
 12 .screenBB     0004ec00  22000000  22000000  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 13 .ARM.attributes 00000030  00000000  00000000  0005ac00  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000e19c  00000000  00000000  0005ac30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000249e  00000000  00000000  00068dcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000f18  00000000  00000000  0006b270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000269cf  00000000  00000000  0006c188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010226  00000000  00000000  00092b57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f7d3b  00000000  00000000  000a2d7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0019aab8  2**0
                  CONTENTS, READONLY
 21 .debug_rnglists 00000b8b  00000000  00000000  0019aafb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00003e4c  00000000  00000000  0019b688  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000061  00000000  00000000  0019f4d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20003c78 	.word	0x20003c78
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08005e00 	.word	0x08005e00

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20003c7c 	.word	0x20003c7c
 8000214:	08005e00 	.word	0x08005e00

08000218 <gdiBitBlt>:
		h			Bitmap height, in pixels
		bm			Pointer to the bitmap start position

	return			none
*/
void gdiBitBlt(PGDI_RECT prc, int16_t x, int16_t y, int16_t w, int16_t h, pBMP bm) {
 8000218:	b490      	push	{r4, r7}
 800021a:	b086      	sub	sp, #24
 800021c:	af00      	add	r7, sp, #0
 800021e:	60f8      	str	r0, [r7, #12]
 8000220:	4608      	mov	r0, r1
 8000222:	4611      	mov	r1, r2
 8000224:	461a      	mov	r2, r3
 8000226:	4603      	mov	r3, r0
 8000228:	817b      	strh	r3, [r7, #10]
 800022a:	460b      	mov	r3, r1
 800022c:	813b      	strh	r3, [r7, #8]
 800022e:	4613      	mov	r3, r2
 8000230:	80fb      	strh	r3, [r7, #6]
int16_t todo;
uint16_t alignment;

//	Calculate clipping region

	if (prc != NULL) {
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	2b00      	cmp	r3, #0
 8000236:	d00f      	beq.n	8000258 <gdiBitBlt+0x40>
		x += prc->x;
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800023e:	b29a      	uxth	r2, r3
 8000240:	897b      	ldrh	r3, [r7, #10]
 8000242:	4413      	add	r3, r2
 8000244:	b29b      	uxth	r3, r3
 8000246:	817b      	strh	r3, [r7, #10]
		y += prc->y;
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800024e:	b29a      	uxth	r2, r3
 8000250:	893b      	ldrh	r3, [r7, #8]
 8000252:	4413      	add	r3, r2
 8000254:	b29b      	uxth	r3, r3
 8000256:	813b      	strh	r3, [r7, #8]
//??		w = min(prc->w, VID_PIXELS_X-x);	// clip X
//??		h = min(prc->w, VID_PIXELS_Y-y);	// clip Y
	}
	alignment = x & 0b0000000000001111;
 8000258:	897b      	ldrh	r3, [r7, #10]
 800025a:	f003 030f 	and.w	r3, r3, #15
 800025e:	82bb      	strh	r3, [r7, #20]
	for(;--h >= 0; y++) {
 8000260:	e2cc      	b.n	80007fc <gdiBitBlt+0x5e4>
		for (todo = w; todo>0;) {
 8000262:	88fb      	ldrh	r3, [r7, #6]
 8000264:	82fb      	strh	r3, [r7, #22]
 8000266:	e2be      	b.n	80007e6 <gdiBitBlt+0x5ce>
			if (todo >= 9) {
 8000268:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800026c:	2b08      	cmp	r3, #8
 800026e:	dd2d      	ble.n	80002cc <gdiBitBlt+0xb4>
				bitmask.word = (todo >= 16) ?
									0xFFFF		<< (16-alignment):
 8000270:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000274:	2b0f      	cmp	r3, #15
 8000276:	dd08      	ble.n	800028a <gdiBitBlt+0x72>
 8000278:	8abb      	ldrh	r3, [r7, #20]
 800027a:	f1c3 0310 	rsb	r3, r3, #16
 800027e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000282:	fa02 f303 	lsl.w	r3, r2, r3
 8000286:	461a      	mov	r2, r3
 8000288:	e00c      	b.n	80002a4 <gdiBitBlt+0x8c>
						masktable[todo-1]		<< (16-alignment);
 800028a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800028e:	3b01      	subs	r3, #1
 8000290:	4a79      	ldr	r2, [pc, #484]	@ (8000478 <gdiBitBlt+0x260>)
 8000292:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000296:	461a      	mov	r2, r3
 8000298:	8abb      	ldrh	r3, [r7, #20]
 800029a:	f1c3 0310 	rsb	r3, r3, #16
 800029e:	fa02 f303 	lsl.w	r3, r2, r3
									0xFFFF		<< (16-alignment):
 80002a2:	461a      	mov	r2, r3
				bitmask.word = (todo >= 16) ?
 80002a4:	4b75      	ldr	r3, [pc, #468]	@ (800047c <gdiBitBlt+0x264>)
 80002a6:	601a      	str	r2, [r3, #0]
				pattern.word = *bm.halfwords++	<< (16-alignment);
 80002a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80002aa:	1c9a      	adds	r2, r3, #2
 80002ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80002ae:	881b      	ldrh	r3, [r3, #0]
 80002b0:	461a      	mov	r2, r3
 80002b2:	8abb      	ldrh	r3, [r7, #20]
 80002b4:	f1c3 0310 	rsb	r3, r3, #16
 80002b8:	fa02 f303 	lsl.w	r3, r2, r3
 80002bc:	461a      	mov	r2, r3
 80002be:	4b70      	ldr	r3, [pc, #448]	@ (8000480 <gdiBitBlt+0x268>)
 80002c0:	601a      	str	r2, [r3, #0]
				todo -= 16;
 80002c2:	8afb      	ldrh	r3, [r7, #22]
 80002c4:	3b10      	subs	r3, #16
 80002c6:	b29b      	uxth	r3, r3
 80002c8:	82fb      	strh	r3, [r7, #22]
 80002ca:	e01f      	b.n	800030c <gdiBitBlt+0xf4>
			} else {
				bitmask.word = masktable[todo-1] << (16-alignment);
 80002cc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80002d0:	3b01      	subs	r3, #1
 80002d2:	4a69      	ldr	r2, [pc, #420]	@ (8000478 <gdiBitBlt+0x260>)
 80002d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002d8:	461a      	mov	r2, r3
 80002da:	8abb      	ldrh	r3, [r7, #20]
 80002dc:	f1c3 0310 	rsb	r3, r3, #16
 80002e0:	fa02 f303 	lsl.w	r3, r2, r3
 80002e4:	461a      	mov	r2, r3
 80002e6:	4b65      	ldr	r3, [pc, #404]	@ (800047c <gdiBitBlt+0x264>)
 80002e8:	601a      	str	r2, [r3, #0]
				pattern.word = *bm.bytesinROM++  << (24-alignment);
 80002ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80002ec:	1c5a      	adds	r2, r3, #1
 80002ee:	627a      	str	r2, [r7, #36]	@ 0x24
 80002f0:	781b      	ldrb	r3, [r3, #0]
 80002f2:	461a      	mov	r2, r3
 80002f4:	8abb      	ldrh	r3, [r7, #20]
 80002f6:	f1c3 0318 	rsb	r3, r3, #24
 80002fa:	fa02 f303 	lsl.w	r3, r2, r3
 80002fe:	461a      	mov	r2, r3
 8000300:	4b5f      	ldr	r3, [pc, #380]	@ (8000480 <gdiBitBlt+0x268>)
 8000302:	601a      	str	r2, [r3, #0]
				todo -= 8;
 8000304:	8afb      	ldrh	r3, [r7, #22]
 8000306:	3b08      	subs	r3, #8
 8000308:	b29b      	uxth	r3, r3
 800030a:	82fb      	strh	r3, [r7, #22]
			}
			switch(rop) {
 800030c:	4b5d      	ldr	r3, [pc, #372]	@ (8000484 <gdiBitBlt+0x26c>)
 800030e:	781b      	ldrb	r3, [r3, #0]
 8000310:	2b04      	cmp	r3, #4
 8000312:	f200 8268 	bhi.w	80007e6 <gdiBitBlt+0x5ce>
 8000316:	a201      	add	r2, pc, #4	@ (adr r2, 800031c <gdiBitBlt+0x104>)
 8000318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800031c:	08000331 	.word	0x08000331
 8000320:	0800048d 	.word	0x0800048d
 8000324:	08000715 	.word	0x08000715
 8000328:	080005d5 	.word	0x080005d5
 800032c:	08000675 	.word	0x08000675
				case GDI_ROP_COPY:
					screen[y][x>>4] &= ~bitmask.halfword[1];
 8000330:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000334:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000338:	111b      	asrs	r3, r3, #4
 800033a:	b21b      	sxth	r3, r3
 800033c:	4618      	mov	r0, r3
 800033e:	4952      	ldr	r1, [pc, #328]	@ (8000488 <gdiBitBlt+0x270>)
 8000340:	4613      	mov	r3, r2
 8000342:	005b      	lsls	r3, r3, #1
 8000344:	4413      	add	r3, r2
 8000346:	00da      	lsls	r2, r3, #3
 8000348:	1ad2      	subs	r2, r2, r3
 800034a:	1813      	adds	r3, r2, r0
 800034c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000350:	b21a      	sxth	r2, r3
 8000352:	4b4a      	ldr	r3, [pc, #296]	@ (800047c <gdiBitBlt+0x264>)
 8000354:	885b      	ldrh	r3, [r3, #2]
 8000356:	b21b      	sxth	r3, r3
 8000358:	43db      	mvns	r3, r3
 800035a:	b21b      	sxth	r3, r3
 800035c:	4013      	ands	r3, r2
 800035e:	b219      	sxth	r1, r3
 8000360:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000364:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000368:	111b      	asrs	r3, r3, #4
 800036a:	b21b      	sxth	r3, r3
 800036c:	461c      	mov	r4, r3
 800036e:	b288      	uxth	r0, r1
 8000370:	4945      	ldr	r1, [pc, #276]	@ (8000488 <gdiBitBlt+0x270>)
 8000372:	4613      	mov	r3, r2
 8000374:	005b      	lsls	r3, r3, #1
 8000376:	4413      	add	r3, r2
 8000378:	00da      	lsls	r2, r3, #3
 800037a:	1ad2      	subs	r2, r2, r3
 800037c:	1913      	adds	r3, r2, r4
 800037e:	4602      	mov	r2, r0
 8000380:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					screen[y][x>>4] |=  pattern.halfword[1];
 8000384:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000388:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800038c:	111b      	asrs	r3, r3, #4
 800038e:	b21b      	sxth	r3, r3
 8000390:	4618      	mov	r0, r3
 8000392:	493d      	ldr	r1, [pc, #244]	@ (8000488 <gdiBitBlt+0x270>)
 8000394:	4613      	mov	r3, r2
 8000396:	005b      	lsls	r3, r3, #1
 8000398:	4413      	add	r3, r2
 800039a:	00da      	lsls	r2, r3, #3
 800039c:	1ad2      	subs	r2, r2, r3
 800039e:	1813      	adds	r3, r2, r0
 80003a0:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 80003a4:	4b36      	ldr	r3, [pc, #216]	@ (8000480 <gdiBitBlt+0x268>)
 80003a6:	885b      	ldrh	r3, [r3, #2]
 80003a8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80003ac:	f9b7 000a 	ldrsh.w	r0, [r7, #10]
 80003b0:	1100      	asrs	r0, r0, #4
 80003b2:	b200      	sxth	r0, r0
 80003b4:	4604      	mov	r4, r0
 80003b6:	430b      	orrs	r3, r1
 80003b8:	b298      	uxth	r0, r3
 80003ba:	4933      	ldr	r1, [pc, #204]	@ (8000488 <gdiBitBlt+0x270>)
 80003bc:	4613      	mov	r3, r2
 80003be:	005b      	lsls	r3, r3, #1
 80003c0:	4413      	add	r3, r2
 80003c2:	00da      	lsls	r2, r3, #3
 80003c4:	1ad2      	subs	r2, r2, r3
 80003c6:	1913      	adds	r3, r2, r4
 80003c8:	4602      	mov	r2, r0
 80003ca:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					if (bitmask.halfword[0] != 0) {
 80003ce:	4b2b      	ldr	r3, [pc, #172]	@ (800047c <gdiBitBlt+0x264>)
 80003d0:	881b      	ldrh	r3, [r3, #0]
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	f000 81fe 	beq.w	80007d4 <gdiBitBlt+0x5bc>
						screen[y][(x>>4)+1] &= ~bitmask.halfword[0];
 80003d8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80003dc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80003e0:	111b      	asrs	r3, r3, #4
 80003e2:	b21b      	sxth	r3, r3
 80003e4:	1c59      	adds	r1, r3, #1
 80003e6:	4828      	ldr	r0, [pc, #160]	@ (8000488 <gdiBitBlt+0x270>)
 80003e8:	4613      	mov	r3, r2
 80003ea:	005b      	lsls	r3, r3, #1
 80003ec:	4413      	add	r3, r2
 80003ee:	00da      	lsls	r2, r3, #3
 80003f0:	1ad2      	subs	r2, r2, r3
 80003f2:	1853      	adds	r3, r2, r1
 80003f4:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80003f8:	b21a      	sxth	r2, r3
 80003fa:	4b20      	ldr	r3, [pc, #128]	@ (800047c <gdiBitBlt+0x264>)
 80003fc:	881b      	ldrh	r3, [r3, #0]
 80003fe:	b21b      	sxth	r3, r3
 8000400:	43db      	mvns	r3, r3
 8000402:	b21b      	sxth	r3, r3
 8000404:	4013      	ands	r3, r2
 8000406:	b218      	sxth	r0, r3
 8000408:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800040c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000410:	111b      	asrs	r3, r3, #4
 8000412:	b21b      	sxth	r3, r3
 8000414:	1c59      	adds	r1, r3, #1
 8000416:	b284      	uxth	r4, r0
 8000418:	481b      	ldr	r0, [pc, #108]	@ (8000488 <gdiBitBlt+0x270>)
 800041a:	4613      	mov	r3, r2
 800041c:	005b      	lsls	r3, r3, #1
 800041e:	4413      	add	r3, r2
 8000420:	00da      	lsls	r2, r3, #3
 8000422:	1ad2      	subs	r2, r2, r3
 8000424:	1853      	adds	r3, r2, r1
 8000426:	4622      	mov	r2, r4
 8000428:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
						screen[y][(x>>4)+1] |=  pattern.halfword[0];
 800042c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000430:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000434:	111b      	asrs	r3, r3, #4
 8000436:	b21b      	sxth	r3, r3
 8000438:	1c59      	adds	r1, r3, #1
 800043a:	4813      	ldr	r0, [pc, #76]	@ (8000488 <gdiBitBlt+0x270>)
 800043c:	4613      	mov	r3, r2
 800043e:	005b      	lsls	r3, r3, #1
 8000440:	4413      	add	r3, r2
 8000442:	00da      	lsls	r2, r3, #3
 8000444:	1ad2      	subs	r2, r2, r3
 8000446:	1853      	adds	r3, r2, r1
 8000448:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 800044c:	4b0c      	ldr	r3, [pc, #48]	@ (8000480 <gdiBitBlt+0x268>)
 800044e:	881b      	ldrh	r3, [r3, #0]
 8000450:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000454:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8000458:	1109      	asrs	r1, r1, #4
 800045a:	b209      	sxth	r1, r1
 800045c:	3101      	adds	r1, #1
 800045e:	4303      	orrs	r3, r0
 8000460:	b29c      	uxth	r4, r3
 8000462:	4809      	ldr	r0, [pc, #36]	@ (8000488 <gdiBitBlt+0x270>)
 8000464:	4613      	mov	r3, r2
 8000466:	005b      	lsls	r3, r3, #1
 8000468:	4413      	add	r3, r2
 800046a:	00da      	lsls	r2, r3, #3
 800046c:	1ad2      	subs	r2, r2, r3
 800046e:	1853      	adds	r3, r2, r1
 8000470:	4622      	mov	r2, r4
 8000472:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					}
					break;
 8000476:	e1ad      	b.n	80007d4 <gdiBitBlt+0x5bc>
 8000478:	080061f0 	.word	0x080061f0
 800047c:	20003c98 	.word	0x20003c98
 8000480:	20003c94 	.word	0x20003c94
 8000484:	20002760 	.word	0x20002760
 8000488:	20000000 	.word	0x20000000
				case GDI_ROP_BONW:	// inverse video
					screen[y][x>>4] |=  bitmask.halfword[1];
 800048c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000490:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000494:	111b      	asrs	r3, r3, #4
 8000496:	b21b      	sxth	r3, r3
 8000498:	4618      	mov	r0, r3
 800049a:	49cb      	ldr	r1, [pc, #812]	@ (80007c8 <gdiBitBlt+0x5b0>)
 800049c:	4613      	mov	r3, r2
 800049e:	005b      	lsls	r3, r3, #1
 80004a0:	4413      	add	r3, r2
 80004a2:	00da      	lsls	r2, r3, #3
 80004a4:	1ad2      	subs	r2, r2, r3
 80004a6:	1813      	adds	r3, r2, r0
 80004a8:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 80004ac:	4bc7      	ldr	r3, [pc, #796]	@ (80007cc <gdiBitBlt+0x5b4>)
 80004ae:	885b      	ldrh	r3, [r3, #2]
 80004b0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80004b4:	f9b7 000a 	ldrsh.w	r0, [r7, #10]
 80004b8:	1100      	asrs	r0, r0, #4
 80004ba:	b200      	sxth	r0, r0
 80004bc:	4604      	mov	r4, r0
 80004be:	430b      	orrs	r3, r1
 80004c0:	b298      	uxth	r0, r3
 80004c2:	49c1      	ldr	r1, [pc, #772]	@ (80007c8 <gdiBitBlt+0x5b0>)
 80004c4:	4613      	mov	r3, r2
 80004c6:	005b      	lsls	r3, r3, #1
 80004c8:	4413      	add	r3, r2
 80004ca:	00da      	lsls	r2, r3, #3
 80004cc:	1ad2      	subs	r2, r2, r3
 80004ce:	1913      	adds	r3, r2, r4
 80004d0:	4602      	mov	r2, r0
 80004d2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					screen[y][x>>4] &= ~pattern.halfword[1];
 80004d6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80004da:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80004de:	111b      	asrs	r3, r3, #4
 80004e0:	b21b      	sxth	r3, r3
 80004e2:	4618      	mov	r0, r3
 80004e4:	49b8      	ldr	r1, [pc, #736]	@ (80007c8 <gdiBitBlt+0x5b0>)
 80004e6:	4613      	mov	r3, r2
 80004e8:	005b      	lsls	r3, r3, #1
 80004ea:	4413      	add	r3, r2
 80004ec:	00da      	lsls	r2, r3, #3
 80004ee:	1ad2      	subs	r2, r2, r3
 80004f0:	1813      	adds	r3, r2, r0
 80004f2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80004f6:	b21a      	sxth	r2, r3
 80004f8:	4bb5      	ldr	r3, [pc, #724]	@ (80007d0 <gdiBitBlt+0x5b8>)
 80004fa:	885b      	ldrh	r3, [r3, #2]
 80004fc:	b21b      	sxth	r3, r3
 80004fe:	43db      	mvns	r3, r3
 8000500:	b21b      	sxth	r3, r3
 8000502:	4013      	ands	r3, r2
 8000504:	b219      	sxth	r1, r3
 8000506:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800050a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800050e:	111b      	asrs	r3, r3, #4
 8000510:	b21b      	sxth	r3, r3
 8000512:	461c      	mov	r4, r3
 8000514:	b288      	uxth	r0, r1
 8000516:	49ac      	ldr	r1, [pc, #688]	@ (80007c8 <gdiBitBlt+0x5b0>)
 8000518:	4613      	mov	r3, r2
 800051a:	005b      	lsls	r3, r3, #1
 800051c:	4413      	add	r3, r2
 800051e:	00da      	lsls	r2, r3, #3
 8000520:	1ad2      	subs	r2, r2, r3
 8000522:	1913      	adds	r3, r2, r4
 8000524:	4602      	mov	r2, r0
 8000526:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					if (bitmask.halfword[0] != 0) {
 800052a:	4ba8      	ldr	r3, [pc, #672]	@ (80007cc <gdiBitBlt+0x5b4>)
 800052c:	881b      	ldrh	r3, [r3, #0]
 800052e:	2b00      	cmp	r3, #0
 8000530:	f000 8152 	beq.w	80007d8 <gdiBitBlt+0x5c0>
						screen[y][(x>>4)+1] |=  bitmask.halfword[0];
 8000534:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000538:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800053c:	111b      	asrs	r3, r3, #4
 800053e:	b21b      	sxth	r3, r3
 8000540:	1c59      	adds	r1, r3, #1
 8000542:	48a1      	ldr	r0, [pc, #644]	@ (80007c8 <gdiBitBlt+0x5b0>)
 8000544:	4613      	mov	r3, r2
 8000546:	005b      	lsls	r3, r3, #1
 8000548:	4413      	add	r3, r2
 800054a:	00da      	lsls	r2, r3, #3
 800054c:	1ad2      	subs	r2, r2, r3
 800054e:	1853      	adds	r3, r2, r1
 8000550:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 8000554:	4b9d      	ldr	r3, [pc, #628]	@ (80007cc <gdiBitBlt+0x5b4>)
 8000556:	881b      	ldrh	r3, [r3, #0]
 8000558:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800055c:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8000560:	1109      	asrs	r1, r1, #4
 8000562:	b209      	sxth	r1, r1
 8000564:	3101      	adds	r1, #1
 8000566:	4303      	orrs	r3, r0
 8000568:	b29c      	uxth	r4, r3
 800056a:	4897      	ldr	r0, [pc, #604]	@ (80007c8 <gdiBitBlt+0x5b0>)
 800056c:	4613      	mov	r3, r2
 800056e:	005b      	lsls	r3, r3, #1
 8000570:	4413      	add	r3, r2
 8000572:	00da      	lsls	r2, r3, #3
 8000574:	1ad2      	subs	r2, r2, r3
 8000576:	1853      	adds	r3, r2, r1
 8000578:	4622      	mov	r2, r4
 800057a:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
						screen[y][(x>>4)+1] &= ~pattern.halfword[0];
 800057e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000582:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000586:	111b      	asrs	r3, r3, #4
 8000588:	b21b      	sxth	r3, r3
 800058a:	1c59      	adds	r1, r3, #1
 800058c:	488e      	ldr	r0, [pc, #568]	@ (80007c8 <gdiBitBlt+0x5b0>)
 800058e:	4613      	mov	r3, r2
 8000590:	005b      	lsls	r3, r3, #1
 8000592:	4413      	add	r3, r2
 8000594:	00da      	lsls	r2, r3, #3
 8000596:	1ad2      	subs	r2, r2, r3
 8000598:	1853      	adds	r3, r2, r1
 800059a:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 800059e:	b21a      	sxth	r2, r3
 80005a0:	4b8b      	ldr	r3, [pc, #556]	@ (80007d0 <gdiBitBlt+0x5b8>)
 80005a2:	881b      	ldrh	r3, [r3, #0]
 80005a4:	b21b      	sxth	r3, r3
 80005a6:	43db      	mvns	r3, r3
 80005a8:	b21b      	sxth	r3, r3
 80005aa:	4013      	ands	r3, r2
 80005ac:	b218      	sxth	r0, r3
 80005ae:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80005b2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80005b6:	111b      	asrs	r3, r3, #4
 80005b8:	b21b      	sxth	r3, r3
 80005ba:	1c59      	adds	r1, r3, #1
 80005bc:	b284      	uxth	r4, r0
 80005be:	4882      	ldr	r0, [pc, #520]	@ (80007c8 <gdiBitBlt+0x5b0>)
 80005c0:	4613      	mov	r3, r2
 80005c2:	005b      	lsls	r3, r3, #1
 80005c4:	4413      	add	r3, r2
 80005c6:	00da      	lsls	r2, r3, #3
 80005c8:	1ad2      	subs	r2, r2, r3
 80005ca:	1853      	adds	r3, r2, r1
 80005cc:	4622      	mov	r2, r4
 80005ce:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					}
					break;
 80005d2:	e101      	b.n	80007d8 <gdiBitBlt+0x5c0>
				case GDI_ROP_XOR:
					screen[y][x>>4] ^= pattern.halfword[1];
 80005d4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80005d8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80005dc:	111b      	asrs	r3, r3, #4
 80005de:	b21b      	sxth	r3, r3
 80005e0:	4618      	mov	r0, r3
 80005e2:	4979      	ldr	r1, [pc, #484]	@ (80007c8 <gdiBitBlt+0x5b0>)
 80005e4:	4613      	mov	r3, r2
 80005e6:	005b      	lsls	r3, r3, #1
 80005e8:	4413      	add	r3, r2
 80005ea:	00da      	lsls	r2, r3, #3
 80005ec:	1ad2      	subs	r2, r2, r3
 80005ee:	1813      	adds	r3, r2, r0
 80005f0:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 80005f4:	4b76      	ldr	r3, [pc, #472]	@ (80007d0 <gdiBitBlt+0x5b8>)
 80005f6:	885b      	ldrh	r3, [r3, #2]
 80005f8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80005fc:	f9b7 000a 	ldrsh.w	r0, [r7, #10]
 8000600:	1100      	asrs	r0, r0, #4
 8000602:	b200      	sxth	r0, r0
 8000604:	4604      	mov	r4, r0
 8000606:	404b      	eors	r3, r1
 8000608:	b298      	uxth	r0, r3
 800060a:	496f      	ldr	r1, [pc, #444]	@ (80007c8 <gdiBitBlt+0x5b0>)
 800060c:	4613      	mov	r3, r2
 800060e:	005b      	lsls	r3, r3, #1
 8000610:	4413      	add	r3, r2
 8000612:	00da      	lsls	r2, r3, #3
 8000614:	1ad2      	subs	r2, r2, r3
 8000616:	1913      	adds	r3, r2, r4
 8000618:	4602      	mov	r2, r0
 800061a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					if (pattern.halfword[0] != 0)
 800061e:	4b6c      	ldr	r3, [pc, #432]	@ (80007d0 <gdiBitBlt+0x5b8>)
 8000620:	881b      	ldrh	r3, [r3, #0]
 8000622:	2b00      	cmp	r3, #0
 8000624:	f000 80da 	beq.w	80007dc <gdiBitBlt+0x5c4>
						screen[y][(x>>4)+1] ^= pattern.halfword[0];
 8000628:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800062c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000630:	111b      	asrs	r3, r3, #4
 8000632:	b21b      	sxth	r3, r3
 8000634:	1c59      	adds	r1, r3, #1
 8000636:	4864      	ldr	r0, [pc, #400]	@ (80007c8 <gdiBitBlt+0x5b0>)
 8000638:	4613      	mov	r3, r2
 800063a:	005b      	lsls	r3, r3, #1
 800063c:	4413      	add	r3, r2
 800063e:	00da      	lsls	r2, r3, #3
 8000640:	1ad2      	subs	r2, r2, r3
 8000642:	1853      	adds	r3, r2, r1
 8000644:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 8000648:	4b61      	ldr	r3, [pc, #388]	@ (80007d0 <gdiBitBlt+0x5b8>)
 800064a:	881b      	ldrh	r3, [r3, #0]
 800064c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000650:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8000654:	1109      	asrs	r1, r1, #4
 8000656:	b209      	sxth	r1, r1
 8000658:	3101      	adds	r1, #1
 800065a:	4043      	eors	r3, r0
 800065c:	b29c      	uxth	r4, r3
 800065e:	485a      	ldr	r0, [pc, #360]	@ (80007c8 <gdiBitBlt+0x5b0>)
 8000660:	4613      	mov	r3, r2
 8000662:	005b      	lsls	r3, r3, #1
 8000664:	4413      	add	r3, r2
 8000666:	00da      	lsls	r2, r3, #3
 8000668:	1ad2      	subs	r2, r2, r3
 800066a:	1853      	adds	r3, r2, r1
 800066c:	4622      	mov	r2, r4
 800066e:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					break;
 8000672:	e0b3      	b.n	80007dc <gdiBitBlt+0x5c4>
				case GDI_ROP_OR:
					screen[y][x>>4] |= pattern.halfword[1];
 8000674:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000678:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800067c:	111b      	asrs	r3, r3, #4
 800067e:	b21b      	sxth	r3, r3
 8000680:	4618      	mov	r0, r3
 8000682:	4951      	ldr	r1, [pc, #324]	@ (80007c8 <gdiBitBlt+0x5b0>)
 8000684:	4613      	mov	r3, r2
 8000686:	005b      	lsls	r3, r3, #1
 8000688:	4413      	add	r3, r2
 800068a:	00da      	lsls	r2, r3, #3
 800068c:	1ad2      	subs	r2, r2, r3
 800068e:	1813      	adds	r3, r2, r0
 8000690:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 8000694:	4b4e      	ldr	r3, [pc, #312]	@ (80007d0 <gdiBitBlt+0x5b8>)
 8000696:	885b      	ldrh	r3, [r3, #2]
 8000698:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800069c:	f9b7 000a 	ldrsh.w	r0, [r7, #10]
 80006a0:	1100      	asrs	r0, r0, #4
 80006a2:	b200      	sxth	r0, r0
 80006a4:	4604      	mov	r4, r0
 80006a6:	430b      	orrs	r3, r1
 80006a8:	b298      	uxth	r0, r3
 80006aa:	4947      	ldr	r1, [pc, #284]	@ (80007c8 <gdiBitBlt+0x5b0>)
 80006ac:	4613      	mov	r3, r2
 80006ae:	005b      	lsls	r3, r3, #1
 80006b0:	4413      	add	r3, r2
 80006b2:	00da      	lsls	r2, r3, #3
 80006b4:	1ad2      	subs	r2, r2, r3
 80006b6:	1913      	adds	r3, r2, r4
 80006b8:	4602      	mov	r2, r0
 80006ba:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					if (pattern.halfword[0] != 0)
 80006be:	4b44      	ldr	r3, [pc, #272]	@ (80007d0 <gdiBitBlt+0x5b8>)
 80006c0:	881b      	ldrh	r3, [r3, #0]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	f000 808c 	beq.w	80007e0 <gdiBitBlt+0x5c8>
						screen[y][(x>>4)+1] |= pattern.halfword[0];
 80006c8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80006cc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80006d0:	111b      	asrs	r3, r3, #4
 80006d2:	b21b      	sxth	r3, r3
 80006d4:	1c59      	adds	r1, r3, #1
 80006d6:	483c      	ldr	r0, [pc, #240]	@ (80007c8 <gdiBitBlt+0x5b0>)
 80006d8:	4613      	mov	r3, r2
 80006da:	005b      	lsls	r3, r3, #1
 80006dc:	4413      	add	r3, r2
 80006de:	00da      	lsls	r2, r3, #3
 80006e0:	1ad2      	subs	r2, r2, r3
 80006e2:	1853      	adds	r3, r2, r1
 80006e4:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 80006e8:	4b39      	ldr	r3, [pc, #228]	@ (80007d0 <gdiBitBlt+0x5b8>)
 80006ea:	881b      	ldrh	r3, [r3, #0]
 80006ec:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80006f0:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80006f4:	1109      	asrs	r1, r1, #4
 80006f6:	b209      	sxth	r1, r1
 80006f8:	3101      	adds	r1, #1
 80006fa:	4303      	orrs	r3, r0
 80006fc:	b29c      	uxth	r4, r3
 80006fe:	4832      	ldr	r0, [pc, #200]	@ (80007c8 <gdiBitBlt+0x5b0>)
 8000700:	4613      	mov	r3, r2
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	4413      	add	r3, r2
 8000706:	00da      	lsls	r2, r3, #3
 8000708:	1ad2      	subs	r2, r2, r3
 800070a:	1853      	adds	r3, r2, r1
 800070c:	4622      	mov	r2, r4
 800070e:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					break;
 8000712:	e065      	b.n	80007e0 <gdiBitBlt+0x5c8>
				case GDI_ROP_NAND:
					screen[y][x>>4] &= ~pattern.halfword[1];
 8000714:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000718:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800071c:	111b      	asrs	r3, r3, #4
 800071e:	b21b      	sxth	r3, r3
 8000720:	4618      	mov	r0, r3
 8000722:	4929      	ldr	r1, [pc, #164]	@ (80007c8 <gdiBitBlt+0x5b0>)
 8000724:	4613      	mov	r3, r2
 8000726:	005b      	lsls	r3, r3, #1
 8000728:	4413      	add	r3, r2
 800072a:	00da      	lsls	r2, r3, #3
 800072c:	1ad2      	subs	r2, r2, r3
 800072e:	1813      	adds	r3, r2, r0
 8000730:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000734:	b21a      	sxth	r2, r3
 8000736:	4b26      	ldr	r3, [pc, #152]	@ (80007d0 <gdiBitBlt+0x5b8>)
 8000738:	885b      	ldrh	r3, [r3, #2]
 800073a:	b21b      	sxth	r3, r3
 800073c:	43db      	mvns	r3, r3
 800073e:	b21b      	sxth	r3, r3
 8000740:	4013      	ands	r3, r2
 8000742:	b219      	sxth	r1, r3
 8000744:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000748:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800074c:	111b      	asrs	r3, r3, #4
 800074e:	b21b      	sxth	r3, r3
 8000750:	461c      	mov	r4, r3
 8000752:	b288      	uxth	r0, r1
 8000754:	491c      	ldr	r1, [pc, #112]	@ (80007c8 <gdiBitBlt+0x5b0>)
 8000756:	4613      	mov	r3, r2
 8000758:	005b      	lsls	r3, r3, #1
 800075a:	4413      	add	r3, r2
 800075c:	00da      	lsls	r2, r3, #3
 800075e:	1ad2      	subs	r2, r2, r3
 8000760:	1913      	adds	r3, r2, r4
 8000762:	4602      	mov	r2, r0
 8000764:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					if (pattern.halfword[0] != 0)
 8000768:	4b19      	ldr	r3, [pc, #100]	@ (80007d0 <gdiBitBlt+0x5b8>)
 800076a:	881b      	ldrh	r3, [r3, #0]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d039      	beq.n	80007e4 <gdiBitBlt+0x5cc>
						screen[y][(x>>4)+1] &= ~pattern.halfword[0];
 8000770:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000774:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000778:	111b      	asrs	r3, r3, #4
 800077a:	b21b      	sxth	r3, r3
 800077c:	1c59      	adds	r1, r3, #1
 800077e:	4812      	ldr	r0, [pc, #72]	@ (80007c8 <gdiBitBlt+0x5b0>)
 8000780:	4613      	mov	r3, r2
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	4413      	add	r3, r2
 8000786:	00da      	lsls	r2, r3, #3
 8000788:	1ad2      	subs	r2, r2, r3
 800078a:	1853      	adds	r3, r2, r1
 800078c:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8000790:	b21a      	sxth	r2, r3
 8000792:	4b0f      	ldr	r3, [pc, #60]	@ (80007d0 <gdiBitBlt+0x5b8>)
 8000794:	881b      	ldrh	r3, [r3, #0]
 8000796:	b21b      	sxth	r3, r3
 8000798:	43db      	mvns	r3, r3
 800079a:	b21b      	sxth	r3, r3
 800079c:	4013      	ands	r3, r2
 800079e:	b218      	sxth	r0, r3
 80007a0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80007a4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80007a8:	111b      	asrs	r3, r3, #4
 80007aa:	b21b      	sxth	r3, r3
 80007ac:	1c59      	adds	r1, r3, #1
 80007ae:	b284      	uxth	r4, r0
 80007b0:	4805      	ldr	r0, [pc, #20]	@ (80007c8 <gdiBitBlt+0x5b0>)
 80007b2:	4613      	mov	r3, r2
 80007b4:	005b      	lsls	r3, r3, #1
 80007b6:	4413      	add	r3, r2
 80007b8:	00da      	lsls	r2, r3, #3
 80007ba:	1ad2      	subs	r2, r2, r3
 80007bc:	1853      	adds	r3, r2, r1
 80007be:	4622      	mov	r2, r4
 80007c0:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					break;
 80007c4:	e00e      	b.n	80007e4 <gdiBitBlt+0x5cc>
 80007c6:	bf00      	nop
 80007c8:	20000000 	.word	0x20000000
 80007cc:	20003c98 	.word	0x20003c98
 80007d0:	20003c94 	.word	0x20003c94
					break;
 80007d4:	bf00      	nop
 80007d6:	e006      	b.n	80007e6 <gdiBitBlt+0x5ce>
					break;
 80007d8:	bf00      	nop
 80007da:	e004      	b.n	80007e6 <gdiBitBlt+0x5ce>
					break;
 80007dc:	bf00      	nop
 80007de:	e002      	b.n	80007e6 <gdiBitBlt+0x5ce>
					break;
 80007e0:	bf00      	nop
 80007e2:	e000      	b.n	80007e6 <gdiBitBlt+0x5ce>
					break;
 80007e4:	bf00      	nop
		for (todo = w; todo>0;) {
 80007e6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	f73f ad3c 	bgt.w	8000268 <gdiBitBlt+0x50>
	for(;--h >= 0; y++) {
 80007f0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80007f4:	b29b      	uxth	r3, r3
 80007f6:	3301      	adds	r3, #1
 80007f8:	b29b      	uxth	r3, r3
 80007fa:	813b      	strh	r3, [r7, #8]
 80007fc:	8c3b      	ldrh	r3, [r7, #32]
 80007fe:	3b01      	subs	r3, #1
 8000800:	b29b      	uxth	r3, r3
 8000802:	843b      	strh	r3, [r7, #32]
 8000804:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8000808:	2b00      	cmp	r3, #0
 800080a:	f6bf ad2a 	bge.w	8000262 <gdiBitBlt+0x4a>
			}
		}
	}
}
 800080e:	bf00      	nop
 8000810:	bf00      	nop
 8000812:	3718      	adds	r7, #24
 8000814:	46bd      	mov	sp, r7
 8000816:	bc90      	pop	{r4, r7}
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop

0800081c <gdiDrawTextEx>:
		ptext		Pointer to text

	return			none
*/
void gdiDrawTextEx(int16_t x, int16_t y, char *ptext)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b086      	sub	sp, #24
 8000820:	af02      	add	r7, sp, #8
 8000822:	4603      	mov	r3, r0
 8000824:	603a      	str	r2, [r7, #0]
 8000826:	80fb      	strh	r3, [r7, #6]
 8000828:	460b      	mov	r3, r1
 800082a:	80bb      	strh	r3, [r7, #4]
	char		c;

	for (; (c = *ptext++) != 0; x += GDI_SYSFONT_WIDTH)
 800082c:	e01a      	b.n	8000864 <gdiDrawTextEx+0x48>
		if (c >= GDI_SYSFONT_OFFSET)
 800082e:	7bfb      	ldrb	r3, [r7, #15]
 8000830:	2b1f      	cmp	r3, #31
 8000832:	d913      	bls.n	800085c <gdiDrawTextEx+0x40>
			gdiBitBlt(NULL, x, y, GDI_SYSFONT_WIDTH, GDI_SYSFONT_HEIGHT, (pBMP) gdiSystemFont[c-GDI_SYSFONT_OFFSET]);
 8000834:	7bfb      	ldrb	r3, [r7, #15]
 8000836:	f1a3 0220 	sub.w	r2, r3, #32
 800083a:	4613      	mov	r3, r2
 800083c:	009b      	lsls	r3, r3, #2
 800083e:	4413      	add	r3, r2
 8000840:	005b      	lsls	r3, r3, #1
 8000842:	4a0f      	ldr	r2, [pc, #60]	@ (8000880 <gdiDrawTextEx+0x64>)
 8000844:	4413      	add	r3, r2
 8000846:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800084a:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800084e:	9301      	str	r3, [sp, #4]
 8000850:	230a      	movs	r3, #10
 8000852:	9300      	str	r3, [sp, #0]
 8000854:	2306      	movs	r3, #6
 8000856:	2000      	movs	r0, #0
 8000858:	f7ff fcde 	bl	8000218 <gdiBitBlt>
	for (; (c = *ptext++) != 0; x += GDI_SYSFONT_WIDTH)
 800085c:	88fb      	ldrh	r3, [r7, #6]
 800085e:	3306      	adds	r3, #6
 8000860:	b29b      	uxth	r3, r3
 8000862:	80fb      	strh	r3, [r7, #6]
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	1c5a      	adds	r2, r3, #1
 8000868:	603a      	str	r2, [r7, #0]
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	73fb      	strb	r3, [r7, #15]
 800086e:	7bfb      	ldrb	r3, [r7, #15]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d1dc      	bne.n	800082e <gdiDrawTextEx+0x12>
//	clip here if		if (x >= VID_PIXELS_X - GDI_SYSFONT_WIDTH)
		// else control character handling ...
}
 8000874:	bf00      	nop
 8000876:	bf00      	nop
 8000878:	3710      	adds	r7, #16
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	08005e30 	.word	0x08005e30

08000884 <Gpio_deinit>:
{
  TimingDelay = nTime;
  while((TimingDelay != 0));
  while(Paused);
}
void Gpio_deinit(GPIO_TypeDef  *GPIOx){
 8000884:	b580      	push	{r7, lr}
 8000886:	b084      	sub	sp, #16
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
		for(int i =0; i<15;i++){
 800088c:	2300      	movs	r3, #0
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	e008      	b.n	80008a4 <Gpio_deinit+0x20>
			HAL_GPIO_DeInit(GPIOA, i);
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	4619      	mov	r1, r3
 8000896:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800089a:	f001 fd03 	bl	80022a4 <HAL_GPIO_DeInit>
		for(int i =0; i<15;i++){
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	3301      	adds	r3, #1
 80008a2:	60fb      	str	r3, [r7, #12]
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	2b0e      	cmp	r3, #14
 80008a8:	ddf3      	ble.n	8000892 <Gpio_deinit+0xe>
		}
	}
 80008aa:	bf00      	nop
 80008ac:	bf00      	nop
 80008ae:	3710      	adds	r7, #16
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}

080008b4 <TIMER_SET>:


void TIMER_SET(uint32_t sys){
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]


	if (sys == 16000000){
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	4a33      	ldr	r2, [pc, #204]	@ (800098c <TIMER_SET+0xd8>)
 80008c0:	4293      	cmp	r3, r2
 80008c2:	d113      	bne.n	80008ec <TIMER_SET+0x38>
		  __HAL_I2S_DISABLE(&hi2s2);
 80008c4:	4b32      	ldr	r3, [pc, #200]	@ (8000990 <TIMER_SET+0xdc>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	69da      	ldr	r2, [r3, #28]
 80008ca:	4b31      	ldr	r3, [pc, #196]	@ (8000990 <TIMER_SET+0xdc>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80008d2:	61da      	str	r2, [r3, #28]
		   SPI2->I2SPR = 1;
 80008d4:	4b2f      	ldr	r3, [pc, #188]	@ (8000994 <TIMER_SET+0xe0>)
 80008d6:	2201      	movs	r2, #1
 80008d8:	621a      	str	r2, [r3, #32]
		   __HAL_I2S_ENABLE(&hi2s2);
 80008da:	4b2d      	ldr	r3, [pc, #180]	@ (8000990 <TIMER_SET+0xdc>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	69da      	ldr	r2, [r3, #28]
 80008e0:	4b2b      	ldr	r3, [pc, #172]	@ (8000990 <TIMER_SET+0xdc>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80008e8:	61da      	str	r2, [r3, #28]
	else if(sys == 120000000){
		__HAL_I2S_DISABLE(&hi2s2);
		SPI2->I2SPR = (7 << SPI_I2SPR_I2SDIV_Pos) | (1 << SPI_I2SPR_ODD_Pos);
		__HAL_I2S_ENABLE(&hi2s2);
	}
}
 80008ea:	e04a      	b.n	8000982 <TIMER_SET+0xce>
	else if(sys == 48000000){
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	4a2a      	ldr	r2, [pc, #168]	@ (8000998 <TIMER_SET+0xe4>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d113      	bne.n	800091c <TIMER_SET+0x68>
		  __HAL_I2S_DISABLE(&hi2s2);
 80008f4:	4b26      	ldr	r3, [pc, #152]	@ (8000990 <TIMER_SET+0xdc>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	69da      	ldr	r2, [r3, #28]
 80008fa:	4b25      	ldr	r3, [pc, #148]	@ (8000990 <TIMER_SET+0xdc>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000902:	61da      	str	r2, [r3, #28]
		  SPI2->I2SPR = (3 << SPI_I2SPR_I2SDIV_Pos)
 8000904:	4b23      	ldr	r3, [pc, #140]	@ (8000994 <TIMER_SET+0xe0>)
 8000906:	2203      	movs	r2, #3
 8000908:	621a      	str	r2, [r3, #32]
		   __HAL_I2S_ENABLE(&hi2s2);
 800090a:	4b21      	ldr	r3, [pc, #132]	@ (8000990 <TIMER_SET+0xdc>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	69da      	ldr	r2, [r3, #28]
 8000910:	4b1f      	ldr	r3, [pc, #124]	@ (8000990 <TIMER_SET+0xdc>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000918:	61da      	str	r2, [r3, #28]
}
 800091a:	e032      	b.n	8000982 <TIMER_SET+0xce>
	else if (sys == 96000000){
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	4a1f      	ldr	r2, [pc, #124]	@ (800099c <TIMER_SET+0xe8>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d116      	bne.n	8000952 <TIMER_SET+0x9e>
		  __HAL_I2S_DISABLE(&hi2s2);
 8000924:	4b1a      	ldr	r3, [pc, #104]	@ (8000990 <TIMER_SET+0xdc>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	69da      	ldr	r2, [r3, #28]
 800092a:	4b19      	ldr	r3, [pc, #100]	@ (8000990 <TIMER_SET+0xdc>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000932:	61da      	str	r2, [r3, #28]
		  SPI2->I2SPR = (6 << SPI_I2SPR_I2SDIV_Pos)
 8000934:	4b17      	ldr	r3, [pc, #92]	@ (8000994 <TIMER_SET+0xe0>)
 8000936:	2206      	movs	r2, #6
 8000938:	621a      	str	r2, [r3, #32]
		   __HAL_I2S_ENABLE(&hi2s2);
 800093a:	4b15      	ldr	r3, [pc, #84]	@ (8000990 <TIMER_SET+0xdc>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	69da      	ldr	r2, [r3, #28]
 8000940:	4b13      	ldr	r3, [pc, #76]	@ (8000990 <TIMER_SET+0xdc>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000948:	61da      	str	r2, [r3, #28]
		   HAL_Delay(1);
 800094a:	2001      	movs	r0, #1
 800094c:	f000 feaa 	bl	80016a4 <HAL_Delay>
}
 8000950:	e017      	b.n	8000982 <TIMER_SET+0xce>
	else if(sys == 120000000){
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4a12      	ldr	r2, [pc, #72]	@ (80009a0 <TIMER_SET+0xec>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d113      	bne.n	8000982 <TIMER_SET+0xce>
		__HAL_I2S_DISABLE(&hi2s2);
 800095a:	4b0d      	ldr	r3, [pc, #52]	@ (8000990 <TIMER_SET+0xdc>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	69da      	ldr	r2, [r3, #28]
 8000960:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <TIMER_SET+0xdc>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000968:	61da      	str	r2, [r3, #28]
		SPI2->I2SPR = (7 << SPI_I2SPR_I2SDIV_Pos) | (1 << SPI_I2SPR_ODD_Pos);
 800096a:	4b0a      	ldr	r3, [pc, #40]	@ (8000994 <TIMER_SET+0xe0>)
 800096c:	f240 1207 	movw	r2, #263	@ 0x107
 8000970:	621a      	str	r2, [r3, #32]
		__HAL_I2S_ENABLE(&hi2s2);
 8000972:	4b07      	ldr	r3, [pc, #28]	@ (8000990 <TIMER_SET+0xdc>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	69da      	ldr	r2, [r3, #28]
 8000978:	4b05      	ldr	r3, [pc, #20]	@ (8000990 <TIMER_SET+0xdc>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000980:	61da      	str	r2, [r3, #28]
}
 8000982:	bf00      	nop
 8000984:	3708      	adds	r7, #8
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	00f42400 	.word	0x00f42400
 8000990:	20003c9c 	.word	0x20003c9c
 8000994:	40003800 	.word	0x40003800
 8000998:	02dc6c00 	.word	0x02dc6c00
 800099c:	05b8d800 	.word	0x05b8d800
 80009a0:	07270e00 	.word	0x07270e00

080009a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	HAL_I2S_DeInit(&hi2s2);
 80009aa:	4865      	ldr	r0, [pc, #404]	@ (8000b40 <main+0x19c>)
 80009ac:	f001 fe3c 	bl	8002628 <HAL_I2S_DeInit>
	HAL_TIM_OC_DeInit(&htim2);
 80009b0:	4864      	ldr	r0, [pc, #400]	@ (8000b44 <main+0x1a0>)
 80009b2:	f003 fe06 	bl	80045c2 <HAL_TIM_OC_DeInit>
	HAL_TIM_OC_DeInit(&htim3);
 80009b6:	4864      	ldr	r0, [pc, #400]	@ (8000b48 <main+0x1a4>)
 80009b8:	f003 fe03 	bl	80045c2 <HAL_TIM_OC_DeInit>
	Gpio_deinit(GPIOA);
 80009bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009c0:	f7ff ff60 	bl	8000884 <Gpio_deinit>
	Gpio_deinit(GPIOB);
 80009c4:	4861      	ldr	r0, [pc, #388]	@ (8000b4c <main+0x1a8>)
 80009c6:	f7ff ff5d 	bl	8000884 <Gpio_deinit>
	Gpio_deinit(GPIOC);
 80009ca:	4861      	ldr	r0, [pc, #388]	@ (8000b50 <main+0x1ac>)
 80009cc:	f7ff ff5a 	bl	8000884 <Gpio_deinit>
	HAL_DMA_DeInit(&hdma_tim3_ch1);
 80009d0:	4860      	ldr	r0, [pc, #384]	@ (8000b54 <main+0x1b0>)
 80009d2:	f001 f841 	bl	8001a58 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_tim3_ch3);
 80009d6:	4860      	ldr	r0, [pc, #384]	@ (8000b58 <main+0x1b4>)
 80009d8:	f001 f83e 	bl	8001a58 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_spi2_tx);
 80009dc:	485f      	ldr	r0, [pc, #380]	@ (8000b5c <main+0x1b8>)
 80009de:	f001 f83b 	bl	8001a58 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_tim3_ch4);
 80009e2:	485f      	ldr	r0, [pc, #380]	@ (8000b60 <main+0x1bc>)
 80009e4:	f001 f838 	bl	8001a58 <HAL_DMA_DeInit>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009e8:	f000 fdeb 	bl	80015c2 <HAL_Init>

  /* USER CODE BEGIN Init */

  /* --- Enable Flash prefetch and caches before changing SYSCLK --- */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009ec:	4b5d      	ldr	r3, [pc, #372]	@ (8000b64 <main+0x1c0>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a5c      	ldr	r2, [pc, #368]	@ (8000b64 <main+0x1c0>)
 80009f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009f6:	6013      	str	r3, [r2, #0]
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009f8:	4b5a      	ldr	r3, [pc, #360]	@ (8000b64 <main+0x1c0>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a59      	ldr	r2, [pc, #356]	@ (8000b64 <main+0x1c0>)
 80009fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a02:	6013      	str	r3, [r2, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a04:	4b57      	ldr	r3, [pc, #348]	@ (8000b64 <main+0x1c0>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a56      	ldr	r2, [pc, #344]	@ (8000b64 <main+0x1c0>)
 8000a0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a0e:	6013      	str	r3, [r2, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a10:	f000 f8be 	bl	8000b90 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a14:	f000 fada 	bl	8000fcc <MX_GPIO_Init>
  MX_DMA_Init();
 8000a18:	f000 fa96 	bl	8000f48 <MX_DMA_Init>
  MX_TIM2_Init();
 8000a1c:	f000 f92a 	bl	8000c74 <MX_TIM2_Init>
  MX_I2S2_Init();
 8000a20:	f000 f900 	bl	8000c24 <MX_I2S2_Init>
  TIMER_SET(HAL_RCC_GetSysClockFreq());
 8000a24:	f002 fc42 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f7ff ff42 	bl	80008b4 <TIMER_SET>
  MX_TIM3_Init();
 8000a30:	f000 f9b4 	bl	8000d9c <MX_TIM3_Init>
  //Video_SetupTiming();
  // 1) How many timer ticks per half-word at your clock?


  //do know if it is necessary
  HAL_TIM_Base_Start(&htim2); // start the timer for the video sync
 8000a34:	4843      	ldr	r0, [pc, #268]	@ (8000b44 <main+0x1a0>)
 8000a36:	f003 fcfd 	bl	8004434 <HAL_TIM_Base_Start>

  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);  // OC4Ref → TRGO
 8000a3a:	210c      	movs	r1, #12
 8000a3c:	4841      	ldr	r0, [pc, #260]	@ (8000b44 <main+0x1a0>)
 8000a3e:	f003 fe31 	bl	80046a4 <HAL_TIM_OC_Start>


  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_1);
 8000a42:	2100      	movs	r1, #0
 8000a44:	4840      	ldr	r0, [pc, #256]	@ (8000b48 <main+0x1a4>)
 8000a46:	f003 fe2d 	bl	80046a4 <HAL_TIM_OC_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // this the same
 8000a4a:	2104      	movs	r1, #4
 8000a4c:	483e      	ldr	r0, [pc, #248]	@ (8000b48 <main+0x1a4>)
 8000a4e:	f003 ff9d 	bl	800498c <HAL_TIM_PWM_Start>
  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_3);
 8000a52:	2108      	movs	r1, #8
 8000a54:	483c      	ldr	r0, [pc, #240]	@ (8000b48 <main+0x1a4>)
 8000a56:	f003 fe25 	bl	80046a4 <HAL_TIM_OC_Start>
  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_4);
 8000a5a:	210c      	movs	r1, #12
 8000a5c:	483a      	ldr	r0, [pc, #232]	@ (8000b48 <main+0x1a4>)
 8000a5e:	f003 fe21 	bl	80046a4 <HAL_TIM_OC_Start>



  HAL_DMA_Start(
 8000a62:	4941      	ldr	r1, [pc, #260]	@ (8000b68 <main+0x1c4>)
 8000a64:	f240 1345 	movw	r3, #325	@ 0x145
 8000a68:	4a40      	ldr	r2, [pc, #256]	@ (8000b6c <main+0x1c8>)
 8000a6a:	483a      	ldr	r0, [pc, #232]	@ (8000b54 <main+0x1b0>)
 8000a6c:	f001 f88a 	bl	8001b84 <HAL_DMA_Start>
    &hdma_tim3_ch1,
    (uint32_t)SyncTable,                // memory: array of CCR1 timings
    (uint32_t)&TIM3->CCR1,              // peripheral: CCR1 register
    325                           // one entry per visible line
  );
  __HAL_TIM_ENABLE_DMA(&htim3, TIM_DMA_CC1);  // also enable CC1DE for VSync
 8000a70:	4b35      	ldr	r3, [pc, #212]	@ (8000b48 <main+0x1a4>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	68da      	ldr	r2, [r3, #12]
 8000a76:	4b34      	ldr	r3, [pc, #208]	@ (8000b48 <main+0x1a4>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000a7e:	60da      	str	r2, [r3, #12]

  // 2) LINE BUFFERS → I2S DMA CMAR at back porch (CC3)
  HAL_DMA_Start(
 8000a80:	493b      	ldr	r1, [pc, #236]	@ (8000b70 <main+0x1cc>)
    &hdma_tim3_ch3,
    (uint32_t)lineptrs,                 // memory: array of line-buffer addresses
    (uint32_t)&hdma_spi2_tx.Instance->CMAR,
 8000a82:	4b36      	ldr	r3, [pc, #216]	@ (8000b5c <main+0x1b8>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	330c      	adds	r3, #12
  HAL_DMA_Start(
 8000a88:	461a      	mov	r2, r3
 8000a8a:	f240 1339 	movw	r3, #313	@ 0x139
 8000a8e:	4832      	ldr	r0, [pc, #200]	@ (8000b58 <main+0x1b4>)
 8000a90:	f001 f878 	bl	8001b84 <HAL_DMA_Start>
	313//VID_VSIZE
  );

  // 3) BLACK-PORCH → I2S DMA CMAR at front porch (CC4)
  HAL_DMA_Start(
 8000a94:	4937      	ldr	r1, [pc, #220]	@ (8000b74 <main+0x1d0>)
    &hdma_tim3_ch4,
    (uint32_t)borders,                  // memory: single-entry blank-line buffer
    (uint32_t)&hdma_spi2_tx.Instance->CMAR,
 8000a96:	4b31      	ldr	r3, [pc, #196]	@ (8000b5c <main+0x1b8>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	330c      	adds	r3, #12
  HAL_DMA_Start(
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	f240 1339 	movw	r3, #313	@ 0x139
 8000aa2:	482f      	ldr	r0, [pc, #188]	@ (8000b60 <main+0x1bc>)
 8000aa4:	f001 f86e 	bl	8001b84 <HAL_DMA_Start>
    313// one entry per line
  );

  // 4) Kick off the I2S DMA stream once
  HAL_I2S_Transmit_DMA(
 8000aa8:	2220      	movs	r2, #32
 8000aaa:	4933      	ldr	r1, [pc, #204]	@ (8000b78 <main+0x1d4>)
 8000aac:	4824      	ldr	r0, [pc, #144]	@ (8000b40 <main+0x19c>)
 8000aae:	f001 fde3 	bl	8002678 <HAL_I2S_Transmit_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  vidClearScreen();
 8000ab2:	f000 fd51 	bl	8001558 <vidClearScreen>
  //gdiDrawTextEx(140, 90, "IDAN");
//  gdiDrawTextEx(150, 80, "RUBEN");
//  gdiDrawTextEx(160, 100, "a");
  while (1)
  {
		for (int i=50, j=50; i < 160 && j < 150; i++ && j++) {
 8000ab6:	2332      	movs	r3, #50	@ 0x32
 8000ab8:	60fb      	str	r3, [r7, #12]
 8000aba:	2332      	movs	r3, #50	@ 0x32
 8000abc:	60bb      	str	r3, [r7, #8]
 8000abe:	e010      	b.n	8000ae2 <main+0x13e>
            gdiDrawTextEx(i, j, "IDAN");
 8000ac0:	4a2e      	ldr	r2, [pc, #184]	@ (8000b7c <main+0x1d8>)
 8000ac2:	68b9      	ldr	r1, [r7, #8]
 8000ac4:	68f8      	ldr	r0, [r7, #12]
 8000ac6:	f7ff fea9 	bl	800081c <gdiDrawTextEx>
//			if (i == 160 && j == 150) {
//				i = 50;
//				j = 50;
//			}
        	HAL_Delay(50);
 8000aca:	2032      	movs	r0, #50	@ 0x32
 8000acc:	f000 fdea 	bl	80016a4 <HAL_Delay>
		for (int i=50, j=50; i < 160 && j < 150; i++ && j++) {
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	1c5a      	adds	r2, r3, #1
 8000ad4:	60fa      	str	r2, [r7, #12]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d003      	beq.n	8000ae2 <main+0x13e>
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	1c5a      	adds	r2, r3, #1
 8000ade:	60ba      	str	r2, [r7, #8]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	2b9f      	cmp	r3, #159	@ 0x9f
 8000ae6:	dc02      	bgt.n	8000aee <main+0x14a>
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	2b95      	cmp	r3, #149	@ 0x95
 8000aec:	dde8      	ble.n	8000ac0 <main+0x11c>
		}

		for (int k=0; k < 100; k++) {
 8000aee:	2300      	movs	r3, #0
 8000af0:	607b      	str	r3, [r7, #4]
 8000af2:	e021      	b.n	8000b38 <main+0x194>
			gdiDrawTextEx((100+k), 50, "I");
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	3364      	adds	r3, #100	@ 0x64
 8000af8:	4a21      	ldr	r2, [pc, #132]	@ (8000b80 <main+0x1dc>)
 8000afa:	2132      	movs	r1, #50	@ 0x32
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff fe8d 	bl	800081c <gdiDrawTextEx>
			gdiDrawTextEx((105+k), 50, "D");
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	3369      	adds	r3, #105	@ 0x69
 8000b06:	4a1f      	ldr	r2, [pc, #124]	@ (8000b84 <main+0x1e0>)
 8000b08:	2132      	movs	r1, #50	@ 0x32
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f7ff fe86 	bl	800081c <gdiDrawTextEx>
			gdiDrawTextEx((110+k), 50, "A");
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	336e      	adds	r3, #110	@ 0x6e
 8000b14:	4a1c      	ldr	r2, [pc, #112]	@ (8000b88 <main+0x1e4>)
 8000b16:	2132      	movs	r1, #50	@ 0x32
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f7ff fe7f 	bl	800081c <gdiDrawTextEx>
			gdiDrawTextEx((115+k), 50, "N");
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	3373      	adds	r3, #115	@ 0x73
 8000b22:	4a1a      	ldr	r2, [pc, #104]	@ (8000b8c <main+0x1e8>)
 8000b24:	2132      	movs	r1, #50	@ 0x32
 8000b26:	4618      	mov	r0, r3
 8000b28:	f7ff fe78 	bl	800081c <gdiDrawTextEx>
			HAL_Delay(50);
 8000b2c:	2032      	movs	r0, #50	@ 0x32
 8000b2e:	f000 fdb9 	bl	80016a4 <HAL_Delay>
		for (int k=0; k < 100; k++) {
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	3301      	adds	r3, #1
 8000b36:	607b      	str	r3, [r7, #4]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2b63      	cmp	r3, #99	@ 0x63
 8000b3c:	ddda      	ble.n	8000af4 <main+0x150>
		for (int i=50, j=50; i < 160 && j < 150; i++ && j++) {
 8000b3e:	e7ba      	b.n	8000ab6 <main+0x112>
 8000b40:	20003c9c 	.word	0x20003c9c
 8000b44:	20003d38 	.word	0x20003d38
 8000b48:	20003d84 	.word	0x20003d84
 8000b4c:	48000400 	.word	0x48000400
 8000b50:	48000800 	.word	0x48000800
 8000b54:	20003dd0 	.word	0x20003dd0
 8000b58:	20003e30 	.word	0x20003e30
 8000b5c:	20003cd8 	.word	0x20003cd8
 8000b60:	20003e90 	.word	0x20003e90
 8000b64:	40022000 	.word	0x40022000
 8000b68:	08006228 	.word	0x08006228
 8000b6c:	40000434 	.word	0x40000434
 8000b70:	200028e8 	.word	0x200028e8
 8000b74:	200032ac 	.word	0x200032ac
 8000b78:	20003ef4 	.word	0x20003ef4
 8000b7c:	08005e18 	.word	0x08005e18
 8000b80:	08005e20 	.word	0x08005e20
 8000b84:	08005e24 	.word	0x08005e24
 8000b88:	08005e28 	.word	0x08005e28
 8000b8c:	08005e2c 	.word	0x08005e2c

08000b90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b094      	sub	sp, #80	@ 0x50
 8000b94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b96:	f107 0318 	add.w	r3, r7, #24
 8000b9a:	2238      	movs	r2, #56	@ 0x38
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f005 f902 	bl	8005da8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ba4:	1d3b      	adds	r3, r7, #4
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	601a      	str	r2, [r3, #0]
 8000baa:	605a      	str	r2, [r3, #4]
 8000bac:	609a      	str	r2, [r3, #8]
 8000bae:	60da      	str	r2, [r3, #12]
 8000bb0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bb2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000bb6:	f001 fe77 	bl	80028a8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000bbe:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000bc2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 30;
 8000bd0:	231e      	movs	r3, #30
 8000bd2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV10;
 8000bd4:	230a      	movs	r3, #10
 8000bd6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 8000bd8:	2308      	movs	r3, #8
 8000bda:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000be0:	f107 0318 	add.w	r3, r7, #24
 8000be4:	4618      	mov	r0, r3
 8000be6:	f001 ff13 	bl	8002a10 <HAL_RCC_OscConfig>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000bf0:	f000 fa1c 	bl	800102c <Error_Handler>

  // 8mhz *12 / 2

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bf4:	230f      	movs	r3, #15
 8000bf6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bf8:	2303      	movs	r3, #3
 8000bfa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c00:	2300      	movs	r3, #0
 8000c02:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c04:	2300      	movs	r3, #0
 8000c06:	617b      	str	r3, [r7, #20]



  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000c08:	1d3b      	adds	r3, r7, #4
 8000c0a:	2105      	movs	r1, #5
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f002 fa11 	bl	8003034 <HAL_RCC_ClockConfig>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000c18:	f000 fa08 	bl	800102c <Error_Handler>
  }
}
 8000c1c:	bf00      	nop
 8000c1e:	3750      	adds	r7, #80	@ 0x50
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2S2_Init 1 */
	//hi2s2.Init.CPOL = I2S_CPOL_HIGH;

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000c28:	4b10      	ldr	r3, [pc, #64]	@ (8000c6c <MX_I2S2_Init+0x48>)
 8000c2a:	4a11      	ldr	r2, [pc, #68]	@ (8000c70 <MX_I2S2_Init+0x4c>)
 8000c2c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000c6c <MX_I2S2_Init+0x48>)
 8000c30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c34:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000c36:	4b0d      	ldr	r3, [pc, #52]	@ (8000c6c <MX_I2S2_Init+0x48>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c6c <MX_I2S2_Init+0x48>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000c42:	4b0a      	ldr	r3, [pc, #40]	@ (8000c6c <MX_I2S2_Init+0x48>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000c48:	4b08      	ldr	r3, [pc, #32]	@ (8000c6c <MX_I2S2_Init+0x48>)
 8000c4a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000c4e:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_HIGH;
 8000c50:	4b06      	ldr	r3, [pc, #24]	@ (8000c6c <MX_I2S2_Init+0x48>)
 8000c52:	2208      	movs	r2, #8
 8000c54:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000c56:	4805      	ldr	r0, [pc, #20]	@ (8000c6c <MX_I2S2_Init+0x48>)
 8000c58:	f001 fc06 	bl	8002468 <HAL_I2S_Init>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <MX_I2S2_Init+0x42>
  {
    Error_Handler();
 8000c62:	f000 f9e3 	bl	800102c <Error_Handler>
//   SPI2->I2SPR = 1;   // I2SDIV = 1, ODD = 0
//   __HAL_I2S_ENABLE(&hi2s2);

  /* USER CODE END I2S2_Init 2 */

}
 8000c66:	bf00      	nop
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	20003c9c 	.word	0x20003c9c
 8000c70:	40003800 	.word	0x40003800

08000c74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b094      	sub	sp, #80	@ 0x50
 8000c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c7a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000c7e:	2200      	movs	r2, #0
 8000c80:	601a      	str	r2, [r3, #0]
 8000c82:	605a      	str	r2, [r3, #4]
 8000c84:	609a      	str	r2, [r3, #8]
 8000c86:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000c88:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
 8000c90:	605a      	str	r2, [r3, #4]
 8000c92:	609a      	str	r2, [r3, #8]
 8000c94:	60da      	str	r2, [r3, #12]
 8000c96:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c98:	f107 0320 	add.w	r3, r7, #32
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	605a      	str	r2, [r3, #4]
 8000ca2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ca4:	1d3b      	adds	r3, r7, #4
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	601a      	str	r2, [r3, #0]
 8000caa:	605a      	str	r2, [r3, #4]
 8000cac:	609a      	str	r2, [r3, #8]
 8000cae:	60da      	str	r2, [r3, #12]
 8000cb0:	611a      	str	r2, [r3, #16]
 8000cb2:	615a      	str	r2, [r3, #20]
 8000cb4:	619a      	str	r2, [r3, #24]
  //htim2.Init.Prescaler         = VID_HSIZE/4 - 1; // 32/4 -1 = 7
  //htim2.Init.Period            = 2*VID_VSIZE - 1; // 2*625-1 = 1249
  //sConfigOC.Pulse      = VID_VSIZE - 1;

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cb6:	4b38      	ldr	r3, [pc, #224]	@ (8000d98 <MX_TIM2_Init+0x124>)
 8000cb8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cbc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = VID_HSIZE/4 - 1; // 32/4 -1 = 7
 8000cbe:	4b36      	ldr	r3, [pc, #216]	@ (8000d98 <MX_TIM2_Init+0x124>)
 8000cc0:	2207      	movs	r2, #7
 8000cc2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cc4:	4b34      	ldr	r3, [pc, #208]	@ (8000d98 <MX_TIM2_Init+0x124>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2*VID_VSIZE - 1; // 2*625-1 = 1249
 8000cca:	4b33      	ldr	r3, [pc, #204]	@ (8000d98 <MX_TIM2_Init+0x124>)
 8000ccc:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8000cd0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000cd2:	4b31      	ldr	r3, [pc, #196]	@ (8000d98 <MX_TIM2_Init+0x124>)
 8000cd4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000cd8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cda:	4b2f      	ldr	r3, [pc, #188]	@ (8000d98 <MX_TIM2_Init+0x124>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ce0:	482d      	ldr	r0, [pc, #180]	@ (8000d98 <MX_TIM2_Init+0x124>)
 8000ce2:	f003 fb4f 	bl	8004384 <HAL_TIM_Base_Init>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000cec:	f000 f99e 	bl	800102c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE1;
 8000cf0:	2370      	movs	r3, #112	@ 0x70
 8000cf2:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cf4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4827      	ldr	r0, [pc, #156]	@ (8000d98 <MX_TIM2_Init+0x124>)
 8000cfc:	f004 f8e6 	bl	8004ecc <HAL_TIM_ConfigClockSource>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000d06:	f000 f991 	bl	800102c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d0a:	4823      	ldr	r0, [pc, #140]	@ (8000d98 <MX_TIM2_Init+0x124>)
 8000d0c:	f003 fddc 	bl	80048c8 <HAL_TIM_PWM_Init>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <MX_TIM2_Init+0xa6>
  {
    Error_Handler();
 8000d16:	f000 f989 	bl	800102c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;//NEEDS TO BE CHECK WITH EXTERNAL1
 8000d1a:	2306      	movs	r3, #6
 8000d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 8000d1e:	2370      	movs	r3, #112	@ 0x70
 8000d20:	633b      	str	r3, [r7, #48]	@ 0x30
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_NONINVERTED;
 8000d22:	2300      	movs	r3, #0
 8000d24:	637b      	str	r3, [r7, #52]	@ 0x34
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 8000d26:	2300      	movs	r3, #0
 8000d28:	63bb      	str	r3, [r7, #56]	@ 0x38
  sSlaveConfig.TriggerFilter = 0;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000d2e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d32:	4619      	mov	r1, r3
 8000d34:	4818      	ldr	r0, [pc, #96]	@ (8000d98 <MX_TIM2_Init+0x124>)
 8000d36:	f004 f9df 	bl	80050f8 <HAL_TIM_SlaveConfigSynchro>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 8000d40:	f000 f974 	bl	800102c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF; // OC4Ref → TRGO;
 8000d44:	2370      	movs	r3, #112	@ 0x70
 8000d46:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000d48:	2380      	movs	r3, #128	@ 0x80
 8000d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d4c:	f107 0320 	add.w	r3, r7, #32
 8000d50:	4619      	mov	r1, r3
 8000d52:	4811      	ldr	r0, [pc, #68]	@ (8000d98 <MX_TIM2_Init+0x124>)
 8000d54:	f004 ff92 	bl	8005c7c <HAL_TIMEx_MasterConfigSynchronization>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8000d5e:	f000 f965 	bl	800102c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d62:	2360      	movs	r3, #96	@ 0x60
 8000d64:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse =  VID_VSIZE - 1;
 8000d66:	f44f 731c 	mov.w	r3, #624	@ 0x270
 8000d6a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000d6c:	2302      	movs	r3, #2
 8000d6e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d70:	2300      	movs	r3, #0
 8000d72:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000d74:	1d3b      	adds	r3, r7, #4
 8000d76:	220c      	movs	r2, #12
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4807      	ldr	r0, [pc, #28]	@ (8000d98 <MX_TIM2_Init+0x124>)
 8000d7c:	f003 ff92 	bl	8004ca4 <HAL_TIM_PWM_ConfigChannel>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_TIM2_Init+0x116>
  {
    Error_Handler();
 8000d86:	f000 f951 	bl	800102c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */


  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000d8a:	4803      	ldr	r0, [pc, #12]	@ (8000d98 <MX_TIM2_Init+0x124>)
 8000d8c:	f000 fb0c 	bl	80013a8 <HAL_TIM_MspPostInit>

}
 8000d90:	bf00      	nop
 8000d92:	3750      	adds	r7, #80	@ 0x50
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	20003d38 	.word	0x20003d38

08000d9c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b094      	sub	sp, #80	@ 0x50
 8000da0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000da2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000da6:	2200      	movs	r2, #0
 8000da8:	601a      	str	r2, [r3, #0]
 8000daa:	605a      	str	r2, [r3, #4]
 8000dac:	609a      	str	r2, [r3, #8]
 8000dae:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000db0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	605a      	str	r2, [r3, #4]
 8000dba:	609a      	str	r2, [r3, #8]
 8000dbc:	60da      	str	r2, [r3, #12]
 8000dbe:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dc0:	f107 0320 	add.w	r3, r7, #32
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dcc:	1d3b      	adds	r3, r7, #4
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	605a      	str	r2, [r3, #4]
 8000dd4:	609a      	str	r2, [r3, #8]
 8000dd6:	60da      	str	r2, [r3, #12]
 8000dd8:	611a      	str	r2, [r3, #16]
 8000dda:	615a      	str	r2, [r3, #20]
 8000ddc:	619a      	str	r2, [r3, #24]

  //FOR CHANNEL 2:
  //sConfigOC.Pulse = HSYNCCOUNTS;

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000dde:	4b58      	ldr	r3, [pc, #352]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000de0:	4a58      	ldr	r2, [pc, #352]	@ (8000f44 <MX_TIM3_Init+0x1a8>)
 8000de2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000de4:	4b56      	ldr	r3, [pc, #344]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dea:	4b55      	ldr	r3, [pc, #340]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = TIMERCOUNTS - 1;
 8000df0:	4b53      	ldr	r3, [pc, #332]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000df2:	f641 52ff 	movw	r2, #7679	@ 0x1dff
 8000df6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000df8:	4b51      	ldr	r3, [pc, #324]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dfe:	4b50      	ldr	r3, [pc, #320]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e04:	484e      	ldr	r0, [pc, #312]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000e06:	f003 fabd 	bl	8004384 <HAL_TIM_Base_Init>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000e10:	f000 f90c 	bl	800102c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e18:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e1a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4847      	ldr	r0, [pc, #284]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000e22:	f004 f853 	bl	8004ecc <HAL_TIM_ConfigClockSource>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000e2c:	f000 f8fe 	bl	800102c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8000e30:	4843      	ldr	r0, [pc, #268]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000e32:	f003 fb6f 	bl	8004514 <HAL_TIM_OC_Init>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <MX_TIM3_Init+0xa4>
  {
    Error_Handler();
 8000e3c:	f000 f8f6 	bl	800102c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e40:	483f      	ldr	r0, [pc, #252]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000e42:	f003 fd41 	bl	80048c8 <HAL_TIM_PWM_Init>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8000e4c:	f000 f8ee 	bl	800102c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000e50:	2306      	movs	r3, #6
 8000e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000e54:	2310      	movs	r3, #16
 8000e56:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000e58:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4838      	ldr	r0, [pc, #224]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000e60:	f004 f94a 	bl	80050f8 <HAL_TIM_SlaveConfigSynchro>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 8000e6a:	f000 f8df 	bl	800102c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000e72:	2380      	movs	r3, #128	@ 0x80
 8000e74:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e76:	f107 0320 	add.w	r3, r7, #32
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	4830      	ldr	r0, [pc, #192]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000e7e:	f004 fefd 	bl	8005c7c <HAL_TIMEx_MasterConfigSynchronization>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 8000e88:	f000 f8d0 	bl	800102c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8000e8c:	2330      	movs	r3, #48	@ 0x30
 8000e8e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = NO_TOG;
 8000e90:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e94:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000e96:	2302      	movs	r3, #2
 8000e98:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e9e:	1d3b      	adds	r3, r7, #4
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	4826      	ldr	r0, [pc, #152]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000ea6:	f003 fe83 	bl	8004bb0 <HAL_TIM_OC_ConfigChannel>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8000eb0:	f000 f8bc 	bl	800102c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000eb4:	2360      	movs	r3, #96	@ 0x60
 8000eb6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = HSYNCCOUNTS;//HSYNCCOUNTS;
 8000eb8:	f44f 730d 	mov.w	r3, #564	@ 0x234
 8000ebc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ebe:	1d3b      	adds	r3, r7, #4
 8000ec0:	2204      	movs	r2, #4
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	481e      	ldr	r0, [pc, #120]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000ec6:	f003 feed 	bl	8004ca4 <HAL_TIM_PWM_ConfigChannel>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <MX_TIM3_Init+0x138>
  {
    Error_Handler();
 8000ed0:	f000 f8ac 	bl	800102c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2000;//208;
 8000ed8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000edc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	2208      	movs	r2, #8
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	4816      	ldr	r0, [pc, #88]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000ee6:	f003 fe63 	bl	8004bb0 <HAL_TIM_OC_ConfigChannel>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_TIM3_Init+0x158>
  {
    Error_Handler();
 8000ef0:	f000 f89c 	bl	800102c <Error_Handler>
  }
  sConfigOC.Pulse = 8000;//(672+208);//(672+208);
 8000ef4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000ef8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000efa:	1d3b      	adds	r3, r7, #4
 8000efc:	220c      	movs	r2, #12
 8000efe:	4619      	mov	r1, r3
 8000f00:	480f      	ldr	r0, [pc, #60]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000f02:	f003 fe55 	bl	8004bb0 <HAL_TIM_OC_ConfigChannel>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <MX_TIM3_Init+0x174>
  {
    Error_Handler();
 8000f0c:	f000 f88e 	bl	800102c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  //TIM_DMACmd(TIM3, TIM_DMA_CC1|TIM_DMA_CC3, ENABLE);
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000f10:	480b      	ldr	r0, [pc, #44]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000f12:	f000 fa49 	bl	80013a8 <HAL_TIM_MspPostInit>
  /* Allow TIM3 Compare-3 (CC3) and Compare-4 (CC4) events to generate DMA requests */
  //__HAL_TIM_ENABLE_DMA(&htim3, TIM_DMA_CC2);
  __HAL_TIM_ENABLE_DMA(&htim3, TIM_DMA_CC3);   // CC3DE bit → DMA request on CC3
 8000f16:	4b0a      	ldr	r3, [pc, #40]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	68da      	ldr	r2, [r3, #12]
 8000f1c:	4b08      	ldr	r3, [pc, #32]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8000f24:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE_DMA(&htim3, TIM_DMA_CC4);   // CC4DE bit → DMA request on CC4
 8000f26:	4b06      	ldr	r3, [pc, #24]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	68da      	ldr	r2, [r3, #12]
 8000f2c:	4b04      	ldr	r3, [pc, #16]	@ (8000f40 <MX_TIM3_Init+0x1a4>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000f34:	60da      	str	r2, [r3, #12]
  //__HAL_TIM_ENABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_3);
  //__HAL_TIM_ENABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_4);


}
 8000f36:	bf00      	nop
 8000f38:	3750      	adds	r7, #80	@ 0x50
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	20003d84 	.word	0x20003d84
 8000f44:	40000400 	.word	0x40000400

08000f48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000f4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc8 <MX_DMA_Init+0x80>)
 8000f50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f52:	4a1d      	ldr	r2, [pc, #116]	@ (8000fc8 <MX_DMA_Init+0x80>)
 8000f54:	f043 0304 	orr.w	r3, r3, #4
 8000f58:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc8 <MX_DMA_Init+0x80>)
 8000f5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f5e:	f003 0304 	and.w	r3, r3, #4
 8000f62:	607b      	str	r3, [r7, #4]
 8000f64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f66:	4b18      	ldr	r3, [pc, #96]	@ (8000fc8 <MX_DMA_Init+0x80>)
 8000f68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f6a:	4a17      	ldr	r2, [pc, #92]	@ (8000fc8 <MX_DMA_Init+0x80>)
 8000f6c:	f043 0301 	orr.w	r3, r3, #1
 8000f70:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f72:	4b15      	ldr	r3, [pc, #84]	@ (8000fc8 <MX_DMA_Init+0x80>)
 8000f74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	603b      	str	r3, [r7, #0]
 8000f7c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	2100      	movs	r1, #0
 8000f82:	200c      	movs	r0, #12
 8000f84:	f000 fc8b 	bl	800189e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000f88:	200c      	movs	r0, #12
 8000f8a:	f000 fca2 	bl	80018d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2100      	movs	r1, #0
 8000f92:	200d      	movs	r0, #13
 8000f94:	f000 fc83 	bl	800189e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000f98:	200d      	movs	r0, #13
 8000f9a:	f000 fc9a 	bl	80018d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	200f      	movs	r0, #15
 8000fa4:	f000 fc7b 	bl	800189e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000fa8:	200f      	movs	r0, #15
 8000faa:	f000 fc92 	bl	80018d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	2010      	movs	r0, #16
 8000fb4:	f000 fc73 	bl	800189e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000fb8:	2010      	movs	r0, #16
 8000fba:	f000 fc8a 	bl	80018d2 <HAL_NVIC_EnableIRQ>

}
 8000fbe:	bf00      	nop
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40021000 	.word	0x40021000

08000fcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fd2:	4b15      	ldr	r3, [pc, #84]	@ (8001028 <MX_GPIO_Init+0x5c>)
 8000fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd6:	4a14      	ldr	r2, [pc, #80]	@ (8001028 <MX_GPIO_Init+0x5c>)
 8000fd8:	f043 0320 	orr.w	r3, r3, #32
 8000fdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fde:	4b12      	ldr	r3, [pc, #72]	@ (8001028 <MX_GPIO_Init+0x5c>)
 8000fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe2:	f003 0320 	and.w	r3, r3, #32
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fea:	4b0f      	ldr	r3, [pc, #60]	@ (8001028 <MX_GPIO_Init+0x5c>)
 8000fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fee:	4a0e      	ldr	r2, [pc, #56]	@ (8001028 <MX_GPIO_Init+0x5c>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ff6:	4b0c      	ldr	r3, [pc, #48]	@ (8001028 <MX_GPIO_Init+0x5c>)
 8000ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	60bb      	str	r3, [r7, #8]
 8001000:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001002:	4b09      	ldr	r3, [pc, #36]	@ (8001028 <MX_GPIO_Init+0x5c>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001006:	4a08      	ldr	r2, [pc, #32]	@ (8001028 <MX_GPIO_Init+0x5c>)
 8001008:	f043 0302 	orr.w	r3, r3, #2
 800100c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800100e:	4b06      	ldr	r3, [pc, #24]	@ (8001028 <MX_GPIO_Init+0x5c>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001012:	f003 0302 	and.w	r3, r3, #2
 8001016:	607b      	str	r3, [r7, #4]
 8001018:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */


  /* USER CODE END MX_GPIO_Init_2 */
}
 800101a:	bf00      	nop
 800101c:	3714      	adds	r7, #20
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	40021000 	.word	0x40021000

0800102c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001030:	b672      	cpsid	i
}
 8001032:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001034:	bf00      	nop
 8001036:	e7fd      	b.n	8001034 <Error_Handler+0x8>

08001038 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800103e:	4b0f      	ldr	r3, [pc, #60]	@ (800107c <HAL_MspInit+0x44>)
 8001040:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001042:	4a0e      	ldr	r2, [pc, #56]	@ (800107c <HAL_MspInit+0x44>)
 8001044:	f043 0301 	orr.w	r3, r3, #1
 8001048:	6613      	str	r3, [r2, #96]	@ 0x60
 800104a:	4b0c      	ldr	r3, [pc, #48]	@ (800107c <HAL_MspInit+0x44>)
 800104c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800104e:	f003 0301 	and.w	r3, r3, #1
 8001052:	607b      	str	r3, [r7, #4]
 8001054:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001056:	4b09      	ldr	r3, [pc, #36]	@ (800107c <HAL_MspInit+0x44>)
 8001058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800105a:	4a08      	ldr	r2, [pc, #32]	@ (800107c <HAL_MspInit+0x44>)
 800105c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001060:	6593      	str	r3, [r2, #88]	@ 0x58
 8001062:	4b06      	ldr	r3, [pc, #24]	@ (800107c <HAL_MspInit+0x44>)
 8001064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800106a:	603b      	str	r3, [r7, #0]
 800106c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800106e:	f001 fcbf 	bl	80029f0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001072:	bf00      	nop
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40021000 	.word	0x40021000

08001080 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b09e      	sub	sp, #120	@ 0x78
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001088:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
 8001096:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001098:	f107 0310 	add.w	r3, r7, #16
 800109c:	2254      	movs	r2, #84	@ 0x54
 800109e:	2100      	movs	r1, #0
 80010a0:	4618      	mov	r0, r3
 80010a2:	f004 fe81 	bl	8005da8 <memset>
  if(hi2s->Instance==SPI2)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a35      	ldr	r2, [pc, #212]	@ (8001180 <HAL_I2S_MspInit+0x100>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d163      	bne.n	8001178 <HAL_I2S_MspInit+0xf8>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80010b0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80010b4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2sClockSelection = RCC_I2SCLKSOURCE_SYSCLK;
 80010b6:	2300      	movs	r3, #0
 80010b8:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010ba:	f107 0310 	add.w	r3, r7, #16
 80010be:	4618      	mov	r0, r3
 80010c0:	f002 f9d4 	bl	800346c <HAL_RCCEx_PeriphCLKConfig>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <HAL_I2S_MspInit+0x4e>
    {
      Error_Handler();
 80010ca:	f7ff ffaf 	bl	800102c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80010ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001184 <HAL_I2S_MspInit+0x104>)
 80010d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010d2:	4a2c      	ldr	r2, [pc, #176]	@ (8001184 <HAL_I2S_MspInit+0x104>)
 80010d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80010da:	4b2a      	ldr	r3, [pc, #168]	@ (8001184 <HAL_I2S_MspInit+0x104>)
 80010dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010e6:	4b27      	ldr	r3, [pc, #156]	@ (8001184 <HAL_I2S_MspInit+0x104>)
 80010e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ea:	4a26      	ldr	r2, [pc, #152]	@ (8001184 <HAL_I2S_MspInit+0x104>)
 80010ec:	f043 0302 	orr.w	r3, r3, #2
 80010f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010f2:	4b24      	ldr	r3, [pc, #144]	@ (8001184 <HAL_I2S_MspInit+0x104>)
 80010f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f6:	f003 0302 	and.w	r3, r3, #2
 80010fa:	60bb      	str	r3, [r7, #8]
 80010fc:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80010fe:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001102:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001104:	2302      	movs	r3, #2
 8001106:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110c:	2300      	movs	r3, #0
 800110e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001110:	2305      	movs	r3, #5
 8001112:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001114:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001118:	4619      	mov	r1, r3
 800111a:	481b      	ldr	r0, [pc, #108]	@ (8001188 <HAL_I2S_MspInit+0x108>)
 800111c:	f000 ff40 	bl	8001fa0 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8001120:	4b1a      	ldr	r3, [pc, #104]	@ (800118c <HAL_I2S_MspInit+0x10c>)
 8001122:	4a1b      	ldr	r2, [pc, #108]	@ (8001190 <HAL_I2S_MspInit+0x110>)
 8001124:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8001126:	4b19      	ldr	r3, [pc, #100]	@ (800118c <HAL_I2S_MspInit+0x10c>)
 8001128:	220d      	movs	r2, #13
 800112a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800112c:	4b17      	ldr	r3, [pc, #92]	@ (800118c <HAL_I2S_MspInit+0x10c>)
 800112e:	2210      	movs	r2, #16
 8001130:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001132:	4b16      	ldr	r3, [pc, #88]	@ (800118c <HAL_I2S_MspInit+0x10c>)
 8001134:	2200      	movs	r2, #0
 8001136:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001138:	4b14      	ldr	r3, [pc, #80]	@ (800118c <HAL_I2S_MspInit+0x10c>)
 800113a:	2280      	movs	r2, #128	@ 0x80
 800113c:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800113e:	4b13      	ldr	r3, [pc, #76]	@ (800118c <HAL_I2S_MspInit+0x10c>)
 8001140:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001144:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001146:	4b11      	ldr	r3, [pc, #68]	@ (800118c <HAL_I2S_MspInit+0x10c>)
 8001148:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800114c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 800114e:	4b0f      	ldr	r3, [pc, #60]	@ (800118c <HAL_I2S_MspInit+0x10c>)
 8001150:	2220      	movs	r2, #32
 8001152:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001154:	4b0d      	ldr	r3, [pc, #52]	@ (800118c <HAL_I2S_MspInit+0x10c>)
 8001156:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800115a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800115c:	480b      	ldr	r0, [pc, #44]	@ (800118c <HAL_I2S_MspInit+0x10c>)
 800115e:	f000 fbd3 	bl	8001908 <HAL_DMA_Init>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <HAL_I2S_MspInit+0xec>
    {
      Error_Handler();
 8001168:	f7ff ff60 	bl	800102c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4a07      	ldr	r2, [pc, #28]	@ (800118c <HAL_I2S_MspInit+0x10c>)
 8001170:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001172:	4a06      	ldr	r2, [pc, #24]	@ (800118c <HAL_I2S_MspInit+0x10c>)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001178:	bf00      	nop
 800117a:	3778      	adds	r7, #120	@ 0x78
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	40003800 	.word	0x40003800
 8001184:	40021000 	.word	0x40021000
 8001188:	48000400 	.word	0x48000400
 800118c:	20003cd8 	.word	0x20003cd8
 8001190:	40020058 	.word	0x40020058

08001194 <HAL_I2S_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspDeInit(I2S_HandleTypeDef* hi2s)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance==SPI2)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a0b      	ldr	r2, [pc, #44]	@ (80011d0 <HAL_I2S_MspDeInit+0x3c>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d10f      	bne.n	80011c6 <HAL_I2S_MspDeInit+0x32>
  {
    /* USER CODE BEGIN SPI2_MspDeInit 0 */

    /* USER CODE END SPI2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI2_CLK_DISABLE();
 80011a6:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <HAL_I2S_MspDeInit+0x40>)
 80011a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011aa:	4a0a      	ldr	r2, [pc, #40]	@ (80011d4 <HAL_I2S_MspDeInit+0x40>)
 80011ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80011b0:	6593      	str	r3, [r2, #88]	@ 0x58
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15);
 80011b2:	f44f 4130 	mov.w	r1, #45056	@ 0xb000
 80011b6:	4808      	ldr	r0, [pc, #32]	@ (80011d8 <HAL_I2S_MspDeInit+0x44>)
 80011b8:	f001 f874 	bl	80022a4 <HAL_GPIO_DeInit>

    /* I2S2 DMA DeInit */
    HAL_DMA_DeInit(hi2s->hdmatx);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011c0:	4618      	mov	r0, r3
 80011c2:	f000 fc49 	bl	8001a58 <HAL_DMA_DeInit>
    /* USER CODE BEGIN SPI2_MspDeInit 1 */

    /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 80011c6:	bf00      	nop
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40003800 	.word	0x40003800
 80011d4:	40021000 	.word	0x40021000
 80011d8:	48000400 	.word	0x48000400

080011dc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08a      	sub	sp, #40	@ 0x28
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e4:	f107 0314 	add.w	r3, r7, #20
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	605a      	str	r2, [r3, #4]
 80011ee:	609a      	str	r2, [r3, #8]
 80011f0:	60da      	str	r2, [r3, #12]
 80011f2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011fc:	d129      	bne.n	8001252 <HAL_TIM_Base_MspInit+0x76>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011fe:	4b62      	ldr	r3, [pc, #392]	@ (8001388 <HAL_TIM_Base_MspInit+0x1ac>)
 8001200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001202:	4a61      	ldr	r2, [pc, #388]	@ (8001388 <HAL_TIM_Base_MspInit+0x1ac>)
 8001204:	f043 0301 	orr.w	r3, r3, #1
 8001208:	6593      	str	r3, [r2, #88]	@ 0x58
 800120a:	4b5f      	ldr	r3, [pc, #380]	@ (8001388 <HAL_TIM_Base_MspInit+0x1ac>)
 800120c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	613b      	str	r3, [r7, #16]
 8001214:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001216:	4b5c      	ldr	r3, [pc, #368]	@ (8001388 <HAL_TIM_Base_MspInit+0x1ac>)
 8001218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121a:	4a5b      	ldr	r2, [pc, #364]	@ (8001388 <HAL_TIM_Base_MspInit+0x1ac>)
 800121c:	f043 0301 	orr.w	r3, r3, #1
 8001220:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001222:	4b59      	ldr	r3, [pc, #356]	@ (8001388 <HAL_TIM_Base_MspInit+0x1ac>)
 8001224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001226:	f003 0301 	and.w	r3, r3, #1
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800122e:	2301      	movs	r3, #1
 8001230:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001232:	2302      	movs	r3, #2
 8001234:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001236:	2300      	movs	r3, #0
 8001238:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800123a:	2300      	movs	r3, #0
 800123c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM2;
 800123e:	230e      	movs	r3, #14
 8001240:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001242:	f107 0314 	add.w	r3, r7, #20
 8001246:	4619      	mov	r1, r3
 8001248:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800124c:	f000 fea8 	bl	8001fa0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001250:	e095      	b.n	800137e <HAL_TIM_Base_MspInit+0x1a2>
  else if(htim_base->Instance==TIM3)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a4d      	ldr	r2, [pc, #308]	@ (800138c <HAL_TIM_Base_MspInit+0x1b0>)
 8001258:	4293      	cmp	r3, r2
 800125a:	f040 8090 	bne.w	800137e <HAL_TIM_Base_MspInit+0x1a2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800125e:	4b4a      	ldr	r3, [pc, #296]	@ (8001388 <HAL_TIM_Base_MspInit+0x1ac>)
 8001260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001262:	4a49      	ldr	r2, [pc, #292]	@ (8001388 <HAL_TIM_Base_MspInit+0x1ac>)
 8001264:	f043 0302 	orr.w	r3, r3, #2
 8001268:	6593      	str	r3, [r2, #88]	@ 0x58
 800126a:	4b47      	ldr	r3, [pc, #284]	@ (8001388 <HAL_TIM_Base_MspInit+0x1ac>)
 800126c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800126e:	f003 0302 	and.w	r3, r3, #2
 8001272:	60bb      	str	r3, [r7, #8]
 8001274:	68bb      	ldr	r3, [r7, #8]
    hdma_tim3_ch1.Instance = DMA1_Channel6;
 8001276:	4b46      	ldr	r3, [pc, #280]	@ (8001390 <HAL_TIM_Base_MspInit+0x1b4>)
 8001278:	4a46      	ldr	r2, [pc, #280]	@ (8001394 <HAL_TIM_Base_MspInit+0x1b8>)
 800127a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 800127c:	4b44      	ldr	r3, [pc, #272]	@ (8001390 <HAL_TIM_Base_MspInit+0x1b4>)
 800127e:	223d      	movs	r2, #61	@ 0x3d
 8001280:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001282:	4b43      	ldr	r3, [pc, #268]	@ (8001390 <HAL_TIM_Base_MspInit+0x1b4>)
 8001284:	2210      	movs	r2, #16
 8001286:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001288:	4b41      	ldr	r3, [pc, #260]	@ (8001390 <HAL_TIM_Base_MspInit+0x1b4>)
 800128a:	2200      	movs	r2, #0
 800128c:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800128e:	4b40      	ldr	r3, [pc, #256]	@ (8001390 <HAL_TIM_Base_MspInit+0x1b4>)
 8001290:	2280      	movs	r2, #128	@ 0x80
 8001292:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001294:	4b3e      	ldr	r3, [pc, #248]	@ (8001390 <HAL_TIM_Base_MspInit+0x1b4>)
 8001296:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800129a:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800129c:	4b3c      	ldr	r3, [pc, #240]	@ (8001390 <HAL_TIM_Base_MspInit+0x1b4>)
 800129e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012a2:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_CIRCULAR;
 80012a4:	4b3a      	ldr	r3, [pc, #232]	@ (8001390 <HAL_TIM_Base_MspInit+0x1b4>)
 80012a6:	2220      	movs	r2, #32
 80012a8:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80012aa:	4b39      	ldr	r3, [pc, #228]	@ (8001390 <HAL_TIM_Base_MspInit+0x1b4>)
 80012ac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80012b0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 80012b2:	4837      	ldr	r0, [pc, #220]	@ (8001390 <HAL_TIM_Base_MspInit+0x1b4>)
 80012b4:	f000 fb28 	bl	8001908 <HAL_DMA_Init>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <HAL_TIM_Base_MspInit+0xe6>
      Error_Handler();
 80012be:	f7ff feb5 	bl	800102c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a32      	ldr	r2, [pc, #200]	@ (8001390 <HAL_TIM_Base_MspInit+0x1b4>)
 80012c6:	625a      	str	r2, [r3, #36]	@ 0x24
 80012c8:	4a31      	ldr	r2, [pc, #196]	@ (8001390 <HAL_TIM_Base_MspInit+0x1b4>)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_tim3_ch3.Instance = DMA1_Channel2;
 80012ce:	4b32      	ldr	r3, [pc, #200]	@ (8001398 <HAL_TIM_Base_MspInit+0x1bc>)
 80012d0:	4a32      	ldr	r2, [pc, #200]	@ (800139c <HAL_TIM_Base_MspInit+0x1c0>)
 80012d2:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Request = DMA_REQUEST_TIM3_CH3;
 80012d4:	4b30      	ldr	r3, [pc, #192]	@ (8001398 <HAL_TIM_Base_MspInit+0x1bc>)
 80012d6:	223f      	movs	r2, #63	@ 0x3f
 80012d8:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012da:	4b2f      	ldr	r3, [pc, #188]	@ (8001398 <HAL_TIM_Base_MspInit+0x1bc>)
 80012dc:	2210      	movs	r2, #16
 80012de:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80012e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001398 <HAL_TIM_Base_MspInit+0x1bc>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80012e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001398 <HAL_TIM_Base_MspInit+0x1bc>)
 80012e8:	2280      	movs	r2, #128	@ 0x80
 80012ea:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80012ec:	4b2a      	ldr	r3, [pc, #168]	@ (8001398 <HAL_TIM_Base_MspInit+0x1bc>)
 80012ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012f2:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80012f4:	4b28      	ldr	r3, [pc, #160]	@ (8001398 <HAL_TIM_Base_MspInit+0x1bc>)
 80012f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80012fa:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_CIRCULAR;
 80012fc:	4b26      	ldr	r3, [pc, #152]	@ (8001398 <HAL_TIM_Base_MspInit+0x1bc>)
 80012fe:	2220      	movs	r2, #32
 8001300:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001302:	4b25      	ldr	r3, [pc, #148]	@ (8001398 <HAL_TIM_Base_MspInit+0x1bc>)
 8001304:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001308:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 800130a:	4823      	ldr	r0, [pc, #140]	@ (8001398 <HAL_TIM_Base_MspInit+0x1bc>)
 800130c:	f000 fafc 	bl	8001908 <HAL_DMA_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <HAL_TIM_Base_MspInit+0x13e>
      Error_Handler();
 8001316:	f7ff fe89 	bl	800102c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a1e      	ldr	r2, [pc, #120]	@ (8001398 <HAL_TIM_Base_MspInit+0x1bc>)
 800131e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001320:	4a1d      	ldr	r2, [pc, #116]	@ (8001398 <HAL_TIM_Base_MspInit+0x1bc>)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_tim3_ch4.Instance = DMA1_Channel3;
 8001326:	4b1e      	ldr	r3, [pc, #120]	@ (80013a0 <HAL_TIM_Base_MspInit+0x1c4>)
 8001328:	4a1e      	ldr	r2, [pc, #120]	@ (80013a4 <HAL_TIM_Base_MspInit+0x1c8>)
 800132a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4.Init.Request = DMA_REQUEST_TIM3_CH4;
 800132c:	4b1c      	ldr	r3, [pc, #112]	@ (80013a0 <HAL_TIM_Base_MspInit+0x1c4>)
 800132e:	2240      	movs	r2, #64	@ 0x40
 8001330:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001332:	4b1b      	ldr	r3, [pc, #108]	@ (80013a0 <HAL_TIM_Base_MspInit+0x1c4>)
 8001334:	2210      	movs	r2, #16
 8001336:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001338:	4b19      	ldr	r3, [pc, #100]	@ (80013a0 <HAL_TIM_Base_MspInit+0x1c4>)
 800133a:	2200      	movs	r2, #0
 800133c:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4.Init.MemInc = DMA_MINC_ENABLE;
 800133e:	4b18      	ldr	r3, [pc, #96]	@ (80013a0 <HAL_TIM_Base_MspInit+0x1c4>)
 8001340:	2280      	movs	r2, #128	@ 0x80
 8001342:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001344:	4b16      	ldr	r3, [pc, #88]	@ (80013a0 <HAL_TIM_Base_MspInit+0x1c4>)
 8001346:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800134a:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800134c:	4b14      	ldr	r3, [pc, #80]	@ (80013a0 <HAL_TIM_Base_MspInit+0x1c4>)
 800134e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001352:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4.Init.Mode = DMA_CIRCULAR;
 8001354:	4b12      	ldr	r3, [pc, #72]	@ (80013a0 <HAL_TIM_Base_MspInit+0x1c4>)
 8001356:	2220      	movs	r2, #32
 8001358:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4.Init.Priority = DMA_PRIORITY_MEDIUM;
 800135a:	4b11      	ldr	r3, [pc, #68]	@ (80013a0 <HAL_TIM_Base_MspInit+0x1c4>)
 800135c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001360:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch4) != HAL_OK)
 8001362:	480f      	ldr	r0, [pc, #60]	@ (80013a0 <HAL_TIM_Base_MspInit+0x1c4>)
 8001364:	f000 fad0 	bl	8001908 <HAL_DMA_Init>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <HAL_TIM_Base_MspInit+0x196>
      Error_Handler();
 800136e:	f7ff fe5d 	bl	800102c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a0a      	ldr	r2, [pc, #40]	@ (80013a0 <HAL_TIM_Base_MspInit+0x1c4>)
 8001376:	631a      	str	r2, [r3, #48]	@ 0x30
 8001378:	4a09      	ldr	r2, [pc, #36]	@ (80013a0 <HAL_TIM_Base_MspInit+0x1c4>)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6293      	str	r3, [r2, #40]	@ 0x28
}
 800137e:	bf00      	nop
 8001380:	3728      	adds	r7, #40	@ 0x28
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40021000 	.word	0x40021000
 800138c:	40000400 	.word	0x40000400
 8001390:	20003dd0 	.word	0x20003dd0
 8001394:	4002006c 	.word	0x4002006c
 8001398:	20003e30 	.word	0x20003e30
 800139c:	4002001c 	.word	0x4002001c
 80013a0:	20003e90 	.word	0x20003e90
 80013a4:	40020030 	.word	0x40020030

080013a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08a      	sub	sp, #40	@ 0x28
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b0:	f107 0314 	add.w	r3, r7, #20
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013c8:	d11d      	bne.n	8001406 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ca:	4b22      	ldr	r3, [pc, #136]	@ (8001454 <HAL_TIM_MspPostInit+0xac>)
 80013cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ce:	4a21      	ldr	r2, [pc, #132]	@ (8001454 <HAL_TIM_MspPostInit+0xac>)
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001454 <HAL_TIM_MspPostInit+0xac>)
 80013d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	613b      	str	r3, [r7, #16]
 80013e0:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80013e2:	2308      	movs	r3, #8
 80013e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e6:	2302      	movs	r3, #2
 80013e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ea:	2300      	movs	r3, #0
 80013ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ee:	2300      	movs	r3, #0
 80013f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013f2:	2301      	movs	r3, #1
 80013f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f6:	f107 0314 	add.w	r3, r7, #20
 80013fa:	4619      	mov	r1, r3
 80013fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001400:	f000 fdce 	bl	8001fa0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001404:	e021      	b.n	800144a <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM3)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a13      	ldr	r2, [pc, #76]	@ (8001458 <HAL_TIM_MspPostInit+0xb0>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d11c      	bne.n	800144a <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001410:	4b10      	ldr	r3, [pc, #64]	@ (8001454 <HAL_TIM_MspPostInit+0xac>)
 8001412:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001414:	4a0f      	ldr	r2, [pc, #60]	@ (8001454 <HAL_TIM_MspPostInit+0xac>)
 8001416:	f043 0301 	orr.w	r3, r3, #1
 800141a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800141c:	4b0d      	ldr	r3, [pc, #52]	@ (8001454 <HAL_TIM_MspPostInit+0xac>)
 800141e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001420:	f003 0301 	and.w	r3, r3, #1
 8001424:	60fb      	str	r3, [r7, #12]
 8001426:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001428:	2350      	movs	r3, #80	@ 0x50
 800142a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800142c:	2312      	movs	r3, #18
 800142e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001434:	2300      	movs	r3, #0
 8001436:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001438:	2302      	movs	r3, #2
 800143a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800143c:	f107 0314 	add.w	r3, r7, #20
 8001440:	4619      	mov	r1, r3
 8001442:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001446:	f000 fdab 	bl	8001fa0 <HAL_GPIO_Init>
}
 800144a:	bf00      	nop
 800144c:	3728      	adds	r7, #40	@ 0x28
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	40021000 	.word	0x40021000
 8001458:	40000400 	.word	0x40000400

0800145c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001460:	bf00      	nop
 8001462:	e7fd      	b.n	8001460 <NMI_Handler+0x4>

08001464 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001468:	bf00      	nop
 800146a:	e7fd      	b.n	8001468 <HardFault_Handler+0x4>

0800146c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001470:	bf00      	nop
 8001472:	e7fd      	b.n	8001470 <MemManage_Handler+0x4>

08001474 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001478:	bf00      	nop
 800147a:	e7fd      	b.n	8001478 <BusFault_Handler+0x4>

0800147c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001480:	bf00      	nop
 8001482:	e7fd      	b.n	8001480 <UsageFault_Handler+0x4>

08001484 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr

08001492 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001492:	b480      	push	{r7}
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001496:	bf00      	nop
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014a4:	bf00      	nop
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
	...

080014b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014b4:	f000 f8d8 	bl	8001668 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  if (TimingDelay != 0) {
 80014b8:	4b05      	ldr	r3, [pc, #20]	@ (80014d0 <SysTick_Handler+0x20>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d004      	beq.n	80014ca <SysTick_Handler+0x1a>
    --TimingDelay;
 80014c0:	4b03      	ldr	r3, [pc, #12]	@ (80014d0 <SysTick_Handler+0x20>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	3b01      	subs	r3, #1
 80014c6:	4a02      	ldr	r2, [pc, #8]	@ (80014d0 <SysTick_Handler+0x20>)
 80014c8:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END SysTick_IRQn 1 */
}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20003ef0 	.word	0x20003ef0

080014d4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 80014d8:	4802      	ldr	r0, [pc, #8]	@ (80014e4 <DMA1_Channel2_IRQHandler+0x10>)
 80014da:	f000 fc11 	bl	8001d00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20003e30 	.word	0x20003e30

080014e8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4);
 80014ec:	4802      	ldr	r0, [pc, #8]	@ (80014f8 <DMA1_Channel3_IRQHandler+0x10>)
 80014ee:	f000 fc07 	bl	8001d00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20003e90 	.word	0x20003e90

080014fc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001500:	4802      	ldr	r0, [pc, #8]	@ (800150c <DMA1_Channel5_IRQHandler+0x10>)
 8001502:	f000 fbfd 	bl	8001d00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	20003cd8 	.word	0x20003cd8

08001510 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 8001514:	4802      	ldr	r0, [pc, #8]	@ (8001520 <DMA1_Channel6_IRQHandler+0x10>)
 8001516:	f000 fbf3 	bl	8001d00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	20003dd0 	.word	0x20003dd0

08001524 <TIM3_IRQHandler>:
//  }
//}


void TIM3_IRQHandler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
//		TIM3->SR = TIM_IT_CC4;// ~TIM_IT_CC1;		// clear all but Update
//	// scope output on high
//	} else
//		TIM3->SR = 0;					// other interrupts not of interest
	  //HAL_TIM_IRQHandler(&htim3);
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
	...

08001534 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001538:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <SystemInit+0x20>)
 800153a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800153e:	4a05      	ldr	r2, [pc, #20]	@ (8001554 <SystemInit+0x20>)
 8001540:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001544:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	e000ed00 	.word	0xe000ed00

08001558 <vidClearScreen>:
/* Private functions ---------------------------------------------------------*/



void vidClearScreen(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
	{
		fb[line]				[0] = 0b1111111111111110;
		fb[line]  [XFERS_PERLINE-1] = 0b1111111111111110;
	}
#else
	memset(screen,0xFF,sizeof(screen));
 800155c:	f242 7260 	movw	r2, #10080	@ 0x2760
 8001560:	21ff      	movs	r1, #255	@ 0xff
 8001562:	4802      	ldr	r0, [pc, #8]	@ (800156c <vidClearScreen+0x14>)
 8001564:	f004 fc20 	bl	8005da8 <memset>
#endif

}
 8001568:	bf00      	nop
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20000000 	.word	0x20000000

08001570 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001570:	480d      	ldr	r0, [pc, #52]	@ (80015a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001572:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001574:	f7ff ffde 	bl	8001534 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001578:	480c      	ldr	r0, [pc, #48]	@ (80015ac <LoopForever+0x6>)
  ldr r1, =_edata
 800157a:	490d      	ldr	r1, [pc, #52]	@ (80015b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800157c:	4a0d      	ldr	r2, [pc, #52]	@ (80015b4 <LoopForever+0xe>)
  movs r3, #0
 800157e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001580:	e002      	b.n	8001588 <LoopCopyDataInit>

08001582 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001582:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001584:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001586:	3304      	adds	r3, #4

08001588 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001588:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800158a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800158c:	d3f9      	bcc.n	8001582 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800158e:	4a0a      	ldr	r2, [pc, #40]	@ (80015b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001590:	4c0a      	ldr	r4, [pc, #40]	@ (80015bc <LoopForever+0x16>)
  movs r3, #0
 8001592:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001594:	e001      	b.n	800159a <LoopFillZerobss>

08001596 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001596:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001598:	3204      	adds	r2, #4

0800159a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800159a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800159c:	d3fb      	bcc.n	8001596 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800159e:	f004 fc0b 	bl	8005db8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80015a2:	f7ff f9ff 	bl	80009a4 <main>

080015a6 <LoopForever>:

LoopForever:
    b LoopForever
 80015a6:	e7fe      	b.n	80015a6 <LoopForever>
  ldr   r0, =_estack
 80015a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015ac:	20002760 	.word	0x20002760
  ldr r1, =_edata
 80015b0:	20003c78 	.word	0x20003c78
  ldr r2, =_sidata
 80015b4:	08006748 	.word	0x08006748
  ldr r2, =_sbss
 80015b8:	20003c78 	.word	0x20003c78
  ldr r4, =_ebss
 80015bc:	20003f38 	.word	0x20003f38

080015c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80015c0:	e7fe      	b.n	80015c0 <ADC1_2_IRQHandler>

080015c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b082      	sub	sp, #8
 80015c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015c8:	2300      	movs	r3, #0
 80015ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015cc:	2003      	movs	r0, #3
 80015ce:	f000 f95b 	bl	8001888 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015d2:	200f      	movs	r0, #15
 80015d4:	f000 f80e 	bl	80015f4 <HAL_InitTick>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d002      	beq.n	80015e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	71fb      	strb	r3, [r7, #7]
 80015e2:	e001      	b.n	80015e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015e4:	f7ff fd28 	bl	8001038 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015e8:	79fb      	ldrb	r3, [r7, #7]

}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015fc:	2300      	movs	r3, #0
 80015fe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001600:	4b16      	ldr	r3, [pc, #88]	@ (800165c <HAL_InitTick+0x68>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d022      	beq.n	800164e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001608:	4b15      	ldr	r3, [pc, #84]	@ (8001660 <HAL_InitTick+0x6c>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	4b13      	ldr	r3, [pc, #76]	@ (800165c <HAL_InitTick+0x68>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001614:	fbb1 f3f3 	udiv	r3, r1, r3
 8001618:	fbb2 f3f3 	udiv	r3, r2, r3
 800161c:	4618      	mov	r0, r3
 800161e:	f000 f966 	bl	80018ee <HAL_SYSTICK_Config>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d10f      	bne.n	8001648 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2b0f      	cmp	r3, #15
 800162c:	d809      	bhi.n	8001642 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800162e:	2200      	movs	r2, #0
 8001630:	6879      	ldr	r1, [r7, #4]
 8001632:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001636:	f000 f932 	bl	800189e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800163a:	4a0a      	ldr	r2, [pc, #40]	@ (8001664 <HAL_InitTick+0x70>)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6013      	str	r3, [r2, #0]
 8001640:	e007      	b.n	8001652 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	73fb      	strb	r3, [r7, #15]
 8001646:	e004      	b.n	8001652 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	73fb      	strb	r3, [r7, #15]
 800164c:	e001      	b.n	8001652 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001652:	7bfb      	ldrb	r3, [r7, #15]
}
 8001654:	4618      	mov	r0, r3
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20003c74 	.word	0x20003c74
 8001660:	20002764 	.word	0x20002764
 8001664:	20003c70 	.word	0x20003c70

08001668 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800166c:	4b05      	ldr	r3, [pc, #20]	@ (8001684 <HAL_IncTick+0x1c>)
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	4b05      	ldr	r3, [pc, #20]	@ (8001688 <HAL_IncTick+0x20>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4413      	add	r3, r2
 8001676:	4a03      	ldr	r2, [pc, #12]	@ (8001684 <HAL_IncTick+0x1c>)
 8001678:	6013      	str	r3, [r2, #0]
}
 800167a:	bf00      	nop
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr
 8001684:	20003f34 	.word	0x20003f34
 8001688:	20003c74 	.word	0x20003c74

0800168c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  return uwTick;
 8001690:	4b03      	ldr	r3, [pc, #12]	@ (80016a0 <HAL_GetTick+0x14>)
 8001692:	681b      	ldr	r3, [r3, #0]
}
 8001694:	4618      	mov	r0, r3
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	20003f34 	.word	0x20003f34

080016a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016ac:	f7ff ffee 	bl	800168c <HAL_GetTick>
 80016b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80016bc:	d004      	beq.n	80016c8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80016be:	4b09      	ldr	r3, [pc, #36]	@ (80016e4 <HAL_Delay+0x40>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	4413      	add	r3, r2
 80016c6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016c8:	bf00      	nop
 80016ca:	f7ff ffdf 	bl	800168c <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	68fa      	ldr	r2, [r7, #12]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d8f7      	bhi.n	80016ca <HAL_Delay+0x26>
  {
  }
}
 80016da:	bf00      	nop
 80016dc:	bf00      	nop
 80016de:	3710      	adds	r7, #16
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20003c74 	.word	0x20003c74

080016e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b085      	sub	sp, #20
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f003 0307 	and.w	r3, r3, #7
 80016f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016f8:	4b0c      	ldr	r3, [pc, #48]	@ (800172c <__NVIC_SetPriorityGrouping+0x44>)
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016fe:	68ba      	ldr	r2, [r7, #8]
 8001700:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001704:	4013      	ands	r3, r2
 8001706:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001710:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001714:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001718:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800171a:	4a04      	ldr	r2, [pc, #16]	@ (800172c <__NVIC_SetPriorityGrouping+0x44>)
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	60d3      	str	r3, [r2, #12]
}
 8001720:	bf00      	nop
 8001722:	3714      	adds	r7, #20
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr
 800172c:	e000ed00 	.word	0xe000ed00

08001730 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001734:	4b04      	ldr	r3, [pc, #16]	@ (8001748 <__NVIC_GetPriorityGrouping+0x18>)
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	0a1b      	lsrs	r3, r3, #8
 800173a:	f003 0307 	and.w	r3, r3, #7
}
 800173e:	4618      	mov	r0, r3
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr
 8001748:	e000ed00 	.word	0xe000ed00

0800174c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175a:	2b00      	cmp	r3, #0
 800175c:	db0b      	blt.n	8001776 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800175e:	79fb      	ldrb	r3, [r7, #7]
 8001760:	f003 021f 	and.w	r2, r3, #31
 8001764:	4907      	ldr	r1, [pc, #28]	@ (8001784 <__NVIC_EnableIRQ+0x38>)
 8001766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176a:	095b      	lsrs	r3, r3, #5
 800176c:	2001      	movs	r0, #1
 800176e:	fa00 f202 	lsl.w	r2, r0, r2
 8001772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	e000e100 	.word	0xe000e100

08001788 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	6039      	str	r1, [r7, #0]
 8001792:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001798:	2b00      	cmp	r3, #0
 800179a:	db0a      	blt.n	80017b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	490c      	ldr	r1, [pc, #48]	@ (80017d4 <__NVIC_SetPriority+0x4c>)
 80017a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a6:	0112      	lsls	r2, r2, #4
 80017a8:	b2d2      	uxtb	r2, r2
 80017aa:	440b      	add	r3, r1
 80017ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017b0:	e00a      	b.n	80017c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	b2da      	uxtb	r2, r3
 80017b6:	4908      	ldr	r1, [pc, #32]	@ (80017d8 <__NVIC_SetPriority+0x50>)
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	f003 030f 	and.w	r3, r3, #15
 80017be:	3b04      	subs	r3, #4
 80017c0:	0112      	lsls	r2, r2, #4
 80017c2:	b2d2      	uxtb	r2, r2
 80017c4:	440b      	add	r3, r1
 80017c6:	761a      	strb	r2, [r3, #24]
}
 80017c8:	bf00      	nop
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr
 80017d4:	e000e100 	.word	0xe000e100
 80017d8:	e000ed00 	.word	0xe000ed00

080017dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017dc:	b480      	push	{r7}
 80017de:	b089      	sub	sp, #36	@ 0x24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	f003 0307 	and.w	r3, r3, #7
 80017ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	f1c3 0307 	rsb	r3, r3, #7
 80017f6:	2b04      	cmp	r3, #4
 80017f8:	bf28      	it	cs
 80017fa:	2304      	movcs	r3, #4
 80017fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	3304      	adds	r3, #4
 8001802:	2b06      	cmp	r3, #6
 8001804:	d902      	bls.n	800180c <NVIC_EncodePriority+0x30>
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	3b03      	subs	r3, #3
 800180a:	e000      	b.n	800180e <NVIC_EncodePriority+0x32>
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001810:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001814:	69bb      	ldr	r3, [r7, #24]
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	43da      	mvns	r2, r3
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	401a      	ands	r2, r3
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001824:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	fa01 f303 	lsl.w	r3, r1, r3
 800182e:	43d9      	mvns	r1, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001834:	4313      	orrs	r3, r2
         );
}
 8001836:	4618      	mov	r0, r3
 8001838:	3724      	adds	r7, #36	@ 0x24
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
	...

08001844 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	3b01      	subs	r3, #1
 8001850:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001854:	d301      	bcc.n	800185a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001856:	2301      	movs	r3, #1
 8001858:	e00f      	b.n	800187a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800185a:	4a0a      	ldr	r2, [pc, #40]	@ (8001884 <SysTick_Config+0x40>)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3b01      	subs	r3, #1
 8001860:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001862:	210f      	movs	r1, #15
 8001864:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001868:	f7ff ff8e 	bl	8001788 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800186c:	4b05      	ldr	r3, [pc, #20]	@ (8001884 <SysTick_Config+0x40>)
 800186e:	2200      	movs	r2, #0
 8001870:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001872:	4b04      	ldr	r3, [pc, #16]	@ (8001884 <SysTick_Config+0x40>)
 8001874:	2207      	movs	r2, #7
 8001876:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001878:	2300      	movs	r3, #0
}
 800187a:	4618      	mov	r0, r3
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	e000e010 	.word	0xe000e010

08001888 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7ff ff29 	bl	80016e8 <__NVIC_SetPriorityGrouping>
}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	b086      	sub	sp, #24
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	4603      	mov	r3, r0
 80018a6:	60b9      	str	r1, [r7, #8]
 80018a8:	607a      	str	r2, [r7, #4]
 80018aa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018ac:	f7ff ff40 	bl	8001730 <__NVIC_GetPriorityGrouping>
 80018b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	68b9      	ldr	r1, [r7, #8]
 80018b6:	6978      	ldr	r0, [r7, #20]
 80018b8:	f7ff ff90 	bl	80017dc <NVIC_EncodePriority>
 80018bc:	4602      	mov	r2, r0
 80018be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018c2:	4611      	mov	r1, r2
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff ff5f 	bl	8001788 <__NVIC_SetPriority>
}
 80018ca:	bf00      	nop
 80018cc:	3718      	adds	r7, #24
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b082      	sub	sp, #8
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	4603      	mov	r3, r0
 80018da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff ff33 	bl	800174c <__NVIC_EnableIRQ>
}
 80018e6:	bf00      	nop
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b082      	sub	sp, #8
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f7ff ffa4 	bl	8001844 <SysTick_Config>
 80018fc:	4603      	mov	r3, r0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
	...

08001908 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d101      	bne.n	800191a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e08d      	b.n	8001a36 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	461a      	mov	r2, r3
 8001920:	4b47      	ldr	r3, [pc, #284]	@ (8001a40 <HAL_DMA_Init+0x138>)
 8001922:	429a      	cmp	r2, r3
 8001924:	d80f      	bhi.n	8001946 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	461a      	mov	r2, r3
 800192c:	4b45      	ldr	r3, [pc, #276]	@ (8001a44 <HAL_DMA_Init+0x13c>)
 800192e:	4413      	add	r3, r2
 8001930:	4a45      	ldr	r2, [pc, #276]	@ (8001a48 <HAL_DMA_Init+0x140>)
 8001932:	fba2 2303 	umull	r2, r3, r2, r3
 8001936:	091b      	lsrs	r3, r3, #4
 8001938:	009a      	lsls	r2, r3, #2
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4a42      	ldr	r2, [pc, #264]	@ (8001a4c <HAL_DMA_Init+0x144>)
 8001942:	641a      	str	r2, [r3, #64]	@ 0x40
 8001944:	e00e      	b.n	8001964 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	461a      	mov	r2, r3
 800194c:	4b40      	ldr	r3, [pc, #256]	@ (8001a50 <HAL_DMA_Init+0x148>)
 800194e:	4413      	add	r3, r2
 8001950:	4a3d      	ldr	r2, [pc, #244]	@ (8001a48 <HAL_DMA_Init+0x140>)
 8001952:	fba2 2303 	umull	r2, r3, r2, r3
 8001956:	091b      	lsrs	r3, r3, #4
 8001958:	009a      	lsls	r2, r3, #2
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4a3c      	ldr	r2, [pc, #240]	@ (8001a54 <HAL_DMA_Init+0x14c>)
 8001962:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2202      	movs	r2, #2
 8001968:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800197a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800197e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001988:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	691b      	ldr	r3, [r3, #16]
 800198e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001994:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	699b      	ldr	r3, [r3, #24]
 800199a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6a1b      	ldr	r3, [r3, #32]
 80019a6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80019a8:	68fa      	ldr	r2, [r7, #12]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	68fa      	ldr	r2, [r7, #12]
 80019b4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f000 fa90 	bl	8001edc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80019c4:	d102      	bne.n	80019cc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685a      	ldr	r2, [r3, #4]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019d4:	b2d2      	uxtb	r2, r2
 80019d6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80019e0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d010      	beq.n	8001a0c <HAL_DMA_Init+0x104>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	2b04      	cmp	r3, #4
 80019f0:	d80c      	bhi.n	8001a0c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f000 fab0 	bl	8001f58 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001a08:	605a      	str	r2, [r3, #4]
 8001a0a:	e008      	b.n	8001a1e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2200      	movs	r2, #0
 8001a16:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2200      	movs	r2, #0
 8001a22:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2201      	movs	r2, #1
 8001a28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001a34:	2300      	movs	r3, #0
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40020407 	.word	0x40020407
 8001a44:	bffdfff8 	.word	0xbffdfff8
 8001a48:	cccccccd 	.word	0xcccccccd
 8001a4c:	40020000 	.word	0x40020000
 8001a50:	bffdfbf8 	.word	0xbffdfbf8
 8001a54:	40020400 	.word	0x40020400

08001a58 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e07b      	b.n	8001b62 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f022 0201 	bic.w	r2, r2, #1
 8001a78:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	461a      	mov	r2, r3
 8001a80:	4b3a      	ldr	r3, [pc, #232]	@ (8001b6c <HAL_DMA_DeInit+0x114>)
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d80f      	bhi.n	8001aa6 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	4b38      	ldr	r3, [pc, #224]	@ (8001b70 <HAL_DMA_DeInit+0x118>)
 8001a8e:	4413      	add	r3, r2
 8001a90:	4a38      	ldr	r2, [pc, #224]	@ (8001b74 <HAL_DMA_DeInit+0x11c>)
 8001a92:	fba2 2303 	umull	r2, r3, r2, r3
 8001a96:	091b      	lsrs	r3, r3, #4
 8001a98:	009a      	lsls	r2, r3, #2
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a35      	ldr	r2, [pc, #212]	@ (8001b78 <HAL_DMA_DeInit+0x120>)
 8001aa2:	641a      	str	r2, [r3, #64]	@ 0x40
 8001aa4:	e00e      	b.n	8001ac4 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	461a      	mov	r2, r3
 8001aac:	4b33      	ldr	r3, [pc, #204]	@ (8001b7c <HAL_DMA_DeInit+0x124>)
 8001aae:	4413      	add	r3, r2
 8001ab0:	4a30      	ldr	r2, [pc, #192]	@ (8001b74 <HAL_DMA_DeInit+0x11c>)
 8001ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ab6:	091b      	lsrs	r3, r3, #4
 8001ab8:	009a      	lsls	r2, r3, #2
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a2f      	ldr	r2, [pc, #188]	@ (8001b80 <HAL_DMA_DeInit+0x128>)
 8001ac2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ad0:	f003 021f 	and.w	r2, r3, #31
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad8:	2101      	movs	r1, #1
 8001ada:	fa01 f202 	lsl.w	r2, r1, r2
 8001ade:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	f000 f9fb 	bl	8001edc <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001af6:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d00f      	beq.n	8001b20 <HAL_DMA_DeInit+0xc8>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	2b04      	cmp	r3, #4
 8001b06:	d80b      	bhi.n	8001b20 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f000 fa25 	bl	8001f58 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001b1e:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2200      	movs	r2, #0
 8001b24:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2200      	movs	r2, #0
 8001b36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2200      	movs	r2, #0
 8001b42:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2200      	movs	r2, #0
 8001b48:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2200      	movs	r2, #0
 8001b54:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40020407 	.word	0x40020407
 8001b70:	bffdfff8 	.word	0xbffdfff8
 8001b74:	cccccccd 	.word	0xcccccccd
 8001b78:	40020000 	.word	0x40020000
 8001b7c:	bffdfbf8 	.word	0xbffdfbf8
 8001b80:	40020400 	.word	0x40020400

08001b84 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	60b9      	str	r1, [r7, #8]
 8001b8e:	607a      	str	r2, [r7, #4]
 8001b90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b92:	2300      	movs	r3, #0
 8001b94:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d101      	bne.n	8001ba4 <HAL_DMA_Start+0x20>
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	e02e      	b.n	8001c02 <HAL_DMA_Start+0x7e>
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d11d      	bne.n	8001bf4 <HAL_DMA_Start+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	2202      	movs	r2, #2
 8001bbc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f022 0201 	bic.w	r2, r2, #1
 8001bd4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	68b9      	ldr	r1, [r7, #8]
 8001bdc:	68f8      	ldr	r0, [r7, #12]
 8001bde:	f000 f93e 	bl	8001e5e <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f042 0201 	orr.w	r2, r2, #1
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	e005      	b.n	8001c00 <HAL_DMA_Start+0x7c>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    status = HAL_BUSY;
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001c00:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3718      	adds	r7, #24
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b086      	sub	sp, #24
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	60f8      	str	r0, [r7, #12]
 8001c12:	60b9      	str	r1, [r7, #8]
 8001c14:	607a      	str	r2, [r7, #4]
 8001c16:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d101      	bne.n	8001c2a <HAL_DMA_Start_IT+0x20>
 8001c26:	2302      	movs	r3, #2
 8001c28:	e066      	b.n	8001cf8 <HAL_DMA_Start_IT+0xee>
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d155      	bne.n	8001cea <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2202      	movs	r2, #2
 8001c42:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f022 0201 	bic.w	r2, r2, #1
 8001c5a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	68b9      	ldr	r1, [r7, #8]
 8001c62:	68f8      	ldr	r0, [r7, #12]
 8001c64:	f000 f8fb 	bl	8001e5e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d008      	beq.n	8001c82 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f042 020e 	orr.w	r2, r2, #14
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	e00f      	b.n	8001ca2 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f022 0204 	bic.w	r2, r2, #4
 8001c90:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f042 020a 	orr.w	r2, r2, #10
 8001ca0:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d007      	beq.n	8001cc0 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001cbe:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d007      	beq.n	8001cd8 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001cd6:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f042 0201 	orr.w	r2, r2, #1
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	e005      	b.n	8001cf6 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	2200      	movs	r2, #0
 8001cee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001cf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3718      	adds	r7, #24
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d1c:	f003 031f 	and.w	r3, r3, #31
 8001d20:	2204      	movs	r2, #4
 8001d22:	409a      	lsls	r2, r3
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	4013      	ands	r3, r2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d026      	beq.n	8001d7a <HAL_DMA_IRQHandler+0x7a>
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	f003 0304 	and.w	r3, r3, #4
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d021      	beq.n	8001d7a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0320 	and.w	r3, r3, #32
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d107      	bne.n	8001d54 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f022 0204 	bic.w	r2, r2, #4
 8001d52:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d58:	f003 021f 	and.w	r2, r3, #31
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d60:	2104      	movs	r1, #4
 8001d62:	fa01 f202 	lsl.w	r2, r1, r2
 8001d66:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d071      	beq.n	8001e54 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001d78:	e06c      	b.n	8001e54 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d7e:	f003 031f 	and.w	r3, r3, #31
 8001d82:	2202      	movs	r2, #2
 8001d84:	409a      	lsls	r2, r3
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d02e      	beq.n	8001dec <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	f003 0302 	and.w	r3, r3, #2
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d029      	beq.n	8001dec <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0320 	and.w	r3, r3, #32
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d10b      	bne.n	8001dbe <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f022 020a 	bic.w	r2, r2, #10
 8001db4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2201      	movs	r2, #1
 8001dba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dc2:	f003 021f 	and.w	r2, r3, #31
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	2102      	movs	r1, #2
 8001dcc:	fa01 f202 	lsl.w	r2, r1, r2
 8001dd0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d038      	beq.n	8001e54 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001dea:	e033      	b.n	8001e54 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001df0:	f003 031f 	and.w	r3, r3, #31
 8001df4:	2208      	movs	r2, #8
 8001df6:	409a      	lsls	r2, r3
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d02a      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	f003 0308 	and.w	r3, r3, #8
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d025      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f022 020e 	bic.w	r2, r2, #14
 8001e18:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e1e:	f003 021f 	and.w	r2, r3, #31
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e26:	2101      	movs	r1, #1
 8001e28:	fa01 f202 	lsl.w	r2, r1, r2
 8001e2c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2201      	movs	r2, #1
 8001e32:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d004      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001e54:	bf00      	nop
 8001e56:	bf00      	nop
}
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b085      	sub	sp, #20
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	60f8      	str	r0, [r7, #12]
 8001e66:	60b9      	str	r1, [r7, #8]
 8001e68:	607a      	str	r2, [r7, #4]
 8001e6a:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e70:	68fa      	ldr	r2, [r7, #12]
 8001e72:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001e74:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d004      	beq.n	8001e88 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e82:	68fa      	ldr	r2, [r7, #12]
 8001e84:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001e86:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e8c:	f003 021f 	and.w	r2, r3, #31
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e94:	2101      	movs	r1, #1
 8001e96:	fa01 f202 	lsl.w	r2, r1, r2
 8001e9a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	683a      	ldr	r2, [r7, #0]
 8001ea2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	2b10      	cmp	r3, #16
 8001eaa:	d108      	bne.n	8001ebe <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	68ba      	ldr	r2, [r7, #8]
 8001eba:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001ebc:	e007      	b.n	8001ece <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	68ba      	ldr	r2, [r7, #8]
 8001ec4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	60da      	str	r2, [r3, #12]
}
 8001ece:	bf00      	nop
 8001ed0:	3714      	adds	r7, #20
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
	...

08001edc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b087      	sub	sp, #28
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	461a      	mov	r2, r3
 8001eea:	4b16      	ldr	r3, [pc, #88]	@ (8001f44 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d802      	bhi.n	8001ef6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001ef0:	4b15      	ldr	r3, [pc, #84]	@ (8001f48 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001ef2:	617b      	str	r3, [r7, #20]
 8001ef4:	e001      	b.n	8001efa <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8001ef6:	4b15      	ldr	r3, [pc, #84]	@ (8001f4c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001ef8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	3b08      	subs	r3, #8
 8001f06:	4a12      	ldr	r2, [pc, #72]	@ (8001f50 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001f08:	fba2 2303 	umull	r2, r3, r2, r3
 8001f0c:	091b      	lsrs	r3, r3, #4
 8001f0e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f14:	089b      	lsrs	r3, r3, #2
 8001f16:	009a      	lsls	r2, r3, #2
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a0b      	ldr	r2, [pc, #44]	@ (8001f54 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001f26:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f003 031f 	and.w	r3, r3, #31
 8001f2e:	2201      	movs	r2, #1
 8001f30:	409a      	lsls	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001f36:	bf00      	nop
 8001f38:	371c      	adds	r7, #28
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	40020407 	.word	0x40020407
 8001f48:	40020800 	.word	0x40020800
 8001f4c:	40020820 	.word	0x40020820
 8001f50:	cccccccd 	.word	0xcccccccd
 8001f54:	40020880 	.word	0x40020880

08001f58 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b085      	sub	sp, #20
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001f68:	68fa      	ldr	r2, [r7, #12]
 8001f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001f6c:	4413      	add	r3, r2
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	461a      	mov	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a08      	ldr	r2, [pc, #32]	@ (8001f9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001f7a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	3b01      	subs	r3, #1
 8001f80:	f003 031f 	and.w	r3, r3, #31
 8001f84:	2201      	movs	r2, #1
 8001f86:	409a      	lsls	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001f8c:	bf00      	nop
 8001f8e:	3714      	adds	r7, #20
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr
 8001f98:	1000823f 	.word	0x1000823f
 8001f9c:	40020940 	.word	0x40020940

08001fa0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b087      	sub	sp, #28
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001faa:	2300      	movs	r3, #0
 8001fac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001fae:	e15a      	b.n	8002266 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	2101      	movs	r1, #1
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	f000 814c 	beq.w	8002260 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f003 0303 	and.w	r3, r3, #3
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d005      	beq.n	8001fe0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d130      	bne.n	8002042 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	2203      	movs	r2, #3
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	68da      	ldr	r2, [r3, #12]
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	fa02 f303 	lsl.w	r3, r2, r3
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	4313      	orrs	r3, r2
 8002008:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002016:	2201      	movs	r2, #1
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	43db      	mvns	r3, r3
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	4013      	ands	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	091b      	lsrs	r3, r3, #4
 800202c:	f003 0201 	and.w	r2, r3, #1
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	fa02 f303 	lsl.w	r3, r2, r3
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	4313      	orrs	r3, r2
 800203a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	693a      	ldr	r2, [r7, #16]
 8002040:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f003 0303 	and.w	r3, r3, #3
 800204a:	2b03      	cmp	r3, #3
 800204c:	d017      	beq.n	800207e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	2203      	movs	r2, #3
 800205a:	fa02 f303 	lsl.w	r3, r2, r3
 800205e:	43db      	mvns	r3, r3
 8002060:	693a      	ldr	r2, [r7, #16]
 8002062:	4013      	ands	r3, r2
 8002064:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	689a      	ldr	r2, [r3, #8]
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	fa02 f303 	lsl.w	r3, r2, r3
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	4313      	orrs	r3, r2
 8002076:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f003 0303 	and.w	r3, r3, #3
 8002086:	2b02      	cmp	r3, #2
 8002088:	d123      	bne.n	80020d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	08da      	lsrs	r2, r3, #3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	3208      	adds	r2, #8
 8002092:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002096:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	f003 0307 	and.w	r3, r3, #7
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	220f      	movs	r2, #15
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43db      	mvns	r3, r3
 80020a8:	693a      	ldr	r2, [r7, #16]
 80020aa:	4013      	ands	r3, r2
 80020ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	691a      	ldr	r2, [r3, #16]
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	f003 0307 	and.w	r3, r3, #7
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	08da      	lsrs	r2, r3, #3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	3208      	adds	r2, #8
 80020cc:	6939      	ldr	r1, [r7, #16]
 80020ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	2203      	movs	r2, #3
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	43db      	mvns	r3, r3
 80020e4:	693a      	ldr	r2, [r7, #16]
 80020e6:	4013      	ands	r3, r2
 80020e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f003 0203 	and.w	r2, r3, #3
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	693a      	ldr	r2, [r7, #16]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	693a      	ldr	r2, [r7, #16]
 8002104:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800210e:	2b00      	cmp	r3, #0
 8002110:	f000 80a6 	beq.w	8002260 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002114:	4b5b      	ldr	r3, [pc, #364]	@ (8002284 <HAL_GPIO_Init+0x2e4>)
 8002116:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002118:	4a5a      	ldr	r2, [pc, #360]	@ (8002284 <HAL_GPIO_Init+0x2e4>)
 800211a:	f043 0301 	orr.w	r3, r3, #1
 800211e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002120:	4b58      	ldr	r3, [pc, #352]	@ (8002284 <HAL_GPIO_Init+0x2e4>)
 8002122:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002124:	f003 0301 	and.w	r3, r3, #1
 8002128:	60bb      	str	r3, [r7, #8]
 800212a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800212c:	4a56      	ldr	r2, [pc, #344]	@ (8002288 <HAL_GPIO_Init+0x2e8>)
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	089b      	lsrs	r3, r3, #2
 8002132:	3302      	adds	r3, #2
 8002134:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002138:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	f003 0303 	and.w	r3, r3, #3
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	220f      	movs	r2, #15
 8002144:	fa02 f303 	lsl.w	r3, r2, r3
 8002148:	43db      	mvns	r3, r3
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	4013      	ands	r3, r2
 800214e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002156:	d01f      	beq.n	8002198 <HAL_GPIO_Init+0x1f8>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a4c      	ldr	r2, [pc, #304]	@ (800228c <HAL_GPIO_Init+0x2ec>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d019      	beq.n	8002194 <HAL_GPIO_Init+0x1f4>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4a4b      	ldr	r2, [pc, #300]	@ (8002290 <HAL_GPIO_Init+0x2f0>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d013      	beq.n	8002190 <HAL_GPIO_Init+0x1f0>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	4a4a      	ldr	r2, [pc, #296]	@ (8002294 <HAL_GPIO_Init+0x2f4>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d00d      	beq.n	800218c <HAL_GPIO_Init+0x1ec>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	4a49      	ldr	r2, [pc, #292]	@ (8002298 <HAL_GPIO_Init+0x2f8>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d007      	beq.n	8002188 <HAL_GPIO_Init+0x1e8>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	4a48      	ldr	r2, [pc, #288]	@ (800229c <HAL_GPIO_Init+0x2fc>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d101      	bne.n	8002184 <HAL_GPIO_Init+0x1e4>
 8002180:	2305      	movs	r3, #5
 8002182:	e00a      	b.n	800219a <HAL_GPIO_Init+0x1fa>
 8002184:	2306      	movs	r3, #6
 8002186:	e008      	b.n	800219a <HAL_GPIO_Init+0x1fa>
 8002188:	2304      	movs	r3, #4
 800218a:	e006      	b.n	800219a <HAL_GPIO_Init+0x1fa>
 800218c:	2303      	movs	r3, #3
 800218e:	e004      	b.n	800219a <HAL_GPIO_Init+0x1fa>
 8002190:	2302      	movs	r3, #2
 8002192:	e002      	b.n	800219a <HAL_GPIO_Init+0x1fa>
 8002194:	2301      	movs	r3, #1
 8002196:	e000      	b.n	800219a <HAL_GPIO_Init+0x1fa>
 8002198:	2300      	movs	r3, #0
 800219a:	697a      	ldr	r2, [r7, #20]
 800219c:	f002 0203 	and.w	r2, r2, #3
 80021a0:	0092      	lsls	r2, r2, #2
 80021a2:	4093      	lsls	r3, r2
 80021a4:	693a      	ldr	r2, [r7, #16]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021aa:	4937      	ldr	r1, [pc, #220]	@ (8002288 <HAL_GPIO_Init+0x2e8>)
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	089b      	lsrs	r3, r3, #2
 80021b0:	3302      	adds	r3, #2
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021b8:	4b39      	ldr	r3, [pc, #228]	@ (80022a0 <HAL_GPIO_Init+0x300>)
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	43db      	mvns	r3, r3
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	4013      	ands	r3, r2
 80021c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d003      	beq.n	80021dc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	4313      	orrs	r3, r2
 80021da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80021dc:	4a30      	ldr	r2, [pc, #192]	@ (80022a0 <HAL_GPIO_Init+0x300>)
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80021e2:	4b2f      	ldr	r3, [pc, #188]	@ (80022a0 <HAL_GPIO_Init+0x300>)
 80021e4:	68db      	ldr	r3, [r3, #12]
 80021e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	43db      	mvns	r3, r3
 80021ec:	693a      	ldr	r2, [r7, #16]
 80021ee:	4013      	ands	r3, r2
 80021f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d003      	beq.n	8002206 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80021fe:	693a      	ldr	r2, [r7, #16]
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	4313      	orrs	r3, r2
 8002204:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002206:	4a26      	ldr	r2, [pc, #152]	@ (80022a0 <HAL_GPIO_Init+0x300>)
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800220c:	4b24      	ldr	r3, [pc, #144]	@ (80022a0 <HAL_GPIO_Init+0x300>)
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	43db      	mvns	r3, r3
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	4013      	ands	r3, r2
 800221a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d003      	beq.n	8002230 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	4313      	orrs	r3, r2
 800222e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002230:	4a1b      	ldr	r2, [pc, #108]	@ (80022a0 <HAL_GPIO_Init+0x300>)
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002236:	4b1a      	ldr	r3, [pc, #104]	@ (80022a0 <HAL_GPIO_Init+0x300>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	43db      	mvns	r3, r3
 8002240:	693a      	ldr	r2, [r7, #16]
 8002242:	4013      	ands	r3, r2
 8002244:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	4313      	orrs	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800225a:	4a11      	ldr	r2, [pc, #68]	@ (80022a0 <HAL_GPIO_Init+0x300>)
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	3301      	adds	r3, #1
 8002264:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	fa22 f303 	lsr.w	r3, r2, r3
 8002270:	2b00      	cmp	r3, #0
 8002272:	f47f ae9d 	bne.w	8001fb0 <HAL_GPIO_Init+0x10>
  }
}
 8002276:	bf00      	nop
 8002278:	bf00      	nop
 800227a:	371c      	adds	r7, #28
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr
 8002284:	40021000 	.word	0x40021000
 8002288:	40010000 	.word	0x40010000
 800228c:	48000400 	.word	0x48000400
 8002290:	48000800 	.word	0x48000800
 8002294:	48000c00 	.word	0x48000c00
 8002298:	48001000 	.word	0x48001000
 800229c:	48001400 	.word	0x48001400
 80022a0:	40010400 	.word	0x40010400

080022a4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b087      	sub	sp, #28
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80022b2:	e0bd      	b.n	8002430 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80022b4:	2201      	movs	r2, #1
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	4013      	ands	r3, r2
 80022c0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f000 80b0 	beq.w	800242a <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 80022ca:	4a60      	ldr	r2, [pc, #384]	@ (800244c <HAL_GPIO_DeInit+0x1a8>)
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	089b      	lsrs	r3, r3, #2
 80022d0:	3302      	adds	r3, #2
 80022d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022d6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	f003 0303 	and.w	r3, r3, #3
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	220f      	movs	r2, #15
 80022e2:	fa02 f303 	lsl.w	r3, r2, r3
 80022e6:	68fa      	ldr	r2, [r7, #12]
 80022e8:	4013      	ands	r3, r2
 80022ea:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80022f2:	d01f      	beq.n	8002334 <HAL_GPIO_DeInit+0x90>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4a56      	ldr	r2, [pc, #344]	@ (8002450 <HAL_GPIO_DeInit+0x1ac>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d019      	beq.n	8002330 <HAL_GPIO_DeInit+0x8c>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a55      	ldr	r2, [pc, #340]	@ (8002454 <HAL_GPIO_DeInit+0x1b0>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d013      	beq.n	800232c <HAL_GPIO_DeInit+0x88>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4a54      	ldr	r2, [pc, #336]	@ (8002458 <HAL_GPIO_DeInit+0x1b4>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d00d      	beq.n	8002328 <HAL_GPIO_DeInit+0x84>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4a53      	ldr	r2, [pc, #332]	@ (800245c <HAL_GPIO_DeInit+0x1b8>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d007      	beq.n	8002324 <HAL_GPIO_DeInit+0x80>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4a52      	ldr	r2, [pc, #328]	@ (8002460 <HAL_GPIO_DeInit+0x1bc>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d101      	bne.n	8002320 <HAL_GPIO_DeInit+0x7c>
 800231c:	2305      	movs	r3, #5
 800231e:	e00a      	b.n	8002336 <HAL_GPIO_DeInit+0x92>
 8002320:	2306      	movs	r3, #6
 8002322:	e008      	b.n	8002336 <HAL_GPIO_DeInit+0x92>
 8002324:	2304      	movs	r3, #4
 8002326:	e006      	b.n	8002336 <HAL_GPIO_DeInit+0x92>
 8002328:	2303      	movs	r3, #3
 800232a:	e004      	b.n	8002336 <HAL_GPIO_DeInit+0x92>
 800232c:	2302      	movs	r3, #2
 800232e:	e002      	b.n	8002336 <HAL_GPIO_DeInit+0x92>
 8002330:	2301      	movs	r3, #1
 8002332:	e000      	b.n	8002336 <HAL_GPIO_DeInit+0x92>
 8002334:	2300      	movs	r3, #0
 8002336:	697a      	ldr	r2, [r7, #20]
 8002338:	f002 0203 	and.w	r2, r2, #3
 800233c:	0092      	lsls	r2, r2, #2
 800233e:	4093      	lsls	r3, r2
 8002340:	68fa      	ldr	r2, [r7, #12]
 8002342:	429a      	cmp	r2, r3
 8002344:	d132      	bne.n	80023ac <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002346:	4b47      	ldr	r3, [pc, #284]	@ (8002464 <HAL_GPIO_DeInit+0x1c0>)
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	43db      	mvns	r3, r3
 800234e:	4945      	ldr	r1, [pc, #276]	@ (8002464 <HAL_GPIO_DeInit+0x1c0>)
 8002350:	4013      	ands	r3, r2
 8002352:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002354:	4b43      	ldr	r3, [pc, #268]	@ (8002464 <HAL_GPIO_DeInit+0x1c0>)
 8002356:	685a      	ldr	r2, [r3, #4]
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	43db      	mvns	r3, r3
 800235c:	4941      	ldr	r1, [pc, #260]	@ (8002464 <HAL_GPIO_DeInit+0x1c0>)
 800235e:	4013      	ands	r3, r2
 8002360:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002362:	4b40      	ldr	r3, [pc, #256]	@ (8002464 <HAL_GPIO_DeInit+0x1c0>)
 8002364:	68da      	ldr	r2, [r3, #12]
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	43db      	mvns	r3, r3
 800236a:	493e      	ldr	r1, [pc, #248]	@ (8002464 <HAL_GPIO_DeInit+0x1c0>)
 800236c:	4013      	ands	r3, r2
 800236e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002370:	4b3c      	ldr	r3, [pc, #240]	@ (8002464 <HAL_GPIO_DeInit+0x1c0>)
 8002372:	689a      	ldr	r2, [r3, #8]
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	43db      	mvns	r3, r3
 8002378:	493a      	ldr	r1, [pc, #232]	@ (8002464 <HAL_GPIO_DeInit+0x1c0>)
 800237a:	4013      	ands	r3, r2
 800237c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	f003 0303 	and.w	r3, r3, #3
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	220f      	movs	r2, #15
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800238e:	4a2f      	ldr	r2, [pc, #188]	@ (800244c <HAL_GPIO_DeInit+0x1a8>)
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	089b      	lsrs	r3, r3, #2
 8002394:	3302      	adds	r3, #2
 8002396:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	43da      	mvns	r2, r3
 800239e:	482b      	ldr	r0, [pc, #172]	@ (800244c <HAL_GPIO_DeInit+0x1a8>)
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	089b      	lsrs	r3, r3, #2
 80023a4:	400a      	ands	r2, r1
 80023a6:	3302      	adds	r3, #2
 80023a8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	2103      	movs	r1, #3
 80023b6:	fa01 f303 	lsl.w	r3, r1, r3
 80023ba:	431a      	orrs	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	08da      	lsrs	r2, r3, #3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	3208      	adds	r2, #8
 80023c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	f003 0307 	and.w	r3, r3, #7
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	220f      	movs	r2, #15
 80023d6:	fa02 f303 	lsl.w	r3, r2, r3
 80023da:	43db      	mvns	r3, r3
 80023dc:	697a      	ldr	r2, [r7, #20]
 80023de:	08d2      	lsrs	r2, r2, #3
 80023e0:	4019      	ands	r1, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	3208      	adds	r2, #8
 80023e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	68da      	ldr	r2, [r3, #12]
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	2103      	movs	r1, #3
 80023f4:	fa01 f303 	lsl.w	r3, r1, r3
 80023f8:	43db      	mvns	r3, r3
 80023fa:	401a      	ands	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	2101      	movs	r1, #1
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	fa01 f303 	lsl.w	r3, r1, r3
 800240c:	43db      	mvns	r3, r3
 800240e:	401a      	ands	r2, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	2103      	movs	r1, #3
 800241e:	fa01 f303 	lsl.w	r3, r1, r3
 8002422:	43db      	mvns	r3, r3
 8002424:	401a      	ands	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	609a      	str	r2, [r3, #8]
    }

    position++;
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	3301      	adds	r3, #1
 800242e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8002430:	683a      	ldr	r2, [r7, #0]
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	fa22 f303 	lsr.w	r3, r2, r3
 8002438:	2b00      	cmp	r3, #0
 800243a:	f47f af3b 	bne.w	80022b4 <HAL_GPIO_DeInit+0x10>
  }
}
 800243e:	bf00      	nop
 8002440:	bf00      	nop
 8002442:	371c      	adds	r7, #28
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr
 800244c:	40010000 	.word	0x40010000
 8002450:	48000400 	.word	0x48000400
 8002454:	48000800 	.word	0x48000800
 8002458:	48000c00 	.word	0x48000c00
 800245c:	48001000 	.word	0x48001000
 8002460:	48001400 	.word	0x48001400
 8002464:	40010400 	.word	0x40010400

08002468 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b088      	sub	sp, #32
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d101      	bne.n	800247a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e0d0      	b.n	800261c <HAL_I2S_Init+0x1b4>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d106      	bne.n	8002494 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f7fe fdf6 	bl	8001080 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2202      	movs	r2, #2
 8002498:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	69db      	ldr	r3, [r3, #28]
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	6812      	ldr	r2, [r2, #0]
 80024a6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80024aa:	f023 030f 	bic.w	r3, r3, #15
 80024ae:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2202      	movs	r2, #2
 80024b6:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	695b      	ldr	r3, [r3, #20]
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d061      	beq.n	8002584 <HAL_I2S_Init+0x11c>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d102      	bne.n	80024ce <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80024c8:	2310      	movs	r3, #16
 80024ca:	617b      	str	r3, [r7, #20]
 80024cc:	e001      	b.n	80024d2 <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80024ce:	2320      	movs	r3, #32
 80024d0:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	2b20      	cmp	r3, #32
 80024d8:	d802      	bhi.n	80024e0 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80024e0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80024e4:	f001 fa10 	bl	8003908 <HAL_RCCEx_GetPeriphCLKFreq>
 80024e8:	60f8      	str	r0, [r7, #12]

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	691b      	ldr	r3, [r3, #16]
 80024ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024f2:	d125      	bne.n	8002540 <HAL_I2S_Init+0xd8>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d010      	beq.n	800251e <HAL_I2S_Init+0xb6>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	68fa      	ldr	r2, [r7, #12]
 8002502:	fbb2 f2f3 	udiv	r2, r2, r3
 8002506:	4613      	mov	r3, r2
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	4413      	add	r3, r2
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	461a      	mov	r2, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	695b      	ldr	r3, [r3, #20]
 8002514:	fbb2 f3f3 	udiv	r3, r2, r3
 8002518:	3305      	adds	r3, #5
 800251a:	613b      	str	r3, [r7, #16]
 800251c:	e01f      	b.n	800255e <HAL_I2S_Init+0xf6>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	00db      	lsls	r3, r3, #3
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	fbb2 f2f3 	udiv	r2, r2, r3
 8002528:	4613      	mov	r3, r2
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	4413      	add	r3, r2
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	461a      	mov	r2, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	fbb2 f3f3 	udiv	r3, r2, r3
 800253a:	3305      	adds	r3, #5
 800253c:	613b      	str	r3, [r7, #16]
 800253e:	e00e      	b.n	800255e <HAL_I2S_Init+0xf6>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002540:	68fa      	ldr	r2, [r7, #12]
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	fbb2 f2f3 	udiv	r2, r2, r3
 8002548:	4613      	mov	r3, r2
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	4413      	add	r3, r2
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	461a      	mov	r2, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	695b      	ldr	r3, [r3, #20]
 8002556:	fbb2 f3f3 	udiv	r3, r2, r3
 800255a:	3305      	adds	r3, #5
 800255c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	4a30      	ldr	r2, [pc, #192]	@ (8002624 <HAL_I2S_Init+0x1bc>)
 8002562:	fba2 2303 	umull	r2, r3, r2, r3
 8002566:	08db      	lsrs	r3, r3, #3
 8002568:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	f003 0301 	and.w	r3, r3, #1
 8002570:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	1ad3      	subs	r3, r2, r3
 8002578:	085b      	lsrs	r3, r3, #1
 800257a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	021b      	lsls	r3, r3, #8
 8002580:	61bb      	str	r3, [r7, #24]
 8002582:	e003      	b.n	800258c <HAL_I2S_Init+0x124>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002584:	2302      	movs	r3, #2
 8002586:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002588:	2300      	movs	r3, #0
 800258a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	2b01      	cmp	r3, #1
 8002590:	d902      	bls.n	8002598 <HAL_I2S_Init+0x130>
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	2bff      	cmp	r3, #255	@ 0xff
 8002596:	d907      	bls.n	80025a8 <HAL_I2S_Init+0x140>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800259c:	f043 0210 	orr.w	r2, r3, #16
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	639a      	str	r2, [r3, #56]	@ 0x38
    return  HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e039      	b.n	800261c <HAL_I2S_Init+0x1b4>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	691a      	ldr	r2, [r3, #16]
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	ea42 0103 	orr.w	r1, r2, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	69fa      	ldr	r2, [r7, #28]
 80025b8:	430a      	orrs	r2, r1
 80025ba:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80025c6:	f023 030f 	bic.w	r3, r3, #15
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	6851      	ldr	r1, [r2, #4]
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	6892      	ldr	r2, [r2, #8]
 80025d2:	4311      	orrs	r1, r2
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	68d2      	ldr	r2, [r2, #12]
 80025d8:	4311      	orrs	r1, r2
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	6992      	ldr	r2, [r2, #24]
 80025de:	430a      	orrs	r2, r1
 80025e0:	431a      	orrs	r2, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025ea:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	2b30      	cmp	r3, #48	@ 0x30
 80025f2:	d003      	beq.n	80025fc <HAL_I2S_Init+0x194>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	2bb0      	cmp	r3, #176	@ 0xb0
 80025fa:	d107      	bne.n	800260c <HAL_I2S_Init+0x1a4>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	69da      	ldr	r2, [r3, #28]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800260a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2201      	movs	r2, #1
 8002616:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800261a:	2300      	movs	r3, #0
}
 800261c:	4618      	mov	r0, r3
 800261e:	3720      	adds	r7, #32
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	cccccccd 	.word	0xcccccccd

08002628 <HAL_I2S_DeInit>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DeInit(I2S_HandleTypeDef *hi2s)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d101      	bne.n	800263a <HAL_I2S_DeInit+0x12>
  {
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e01a      	b.n	8002670 <HAL_I2S_DeInit+0x48>
  }

  /* Check the parameters */
  assert_param(IS_I2S_ALL_INSTANCE(hi2s->Instance));

  hi2s->State = HAL_I2S_STATE_BUSY;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2202      	movs	r2, #2
 800263e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Disable the I2S Peripheral Clock */
  __HAL_I2S_DISABLE(hi2s);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	69da      	ldr	r2, [r3, #28]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002650:	61da      	str	r2, [r3, #28]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hi2s->MspDeInitCallback(hi2s);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_I2S_MspDeInit(hi2s);
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f7fe fd9e 	bl	8001194 <HAL_I2S_MspDeInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->State     = HAL_I2S_STATE_RESET;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hi2s);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	3708      	adds	r7, #8
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	4613      	mov	r3, r2
 8002684:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d002      	beq.n	8002692 <HAL_I2S_Transmit_DMA+0x1a>
 800268c:	88fb      	ldrh	r3, [r7, #6]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d101      	bne.n	8002696 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e08a      	b.n	80027ac <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800269c:	b2db      	uxtb	r3, r3
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d001      	beq.n	80026a6 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 80026a2:	2302      	movs	r3, #2
 80026a4:	e082      	b.n	80027ac <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d101      	bne.n	80026b6 <HAL_I2S_Transmit_DMA+0x3e>
 80026b2:	2302      	movs	r3, #2
 80026b4:	e07a      	b.n	80027ac <HAL_I2S_Transmit_DMA+0x134>
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2201      	movs	r2, #1
 80026ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2203      	movs	r2, #3
 80026c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2200      	movs	r2, #0
 80026ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->pTxBuffPtr = pData;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	68ba      	ldr	r2, [r7, #8]
 80026d0:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	69db      	ldr	r3, [r3, #28]
 80026d8:	f003 0307 	and.w	r3, r3, #7
 80026dc:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	2b03      	cmp	r3, #3
 80026e2:	d002      	beq.n	80026ea <HAL_I2S_Transmit_DMA+0x72>
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	2b05      	cmp	r3, #5
 80026e8:	d10a      	bne.n	8002700 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 80026ea:	88fb      	ldrh	r3, [r7, #6]
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 80026f4:	88fb      	ldrh	r3, [r7, #6]
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	b29a      	uxth	r2, r3
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	845a      	strh	r2, [r3, #34]	@ 0x22
 80026fe:	e005      	b.n	800270c <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	88fa      	ldrh	r2, [r7, #6]
 8002704:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	88fa      	ldrh	r2, [r7, #6]
 800270a:	845a      	strh	r2, [r3, #34]	@ 0x22
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002710:	4a28      	ldr	r2, [pc, #160]	@ (80027b4 <HAL_I2S_Transmit_DMA+0x13c>)
 8002712:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002718:	4a27      	ldr	r2, [pc, #156]	@ (80027b8 <HAL_I2S_Transmit_DMA+0x140>)
 800271a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002720:	4a26      	ldr	r2, [pc, #152]	@ (80027bc <HAL_I2S_Transmit_DMA+0x144>)
 8002722:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
                                 (uint32_t)hi2s->pTxBuffPtr,
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	69db      	ldr	r3, [r3, #28]
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800272c:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002734:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	8c1b      	ldrh	r3, [r3, #32]
 800273a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800273c:	f7ff fa65 	bl	8001c0a <HAL_DMA_Start_IT>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d00f      	beq.n	8002766 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800274a:	f043 0208 	orr.w	r2, r3, #8
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	639a      	str	r2, [r3, #56]	@ 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2201      	movs	r2, #1
 8002756:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    __HAL_UNLOCK(hi2s);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e022      	b.n	80027ac <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f003 0302 	and.w	r3, r3, #2
 8002778:	2b00      	cmp	r3, #0
 800277a:	d107      	bne.n	800278c <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	685a      	ldr	r2, [r3, #4]
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f042 0202 	orr.w	r2, r2, #2
 800278a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002796:	2b00      	cmp	r3, #0
 8002798:	d107      	bne.n	80027aa <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	69da      	ldr	r2, [r3, #28]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80027a8:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3718      	adds	r7, #24
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	0800283f 	.word	0x0800283f
 80027b8:	080027fd 	.word	0x080027fd
 80027bc:	0800285b 	.word	0x0800285b

080027c0 <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 80027c8:	bf00      	nop
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80027dc:	bf00      	nop
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002808:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d10e      	bne.n	8002830 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	685a      	ldr	r2, [r3, #4]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f022 0202 	bic.w	r2, r2, #2
 8002820:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2200      	movs	r2, #0
 8002826:	845a      	strh	r2, [r3, #34]	@ 0x22
    hi2s->State = HAL_I2S_STATE_READY;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8002830:	68f8      	ldr	r0, [r7, #12]
 8002832:	f7ff ffcf 	bl	80027d4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002836:	bf00      	nop
 8002838:	3710      	adds	r7, #16
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}

0800283e <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800283e:	b580      	push	{r7, lr}
 8002840:	b084      	sub	sp, #16
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800284a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 800284c:	68f8      	ldr	r0, [r7, #12]
 800284e:	f7ff ffb7 	bl	80027c0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002852:	bf00      	nop
 8002854:	3710      	adds	r7, #16
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800285a:	b580      	push	{r7, lr}
 800285c:	b084      	sub	sp, #16
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002866:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	685a      	ldr	r2, [r3, #4]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 0203 	bic.w	r2, r2, #3
 8002876:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	845a      	strh	r2, [r3, #34]	@ 0x22
  hi2s->RxXferCount = 0U;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2200      	movs	r2, #0
 8002882:	855a      	strh	r2, [r3, #42]	@ 0x2a

  hi2s->State = HAL_I2S_STATE_READY;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2201      	movs	r2, #1
 8002888:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002890:	f043 0208 	orr.w	r2, r3, #8
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f7ff ffa5 	bl	80027e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800289e:	bf00      	nop
 80028a0:	3710      	adds	r7, #16
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
	...

080028a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d141      	bne.n	800293a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80028b6:	4b4b      	ldr	r3, [pc, #300]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028c2:	d131      	bne.n	8002928 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028c4:	4b47      	ldr	r3, [pc, #284]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028ca:	4a46      	ldr	r2, [pc, #280]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028d4:	4b43      	ldr	r3, [pc, #268]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028dc:	4a41      	ldr	r2, [pc, #260]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80028e4:	4b40      	ldr	r3, [pc, #256]	@ (80029e8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2232      	movs	r2, #50	@ 0x32
 80028ea:	fb02 f303 	mul.w	r3, r2, r3
 80028ee:	4a3f      	ldr	r2, [pc, #252]	@ (80029ec <HAL_PWREx_ControlVoltageScaling+0x144>)
 80028f0:	fba2 2303 	umull	r2, r3, r2, r3
 80028f4:	0c9b      	lsrs	r3, r3, #18
 80028f6:	3301      	adds	r3, #1
 80028f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028fa:	e002      	b.n	8002902 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	3b01      	subs	r3, #1
 8002900:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002902:	4b38      	ldr	r3, [pc, #224]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800290a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800290e:	d102      	bne.n	8002916 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1f2      	bne.n	80028fc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002916:	4b33      	ldr	r3, [pc, #204]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800291e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002922:	d158      	bne.n	80029d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e057      	b.n	80029d8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002928:	4b2e      	ldr	r3, [pc, #184]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800292a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800292e:	4a2d      	ldr	r2, [pc, #180]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002930:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002934:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002938:	e04d      	b.n	80029d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002940:	d141      	bne.n	80029c6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002942:	4b28      	ldr	r3, [pc, #160]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800294a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800294e:	d131      	bne.n	80029b4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002950:	4b24      	ldr	r3, [pc, #144]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002952:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002956:	4a23      	ldr	r2, [pc, #140]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002958:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800295c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002960:	4b20      	ldr	r3, [pc, #128]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002968:	4a1e      	ldr	r2, [pc, #120]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800296a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800296e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002970:	4b1d      	ldr	r3, [pc, #116]	@ (80029e8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2232      	movs	r2, #50	@ 0x32
 8002976:	fb02 f303 	mul.w	r3, r2, r3
 800297a:	4a1c      	ldr	r2, [pc, #112]	@ (80029ec <HAL_PWREx_ControlVoltageScaling+0x144>)
 800297c:	fba2 2303 	umull	r2, r3, r2, r3
 8002980:	0c9b      	lsrs	r3, r3, #18
 8002982:	3301      	adds	r3, #1
 8002984:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002986:	e002      	b.n	800298e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	3b01      	subs	r3, #1
 800298c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800298e:	4b15      	ldr	r3, [pc, #84]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002990:	695b      	ldr	r3, [r3, #20]
 8002992:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002996:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800299a:	d102      	bne.n	80029a2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d1f2      	bne.n	8002988 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80029a2:	4b10      	ldr	r3, [pc, #64]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029ae:	d112      	bne.n	80029d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80029b0:	2303      	movs	r3, #3
 80029b2:	e011      	b.n	80029d8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80029b4:	4b0b      	ldr	r3, [pc, #44]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80029ba:	4a0a      	ldr	r2, [pc, #40]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80029c4:	e007      	b.n	80029d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80029c6:	4b07      	ldr	r3, [pc, #28]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80029ce:	4a05      	ldr	r2, [pc, #20]	@ (80029e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029d0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029d4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3714      	adds	r7, #20
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr
 80029e4:	40007000 	.word	0x40007000
 80029e8:	20002764 	.word	0x20002764
 80029ec:	431bde83 	.word	0x431bde83

080029f0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80029f4:	4b05      	ldr	r3, [pc, #20]	@ (8002a0c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	4a04      	ldr	r2, [pc, #16]	@ (8002a0c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80029fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029fe:	6093      	str	r3, [r2, #8]
}
 8002a00:	bf00      	nop
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	40007000 	.word	0x40007000

08002a10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b088      	sub	sp, #32
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d101      	bne.n	8002a22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e2fe      	b.n	8003020 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d075      	beq.n	8002b1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a2e:	4b97      	ldr	r3, [pc, #604]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f003 030c 	and.w	r3, r3, #12
 8002a36:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a38:	4b94      	ldr	r3, [pc, #592]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	f003 0303 	and.w	r3, r3, #3
 8002a40:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	2b0c      	cmp	r3, #12
 8002a46:	d102      	bne.n	8002a4e <HAL_RCC_OscConfig+0x3e>
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	2b03      	cmp	r3, #3
 8002a4c:	d002      	beq.n	8002a54 <HAL_RCC_OscConfig+0x44>
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	2b08      	cmp	r3, #8
 8002a52:	d10b      	bne.n	8002a6c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a54:	4b8d      	ldr	r3, [pc, #564]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d05b      	beq.n	8002b18 <HAL_RCC_OscConfig+0x108>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d157      	bne.n	8002b18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e2d9      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a74:	d106      	bne.n	8002a84 <HAL_RCC_OscConfig+0x74>
 8002a76:	4b85      	ldr	r3, [pc, #532]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a84      	ldr	r2, [pc, #528]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002a7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a80:	6013      	str	r3, [r2, #0]
 8002a82:	e01d      	b.n	8002ac0 <HAL_RCC_OscConfig+0xb0>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a8c:	d10c      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x98>
 8002a8e:	4b7f      	ldr	r3, [pc, #508]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a7e      	ldr	r2, [pc, #504]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002a94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a98:	6013      	str	r3, [r2, #0]
 8002a9a:	4b7c      	ldr	r3, [pc, #496]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a7b      	ldr	r2, [pc, #492]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002aa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002aa4:	6013      	str	r3, [r2, #0]
 8002aa6:	e00b      	b.n	8002ac0 <HAL_RCC_OscConfig+0xb0>
 8002aa8:	4b78      	ldr	r3, [pc, #480]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a77      	ldr	r2, [pc, #476]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002aae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ab2:	6013      	str	r3, [r2, #0]
 8002ab4:	4b75      	ldr	r3, [pc, #468]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a74      	ldr	r2, [pc, #464]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002aba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002abe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d013      	beq.n	8002af0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac8:	f7fe fde0 	bl	800168c <HAL_GetTick>
 8002acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ace:	e008      	b.n	8002ae2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ad0:	f7fe fddc 	bl	800168c <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b64      	cmp	r3, #100	@ 0x64
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e29e      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ae2:	4b6a      	ldr	r3, [pc, #424]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d0f0      	beq.n	8002ad0 <HAL_RCC_OscConfig+0xc0>
 8002aee:	e014      	b.n	8002b1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af0:	f7fe fdcc 	bl	800168c <HAL_GetTick>
 8002af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af8:	f7fe fdc8 	bl	800168c <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b64      	cmp	r3, #100	@ 0x64
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e28a      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b0a:	4b60      	ldr	r3, [pc, #384]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1f0      	bne.n	8002af8 <HAL_RCC_OscConfig+0xe8>
 8002b16:	e000      	b.n	8002b1a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d075      	beq.n	8002c12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b26:	4b59      	ldr	r3, [pc, #356]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f003 030c 	and.w	r3, r3, #12
 8002b2e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b30:	4b56      	ldr	r3, [pc, #344]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	f003 0303 	and.w	r3, r3, #3
 8002b38:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	2b0c      	cmp	r3, #12
 8002b3e:	d102      	bne.n	8002b46 <HAL_RCC_OscConfig+0x136>
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d002      	beq.n	8002b4c <HAL_RCC_OscConfig+0x13c>
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	2b04      	cmp	r3, #4
 8002b4a:	d11f      	bne.n	8002b8c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b4c:	4b4f      	ldr	r3, [pc, #316]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d005      	beq.n	8002b64 <HAL_RCC_OscConfig+0x154>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e25d      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b64:	4b49      	ldr	r3, [pc, #292]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	691b      	ldr	r3, [r3, #16]
 8002b70:	061b      	lsls	r3, r3, #24
 8002b72:	4946      	ldr	r1, [pc, #280]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002b78:	4b45      	ldr	r3, [pc, #276]	@ (8002c90 <HAL_RCC_OscConfig+0x280>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fe fd39 	bl	80015f4 <HAL_InitTick>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d043      	beq.n	8002c10 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e249      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d023      	beq.n	8002bdc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b94:	4b3d      	ldr	r3, [pc, #244]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a3c      	ldr	r2, [pc, #240]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002b9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba0:	f7fe fd74 	bl	800168c <HAL_GetTick>
 8002ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ba6:	e008      	b.n	8002bba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ba8:	f7fe fd70 	bl	800168c <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e232      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bba:	4b34      	ldr	r3, [pc, #208]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d0f0      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bc6:	4b31      	ldr	r3, [pc, #196]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	061b      	lsls	r3, r3, #24
 8002bd4:	492d      	ldr	r1, [pc, #180]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	604b      	str	r3, [r1, #4]
 8002bda:	e01a      	b.n	8002c12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bdc:	4b2b      	ldr	r3, [pc, #172]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a2a      	ldr	r2, [pc, #168]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002be2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002be6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be8:	f7fe fd50 	bl	800168c <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bee:	e008      	b.n	8002c02 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bf0:	f7fe fd4c 	bl	800168c <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e20e      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c02:	4b22      	ldr	r3, [pc, #136]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1f0      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x1e0>
 8002c0e:	e000      	b.n	8002c12 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c10:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0308 	and.w	r3, r3, #8
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d041      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d01c      	beq.n	8002c60 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c26:	4b19      	ldr	r3, [pc, #100]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002c28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c2c:	4a17      	ldr	r2, [pc, #92]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002c2e:	f043 0301 	orr.w	r3, r3, #1
 8002c32:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c36:	f7fe fd29 	bl	800168c <HAL_GetTick>
 8002c3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c3c:	e008      	b.n	8002c50 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c3e:	f7fe fd25 	bl	800168c <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d901      	bls.n	8002c50 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e1e7      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c50:	4b0e      	ldr	r3, [pc, #56]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0ef      	beq.n	8002c3e <HAL_RCC_OscConfig+0x22e>
 8002c5e:	e020      	b.n	8002ca2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c60:	4b0a      	ldr	r3, [pc, #40]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002c62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c66:	4a09      	ldr	r2, [pc, #36]	@ (8002c8c <HAL_RCC_OscConfig+0x27c>)
 8002c68:	f023 0301 	bic.w	r3, r3, #1
 8002c6c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c70:	f7fe fd0c 	bl	800168c <HAL_GetTick>
 8002c74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c76:	e00d      	b.n	8002c94 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c78:	f7fe fd08 	bl	800168c <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d906      	bls.n	8002c94 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e1ca      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
 8002c8a:	bf00      	nop
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	20003c70 	.word	0x20003c70
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c94:	4b8c      	ldr	r3, [pc, #560]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002c96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c9a:	f003 0302 	and.w	r3, r3, #2
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d1ea      	bne.n	8002c78 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0304 	and.w	r3, r3, #4
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f000 80a6 	beq.w	8002dfc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002cb4:	4b84      	ldr	r3, [pc, #528]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d101      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x2b4>
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e000      	b.n	8002cc6 <HAL_RCC_OscConfig+0x2b6>
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00d      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cca:	4b7f      	ldr	r3, [pc, #508]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cce:	4a7e      	ldr	r2, [pc, #504]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002cd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cd6:	4b7c      	ldr	r3, [pc, #496]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cde:	60fb      	str	r3, [r7, #12]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ce6:	4b79      	ldr	r3, [pc, #484]	@ (8002ecc <HAL_RCC_OscConfig+0x4bc>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d118      	bne.n	8002d24 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cf2:	4b76      	ldr	r3, [pc, #472]	@ (8002ecc <HAL_RCC_OscConfig+0x4bc>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a75      	ldr	r2, [pc, #468]	@ (8002ecc <HAL_RCC_OscConfig+0x4bc>)
 8002cf8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cfc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cfe:	f7fe fcc5 	bl	800168c <HAL_GetTick>
 8002d02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d04:	e008      	b.n	8002d18 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d06:	f7fe fcc1 	bl	800168c <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d901      	bls.n	8002d18 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002d14:	2303      	movs	r3, #3
 8002d16:	e183      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d18:	4b6c      	ldr	r3, [pc, #432]	@ (8002ecc <HAL_RCC_OscConfig+0x4bc>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d0f0      	beq.n	8002d06 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d108      	bne.n	8002d3e <HAL_RCC_OscConfig+0x32e>
 8002d2c:	4b66      	ldr	r3, [pc, #408]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d32:	4a65      	ldr	r2, [pc, #404]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d34:	f043 0301 	orr.w	r3, r3, #1
 8002d38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d3c:	e024      	b.n	8002d88 <HAL_RCC_OscConfig+0x378>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	2b05      	cmp	r3, #5
 8002d44:	d110      	bne.n	8002d68 <HAL_RCC_OscConfig+0x358>
 8002d46:	4b60      	ldr	r3, [pc, #384]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d4c:	4a5e      	ldr	r2, [pc, #376]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d4e:	f043 0304 	orr.w	r3, r3, #4
 8002d52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d56:	4b5c      	ldr	r3, [pc, #368]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d5c:	4a5a      	ldr	r2, [pc, #360]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d5e:	f043 0301 	orr.w	r3, r3, #1
 8002d62:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d66:	e00f      	b.n	8002d88 <HAL_RCC_OscConfig+0x378>
 8002d68:	4b57      	ldr	r3, [pc, #348]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d6e:	4a56      	ldr	r2, [pc, #344]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d70:	f023 0301 	bic.w	r3, r3, #1
 8002d74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d78:	4b53      	ldr	r3, [pc, #332]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d7e:	4a52      	ldr	r2, [pc, #328]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002d80:	f023 0304 	bic.w	r3, r3, #4
 8002d84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d016      	beq.n	8002dbe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d90:	f7fe fc7c 	bl	800168c <HAL_GetTick>
 8002d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d96:	e00a      	b.n	8002dae <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d98:	f7fe fc78 	bl	800168c <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e138      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002dae:	4b46      	ldr	r3, [pc, #280]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002db4:	f003 0302 	and.w	r3, r3, #2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d0ed      	beq.n	8002d98 <HAL_RCC_OscConfig+0x388>
 8002dbc:	e015      	b.n	8002dea <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dbe:	f7fe fc65 	bl	800168c <HAL_GetTick>
 8002dc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002dc4:	e00a      	b.n	8002ddc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dc6:	f7fe fc61 	bl	800168c <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e121      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ddc:	4b3a      	ldr	r3, [pc, #232]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d1ed      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002dea:	7ffb      	ldrb	r3, [r7, #31]
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d105      	bne.n	8002dfc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002df0:	4b35      	ldr	r3, [pc, #212]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df4:	4a34      	ldr	r2, [pc, #208]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002df6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dfa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0320 	and.w	r3, r3, #32
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d03c      	beq.n	8002e82 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	699b      	ldr	r3, [r3, #24]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d01c      	beq.n	8002e4a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002e10:	4b2d      	ldr	r3, [pc, #180]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002e16:	4a2c      	ldr	r2, [pc, #176]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e18:	f043 0301 	orr.w	r3, r3, #1
 8002e1c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e20:	f7fe fc34 	bl	800168c <HAL_GetTick>
 8002e24:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002e26:	e008      	b.n	8002e3a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e28:	f7fe fc30 	bl	800168c <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e0f2      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002e3a:	4b23      	ldr	r3, [pc, #140]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d0ef      	beq.n	8002e28 <HAL_RCC_OscConfig+0x418>
 8002e48:	e01b      	b.n	8002e82 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002e4a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002e50:	4a1d      	ldr	r2, [pc, #116]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e52:	f023 0301 	bic.w	r3, r3, #1
 8002e56:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e5a:	f7fe fc17 	bl	800168c <HAL_GetTick>
 8002e5e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e60:	e008      	b.n	8002e74 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e62:	f7fe fc13 	bl	800168c <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d901      	bls.n	8002e74 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e0d5      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e74:	4b14      	ldr	r3, [pc, #80]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002e7a:	f003 0302 	and.w	r3, r3, #2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1ef      	bne.n	8002e62 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	69db      	ldr	r3, [r3, #28]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	f000 80c9 	beq.w	800301e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f003 030c 	and.w	r3, r3, #12
 8002e94:	2b0c      	cmp	r3, #12
 8002e96:	f000 8083 	beq.w	8002fa0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	69db      	ldr	r3, [r3, #28]
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d15e      	bne.n	8002f60 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ea2:	4b09      	ldr	r3, [pc, #36]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a08      	ldr	r2, [pc, #32]	@ (8002ec8 <HAL_RCC_OscConfig+0x4b8>)
 8002ea8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002eac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eae:	f7fe fbed 	bl	800168c <HAL_GetTick>
 8002eb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002eb4:	e00c      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eb6:	f7fe fbe9 	bl	800168c <HAL_GetTick>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	1ad3      	subs	r3, r2, r3
 8002ec0:	2b02      	cmp	r3, #2
 8002ec2:	d905      	bls.n	8002ed0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	e0ab      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ed0:	4b55      	ldr	r3, [pc, #340]	@ (8003028 <HAL_RCC_OscConfig+0x618>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d1ec      	bne.n	8002eb6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002edc:	4b52      	ldr	r3, [pc, #328]	@ (8003028 <HAL_RCC_OscConfig+0x618>)
 8002ede:	68da      	ldr	r2, [r3, #12]
 8002ee0:	4b52      	ldr	r3, [pc, #328]	@ (800302c <HAL_RCC_OscConfig+0x61c>)
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	6a11      	ldr	r1, [r2, #32]
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002eec:	3a01      	subs	r2, #1
 8002eee:	0112      	lsls	r2, r2, #4
 8002ef0:	4311      	orrs	r1, r2
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002ef6:	0212      	lsls	r2, r2, #8
 8002ef8:	4311      	orrs	r1, r2
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002efe:	0852      	lsrs	r2, r2, #1
 8002f00:	3a01      	subs	r2, #1
 8002f02:	0552      	lsls	r2, r2, #21
 8002f04:	4311      	orrs	r1, r2
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002f0a:	0852      	lsrs	r2, r2, #1
 8002f0c:	3a01      	subs	r2, #1
 8002f0e:	0652      	lsls	r2, r2, #25
 8002f10:	4311      	orrs	r1, r2
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002f16:	06d2      	lsls	r2, r2, #27
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	4943      	ldr	r1, [pc, #268]	@ (8003028 <HAL_RCC_OscConfig+0x618>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f20:	4b41      	ldr	r3, [pc, #260]	@ (8003028 <HAL_RCC_OscConfig+0x618>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a40      	ldr	r2, [pc, #256]	@ (8003028 <HAL_RCC_OscConfig+0x618>)
 8002f26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f2a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f2c:	4b3e      	ldr	r3, [pc, #248]	@ (8003028 <HAL_RCC_OscConfig+0x618>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	4a3d      	ldr	r2, [pc, #244]	@ (8003028 <HAL_RCC_OscConfig+0x618>)
 8002f32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f36:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f38:	f7fe fba8 	bl	800168c <HAL_GetTick>
 8002f3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f3e:	e008      	b.n	8002f52 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f40:	f7fe fba4 	bl	800168c <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d901      	bls.n	8002f52 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e066      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f52:	4b35      	ldr	r3, [pc, #212]	@ (8003028 <HAL_RCC_OscConfig+0x618>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d0f0      	beq.n	8002f40 <HAL_RCC_OscConfig+0x530>
 8002f5e:	e05e      	b.n	800301e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f60:	4b31      	ldr	r3, [pc, #196]	@ (8003028 <HAL_RCC_OscConfig+0x618>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a30      	ldr	r2, [pc, #192]	@ (8003028 <HAL_RCC_OscConfig+0x618>)
 8002f66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f6c:	f7fe fb8e 	bl	800168c <HAL_GetTick>
 8002f70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f72:	e008      	b.n	8002f86 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f74:	f7fe fb8a 	bl	800168c <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e04c      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f86:	4b28      	ldr	r3, [pc, #160]	@ (8003028 <HAL_RCC_OscConfig+0x618>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d1f0      	bne.n	8002f74 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002f92:	4b25      	ldr	r3, [pc, #148]	@ (8003028 <HAL_RCC_OscConfig+0x618>)
 8002f94:	68da      	ldr	r2, [r3, #12]
 8002f96:	4924      	ldr	r1, [pc, #144]	@ (8003028 <HAL_RCC_OscConfig+0x618>)
 8002f98:	4b25      	ldr	r3, [pc, #148]	@ (8003030 <HAL_RCC_OscConfig+0x620>)
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	60cb      	str	r3, [r1, #12]
 8002f9e:	e03e      	b.n	800301e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	69db      	ldr	r3, [r3, #28]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d101      	bne.n	8002fac <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e039      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002fac:	4b1e      	ldr	r3, [pc, #120]	@ (8003028 <HAL_RCC_OscConfig+0x618>)
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	f003 0203 	and.w	r2, r3, #3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d12c      	bne.n	800301a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d123      	bne.n	800301a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fdc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d11b      	bne.n	800301a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fec:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d113      	bne.n	800301a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffc:	085b      	lsrs	r3, r3, #1
 8002ffe:	3b01      	subs	r3, #1
 8003000:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003002:	429a      	cmp	r2, r3
 8003004:	d109      	bne.n	800301a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003010:	085b      	lsrs	r3, r3, #1
 8003012:	3b01      	subs	r3, #1
 8003014:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003016:	429a      	cmp	r2, r3
 8003018:	d001      	beq.n	800301e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e000      	b.n	8003020 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800301e:	2300      	movs	r3, #0
}
 8003020:	4618      	mov	r0, r3
 8003022:	3720      	adds	r7, #32
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	40021000 	.word	0x40021000
 800302c:	019f800c 	.word	0x019f800c
 8003030:	feeefffc 	.word	0xfeeefffc

08003034 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
 800303c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800303e:	2300      	movs	r3, #0
 8003040:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d101      	bne.n	800304c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e11e      	b.n	800328a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800304c:	4b91      	ldr	r3, [pc, #580]	@ (8003294 <HAL_RCC_ClockConfig+0x260>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 030f 	and.w	r3, r3, #15
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d910      	bls.n	800307c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800305a:	4b8e      	ldr	r3, [pc, #568]	@ (8003294 <HAL_RCC_ClockConfig+0x260>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f023 020f 	bic.w	r2, r3, #15
 8003062:	498c      	ldr	r1, [pc, #560]	@ (8003294 <HAL_RCC_ClockConfig+0x260>)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	4313      	orrs	r3, r2
 8003068:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800306a:	4b8a      	ldr	r3, [pc, #552]	@ (8003294 <HAL_RCC_ClockConfig+0x260>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 030f 	and.w	r3, r3, #15
 8003072:	683a      	ldr	r2, [r7, #0]
 8003074:	429a      	cmp	r2, r3
 8003076:	d001      	beq.n	800307c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e106      	b.n	800328a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0301 	and.w	r3, r3, #1
 8003084:	2b00      	cmp	r3, #0
 8003086:	d073      	beq.n	8003170 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	2b03      	cmp	r3, #3
 800308e:	d129      	bne.n	80030e4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003090:	4b81      	ldr	r3, [pc, #516]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d101      	bne.n	80030a0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e0f4      	b.n	800328a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80030a0:	f000 f99e 	bl	80033e0 <RCC_GetSysClockFreqFromPLLSource>
 80030a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	4a7c      	ldr	r2, [pc, #496]	@ (800329c <HAL_RCC_ClockConfig+0x268>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d93f      	bls.n	800312e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80030ae:	4b7a      	ldr	r3, [pc, #488]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d009      	beq.n	80030ce <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d033      	beq.n	800312e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d12f      	bne.n	800312e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80030ce:	4b72      	ldr	r3, [pc, #456]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80030d6:	4a70      	ldr	r2, [pc, #448]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 80030d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030dc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80030de:	2380      	movs	r3, #128	@ 0x80
 80030e0:	617b      	str	r3, [r7, #20]
 80030e2:	e024      	b.n	800312e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d107      	bne.n	80030fc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030ec:	4b6a      	ldr	r3, [pc, #424]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d109      	bne.n	800310c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e0c6      	b.n	800328a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030fc:	4b66      	ldr	r3, [pc, #408]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003104:	2b00      	cmp	r3, #0
 8003106:	d101      	bne.n	800310c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e0be      	b.n	800328a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800310c:	f000 f8ce 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8003110:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	4a61      	ldr	r2, [pc, #388]	@ (800329c <HAL_RCC_ClockConfig+0x268>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d909      	bls.n	800312e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800311a:	4b5f      	ldr	r3, [pc, #380]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003122:	4a5d      	ldr	r2, [pc, #372]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 8003124:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003128:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800312a:	2380      	movs	r3, #128	@ 0x80
 800312c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800312e:	4b5a      	ldr	r3, [pc, #360]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f023 0203 	bic.w	r2, r3, #3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	4957      	ldr	r1, [pc, #348]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 800313c:	4313      	orrs	r3, r2
 800313e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003140:	f7fe faa4 	bl	800168c <HAL_GetTick>
 8003144:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003146:	e00a      	b.n	800315e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003148:	f7fe faa0 	bl	800168c <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003156:	4293      	cmp	r3, r2
 8003158:	d901      	bls.n	800315e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e095      	b.n	800328a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800315e:	4b4e      	ldr	r3, [pc, #312]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f003 020c 	and.w	r2, r3, #12
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	429a      	cmp	r2, r3
 800316e:	d1eb      	bne.n	8003148 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b00      	cmp	r3, #0
 800317a:	d023      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0304 	and.w	r3, r3, #4
 8003184:	2b00      	cmp	r3, #0
 8003186:	d005      	beq.n	8003194 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003188:	4b43      	ldr	r3, [pc, #268]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	4a42      	ldr	r2, [pc, #264]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 800318e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003192:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0308 	and.w	r3, r3, #8
 800319c:	2b00      	cmp	r3, #0
 800319e:	d007      	beq.n	80031b0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80031a0:	4b3d      	ldr	r3, [pc, #244]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80031a8:	4a3b      	ldr	r2, [pc, #236]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 80031aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80031ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031b0:	4b39      	ldr	r3, [pc, #228]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	4936      	ldr	r1, [pc, #216]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	608b      	str	r3, [r1, #8]
 80031c2:	e008      	b.n	80031d6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	2b80      	cmp	r3, #128	@ 0x80
 80031c8:	d105      	bne.n	80031d6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80031ca:	4b33      	ldr	r3, [pc, #204]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	4a32      	ldr	r2, [pc, #200]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 80031d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80031d4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031d6:	4b2f      	ldr	r3, [pc, #188]	@ (8003294 <HAL_RCC_ClockConfig+0x260>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 030f 	and.w	r3, r3, #15
 80031de:	683a      	ldr	r2, [r7, #0]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d21d      	bcs.n	8003220 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031e4:	4b2b      	ldr	r3, [pc, #172]	@ (8003294 <HAL_RCC_ClockConfig+0x260>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f023 020f 	bic.w	r2, r3, #15
 80031ec:	4929      	ldr	r1, [pc, #164]	@ (8003294 <HAL_RCC_ClockConfig+0x260>)
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80031f4:	f7fe fa4a 	bl	800168c <HAL_GetTick>
 80031f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031fa:	e00a      	b.n	8003212 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031fc:	f7fe fa46 	bl	800168c <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	f241 3288 	movw	r2, #5000	@ 0x1388
 800320a:	4293      	cmp	r3, r2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e03b      	b.n	800328a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003212:	4b20      	ldr	r3, [pc, #128]	@ (8003294 <HAL_RCC_ClockConfig+0x260>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 030f 	and.w	r3, r3, #15
 800321a:	683a      	ldr	r2, [r7, #0]
 800321c:	429a      	cmp	r2, r3
 800321e:	d1ed      	bne.n	80031fc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0304 	and.w	r3, r3, #4
 8003228:	2b00      	cmp	r3, #0
 800322a:	d008      	beq.n	800323e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800322c:	4b1a      	ldr	r3, [pc, #104]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	4917      	ldr	r1, [pc, #92]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 800323a:	4313      	orrs	r3, r2
 800323c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0308 	and.w	r3, r3, #8
 8003246:	2b00      	cmp	r3, #0
 8003248:	d009      	beq.n	800325e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800324a:	4b13      	ldr	r3, [pc, #76]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	691b      	ldr	r3, [r3, #16]
 8003256:	00db      	lsls	r3, r3, #3
 8003258:	490f      	ldr	r1, [pc, #60]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 800325a:	4313      	orrs	r3, r2
 800325c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800325e:	f000 f825 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8003262:	4602      	mov	r2, r0
 8003264:	4b0c      	ldr	r3, [pc, #48]	@ (8003298 <HAL_RCC_ClockConfig+0x264>)
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	091b      	lsrs	r3, r3, #4
 800326a:	f003 030f 	and.w	r3, r3, #15
 800326e:	490c      	ldr	r1, [pc, #48]	@ (80032a0 <HAL_RCC_ClockConfig+0x26c>)
 8003270:	5ccb      	ldrb	r3, [r1, r3]
 8003272:	f003 031f 	and.w	r3, r3, #31
 8003276:	fa22 f303 	lsr.w	r3, r2, r3
 800327a:	4a0a      	ldr	r2, [pc, #40]	@ (80032a4 <HAL_RCC_ClockConfig+0x270>)
 800327c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800327e:	4b0a      	ldr	r3, [pc, #40]	@ (80032a8 <HAL_RCC_ClockConfig+0x274>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4618      	mov	r0, r3
 8003284:	f7fe f9b6 	bl	80015f4 <HAL_InitTick>
 8003288:	4603      	mov	r3, r0
}
 800328a:	4618      	mov	r0, r3
 800328c:	3718      	adds	r7, #24
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	40022000 	.word	0x40022000
 8003298:	40021000 	.word	0x40021000
 800329c:	04c4b400 	.word	0x04c4b400
 80032a0:	08006210 	.word	0x08006210
 80032a4:	20002764 	.word	0x20002764
 80032a8:	20003c70 	.word	0x20003c70

080032ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b087      	sub	sp, #28
 80032b0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80032b2:	4b2c      	ldr	r3, [pc, #176]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	f003 030c 	and.w	r3, r3, #12
 80032ba:	2b04      	cmp	r3, #4
 80032bc:	d102      	bne.n	80032c4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80032be:	4b2a      	ldr	r3, [pc, #168]	@ (8003368 <HAL_RCC_GetSysClockFreq+0xbc>)
 80032c0:	613b      	str	r3, [r7, #16]
 80032c2:	e047      	b.n	8003354 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80032c4:	4b27      	ldr	r3, [pc, #156]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f003 030c 	and.w	r3, r3, #12
 80032cc:	2b08      	cmp	r3, #8
 80032ce:	d102      	bne.n	80032d6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80032d0:	4b26      	ldr	r3, [pc, #152]	@ (800336c <HAL_RCC_GetSysClockFreq+0xc0>)
 80032d2:	613b      	str	r3, [r7, #16]
 80032d4:	e03e      	b.n	8003354 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80032d6:	4b23      	ldr	r3, [pc, #140]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f003 030c 	and.w	r3, r3, #12
 80032de:	2b0c      	cmp	r3, #12
 80032e0:	d136      	bne.n	8003350 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80032e2:	4b20      	ldr	r3, [pc, #128]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	f003 0303 	and.w	r3, r3, #3
 80032ea:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80032ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	091b      	lsrs	r3, r3, #4
 80032f2:	f003 030f 	and.w	r3, r3, #15
 80032f6:	3301      	adds	r3, #1
 80032f8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2b03      	cmp	r3, #3
 80032fe:	d10c      	bne.n	800331a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003300:	4a1a      	ldr	r2, [pc, #104]	@ (800336c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	fbb2 f3f3 	udiv	r3, r2, r3
 8003308:	4a16      	ldr	r2, [pc, #88]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xb8>)
 800330a:	68d2      	ldr	r2, [r2, #12]
 800330c:	0a12      	lsrs	r2, r2, #8
 800330e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003312:	fb02 f303 	mul.w	r3, r2, r3
 8003316:	617b      	str	r3, [r7, #20]
      break;
 8003318:	e00c      	b.n	8003334 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800331a:	4a13      	ldr	r2, [pc, #76]	@ (8003368 <HAL_RCC_GetSysClockFreq+0xbc>)
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003322:	4a10      	ldr	r2, [pc, #64]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003324:	68d2      	ldr	r2, [r2, #12]
 8003326:	0a12      	lsrs	r2, r2, #8
 8003328:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800332c:	fb02 f303 	mul.w	r3, r2, r3
 8003330:	617b      	str	r3, [r7, #20]
      break;
 8003332:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003334:	4b0b      	ldr	r3, [pc, #44]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	0e5b      	lsrs	r3, r3, #25
 800333a:	f003 0303 	and.w	r3, r3, #3
 800333e:	3301      	adds	r3, #1
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	fbb2 f3f3 	udiv	r3, r2, r3
 800334c:	613b      	str	r3, [r7, #16]
 800334e:	e001      	b.n	8003354 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003350:	2300      	movs	r3, #0
 8003352:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003354:	693b      	ldr	r3, [r7, #16]
}
 8003356:	4618      	mov	r0, r3
 8003358:	371c      	adds	r7, #28
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	40021000 	.word	0x40021000
 8003368:	00f42400 	.word	0x00f42400
 800336c:	007a1200 	.word	0x007a1200

08003370 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003374:	4b03      	ldr	r3, [pc, #12]	@ (8003384 <HAL_RCC_GetHCLKFreq+0x14>)
 8003376:	681b      	ldr	r3, [r3, #0]
}
 8003378:	4618      	mov	r0, r3
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	20002764 	.word	0x20002764

08003388 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800338c:	f7ff fff0 	bl	8003370 <HAL_RCC_GetHCLKFreq>
 8003390:	4602      	mov	r2, r0
 8003392:	4b06      	ldr	r3, [pc, #24]	@ (80033ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	0a1b      	lsrs	r3, r3, #8
 8003398:	f003 0307 	and.w	r3, r3, #7
 800339c:	4904      	ldr	r1, [pc, #16]	@ (80033b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800339e:	5ccb      	ldrb	r3, [r1, r3]
 80033a0:	f003 031f 	and.w	r3, r3, #31
 80033a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40021000 	.word	0x40021000
 80033b0:	08006220 	.word	0x08006220

080033b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80033b8:	f7ff ffda 	bl	8003370 <HAL_RCC_GetHCLKFreq>
 80033bc:	4602      	mov	r2, r0
 80033be:	4b06      	ldr	r3, [pc, #24]	@ (80033d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	0adb      	lsrs	r3, r3, #11
 80033c4:	f003 0307 	and.w	r3, r3, #7
 80033c8:	4904      	ldr	r1, [pc, #16]	@ (80033dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80033ca:	5ccb      	ldrb	r3, [r1, r3]
 80033cc:	f003 031f 	and.w	r3, r3, #31
 80033d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	40021000 	.word	0x40021000
 80033dc:	08006220 	.word	0x08006220

080033e0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b087      	sub	sp, #28
 80033e4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80033e6:	4b1e      	ldr	r3, [pc, #120]	@ (8003460 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	f003 0303 	and.w	r3, r3, #3
 80033ee:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003460 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	091b      	lsrs	r3, r3, #4
 80033f6:	f003 030f 	and.w	r3, r3, #15
 80033fa:	3301      	adds	r3, #1
 80033fc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	2b03      	cmp	r3, #3
 8003402:	d10c      	bne.n	800341e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003404:	4a17      	ldr	r2, [pc, #92]	@ (8003464 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	fbb2 f3f3 	udiv	r3, r2, r3
 800340c:	4a14      	ldr	r2, [pc, #80]	@ (8003460 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800340e:	68d2      	ldr	r2, [r2, #12]
 8003410:	0a12      	lsrs	r2, r2, #8
 8003412:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003416:	fb02 f303 	mul.w	r3, r2, r3
 800341a:	617b      	str	r3, [r7, #20]
    break;
 800341c:	e00c      	b.n	8003438 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800341e:	4a12      	ldr	r2, [pc, #72]	@ (8003468 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	fbb2 f3f3 	udiv	r3, r2, r3
 8003426:	4a0e      	ldr	r2, [pc, #56]	@ (8003460 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003428:	68d2      	ldr	r2, [r2, #12]
 800342a:	0a12      	lsrs	r2, r2, #8
 800342c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003430:	fb02 f303 	mul.w	r3, r2, r3
 8003434:	617b      	str	r3, [r7, #20]
    break;
 8003436:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003438:	4b09      	ldr	r3, [pc, #36]	@ (8003460 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	0e5b      	lsrs	r3, r3, #25
 800343e:	f003 0303 	and.w	r3, r3, #3
 8003442:	3301      	adds	r3, #1
 8003444:	005b      	lsls	r3, r3, #1
 8003446:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003448:	697a      	ldr	r2, [r7, #20]
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003450:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003452:	687b      	ldr	r3, [r7, #4]
}
 8003454:	4618      	mov	r0, r3
 8003456:	371c      	adds	r7, #28
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr
 8003460:	40021000 	.word	0x40021000
 8003464:	007a1200 	.word	0x007a1200
 8003468:	00f42400 	.word	0x00f42400

0800346c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b086      	sub	sp, #24
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003474:	2300      	movs	r3, #0
 8003476:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003478:	2300      	movs	r3, #0
 800347a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003484:	2b00      	cmp	r3, #0
 8003486:	f000 8098 	beq.w	80035ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800348a:	2300      	movs	r3, #0
 800348c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800348e:	4b43      	ldr	r3, [pc, #268]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d10d      	bne.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800349a:	4b40      	ldr	r3, [pc, #256]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800349c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800349e:	4a3f      	ldr	r2, [pc, #252]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80034a6:	4b3d      	ldr	r3, [pc, #244]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ae:	60bb      	str	r3, [r7, #8]
 80034b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034b2:	2301      	movs	r3, #1
 80034b4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034b6:	4b3a      	ldr	r3, [pc, #232]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a39      	ldr	r2, [pc, #228]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80034bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80034c2:	f7fe f8e3 	bl	800168c <HAL_GetTick>
 80034c6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80034c8:	e009      	b.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034ca:	f7fe f8df 	bl	800168c <HAL_GetTick>
 80034ce:	4602      	mov	r2, r0
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d902      	bls.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	74fb      	strb	r3, [r7, #19]
        break;
 80034dc:	e005      	b.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80034de:	4b30      	ldr	r3, [pc, #192]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d0ef      	beq.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80034ea:	7cfb      	ldrb	r3, [r7, #19]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d159      	bne.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80034f0:	4b2a      	ldr	r3, [pc, #168]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034fa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d01e      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003506:	697a      	ldr	r2, [r7, #20]
 8003508:	429a      	cmp	r2, r3
 800350a:	d019      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800350c:	4b23      	ldr	r3, [pc, #140]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800350e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003512:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003516:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003518:	4b20      	ldr	r3, [pc, #128]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800351a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800351e:	4a1f      	ldr	r2, [pc, #124]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003520:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003524:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003528:	4b1c      	ldr	r3, [pc, #112]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800352a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800352e:	4a1b      	ldr	r2, [pc, #108]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003530:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003534:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003538:	4a18      	ldr	r2, [pc, #96]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d016      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354a:	f7fe f89f 	bl	800168c <HAL_GetTick>
 800354e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003550:	e00b      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003552:	f7fe f89b 	bl	800168c <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003560:	4293      	cmp	r3, r2
 8003562:	d902      	bls.n	800356a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003564:	2303      	movs	r3, #3
 8003566:	74fb      	strb	r3, [r7, #19]
            break;
 8003568:	e006      	b.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800356a:	4b0c      	ldr	r3, [pc, #48]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800356c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003570:	f003 0302 	and.w	r3, r3, #2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d0ec      	beq.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003578:	7cfb      	ldrb	r3, [r7, #19]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d10b      	bne.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800357e:	4b07      	ldr	r3, [pc, #28]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003580:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003584:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800358c:	4903      	ldr	r1, [pc, #12]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800358e:	4313      	orrs	r3, r2
 8003590:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003594:	e008      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003596:	7cfb      	ldrb	r3, [r7, #19]
 8003598:	74bb      	strb	r3, [r7, #18]
 800359a:	e005      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800359c:	40021000 	.word	0x40021000
 80035a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035a4:	7cfb      	ldrb	r3, [r7, #19]
 80035a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035a8:	7c7b      	ldrb	r3, [r7, #17]
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d105      	bne.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035ae:	4ba7      	ldr	r3, [pc, #668]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b2:	4aa6      	ldr	r2, [pc, #664]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035b8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00a      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80035c6:	4ba1      	ldr	r3, [pc, #644]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035cc:	f023 0203 	bic.w	r2, r3, #3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	499d      	ldr	r1, [pc, #628]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00a      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80035e8:	4b98      	ldr	r3, [pc, #608]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ee:	f023 020c 	bic.w	r2, r3, #12
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	4995      	ldr	r1, [pc, #596]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0304 	and.w	r3, r3, #4
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00a      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800360a:	4b90      	ldr	r3, [pc, #576]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800360c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003610:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	498c      	ldr	r1, [pc, #560]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800361a:	4313      	orrs	r3, r2
 800361c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0308 	and.w	r3, r3, #8
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00a      	beq.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800362c:	4b87      	ldr	r3, [pc, #540]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800362e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003632:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	691b      	ldr	r3, [r3, #16]
 800363a:	4984      	ldr	r1, [pc, #528]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800363c:	4313      	orrs	r3, r2
 800363e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0310 	and.w	r3, r3, #16
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00a      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800364e:	4b7f      	ldr	r3, [pc, #508]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003654:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	695b      	ldr	r3, [r3, #20]
 800365c:	497b      	ldr	r1, [pc, #492]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800365e:	4313      	orrs	r3, r2
 8003660:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0320 	and.w	r3, r3, #32
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00a      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003670:	4b76      	ldr	r3, [pc, #472]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003676:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	4973      	ldr	r1, [pc, #460]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003680:	4313      	orrs	r3, r2
 8003682:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00a      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003692:	4b6e      	ldr	r3, [pc, #440]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003698:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	69db      	ldr	r3, [r3, #28]
 80036a0:	496a      	ldr	r1, [pc, #424]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00a      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80036b4:	4b65      	ldr	r3, [pc, #404]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	4962      	ldr	r1, [pc, #392]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00a      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80036d6:	4b5d      	ldr	r3, [pc, #372]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e4:	4959      	ldr	r1, [pc, #356]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00a      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80036f8:	4b54      	ldr	r3, [pc, #336]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80036fe:	f023 0203 	bic.w	r2, r3, #3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003706:	4951      	ldr	r1, [pc, #324]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003708:	4313      	orrs	r3, r2
 800370a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00a      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800371a:	4b4c      	ldr	r3, [pc, #304]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800371c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003720:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003728:	4948      	ldr	r1, [pc, #288]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800372a:	4313      	orrs	r3, r2
 800372c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003738:	2b00      	cmp	r3, #0
 800373a:	d015      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800373c:	4b43      	ldr	r3, [pc, #268]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800373e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003742:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800374a:	4940      	ldr	r1, [pc, #256]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800374c:	4313      	orrs	r3, r2
 800374e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003756:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800375a:	d105      	bne.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800375c:	4b3b      	ldr	r3, [pc, #236]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	4a3a      	ldr	r2, [pc, #232]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003762:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003766:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003770:	2b00      	cmp	r3, #0
 8003772:	d015      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003774:	4b35      	ldr	r3, [pc, #212]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800377a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003782:	4932      	ldr	r1, [pc, #200]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003784:	4313      	orrs	r3, r2
 8003786:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800378e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003792:	d105      	bne.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003794:	4b2d      	ldr	r3, [pc, #180]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	4a2c      	ldr	r2, [pc, #176]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800379a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800379e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d015      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80037ac:	4b27      	ldr	r3, [pc, #156]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037b2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ba:	4924      	ldr	r1, [pc, #144]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037bc:	4313      	orrs	r3, r2
 80037be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037ca:	d105      	bne.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037cc:	4b1f      	ldr	r3, [pc, #124]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	4a1e      	ldr	r2, [pc, #120]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037d6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d015      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037e4:	4b19      	ldr	r3, [pc, #100]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037f2:	4916      	ldr	r1, [pc, #88]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003802:	d105      	bne.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003804:	4b11      	ldr	r3, [pc, #68]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	4a10      	ldr	r2, [pc, #64]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800380a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800380e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d019      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800381c:	4b0b      	ldr	r3, [pc, #44]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800381e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003822:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382a:	4908      	ldr	r1, [pc, #32]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800382c:	4313      	orrs	r3, r2
 800382e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003836:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800383a:	d109      	bne.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800383c:	4b03      	ldr	r3, [pc, #12]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	4a02      	ldr	r2, [pc, #8]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003842:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003846:	60d3      	str	r3, [r2, #12]
 8003848:	e002      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800384a:	bf00      	nop
 800384c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d015      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800385c:	4b29      	ldr	r3, [pc, #164]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800385e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003862:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800386a:	4926      	ldr	r1, [pc, #152]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800386c:	4313      	orrs	r3, r2
 800386e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003876:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800387a:	d105      	bne.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800387c:	4b21      	ldr	r3, [pc, #132]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	4a20      	ldr	r2, [pc, #128]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003882:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003886:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d015      	beq.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003894:	4b1b      	ldr	r3, [pc, #108]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003896:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800389a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038a2:	4918      	ldr	r1, [pc, #96]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80038a4:	4313      	orrs	r3, r2
 80038a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038b2:	d105      	bne.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80038b4:	4b13      	ldr	r3, [pc, #76]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	4a12      	ldr	r2, [pc, #72]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80038ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038be:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d015      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80038cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80038ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038da:	490a      	ldr	r1, [pc, #40]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80038dc:	4313      	orrs	r3, r2
 80038de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80038ea:	d105      	bne.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038ec:	4b05      	ldr	r3, [pc, #20]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	4a04      	ldr	r2, [pc, #16]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80038f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038f6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80038f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3718      	adds	r7, #24
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	40021000 	.word	0x40021000

08003908 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_QSPI  QSPI peripheral clock (only for devices with QSPI)
  *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b088      	sub	sp, #32
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003910:	2300      	movs	r3, #0
 8003912:	61fb      	str	r3, [r7, #28]
  uint32_t pllvco, plln, pllp;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800391a:	d136      	bne.n	800398a <HAL_RCCEx_GetPeriphCLKFreq+0x82>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800391c:	4bb1      	ldr	r3, [pc, #708]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800391e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003922:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003926:	613b      	str	r3, [r7, #16]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8003928:	4bae      	ldr	r3, [pc, #696]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800392a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	2b02      	cmp	r3, #2
 8003934:	d108      	bne.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800393c:	d104      	bne.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 800393e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003942:	61fb      	str	r3, [r7, #28]
 8003944:	f000 bd12 	b.w	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8003948:	4ba6      	ldr	r3, [pc, #664]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800394a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b02      	cmp	r3, #2
 8003954:	d108      	bne.n	8003968 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800395c:	d104      	bne.n	8003968 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
    {
      frequency = LSI_VALUE;
 800395e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003962:	61fb      	str	r3, [r7, #28]
 8003964:	f000 bd02 	b.w	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8003968:	4b9e      	ldr	r3, [pc, #632]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003970:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003974:	f040 84fa 	bne.w	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800397e:	f040 84f5 	bne.w	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    {
      frequency = HSE_VALUE / 32U;
 8003982:	4b99      	ldr	r3, [pc, #612]	@ (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003984:	61fb      	str	r3, [r7, #28]
 8003986:	f000 bcf1 	b.w	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 800398a:	4b96      	ldr	r3, [pc, #600]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800398c:	68db      	ldr	r3, [r3, #12]
 800398e:	f003 0303 	and.w	r3, r3, #3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d10c      	bne.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003996:	4b93      	ldr	r3, [pc, #588]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800399e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039a2:	d102      	bne.n	80039aa <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
      {
        pllvco = HSI_VALUE;
 80039a4:	4b91      	ldr	r3, [pc, #580]	@ (8003bec <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 80039a6:	61bb      	str	r3, [r7, #24]
 80039a8:	e017      	b.n	80039da <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
      else
      {
        pllvco = 0U;
 80039aa:	2300      	movs	r3, #0
 80039ac:	61bb      	str	r3, [r7, #24]
 80039ae:	e014      	b.n	80039da <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 80039b0:	4b8c      	ldr	r3, [pc, #560]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	f003 0303 	and.w	r3, r3, #3
 80039b8:	2b03      	cmp	r3, #3
 80039ba:	d10c      	bne.n	80039d6 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80039bc:	4b89      	ldr	r3, [pc, #548]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039c8:	d102      	bne.n	80039d0 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
      {
        pllvco = HSE_VALUE;
 80039ca:	4b89      	ldr	r3, [pc, #548]	@ (8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80039cc:	61bb      	str	r3, [r7, #24]
 80039ce:	e004      	b.n	80039da <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
      else
      {
        pllvco = 0U;
 80039d0:	2300      	movs	r3, #0
 80039d2:	61bb      	str	r3, [r7, #24]
 80039d4:	e001      	b.n	80039da <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
    }
    else /* No source */
    {
      pllvco = 0U;
 80039d6:	2300      	movs	r3, #0
 80039d8:	61bb      	str	r3, [r7, #24]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80039da:	4b82      	ldr	r3, [pc, #520]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	091b      	lsrs	r3, r3, #4
 80039e0:	f003 030f 	and.w	r3, r3, #15
 80039e4:	3301      	adds	r3, #1
 80039e6:	69ba      	ldr	r2, [r7, #24]
 80039e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ec:	61bb      	str	r3, [r7, #24]

    switch(PeriphClk)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80039f4:	f000 8466 	beq.w	80042c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80039fe:	f200 848e 	bhi.w	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a08:	f000 8263 	beq.w	8003ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a12:	f200 8484 	bhi.w	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a1c:	f000 8417 	beq.w	800424e <HAL_RCCEx_GetPeriphCLKFreq+0x946>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a26:	f200 847a 	bhi.w	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a30:	f000 83d0 	beq.w	80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a3a:	f200 8470 	bhi.w	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a44:	f000 8398 	beq.w	8004178 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a4e:	f200 8466 	bhi.w	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a58:	f000 8360 	beq.w	800411c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a62:	f200 845c 	bhi.w	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a6c:	f000 8318 	beq.w	80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a76:	f200 8452 	bhi.w	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a80:	f000 82ca 	beq.w	8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x710>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a8a:	f200 8448 	bhi.w	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a94:	f000 827c 	beq.w	8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x688>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a9e:	f200 843e 	bhi.w	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003aa8:	f000 8236 	beq.w	8003f18 <HAL_RCCEx_GetPeriphCLKFreq+0x610>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ab2:	f200 8434 	bhi.w	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003abc:	f000 81e4 	beq.w	8003e88 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ac6:	f200 842a 	bhi.w	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2b80      	cmp	r3, #128	@ 0x80
 8003ace:	f000 81b1 	beq.w	8003e34 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2b80      	cmp	r3, #128	@ 0x80
 8003ad6:	f200 8422 	bhi.w	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2b20      	cmp	r3, #32
 8003ade:	d84b      	bhi.n	8003b78 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	f000 841b 	beq.w	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	3b01      	subs	r3, #1
 8003aec:	2b1f      	cmp	r3, #31
 8003aee:	f200 8416 	bhi.w	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003af2:	a201      	add	r2, pc, #4	@ (adr r2, 8003af8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>)
 8003af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003af8:	08003b83 	.word	0x08003b83
 8003afc:	08003bf5 	.word	0x08003bf5
 8003b00:	0800431f 	.word	0x0800431f
 8003b04:	08003c57 	.word	0x08003c57
 8003b08:	0800431f 	.word	0x0800431f
 8003b0c:	0800431f 	.word	0x0800431f
 8003b10:	0800431f 	.word	0x0800431f
 8003b14:	08003cb9 	.word	0x08003cb9
 8003b18:	0800431f 	.word	0x0800431f
 8003b1c:	0800431f 	.word	0x0800431f
 8003b20:	0800431f 	.word	0x0800431f
 8003b24:	0800431f 	.word	0x0800431f
 8003b28:	0800431f 	.word	0x0800431f
 8003b2c:	0800431f 	.word	0x0800431f
 8003b30:	0800431f 	.word	0x0800431f
 8003b34:	08003d1b 	.word	0x08003d1b
 8003b38:	0800431f 	.word	0x0800431f
 8003b3c:	0800431f 	.word	0x0800431f
 8003b40:	0800431f 	.word	0x0800431f
 8003b44:	0800431f 	.word	0x0800431f
 8003b48:	0800431f 	.word	0x0800431f
 8003b4c:	0800431f 	.word	0x0800431f
 8003b50:	0800431f 	.word	0x0800431f
 8003b54:	0800431f 	.word	0x0800431f
 8003b58:	0800431f 	.word	0x0800431f
 8003b5c:	0800431f 	.word	0x0800431f
 8003b60:	0800431f 	.word	0x0800431f
 8003b64:	0800431f 	.word	0x0800431f
 8003b68:	0800431f 	.word	0x0800431f
 8003b6c:	0800431f 	.word	0x0800431f
 8003b70:	0800431f 	.word	0x0800431f
 8003b74:	08003d83 	.word	0x08003d83
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b40      	cmp	r3, #64	@ 0x40
 8003b7c:	f000 8135 	beq.w	8003dea <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
      break;

#endif /* QUADSPI */

    default:
      break;
 8003b80:	e3cd      	b.n	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003b82:	4b18      	ldr	r3, [pc, #96]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b88:	f003 0303 	and.w	r3, r3, #3
 8003b8c:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d103      	bne.n	8003b9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>
        frequency = HAL_RCC_GetPCLK2Freq();
 8003b94:	f7ff fc0e 	bl	80033b4 <HAL_RCC_GetPCLK2Freq>
 8003b98:	61f8      	str	r0, [r7, #28]
      break;
 8003b9a:	e3c2      	b.n	8004322 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
      else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d103      	bne.n	8003baa <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
        frequency = HAL_RCC_GetSysClockFreq();
 8003ba2:	f7ff fb83 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8003ba6:	61f8      	str	r0, [r7, #28]
      break;
 8003ba8:	e3bb      	b.n	8004322 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI) )
 8003baa:	4b0e      	ldr	r3, [pc, #56]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bb6:	d105      	bne.n	8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d102      	bne.n	8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
        frequency = HSI_VALUE;
 8003bbe:	4b0b      	ldr	r3, [pc, #44]	@ (8003bec <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8003bc0:	61fb      	str	r3, [r7, #28]
      break;
 8003bc2:	e3ae      	b.n	8004322 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8003bc4:	4b07      	ldr	r3, [pc, #28]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	f040 83a7 	bne.w	8004322 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	2b03      	cmp	r3, #3
 8003bd8:	f040 83a3 	bne.w	8004322 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
        frequency = LSE_VALUE;
 8003bdc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003be0:	61fb      	str	r3, [r7, #28]
      break;
 8003be2:	e39e      	b.n	8004322 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8003be4:	40021000 	.word	0x40021000
 8003be8:	0003d090 	.word	0x0003d090
 8003bec:	00f42400 	.word	0x00f42400
 8003bf0:	007a1200 	.word	0x007a1200
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003bf4:	4ba2      	ldr	r3, [pc, #648]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bfa:	f003 030c 	and.w	r3, r3, #12
 8003bfe:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d103      	bne.n	8003c0e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003c06:	f7ff fbbf 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8003c0a:	61f8      	str	r0, [r7, #28]
      break;
 8003c0c:	e38b      	b.n	8004326 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	2b04      	cmp	r3, #4
 8003c12:	d103      	bne.n	8003c1c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
        frequency = HAL_RCC_GetSysClockFreq();
 8003c14:	f7ff fb4a 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8003c18:	61f8      	str	r0, [r7, #28]
      break;
 8003c1a:	e384      	b.n	8004326 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8003c1c:	4b98      	ldr	r3, [pc, #608]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c28:	d105      	bne.n	8003c36 <HAL_RCCEx_GetPeriphCLKFreq+0x32e>
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	2b08      	cmp	r3, #8
 8003c2e:	d102      	bne.n	8003c36 <HAL_RCCEx_GetPeriphCLKFreq+0x32e>
        frequency = HSI_VALUE;
 8003c30:	4b94      	ldr	r3, [pc, #592]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8003c32:	61fb      	str	r3, [r7, #28]
      break;
 8003c34:	e377      	b.n	8004326 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))  && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8003c36:	4b92      	ldr	r3, [pc, #584]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	f040 8370 	bne.w	8004326 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	2b0c      	cmp	r3, #12
 8003c4a:	f040 836c 	bne.w	8004326 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
        frequency = LSE_VALUE;
 8003c4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c52:	61fb      	str	r3, [r7, #28]
      break;
 8003c54:	e367      	b.n	8004326 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003c56:	4b8a      	ldr	r3, [pc, #552]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c5c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003c60:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d103      	bne.n	8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003c68:	f7ff fb8e 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8003c6c:	61f8      	str	r0, [r7, #28]
      break;
 8003c6e:	e35c      	b.n	800432a <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	2b10      	cmp	r3, #16
 8003c74:	d103      	bne.n	8003c7e <HAL_RCCEx_GetPeriphCLKFreq+0x376>
        frequency = HAL_RCC_GetSysClockFreq();
 8003c76:	f7ff fb19 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8003c7a:	61f8      	str	r0, [r7, #28]
      break;
 8003c7c:	e355      	b.n	800432a <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8003c7e:	4b80      	ldr	r3, [pc, #512]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c8a:	d105      	bne.n	8003c98 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	2b20      	cmp	r3, #32
 8003c90:	d102      	bne.n	8003c98 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
        frequency = HSI_VALUE;
 8003c92:	4b7c      	ldr	r3, [pc, #496]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8003c94:	61fb      	str	r3, [r7, #28]
      break;
 8003c96:	e348      	b.n	800432a <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8003c98:	4b79      	ldr	r3, [pc, #484]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c9e:	f003 0302 	and.w	r3, r3, #2
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	f040 8341 	bne.w	800432a <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	2b30      	cmp	r3, #48	@ 0x30
 8003cac:	f040 833d 	bne.w	800432a <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
        frequency = LSE_VALUE;
 8003cb0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003cb4:	61fb      	str	r3, [r7, #28]
      break;
 8003cb6:	e338      	b.n	800432a <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003cb8:	4b71      	ldr	r3, [pc, #452]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cbe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003cc2:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d103      	bne.n	8003cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ca>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003cca:	f7ff fb5d 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8003cce:	61f8      	str	r0, [r7, #28]
      break;
 8003cd0:	e32d      	b.n	800432e <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	2b40      	cmp	r3, #64	@ 0x40
 8003cd6:	d103      	bne.n	8003ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
        frequency = HAL_RCC_GetSysClockFreq();
 8003cd8:	f7ff fae8 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8003cdc:	61f8      	str	r0, [r7, #28]
      break;
 8003cde:	e326      	b.n	800432e <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8003ce0:	4b67      	ldr	r3, [pc, #412]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ce8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cec:	d105      	bne.n	8003cfa <HAL_RCCEx_GetPeriphCLKFreq+0x3f2>
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	2b80      	cmp	r3, #128	@ 0x80
 8003cf2:	d102      	bne.n	8003cfa <HAL_RCCEx_GetPeriphCLKFreq+0x3f2>
        frequency = HSI_VALUE;
 8003cf4:	4b63      	ldr	r3, [pc, #396]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8003cf6:	61fb      	str	r3, [r7, #28]
      break;
 8003cf8:	e319      	b.n	800432e <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8003cfa:	4b61      	ldr	r3, [pc, #388]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	f040 8312 	bne.w	800432e <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d0e:	f040 830e 	bne.w	800432e <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
        frequency = LSE_VALUE;
 8003d12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d16:	61fb      	str	r3, [r7, #28]
      break;
 8003d18:	e309      	b.n	800432e <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003d1a:	4b59      	ldr	r3, [pc, #356]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d24:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d103      	bne.n	8003d34 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003d2c:	f7ff fb2c 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8003d30:	61f8      	str	r0, [r7, #28]
      break;
 8003d32:	e2fe      	b.n	8004332 <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
      else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d3a:	d103      	bne.n	8003d44 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
        frequency = HAL_RCC_GetSysClockFreq();
 8003d3c:	f7ff fab6 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8003d40:	61f8      	str	r0, [r7, #28]
      break;
 8003d42:	e2f6      	b.n	8004332 <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8003d44:	4b4e      	ldr	r3, [pc, #312]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d50:	d106      	bne.n	8003d60 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d58:	d102      	bne.n	8003d60 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
        frequency = HSI_VALUE;
 8003d5a:	4b4a      	ldr	r3, [pc, #296]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8003d5c:	61fb      	str	r3, [r7, #28]
      break;
 8003d5e:	e2e8      	b.n	8004332 <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8003d60:	4b47      	ldr	r3, [pc, #284]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d66:	f003 0302 	and.w	r3, r3, #2
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	f040 82e1 	bne.w	8004332 <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d76:	f040 82dc 	bne.w	8004332 <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
        frequency = LSE_VALUE;
 8003d7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d7e:	61fb      	str	r3, [r7, #28]
      break;
 8003d80:	e2d7      	b.n	8004332 <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003d82:	4b3f      	ldr	r3, [pc, #252]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003d8c:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d103      	bne.n	8003d9c <HAL_RCCEx_GetPeriphCLKFreq+0x494>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003d94:	f7ff faf8 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8003d98:	61f8      	str	r0, [r7, #28]
      break;
 8003d9a:	e2cc      	b.n	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
      else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003da2:	d103      	bne.n	8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
        frequency = HAL_RCC_GetSysClockFreq();
 8003da4:	f7ff fa82 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8003da8:	61f8      	str	r0, [r7, #28]
      break;
 8003daa:	e2c4      	b.n	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8003dac:	4b34      	ldr	r3, [pc, #208]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003db4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003db8:	d106      	bne.n	8003dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dc0:	d102      	bne.n	8003dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
        frequency = HSI_VALUE;
 8003dc2:	4b30      	ldr	r3, [pc, #192]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8003dc4:	61fb      	str	r3, [r7, #28]
      break;
 8003dc6:	e2b6      	b.n	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8003dc8:	4b2d      	ldr	r3, [pc, #180]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	f040 82af 	bne.w	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003dde:	f040 82aa 	bne.w	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
        frequency = LSE_VALUE;
 8003de2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003de6:	61fb      	str	r3, [r7, #28]
      break;
 8003de8:	e2a5      	b.n	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003dea:	4b25      	ldr	r3, [pc, #148]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003df0:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003df4:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d103      	bne.n	8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003dfc:	f7ff fac4 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8003e00:	61f8      	str	r0, [r7, #28]
      break;
 8003e02:	e29a      	b.n	800433a <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
      else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e0a:	d103      	bne.n	8003e14 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        frequency = HAL_RCC_GetSysClockFreq();
 8003e0c:	f7ff fa4e 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8003e10:	61f8      	str	r0, [r7, #28]
      break;
 8003e12:	e292      	b.n	800433a <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8003e14:	4b1a      	ldr	r3, [pc, #104]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e20:	f040 828b 	bne.w	800433a <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e2a:	f040 8286 	bne.w	800433a <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
        frequency = HSI_VALUE;
 8003e2e:	4b15      	ldr	r3, [pc, #84]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8003e30:	61fb      	str	r3, [r7, #28]
      break;
 8003e32:	e282      	b.n	800433a <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003e34:	4b12      	ldr	r3, [pc, #72]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e3a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003e3e:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d103      	bne.n	8003e4e <HAL_RCCEx_GetPeriphCLKFreq+0x546>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003e46:	f7ff fa9f 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8003e4a:	61f8      	str	r0, [r7, #28]
      break;
 8003e4c:	e277      	b.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
      else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e54:	d103      	bne.n	8003e5e <HAL_RCCEx_GetPeriphCLKFreq+0x556>
        frequency = HAL_RCC_GetSysClockFreq();
 8003e56:	f7ff fa29 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8003e5a:	61f8      	str	r0, [r7, #28]
      break;
 8003e5c:	e26f      	b.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8003e5e:	4b08      	ldr	r3, [pc, #32]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e6a:	f040 8268 	bne.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e74:	f040 8263 	bne.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
        frequency = HSI_VALUE;
 8003e78:	4b02      	ldr	r3, [pc, #8]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8003e7a:	61fb      	str	r3, [r7, #28]
      break;
 8003e7c:	e25f      	b.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8003e7e:	bf00      	nop
 8003e80:	40021000 	.word	0x40021000
 8003e84:	00f42400 	.word	0x00f42400
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003e88:	4ba0      	ldr	r3, [pc, #640]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e8e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e92:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d103      	bne.n	8003ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003e9a:	f7ff fa75 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8003e9e:	61f8      	str	r0, [r7, #28]
      break;
 8003ea0:	e24f      	b.n	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ea8:	d103      	bne.n	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
        frequency = HAL_RCC_GetSysClockFreq();
 8003eaa:	f7ff f9ff 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8003eae:	61f8      	str	r0, [r7, #28]
      break;
 8003eb0:	e247      	b.n	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8003eb2:	4b96      	ldr	r3, [pc, #600]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ebe:	f040 8240 	bne.w	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ec8:	f040 823b 	bne.w	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        frequency = HSI_VALUE;
 8003ecc:	4b90      	ldr	r3, [pc, #576]	@ (8004110 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003ece:	61fb      	str	r3, [r7, #28]
      break;
 8003ed0:	e237      	b.n	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8003ed2:	4b8e      	ldr	r3, [pc, #568]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003ed4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ed8:	f003 0303 	and.w	r3, r3, #3
 8003edc:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d103      	bne.n	8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003ee4:	f7ff fa50 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8003ee8:	61f8      	str	r0, [r7, #28]
      break;
 8003eea:	e22c      	b.n	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
      else if(srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d103      	bne.n	8003efa <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
        frequency = HAL_RCC_GetSysClockFreq();
 8003ef2:	f7ff f9db 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8003ef6:	61f8      	str	r0, [r7, #28]
      break;
 8003ef8:	e225      	b.n	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8003efa:	4b84      	ldr	r3, [pc, #528]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f06:	f040 821e 	bne.w	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	f040 821a 	bne.w	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
        frequency = HSI_VALUE;
 8003f12:	4b7f      	ldr	r3, [pc, #508]	@ (8004110 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003f14:	61fb      	str	r3, [r7, #28]
      break;
 8003f16:	e216      	b.n	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003f18:	4b7c      	ldr	r3, [pc, #496]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f1e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003f22:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d103      	bne.n	8003f32 <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003f2a:	f7ff fa2d 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8003f2e:	61f8      	str	r0, [r7, #28]
      break;
 8003f30:	e20b      	b.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
      else if((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8003f32:	4b76      	ldr	r3, [pc, #472]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003f34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d107      	bne.n	8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003f46:	d103      	bne.n	8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
        frequency = LSI_VALUE;
 8003f48:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003f4c:	61fb      	str	r3, [r7, #28]
 8003f4e:	e01e      	b.n	8003f8e <HAL_RCCEx_GetPeriphCLKFreq+0x686>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8003f50:	4b6e      	ldr	r3, [pc, #440]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f5c:	d106      	bne.n	8003f6c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003f64:	d102      	bne.n	8003f6c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        frequency = HSI_VALUE;
 8003f66:	4b6a      	ldr	r3, [pc, #424]	@ (8004110 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003f68:	61fb      	str	r3, [r7, #28]
 8003f6a:	e010      	b.n	8003f8e <HAL_RCCEx_GetPeriphCLKFreq+0x686>
      else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8003f6c:	4b67      	ldr	r3, [pc, #412]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f72:	f003 0302 	and.w	r3, r3, #2
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	f040 81e7 	bne.w	800434a <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003f82:	f040 81e2 	bne.w	800434a <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
        frequency = LSE_VALUE;
 8003f86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f8a:	61fb      	str	r3, [r7, #28]
      break;
 8003f8c:	e1dd      	b.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 8003f8e:	e1dc      	b.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
      srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8003f90:	4b5e      	ldr	r3, [pc, #376]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f96:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003f9a:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_SAI1CLKSOURCE_SYSCLK)
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d103      	bne.n	8003faa <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
        frequency = HAL_RCC_GetSysClockFreq();
 8003fa2:	f7ff f983 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8003fa6:	61f8      	str	r0, [r7, #28]
      break;
 8003fa8:	e1d1      	b.n	800434e <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
      else if(srcclk == RCC_SAI1CLKSOURCE_PLL)
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003fb0:	d11b      	bne.n	8003fea <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
 8003fb2:	4b56      	ldr	r3, [pc, #344]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	f000 81c7 	beq.w	800434e <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003fc0:	4b52      	ldr	r3, [pc, #328]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	0a1b      	lsrs	r3, r3, #8
 8003fc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fca:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8003fcc:	69bb      	ldr	r3, [r7, #24]
 8003fce:	68fa      	ldr	r2, [r7, #12]
 8003fd0:	fb03 f202 	mul.w	r2, r3, r2
 8003fd4:	4b4d      	ldr	r3, [pc, #308]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	0d5b      	lsrs	r3, r3, #21
 8003fda:	f003 0303 	and.w	r3, r3, #3
 8003fde:	3301      	adds	r3, #1
 8003fe0:	005b      	lsls	r3, r3, #1
 8003fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe6:	61fb      	str	r3, [r7, #28]
      break;
 8003fe8:	e1b1      	b.n	800434e <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
      else if(srcclk == RCC_SAI1CLKSOURCE_EXT)
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ff0:	d102      	bne.n	8003ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
        frequency = EXTERNAL_CLOCK_VALUE;
 8003ff2:	4b48      	ldr	r3, [pc, #288]	@ (8004114 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8003ff4:	61fb      	str	r3, [r7, #28]
      break;
 8003ff6:	e1aa      	b.n	800434e <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SAI1CLKSOURCE_HSI))
 8003ff8:	4b44      	ldr	r3, [pc, #272]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004000:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004004:	f040 81a3 	bne.w	800434e <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800400e:	f040 819e 	bne.w	800434e <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
        frequency = HSI_VALUE;
 8004012:	4b3f      	ldr	r3, [pc, #252]	@ (8004110 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004014:	61fb      	str	r3, [r7, #28]
      break;
 8004016:	e19a      	b.n	800434e <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004018:	4b3c      	ldr	r3, [pc, #240]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 800401a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800401e:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004022:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2SCLKSOURCE_SYSCLK)
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d103      	bne.n	8004032 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
        frequency = HAL_RCC_GetSysClockFreq();
 800402a:	f7ff f93f 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 800402e:	61f8      	str	r0, [r7, #28]
      break;
 8004030:	e18f      	b.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
      else if(srcclk == RCC_I2SCLKSOURCE_PLL)
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004038:	d11b      	bne.n	8004072 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
 800403a:	4b34      	ldr	r3, [pc, #208]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004042:	2b00      	cmp	r3, #0
 8004044:	f000 8185 	beq.w	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004048:	4b30      	ldr	r3, [pc, #192]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	0a1b      	lsrs	r3, r3, #8
 800404e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004052:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	fb03 f202 	mul.w	r2, r3, r2
 800405c:	4b2b      	ldr	r3, [pc, #172]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	0d5b      	lsrs	r3, r3, #21
 8004062:	f003 0303 	and.w	r3, r3, #3
 8004066:	3301      	adds	r3, #1
 8004068:	005b      	lsls	r3, r3, #1
 800406a:	fbb2 f3f3 	udiv	r3, r2, r3
 800406e:	61fb      	str	r3, [r7, #28]
      break;
 8004070:	e16f      	b.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
      else if(srcclk == RCC_I2SCLKSOURCE_EXT)
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004078:	d102      	bne.n	8004080 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        frequency = EXTERNAL_CLOCK_VALUE;
 800407a:	4b26      	ldr	r3, [pc, #152]	@ (8004114 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800407c:	61fb      	str	r3, [r7, #28]
      break;
 800407e:	e168      	b.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2SCLKSOURCE_HSI))
 8004080:	4b22      	ldr	r3, [pc, #136]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004088:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800408c:	f040 8161 	bne.w	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004096:	f040 815c 	bne.w	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
        frequency = HSI_VALUE;
 800409a:	4b1d      	ldr	r3, [pc, #116]	@ (8004110 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800409c:	61fb      	str	r3, [r7, #28]
      break;
 800409e:	e158      	b.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
      srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80040a0:	4b1a      	ldr	r3, [pc, #104]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80040a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040a6:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80040aa:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_FDCANCLKSOURCE_PCLK1)
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040b2:	d103      	bne.n	80040bc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
        frequency = HAL_RCC_GetPCLK1Freq();
 80040b4:	f7ff f968 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 80040b8:	61f8      	str	r0, [r7, #28]
      break;
 80040ba:	e14c      	b.n	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
      else if(srcclk == RCC_FDCANCLKSOURCE_HSE)
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d102      	bne.n	80040c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>
        frequency = HSE_VALUE;
 80040c2:	4b15      	ldr	r3, [pc, #84]	@ (8004118 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 80040c4:	61fb      	str	r3, [r7, #28]
      break;
 80040c6:	e146      	b.n	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
      else if(srcclk == RCC_FDCANCLKSOURCE_PLL)
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040ce:	f040 8142 	bne.w	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
 80040d2:	4b0e      	ldr	r3, [pc, #56]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	f000 813b 	beq.w	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80040e0:	4b0a      	ldr	r3, [pc, #40]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	0a1b      	lsrs	r3, r3, #8
 80040e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040ea:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	fb03 f202 	mul.w	r2, r3, r2
 80040f4:	4b05      	ldr	r3, [pc, #20]	@ (800410c <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	0d5b      	lsrs	r3, r3, #21
 80040fa:	f003 0303 	and.w	r3, r3, #3
 80040fe:	3301      	adds	r3, #1
 8004100:	005b      	lsls	r3, r3, #1
 8004102:	fbb2 f3f3 	udiv	r3, r2, r3
 8004106:	61fb      	str	r3, [r7, #28]
      break;
 8004108:	e125      	b.n	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 800410a:	bf00      	nop
 800410c:	40021000 	.word	0x40021000
 8004110:	00f42400 	.word	0x00f42400
 8004114:	00bb8000 	.word	0x00bb8000
 8004118:	007a1200 	.word	0x007a1200
      srcclk = __HAL_RCC_GET_USB_SOURCE();
 800411c:	4b96      	ldr	r3, [pc, #600]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 800411e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004122:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004126:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USBCLKSOURCE_PLL)  /* PLL ? */
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800412e:	d114      	bne.n	800415a <HAL_RCCEx_GetPeriphCLKFreq+0x852>
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004130:	4b91      	ldr	r3, [pc, #580]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	0a1b      	lsrs	r3, r3, #8
 8004136:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800413a:	60fb      	str	r3, [r7, #12]
        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	fb03 f202 	mul.w	r2, r3, r2
 8004144:	4b8c      	ldr	r3, [pc, #560]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	0d5b      	lsrs	r3, r3, #21
 800414a:	f003 0303 	and.w	r3, r3, #3
 800414e:	3301      	adds	r3, #1
 8004150:	005b      	lsls	r3, r3, #1
 8004152:	fbb2 f3f3 	udiv	r3, r2, r3
 8004156:	61fb      	str	r3, [r7, #28]
      break;
 8004158:	e0ff      	b.n	800435a <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
      else if((HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48)) /* HSI48 ? */
 800415a:	4b87      	ldr	r3, [pc, #540]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 800415c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004160:	f003 0302 	and.w	r3, r3, #2
 8004164:	2b02      	cmp	r3, #2
 8004166:	f040 80f8 	bne.w	800435a <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	2b00      	cmp	r3, #0
 800416e:	f040 80f4 	bne.w	800435a <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
        frequency = HSI48_VALUE;
 8004172:	4b82      	ldr	r3, [pc, #520]	@ (800437c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8004174:	61fb      	str	r3, [r7, #28]
      break;
 8004176:	e0f0      	b.n	800435a <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
      srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8004178:	4b7f      	ldr	r3, [pc, #508]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 800417a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800417e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004182:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_RNGCLKSOURCE_PLL)  /* PLL ? */
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800418a:	d114      	bne.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800418c:	4b7a      	ldr	r3, [pc, #488]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	0a1b      	lsrs	r3, r3, #8
 8004192:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004196:	60fb      	str	r3, [r7, #12]
        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	68fa      	ldr	r2, [r7, #12]
 800419c:	fb03 f202 	mul.w	r2, r3, r2
 80041a0:	4b75      	ldr	r3, [pc, #468]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	0d5b      	lsrs	r3, r3, #21
 80041a6:	f003 0303 	and.w	r3, r3, #3
 80041aa:	3301      	adds	r3, #1
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80041b2:	61fb      	str	r3, [r7, #28]
      break;
 80041b4:	e0d3      	b.n	800435e <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
      else if( (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48)) /* HSI48 ? */
 80041b6:	4b70      	ldr	r3, [pc, #448]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 80041b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041bc:	f003 0302 	and.w	r3, r3, #2
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	f040 80cc 	bne.w	800435e <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	f040 80c8 	bne.w	800435e <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
        frequency = HSI48_VALUE;
 80041ce:	4b6b      	ldr	r3, [pc, #428]	@ (800437c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 80041d0:	61fb      	str	r3, [r7, #28]
      break;
 80041d2:	e0c4      	b.n	800435e <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
      srcclk = __HAL_RCC_GET_ADC12_SOURCE();
 80041d4:	4b68      	ldr	r3, [pc, #416]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 80041d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041da:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80041de:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_ADC12CLKSOURCE_PLL)
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80041e6:	d129      	bne.n	800423c <HAL_RCCEx_GetPeriphCLKFreq+0x934>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_ADCCLK) != 0U)
 80041e8:	4b63      	ldr	r3, [pc, #396]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	f000 80b6 	beq.w	8004362 <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80041f6:	4b60      	ldr	r3, [pc, #384]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	0a1b      	lsrs	r3, r3, #8
 80041fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004200:	60fb      	str	r3, [r7, #12]
          pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8004202:	4b5d      	ldr	r3, [pc, #372]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	0edb      	lsrs	r3, r3, #27
 8004208:	f003 031f 	and.w	r3, r3, #31
 800420c:	617b      	str	r3, [r7, #20]
          if(pllp == 0U)
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d10a      	bne.n	800422a <HAL_RCCEx_GetPeriphCLKFreq+0x922>
            if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004214:	4b58      	ldr	r3, [pc, #352]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d002      	beq.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
              pllp = 17U;
 8004220:	2311      	movs	r3, #17
 8004222:	617b      	str	r3, [r7, #20]
 8004224:	e001      	b.n	800422a <HAL_RCCEx_GetPeriphCLKFreq+0x922>
              pllp = 7U;
 8004226:	2307      	movs	r3, #7
 8004228:	617b      	str	r3, [r7, #20]
          frequency = (pllvco * plln) / pllp;
 800422a:	69bb      	ldr	r3, [r7, #24]
 800422c:	68fa      	ldr	r2, [r7, #12]
 800422e:	fb03 f202 	mul.w	r2, r3, r2
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	fbb2 f3f3 	udiv	r3, r2, r3
 8004238:	61fb      	str	r3, [r7, #28]
      break;
 800423a:	e092      	b.n	8004362 <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
      else if(srcclk == RCC_ADC12CLKSOURCE_SYSCLK)
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004242:	f040 808e 	bne.w	8004362 <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
        frequency = HAL_RCC_GetSysClockFreq();
 8004246:	f7ff f831 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 800424a:	61f8      	str	r0, [r7, #28]
      break;
 800424c:	e089      	b.n	8004362 <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
      srcclk = __HAL_RCC_GET_ADC345_SOURCE();
 800424e:	4b4a      	ldr	r3, [pc, #296]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004254:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004258:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_ADC345CLKSOURCE_PLL)
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004260:	d128      	bne.n	80042b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_ADCCLK) != 0U)
 8004262:	4b45      	ldr	r3, [pc, #276]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d07b      	beq.n	8004366 <HAL_RCCEx_GetPeriphCLKFreq+0xa5e>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800426e:	4b42      	ldr	r3, [pc, #264]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	0a1b      	lsrs	r3, r3, #8
 8004274:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004278:	60fb      	str	r3, [r7, #12]
          pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800427a:	4b3f      	ldr	r3, [pc, #252]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	0edb      	lsrs	r3, r3, #27
 8004280:	f003 031f 	and.w	r3, r3, #31
 8004284:	617b      	str	r3, [r7, #20]
          if(pllp == 0U)
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d10a      	bne.n	80042a2 <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
            if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800428c:	4b3a      	ldr	r3, [pc, #232]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004294:	2b00      	cmp	r3, #0
 8004296:	d002      	beq.n	800429e <HAL_RCCEx_GetPeriphCLKFreq+0x996>
              pllp = 17U;
 8004298:	2311      	movs	r3, #17
 800429a:	617b      	str	r3, [r7, #20]
 800429c:	e001      	b.n	80042a2 <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
              pllp = 7U;
 800429e:	2307      	movs	r3, #7
 80042a0:	617b      	str	r3, [r7, #20]
          frequency = (pllvco * plln) / pllp;
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	68fa      	ldr	r2, [r7, #12]
 80042a6:	fb03 f202 	mul.w	r2, r3, r2
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b0:	61fb      	str	r3, [r7, #28]
      break;
 80042b2:	e058      	b.n	8004366 <HAL_RCCEx_GetPeriphCLKFreq+0xa5e>
      else if(srcclk == RCC_ADC345CLKSOURCE_SYSCLK)
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80042ba:	d154      	bne.n	8004366 <HAL_RCCEx_GetPeriphCLKFreq+0xa5e>
        frequency = HAL_RCC_GetSysClockFreq();
 80042bc:	f7fe fff6 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 80042c0:	61f8      	str	r0, [r7, #28]
      break;
 80042c2:	e050      	b.n	8004366 <HAL_RCCEx_GetPeriphCLKFreq+0xa5e>
      srcclk = __HAL_RCC_GET_QSPI_SOURCE();
 80042c4:	4b2c      	ldr	r3, [pc, #176]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 80042c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042ca:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80042ce:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_QSPICLKSOURCE_PLL)  /* PLL ? */
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042d6:	d114      	bne.n	8004302 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80042d8:	4b27      	ldr	r3, [pc, #156]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	0a1b      	lsrs	r3, r3, #8
 80042de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042e2:	60fb      	str	r3, [r7, #12]
        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	68fa      	ldr	r2, [r7, #12]
 80042e8:	fb03 f202 	mul.w	r2, r3, r2
 80042ec:	4b22      	ldr	r3, [pc, #136]	@ (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	0d5b      	lsrs	r3, r3, #21
 80042f2:	f003 0303 	and.w	r3, r3, #3
 80042f6:	3301      	adds	r3, #1
 80042f8:	005b      	lsls	r3, r3, #1
 80042fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80042fe:	61fb      	str	r3, [r7, #28]
      break;
 8004300:	e033      	b.n	800436a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
      else if(srcclk == RCC_QSPICLKSOURCE_HSI)
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004308:	d102      	bne.n	8004310 <HAL_RCCEx_GetPeriphCLKFreq+0xa08>
        frequency = HSI_VALUE;
 800430a:	4b1d      	ldr	r3, [pc, #116]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 800430c:	61fb      	str	r3, [r7, #28]
      break;
 800430e:	e02c      	b.n	800436a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
      else if(srcclk == RCC_QSPICLKSOURCE_SYSCLK)
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d129      	bne.n	800436a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
        frequency = HAL_RCC_GetSysClockFreq();
 8004316:	f7fe ffc9 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 800431a:	61f8      	str	r0, [r7, #28]
      break;
 800431c:	e025      	b.n	800436a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
      break;
 800431e:	bf00      	nop
 8004320:	e024      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8004322:	bf00      	nop
 8004324:	e022      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8004326:	bf00      	nop
 8004328:	e020      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 800432a:	bf00      	nop
 800432c:	e01e      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 800432e:	bf00      	nop
 8004330:	e01c      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8004332:	bf00      	nop
 8004334:	e01a      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8004336:	bf00      	nop
 8004338:	e018      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 800433a:	bf00      	nop
 800433c:	e016      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 800433e:	bf00      	nop
 8004340:	e014      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8004342:	bf00      	nop
 8004344:	e012      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8004346:	bf00      	nop
 8004348:	e010      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 800434a:	bf00      	nop
 800434c:	e00e      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 800434e:	bf00      	nop
 8004350:	e00c      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8004352:	bf00      	nop
 8004354:	e00a      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8004356:	bf00      	nop
 8004358:	e008      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 800435a:	bf00      	nop
 800435c:	e006      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 800435e:	bf00      	nop
 8004360:	e004      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8004362:	bf00      	nop
 8004364:	e002      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8004366:	bf00      	nop
 8004368:	e000      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 800436a:	bf00      	nop
    }
  }

  return(frequency);
 800436c:	69fb      	ldr	r3, [r7, #28]
}
 800436e:	4618      	mov	r0, r3
 8004370:	3720      	adds	r7, #32
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop
 8004378:	40021000 	.word	0x40021000
 800437c:	02dc6c00 	.word	0x02dc6c00
 8004380:	00f42400 	.word	0x00f42400

08004384 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d101      	bne.n	8004396 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e049      	b.n	800442a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800439c:	b2db      	uxtb	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d106      	bne.n	80043b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f7fc ff16 	bl	80011dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2202      	movs	r2, #2
 80043b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	3304      	adds	r3, #4
 80043c0:	4619      	mov	r1, r3
 80043c2:	4610      	mov	r0, r2
 80043c4:	f000 feda 	bl	800517c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3708      	adds	r7, #8
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
	...

08004434 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004434:	b480      	push	{r7}
 8004436:	b085      	sub	sp, #20
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004442:	b2db      	uxtb	r3, r3
 8004444:	2b01      	cmp	r3, #1
 8004446:	d001      	beq.n	800444c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e04c      	b.n	80044e6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2202      	movs	r2, #2
 8004450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a26      	ldr	r2, [pc, #152]	@ (80044f4 <HAL_TIM_Base_Start+0xc0>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d022      	beq.n	80044a4 <HAL_TIM_Base_Start+0x70>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004466:	d01d      	beq.n	80044a4 <HAL_TIM_Base_Start+0x70>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a22      	ldr	r2, [pc, #136]	@ (80044f8 <HAL_TIM_Base_Start+0xc4>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d018      	beq.n	80044a4 <HAL_TIM_Base_Start+0x70>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a21      	ldr	r2, [pc, #132]	@ (80044fc <HAL_TIM_Base_Start+0xc8>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d013      	beq.n	80044a4 <HAL_TIM_Base_Start+0x70>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a1f      	ldr	r2, [pc, #124]	@ (8004500 <HAL_TIM_Base_Start+0xcc>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d00e      	beq.n	80044a4 <HAL_TIM_Base_Start+0x70>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a1e      	ldr	r2, [pc, #120]	@ (8004504 <HAL_TIM_Base_Start+0xd0>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d009      	beq.n	80044a4 <HAL_TIM_Base_Start+0x70>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a1c      	ldr	r2, [pc, #112]	@ (8004508 <HAL_TIM_Base_Start+0xd4>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d004      	beq.n	80044a4 <HAL_TIM_Base_Start+0x70>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a1b      	ldr	r2, [pc, #108]	@ (800450c <HAL_TIM_Base_Start+0xd8>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d115      	bne.n	80044d0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	689a      	ldr	r2, [r3, #8]
 80044aa:	4b19      	ldr	r3, [pc, #100]	@ (8004510 <HAL_TIM_Base_Start+0xdc>)
 80044ac:	4013      	ands	r3, r2
 80044ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2b06      	cmp	r3, #6
 80044b4:	d015      	beq.n	80044e2 <HAL_TIM_Base_Start+0xae>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044bc:	d011      	beq.n	80044e2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f042 0201 	orr.w	r2, r2, #1
 80044cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ce:	e008      	b.n	80044e2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f042 0201 	orr.w	r2, r2, #1
 80044de:	601a      	str	r2, [r3, #0]
 80044e0:	e000      	b.n	80044e4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3714      	adds	r7, #20
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	40012c00 	.word	0x40012c00
 80044f8:	40000400 	.word	0x40000400
 80044fc:	40000800 	.word	0x40000800
 8004500:	40000c00 	.word	0x40000c00
 8004504:	40013400 	.word	0x40013400
 8004508:	40014000 	.word	0x40014000
 800450c:	40015000 	.word	0x40015000
 8004510:	00010007 	.word	0x00010007

08004514 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d101      	bne.n	8004526 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e049      	b.n	80045ba <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2b00      	cmp	r3, #0
 8004530:	d106      	bne.n	8004540 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 f89d 	bl	800467a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2202      	movs	r2, #2
 8004544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	3304      	adds	r3, #4
 8004550:	4619      	mov	r1, r3
 8004552:	4610      	mov	r0, r2
 8004554:	f000 fe12 	bl	800517c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2201      	movs	r2, #1
 80045a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3708      	adds	r7, #8
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <HAL_TIM_OC_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)
{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b082      	sub	sp, #8
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2202      	movs	r2, #2
 80045ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	6a1a      	ldr	r2, [r3, #32]
 80045d8:	f241 1311 	movw	r3, #4369	@ 0x1111
 80045dc:	4013      	ands	r3, r2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d10f      	bne.n	8004602 <HAL_TIM_OC_DeInit+0x40>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	6a1a      	ldr	r2, [r3, #32]
 80045e8:	f244 4344 	movw	r3, #17476	@ 0x4444
 80045ec:	4013      	ands	r3, r2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d107      	bne.n	8004602 <HAL_TIM_OC_DeInit+0x40>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f022 0201 	bic.w	r2, r2, #1
 8004600:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->OC_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_OC_MspDeInit(htim);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 f843 	bl	800468e <HAL_TIM_OC_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	3708      	adds	r7, #8
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}

0800467a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800467a:	b480      	push	{r7}
 800467c:	b083      	sub	sp, #12
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004682:	bf00      	nop
 8004684:	370c      	adds	r7, #12
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr

0800468e <HAL_TIM_OC_MspDeInit>:
  * @brief  DeInitializes TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
{
 800468e:	b480      	push	{r7}
 8004690:	b083      	sub	sp, #12
 8004692:	af00      	add	r7, sp, #0
 8004694:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspDeInit could be implemented in the user file
   */
}
 8004696:	bf00      	nop
 8004698:	370c      	adds	r7, #12
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr
	...

080046a4 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d109      	bne.n	80046c8 <HAL_TIM_OC_Start+0x24>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	2b01      	cmp	r3, #1
 80046be:	bf14      	ite	ne
 80046c0:	2301      	movne	r3, #1
 80046c2:	2300      	moveq	r3, #0
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	e03c      	b.n	8004742 <HAL_TIM_OC_Start+0x9e>
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	2b04      	cmp	r3, #4
 80046cc:	d109      	bne.n	80046e2 <HAL_TIM_OC_Start+0x3e>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	bf14      	ite	ne
 80046da:	2301      	movne	r3, #1
 80046dc:	2300      	moveq	r3, #0
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	e02f      	b.n	8004742 <HAL_TIM_OC_Start+0x9e>
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	2b08      	cmp	r3, #8
 80046e6:	d109      	bne.n	80046fc <HAL_TIM_OC_Start+0x58>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	bf14      	ite	ne
 80046f4:	2301      	movne	r3, #1
 80046f6:	2300      	moveq	r3, #0
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	e022      	b.n	8004742 <HAL_TIM_OC_Start+0x9e>
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	2b0c      	cmp	r3, #12
 8004700:	d109      	bne.n	8004716 <HAL_TIM_OC_Start+0x72>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004708:	b2db      	uxtb	r3, r3
 800470a:	2b01      	cmp	r3, #1
 800470c:	bf14      	ite	ne
 800470e:	2301      	movne	r3, #1
 8004710:	2300      	moveq	r3, #0
 8004712:	b2db      	uxtb	r3, r3
 8004714:	e015      	b.n	8004742 <HAL_TIM_OC_Start+0x9e>
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	2b10      	cmp	r3, #16
 800471a:	d109      	bne.n	8004730 <HAL_TIM_OC_Start+0x8c>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004722:	b2db      	uxtb	r3, r3
 8004724:	2b01      	cmp	r3, #1
 8004726:	bf14      	ite	ne
 8004728:	2301      	movne	r3, #1
 800472a:	2300      	moveq	r3, #0
 800472c:	b2db      	uxtb	r3, r3
 800472e:	e008      	b.n	8004742 <HAL_TIM_OC_Start+0x9e>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004736:	b2db      	uxtb	r3, r3
 8004738:	2b01      	cmp	r3, #1
 800473a:	bf14      	ite	ne
 800473c:	2301      	movne	r3, #1
 800473e:	2300      	moveq	r3, #0
 8004740:	b2db      	uxtb	r3, r3
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e0a6      	b.n	8004898 <HAL_TIM_OC_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d104      	bne.n	800475a <HAL_TIM_OC_Start+0xb6>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2202      	movs	r2, #2
 8004754:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004758:	e023      	b.n	80047a2 <HAL_TIM_OC_Start+0xfe>
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	2b04      	cmp	r3, #4
 800475e:	d104      	bne.n	800476a <HAL_TIM_OC_Start+0xc6>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2202      	movs	r2, #2
 8004764:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004768:	e01b      	b.n	80047a2 <HAL_TIM_OC_Start+0xfe>
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	2b08      	cmp	r3, #8
 800476e:	d104      	bne.n	800477a <HAL_TIM_OC_Start+0xd6>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2202      	movs	r2, #2
 8004774:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004778:	e013      	b.n	80047a2 <HAL_TIM_OC_Start+0xfe>
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	2b0c      	cmp	r3, #12
 800477e:	d104      	bne.n	800478a <HAL_TIM_OC_Start+0xe6>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2202      	movs	r2, #2
 8004784:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004788:	e00b      	b.n	80047a2 <HAL_TIM_OC_Start+0xfe>
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	2b10      	cmp	r3, #16
 800478e:	d104      	bne.n	800479a <HAL_TIM_OC_Start+0xf6>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2202      	movs	r2, #2
 8004794:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004798:	e003      	b.n	80047a2 <HAL_TIM_OC_Start+0xfe>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2202      	movs	r2, #2
 800479e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2201      	movs	r2, #1
 80047a8:	6839      	ldr	r1, [r7, #0]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f001 fa40 	bl	8005c30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a3a      	ldr	r2, [pc, #232]	@ (80048a0 <HAL_TIM_OC_Start+0x1fc>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d018      	beq.n	80047ec <HAL_TIM_OC_Start+0x148>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a39      	ldr	r2, [pc, #228]	@ (80048a4 <HAL_TIM_OC_Start+0x200>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d013      	beq.n	80047ec <HAL_TIM_OC_Start+0x148>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a37      	ldr	r2, [pc, #220]	@ (80048a8 <HAL_TIM_OC_Start+0x204>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d00e      	beq.n	80047ec <HAL_TIM_OC_Start+0x148>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a36      	ldr	r2, [pc, #216]	@ (80048ac <HAL_TIM_OC_Start+0x208>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d009      	beq.n	80047ec <HAL_TIM_OC_Start+0x148>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a34      	ldr	r2, [pc, #208]	@ (80048b0 <HAL_TIM_OC_Start+0x20c>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d004      	beq.n	80047ec <HAL_TIM_OC_Start+0x148>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a33      	ldr	r2, [pc, #204]	@ (80048b4 <HAL_TIM_OC_Start+0x210>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d101      	bne.n	80047f0 <HAL_TIM_OC_Start+0x14c>
 80047ec:	2301      	movs	r3, #1
 80047ee:	e000      	b.n	80047f2 <HAL_TIM_OC_Start+0x14e>
 80047f0:	2300      	movs	r3, #0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d007      	beq.n	8004806 <HAL_TIM_OC_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004804:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a25      	ldr	r2, [pc, #148]	@ (80048a0 <HAL_TIM_OC_Start+0x1fc>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d022      	beq.n	8004856 <HAL_TIM_OC_Start+0x1b2>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004818:	d01d      	beq.n	8004856 <HAL_TIM_OC_Start+0x1b2>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a26      	ldr	r2, [pc, #152]	@ (80048b8 <HAL_TIM_OC_Start+0x214>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d018      	beq.n	8004856 <HAL_TIM_OC_Start+0x1b2>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a24      	ldr	r2, [pc, #144]	@ (80048bc <HAL_TIM_OC_Start+0x218>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d013      	beq.n	8004856 <HAL_TIM_OC_Start+0x1b2>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a23      	ldr	r2, [pc, #140]	@ (80048c0 <HAL_TIM_OC_Start+0x21c>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d00e      	beq.n	8004856 <HAL_TIM_OC_Start+0x1b2>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a19      	ldr	r2, [pc, #100]	@ (80048a4 <HAL_TIM_OC_Start+0x200>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d009      	beq.n	8004856 <HAL_TIM_OC_Start+0x1b2>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a18      	ldr	r2, [pc, #96]	@ (80048a8 <HAL_TIM_OC_Start+0x204>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d004      	beq.n	8004856 <HAL_TIM_OC_Start+0x1b2>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a18      	ldr	r2, [pc, #96]	@ (80048b4 <HAL_TIM_OC_Start+0x210>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d115      	bne.n	8004882 <HAL_TIM_OC_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	689a      	ldr	r2, [r3, #8]
 800485c:	4b19      	ldr	r3, [pc, #100]	@ (80048c4 <HAL_TIM_OC_Start+0x220>)
 800485e:	4013      	ands	r3, r2
 8004860:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2b06      	cmp	r3, #6
 8004866:	d015      	beq.n	8004894 <HAL_TIM_OC_Start+0x1f0>
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800486e:	d011      	beq.n	8004894 <HAL_TIM_OC_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f042 0201 	orr.w	r2, r2, #1
 800487e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004880:	e008      	b.n	8004894 <HAL_TIM_OC_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f042 0201 	orr.w	r2, r2, #1
 8004890:	601a      	str	r2, [r3, #0]
 8004892:	e000      	b.n	8004896 <HAL_TIM_OC_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004894:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004896:	2300      	movs	r3, #0
}
 8004898:	4618      	mov	r0, r3
 800489a:	3710      	adds	r7, #16
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	40012c00 	.word	0x40012c00
 80048a4:	40013400 	.word	0x40013400
 80048a8:	40014000 	.word	0x40014000
 80048ac:	40014400 	.word	0x40014400
 80048b0:	40014800 	.word	0x40014800
 80048b4:	40015000 	.word	0x40015000
 80048b8:	40000400 	.word	0x40000400
 80048bc:	40000800 	.word	0x40000800
 80048c0:	40000c00 	.word	0x40000c00
 80048c4:	00010007 	.word	0x00010007

080048c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d101      	bne.n	80048da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e049      	b.n	800496e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d106      	bne.n	80048f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 f841 	bl	8004976 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2202      	movs	r2, #2
 80048f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	3304      	adds	r3, #4
 8004904:	4619      	mov	r1, r3
 8004906:	4610      	mov	r0, r2
 8004908:	f000 fc38 	bl	800517c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2201      	movs	r2, #1
 8004920:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800496c:	2300      	movs	r3, #0
}
 800496e:	4618      	mov	r0, r3
 8004970:	3708      	adds	r7, #8
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}

08004976 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004976:	b480      	push	{r7}
 8004978:	b083      	sub	sp, #12
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800497e:	bf00      	nop
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
	...

0800498c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d109      	bne.n	80049b0 <HAL_TIM_PWM_Start+0x24>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	bf14      	ite	ne
 80049a8:	2301      	movne	r3, #1
 80049aa:	2300      	moveq	r3, #0
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	e03c      	b.n	8004a2a <HAL_TIM_PWM_Start+0x9e>
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	2b04      	cmp	r3, #4
 80049b4:	d109      	bne.n	80049ca <HAL_TIM_PWM_Start+0x3e>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b01      	cmp	r3, #1
 80049c0:	bf14      	ite	ne
 80049c2:	2301      	movne	r3, #1
 80049c4:	2300      	moveq	r3, #0
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	e02f      	b.n	8004a2a <HAL_TIM_PWM_Start+0x9e>
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	2b08      	cmp	r3, #8
 80049ce:	d109      	bne.n	80049e4 <HAL_TIM_PWM_Start+0x58>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	2b01      	cmp	r3, #1
 80049da:	bf14      	ite	ne
 80049dc:	2301      	movne	r3, #1
 80049de:	2300      	moveq	r3, #0
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	e022      	b.n	8004a2a <HAL_TIM_PWM_Start+0x9e>
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	2b0c      	cmp	r3, #12
 80049e8:	d109      	bne.n	80049fe <HAL_TIM_PWM_Start+0x72>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	bf14      	ite	ne
 80049f6:	2301      	movne	r3, #1
 80049f8:	2300      	moveq	r3, #0
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	e015      	b.n	8004a2a <HAL_TIM_PWM_Start+0x9e>
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	2b10      	cmp	r3, #16
 8004a02:	d109      	bne.n	8004a18 <HAL_TIM_PWM_Start+0x8c>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	bf14      	ite	ne
 8004a10:	2301      	movne	r3, #1
 8004a12:	2300      	moveq	r3, #0
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	e008      	b.n	8004a2a <HAL_TIM_PWM_Start+0x9e>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	bf14      	ite	ne
 8004a24:	2301      	movne	r3, #1
 8004a26:	2300      	moveq	r3, #0
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d001      	beq.n	8004a32 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e0a6      	b.n	8004b80 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d104      	bne.n	8004a42 <HAL_TIM_PWM_Start+0xb6>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2202      	movs	r2, #2
 8004a3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a40:	e023      	b.n	8004a8a <HAL_TIM_PWM_Start+0xfe>
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	2b04      	cmp	r3, #4
 8004a46:	d104      	bne.n	8004a52 <HAL_TIM_PWM_Start+0xc6>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2202      	movs	r2, #2
 8004a4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a50:	e01b      	b.n	8004a8a <HAL_TIM_PWM_Start+0xfe>
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	2b08      	cmp	r3, #8
 8004a56:	d104      	bne.n	8004a62 <HAL_TIM_PWM_Start+0xd6>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2202      	movs	r2, #2
 8004a5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a60:	e013      	b.n	8004a8a <HAL_TIM_PWM_Start+0xfe>
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	2b0c      	cmp	r3, #12
 8004a66:	d104      	bne.n	8004a72 <HAL_TIM_PWM_Start+0xe6>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2202      	movs	r2, #2
 8004a6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a70:	e00b      	b.n	8004a8a <HAL_TIM_PWM_Start+0xfe>
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2b10      	cmp	r3, #16
 8004a76:	d104      	bne.n	8004a82 <HAL_TIM_PWM_Start+0xf6>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a80:	e003      	b.n	8004a8a <HAL_TIM_PWM_Start+0xfe>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2202      	movs	r2, #2
 8004a86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	6839      	ldr	r1, [r7, #0]
 8004a92:	4618      	mov	r0, r3
 8004a94:	f001 f8cc 	bl	8005c30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a3a      	ldr	r2, [pc, #232]	@ (8004b88 <HAL_TIM_PWM_Start+0x1fc>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d018      	beq.n	8004ad4 <HAL_TIM_PWM_Start+0x148>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a39      	ldr	r2, [pc, #228]	@ (8004b8c <HAL_TIM_PWM_Start+0x200>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d013      	beq.n	8004ad4 <HAL_TIM_PWM_Start+0x148>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a37      	ldr	r2, [pc, #220]	@ (8004b90 <HAL_TIM_PWM_Start+0x204>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d00e      	beq.n	8004ad4 <HAL_TIM_PWM_Start+0x148>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a36      	ldr	r2, [pc, #216]	@ (8004b94 <HAL_TIM_PWM_Start+0x208>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d009      	beq.n	8004ad4 <HAL_TIM_PWM_Start+0x148>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a34      	ldr	r2, [pc, #208]	@ (8004b98 <HAL_TIM_PWM_Start+0x20c>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d004      	beq.n	8004ad4 <HAL_TIM_PWM_Start+0x148>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a33      	ldr	r2, [pc, #204]	@ (8004b9c <HAL_TIM_PWM_Start+0x210>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d101      	bne.n	8004ad8 <HAL_TIM_PWM_Start+0x14c>
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e000      	b.n	8004ada <HAL_TIM_PWM_Start+0x14e>
 8004ad8:	2300      	movs	r3, #0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d007      	beq.n	8004aee <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004aec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a25      	ldr	r2, [pc, #148]	@ (8004b88 <HAL_TIM_PWM_Start+0x1fc>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d022      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x1b2>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b00:	d01d      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x1b2>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a26      	ldr	r2, [pc, #152]	@ (8004ba0 <HAL_TIM_PWM_Start+0x214>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d018      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x1b2>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a24      	ldr	r2, [pc, #144]	@ (8004ba4 <HAL_TIM_PWM_Start+0x218>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d013      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x1b2>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a23      	ldr	r2, [pc, #140]	@ (8004ba8 <HAL_TIM_PWM_Start+0x21c>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d00e      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x1b2>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a19      	ldr	r2, [pc, #100]	@ (8004b8c <HAL_TIM_PWM_Start+0x200>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d009      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x1b2>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a18      	ldr	r2, [pc, #96]	@ (8004b90 <HAL_TIM_PWM_Start+0x204>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d004      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x1b2>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a18      	ldr	r2, [pc, #96]	@ (8004b9c <HAL_TIM_PWM_Start+0x210>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d115      	bne.n	8004b6a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	689a      	ldr	r2, [r3, #8]
 8004b44:	4b19      	ldr	r3, [pc, #100]	@ (8004bac <HAL_TIM_PWM_Start+0x220>)
 8004b46:	4013      	ands	r3, r2
 8004b48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2b06      	cmp	r3, #6
 8004b4e:	d015      	beq.n	8004b7c <HAL_TIM_PWM_Start+0x1f0>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b56:	d011      	beq.n	8004b7c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f042 0201 	orr.w	r2, r2, #1
 8004b66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b68:	e008      	b.n	8004b7c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f042 0201 	orr.w	r2, r2, #1
 8004b78:	601a      	str	r2, [r3, #0]
 8004b7a:	e000      	b.n	8004b7e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b7c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3710      	adds	r7, #16
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	40012c00 	.word	0x40012c00
 8004b8c:	40013400 	.word	0x40013400
 8004b90:	40014000 	.word	0x40014000
 8004b94:	40014400 	.word	0x40014400
 8004b98:	40014800 	.word	0x40014800
 8004b9c:	40015000 	.word	0x40015000
 8004ba0:	40000400 	.word	0x40000400
 8004ba4:	40000800 	.word	0x40000800
 8004ba8:	40000c00 	.word	0x40000c00
 8004bac:	00010007 	.word	0x00010007

08004bb0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b086      	sub	sp, #24
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d101      	bne.n	8004bce <HAL_TIM_OC_ConfigChannel+0x1e>
 8004bca:	2302      	movs	r3, #2
 8004bcc:	e066      	b.n	8004c9c <HAL_TIM_OC_ConfigChannel+0xec>
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2b14      	cmp	r3, #20
 8004bda:	d857      	bhi.n	8004c8c <HAL_TIM_OC_ConfigChannel+0xdc>
 8004bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8004be4 <HAL_TIM_OC_ConfigChannel+0x34>)
 8004bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be2:	bf00      	nop
 8004be4:	08004c39 	.word	0x08004c39
 8004be8:	08004c8d 	.word	0x08004c8d
 8004bec:	08004c8d 	.word	0x08004c8d
 8004bf0:	08004c8d 	.word	0x08004c8d
 8004bf4:	08004c47 	.word	0x08004c47
 8004bf8:	08004c8d 	.word	0x08004c8d
 8004bfc:	08004c8d 	.word	0x08004c8d
 8004c00:	08004c8d 	.word	0x08004c8d
 8004c04:	08004c55 	.word	0x08004c55
 8004c08:	08004c8d 	.word	0x08004c8d
 8004c0c:	08004c8d 	.word	0x08004c8d
 8004c10:	08004c8d 	.word	0x08004c8d
 8004c14:	08004c63 	.word	0x08004c63
 8004c18:	08004c8d 	.word	0x08004c8d
 8004c1c:	08004c8d 	.word	0x08004c8d
 8004c20:	08004c8d 	.word	0x08004c8d
 8004c24:	08004c71 	.word	0x08004c71
 8004c28:	08004c8d 	.word	0x08004c8d
 8004c2c:	08004c8d 	.word	0x08004c8d
 8004c30:	08004c8d 	.word	0x08004c8d
 8004c34:	08004c7f 	.word	0x08004c7f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	68b9      	ldr	r1, [r7, #8]
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f000 fb50 	bl	80052e4 <TIM_OC1_SetConfig>
      break;
 8004c44:	e025      	b.n	8004c92 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68b9      	ldr	r1, [r7, #8]
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f000 fbe3 	bl	8005418 <TIM_OC2_SetConfig>
      break;
 8004c52:	e01e      	b.n	8004c92 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	68b9      	ldr	r1, [r7, #8]
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f000 fc70 	bl	8005540 <TIM_OC3_SetConfig>
      break;
 8004c60:	e017      	b.n	8004c92 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	68b9      	ldr	r1, [r7, #8]
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f000 fcfb 	bl	8005664 <TIM_OC4_SetConfig>
      break;
 8004c6e:	e010      	b.n	8004c92 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68b9      	ldr	r1, [r7, #8]
 8004c76:	4618      	mov	r0, r3
 8004c78:	f000 fd88 	bl	800578c <TIM_OC5_SetConfig>
      break;
 8004c7c:	e009      	b.n	8004c92 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68b9      	ldr	r1, [r7, #8]
 8004c84:	4618      	mov	r0, r3
 8004c86:	f000 fdeb 	bl	8005860 <TIM_OC6_SetConfig>
      break;
 8004c8a:	e002      	b.n	8004c92 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	75fb      	strb	r3, [r7, #23]
      break;
 8004c90:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3718      	adds	r7, #24
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b086      	sub	sp, #24
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d101      	bne.n	8004cc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004cbe:	2302      	movs	r3, #2
 8004cc0:	e0ff      	b.n	8004ec2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2b14      	cmp	r3, #20
 8004cce:	f200 80f0 	bhi.w	8004eb2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8004cd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd8:	08004d2d 	.word	0x08004d2d
 8004cdc:	08004eb3 	.word	0x08004eb3
 8004ce0:	08004eb3 	.word	0x08004eb3
 8004ce4:	08004eb3 	.word	0x08004eb3
 8004ce8:	08004d6d 	.word	0x08004d6d
 8004cec:	08004eb3 	.word	0x08004eb3
 8004cf0:	08004eb3 	.word	0x08004eb3
 8004cf4:	08004eb3 	.word	0x08004eb3
 8004cf8:	08004daf 	.word	0x08004daf
 8004cfc:	08004eb3 	.word	0x08004eb3
 8004d00:	08004eb3 	.word	0x08004eb3
 8004d04:	08004eb3 	.word	0x08004eb3
 8004d08:	08004def 	.word	0x08004def
 8004d0c:	08004eb3 	.word	0x08004eb3
 8004d10:	08004eb3 	.word	0x08004eb3
 8004d14:	08004eb3 	.word	0x08004eb3
 8004d18:	08004e31 	.word	0x08004e31
 8004d1c:	08004eb3 	.word	0x08004eb3
 8004d20:	08004eb3 	.word	0x08004eb3
 8004d24:	08004eb3 	.word	0x08004eb3
 8004d28:	08004e71 	.word	0x08004e71
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68b9      	ldr	r1, [r7, #8]
 8004d32:	4618      	mov	r0, r3
 8004d34:	f000 fad6 	bl	80052e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	699a      	ldr	r2, [r3, #24]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0208 	orr.w	r2, r2, #8
 8004d46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	699a      	ldr	r2, [r3, #24]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f022 0204 	bic.w	r2, r2, #4
 8004d56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	6999      	ldr	r1, [r3, #24]
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	691a      	ldr	r2, [r3, #16]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	430a      	orrs	r2, r1
 8004d68:	619a      	str	r2, [r3, #24]
      break;
 8004d6a:	e0a5      	b.n	8004eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	68b9      	ldr	r1, [r7, #8]
 8004d72:	4618      	mov	r0, r3
 8004d74:	f000 fb50 	bl	8005418 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	699a      	ldr	r2, [r3, #24]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	699a      	ldr	r2, [r3, #24]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6999      	ldr	r1, [r3, #24]
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	021a      	lsls	r2, r3, #8
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	430a      	orrs	r2, r1
 8004daa:	619a      	str	r2, [r3, #24]
      break;
 8004dac:	e084      	b.n	8004eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	68b9      	ldr	r1, [r7, #8]
 8004db4:	4618      	mov	r0, r3
 8004db6:	f000 fbc3 	bl	8005540 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	69da      	ldr	r2, [r3, #28]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f042 0208 	orr.w	r2, r2, #8
 8004dc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	69da      	ldr	r2, [r3, #28]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f022 0204 	bic.w	r2, r2, #4
 8004dd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	69d9      	ldr	r1, [r3, #28]
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	691a      	ldr	r2, [r3, #16]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	430a      	orrs	r2, r1
 8004dea:	61da      	str	r2, [r3, #28]
      break;
 8004dec:	e064      	b.n	8004eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	68b9      	ldr	r1, [r7, #8]
 8004df4:	4618      	mov	r0, r3
 8004df6:	f000 fc35 	bl	8005664 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	69da      	ldr	r2, [r3, #28]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	69da      	ldr	r2, [r3, #28]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	69d9      	ldr	r1, [r3, #28]
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	691b      	ldr	r3, [r3, #16]
 8004e24:	021a      	lsls	r2, r3, #8
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	430a      	orrs	r2, r1
 8004e2c:	61da      	str	r2, [r3, #28]
      break;
 8004e2e:	e043      	b.n	8004eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68b9      	ldr	r1, [r7, #8]
 8004e36:	4618      	mov	r0, r3
 8004e38:	f000 fca8 	bl	800578c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f042 0208 	orr.w	r2, r2, #8
 8004e4a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f022 0204 	bic.w	r2, r2, #4
 8004e5a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	691a      	ldr	r2, [r3, #16]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004e6e:	e023      	b.n	8004eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68b9      	ldr	r1, [r7, #8]
 8004e76:	4618      	mov	r0, r3
 8004e78:	f000 fcf2 	bl	8005860 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e8a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e9a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	021a      	lsls	r2, r3, #8
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	430a      	orrs	r2, r1
 8004eae:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004eb0:	e002      	b.n	8004eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	75fb      	strb	r3, [r7, #23]
      break;
 8004eb6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ec0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3718      	adds	r7, #24
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	bf00      	nop

08004ecc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d101      	bne.n	8004ee8 <HAL_TIM_ConfigClockSource+0x1c>
 8004ee4:	2302      	movs	r3, #2
 8004ee6:	e0f6      	b.n	80050d6 <HAL_TIM_ConfigClockSource+0x20a>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2202      	movs	r2, #2
 8004ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004f06:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004f0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f12:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68ba      	ldr	r2, [r7, #8]
 8004f1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a6f      	ldr	r2, [pc, #444]	@ (80050e0 <HAL_TIM_ConfigClockSource+0x214>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	f000 80c1 	beq.w	80050aa <HAL_TIM_ConfigClockSource+0x1de>
 8004f28:	4a6d      	ldr	r2, [pc, #436]	@ (80050e0 <HAL_TIM_ConfigClockSource+0x214>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	f200 80c6 	bhi.w	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004f30:	4a6c      	ldr	r2, [pc, #432]	@ (80050e4 <HAL_TIM_ConfigClockSource+0x218>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	f000 80b9 	beq.w	80050aa <HAL_TIM_ConfigClockSource+0x1de>
 8004f38:	4a6a      	ldr	r2, [pc, #424]	@ (80050e4 <HAL_TIM_ConfigClockSource+0x218>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	f200 80be 	bhi.w	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004f40:	4a69      	ldr	r2, [pc, #420]	@ (80050e8 <HAL_TIM_ConfigClockSource+0x21c>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	f000 80b1 	beq.w	80050aa <HAL_TIM_ConfigClockSource+0x1de>
 8004f48:	4a67      	ldr	r2, [pc, #412]	@ (80050e8 <HAL_TIM_ConfigClockSource+0x21c>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	f200 80b6 	bhi.w	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004f50:	4a66      	ldr	r2, [pc, #408]	@ (80050ec <HAL_TIM_ConfigClockSource+0x220>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	f000 80a9 	beq.w	80050aa <HAL_TIM_ConfigClockSource+0x1de>
 8004f58:	4a64      	ldr	r2, [pc, #400]	@ (80050ec <HAL_TIM_ConfigClockSource+0x220>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	f200 80ae 	bhi.w	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004f60:	4a63      	ldr	r2, [pc, #396]	@ (80050f0 <HAL_TIM_ConfigClockSource+0x224>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	f000 80a1 	beq.w	80050aa <HAL_TIM_ConfigClockSource+0x1de>
 8004f68:	4a61      	ldr	r2, [pc, #388]	@ (80050f0 <HAL_TIM_ConfigClockSource+0x224>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	f200 80a6 	bhi.w	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004f70:	4a60      	ldr	r2, [pc, #384]	@ (80050f4 <HAL_TIM_ConfigClockSource+0x228>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	f000 8099 	beq.w	80050aa <HAL_TIM_ConfigClockSource+0x1de>
 8004f78:	4a5e      	ldr	r2, [pc, #376]	@ (80050f4 <HAL_TIM_ConfigClockSource+0x228>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	f200 809e 	bhi.w	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004f80:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004f84:	f000 8091 	beq.w	80050aa <HAL_TIM_ConfigClockSource+0x1de>
 8004f88:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004f8c:	f200 8096 	bhi.w	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004f90:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f94:	f000 8089 	beq.w	80050aa <HAL_TIM_ConfigClockSource+0x1de>
 8004f98:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f9c:	f200 808e 	bhi.w	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004fa0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fa4:	d03e      	beq.n	8005024 <HAL_TIM_ConfigClockSource+0x158>
 8004fa6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004faa:	f200 8087 	bhi.w	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004fae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fb2:	f000 8086 	beq.w	80050c2 <HAL_TIM_ConfigClockSource+0x1f6>
 8004fb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fba:	d87f      	bhi.n	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004fbc:	2b70      	cmp	r3, #112	@ 0x70
 8004fbe:	d01a      	beq.n	8004ff6 <HAL_TIM_ConfigClockSource+0x12a>
 8004fc0:	2b70      	cmp	r3, #112	@ 0x70
 8004fc2:	d87b      	bhi.n	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004fc4:	2b60      	cmp	r3, #96	@ 0x60
 8004fc6:	d050      	beq.n	800506a <HAL_TIM_ConfigClockSource+0x19e>
 8004fc8:	2b60      	cmp	r3, #96	@ 0x60
 8004fca:	d877      	bhi.n	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004fcc:	2b50      	cmp	r3, #80	@ 0x50
 8004fce:	d03c      	beq.n	800504a <HAL_TIM_ConfigClockSource+0x17e>
 8004fd0:	2b50      	cmp	r3, #80	@ 0x50
 8004fd2:	d873      	bhi.n	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004fd4:	2b40      	cmp	r3, #64	@ 0x40
 8004fd6:	d058      	beq.n	800508a <HAL_TIM_ConfigClockSource+0x1be>
 8004fd8:	2b40      	cmp	r3, #64	@ 0x40
 8004fda:	d86f      	bhi.n	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004fdc:	2b30      	cmp	r3, #48	@ 0x30
 8004fde:	d064      	beq.n	80050aa <HAL_TIM_ConfigClockSource+0x1de>
 8004fe0:	2b30      	cmp	r3, #48	@ 0x30
 8004fe2:	d86b      	bhi.n	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004fe4:	2b20      	cmp	r3, #32
 8004fe6:	d060      	beq.n	80050aa <HAL_TIM_ConfigClockSource+0x1de>
 8004fe8:	2b20      	cmp	r3, #32
 8004fea:	d867      	bhi.n	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d05c      	beq.n	80050aa <HAL_TIM_ConfigClockSource+0x1de>
 8004ff0:	2b10      	cmp	r3, #16
 8004ff2:	d05a      	beq.n	80050aa <HAL_TIM_ConfigClockSource+0x1de>
 8004ff4:	e062      	b.n	80050bc <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005006:	f000 fdf3 	bl	8005bf0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005018:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	68ba      	ldr	r2, [r7, #8]
 8005020:	609a      	str	r2, [r3, #8]
      break;
 8005022:	e04f      	b.n	80050c4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005034:	f000 fddc 	bl	8005bf0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	689a      	ldr	r2, [r3, #8]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005046:	609a      	str	r2, [r3, #8]
      break;
 8005048:	e03c      	b.n	80050c4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005056:	461a      	mov	r2, r3
 8005058:	f000 fd4e 	bl	8005af8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	2150      	movs	r1, #80	@ 0x50
 8005062:	4618      	mov	r0, r3
 8005064:	f000 fda7 	bl	8005bb6 <TIM_ITRx_SetConfig>
      break;
 8005068:	e02c      	b.n	80050c4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005076:	461a      	mov	r2, r3
 8005078:	f000 fd6d 	bl	8005b56 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2160      	movs	r1, #96	@ 0x60
 8005082:	4618      	mov	r0, r3
 8005084:	f000 fd97 	bl	8005bb6 <TIM_ITRx_SetConfig>
      break;
 8005088:	e01c      	b.n	80050c4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005096:	461a      	mov	r2, r3
 8005098:	f000 fd2e 	bl	8005af8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2140      	movs	r1, #64	@ 0x40
 80050a2:	4618      	mov	r0, r3
 80050a4:	f000 fd87 	bl	8005bb6 <TIM_ITRx_SetConfig>
      break;
 80050a8:	e00c      	b.n	80050c4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4619      	mov	r1, r3
 80050b4:	4610      	mov	r0, r2
 80050b6:	f000 fd7e 	bl	8005bb6 <TIM_ITRx_SetConfig>
      break;
 80050ba:	e003      	b.n	80050c4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	73fb      	strb	r3, [r7, #15]
      break;
 80050c0:	e000      	b.n	80050c4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80050c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80050d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3710      	adds	r7, #16
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	00100070 	.word	0x00100070
 80050e4:	00100060 	.word	0x00100060
 80050e8:	00100050 	.word	0x00100050
 80050ec:	00100040 	.word	0x00100040
 80050f0:	00100030 	.word	0x00100030
 80050f4:	00100020 	.word	0x00100020

080050f8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b082      	sub	sp, #8
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005108:	2b01      	cmp	r3, #1
 800510a:	d101      	bne.n	8005110 <HAL_TIM_SlaveConfigSynchro+0x18>
 800510c:	2302      	movs	r3, #2
 800510e:	e031      	b.n	8005174 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2202      	movs	r2, #2
 800511c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005120:	6839      	ldr	r1, [r7, #0]
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 fc08 	bl	8005938 <TIM_SlaveTimer_SetConfig>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d009      	beq.n	8005142 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2201      	movs	r2, #1
 8005132:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e018      	b.n	8005174 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68da      	ldr	r2, [r3, #12]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005150:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	68da      	ldr	r2, [r3, #12]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005160:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005172:	2300      	movs	r3, #0
}
 8005174:	4618      	mov	r0, r3
 8005176:	3708      	adds	r7, #8
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}

0800517c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800517c:	b480      	push	{r7}
 800517e:	b085      	sub	sp, #20
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
 8005184:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	4a4c      	ldr	r2, [pc, #304]	@ (80052c0 <TIM_Base_SetConfig+0x144>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d017      	beq.n	80051c4 <TIM_Base_SetConfig+0x48>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800519a:	d013      	beq.n	80051c4 <TIM_Base_SetConfig+0x48>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a49      	ldr	r2, [pc, #292]	@ (80052c4 <TIM_Base_SetConfig+0x148>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d00f      	beq.n	80051c4 <TIM_Base_SetConfig+0x48>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a48      	ldr	r2, [pc, #288]	@ (80052c8 <TIM_Base_SetConfig+0x14c>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d00b      	beq.n	80051c4 <TIM_Base_SetConfig+0x48>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a47      	ldr	r2, [pc, #284]	@ (80052cc <TIM_Base_SetConfig+0x150>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d007      	beq.n	80051c4 <TIM_Base_SetConfig+0x48>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a46      	ldr	r2, [pc, #280]	@ (80052d0 <TIM_Base_SetConfig+0x154>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d003      	beq.n	80051c4 <TIM_Base_SetConfig+0x48>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a45      	ldr	r2, [pc, #276]	@ (80052d4 <TIM_Base_SetConfig+0x158>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d108      	bne.n	80051d6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	68fa      	ldr	r2, [r7, #12]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a39      	ldr	r2, [pc, #228]	@ (80052c0 <TIM_Base_SetConfig+0x144>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d023      	beq.n	8005226 <TIM_Base_SetConfig+0xaa>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051e4:	d01f      	beq.n	8005226 <TIM_Base_SetConfig+0xaa>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a36      	ldr	r2, [pc, #216]	@ (80052c4 <TIM_Base_SetConfig+0x148>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d01b      	beq.n	8005226 <TIM_Base_SetConfig+0xaa>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a35      	ldr	r2, [pc, #212]	@ (80052c8 <TIM_Base_SetConfig+0x14c>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d017      	beq.n	8005226 <TIM_Base_SetConfig+0xaa>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a34      	ldr	r2, [pc, #208]	@ (80052cc <TIM_Base_SetConfig+0x150>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d013      	beq.n	8005226 <TIM_Base_SetConfig+0xaa>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a33      	ldr	r2, [pc, #204]	@ (80052d0 <TIM_Base_SetConfig+0x154>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d00f      	beq.n	8005226 <TIM_Base_SetConfig+0xaa>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a33      	ldr	r2, [pc, #204]	@ (80052d8 <TIM_Base_SetConfig+0x15c>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d00b      	beq.n	8005226 <TIM_Base_SetConfig+0xaa>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a32      	ldr	r2, [pc, #200]	@ (80052dc <TIM_Base_SetConfig+0x160>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d007      	beq.n	8005226 <TIM_Base_SetConfig+0xaa>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a31      	ldr	r2, [pc, #196]	@ (80052e0 <TIM_Base_SetConfig+0x164>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d003      	beq.n	8005226 <TIM_Base_SetConfig+0xaa>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a2c      	ldr	r2, [pc, #176]	@ (80052d4 <TIM_Base_SetConfig+0x158>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d108      	bne.n	8005238 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800522c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	68db      	ldr	r3, [r3, #12]
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	4313      	orrs	r3, r2
 8005236:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	695b      	ldr	r3, [r3, #20]
 8005242:	4313      	orrs	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	689a      	ldr	r2, [r3, #8]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	4a18      	ldr	r2, [pc, #96]	@ (80052c0 <TIM_Base_SetConfig+0x144>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d013      	beq.n	800528c <TIM_Base_SetConfig+0x110>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a1a      	ldr	r2, [pc, #104]	@ (80052d0 <TIM_Base_SetConfig+0x154>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d00f      	beq.n	800528c <TIM_Base_SetConfig+0x110>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a1a      	ldr	r2, [pc, #104]	@ (80052d8 <TIM_Base_SetConfig+0x15c>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d00b      	beq.n	800528c <TIM_Base_SetConfig+0x110>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a19      	ldr	r2, [pc, #100]	@ (80052dc <TIM_Base_SetConfig+0x160>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d007      	beq.n	800528c <TIM_Base_SetConfig+0x110>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a18      	ldr	r2, [pc, #96]	@ (80052e0 <TIM_Base_SetConfig+0x164>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d003      	beq.n	800528c <TIM_Base_SetConfig+0x110>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a13      	ldr	r2, [pc, #76]	@ (80052d4 <TIM_Base_SetConfig+0x158>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d103      	bne.n	8005294 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	691a      	ldr	r2, [r3, #16]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	691b      	ldr	r3, [r3, #16]
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d105      	bne.n	80052b2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	691b      	ldr	r3, [r3, #16]
 80052aa:	f023 0201 	bic.w	r2, r3, #1
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	611a      	str	r2, [r3, #16]
  }
}
 80052b2:	bf00      	nop
 80052b4:	3714      	adds	r7, #20
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr
 80052be:	bf00      	nop
 80052c0:	40012c00 	.word	0x40012c00
 80052c4:	40000400 	.word	0x40000400
 80052c8:	40000800 	.word	0x40000800
 80052cc:	40000c00 	.word	0x40000c00
 80052d0:	40013400 	.word	0x40013400
 80052d4:	40015000 	.word	0x40015000
 80052d8:	40014000 	.word	0x40014000
 80052dc:	40014400 	.word	0x40014400
 80052e0:	40014800 	.word	0x40014800

080052e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b087      	sub	sp, #28
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
 80052f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6a1b      	ldr	r3, [r3, #32]
 80052f8:	f023 0201 	bic.w	r2, r3, #1
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005312:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005316:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f023 0303 	bic.w	r3, r3, #3
 800531e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68fa      	ldr	r2, [r7, #12]
 8005326:	4313      	orrs	r3, r2
 8005328:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	f023 0302 	bic.w	r3, r3, #2
 8005330:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	4313      	orrs	r3, r2
 800533a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4a30      	ldr	r2, [pc, #192]	@ (8005400 <TIM_OC1_SetConfig+0x11c>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d013      	beq.n	800536c <TIM_OC1_SetConfig+0x88>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	4a2f      	ldr	r2, [pc, #188]	@ (8005404 <TIM_OC1_SetConfig+0x120>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d00f      	beq.n	800536c <TIM_OC1_SetConfig+0x88>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	4a2e      	ldr	r2, [pc, #184]	@ (8005408 <TIM_OC1_SetConfig+0x124>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d00b      	beq.n	800536c <TIM_OC1_SetConfig+0x88>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	4a2d      	ldr	r2, [pc, #180]	@ (800540c <TIM_OC1_SetConfig+0x128>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d007      	beq.n	800536c <TIM_OC1_SetConfig+0x88>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	4a2c      	ldr	r2, [pc, #176]	@ (8005410 <TIM_OC1_SetConfig+0x12c>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d003      	beq.n	800536c <TIM_OC1_SetConfig+0x88>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a2b      	ldr	r2, [pc, #172]	@ (8005414 <TIM_OC1_SetConfig+0x130>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d10c      	bne.n	8005386 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	f023 0308 	bic.w	r3, r3, #8
 8005372:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	697a      	ldr	r2, [r7, #20]
 800537a:	4313      	orrs	r3, r2
 800537c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	f023 0304 	bic.w	r3, r3, #4
 8005384:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a1d      	ldr	r2, [pc, #116]	@ (8005400 <TIM_OC1_SetConfig+0x11c>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d013      	beq.n	80053b6 <TIM_OC1_SetConfig+0xd2>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a1c      	ldr	r2, [pc, #112]	@ (8005404 <TIM_OC1_SetConfig+0x120>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d00f      	beq.n	80053b6 <TIM_OC1_SetConfig+0xd2>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a1b      	ldr	r2, [pc, #108]	@ (8005408 <TIM_OC1_SetConfig+0x124>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d00b      	beq.n	80053b6 <TIM_OC1_SetConfig+0xd2>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	4a1a      	ldr	r2, [pc, #104]	@ (800540c <TIM_OC1_SetConfig+0x128>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d007      	beq.n	80053b6 <TIM_OC1_SetConfig+0xd2>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a19      	ldr	r2, [pc, #100]	@ (8005410 <TIM_OC1_SetConfig+0x12c>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d003      	beq.n	80053b6 <TIM_OC1_SetConfig+0xd2>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a18      	ldr	r2, [pc, #96]	@ (8005414 <TIM_OC1_SetConfig+0x130>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d111      	bne.n	80053da <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80053c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	695b      	ldr	r3, [r3, #20]
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	4313      	orrs	r3, r2
 80053ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	699b      	ldr	r3, [r3, #24]
 80053d4:	693a      	ldr	r2, [r7, #16]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	693a      	ldr	r2, [r7, #16]
 80053de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	68fa      	ldr	r2, [r7, #12]
 80053e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	685a      	ldr	r2, [r3, #4]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	697a      	ldr	r2, [r7, #20]
 80053f2:	621a      	str	r2, [r3, #32]
}
 80053f4:	bf00      	nop
 80053f6:	371c      	adds	r7, #28
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr
 8005400:	40012c00 	.word	0x40012c00
 8005404:	40013400 	.word	0x40013400
 8005408:	40014000 	.word	0x40014000
 800540c:	40014400 	.word	0x40014400
 8005410:	40014800 	.word	0x40014800
 8005414:	40015000 	.word	0x40015000

08005418 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005418:	b480      	push	{r7}
 800541a:	b087      	sub	sp, #28
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
 8005420:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a1b      	ldr	r3, [r3, #32]
 8005426:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6a1b      	ldr	r3, [r3, #32]
 800542c:	f023 0210 	bic.w	r2, r3, #16
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005446:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800544a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005452:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	021b      	lsls	r3, r3, #8
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	4313      	orrs	r3, r2
 800545e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	f023 0320 	bic.w	r3, r3, #32
 8005466:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	011b      	lsls	r3, r3, #4
 800546e:	697a      	ldr	r2, [r7, #20]
 8005470:	4313      	orrs	r3, r2
 8005472:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a2c      	ldr	r2, [pc, #176]	@ (8005528 <TIM_OC2_SetConfig+0x110>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d007      	beq.n	800548c <TIM_OC2_SetConfig+0x74>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a2b      	ldr	r2, [pc, #172]	@ (800552c <TIM_OC2_SetConfig+0x114>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d003      	beq.n	800548c <TIM_OC2_SetConfig+0x74>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a2a      	ldr	r2, [pc, #168]	@ (8005530 <TIM_OC2_SetConfig+0x118>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d10d      	bne.n	80054a8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005492:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	011b      	lsls	r3, r3, #4
 800549a:	697a      	ldr	r2, [r7, #20]
 800549c:	4313      	orrs	r3, r2
 800549e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	4a1f      	ldr	r2, [pc, #124]	@ (8005528 <TIM_OC2_SetConfig+0x110>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d013      	beq.n	80054d8 <TIM_OC2_SetConfig+0xc0>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	4a1e      	ldr	r2, [pc, #120]	@ (800552c <TIM_OC2_SetConfig+0x114>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d00f      	beq.n	80054d8 <TIM_OC2_SetConfig+0xc0>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a1e      	ldr	r2, [pc, #120]	@ (8005534 <TIM_OC2_SetConfig+0x11c>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d00b      	beq.n	80054d8 <TIM_OC2_SetConfig+0xc0>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	4a1d      	ldr	r2, [pc, #116]	@ (8005538 <TIM_OC2_SetConfig+0x120>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d007      	beq.n	80054d8 <TIM_OC2_SetConfig+0xc0>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	4a1c      	ldr	r2, [pc, #112]	@ (800553c <TIM_OC2_SetConfig+0x124>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d003      	beq.n	80054d8 <TIM_OC2_SetConfig+0xc0>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	4a17      	ldr	r2, [pc, #92]	@ (8005530 <TIM_OC2_SetConfig+0x118>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d113      	bne.n	8005500 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80054de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	695b      	ldr	r3, [r3, #20]
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	693a      	ldr	r2, [r7, #16]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	693a      	ldr	r2, [r7, #16]
 8005504:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	685a      	ldr	r2, [r3, #4]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	697a      	ldr	r2, [r7, #20]
 8005518:	621a      	str	r2, [r3, #32]
}
 800551a:	bf00      	nop
 800551c:	371c      	adds	r7, #28
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	40012c00 	.word	0x40012c00
 800552c:	40013400 	.word	0x40013400
 8005530:	40015000 	.word	0x40015000
 8005534:	40014000 	.word	0x40014000
 8005538:	40014400 	.word	0x40014400
 800553c:	40014800 	.word	0x40014800

08005540 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005540:	b480      	push	{r7}
 8005542:	b087      	sub	sp, #28
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a1b      	ldr	r3, [r3, #32]
 8005554:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	69db      	ldr	r3, [r3, #28]
 8005566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800556e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f023 0303 	bic.w	r3, r3, #3
 800557a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68fa      	ldr	r2, [r7, #12]
 8005582:	4313      	orrs	r3, r2
 8005584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800558c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	021b      	lsls	r3, r3, #8
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	4313      	orrs	r3, r2
 8005598:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a2b      	ldr	r2, [pc, #172]	@ (800564c <TIM_OC3_SetConfig+0x10c>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d007      	beq.n	80055b2 <TIM_OC3_SetConfig+0x72>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4a2a      	ldr	r2, [pc, #168]	@ (8005650 <TIM_OC3_SetConfig+0x110>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d003      	beq.n	80055b2 <TIM_OC3_SetConfig+0x72>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a29      	ldr	r2, [pc, #164]	@ (8005654 <TIM_OC3_SetConfig+0x114>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d10d      	bne.n	80055ce <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80055b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	68db      	ldr	r3, [r3, #12]
 80055be:	021b      	lsls	r3, r3, #8
 80055c0:	697a      	ldr	r2, [r7, #20]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80055cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a1e      	ldr	r2, [pc, #120]	@ (800564c <TIM_OC3_SetConfig+0x10c>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d013      	beq.n	80055fe <TIM_OC3_SetConfig+0xbe>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a1d      	ldr	r2, [pc, #116]	@ (8005650 <TIM_OC3_SetConfig+0x110>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d00f      	beq.n	80055fe <TIM_OC3_SetConfig+0xbe>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a1d      	ldr	r2, [pc, #116]	@ (8005658 <TIM_OC3_SetConfig+0x118>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d00b      	beq.n	80055fe <TIM_OC3_SetConfig+0xbe>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a1c      	ldr	r2, [pc, #112]	@ (800565c <TIM_OC3_SetConfig+0x11c>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d007      	beq.n	80055fe <TIM_OC3_SetConfig+0xbe>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a1b      	ldr	r2, [pc, #108]	@ (8005660 <TIM_OC3_SetConfig+0x120>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d003      	beq.n	80055fe <TIM_OC3_SetConfig+0xbe>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a16      	ldr	r2, [pc, #88]	@ (8005654 <TIM_OC3_SetConfig+0x114>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d113      	bne.n	8005626 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005604:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800560c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	695b      	ldr	r3, [r3, #20]
 8005612:	011b      	lsls	r3, r3, #4
 8005614:	693a      	ldr	r2, [r7, #16]
 8005616:	4313      	orrs	r3, r2
 8005618:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	699b      	ldr	r3, [r3, #24]
 800561e:	011b      	lsls	r3, r3, #4
 8005620:	693a      	ldr	r2, [r7, #16]
 8005622:	4313      	orrs	r3, r2
 8005624:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	693a      	ldr	r2, [r7, #16]
 800562a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	685a      	ldr	r2, [r3, #4]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	621a      	str	r2, [r3, #32]
}
 8005640:	bf00      	nop
 8005642:	371c      	adds	r7, #28
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr
 800564c:	40012c00 	.word	0x40012c00
 8005650:	40013400 	.word	0x40013400
 8005654:	40015000 	.word	0x40015000
 8005658:	40014000 	.word	0x40014000
 800565c:	40014400 	.word	0x40014400
 8005660:	40014800 	.word	0x40014800

08005664 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005664:	b480      	push	{r7}
 8005666:	b087      	sub	sp, #28
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a1b      	ldr	r3, [r3, #32]
 8005672:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a1b      	ldr	r3, [r3, #32]
 8005678:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	69db      	ldr	r3, [r3, #28]
 800568a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005692:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800569e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	021b      	lsls	r3, r3, #8
 80056a6:	68fa      	ldr	r2, [r7, #12]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80056b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	031b      	lsls	r3, r3, #12
 80056ba:	697a      	ldr	r2, [r7, #20]
 80056bc:	4313      	orrs	r3, r2
 80056be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4a2c      	ldr	r2, [pc, #176]	@ (8005774 <TIM_OC4_SetConfig+0x110>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d007      	beq.n	80056d8 <TIM_OC4_SetConfig+0x74>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	4a2b      	ldr	r2, [pc, #172]	@ (8005778 <TIM_OC4_SetConfig+0x114>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d003      	beq.n	80056d8 <TIM_OC4_SetConfig+0x74>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4a2a      	ldr	r2, [pc, #168]	@ (800577c <TIM_OC4_SetConfig+0x118>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d10d      	bne.n	80056f4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80056de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	031b      	lsls	r3, r3, #12
 80056e6:	697a      	ldr	r2, [r7, #20]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80056f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	4a1f      	ldr	r2, [pc, #124]	@ (8005774 <TIM_OC4_SetConfig+0x110>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d013      	beq.n	8005724 <TIM_OC4_SetConfig+0xc0>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4a1e      	ldr	r2, [pc, #120]	@ (8005778 <TIM_OC4_SetConfig+0x114>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d00f      	beq.n	8005724 <TIM_OC4_SetConfig+0xc0>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	4a1e      	ldr	r2, [pc, #120]	@ (8005780 <TIM_OC4_SetConfig+0x11c>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d00b      	beq.n	8005724 <TIM_OC4_SetConfig+0xc0>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a1d      	ldr	r2, [pc, #116]	@ (8005784 <TIM_OC4_SetConfig+0x120>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d007      	beq.n	8005724 <TIM_OC4_SetConfig+0xc0>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a1c      	ldr	r2, [pc, #112]	@ (8005788 <TIM_OC4_SetConfig+0x124>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d003      	beq.n	8005724 <TIM_OC4_SetConfig+0xc0>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a17      	ldr	r2, [pc, #92]	@ (800577c <TIM_OC4_SetConfig+0x118>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d113      	bne.n	800574c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800572a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005732:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	695b      	ldr	r3, [r3, #20]
 8005738:	019b      	lsls	r3, r3, #6
 800573a:	693a      	ldr	r2, [r7, #16]
 800573c:	4313      	orrs	r3, r2
 800573e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	019b      	lsls	r3, r3, #6
 8005746:	693a      	ldr	r2, [r7, #16]
 8005748:	4313      	orrs	r3, r2
 800574a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	693a      	ldr	r2, [r7, #16]
 8005750:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	685a      	ldr	r2, [r3, #4]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	697a      	ldr	r2, [r7, #20]
 8005764:	621a      	str	r2, [r3, #32]
}
 8005766:	bf00      	nop
 8005768:	371c      	adds	r7, #28
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	40012c00 	.word	0x40012c00
 8005778:	40013400 	.word	0x40013400
 800577c:	40015000 	.word	0x40015000
 8005780:	40014000 	.word	0x40014000
 8005784:	40014400 	.word	0x40014400
 8005788:	40014800 	.word	0x40014800

0800578c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800578c:	b480      	push	{r7}
 800578e:	b087      	sub	sp, #28
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a1b      	ldr	r3, [r3, #32]
 800579a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6a1b      	ldr	r3, [r3, #32]
 80057a0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80057d0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	041b      	lsls	r3, r3, #16
 80057d8:	693a      	ldr	r2, [r7, #16]
 80057da:	4313      	orrs	r3, r2
 80057dc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	4a19      	ldr	r2, [pc, #100]	@ (8005848 <TIM_OC5_SetConfig+0xbc>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d013      	beq.n	800580e <TIM_OC5_SetConfig+0x82>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a18      	ldr	r2, [pc, #96]	@ (800584c <TIM_OC5_SetConfig+0xc0>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d00f      	beq.n	800580e <TIM_OC5_SetConfig+0x82>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4a17      	ldr	r2, [pc, #92]	@ (8005850 <TIM_OC5_SetConfig+0xc4>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d00b      	beq.n	800580e <TIM_OC5_SetConfig+0x82>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a16      	ldr	r2, [pc, #88]	@ (8005854 <TIM_OC5_SetConfig+0xc8>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d007      	beq.n	800580e <TIM_OC5_SetConfig+0x82>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a15      	ldr	r2, [pc, #84]	@ (8005858 <TIM_OC5_SetConfig+0xcc>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d003      	beq.n	800580e <TIM_OC5_SetConfig+0x82>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a14      	ldr	r2, [pc, #80]	@ (800585c <TIM_OC5_SetConfig+0xd0>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d109      	bne.n	8005822 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005814:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	695b      	ldr	r3, [r3, #20]
 800581a:	021b      	lsls	r3, r3, #8
 800581c:	697a      	ldr	r2, [r7, #20]
 800581e:	4313      	orrs	r3, r2
 8005820:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	697a      	ldr	r2, [r7, #20]
 8005826:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	68fa      	ldr	r2, [r7, #12]
 800582c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	685a      	ldr	r2, [r3, #4]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	693a      	ldr	r2, [r7, #16]
 800583a:	621a      	str	r2, [r3, #32]
}
 800583c:	bf00      	nop
 800583e:	371c      	adds	r7, #28
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr
 8005848:	40012c00 	.word	0x40012c00
 800584c:	40013400 	.word	0x40013400
 8005850:	40014000 	.word	0x40014000
 8005854:	40014400 	.word	0x40014400
 8005858:	40014800 	.word	0x40014800
 800585c:	40015000 	.word	0x40015000

08005860 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005860:	b480      	push	{r7}
 8005862:	b087      	sub	sp, #28
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a1b      	ldr	r3, [r3, #32]
 800586e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6a1b      	ldr	r3, [r3, #32]
 8005874:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800588e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005892:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	021b      	lsls	r3, r3, #8
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	4313      	orrs	r3, r2
 800589e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80058a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	051b      	lsls	r3, r3, #20
 80058ae:	693a      	ldr	r2, [r7, #16]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	4a1a      	ldr	r2, [pc, #104]	@ (8005920 <TIM_OC6_SetConfig+0xc0>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d013      	beq.n	80058e4 <TIM_OC6_SetConfig+0x84>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	4a19      	ldr	r2, [pc, #100]	@ (8005924 <TIM_OC6_SetConfig+0xc4>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d00f      	beq.n	80058e4 <TIM_OC6_SetConfig+0x84>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4a18      	ldr	r2, [pc, #96]	@ (8005928 <TIM_OC6_SetConfig+0xc8>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d00b      	beq.n	80058e4 <TIM_OC6_SetConfig+0x84>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a17      	ldr	r2, [pc, #92]	@ (800592c <TIM_OC6_SetConfig+0xcc>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d007      	beq.n	80058e4 <TIM_OC6_SetConfig+0x84>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a16      	ldr	r2, [pc, #88]	@ (8005930 <TIM_OC6_SetConfig+0xd0>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d003      	beq.n	80058e4 <TIM_OC6_SetConfig+0x84>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a15      	ldr	r2, [pc, #84]	@ (8005934 <TIM_OC6_SetConfig+0xd4>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d109      	bne.n	80058f8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058ea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	695b      	ldr	r3, [r3, #20]
 80058f0:	029b      	lsls	r3, r3, #10
 80058f2:	697a      	ldr	r2, [r7, #20]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	68fa      	ldr	r2, [r7, #12]
 8005902:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	685a      	ldr	r2, [r3, #4]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	693a      	ldr	r2, [r7, #16]
 8005910:	621a      	str	r2, [r3, #32]
}
 8005912:	bf00      	nop
 8005914:	371c      	adds	r7, #28
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	40012c00 	.word	0x40012c00
 8005924:	40013400 	.word	0x40013400
 8005928:	40014000 	.word	0x40014000
 800592c:	40014400 	.word	0x40014400
 8005930:	40014800 	.word	0x40014800
 8005934:	40015000 	.word	0x40015000

08005938 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b086      	sub	sp, #24
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005942:	2300      	movs	r3, #0
 8005944:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005954:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005958:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	693a      	ldr	r2, [r7, #16]
 8005960:	4313      	orrs	r3, r2
 8005962:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800596a:	f023 0307 	bic.w	r3, r3, #7
 800596e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	4313      	orrs	r3, r2
 8005978:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	693a      	ldr	r2, [r7, #16]
 8005980:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	4a56      	ldr	r2, [pc, #344]	@ (8005ae0 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8005988:	4293      	cmp	r3, r2
 800598a:	f000 80a2 	beq.w	8005ad2 <TIM_SlaveTimer_SetConfig+0x19a>
 800598e:	4a54      	ldr	r2, [pc, #336]	@ (8005ae0 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8005990:	4293      	cmp	r3, r2
 8005992:	f200 809b 	bhi.w	8005acc <TIM_SlaveTimer_SetConfig+0x194>
 8005996:	4a53      	ldr	r2, [pc, #332]	@ (8005ae4 <TIM_SlaveTimer_SetConfig+0x1ac>)
 8005998:	4293      	cmp	r3, r2
 800599a:	f000 809a 	beq.w	8005ad2 <TIM_SlaveTimer_SetConfig+0x19a>
 800599e:	4a51      	ldr	r2, [pc, #324]	@ (8005ae4 <TIM_SlaveTimer_SetConfig+0x1ac>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	f200 8093 	bhi.w	8005acc <TIM_SlaveTimer_SetConfig+0x194>
 80059a6:	4a50      	ldr	r2, [pc, #320]	@ (8005ae8 <TIM_SlaveTimer_SetConfig+0x1b0>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	f000 8092 	beq.w	8005ad2 <TIM_SlaveTimer_SetConfig+0x19a>
 80059ae:	4a4e      	ldr	r2, [pc, #312]	@ (8005ae8 <TIM_SlaveTimer_SetConfig+0x1b0>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	f200 808b 	bhi.w	8005acc <TIM_SlaveTimer_SetConfig+0x194>
 80059b6:	4a4d      	ldr	r2, [pc, #308]	@ (8005aec <TIM_SlaveTimer_SetConfig+0x1b4>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	f000 808a 	beq.w	8005ad2 <TIM_SlaveTimer_SetConfig+0x19a>
 80059be:	4a4b      	ldr	r2, [pc, #300]	@ (8005aec <TIM_SlaveTimer_SetConfig+0x1b4>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	f200 8083 	bhi.w	8005acc <TIM_SlaveTimer_SetConfig+0x194>
 80059c6:	4a4a      	ldr	r2, [pc, #296]	@ (8005af0 <TIM_SlaveTimer_SetConfig+0x1b8>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	f000 8082 	beq.w	8005ad2 <TIM_SlaveTimer_SetConfig+0x19a>
 80059ce:	4a48      	ldr	r2, [pc, #288]	@ (8005af0 <TIM_SlaveTimer_SetConfig+0x1b8>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d87b      	bhi.n	8005acc <TIM_SlaveTimer_SetConfig+0x194>
 80059d4:	4a47      	ldr	r2, [pc, #284]	@ (8005af4 <TIM_SlaveTimer_SetConfig+0x1bc>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d07b      	beq.n	8005ad2 <TIM_SlaveTimer_SetConfig+0x19a>
 80059da:	4a46      	ldr	r2, [pc, #280]	@ (8005af4 <TIM_SlaveTimer_SetConfig+0x1bc>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d875      	bhi.n	8005acc <TIM_SlaveTimer_SetConfig+0x194>
 80059e0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80059e4:	d075      	beq.n	8005ad2 <TIM_SlaveTimer_SetConfig+0x19a>
 80059e6:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80059ea:	d86f      	bhi.n	8005acc <TIM_SlaveTimer_SetConfig+0x194>
 80059ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059f0:	d06f      	beq.n	8005ad2 <TIM_SlaveTimer_SetConfig+0x19a>
 80059f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059f6:	d869      	bhi.n	8005acc <TIM_SlaveTimer_SetConfig+0x194>
 80059f8:	2b70      	cmp	r3, #112	@ 0x70
 80059fa:	d01a      	beq.n	8005a32 <TIM_SlaveTimer_SetConfig+0xfa>
 80059fc:	2b70      	cmp	r3, #112	@ 0x70
 80059fe:	d865      	bhi.n	8005acc <TIM_SlaveTimer_SetConfig+0x194>
 8005a00:	2b60      	cmp	r3, #96	@ 0x60
 8005a02:	d059      	beq.n	8005ab8 <TIM_SlaveTimer_SetConfig+0x180>
 8005a04:	2b60      	cmp	r3, #96	@ 0x60
 8005a06:	d861      	bhi.n	8005acc <TIM_SlaveTimer_SetConfig+0x194>
 8005a08:	2b50      	cmp	r3, #80	@ 0x50
 8005a0a:	d04b      	beq.n	8005aa4 <TIM_SlaveTimer_SetConfig+0x16c>
 8005a0c:	2b50      	cmp	r3, #80	@ 0x50
 8005a0e:	d85d      	bhi.n	8005acc <TIM_SlaveTimer_SetConfig+0x194>
 8005a10:	2b40      	cmp	r3, #64	@ 0x40
 8005a12:	d019      	beq.n	8005a48 <TIM_SlaveTimer_SetConfig+0x110>
 8005a14:	2b40      	cmp	r3, #64	@ 0x40
 8005a16:	d859      	bhi.n	8005acc <TIM_SlaveTimer_SetConfig+0x194>
 8005a18:	2b30      	cmp	r3, #48	@ 0x30
 8005a1a:	d05a      	beq.n	8005ad2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005a1c:	2b30      	cmp	r3, #48	@ 0x30
 8005a1e:	d855      	bhi.n	8005acc <TIM_SlaveTimer_SetConfig+0x194>
 8005a20:	2b20      	cmp	r3, #32
 8005a22:	d056      	beq.n	8005ad2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005a24:	2b20      	cmp	r3, #32
 8005a26:	d851      	bhi.n	8005acc <TIM_SlaveTimer_SetConfig+0x194>
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d052      	beq.n	8005ad2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005a2c:	2b10      	cmp	r3, #16
 8005a2e:	d050      	beq.n	8005ad2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005a30:	e04c      	b.n	8005acc <TIM_SlaveTimer_SetConfig+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005a42:	f000 f8d5 	bl	8005bf0 <TIM_ETR_SetConfig>
      break;
 8005a46:	e045      	b.n	8005ad4 <TIM_SlaveTimer_SetConfig+0x19c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2b05      	cmp	r3, #5
 8005a4e:	d004      	beq.n	8005a5a <TIM_SlaveTimer_SetConfig+0x122>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8005a54:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 8005a58:	d101      	bne.n	8005a5e <TIM_SlaveTimer_SetConfig+0x126>
      {
        return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e03b      	b.n	8005ad6 <TIM_SlaveTimer_SetConfig+0x19e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	6a1b      	ldr	r3, [r3, #32]
 8005a64:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	6a1a      	ldr	r2, [r3, #32]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f022 0201 	bic.w	r2, r2, #1
 8005a74:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	699b      	ldr	r3, [r3, #24]
 8005a7c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a84:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	011b      	lsls	r3, r3, #4
 8005a8c:	68ba      	ldr	r2, [r7, #8]
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	68ba      	ldr	r2, [r7, #8]
 8005a98:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	621a      	str	r2, [r3, #32]
      break;
 8005aa2:	e017      	b.n	8005ad4 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	f000 f821 	bl	8005af8 <TIM_TI1_ConfigInputStage>
      break;
 8005ab6:	e00d      	b.n	8005ad4 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	f000 f846 	bl	8005b56 <TIM_TI2_ConfigInputStage>
      break;
 8005aca:	e003      	b.n	8005ad4 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	75fb      	strb	r3, [r7, #23]
      break;
 8005ad0:	e000      	b.n	8005ad4 <TIM_SlaveTimer_SetConfig+0x19c>
      break;
 8005ad2:	bf00      	nop
  }

  return status;
 8005ad4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3718      	adds	r7, #24
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	00100070 	.word	0x00100070
 8005ae4:	00100060 	.word	0x00100060
 8005ae8:	00100050 	.word	0x00100050
 8005aec:	00100040 	.word	0x00100040
 8005af0:	00100030 	.word	0x00100030
 8005af4:	00100020 	.word	0x00100020

08005af8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b087      	sub	sp, #28
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	60f8      	str	r0, [r7, #12]
 8005b00:	60b9      	str	r1, [r7, #8]
 8005b02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6a1b      	ldr	r3, [r3, #32]
 8005b08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	f023 0201 	bic.w	r2, r3, #1
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	699b      	ldr	r3, [r3, #24]
 8005b1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	011b      	lsls	r3, r3, #4
 8005b28:	693a      	ldr	r2, [r7, #16]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	f023 030a 	bic.w	r3, r3, #10
 8005b34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b36:	697a      	ldr	r2, [r7, #20]
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	693a      	ldr	r2, [r7, #16]
 8005b42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	621a      	str	r2, [r3, #32]
}
 8005b4a:	bf00      	nop
 8005b4c:	371c      	adds	r7, #28
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b54:	4770      	bx	lr

08005b56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b56:	b480      	push	{r7}
 8005b58:	b087      	sub	sp, #28
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	60f8      	str	r0, [r7, #12]
 8005b5e:	60b9      	str	r1, [r7, #8]
 8005b60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	6a1b      	ldr	r3, [r3, #32]
 8005b66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6a1b      	ldr	r3, [r3, #32]
 8005b6c:	f023 0210 	bic.w	r2, r3, #16
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	699b      	ldr	r3, [r3, #24]
 8005b78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	031b      	lsls	r3, r3, #12
 8005b86:	693a      	ldr	r2, [r7, #16]
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005b92:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	011b      	lsls	r3, r3, #4
 8005b98:	697a      	ldr	r2, [r7, #20]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	693a      	ldr	r2, [r7, #16]
 8005ba2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	697a      	ldr	r2, [r7, #20]
 8005ba8:	621a      	str	r2, [r3, #32]
}
 8005baa:	bf00      	nop
 8005bac:	371c      	adds	r7, #28
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr

08005bb6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005bb6:	b480      	push	{r7}
 8005bb8:	b085      	sub	sp, #20
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	6078      	str	r0, [r7, #4]
 8005bbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005bcc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bd0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005bd2:	683a      	ldr	r2, [r7, #0]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	f043 0307 	orr.w	r3, r3, #7
 8005bdc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	609a      	str	r2, [r3, #8]
}
 8005be4:	bf00      	nop
 8005be6:	3714      	adds	r7, #20
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr

08005bf0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b087      	sub	sp, #28
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	607a      	str	r2, [r7, #4]
 8005bfc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	021a      	lsls	r2, r3, #8
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	431a      	orrs	r2, r3
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	697a      	ldr	r2, [r7, #20]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	609a      	str	r2, [r3, #8]
}
 8005c24:	bf00      	nop
 8005c26:	371c      	adds	r7, #28
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr

08005c30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b087      	sub	sp, #28
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	60f8      	str	r0, [r7, #12]
 8005c38:	60b9      	str	r1, [r7, #8]
 8005c3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	f003 031f 	and.w	r3, r3, #31
 8005c42:	2201      	movs	r2, #1
 8005c44:	fa02 f303 	lsl.w	r3, r2, r3
 8005c48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6a1a      	ldr	r2, [r3, #32]
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	43db      	mvns	r3, r3
 8005c52:	401a      	ands	r2, r3
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6a1a      	ldr	r2, [r3, #32]
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	f003 031f 	and.w	r3, r3, #31
 8005c62:	6879      	ldr	r1, [r7, #4]
 8005c64:	fa01 f303 	lsl.w	r3, r1, r3
 8005c68:	431a      	orrs	r2, r3
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	621a      	str	r2, [r3, #32]
}
 8005c6e:	bf00      	nop
 8005c70:	371c      	adds	r7, #28
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
	...

08005c7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b085      	sub	sp, #20
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
 8005c84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d101      	bne.n	8005c94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c90:	2302      	movs	r3, #2
 8005c92:	e074      	b.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2201      	movs	r2, #1
 8005c98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2202      	movs	r2, #2
 8005ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a34      	ldr	r2, [pc, #208]	@ (8005d8c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d009      	beq.n	8005cd2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a33      	ldr	r2, [pc, #204]	@ (8005d90 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d004      	beq.n	8005cd2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a31      	ldr	r2, [pc, #196]	@ (8005d94 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d108      	bne.n	8005ce4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005cd8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005cea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	68fa      	ldr	r2, [r7, #12]
 8005d00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a21      	ldr	r2, [pc, #132]	@ (8005d8c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d022      	beq.n	8005d52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d14:	d01d      	beq.n	8005d52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a1f      	ldr	r2, [pc, #124]	@ (8005d98 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d018      	beq.n	8005d52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a1d      	ldr	r2, [pc, #116]	@ (8005d9c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d013      	beq.n	8005d52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a1c      	ldr	r2, [pc, #112]	@ (8005da0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d00e      	beq.n	8005d52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a15      	ldr	r2, [pc, #84]	@ (8005d90 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d009      	beq.n	8005d52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a18      	ldr	r2, [pc, #96]	@ (8005da4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d004      	beq.n	8005d52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a11      	ldr	r2, [pc, #68]	@ (8005d94 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d10c      	bne.n	8005d6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	68ba      	ldr	r2, [r7, #8]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	68ba      	ldr	r2, [r7, #8]
 8005d6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2200      	movs	r2, #0
 8005d78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3714      	adds	r7, #20
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr
 8005d8a:	bf00      	nop
 8005d8c:	40012c00 	.word	0x40012c00
 8005d90:	40013400 	.word	0x40013400
 8005d94:	40015000 	.word	0x40015000
 8005d98:	40000400 	.word	0x40000400
 8005d9c:	40000800 	.word	0x40000800
 8005da0:	40000c00 	.word	0x40000c00
 8005da4:	40014000 	.word	0x40014000

08005da8 <memset>:
 8005da8:	4402      	add	r2, r0
 8005daa:	4603      	mov	r3, r0
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d100      	bne.n	8005db2 <memset+0xa>
 8005db0:	4770      	bx	lr
 8005db2:	f803 1b01 	strb.w	r1, [r3], #1
 8005db6:	e7f9      	b.n	8005dac <memset+0x4>

08005db8 <__libc_init_array>:
 8005db8:	b570      	push	{r4, r5, r6, lr}
 8005dba:	4d0d      	ldr	r5, [pc, #52]	@ (8005df0 <__libc_init_array+0x38>)
 8005dbc:	4c0d      	ldr	r4, [pc, #52]	@ (8005df4 <__libc_init_array+0x3c>)
 8005dbe:	1b64      	subs	r4, r4, r5
 8005dc0:	10a4      	asrs	r4, r4, #2
 8005dc2:	2600      	movs	r6, #0
 8005dc4:	42a6      	cmp	r6, r4
 8005dc6:	d109      	bne.n	8005ddc <__libc_init_array+0x24>
 8005dc8:	4d0b      	ldr	r5, [pc, #44]	@ (8005df8 <__libc_init_array+0x40>)
 8005dca:	4c0c      	ldr	r4, [pc, #48]	@ (8005dfc <__libc_init_array+0x44>)
 8005dcc:	f000 f818 	bl	8005e00 <_init>
 8005dd0:	1b64      	subs	r4, r4, r5
 8005dd2:	10a4      	asrs	r4, r4, #2
 8005dd4:	2600      	movs	r6, #0
 8005dd6:	42a6      	cmp	r6, r4
 8005dd8:	d105      	bne.n	8005de6 <__libc_init_array+0x2e>
 8005dda:	bd70      	pop	{r4, r5, r6, pc}
 8005ddc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005de0:	4798      	blx	r3
 8005de2:	3601      	adds	r6, #1
 8005de4:	e7ee      	b.n	8005dc4 <__libc_init_array+0xc>
 8005de6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dea:	4798      	blx	r3
 8005dec:	3601      	adds	r6, #1
 8005dee:	e7f2      	b.n	8005dd6 <__libc_init_array+0x1e>
 8005df0:	08006740 	.word	0x08006740
 8005df4:	08006740 	.word	0x08006740
 8005df8:	08006740 	.word	0x08006740
 8005dfc:	08006744 	.word	0x08006744

08005e00 <_init>:
 8005e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e02:	bf00      	nop
 8005e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e06:	bc08      	pop	{r3}
 8005e08:	469e      	mov	lr, r3
 8005e0a:	4770      	bx	lr

08005e0c <_fini>:
 8005e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e0e:	bf00      	nop
 8005e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e12:	bc08      	pop	{r3}
 8005e14:	469e      	mov	lr, r3
 8005e16:	4770      	bx	lr
