// Seed: 4101020145
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  not primCall (id_2, id_3);
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_3
  );
endmodule
module module_1 ();
  specify
    (id_1 => id_2) = (id_1 == 1  : id_2  : 1, 1 << 'b0 - 1  : 1  : id_2 < "");
    specparam id_3 = id_3;
  endspecify
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7 = (1);
  wire id_8;
endmodule
