Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d3eea531d3b94b81a6d0ef38bddc3e65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_part4_8bit_test_behav xil_defaultlib.lab2_part4_8bit_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=8)
Compiling module xil_defaultlib.addsub(N=8)
Compiling module xil_defaultlib.shifter(N=8)
Compiling module xil_defaultlib.logical(N=8)
Compiling module xil_defaultlib.comparator(N=8)
Compiling module xil_defaultlib.ALU(N=8)
Compiling module xil_defaultlib.lab2_part4_8bit_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_part4_8bit_test_behav
