

Implementation tool: Xilinx Vivado v.2023.1
Project:             hls_component
Solution:            hls
Device target:       xcvc1902-vsva2197-2MP-e-S
Report date:         Wed May 29 22:26:40 CEST 2024

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           2264
FF:            2666
DSP:              1
BRAM:             2
URAM:             0
LATCH:            0
SRL:            504
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.663
CP achieved post-implementation: 4.064
Timing met
