///Register `C2IMR1` reader
pub type R = crate::R<C2IMR1rs>;
///Register `C2IMR1` writer
pub type W = crate::W<C2IMR1rs>;
///Field `RTCSTAMPTAMPLSECSSIM` reader - RTCSTAMPTAMPLSECSSIM
pub type RTCSTAMPTAMPLSECSSIM_R = crate::BitReader;
///Field `RTCSTAMPTAMPLSECSSIM` writer - RTCSTAMPTAMPLSECSSIM
pub type RTCSTAMPTAMPLSECSSIM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RTCALARMIM` reader - RTCALARMIM
pub type RTCALARMIM_R = crate::BitReader;
///Field `RTCALARMIM` writer - RTCALARMIM
pub type RTCALARMIM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RTCSSRUIM` reader - RTCSSRUIM
pub type RTCSSRUIM_R = crate::BitReader;
///Field `RTCSSRUIM` writer - RTCSSRUIM
pub type RTCSSRUIM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RTCWKUPIM` reader - RTCWKUPIM
pub type RTCWKUPIM_R = crate::BitReader;
///Field `RTCWKUPIM` writer - RTCWKUPIM
pub type RTCWKUPIM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RCCIM` reader - RCCIM
pub type RCCIM_R = crate::BitReader;
///Field `RCCIM` writer - RCCIM
pub type RCCIM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FLASHIM` reader - FLASHIM
pub type FLASHIM_R = crate::BitReader;
///Field `FLASHIM` writer - FLASHIM
pub type FLASHIM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PKAIM` reader - PKAIM
pub type PKAIM_R = crate::BitReader;
///Field `PKAIM` writer - PKAIM
pub type PKAIM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AESIM` reader - AESIM
pub type AESIM_R = crate::BitReader;
///Field `AESIM` writer - AESIM
pub type AESIM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `COMPIM` reader - COMPIM
pub type COMPIM_R = crate::BitReader;
///Field `COMPIM` writer - COMPIM
pub type COMPIM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADCIM` reader - ADCIM
pub type ADCIM_R = crate::BitReader;
///Field `ADCIM` writer - ADCIM
pub type ADCIM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DACIM` reader - DACIM
pub type DACIM_R = crate::BitReader;
///Field `DACIM` writer - DACIM
pub type DACIM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI0IM` reader - EXTI0IM
pub type EXTI0IM_R = crate::BitReader;
///Field `EXTI0IM` writer - EXTI0IM
pub type EXTI0IM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI1IM` reader - EXTI1IM
pub type EXTI1IM_R = crate::BitReader;
///Field `EXTI1IM` writer - EXTI1IM
pub type EXTI1IM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI2IM` reader - EXTI2IM
pub type EXTI2IM_R = crate::BitReader;
///Field `EXTI2IM` writer - EXTI2IM
pub type EXTI2IM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI3IM` reader - EXTI3IM
pub type EXTI3IM_R = crate::BitReader;
///Field `EXTI3IM` writer - EXTI3IM
pub type EXTI3IM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI4IM` reader - EXTI4IM
pub type EXTI4IM_R = crate::BitReader;
///Field `EXTI4IM` writer - EXTI4IM
pub type EXTI4IM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI5IM` reader - EXTI5IM
pub type EXTI5IM_R = crate::BitReader;
///Field `EXTI5IM` writer - EXTI5IM
pub type EXTI5IM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI6IM` reader - EXTI6IM
pub type EXTI6IM_R = crate::BitReader;
///Field `EXTI6IM` writer - EXTI6IM
pub type EXTI6IM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI7IM` reader - EXTI7IM
pub type EXTI7IM_R = crate::BitReader;
///Field `EXTI7IM` writer - EXTI7IM
pub type EXTI7IM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI8IM` reader - EXTI8IM
pub type EXTI8IM_R = crate::BitReader;
///Field `EXTI8IM` writer - EXTI8IM
pub type EXTI8IM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI9IM` reader - EXTI9IM
pub type EXTI9IM_R = crate::BitReader;
///Field `EXTI9IM` writer - EXTI9IM
pub type EXTI9IM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI10IM` reader - EXTI10IM
pub type EXTI10IM_R = crate::BitReader;
///Field `EXTI10IM` writer - EXTI10IM
pub type EXTI10IM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI11IM` reader - EXTI11IM
pub type EXTI11IM_R = crate::BitReader;
///Field `EXTI11IM` writer - EXTI11IM
pub type EXTI11IM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI12IM` reader - EXTI12IM
pub type EXTI12IM_R = crate::BitReader;
///Field `EXTI12IM` writer - EXTI12IM
pub type EXTI12IM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI13IM` reader - EXTI13IM
pub type EXTI13IM_R = crate::BitReader;
///Field `EXTI13IM` writer - EXTI13IM
pub type EXTI13IM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI14IM` reader - EXTI14IM
pub type EXTI14IM_R = crate::BitReader;
///Field `EXTI14IM` writer - EXTI14IM
pub type EXTI14IM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTI15IM` reader - EXTI15IM
pub type EXTI15IM_R = crate::BitReader;
///Field `EXTI15IM` writer - EXTI15IM
pub type EXTI15IM_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - RTCSTAMPTAMPLSECSSIM
    #[inline(always)]
    pub fn rtcstamptamplsecssim(&self) -> RTCSTAMPTAMPLSECSSIM_R {
        RTCSTAMPTAMPLSECSSIM_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - RTCALARMIM
    #[inline(always)]
    pub fn rtcalarmim(&self) -> RTCALARMIM_R {
        RTCALARMIM_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - RTCSSRUIM
    #[inline(always)]
    pub fn rtcssruim(&self) -> RTCSSRUIM_R {
        RTCSSRUIM_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - RTCWKUPIM
    #[inline(always)]
    pub fn rtcwkupim(&self) -> RTCWKUPIM_R {
        RTCWKUPIM_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 5 - RCCIM
    #[inline(always)]
    pub fn rccim(&self) -> RCCIM_R {
        RCCIM_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - FLASHIM
    #[inline(always)]
    pub fn flashim(&self) -> FLASHIM_R {
        FLASHIM_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 8 - PKAIM
    #[inline(always)]
    pub fn pkaim(&self) -> PKAIM_R {
        PKAIM_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 10 - AESIM
    #[inline(always)]
    pub fn aesim(&self) -> AESIM_R {
        AESIM_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - COMPIM
    #[inline(always)]
    pub fn compim(&self) -> COMPIM_R {
        COMPIM_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - ADCIM
    #[inline(always)]
    pub fn adcim(&self) -> ADCIM_R {
        ADCIM_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - DACIM
    #[inline(always)]
    pub fn dacim(&self) -> DACIM_R {
        DACIM_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 16 - EXTI0IM
    #[inline(always)]
    pub fn exti0im(&self) -> EXTI0IM_R {
        EXTI0IM_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - EXTI1IM
    #[inline(always)]
    pub fn exti1im(&self) -> EXTI1IM_R {
        EXTI1IM_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - EXTI2IM
    #[inline(always)]
    pub fn exti2im(&self) -> EXTI2IM_R {
        EXTI2IM_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - EXTI3IM
    #[inline(always)]
    pub fn exti3im(&self) -> EXTI3IM_R {
        EXTI3IM_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - EXTI4IM
    #[inline(always)]
    pub fn exti4im(&self) -> EXTI4IM_R {
        EXTI4IM_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - EXTI5IM
    #[inline(always)]
    pub fn exti5im(&self) -> EXTI5IM_R {
        EXTI5IM_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - EXTI6IM
    #[inline(always)]
    pub fn exti6im(&self) -> EXTI6IM_R {
        EXTI6IM_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - EXTI7IM
    #[inline(always)]
    pub fn exti7im(&self) -> EXTI7IM_R {
        EXTI7IM_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - EXTI8IM
    #[inline(always)]
    pub fn exti8im(&self) -> EXTI8IM_R {
        EXTI8IM_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - EXTI9IM
    #[inline(always)]
    pub fn exti9im(&self) -> EXTI9IM_R {
        EXTI9IM_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - EXTI10IM
    #[inline(always)]
    pub fn exti10im(&self) -> EXTI10IM_R {
        EXTI10IM_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - EXTI11IM
    #[inline(always)]
    pub fn exti11im(&self) -> EXTI11IM_R {
        EXTI11IM_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - EXTI12IM
    #[inline(always)]
    pub fn exti12im(&self) -> EXTI12IM_R {
        EXTI12IM_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - EXTI13IM
    #[inline(always)]
    pub fn exti13im(&self) -> EXTI13IM_R {
        EXTI13IM_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - EXTI14IM
    #[inline(always)]
    pub fn exti14im(&self) -> EXTI14IM_R {
        EXTI14IM_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - EXTI15IM
    #[inline(always)]
    pub fn exti15im(&self) -> EXTI15IM_R {
        EXTI15IM_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("C2IMR1")
            .field("rtcstamptamplsecssim", &self.rtcstamptamplsecssim())
            .field("rtcalarmim", &self.rtcalarmim())
            .field("rtcssruim", &self.rtcssruim())
            .field("rtcwkupim", &self.rtcwkupim())
            .field("rccim", &self.rccim())
            .field("flashim", &self.flashim())
            .field("pkaim", &self.pkaim())
            .field("aesim", &self.aesim())
            .field("compim", &self.compim())
            .field("adcim", &self.adcim())
            .field("dacim", &self.dacim())
            .field("exti0im", &self.exti0im())
            .field("exti1im", &self.exti1im())
            .field("exti2im", &self.exti2im())
            .field("exti3im", &self.exti3im())
            .field("exti4im", &self.exti4im())
            .field("exti5im", &self.exti5im())
            .field("exti6im", &self.exti6im())
            .field("exti7im", &self.exti7im())
            .field("exti8im", &self.exti8im())
            .field("exti9im", &self.exti9im())
            .field("exti10im", &self.exti10im())
            .field("exti11im", &self.exti11im())
            .field("exti12im", &self.exti12im())
            .field("exti13im", &self.exti13im())
            .field("exti14im", &self.exti14im())
            .field("exti15im", &self.exti15im())
            .finish()
    }
}
impl W {
    ///Bit 0 - RTCSTAMPTAMPLSECSSIM
    #[inline(always)]
    pub fn rtcstamptamplsecssim(&mut self) -> RTCSTAMPTAMPLSECSSIM_W<'_, C2IMR1rs> {
        RTCSTAMPTAMPLSECSSIM_W::new(self, 0)
    }
    ///Bit 1 - RTCALARMIM
    #[inline(always)]
    pub fn rtcalarmim(&mut self) -> RTCALARMIM_W<'_, C2IMR1rs> {
        RTCALARMIM_W::new(self, 1)
    }
    ///Bit 2 - RTCSSRUIM
    #[inline(always)]
    pub fn rtcssruim(&mut self) -> RTCSSRUIM_W<'_, C2IMR1rs> {
        RTCSSRUIM_W::new(self, 2)
    }
    ///Bit 3 - RTCWKUPIM
    #[inline(always)]
    pub fn rtcwkupim(&mut self) -> RTCWKUPIM_W<'_, C2IMR1rs> {
        RTCWKUPIM_W::new(self, 3)
    }
    ///Bit 5 - RCCIM
    #[inline(always)]
    pub fn rccim(&mut self) -> RCCIM_W<'_, C2IMR1rs> {
        RCCIM_W::new(self, 5)
    }
    ///Bit 6 - FLASHIM
    #[inline(always)]
    pub fn flashim(&mut self) -> FLASHIM_W<'_, C2IMR1rs> {
        FLASHIM_W::new(self, 6)
    }
    ///Bit 8 - PKAIM
    #[inline(always)]
    pub fn pkaim(&mut self) -> PKAIM_W<'_, C2IMR1rs> {
        PKAIM_W::new(self, 8)
    }
    ///Bit 10 - AESIM
    #[inline(always)]
    pub fn aesim(&mut self) -> AESIM_W<'_, C2IMR1rs> {
        AESIM_W::new(self, 10)
    }
    ///Bit 11 - COMPIM
    #[inline(always)]
    pub fn compim(&mut self) -> COMPIM_W<'_, C2IMR1rs> {
        COMPIM_W::new(self, 11)
    }
    ///Bit 12 - ADCIM
    #[inline(always)]
    pub fn adcim(&mut self) -> ADCIM_W<'_, C2IMR1rs> {
        ADCIM_W::new(self, 12)
    }
    ///Bit 13 - DACIM
    #[inline(always)]
    pub fn dacim(&mut self) -> DACIM_W<'_, C2IMR1rs> {
        DACIM_W::new(self, 13)
    }
    ///Bit 16 - EXTI0IM
    #[inline(always)]
    pub fn exti0im(&mut self) -> EXTI0IM_W<'_, C2IMR1rs> {
        EXTI0IM_W::new(self, 16)
    }
    ///Bit 17 - EXTI1IM
    #[inline(always)]
    pub fn exti1im(&mut self) -> EXTI1IM_W<'_, C2IMR1rs> {
        EXTI1IM_W::new(self, 17)
    }
    ///Bit 18 - EXTI2IM
    #[inline(always)]
    pub fn exti2im(&mut self) -> EXTI2IM_W<'_, C2IMR1rs> {
        EXTI2IM_W::new(self, 18)
    }
    ///Bit 19 - EXTI3IM
    #[inline(always)]
    pub fn exti3im(&mut self) -> EXTI3IM_W<'_, C2IMR1rs> {
        EXTI3IM_W::new(self, 19)
    }
    ///Bit 20 - EXTI4IM
    #[inline(always)]
    pub fn exti4im(&mut self) -> EXTI4IM_W<'_, C2IMR1rs> {
        EXTI4IM_W::new(self, 20)
    }
    ///Bit 21 - EXTI5IM
    #[inline(always)]
    pub fn exti5im(&mut self) -> EXTI5IM_W<'_, C2IMR1rs> {
        EXTI5IM_W::new(self, 21)
    }
    ///Bit 22 - EXTI6IM
    #[inline(always)]
    pub fn exti6im(&mut self) -> EXTI6IM_W<'_, C2IMR1rs> {
        EXTI6IM_W::new(self, 22)
    }
    ///Bit 23 - EXTI7IM
    #[inline(always)]
    pub fn exti7im(&mut self) -> EXTI7IM_W<'_, C2IMR1rs> {
        EXTI7IM_W::new(self, 23)
    }
    ///Bit 24 - EXTI8IM
    #[inline(always)]
    pub fn exti8im(&mut self) -> EXTI8IM_W<'_, C2IMR1rs> {
        EXTI8IM_W::new(self, 24)
    }
    ///Bit 25 - EXTI9IM
    #[inline(always)]
    pub fn exti9im(&mut self) -> EXTI9IM_W<'_, C2IMR1rs> {
        EXTI9IM_W::new(self, 25)
    }
    ///Bit 26 - EXTI10IM
    #[inline(always)]
    pub fn exti10im(&mut self) -> EXTI10IM_W<'_, C2IMR1rs> {
        EXTI10IM_W::new(self, 26)
    }
    ///Bit 27 - EXTI11IM
    #[inline(always)]
    pub fn exti11im(&mut self) -> EXTI11IM_W<'_, C2IMR1rs> {
        EXTI11IM_W::new(self, 27)
    }
    ///Bit 28 - EXTI12IM
    #[inline(always)]
    pub fn exti12im(&mut self) -> EXTI12IM_W<'_, C2IMR1rs> {
        EXTI12IM_W::new(self, 28)
    }
    ///Bit 29 - EXTI13IM
    #[inline(always)]
    pub fn exti13im(&mut self) -> EXTI13IM_W<'_, C2IMR1rs> {
        EXTI13IM_W::new(self, 29)
    }
    ///Bit 30 - EXTI14IM
    #[inline(always)]
    pub fn exti14im(&mut self) -> EXTI14IM_W<'_, C2IMR1rs> {
        EXTI14IM_W::new(self, 30)
    }
    ///Bit 31 - EXTI15IM
    #[inline(always)]
    pub fn exti15im(&mut self) -> EXTI15IM_W<'_, C2IMR1rs> {
        EXTI15IM_W::new(self, 31)
    }
}
/**SYSCFG CPU2 interrupt mask register 1

You can [`read`](crate::Reg::read) this register and get [`c2imr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`c2imr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32WL5X_CM4.html#SYSCFG:C2IMR1)*/
pub struct C2IMR1rs;
impl crate::RegisterSpec for C2IMR1rs {
    type Ux = u32;
}
///`read()` method returns [`c2imr1::R`](R) reader structure
impl crate::Readable for C2IMR1rs {}
///`write(|w| ..)` method takes [`c2imr1::W`](W) writer structure
impl crate::Writable for C2IMR1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets C2IMR1 to value 0
impl crate::Resettable for C2IMR1rs {}
