{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 00:54:43 2022 " "Info: Processing started: Mon Jan 03 00:54:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ModelMachine -c ModelMachine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ModelMachine -c ModelMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ModelMachine EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"ModelMachine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 25 " "Warning: No exact pin location assignment(s) for 8 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[7\] " "Info: Pin bus\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[7] } } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -464 168 344 -448 "bus\[7..0\]" "" } { -160 344 419 -148 "bus\[7..0\]" "" } { -320 506 576 -308 "bus\[7..0\]" "" } { -216 560 637 -204 "bus\[7..0\]" "" } { -224 840 925 -212 "bus\[7..0\]" "" } { 80 642 720 92 "bus\[7..0\]" "" } { 64 362 432 76 "bus\[7..0\]" "" } { -112 64 136 -100 "bus\[7..0\]" "" } { -464 96 168 -452 "bus\[7..0\]" "" } } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[6\] " "Info: Pin bus\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[6] } } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -464 168 344 -448 "bus\[7..0\]" "" } { -160 344 419 -148 "bus\[7..0\]" "" } { -320 506 576 -308 "bus\[7..0\]" "" } { -216 560 637 -204 "bus\[7..0\]" "" } { -224 840 925 -212 "bus\[7..0\]" "" } { 80 642 720 92 "bus\[7..0\]" "" } { 64 362 432 76 "bus\[7..0\]" "" } { -112 64 136 -100 "bus\[7..0\]" "" } { -464 96 168 -452 "bus\[7..0\]" "" } } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[5\] " "Info: Pin bus\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[5] } } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -464 168 344 -448 "bus\[7..0\]" "" } { -160 344 419 -148 "bus\[7..0\]" "" } { -320 506 576 -308 "bus\[7..0\]" "" } { -216 560 637 -204 "bus\[7..0\]" "" } { -224 840 925 -212 "bus\[7..0\]" "" } { 80 642 720 92 "bus\[7..0\]" "" } { 64 362 432 76 "bus\[7..0\]" "" } { -112 64 136 -100 "bus\[7..0\]" "" } { -464 96 168 -452 "bus\[7..0\]" "" } } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[4\] " "Info: Pin bus\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[4] } } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -464 168 344 -448 "bus\[7..0\]" "" } { -160 344 419 -148 "bus\[7..0\]" "" } { -320 506 576 -308 "bus\[7..0\]" "" } { -216 560 637 -204 "bus\[7..0\]" "" } { -224 840 925 -212 "bus\[7..0\]" "" } { 80 642 720 92 "bus\[7..0\]" "" } { 64 362 432 76 "bus\[7..0\]" "" } { -112 64 136 -100 "bus\[7..0\]" "" } { -464 96 168 -452 "bus\[7..0\]" "" } } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[3\] " "Info: Pin bus\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[3] } } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -464 168 344 -448 "bus\[7..0\]" "" } { -160 344 419 -148 "bus\[7..0\]" "" } { -320 506 576 -308 "bus\[7..0\]" "" } { -216 560 637 -204 "bus\[7..0\]" "" } { -224 840 925 -212 "bus\[7..0\]" "" } { 80 642 720 92 "bus\[7..0\]" "" } { 64 362 432 76 "bus\[7..0\]" "" } { -112 64 136 -100 "bus\[7..0\]" "" } { -464 96 168 -452 "bus\[7..0\]" "" } } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[2\] " "Info: Pin bus\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[2] } } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -464 168 344 -448 "bus\[7..0\]" "" } { -160 344 419 -148 "bus\[7..0\]" "" } { -320 506 576 -308 "bus\[7..0\]" "" } { -216 560 637 -204 "bus\[7..0\]" "" } { -224 840 925 -212 "bus\[7..0\]" "" } { 80 642 720 92 "bus\[7..0\]" "" } { 64 362 432 76 "bus\[7..0\]" "" } { -112 64 136 -100 "bus\[7..0\]" "" } { -464 96 168 -452 "bus\[7..0\]" "" } } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[1\] " "Info: Pin bus\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[1] } } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -464 168 344 -448 "bus\[7..0\]" "" } { -160 344 419 -148 "bus\[7..0\]" "" } { -320 506 576 -308 "bus\[7..0\]" "" } { -216 560 637 -204 "bus\[7..0\]" "" } { -224 840 925 -212 "bus\[7..0\]" "" } { 80 642 720 92 "bus\[7..0\]" "" } { 64 362 432 76 "bus\[7..0\]" "" } { -112 64 136 -100 "bus\[7..0\]" "" } { -464 96 168 -452 "bus\[7..0\]" "" } } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[0\] " "Info: Pin bus\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus[0] } } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -464 168 344 -448 "bus\[7..0\]" "" } { -160 344 419 -148 "bus\[7..0\]" "" } { -320 506 576 -308 "bus\[7..0\]" "" } { -216 560 637 -204 "bus\[7..0\]" "" } { -224 840 925 -212 "bus\[7..0\]" "" } { 80 642 720 92 "bus\[7..0\]" "" } { 64 362 432 76 "bus\[7..0\]" "" } { -112 64 136 -100 "bus\[7..0\]" "" } { -464 96 168 -452 "bus\[7..0\]" "" } } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 5 18 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 4 19 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 8 16 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register IR:inst\|ir\[3\] register IR:inst\|ir\[0\] -18.359 ns " "Info: Slack time is -18.359 ns between source register \"IR:inst\|ir\[3\]\" and destination register \"IR:inst\|ir\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns IR:inst\|ir\[0\] 3 REG Unassigned 9 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'IR:inst\|ir\[0\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl IR:inst|ir[0] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns IR:inst\|ir\[0\] 3 REG Unassigned 9 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'IR:inst\|ir\[0\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl IR:inst|ir[0] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns IR:inst\|ir\[3\] 3 REG Unassigned 5 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'IR:inst\|ir\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl IR:inst|ir[3] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns IR:inst\|ir\[3\] 3 REG Unassigned 5 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'IR:inst\|ir\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl IR:inst|ir[3] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.095 ns - Longest register register " "Info: - Longest register to register delay is 19.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst\|ir\[3\] 1 REG Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'IR:inst\|ir\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst|ir[3] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.624 ns) 1.187 ns InstructionDecoder:inst10\|movea~4 2 COMB Unassigned 3 " "Info: 2: + IC(0.563 ns) + CELL(0.624 ns) = 1.187 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'InstructionDecoder:inst10\|movea~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { IR:inst|ir[3] InstructionDecoder:inst10|movea~4 } "NODE_NAME" } } { "../InstructionDecoder.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/InstructionDecoder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.202 ns) 2.710 ns InstructionDecoder:inst10\|movec~4 3 COMB Unassigned 12 " "Info: 3: + IC(1.321 ns) + CELL(0.202 ns) = 2.710 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'InstructionDecoder:inst10\|movec~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { InstructionDecoder:inst10|movea~4 InstructionDecoder:inst10|movec~4 } "NODE_NAME" } } { "../InstructionDecoder.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/InstructionDecoder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 3.521 ns con_signal:inst12\|reg_ra\[0\]~4 4 COMB Unassigned 16 " "Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 3.521 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'con_signal:inst12\|reg_ra\[0\]~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { InstructionDecoder:inst10|movec~4 con_signal:inst12|reg_ra[0]~4 } "NODE_NAME" } } { "../con_signal.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/con_signal.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.624 ns) 5.066 ns reg_group:inst4\|s\[1\]~36 5 COMB Unassigned 1 " "Info: 5: + IC(0.921 ns) + CELL(0.624 ns) = 5.066 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'reg_group:inst4\|s\[1\]~36'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[1]~36 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.370 ns) 6.592 ns reg_group:inst4\|s\[1\]~37 6 COMB Unassigned 7 " "Info: 6: + IC(1.156 ns) + CELL(0.370 ns) = 6.592 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'reg_group:inst4\|s\[1\]~37'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { reg_group:inst4|s[1]~36 reg_group:inst4|s[1]~37 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.651 ns) 8.536 ns ALU:inst5\|Add1~2 7 COMB Unassigned 2 " "Info: 7: + IC(1.293 ns) + CELL(0.651 ns) = 8.536 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~2'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { reg_group:inst4|s[1]~37 ALU:inst5|Add1~2 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.624 ns) 10.063 ns ALU:inst5\|t\[1\]~76 8 COMB Unassigned 1 " "Info: 8: + IC(0.903 ns) + CELL(0.624 ns) = 10.063 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst5\|t\[1\]~76'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { ALU:inst5|Add1~2 ALU:inst5|t[1]~76 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 10.874 ns ALU:inst5\|t\[1\]~77 9 COMB Unassigned 1 " "Info: 9: + IC(0.187 ns) + CELL(0.624 ns) = 10.874 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst5\|t\[1\]~77'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst5|t[1]~76 ALU:inst5|t[1]~77 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 11.685 ns ALU:inst5\|t\[1\]~78 10 COMB Unassigned 1 " "Info: 10: + IC(0.605 ns) + CELL(0.206 ns) = 11.685 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst5\|t\[1\]~78'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst5|t[1]~77 ALU:inst5|t[1]~78 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.624 ns) 13.212 ns ALU:inst5\|t\[1\]~79 11 COMB Unassigned 1 " "Info: 11: + IC(0.903 ns) + CELL(0.624 ns) = 13.212 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst5\|t\[1\]~79'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { ALU:inst5|t[1]~78 ALU:inst5|t[1]~79 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 14.023 ns ALU:inst5\|t\[1\]~80 12 COMB Unassigned 3 " "Info: 12: + IC(0.160 ns) + CELL(0.651 ns) = 14.023 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst5\|t\[1\]~80'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst5|t[1]~79 ALU:inst5|t[1]~80 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.624 ns) 15.545 ns shift:inst6\|w\[0\]~26 13 COMB Unassigned 1 " "Info: 13: + IC(0.898 ns) + CELL(0.624 ns) = 15.545 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'shift:inst6\|w\[0\]~26'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { ALU:inst5|t[1]~80 shift:inst6|w[0]~26 } "NODE_NAME" } } { "../shift.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 16.356 ns inst8\[0\]~25 14 COMB Unassigned 3 " "Info: 14: + IC(0.605 ns) + CELL(0.206 ns) = 16.356 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'inst8\[0\]~25'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { shift:inst6|w[0]~26 inst8[0]~25 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 17.167 ns inst8\[0\]~32 15 COMB Unassigned 6 " "Info: 15: + IC(0.160 ns) + CELL(0.651 ns) = 17.167 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'inst8\[0\]~32'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst8[0]~25 inst8[0]~32 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.108 ns) 19.095 ns IR:inst\|ir\[0\] 16 REG Unassigned 9 " "Info: 16: + IC(1.820 ns) + CELL(0.108 ns) = 19.095 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'IR:inst\|ir\[0\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { inst8[0]~32 IR:inst|ir[0] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.413 ns ( 38.82 % ) " "Info: Total cell delay = 7.413 ns ( 38.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.682 ns ( 61.18 % ) " "Info: Total interconnect delay = 11.682 ns ( 61.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.095 ns" { IR:inst|ir[3] InstructionDecoder:inst10|movea~4 InstructionDecoder:inst10|movec~4 con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[1]~36 reg_group:inst4|s[1]~37 ALU:inst5|Add1~2 ALU:inst5|t[1]~76 ALU:inst5|t[1]~77 ALU:inst5|t[1]~78 ALU:inst5|t[1]~79 ALU:inst5|t[1]~80 shift:inst6|w[0]~26 inst8[0]~25 inst8[0]~32 IR:inst|ir[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.095 ns" { IR:inst|ir[3] InstructionDecoder:inst10|movea~4 InstructionDecoder:inst10|movec~4 con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[1]~36 reg_group:inst4|s[1]~37 ALU:inst5|Add1~2 ALU:inst5|t[1]~76 ALU:inst5|t[1]~77 ALU:inst5|t[1]~78 ALU:inst5|t[1]~79 ALU:inst5|t[1]~80 shift:inst6|w[0]~26 inst8[0]~25 inst8[0]~32 IR:inst|ir[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "19.095 ns register register " "Info: Estimated most critical path is register to register delay of 19.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst\|ir\[3\] 1 REG LAB_X22_Y8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y8; Fanout = 5; REG Node = 'IR:inst\|ir\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst|ir[3] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.624 ns) 1.187 ns InstructionDecoder:inst10\|movea~4 2 COMB LAB_X21_Y8 3 " "Info: 2: + IC(0.563 ns) + CELL(0.624 ns) = 1.187 ns; Loc. = LAB_X21_Y8; Fanout = 3; COMB Node = 'InstructionDecoder:inst10\|movea~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { IR:inst|ir[3] InstructionDecoder:inst10|movea~4 } "NODE_NAME" } } { "../InstructionDecoder.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/InstructionDecoder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.202 ns) 2.710 ns InstructionDecoder:inst10\|movec~4 3 COMB LAB_X21_Y9 12 " "Info: 3: + IC(1.321 ns) + CELL(0.202 ns) = 2.710 ns; Loc. = LAB_X21_Y9; Fanout = 12; COMB Node = 'InstructionDecoder:inst10\|movec~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { InstructionDecoder:inst10|movea~4 InstructionDecoder:inst10|movec~4 } "NODE_NAME" } } { "../InstructionDecoder.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/InstructionDecoder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 3.521 ns con_signal:inst12\|reg_ra\[0\]~4 4 COMB LAB_X21_Y9 16 " "Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 3.521 ns; Loc. = LAB_X21_Y9; Fanout = 16; COMB Node = 'con_signal:inst12\|reg_ra\[0\]~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { InstructionDecoder:inst10|movec~4 con_signal:inst12|reg_ra[0]~4 } "NODE_NAME" } } { "../con_signal.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/con_signal.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.624 ns) 5.066 ns reg_group:inst4\|s\[1\]~36 5 COMB LAB_X22_Y6 1 " "Info: 5: + IC(0.921 ns) + CELL(0.624 ns) = 5.066 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'reg_group:inst4\|s\[1\]~36'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[1]~36 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.370 ns) 6.592 ns reg_group:inst4\|s\[1\]~37 6 COMB LAB_X22_Y7 7 " "Info: 6: + IC(1.156 ns) + CELL(0.370 ns) = 6.592 ns; Loc. = LAB_X22_Y7; Fanout = 7; COMB Node = 'reg_group:inst4\|s\[1\]~37'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { reg_group:inst4|s[1]~36 reg_group:inst4|s[1]~37 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.651 ns) 8.536 ns ALU:inst5\|Add1~2 7 COMB LAB_X21_Y6 2 " "Info: 7: + IC(1.293 ns) + CELL(0.651 ns) = 8.536 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~2'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { reg_group:inst4|s[1]~37 ALU:inst5|Add1~2 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.624 ns) 10.063 ns ALU:inst5\|t\[1\]~76 8 COMB LAB_X20_Y7 1 " "Info: 8: + IC(0.903 ns) + CELL(0.624 ns) = 10.063 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'ALU:inst5\|t\[1\]~76'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { ALU:inst5|Add1~2 ALU:inst5|t[1]~76 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 10.874 ns ALU:inst5\|t\[1\]~77 9 COMB LAB_X20_Y7 1 " "Info: 9: + IC(0.187 ns) + CELL(0.624 ns) = 10.874 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'ALU:inst5\|t\[1\]~77'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst5|t[1]~76 ALU:inst5|t[1]~77 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 11.685 ns ALU:inst5\|t\[1\]~78 10 COMB LAB_X20_Y7 1 " "Info: 10: + IC(0.605 ns) + CELL(0.206 ns) = 11.685 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'ALU:inst5\|t\[1\]~78'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst5|t[1]~77 ALU:inst5|t[1]~78 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.624 ns) 13.212 ns ALU:inst5\|t\[1\]~79 11 COMB LAB_X20_Y6 1 " "Info: 11: + IC(0.903 ns) + CELL(0.624 ns) = 13.212 ns; Loc. = LAB_X20_Y6; Fanout = 1; COMB Node = 'ALU:inst5\|t\[1\]~79'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { ALU:inst5|t[1]~78 ALU:inst5|t[1]~79 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 14.023 ns ALU:inst5\|t\[1\]~80 12 COMB LAB_X20_Y6 3 " "Info: 12: + IC(0.160 ns) + CELL(0.651 ns) = 14.023 ns; Loc. = LAB_X20_Y6; Fanout = 3; COMB Node = 'ALU:inst5\|t\[1\]~80'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst5|t[1]~79 ALU:inst5|t[1]~80 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.624 ns) 15.545 ns shift:inst6\|w\[0\]~26 13 COMB LAB_X24_Y6 1 " "Info: 13: + IC(0.898 ns) + CELL(0.624 ns) = 15.545 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'shift:inst6\|w\[0\]~26'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { ALU:inst5|t[1]~80 shift:inst6|w[0]~26 } "NODE_NAME" } } { "../shift.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 16.356 ns inst8\[0\]~25 14 COMB LAB_X24_Y6 3 " "Info: 14: + IC(0.605 ns) + CELL(0.206 ns) = 16.356 ns; Loc. = LAB_X24_Y6; Fanout = 3; COMB Node = 'inst8\[0\]~25'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { shift:inst6|w[0]~26 inst8[0]~25 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 17.167 ns inst8\[0\]~32 15 COMB LAB_X24_Y6 6 " "Info: 15: + IC(0.160 ns) + CELL(0.651 ns) = 17.167 ns; Loc. = LAB_X24_Y6; Fanout = 6; COMB Node = 'inst8\[0\]~32'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst8[0]~25 inst8[0]~32 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.108 ns) 19.095 ns IR:inst\|ir\[0\] 16 REG LAB_X20_Y9 9 " "Info: 16: + IC(1.820 ns) + CELL(0.108 ns) = 19.095 ns; Loc. = LAB_X20_Y9; Fanout = 9; REG Node = 'IR:inst\|ir\[0\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { inst8[0]~32 IR:inst|ir[0] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.413 ns ( 38.82 % ) " "Info: Total cell delay = 7.413 ns ( 38.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.682 ns ( 61.18 % ) " "Info: Total interconnect delay = 11.682 ns ( 61.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.095 ns" { IR:inst|ir[3] InstructionDecoder:inst10|movea~4 InstructionDecoder:inst10|movec~4 con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[1]~36 reg_group:inst4|s[1]~37 ALU:inst5|Add1~2 ALU:inst5|t[1]~76 ALU:inst5|t[1]~77 ALU:inst5|t[1]~78 ALU:inst5|t[1]~79 ALU:inst5|t[1]~80 shift:inst6|w[0]~26 inst8[0]~25 inst8[0]~32 IR:inst|ir[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[7\] 0 " "Info: Pin \"bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[6\] 0 " "Info: Pin \"bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[5\] 0 " "Info: Pin \"bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[4\] 0 " "Info: Pin \"bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[3\] 0 " "Info: Pin \"bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[2\] 0 " "Info: Pin \"bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[1\] 0 " "Info: Pin \"bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[0\] 0 " "Info: Pin \"bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[7\] 0 " "Info: Pin \"data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[6\] 0 " "Info: Pin \"data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[5\] 0 " "Info: Pin \"data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[4\] 0 " "Info: Pin \"data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[3\] 0 " "Info: Pin \"data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[2\] 0 " "Info: Pin \"data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[1\] 0 " "Info: Pin \"data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[0\] 0 " "Info: Pin \"data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 00:54:44 2022 " "Info: Processing ended: Mon Jan 03 00:54:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
