module trans (
	input wire [3:0] inputNum,
	output reg [6:0] led
);

always @(*) begin
	case (inputNum)
	7 : led <= 7'b1110000;
	6 : led <= 7'b1011111;			
	5 : led <= 7'b1011011;		
	4 : led <= 7'b0110011;	
	3 : led <= 7'b1111001;	
	2 : led <= 7'b1101101;			
	1 : led <= 7'b0110000;		
	0 : led <= 7'b1111110;	
	default : led <= 7'b0000000;
	endcase
end

endmodule