#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b6f680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b6f810 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b79140 .functor NOT 1, L_0x1ba2cb0, C4<0>, C4<0>, C4<0>;
L_0x1ba2a10 .functor XOR 1, L_0x1ba28b0, L_0x1ba2970, C4<0>, C4<0>;
L_0x1ba2ba0 .functor XOR 1, L_0x1ba2a10, L_0x1ba2ad0, C4<0>, C4<0>;
v0x1b9f570_0 .net *"_ivl_10", 0 0, L_0x1ba2ad0;  1 drivers
v0x1b9f670_0 .net *"_ivl_12", 0 0, L_0x1ba2ba0;  1 drivers
v0x1b9f750_0 .net *"_ivl_2", 0 0, L_0x1ba1740;  1 drivers
v0x1b9f810_0 .net *"_ivl_4", 0 0, L_0x1ba28b0;  1 drivers
v0x1b9f8f0_0 .net *"_ivl_6", 0 0, L_0x1ba2970;  1 drivers
v0x1b9fa20_0 .net *"_ivl_8", 0 0, L_0x1ba2a10;  1 drivers
v0x1b9fb00_0 .net "a", 0 0, v0x1b9ca50_0;  1 drivers
v0x1b9fba0_0 .net "b", 0 0, v0x1b9caf0_0;  1 drivers
v0x1b9fc40_0 .net "c", 0 0, v0x1b9cb90_0;  1 drivers
v0x1b9fce0_0 .var "clk", 0 0;
v0x1b9fd80_0 .net "d", 0 0, v0x1b9ccd0_0;  1 drivers
v0x1b9fe20_0 .net "q_dut", 0 0, L_0x1ba2650;  1 drivers
v0x1b9fec0_0 .net "q_ref", 0 0, L_0x1ba0560;  1 drivers
v0x1b9ff60_0 .var/2u "stats1", 159 0;
v0x1ba0000_0 .var/2u "strobe", 0 0;
v0x1ba00a0_0 .net "tb_match", 0 0, L_0x1ba2cb0;  1 drivers
v0x1ba0160_0 .net "tb_mismatch", 0 0, L_0x1b79140;  1 drivers
v0x1ba0220_0 .net "wavedrom_enable", 0 0, v0x1b9cdc0_0;  1 drivers
v0x1ba02c0_0 .net "wavedrom_title", 511 0, v0x1b9ce60_0;  1 drivers
L_0x1ba1740 .concat [ 1 0 0 0], L_0x1ba0560;
L_0x1ba28b0 .concat [ 1 0 0 0], L_0x1ba0560;
L_0x1ba2970 .concat [ 1 0 0 0], L_0x1ba2650;
L_0x1ba2ad0 .concat [ 1 0 0 0], L_0x1ba0560;
L_0x1ba2cb0 .cmp/eeq 1, L_0x1ba1740, L_0x1ba2ba0;
S_0x1b6f9a0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1b6f810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b5bea0 .functor NOT 1, v0x1b9ca50_0, C4<0>, C4<0>, C4<0>;
L_0x1b70100 .functor XOR 1, L_0x1b5bea0, v0x1b9caf0_0, C4<0>, C4<0>;
L_0x1b791b0 .functor XOR 1, L_0x1b70100, v0x1b9cb90_0, C4<0>, C4<0>;
L_0x1ba0560 .functor XOR 1, L_0x1b791b0, v0x1b9ccd0_0, C4<0>, C4<0>;
v0x1b793b0_0 .net *"_ivl_0", 0 0, L_0x1b5bea0;  1 drivers
v0x1b79450_0 .net *"_ivl_2", 0 0, L_0x1b70100;  1 drivers
v0x1b5bff0_0 .net *"_ivl_4", 0 0, L_0x1b791b0;  1 drivers
v0x1b5c090_0 .net "a", 0 0, v0x1b9ca50_0;  alias, 1 drivers
v0x1b9be10_0 .net "b", 0 0, v0x1b9caf0_0;  alias, 1 drivers
v0x1b9bf20_0 .net "c", 0 0, v0x1b9cb90_0;  alias, 1 drivers
v0x1b9bfe0_0 .net "d", 0 0, v0x1b9ccd0_0;  alias, 1 drivers
v0x1b9c0a0_0 .net "q", 0 0, L_0x1ba0560;  alias, 1 drivers
S_0x1b9c200 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1b6f810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b9ca50_0 .var "a", 0 0;
v0x1b9caf0_0 .var "b", 0 0;
v0x1b9cb90_0 .var "c", 0 0;
v0x1b9cc30_0 .net "clk", 0 0, v0x1b9fce0_0;  1 drivers
v0x1b9ccd0_0 .var "d", 0 0;
v0x1b9cdc0_0 .var "wavedrom_enable", 0 0;
v0x1b9ce60_0 .var "wavedrom_title", 511 0;
E_0x1b6a5e0/0 .event negedge, v0x1b9cc30_0;
E_0x1b6a5e0/1 .event posedge, v0x1b9cc30_0;
E_0x1b6a5e0 .event/or E_0x1b6a5e0/0, E_0x1b6a5e0/1;
E_0x1b6a830 .event posedge, v0x1b9cc30_0;
E_0x1b549f0 .event negedge, v0x1b9cc30_0;
S_0x1b9c550 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b9c200;
 .timescale -12 -12;
v0x1b9c750_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b9c850 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b9c200;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b9cfc0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1b6f810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1ba0690 .functor NOT 1, v0x1b9ca50_0, C4<0>, C4<0>, C4<0>;
L_0x1ba0700 .functor NOT 1, v0x1b9caf0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba0790 .functor AND 1, L_0x1ba0690, L_0x1ba0700, C4<1>, C4<1>;
L_0x1ba0850 .functor NOT 1, v0x1b9cb90_0, C4<0>, C4<0>, C4<0>;
L_0x1ba08f0 .functor AND 1, L_0x1ba0790, L_0x1ba0850, C4<1>, C4<1>;
L_0x1ba0a00 .functor NOT 1, v0x1b9ca50_0, C4<0>, C4<0>, C4<0>;
L_0x1ba0ab0 .functor NOT 1, v0x1b9caf0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba0b20 .functor AND 1, L_0x1ba0a00, L_0x1ba0ab0, C4<1>, C4<1>;
L_0x1ba0c80 .functor AND 1, L_0x1ba0b20, v0x1b9ccd0_0, C4<1>, C4<1>;
L_0x1ba0d40 .functor OR 1, L_0x1ba08f0, L_0x1ba0c80, C4<0>, C4<0>;
L_0x1ba0eb0 .functor NOT 1, v0x1b9ca50_0, C4<0>, C4<0>, C4<0>;
L_0x1ba0f20 .functor AND 1, L_0x1ba0eb0, v0x1b9caf0_0, C4<1>, C4<1>;
L_0x1ba1000 .functor AND 1, L_0x1ba0f20, v0x1b9cb90_0, C4<1>, C4<1>;
L_0x1ba10c0 .functor NOT 1, v0x1b9ccd0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba0f90 .functor AND 1, L_0x1ba1000, L_0x1ba10c0, C4<1>, C4<1>;
L_0x1ba1250 .functor OR 1, L_0x1ba0d40, L_0x1ba0f90, C4<0>, C4<0>;
L_0x1ba13f0 .functor NOT 1, v0x1b9caf0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba1570 .functor AND 1, v0x1b9ca50_0, L_0x1ba13f0, C4<1>, C4<1>;
L_0x1ba17e0 .functor AND 1, L_0x1ba1570, v0x1b9ccd0_0, C4<1>, C4<1>;
L_0x1ba18a0 .functor OR 1, L_0x1ba1250, L_0x1ba17e0, C4<0>, C4<0>;
L_0x1ba1a60 .functor AND 1, v0x1b9ca50_0, v0x1b9caf0_0, C4<1>, C4<1>;
L_0x1ba1ad0 .functor AND 1, L_0x1ba1a60, v0x1b9cb90_0, C4<1>, C4<1>;
L_0x1ba1c50 .functor AND 1, L_0x1ba1ad0, v0x1b9ccd0_0, C4<1>, C4<1>;
L_0x1ba1e20 .functor OR 1, L_0x1ba18a0, L_0x1ba1c50, C4<0>, C4<0>;
L_0x1ba2000 .functor AND 1, v0x1b9ca50_0, v0x1b9caf0_0, C4<1>, C4<1>;
L_0x1ba2070 .functor NOT 1, v0x1b9cb90_0, C4<0>, C4<0>, C4<0>;
L_0x1ba22d0 .functor AND 1, L_0x1ba2000, L_0x1ba2070, C4<1>, C4<1>;
L_0x1ba23e0 .functor NOT 1, v0x1b9ccd0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba2540 .functor AND 1, L_0x1ba22d0, L_0x1ba23e0, C4<1>, C4<1>;
L_0x1ba2650 .functor OR 1, L_0x1ba1e20, L_0x1ba2540, C4<0>, C4<0>;
v0x1b9d2b0_0 .net *"_ivl_0", 0 0, L_0x1ba0690;  1 drivers
v0x1b9d390_0 .net *"_ivl_10", 0 0, L_0x1ba0a00;  1 drivers
v0x1b9d470_0 .net *"_ivl_12", 0 0, L_0x1ba0ab0;  1 drivers
v0x1b9d560_0 .net *"_ivl_14", 0 0, L_0x1ba0b20;  1 drivers
v0x1b9d640_0 .net *"_ivl_16", 0 0, L_0x1ba0c80;  1 drivers
v0x1b9d770_0 .net *"_ivl_18", 0 0, L_0x1ba0d40;  1 drivers
v0x1b9d850_0 .net *"_ivl_2", 0 0, L_0x1ba0700;  1 drivers
v0x1b9d930_0 .net *"_ivl_20", 0 0, L_0x1ba0eb0;  1 drivers
v0x1b9da10_0 .net *"_ivl_22", 0 0, L_0x1ba0f20;  1 drivers
v0x1b9daf0_0 .net *"_ivl_24", 0 0, L_0x1ba1000;  1 drivers
v0x1b9dbd0_0 .net *"_ivl_26", 0 0, L_0x1ba10c0;  1 drivers
v0x1b9dcb0_0 .net *"_ivl_28", 0 0, L_0x1ba0f90;  1 drivers
v0x1b9dd90_0 .net *"_ivl_30", 0 0, L_0x1ba1250;  1 drivers
v0x1b9de70_0 .net *"_ivl_32", 0 0, L_0x1ba13f0;  1 drivers
v0x1b9df50_0 .net *"_ivl_34", 0 0, L_0x1ba1570;  1 drivers
v0x1b9e030_0 .net *"_ivl_36", 0 0, L_0x1ba17e0;  1 drivers
v0x1b9e110_0 .net *"_ivl_38", 0 0, L_0x1ba18a0;  1 drivers
v0x1b9e1f0_0 .net *"_ivl_4", 0 0, L_0x1ba0790;  1 drivers
v0x1b9e2d0_0 .net *"_ivl_40", 0 0, L_0x1ba1a60;  1 drivers
v0x1b9e3b0_0 .net *"_ivl_42", 0 0, L_0x1ba1ad0;  1 drivers
v0x1b9e490_0 .net *"_ivl_44", 0 0, L_0x1ba1c50;  1 drivers
v0x1b9e570_0 .net *"_ivl_46", 0 0, L_0x1ba1e20;  1 drivers
v0x1b9e650_0 .net *"_ivl_48", 0 0, L_0x1ba2000;  1 drivers
v0x1b9e730_0 .net *"_ivl_50", 0 0, L_0x1ba2070;  1 drivers
v0x1b9e810_0 .net *"_ivl_52", 0 0, L_0x1ba22d0;  1 drivers
v0x1b9e8f0_0 .net *"_ivl_54", 0 0, L_0x1ba23e0;  1 drivers
v0x1b9e9d0_0 .net *"_ivl_56", 0 0, L_0x1ba2540;  1 drivers
v0x1b9eab0_0 .net *"_ivl_6", 0 0, L_0x1ba0850;  1 drivers
v0x1b9eb90_0 .net *"_ivl_8", 0 0, L_0x1ba08f0;  1 drivers
v0x1b9ec70_0 .net "a", 0 0, v0x1b9ca50_0;  alias, 1 drivers
v0x1b9ed10_0 .net "b", 0 0, v0x1b9caf0_0;  alias, 1 drivers
v0x1b9ee00_0 .net "c", 0 0, v0x1b9cb90_0;  alias, 1 drivers
v0x1b9eef0_0 .net "d", 0 0, v0x1b9ccd0_0;  alias, 1 drivers
v0x1b9f1f0_0 .net "q", 0 0, L_0x1ba2650;  alias, 1 drivers
S_0x1b9f350 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1b6f810;
 .timescale -12 -12;
E_0x1b6a380 .event anyedge, v0x1ba0000_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ba0000_0;
    %nor/r;
    %assign/vec4 v0x1ba0000_0, 0;
    %wait E_0x1b6a380;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b9c200;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9ccd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9cb90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9caf0_0, 0;
    %assign/vec4 v0x1b9ca50_0, 0;
    %wait E_0x1b549f0;
    %wait E_0x1b6a830;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9ccd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9cb90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9caf0_0, 0;
    %assign/vec4 v0x1b9ca50_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b6a5e0;
    %load/vec4 v0x1b9ca50_0;
    %load/vec4 v0x1b9caf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b9cb90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b9ccd0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9ccd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9cb90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9caf0_0, 0;
    %assign/vec4 v0x1b9ca50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b9c850;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b6a5e0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9ccd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9cb90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9caf0_0, 0;
    %assign/vec4 v0x1b9ca50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b6f810;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9fce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba0000_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b6f810;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b9fce0_0;
    %inv;
    %store/vec4 v0x1b9fce0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b6f810;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b9cc30_0, v0x1ba0160_0, v0x1b9fb00_0, v0x1b9fba0_0, v0x1b9fc40_0, v0x1b9fd80_0, v0x1b9fec0_0, v0x1b9fe20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b6f810;
T_7 ;
    %load/vec4 v0x1b9ff60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b9ff60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b9ff60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b9ff60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b9ff60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b9ff60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b9ff60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b6f810;
T_8 ;
    %wait E_0x1b6a5e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b9ff60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9ff60_0, 4, 32;
    %load/vec4 v0x1ba00a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b9ff60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9ff60_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b9ff60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9ff60_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b9fec0_0;
    %load/vec4 v0x1b9fec0_0;
    %load/vec4 v0x1b9fe20_0;
    %xor;
    %load/vec4 v0x1b9fec0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b9ff60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9ff60_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b9ff60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9ff60_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/circuit2/iter0/response21/top_module.sv";
