INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_vlsi/and_2i/and_2i.sim/sim_1/synth/timing/xsim/and_2i_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2i
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_vlsi/and_2i/and_2i.srcs/sim_1/new/and_2i_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2i_tb
