PPA Report for parallel_range_detector.v (Module: parallel_range_detector)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 18
FF Count: 3
IO Count: 53
Cell Count: 197

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 285.25 MHz
Reg-to-Reg Critical Path Delay: 2.450 ns

POWER METRICS:
-------------
Total Power Consumption: 0.455 W
