<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/regs/gicd_sgir.rs`."><title>gicd_sgir.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-46132b98.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="arm_gicv2" data-themes="" data-resource-suffix="" data-rustdoc-version="1.85.0-nightly (21fe748be 2024-12-11)" data-channel="nightly" data-search-js="search-92e6798f.js" data-settings-js="settings-0f613d39.js" ><script src="../../../static.files/storage-59e33391.js"></script><script defer src="../../../static.files/src-script-56102188.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-5f194d8c.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">arm_gicv2/regs/</div>gicd_sgir.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers">
<a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a></pre></div><pre class="rust"><code><span class="doccomment">//! Software Generated Interrupt Register, GICD_SGIR
//! The GICD_SGIR characteristics are:
//!
//! ## Purpose
//!
//! Controls the generation of SGIs.
//!
//! ## Usage constraints
//!
//! It is IMPLEMENTATION DEFINED whether the GICD_SGIR has any effect when the forwarding of interrupts by Distributor is disabled by the GICD_CTLR settings.
//!
//! ## Configurations
//!
//! This register is available in all configurations of the GIC. If the GIC implements the Security Extensions this register is Common.
//!
//! The NSATT field, bit [15], is implemented only if the GIC implements the Security Extensions.

</span><span class="kw">use </span>tock_registers::register_bitfields;
<span class="kw">use </span>tock_registers::registers::WriteOnly;

<span class="macro">register_bitfields!</span> {u32,
    <span class="kw">pub </span>GICD_SGIR [
        <span class="doccomment">/// Bits [31:26] Reserved.
        </span>Reserved31 OFFSET(<span class="number">26</span>) NUMBITS(<span class="number">6</span>) [],
        <span class="doccomment">/// [25:24] TargetListFilter
        /// Determines how the distributor must process the requested SGI:
        /// - 0b00 Forward the interrupt to the CPU interfaces specified in the CPUTargetList fielda.
        /// - 0b01 Forward the interrupt to all CPU interfaces except that of the processor that requested the interrupt.
        /// - 0b10 Forward the interrupt only to the CPU interface of the processor that requested the interrupt.
        /// - 0b11 Reserved.
        </span>TargetListFilter OFFSET(<span class="number">24</span>) NUMBITS(<span class="number">2</span>) [
            ForwardToCPUTargetList = <span class="number">0b00</span>,
            ForwardToAllExceptRequester = <span class="number">0b01</span>,
            ForwardToRequester = <span class="number">0b10</span>,
            Reserved = <span class="number">0b11
        </span>],
        <span class="doccomment">/// [23:16] CPUTargetList
        /// When TargetList Filter = 0b00, defines the CPU interfaces to which the Distributor must forward the interrupt.
        /// Each bit of CPUTargetList[7:0] refers to the corresponding CPU interface, for example CPUTargetList[0] corresponds to CPU interface 0. Setting a bit to 1 indicates that the interrupt must be forwarded to the corresponding interface.
        /// If this field is 0x00 when TargetListFilter is 0b00, the Distributor does not forward the interrupt to any CPU interface.
        </span>CPUTargetList OFFSET(<span class="number">16</span>) NUMBITS(<span class="number">8</span>) [],
        <span class="doccomment">/// [15] NSATT
        /// Implemented only if the GIC includes the Security Extensions.
        /// Specifies the required security value of the SGI:
        /// - 0 Forward the SGI specified in the SGIINTID field to a specified CPU interface only if the SGI is configured as Group 0 on that interface.
        /// - 1 Forward the SGI specified in the SGIINTID field to a specified CPU interfaces only if the SGI is configured as Group 1 on that interface.
        ///
        /// This field is writable only by a Secure access. Any Non-secure write to the GICD_SGIR generates an SGI only if the specified SGI is programmed as Group 1, regardless of the value of bit[15] of the write.
        </span>NSATT OFFSET(<span class="number">15</span>) NUMBITS(<span class="number">1</span>) [],
        <span class="doccomment">/// [14:4] - Reserved, SBZ.
        </span>Reserved14_4 OFFSET(<span class="number">4</span>) NUMBITS(<span class="number">11</span>) [],
        <span class="doccomment">/// [3:0] SGIINTID
        /// The Interrupt ID of the SGI to forward to the specified CPU interfaces.
        /// The value of this field is the Interrupt ID, in the range 0-15,
        /// for example a value of 0b0011 specifies Interrupt ID 3.
        </span>SGIINTID OFFSET(<span class="number">0</span>) NUMBITS(<span class="number">4</span>) []
    ]
}

<span class="doccomment">/// Software Generated Interrupt Register, GICD_SGIR
</span><span class="kw">pub type </span>GicdSgirReg = WriteOnly&lt;u32, GICD_SGIR::Register&gt;;
</code></pre></div></section></main></body></html>