/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[23];
  assign celloutsig_1_4z = ~celloutsig_1_0z;
  assign celloutsig_1_10z = ~celloutsig_1_15z;
  assign celloutsig_1_12z = ~celloutsig_1_11z[10];
  assign celloutsig_1_19z = ~celloutsig_1_14z;
  assign celloutsig_0_6z = ~celloutsig_0_5z[2];
  assign celloutsig_0_1z = ~in_data[88];
  assign celloutsig_0_13z = ~celloutsig_0_10z[7];
  assign celloutsig_0_17z = ~celloutsig_0_5z[4];
  assign celloutsig_0_28z = ~celloutsig_0_12z;
  always_ff @(negedge celloutsig_1_14z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z };
  always_ff @(posedge celloutsig_1_14z, negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_0_4z[2:1], celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[148:146] <= { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_15z };
  assign celloutsig_1_14z = { celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_12z } <= { celloutsig_1_1z[2:1], celloutsig_1_2z };
  assign celloutsig_0_15z = _00_[3:1] <= { celloutsig_0_11z[1:0], celloutsig_0_1z };
  assign celloutsig_0_18z = celloutsig_0_5z[5:1] <= { celloutsig_0_4z[6], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_19z = { celloutsig_0_4z[2:1], in_data[23], celloutsig_0_12z } <= { _00_[1:0], celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_0_32z = { in_data[75:62], celloutsig_0_27z, celloutsig_0_7z, _00_ } <= { celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_23z, _01_, celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[134:129] <= in_data[184:179];
  assign celloutsig_1_2z = { in_data[137:130], celloutsig_1_0z, celloutsig_1_1z } <= in_data[113:102];
  assign celloutsig_0_4z = { in_data[32], celloutsig_0_1z, celloutsig_0_2z } * { celloutsig_0_2z[0], celloutsig_0_0z, in_data[23], celloutsig_0_1z, in_data[23], in_data[23], celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_15z } * { in_data[104:100], celloutsig_1_2z };
  assign celloutsig_1_8z = { in_data[121:112], celloutsig_1_0z } * { celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_2z } * { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_13z = celloutsig_1_7z * in_data[134:129];
  assign celloutsig_0_5z = { celloutsig_0_2z[4:1], celloutsig_0_0z, celloutsig_0_0z } * { celloutsig_0_2z[2:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_13z[3:0], celloutsig_1_6z, celloutsig_1_15z } * { celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_10z = { _00_[4:1], _00_ } * { in_data[23], celloutsig_0_5z, in_data[23], celloutsig_0_0z, in_data[23], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_4z[4:0], celloutsig_0_7z } * { in_data[11:9], celloutsig_0_6z, in_data[23], celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[28:25], celloutsig_0_1z } * { in_data[75:73], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_4z[4:0], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_13z } * { _00_[6:2], celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_7z };
  assign celloutsig_0_29z = { celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_19z } * { celloutsig_0_21z[4:0], celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_1_1z = in_data[171:169] * { in_data[112], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_0z };
  assign celloutsig_0_7z = ~^ celloutsig_0_5z[4:0];
  assign celloutsig_0_9z = ~^ { _00_[7:1], celloutsig_0_6z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_5z[4:3], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_14z = ~^ { in_data[56:55], celloutsig_0_0z };
  assign celloutsig_0_23z = ~^ in_data[52:46];
  assign celloutsig_0_25z = ~^ { celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_27z = ~^ { _00_[6:1], celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_1_15z = ~^ in_data[117:108];
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, in_data[88] };
endmodule
