{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678036959993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678036959993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  5 22:22:39 2023 " "Processing started: Sun Mar  5 22:22:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678036959993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678036959993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678036959993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678036960612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678036960612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678036969048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/mux_n.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/mux_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4bit_2to1 " "Found entity 1: mux4bit_2to1" {  } { { "All_Modules/Mux_n.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Mux_n.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678036969049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/add_sub_n.v 2 2 " "Found 2 design units, including 2 entities, in source file all_modules/add_sub_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_n " "Found entity 1: Adder_n" {  } { { "All_Modules/Add_Sub_n.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Add_Sub_n.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969051 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladd " "Found entity 2: fulladd" {  } { { "All_Modules/Add_Sub_n.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Add_Sub_n.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678036969051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/7_segment_0-f.v 5 5 " "Found 5 design units, including 5 entities, in source file all_modules/7_segment_0-f.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_7_Segment " "Found entity 1: Display_7_Segment" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969053 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparator " "Found entity 2: comparator" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969053 ""} { "Info" "ISGN_ENTITY_NAME" "3 Circuit_A " "Found entity 3: Circuit_A" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969053 ""} { "Info" "ISGN_ENTITY_NAME" "4 segment_7 " "Found entity 4: segment_7" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969053 ""} { "Info" "ISGN_ENTITY_NAME" "5 segment_7_01 " "Found entity 5: segment_7_01" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678036969053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/register.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_4bit " "Found entity 1: Register_4bit" {  } { { "All_Modules/Register.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678036969054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "All_Modules/Program_Counter.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Program_Counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678036969056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/number_cruncher.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/number_cruncher.v" { { "Info" "ISGN_ENTITY_NAME" "1 Number_Cruncher " "Found entity 1: Number_Cruncher" {  } { { "All_Modules/Number_Cruncher.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Number_Cruncher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678036969058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/decoder_register_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/decoder_register_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_En_Decoder " "Found entity 1: Register_En_Decoder" {  } { { "All_Modules/Decoder_Register_Enable.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Decoder_Register_Enable.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678036969060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "All_Modules/RAM.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/RAM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678036969061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/test_cruncher.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/test_cruncher.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_Cruncher " "Found entity 1: test_Cruncher" {  } { { "All_Modules/test_Cruncher.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/test_Cruncher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678036969062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/dff.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_ff " "Found entity 1: D_ff" {  } { { "All_Modules/DFF.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/DFF.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678036969064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678036969064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a 7_Segment_0-F.v(41) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(41): created implicit net for \"a\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b 7_Segment_0-F.v(42) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(42): created implicit net for \"b\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c 7_Segment_0-F.v(43) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(43): created implicit net for \"c\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d 7_Segment_0-F.v(44) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(44): created implicit net for \"d\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e 7_Segment_0-F.v(45) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(45): created implicit net for \"e\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a 7_Segment_0-F.v(61) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(61): created implicit net for \"a\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b 7_Segment_0-F.v(62) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(62): created implicit net for \"b\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c 7_Segment_0-F.v(63) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(63): created implicit net for \"c\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d 7_Segment_0-F.v(64) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(64): created implicit net for \"d\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC " "Elaborating entity \"DE1_SOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678036969120 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SOC.v(21) " "Output port \"DRAM_ADDR\" at DE1_SOC.v(21) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969121 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SOC.v(22) " "Output port \"DRAM_BA\" at DE1_SOC.v(22) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969121 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SOC.v(38) " "Output port \"HEX4\" at DE1_SOC.v(38) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969121 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SOC.v(39) " "Output port \"HEX5\" at DE1_SOC.v(39) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969121 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] DE1_SOC.v(49) " "Output port \"LEDR\[9\]\" at DE1_SOC.v(49) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969121 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE1_SOC.v(9) " "Output port \"ADC_CONVST\" at DE1_SOC.v(9) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969121 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC.v(10) " "Output port \"ADC_DIN\" at DE1_SOC.v(10) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969121 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC.v(12) " "Output port \"ADC_SCLK\" at DE1_SOC.v(12) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969121 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SOC.v(23) " "Output port \"DRAM_CAS_N\" at DE1_SOC.v(23) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969121 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SOC.v(24) " "Output port \"DRAM_CKE\" at DE1_SOC.v(24) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969121 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SOC.v(25) " "Output port \"DRAM_CLK\" at DE1_SOC.v(25) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969121 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SOC.v(26) " "Output port \"DRAM_CS_N\" at DE1_SOC.v(26) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969121 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SOC.v(28) " "Output port \"DRAM_LDQM\" at DE1_SOC.v(28) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969121 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SOC.v(29) " "Output port \"DRAM_RAS_N\" at DE1_SOC.v(29) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969121 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SOC.v(30) " "Output port \"DRAM_UDQM\" at DE1_SOC.v(30) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969121 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SOC.v(31) " "Output port \"DRAM_WE_N\" at DE1_SOC.v(31) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969122 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC.v(43) " "Output port \"IRDA_TXD\" at DE1_SOC.v(43) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678036969122 "|DE1_SOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Number_Cruncher Number_Cruncher:UU_A " "Elaborating entity \"Number_Cruncher\" for hierarchy \"Number_Cruncher:UU_A\"" {  } { { "DE1_SOC.v" "UU_A" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Number_Cruncher:UU_A\|Program_Counter:PC " "Elaborating entity \"Program_Counter\" for hierarchy \"Number_Cruncher:UU_A\|Program_Counter:PC\"" {  } { { "All_Modules/Number_Cruncher.v" "PC" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Number_Cruncher.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Program_Counter.v(14) " "Verilog HDL assignment warning at Program_Counter.v(14): truncated value with size 32 to match size of target (4)" {  } { { "All_Modules/Program_Counter.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Program_Counter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678036969130 "|DE1_SOC|Program_Counter:AA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Number_Cruncher:UU_A\|RAM:RAM_A " "Elaborating entity \"RAM\" for hierarchy \"Number_Cruncher:UU_A\|RAM:RAM_A\"" {  } { { "All_Modules/Number_Cruncher.v" "RAM_A" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Number_Cruncher.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4bit_2to1 Number_Cruncher:UU_A\|mux4bit_2to1:Mux_A " "Elaborating entity \"mux4bit_2to1\" for hierarchy \"Number_Cruncher:UU_A\|mux4bit_2to1:Mux_A\"" {  } { { "All_Modules/Number_Cruncher.v" "Mux_A" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Number_Cruncher.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_En_Decoder Number_Cruncher:UU_A\|Register_En_Decoder:Reg_En_A " "Elaborating entity \"Register_En_Decoder\" for hierarchy \"Number_Cruncher:UU_A\|Register_En_Decoder:Reg_En_A\"" {  } { { "All_Modules/Number_Cruncher.v" "Reg_En_A" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Number_Cruncher.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_4bit Number_Cruncher:UU_A\|Register_4bit:Reg_A " "Elaborating entity \"Register_4bit\" for hierarchy \"Number_Cruncher:UU_A\|Register_4bit:Reg_A\"" {  } { { "All_Modules/Number_Cruncher.v" "Reg_A" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Number_Cruncher.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_n Number_Cruncher:UU_A\|Adder_n:ALU " "Elaborating entity \"Adder_n\" for hierarchy \"Number_Cruncher:UU_A\|Adder_n:ALU\"" {  } { { "All_Modules/Number_Cruncher.v" "ALU" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Number_Cruncher.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd Number_Cruncher:UU_A\|Adder_n:ALU\|fulladd:addbit\[0\].stage " "Elaborating entity \"fulladd\" for hierarchy \"Number_Cruncher:UU_A\|Adder_n:ALU\|fulladd:addbit\[0\].stage\"" {  } { { "All_Modules/Add_Sub_n.v" "addbit\[0\].stage" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Add_Sub_n.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_7_Segment Number_Cruncher:UU_A\|Display_7_Segment:Display_A " "Elaborating entity \"Display_7_Segment\" for hierarchy \"Number_Cruncher:UU_A\|Display_7_Segment:Display_A\"" {  } { { "All_Modules/Number_Cruncher.v" "Display_A" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Number_Cruncher.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator Number_Cruncher:UU_A\|Display_7_Segment:Display_A\|comparator:U_C " "Elaborating entity \"comparator\" for hierarchy \"Number_Cruncher:UU_A\|Display_7_Segment:Display_A\|comparator:U_C\"" {  } { { "All_Modules/7_Segment_0-F.v" "U_C" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_7_01 Number_Cruncher:UU_A\|Display_7_Segment:Display_A\|segment_7_01:U_D " "Elaborating entity \"segment_7_01\" for hierarchy \"Number_Cruncher:UU_A\|Display_7_Segment:Display_A\|segment_7_01:U_D\"" {  } { { "All_Modules/7_Segment_0-F.v" "U_D" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circuit_A Number_Cruncher:UU_A\|Display_7_Segment:Display_A\|Circuit_A:U_E " "Elaborating entity \"Circuit_A\" for hierarchy \"Number_Cruncher:UU_A\|Display_7_Segment:Display_A\|Circuit_A:U_E\"" {  } { { "All_Modules/7_Segment_0-F.v" "U_E" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969139 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a 7_Segment_0-F.v(41) " "Verilog HDL or VHDL warning at 7_Segment_0-F.v(41): object \"a\" assigned a value but never read" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678036969140 "|DE1_SOC|Display_7_Segment:BB|Circuit_A:U_E"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_7 Number_Cruncher:UU_A\|Display_7_Segment:Display_A\|segment_7:U_G " "Elaborating entity \"segment_7\" for hierarchy \"Number_Cruncher:UU_A\|Display_7_Segment:Display_A\|segment_7:U_G\"" {  } { { "All_Modules/7_Segment_0-F.v" "U_G" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_ff D_ff:UU_B " "Elaborating entity \"D_ff\" for hierarchy \"D_ff:UU_B\"" {  } { { "DE1_SOC.v" "UU_B" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969143 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 U_F 5 4 " "Port \"ordered port 0\" on the entity instantiation of \"U_F\" is connected to a signal of width 5. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "All_Modules/7_Segment_0-F.v" "U_F" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678036969158 "|DE1_SOC|Number_Cruncher:UU_A|Display_7_Segment:Display_A|mux4bit_2to1:U_F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 U_F 5 4 " "Port \"ordered port 1\" on the entity instantiation of \"U_F\" is connected to a signal of width 5. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "All_Modules/7_Segment_0-F.v" "U_F" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678036969158 "|DE1_SOC|Number_Cruncher:UU_A|Display_7_Segment:Display_A|mux4bit_2to1:U_F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 U_F 5 4 " "Port \"ordered port 3\" on the entity instantiation of \"U_F\" is connected to a signal of width 5. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "All_Modules/7_Segment_0-F.v" "U_F" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1678036969158 "|DE1_SOC|Number_Cruncher:UU_A|Display_7_Segment:Display_A|mux4bit_2to1:U_F"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1678036969552 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678036969557 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1678036969557 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Number_Cruncher:UU_A\|Program_Counter:PC\|out\[2\] Number_Cruncher:UU_A\|Program_Counter:PC\|out\[2\]~_emulated Number_Cruncher:UU_A\|Program_Counter:PC\|out\[2\]~1 " "Register \"Number_Cruncher:UU_A\|Program_Counter:PC\|out\[2\]\" is converted into an equivalent circuit using register \"Number_Cruncher:UU_A\|Program_Counter:PC\|out\[2\]~_emulated\" and latch \"Number_Cruncher:UU_A\|Program_Counter:PC\|out\[2\]~1\"" {  } { { "All_Modules/Program_Counter.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Program_Counter.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678036969559 "|DE1_SOC|Number_Cruncher:UU_A|Program_Counter:PC|out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Number_Cruncher:UU_A\|Program_Counter:PC\|out\[1\] Number_Cruncher:UU_A\|Program_Counter:PC\|out\[1\]~_emulated Number_Cruncher:UU_A\|Program_Counter:PC\|out\[1\]~5 " "Register \"Number_Cruncher:UU_A\|Program_Counter:PC\|out\[1\]\" is converted into an equivalent circuit using register \"Number_Cruncher:UU_A\|Program_Counter:PC\|out\[1\]~_emulated\" and latch \"Number_Cruncher:UU_A\|Program_Counter:PC\|out\[1\]~5\"" {  } { { "All_Modules/Program_Counter.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Program_Counter.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678036969559 "|DE1_SOC|Number_Cruncher:UU_A|Program_Counter:PC|out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Number_Cruncher:UU_A\|Program_Counter:PC\|out\[0\] Number_Cruncher:UU_A\|Program_Counter:PC\|out\[0\]~_emulated Number_Cruncher:UU_A\|Program_Counter:PC\|out\[0\]~9 " "Register \"Number_Cruncher:UU_A\|Program_Counter:PC\|out\[0\]\" is converted into an equivalent circuit using register \"Number_Cruncher:UU_A\|Program_Counter:PC\|out\[0\]~_emulated\" and latch \"Number_Cruncher:UU_A\|Program_Counter:PC\|out\[0\]~9\"" {  } { { "All_Modules/Program_Counter.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Program_Counter.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678036969559 "|DE1_SOC|Number_Cruncher:UU_A|Program_Counter:PC|out[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1678036969559 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678036969598 "|DE1_SOC|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678036969598 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678036969687 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678036969969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678036969969 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678036970002 "|DE1_SOC|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678036970002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678036970004 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678036970004 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "56 " "Implemented 56 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1678036970004 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678036970004 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678036970004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678036970019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  5 22:22:50 2023 " "Processing ended: Sun Mar  5 22:22:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678036970019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678036970019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678036970019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678036970019 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678036976673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678036976673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  5 22:22:56 2023 " "Processing started: Sun Mar  5 22:22:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678036976673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1678036976673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE1_SOC -c DE1_SOC --netlist_type=sgate " "Command: quartus_npp DE1_SOC -c DE1_SOC --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1678036976673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1678036976942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678036976954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  5 22:22:56 2023 " "Processing ended: Sun Mar  5 22:22:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678036976954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678036976954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678036976954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1678036976954 ""}
