<ENTRY>
{
 "thisFile": "/home/luanxinya/SVD/FPGA_test/128/toppl/toppl.hlscompile_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Mon May 12 19:56:45 2025",
 "timestampMillis": "1747051005277",
 "buildStep": {
  "cmdId": "4a7433a1-14b1-4c28-bc99-f5a6e26d9d0d",
  "name": "v++",
  "logFile": "/home/luanxinya/SVD/FPGA_test/128/toppl/logs/toppl.steps.log",
  "commandLine": "/usr/xilinx/Vitis/2023.2/bin/unwrapped/lnx64.o/v++  -c --mode hls --platform /usr/xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm --freqhz=450000000 --config pl/TopPL.cfg ",
  "args": [
   "-c",
   "--mode",
   "hls",
   "--platform",
   "/usr/xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm",
   "--freqhz=450000000",
   "--config",
   "pl/TopPL.cfg"
  ],
  "iniFiles": [
   {
    "path": "/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg",
    "content": "[hls]\nflow_target=vitis\nsyn.file=TopPL.cpp\nsyn.cflags=-I.\nsyn.top=TopPL\npackage.ip.name=TopPL\npackage.output.syn=true\npackage.output.format=xo\npackage.output.file=TopPL.xo"
   }
  ],
  "cwd": "/home/luanxinya/SVD/FPGA_test/128"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon May 12 19:56:45 2025",
 "timestampMillis": "1747051005277",
 "status": {
  "cmdId": "4a7433a1-14b1-4c28-bc99-f5a6e26d9d0d",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Mon May 12 19:56:49 2025",
 "timestampMillis": "1747051009404",
 "buildSummary": {
  "hardwarePlatform": "",
  "hardwareDsa": "",
  "platformDirectory": "",
  "runtime": "",
  "systemConfig": "",
  "flow": "BF_COMPILE",
  "target": "TT_HW",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "TopPL",
     "file": "/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "2023.2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon May 12 19:56:49 2025",
 "timestampMillis": "1747051009406",
 "buildStep": {
  "cmdId": "5f1bbe03-116a-4fa0-a514-154f552dd2de",
  "name": "csynth_design",
  "logFile": "/home/luanxinya/SVD/FPGA_test/128/toppl/hls/hls.log",
  "commandLine": "csynth_design",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/luanxinya/SVD/FPGA_test/128"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon May 12 19:56:49 2025",
 "timestampMillis": "1747051009406",
 "status": {
  "cmdId": "5f1bbe03-116a-4fa0-a514-154f552dd2de",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon May 12 19:56:49 2025",
 "timestampMillis": "1747051009407",
 "report": {
  "path": "/home/luanxinya/SVD/FPGA_test/128/toppl/hls/hls_data.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon May 12 19:56:49 2025",
 "timestampMillis": "1747051009407",
 "report": {
  "path": "/home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon May 12 19:56:49 2025",
 "timestampMillis": "1747051009407",
 "report": {
  "path": "/home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth.xml",
  "name": "",
  "fileType": "XML",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon May 12 19:57:15 2025",
 "timestampMillis": "1747051035721",
 "report": {
  "path": "/home/luanxinya/SVD/FPGA_test/128/toppl/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_DATAFLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon May 12 19:57:15 2025",
 "timestampMillis": "1747051035721",
 "report": {
  "path": "/home/luanxinya/SVD/FPGA_test/128/toppl/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_FUNCTION_CALL_GRAPH",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon May 12 19:57:15 2025",
 "timestampMillis": "1747051035722",
 "report": {
  "path": "/home/luanxinya/SVD/FPGA_test/128/toppl/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_SCHEDULE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon May 12 19:57:15 2025",
 "timestampMillis": "1747051035722",
 "status": {
  "cmdId": "5f1bbe03-116a-4fa0-a514-154f552dd2de",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon May 12 19:57:15 2025",
 "timestampMillis": "1747051035737",
 "buildStep": {
  "cmdId": "10c18f96-3944-4998-8e2c-8fcd94ca6667",
  "name": "export_design",
  "logFile": "/home/luanxinya/SVD/FPGA_test/128/toppl/hls/hls.log",
  "commandLine": "export_design -flow none -format xo",
  "args": [
   "-flow",
   "none",
   "-format",
   "xo"
  ],
  "iniFiles": [],
  "cwd": "/home/luanxinya/SVD/FPGA_test/128"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon May 12 19:57:15 2025",
 "timestampMillis": "1747051035738",
 "status": {
  "cmdId": "10c18f96-3944-4998-8e2c-8fcd94ca6667",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon May 12 19:57:15 2025",
 "timestampMillis": "1747051035739",
 "report": {
  "path": "/home/luanxinya/SVD/FPGA_test/128/toppl/hls/hls_data.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon May 12 19:57:15 2025",
 "timestampMillis": "1747051035739",
 "report": {
  "path": "/home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon May 12 19:57:15 2025",
 "timestampMillis": "1747051035740",
 "report": {
  "path": "/home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth.xml",
  "name": "",
  "fileType": "XML",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon May 12 19:57:55 2025",
 "timestampMillis": "1747051075434",
 "report": {
  "path": "/home/luanxinya/SVD/FPGA_test/128/toppl/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_DATAFLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon May 12 19:57:55 2025",
 "timestampMillis": "1747051075435",
 "report": {
  "path": "/home/luanxinya/SVD/FPGA_test/128/toppl/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_FUNCTION_CALL_GRAPH",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon May 12 19:57:55 2025",
 "timestampMillis": "1747051075436",
 "report": {
  "path": "/home/luanxinya/SVD/FPGA_test/128/toppl/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_SCHEDULE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon May 12 19:57:55 2025",
 "timestampMillis": "1747051075437",
 "status": {
  "cmdId": "10c18f96-3944-4998-8e2c-8fcd94ca6667",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon May 12 19:57:55 2025",
 "timestampMillis": "1747051075815",
 "status": {
  "cmdId": "4a7433a1-14b1-4c28-bc99-f5a6e26d9d0d",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon May 12 19:57:55 2025",
 "timestampMillis": "1747051075920",
 "report": {
  "path": "/home/luanxinya/SVD/FPGA_test/128/toppl/reports/v++_compile_toppl_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon May 12 19:57:55 2025",
 "timestampMillis": "1747051075921",
 "report": {
  "path": "/home/luanxinya/SVD/FPGA_test/128/toppl/reports/.db/v++_compile_toppl_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
