read -sv run_verilog_mid/adder_32b_7_80_283364236b5811cc9f47c671b4e70131.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_80_283364236b5811cc9f47c671b4e70131_yosys.v
