// Seed: 2306772940
macromodule module_0 (
    input wand id_0
);
  assign module_1.type_24 = 0;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output wor id_2,
    output wor id_3,
    output logic id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri0 id_10,
    input wire id_11,
    input supply0 id_12,
    input tri1 id_13,
    input wand id_14,
    input supply1 id_15,
    output logic id_16,
    output tri1 id_17,
    input supply1 id_18,
    input wor id_19,
    output tri id_20,
    input uwire id_21
);
  if (id_21) begin : LABEL_0
    always_ff begin : LABEL_0
      id_16 = #1 1;
      id_4 <= 1'd0;
    end
  end
  module_0 modCall_1 (id_9);
endmodule
