###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 10:50:04 2013
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin RegX_3/\Reg_reg[0] /CK 
Endpoint:   RegX_3/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73760
- Setup                       0.11120
+ Phase Shift                 25.00000
= Required Time               25.62640
- Arrival Time                1.54800
= Slack Time                  24.07840
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.07840 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.54450 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.81440 | 
     | RegX_3/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.06130 | 0.43470 | 1.17070 | 25.24910 | 
     | U167               | B2 ^ -> ZN v | AOI22_X1  | 0.21230 | 0.06560 | 1.23630 | 25.31470 | 
     | U166               | A v -> ZN ^  | INV_X1    | 0.05960 | 0.11700 | 1.35330 | 25.43170 | 
     | RegX_3/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.17010 | 0.04980 | 1.40310 | 25.48150 | 
     | RegX_3/U2          | A v -> ZN ^  | OAI21_X1  | 0.22500 | 0.14490 | 1.54800 | 25.62640 | 
     | RegX_3/\Reg_reg[0] | D ^          | DFFR_X1   | 0.22500 | 0.00000 | 1.54800 | 25.62640 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.07840 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.61230 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.34240 | 
     | RegX_3/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13760 | 0.00160 | 0.73760 | -23.34080 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin RegX_3/\Reg_reg[3] /CK 
Endpoint:   RegX_3/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73790
- Setup                       0.11090
+ Phase Shift                 25.00000
= Required Time               25.62700
- Arrival Time                1.53630
= Slack Time                  24.09070
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.09070 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.55680 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.82670 | 
     | RegX_3/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1   | 0.06520 | 0.43880 | 1.17480 | 25.26550 | 
     | U149               | B2 ^ -> ZN v | AOI22_X1  | 0.21340 | 0.06810 | 1.24290 | 25.33360 | 
     | U148               | A v -> ZN ^  | INV_X1    | 0.05930 | 0.11640 | 1.35930 | 25.45000 | 
     | RegX_3/U9          | A1 ^ -> ZN v | NAND2_X1  | 0.13670 | 0.04820 | 1.40750 | 25.49820 | 
     | RegX_3/U8          | A v -> ZN ^  | OAI21_X1  | 0.22340 | 0.12880 | 1.53630 | 25.62700 | 
     | RegX_3/\Reg_reg[3] | D ^          | DFFR_X1   | 0.22340 | 0.00000 | 1.53630 | 25.62700 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.09070 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.62460 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.35470 | 
     | RegX_3/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.13760 | 0.00190 | 0.73790 | -23.35280 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin RegX_3/\Reg_reg[2] /CK 
Endpoint:   RegX_3/\Reg_reg[2] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[2] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73820
- Setup                       0.11050
+ Phase Shift                 25.00000
= Required Time               25.62770
- Arrival Time                1.53690
= Slack Time                  24.09080
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.09080 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.55690 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.82680 | 
     | RegX_3/\Reg_reg[2] | CK ^ -> Q ^  | DFFR_X1   | 0.06620 | 0.44000 | 1.17600 | 25.26680 | 
     | U151               | B2 ^ -> ZN v | AOI22_X1  | 0.21310 | 0.06820 | 1.24420 | 25.33500 | 
     | U150               | A v -> ZN ^  | INV_X1    | 0.05930 | 0.11630 | 1.36050 | 25.45130 | 
     | RegX_3/U7          | A1 ^ -> ZN v | NAND2_X1  | 0.13680 | 0.04820 | 1.40870 | 25.49950 | 
     | RegX_3/U6          | A v -> ZN ^  | OAI21_X1  | 0.22150 | 0.12820 | 1.53690 | 25.62770 | 
     | RegX_3/\Reg_reg[2] | D ^          | DFFR_X1   | 0.22150 | 0.00000 | 1.53690 | 25.62770 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.09080 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.62470 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.35480 | 
     | RegX_3/\Reg_reg[2] | CK ^       | DFFR_X1   | 0.13760 | 0.00220 | 0.73820 | -23.35260 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin RegX_7/\Reg_reg[8] /CK 
Endpoint:   RegX_7/\Reg_reg[8] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_7/\Reg_reg[8] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74640
- Setup                       0.11090
+ Phase Shift                 25.00000
= Required Time               25.63550
- Arrival Time                1.54400
= Slack Time                  24.09150
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.09150 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.55760 | 
     | clk__L2_I8         | A ^ -> Z ^   | CLKBUF_X3 | 0.14000 | 0.27790 | 0.74400 | 24.83550 | 
     | RegX_7/\Reg_reg[8] | CK ^ -> Q ^  | DFFR_X1   | 0.06370 | 0.43830 | 1.18230 | 25.27380 | 
     | U39                | B2 ^ -> ZN v | AOI22_X1  | 0.21400 | 0.06790 | 1.25020 | 25.34170 | 
     | U38                | A v -> ZN ^  | INV_X1    | 0.05950 | 0.11690 | 1.36710 | 25.45860 | 
     | RegX_7/U19         | A1 ^ -> ZN v | NAND2_X1  | 0.13650 | 0.04810 | 1.41520 | 25.50670 | 
     | RegX_7/U18         | A v -> ZN ^  | OAI21_X1  | 0.22320 | 0.12880 | 1.54400 | 25.63550 | 
     | RegX_7/\Reg_reg[8] | D ^          | DFFR_X1   | 0.22320 | 0.00000 | 1.54400 | 25.63550 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.09150 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.62540 | 
     | clk__L2_I8         | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27790 | 0.74400 | -23.34750 | 
     | RegX_7/\Reg_reg[8] | CK ^       | DFFR_X1   | 0.14000 | 0.00240 | 0.74640 | -23.34510 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegX_3/\Reg_reg[5] /CK 
Endpoint:   RegX_3/\Reg_reg[5] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[5] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73820
- Setup                       0.11080
+ Phase Shift                 25.00000
= Required Time               25.62740
- Arrival Time                1.53410
= Slack Time                  24.09330
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.09330 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.55940 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.82930 | 
     | RegX_3/\Reg_reg[5] | CK ^ -> Q ^  | DFFR_X1   | 0.06430 | 0.43810 | 1.17410 | 25.26740 | 
     | U145               | B2 ^ -> ZN v | AOI22_X1  | 0.21300 | 0.06730 | 1.24140 | 25.33470 | 
     | U144               | A v -> ZN ^  | INV_X1    | 0.05930 | 0.11630 | 1.35770 | 25.45100 | 
     | RegX_3/U13         | A1 ^ -> ZN v | NAND2_X1  | 0.13610 | 0.04780 | 1.40550 | 25.49880 | 
     | RegX_3/U12         | A v -> ZN ^  | OAI21_X1  | 0.22290 | 0.12850 | 1.53400 | 25.62730 | 
     | RegX_3/\Reg_reg[5] | D ^          | DFFR_X1   | 0.22290 | 0.00010 | 1.53410 | 25.62740 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.09330 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.62720 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.35730 | 
     | RegX_3/\Reg_reg[5] | CK ^       | DFFR_X1   | 0.13760 | 0.00220 | 0.73820 | -23.35510 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegX_3/\Reg_reg[7] /CK 
Endpoint:   RegX_3/\Reg_reg[7] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[7] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73820
- Setup                       0.11020
+ Phase Shift                 25.00000
= Required Time               25.62800
- Arrival Time                1.53460
= Slack Time                  24.09340
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.09340 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.55950 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.82940 | 
     | RegX_3/\Reg_reg[7] | CK ^ -> Q ^  | DFFR_X1   | 0.06550 | 0.43940 | 1.17540 | 25.26880 | 
     | U141               | B2 ^ -> ZN v | AOI22_X1  | 0.21470 | 0.06900 | 1.24440 | 25.33780 | 
     | U140               | A v -> ZN ^  | INV_X1    | 0.05950 | 0.11690 | 1.36130 | 25.45470 | 
     | RegX_3/U17         | A1 ^ -> ZN v | NAND2_X1  | 0.13470 | 0.04680 | 1.40810 | 25.50150 | 
     | RegX_3/U16         | A v -> ZN ^  | OAI21_X1  | 0.21990 | 0.12650 | 1.53460 | 25.62800 | 
     | RegX_3/\Reg_reg[7] | D ^          | DFFR_X1   | 0.21990 | 0.00000 | 1.53460 | 25.62800 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.09340 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.62730 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.35740 | 
     | RegX_3/\Reg_reg[7] | CK ^       | DFFR_X1   | 0.13760 | 0.00220 | 0.73820 | -23.35520 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegX_6/\Reg_reg[15] /CK 
Endpoint:   RegX_6/\Reg_reg[15] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_6/\Reg_reg[15] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74640
- Setup                       0.11190
+ Phase Shift                 25.00000
= Required Time               25.63450
- Arrival Time                1.53990
= Slack Time                  24.09460
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.09460 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.56070 | 
     | clk__L2_I8          | A ^ -> Z ^   | CLKBUF_X3 | 0.14000 | 0.27790 | 0.74400 | 24.83860 | 
     | RegX_6/\Reg_reg[15] | CK ^ -> Q ^  | DFFR_X1   | 0.06200 | 0.43670 | 1.18070 | 25.27530 | 
     | U88                 | B2 ^ -> ZN v | AOI22_X1  | 0.21210 | 0.06590 | 1.24660 | 25.34120 | 
     | U87                 | A v -> ZN ^  | INV_X1    | 0.05940 | 0.11670 | 1.36330 | 25.45790 | 
     | RegX_6/U34          | A1 ^ -> ZN v | NAND2_X1  | 0.13430 | 0.04650 | 1.40980 | 25.50440 | 
     | RegX_6/U33          | A v -> ZN ^  | OAI21_X1  | 0.22860 | 0.13000 | 1.53980 | 25.63440 | 
     | RegX_6/\Reg_reg[15] | D ^          | DFFR_X1   | 0.22860 | 0.00010 | 1.53990 | 25.63450 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.09460 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.62850 | 
     | clk__L2_I8          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27790 | 0.74400 | -23.35060 | 
     | RegX_6/\Reg_reg[15] | CK ^       | DFFR_X1   | 0.14000 | 0.00240 | 0.74640 | -23.34820 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegX_6/\Reg_reg[13] /CK 
Endpoint:   RegX_6/\Reg_reg[13] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_6/\Reg_reg[13] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74250
- Setup                       0.11070
+ Phase Shift                 25.00000
= Required Time               25.63180
- Arrival Time                1.53650
= Slack Time                  24.09530
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.09530 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.56140 | 
     | clk__L2_I11         | A ^ -> Z ^   | CLKBUF_X3 | 0.14280 | 0.27400 | 0.74010 | 24.83540 | 
     | RegX_6/\Reg_reg[13] | CK ^ -> Q ^  | DFFR_X1   | 0.06360 | 0.43900 | 1.17910 | 25.27440 | 
     | U92                 | B2 ^ -> ZN v | AOI22_X1  | 0.21230 | 0.06650 | 1.24560 | 25.34090 | 
     | U91                 | A v -> ZN ^  | INV_X1    | 0.05960 | 0.11700 | 1.36260 | 25.45790 | 
     | RegX_6/U29          | A1 ^ -> ZN v | NAND2_X1  | 0.13440 | 0.04660 | 1.40920 | 25.50450 | 
     | RegX_6/U28          | A v -> ZN ^  | OAI21_X1  | 0.22200 | 0.12720 | 1.53640 | 25.63170 | 
     | RegX_6/\Reg_reg[13] | D ^          | DFFR_X1   | 0.22200 | 0.00010 | 1.53650 | 25.63180 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.09530 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.62920 | 
     | clk__L2_I11         | A ^ -> Z ^ | CLKBUF_X3 | 0.14280 | 0.27400 | 0.74010 | -23.35520 | 
     | RegX_6/\Reg_reg[13] | CK ^       | DFFR_X1   | 0.14280 | 0.00240 | 0.74250 | -23.35280 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegX_3/\Reg_reg[4] /CK 
Endpoint:   RegX_3/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73810
- Setup                       0.11040
+ Phase Shift                 25.00000
= Required Time               25.62770
- Arrival Time                1.53200
= Slack Time                  24.09570
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.09571 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.56181 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.83171 | 
     | RegX_3/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1   | 0.06300 | 0.43680 | 1.17280 | 25.26851 | 
     | U147               | B2 ^ -> ZN v | AOI22_X1  | 0.21220 | 0.06620 | 1.23900 | 25.33470 | 
     | U146               | A v -> ZN ^  | INV_X1    | 0.05950 | 0.11680 | 1.35580 | 25.45150 | 
     | RegX_3/U11         | A1 ^ -> ZN v | NAND2_X1  | 0.13660 | 0.04810 | 1.40390 | 25.49960 | 
     | RegX_3/U10         | A v -> ZN ^  | OAI21_X1  | 0.22130 | 0.12800 | 1.53190 | 25.62760 | 
     | RegX_3/\Reg_reg[4] | D ^          | DFFR_X1   | 0.22130 | 0.00010 | 1.53200 | 25.62770 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.09570 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.62960 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.35970 | 
     | RegX_3/\Reg_reg[4] | CK ^       | DFFR_X1   | 0.13760 | 0.00210 | 0.73810 | -23.35760 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegX_2/\Reg_reg[5] /CK 
Endpoint:   RegX_2/\Reg_reg[5] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[5] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73820
- Setup                       0.11110
+ Phase Shift                 25.00000
= Required Time               25.62710
- Arrival Time                1.53030
= Slack Time                  24.09680
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.09680 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.56290 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.83280 | 
     | RegX_2/\Reg_reg[5] | CK ^ -> Q ^  | DFFR_X1   | 0.06050 | 0.43450 | 1.17050 | 25.26730 | 
     | U212               | B2 ^ -> ZN v | AOI22_X1  | 0.21310 | 0.06600 | 1.23650 | 25.33330 | 
     | U211               | A v -> ZN ^  | INV_X1    | 0.05930 | 0.11630 | 1.35280 | 25.44960 | 
     | RegX_2/U13         | A1 ^ -> ZN v | NAND2_X1  | 0.13670 | 0.04820 | 1.40100 | 25.49780 | 
     | RegX_2/U12         | A v -> ZN ^  | OAI21_X1  | 0.22450 | 0.12930 | 1.53030 | 25.62710 | 
     | RegX_2/\Reg_reg[5] | D ^          | DFFR_X1   | 0.22450 | 0.00000 | 1.53030 | 25.62710 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.09680 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.63070 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.36080 | 
     | RegX_2/\Reg_reg[5] | CK ^       | DFFR_X1   | 0.13760 | 0.00220 | 0.73820 | -23.35860 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegX_7/\Reg_reg[15] /CK 
Endpoint:   RegX_7/\Reg_reg[15] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_7/\Reg_reg[15] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74640
- Setup                       0.11100
+ Phase Shift                 25.00000
= Required Time               25.63540
- Arrival Time                1.53780
= Slack Time                  24.09760
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.09760 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.56370 | 
     | clk__L2_I8          | A ^ -> Z ^   | CLKBUF_X3 | 0.14000 | 0.27790 | 0.74400 | 24.84160 | 
     | RegX_7/\Reg_reg[15] | CK ^ -> Q ^  | DFFR_X1   | 0.05930 | 0.43410 | 1.17810 | 25.27570 | 
     | U55                 | B2 ^ -> ZN v | AOI22_X1  | 0.21230 | 0.06490 | 1.24300 | 25.34060 | 
     | U54                 | A v -> ZN ^  | INV_X1    | 0.06100 | 0.12020 | 1.36320 | 25.46080 | 
     | RegX_7/U34          | A1 ^ -> ZN v | NAND2_X1  | 0.13410 | 0.04680 | 1.41000 | 25.50760 | 
     | RegX_7/U33          | A v -> ZN ^  | OAI21_X1  | 0.22370 | 0.12780 | 1.53780 | 25.63540 | 
     | RegX_7/\Reg_reg[15] | D ^          | DFFR_X1   | 0.22370 | 0.00000 | 1.53780 | 25.63540 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.09760 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.63150 | 
     | clk__L2_I8          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27790 | 0.74400 | -23.35360 | 
     | RegX_7/\Reg_reg[15] | CK ^       | DFFR_X1   | 0.14000 | 0.00240 | 0.74640 | -23.35120 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin RegX_7/\Reg_reg[13] /CK 
Endpoint:   RegX_7/\Reg_reg[13] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_7/\Reg_reg[13] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74620
- Setup                       0.11140
+ Phase Shift                 25.00000
= Required Time               25.63480
- Arrival Time                1.53540
= Slack Time                  24.09940
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.09940 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.56550 | 
     | clk__L2_I8          | A ^ -> Z ^   | CLKBUF_X3 | 0.14000 | 0.27790 | 0.74400 | 24.84340 | 
     | RegX_7/\Reg_reg[13] | CK ^ -> Q ^  | DFFR_X1   | 0.05840 | 0.43300 | 1.17700 | 25.27640 | 
     | U59                 | B2 ^ -> ZN v | AOI22_X1  | 0.21490 | 0.06620 | 1.24320 | 25.34260 | 
     | U58                 | A v -> ZN ^  | INV_X1    | 0.05970 | 0.11710 | 1.36030 | 25.45970 | 
     | RegX_7/U29          | A1 ^ -> ZN v | NAND2_X1  | 0.13410 | 0.04640 | 1.40670 | 25.50610 | 
     | RegX_7/U28          | A v -> ZN ^  | OAI21_X1  | 0.22590 | 0.12870 | 1.53540 | 25.63480 | 
     | RegX_7/\Reg_reg[13] | D ^          | DFFR_X1   | 0.22590 | 0.00000 | 1.53540 | 25.63480 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.09940 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.63330 | 
     | clk__L2_I8          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27790 | 0.74400 | -23.35540 | 
     | RegX_7/\Reg_reg[13] | CK ^       | DFFR_X1   | 0.14000 | 0.00220 | 0.74620 | -23.35320 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin RegX_1/\Reg_reg[8] /CK 
Endpoint:   RegX_1/\Reg_reg[8] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_1/\Reg_reg[8] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74240
- Setup                       0.11100
+ Phase Shift                 25.00000
= Required Time               25.63140
- Arrival Time                1.52880
= Slack Time                  24.10260
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.10260 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.56870 | 
     | clk__L2_I11        | A ^ -> Z ^   | CLKBUF_X3 | 0.14280 | 0.27400 | 0.74010 | 24.84270 | 
     | RegX_1/\Reg_reg[8] | CK ^ -> Q ^  | DFFR_X1   | 0.03270 | 0.40680 | 1.14690 | 25.24950 | 
     | U1231              | A ^ -> ZN v  | INV_X1    | 0.01650 | 0.03540 | 1.18230 | 25.28490 | 
     | U503               | B2 v -> ZN ^ | OAI22_X1  | 0.12480 | 0.15790 | 1.34020 | 25.44280 | 
     | RegX_1/U19         | A1 ^ -> ZN v | NAND2_X1  | 0.13450 | 0.06060 | 1.40080 | 25.50340 | 
     | RegX_1/U18         | A v -> ZN ^  | OAI21_X1  | 0.22370 | 0.12800 | 1.52880 | 25.63140 | 
     | RegX_1/\Reg_reg[8] | D ^          | DFFR_X1   | 0.22370 | 0.00000 | 1.52880 | 25.63140 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.10260 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.63650 | 
     | clk__L2_I11        | A ^ -> Z ^ | CLKBUF_X3 | 0.14280 | 0.27400 | 0.74010 | -23.36250 | 
     | RegX_1/\Reg_reg[8] | CK ^       | DFFR_X1   | 0.14280 | 0.00230 | 0.74240 | -23.36020 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin RegX_6/\Reg_reg[14] /CK 
Endpoint:   RegX_6/\Reg_reg[14] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_6/\Reg_reg[14] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74220
- Setup                       0.11000
+ Phase Shift                 25.00000
= Required Time               25.63220
- Arrival Time                1.52860
= Slack Time                  24.10360
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.10360 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.56970 | 
     | clk__L2_I11         | A ^ -> Z ^   | CLKBUF_X3 | 0.14280 | 0.27400 | 0.74010 | 24.84370 | 
     | RegX_6/\Reg_reg[14] | CK ^ -> Q ^  | DFFR_X1   | 0.06030 | 0.43550 | 1.17560 | 25.27920 | 
     | U90                 | B2 ^ -> ZN v | AOI22_X1  | 0.21190 | 0.06500 | 1.24060 | 25.34420 | 
     | U89                 | A v -> ZN ^  | INV_X1    | 0.05910 | 0.11600 | 1.35660 | 25.46020 | 
     | RegX_6/U31          | A1 ^ -> ZN v | NAND2_X1  | 0.13430 | 0.04630 | 1.40290 | 25.50650 | 
     | RegX_6/U30          | A v -> ZN ^  | OAI21_X1  | 0.21840 | 0.12570 | 1.52860 | 25.63220 | 
     | RegX_6/\Reg_reg[14] | D ^          | DFFR_X1   | 0.21840 | 0.00000 | 1.52860 | 25.63220 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.10360 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.63750 | 
     | clk__L2_I11         | A ^ -> Z ^ | CLKBUF_X3 | 0.14280 | 0.27400 | 0.74010 | -23.36350 | 
     | RegX_6/\Reg_reg[14] | CK ^       | DFFR_X1   | 0.14280 | 0.00210 | 0.74220 | -23.36140 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin RegX_2/\Reg_reg[2] /CK 
Endpoint:   RegX_2/\Reg_reg[2] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[2] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73840
- Setup                       0.11050
+ Phase Shift                 25.00000
= Required Time               25.62790
- Arrival Time                1.52410
= Slack Time                  24.10380
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.10380 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.56990 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.83980 | 
     | RegX_2/\Reg_reg[2] | CK ^ -> Q ^  | DFFR_X1   | 0.05810 | 0.43230 | 1.16830 | 25.27210 | 
     | U218               | B2 ^ -> ZN v | AOI22_X1  | 0.21220 | 0.06430 | 1.23260 | 25.33640 | 
     | U217               | A v -> ZN ^  | INV_X1    | 0.06000 | 0.11800 | 1.35060 | 25.45440 | 
     | RegX_2/U7          | A1 ^ -> ZN v | NAND2_X1  | 0.13430 | 0.04660 | 1.39720 | 25.50100 | 
     | RegX_2/U6          | A v -> ZN ^  | OAI21_X1  | 0.22140 | 0.12690 | 1.52410 | 25.62790 | 
     | RegX_2/\Reg_reg[2] | D ^          | DFFR_X1   | 0.22140 | 0.00000 | 1.52410 | 25.62790 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.10380 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.63770 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.36780 | 
     | RegX_2/\Reg_reg[2] | CK ^       | DFFR_X1   | 0.13760 | 0.00240 | 0.73840 | -23.36540 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegX_0/\Reg_reg[8] /CK 
Endpoint:   RegX_0/\Reg_reg[8] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_0/\Reg_reg[8] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74250
- Setup                       0.11050
+ Phase Shift                 25.00000
= Required Time               25.63200
- Arrival Time                1.52790
= Slack Time                  24.10410
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.10410 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.57020 | 
     | clk__L2_I11        | A ^ -> Z ^   | CLKBUF_X3 | 0.14280 | 0.27400 | 0.74010 | 24.84420 | 
     | RegX_0/\Reg_reg[8] | CK ^ -> Q ^  | DFFR_X1   | 0.03280 | 0.40720 | 1.14730 | 25.25140 | 
     | U1230              | A ^ -> ZN v  | INV_X1    | 0.01750 | 0.03730 | 1.18460 | 25.28870 | 
     | U787               | B2 v -> ZN ^ | OAI22_X1  | 0.12350 | 0.15650 | 1.34110 | 25.44520 | 
     | RegX_0/U19         | A1 ^ -> ZN v | NAND2_X1  | 0.13410 | 0.06010 | 1.40120 | 25.50530 | 
     | RegX_0/U18         | A v -> ZN ^  | OAI21_X1  | 0.22100 | 0.12670 | 1.52790 | 25.63200 | 
     | RegX_0/\Reg_reg[8] | D ^          | DFFR_X1   | 0.22100 | 0.00000 | 1.52790 | 25.63200 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.10410 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.63800 | 
     | clk__L2_I11        | A ^ -> Z ^ | CLKBUF_X3 | 0.14280 | 0.27400 | 0.74010 | -23.36400 | 
     | RegX_0/\Reg_reg[8] | CK ^       | DFFR_X1   | 0.14280 | 0.00240 | 0.74250 | -23.36160 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegX_7/\Reg_reg[14] /CK 
Endpoint:   RegX_7/\Reg_reg[14] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_7/\Reg_reg[14] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74640
- Setup                       0.11020
+ Phase Shift                 25.00000
= Required Time               25.63620
- Arrival Time                1.53010
= Slack Time                  24.10610
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.10610 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.57220 | 
     | clk__L2_I8          | A ^ -> Z ^   | CLKBUF_X3 | 0.14000 | 0.27790 | 0.74400 | 24.85010 | 
     | RegX_7/\Reg_reg[14] | CK ^ -> Q ^  | DFFR_X1   | 0.05640 | 0.43120 | 1.17520 | 25.28130 | 
     | U57                 | B2 ^ -> ZN v | AOI22_X1  | 0.21470 | 0.06530 | 1.24050 | 25.34660 | 
     | U56                 | A v -> ZN ^  | INV_X1    | 0.05960 | 0.11700 | 1.35750 | 25.46360 | 
     | RegX_7/U31          | A1 ^ -> ZN v | NAND2_X1  | 0.13410 | 0.04640 | 1.40390 | 25.51000 | 
     | RegX_7/U30          | A v -> ZN ^  | OAI21_X1  | 0.22000 | 0.12620 | 1.53010 | 25.63620 | 
     | RegX_7/\Reg_reg[14] | D ^          | DFFR_X1   | 0.22000 | 0.00000 | 1.53010 | 25.63620 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.10610 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.64000 | 
     | clk__L2_I8          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27790 | 0.74400 | -23.36210 | 
     | RegX_7/\Reg_reg[14] | CK ^       | DFFR_X1   | 0.14000 | 0.00240 | 0.74640 | -23.35970 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegX_2/\Reg_reg[6] /CK 
Endpoint:   RegX_2/\Reg_reg[6] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[6] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73860
- Setup                       0.10990
+ Phase Shift                 25.00000
= Required Time               25.62870
- Arrival Time                1.49990
= Slack Time                  24.12880
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.12881 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.59490 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.86480 | 
     | RegX_2/\Reg_reg[6] | CK ^ -> Q ^  | DFFR_X1   | 0.06070 | 0.43510 | 1.17110 | 25.29990 | 
     | U210               | B2 ^ -> ZN v | AOI22_X1  | 0.21490 | 0.06720 | 1.23830 | 25.36710 | 
     | U209               | A v -> ZN ^  | INV_X1    | 0.06310 | 0.12490 | 1.36320 | 25.49200 | 
     | RegX_2/U15         | A1 ^ -> ZN v | NAND2_X1  | 0.06220 | 0.04940 | 1.41260 | 25.54140 | 
     | RegX_2/U14         | A v -> ZN ^  | OAI21_X1  | 0.21860 | 0.08730 | 1.49990 | 25.62870 | 
     | RegX_2/\Reg_reg[6] | D ^          | DFFR_X1   | 0.21860 | 0.00000 | 1.49990 | 25.62870 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.12880 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.66270 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.39280 | 
     | RegX_2/\Reg_reg[6] | CK ^       | DFFR_X1   | 0.13760 | 0.00260 | 0.73860 | -23.39020 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegX_3/\Reg_reg[1] /CK 
Endpoint:   RegX_3/\Reg_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[1] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73760
- Setup                       0.11020
+ Phase Shift                 25.00000
= Required Time               25.62740
- Arrival Time                1.49080
= Slack Time                  24.13660
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.13660 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.60270 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.87260 | 
     | RegX_3/\Reg_reg[1] | CK ^ -> Q ^  | DFFR_X1   | 0.06510 | 0.43840 | 1.17440 | 25.31100 | 
     | U153               | B2 ^ -> ZN v | AOI22_X1  | 0.21190 | 0.06690 | 1.24130 | 25.37790 | 
     | U152               | A v -> ZN ^  | INV_X1    | 0.05910 | 0.11600 | 1.35730 | 25.49390 | 
     | RegX_3/U5          | A1 ^ -> ZN v | NAND2_X1  | 0.06140 | 0.04630 | 1.40360 | 25.54020 | 
     | RegX_3/U4          | A v -> ZN ^  | OAI21_X1  | 0.22010 | 0.08720 | 1.49080 | 25.62740 | 
     | RegX_3/\Reg_reg[1] | D ^          | DFFR_X1   | 0.22010 | 0.00000 | 1.49080 | 25.62740 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.13660 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.67050 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.40060 | 
     | RegX_3/\Reg_reg[1] | CK ^       | DFFR_X1   | 0.13760 | 0.00160 | 0.73760 | -23.39900 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegX_2/\Reg_reg[3] /CK 
Endpoint:   RegX_2/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73740
- Setup                       0.11070
+ Phase Shift                 25.00000
= Required Time               25.62670
- Arrival Time                1.48770
= Slack Time                  24.13900
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.13900 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.60510 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.87500 | 
     | RegX_2/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1   | 0.05760 | 0.43080 | 1.16680 | 25.30580 | 
     | U216               | B2 ^ -> ZN v | AOI22_X1  | 0.21230 | 0.06410 | 1.23090 | 25.36990 | 
     | U215               | A v -> ZN ^  | INV_X1    | 0.06100 | 0.12030 | 1.35120 | 25.49020 | 
     | RegX_2/U9          | A1 ^ -> ZN v | NAND2_X1  | 0.06180 | 0.04810 | 1.39930 | 25.53830 | 
     | RegX_2/U8          | A v -> ZN ^  | OAI21_X1  | 0.22280 | 0.08840 | 1.48770 | 25.62670 | 
     | RegX_2/\Reg_reg[3] | D ^          | DFFR_X1   | 0.22280 | 0.00000 | 1.48770 | 25.62670 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.13900 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.67290 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.40300 | 
     | RegX_2/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.13760 | 0.00140 | 0.73740 | -23.40160 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegX_2/\Reg_reg[4] /CK 
Endpoint:   RegX_2/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73860
- Setup                       0.10980
+ Phase Shift                 25.00000
= Required Time               25.62880
- Arrival Time                1.48780
= Slack Time                  24.14100
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.14100 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.60710 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.87700 | 
     | RegX_2/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1   | 0.05960 | 0.43400 | 1.17000 | 25.31100 | 
     | U214               | B2 ^ -> ZN v | AOI22_X1  | 0.21390 | 0.06620 | 1.23620 | 25.37720 | 
     | U213               | A v -> ZN ^  | INV_X1    | 0.05940 | 0.11670 | 1.35290 | 25.49390 | 
     | RegX_2/U11         | A1 ^ -> ZN v | NAND2_X1  | 0.06200 | 0.04790 | 1.40080 | 25.54180 | 
     | RegX_2/U10         | A v -> ZN ^  | OAI21_X1  | 0.21810 | 0.08700 | 1.48780 | 25.62880 | 
     | RegX_2/\Reg_reg[4] | D ^          | DFFR_X1   | 0.21810 | 0.00000 | 1.48780 | 25.62880 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.14100 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.67490 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.40500 | 
     | RegX_2/\Reg_reg[4] | CK ^       | DFFR_X1   | 0.13760 | 0.00260 | 0.73860 | -23.40240 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegX_25/\Reg_reg[0] /CK 
Endpoint:   RegX_25/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_25/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.75070
- Setup                       0.08080
+ Phase Shift                 25.00000
= Required Time               25.66990
- Arrival Time                1.52690
= Slack Time                  24.14300
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.14301 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.60910 | 
     | clk__L2_I13         | A ^ -> Z ^   | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | 24.89091 | 
     | RegX_25/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03220 | 0.40740 | 1.15530 | 25.29831 | 
     | U1727               | A ^ -> ZN v  | INV_X1    | 0.01720 | 0.03650 | 1.19180 | 25.33480 | 
     | U383                | B2 v -> ZN ^ | OAI22_X1  | 0.13080 | 0.16760 | 1.35940 | 25.50240 | 
     | RegX_25/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.08110 | 0.06900 | 1.42840 | 25.57140 | 
     | RegX_25/U2          | A v -> ZN ^  | OAI21_X1  | 0.09230 | 0.09850 | 1.52690 | 25.66990 | 
     | RegX_25/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09230 | 0.00000 | 1.52690 | 25.66990 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.14300 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.67690 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | -23.39510 | 
     | RegX_25/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14570 | 0.00280 | 0.75070 | -23.39230 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegX_26/\Reg_reg[0] /CK 
Endpoint:   RegX_26/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_26/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.75190
- Setup                       0.08110
+ Phase Shift                 25.00000
= Required Time               25.67080
- Arrival Time                1.52560
= Slack Time                  24.14520
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.14520 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.61130 | 
     | clk__L2_I13         | A ^ -> Z ^   | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | 24.89310 | 
     | RegX_26/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.06690 | 0.44450 | 1.19240 | 25.33760 | 
     | U366                | B2 ^ -> ZN v | AOI22_X1  | 0.21370 | 0.06890 | 1.26130 | 25.40650 | 
     | U365                | A v -> ZN ^  | INV_X1    | 0.05960 | 0.11700 | 1.37830 | 25.52350 | 
     | RegX_26/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07960 | 0.04940 | 1.42770 | 25.57290 | 
     | RegX_26/U2          | A v -> ZN ^  | OAI21_X1  | 0.09280 | 0.09790 | 1.52560 | 25.67080 | 
     | RegX_26/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09280 | 0.00000 | 1.52560 | 25.67080 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.14520 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.67910 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | -23.39730 | 
     | RegX_26/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14570 | 0.00400 | 0.75190 | -23.39330 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegX_7/\Reg_reg[12] /CK 
Endpoint:   RegX_7/\Reg_reg[12] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_7/\Reg_reg[12] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.75500
- Setup                       0.11160
+ Phase Shift                 25.00000
= Required Time               25.64340
- Arrival Time                1.49810
= Slack Time                  24.14530
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.14530 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.61140 | 
     | clk__L2_I12         | A ^ -> Z ^   | CLKBUF_X3 | 0.14970 | 0.28780 | 0.75390 | 24.89920 | 
     | RegX_7/\Reg_reg[12] | CK ^ -> Q ^  | DFFR_X1   | 0.05650 | 0.43250 | 1.18640 | 25.33170 | 
     | U61                 | B2 ^ -> ZN v | AOI22_X1  | 0.21220 | 0.06360 | 1.25000 | 25.39530 | 
     | U60                 | A v -> ZN ^  | INV_X1    | 0.05940 | 0.11650 | 1.36650 | 25.51180 | 
     | RegX_7/U27          | A1 ^ -> ZN v | NAND2_X1  | 0.05240 | 0.04800 | 1.41450 | 25.55980 | 
     | RegX_7/U26          | A v -> ZN ^  | OAI21_X1  | 0.22540 | 0.08360 | 1.49810 | 25.64340 | 
     | RegX_7/\Reg_reg[12] | D ^          | DFFR_X1   | 0.22540 | 0.00000 | 1.49810 | 25.64340 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.14530 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.67920 | 
     | clk__L2_I12         | A ^ -> Z ^ | CLKBUF_X3 | 0.14970 | 0.28780 | 0.75390 | -23.39140 | 
     | RegX_7/\Reg_reg[12] | CK ^       | DFFR_X1   | 0.14970 | 0.00110 | 0.75500 | -23.39030 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegX_27/\Reg_reg[0] /CK 
Endpoint:   RegX_27/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.75140
- Setup                       0.08080
+ Phase Shift                 25.00000
= Required Time               25.67060
- Arrival Time                1.52450
= Slack Time                  24.14610
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.14610 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.61220 | 
     | clk__L2_I13         | A ^ -> Z ^   | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | 24.89400 | 
     | RegX_27/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.06450 | 0.44170 | 1.18960 | 25.33570 | 
     | U333                | B2 ^ -> ZN v | AOI22_X1  | 0.21610 | 0.06970 | 1.25930 | 25.40540 | 
     | U332                | A v -> ZN ^  | INV_X1    | 0.05990 | 0.11760 | 1.37690 | 25.52300 | 
     | RegX_27/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.08000 | 0.04980 | 1.42670 | 25.57280 | 
     | RegX_27/U2          | A v -> ZN ^  | OAI21_X1  | 0.09230 | 0.09780 | 1.52450 | 25.67060 | 
     | RegX_27/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09230 | 0.00000 | 1.52450 | 25.67060 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.14610 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68000 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | -23.39820 | 
     | RegX_27/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14570 | 0.00350 | 0.75140 | -23.39470 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegX_6/\Reg_reg[2] /CK 
Endpoint:   RegX_6/\Reg_reg[2] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_6/\Reg_reg[2] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.75640
- Setup                       0.08120
+ Phase Shift                 25.00000
= Required Time               25.67520
- Arrival Time                1.52510
= Slack Time                  24.15010
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.15010 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.61620 | 
     | clk__L2_I12        | A ^ -> Z ^   | CLKBUF_X3 | 0.14970 | 0.28780 | 0.75390 | 24.90400 | 
     | RegX_6/\Reg_reg[2] | CK ^ -> Q ^  | DFFR_X1   | 0.06270 | 0.43990 | 1.19380 | 25.34390 | 
     | U84                | B2 ^ -> ZN v | AOI22_X1  | 0.21260 | 0.06650 | 1.26030 | 25.41040 | 
     | U83                | A v -> ZN ^  | INV_X1    | 0.06410 | 0.12700 | 1.38730 | 25.53740 | 
     | RegX_6/U7          | A1 ^ -> ZN v | NAND2_X1  | 0.06200 | 0.05030 | 1.43760 | 25.58770 | 
     | RegX_6/U6          | A v -> ZN ^  | OAI21_X1  | 0.09290 | 0.08750 | 1.52510 | 25.67520 | 
     | RegX_6/\Reg_reg[2] | D ^          | DFFR_X1   | 0.09290 | 0.00000 | 1.52510 | 25.67520 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.15010 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68400 | 
     | clk__L2_I12        | A ^ -> Z ^ | CLKBUF_X3 | 0.14970 | 0.28780 | 0.75390 | -23.39620 | 
     | RegX_6/\Reg_reg[2] | CK ^       | DFFR_X1   | 0.14970 | 0.00250 | 0.75640 | -23.39370 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegX_17/\Reg_reg[0] /CK 
Endpoint:   RegX_17/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_17/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73940
- Setup                       0.08260
+ Phase Shift                 25.00000
= Required Time               25.65680
- Arrival Time                1.50610
= Slack Time                  24.15070
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.15071 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.61680 | 
     | clk__L2_I6          | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.27160 | 0.73770 | 24.88840 | 
     | RegX_17/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03240 | 0.40450 | 1.14220 | 25.29290 | 
     | U1708               | A ^ -> ZN v  | INV_X1    | 0.01630 | 0.03490 | 1.17710 | 25.32780 | 
     | U600                | B2 v -> ZN ^ | OAI22_X1  | 0.12390 | 0.15620 | 1.33330 | 25.48400 | 
     | RegX_17/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.08270 | 0.06980 | 1.40310 | 25.55380 | 
     | RegX_17/U2          | A v -> ZN ^  | OAI21_X1  | 0.09720 | 0.10290 | 1.50600 | 25.65670 | 
     | RegX_17/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09720 | 0.00010 | 1.50610 | 25.65680 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.15070 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68460 | 
     | clk__L2_I6          | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.27160 | 0.73770 | -23.41300 | 
     | RegX_17/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13760 | 0.00170 | 0.73940 | -23.41130 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegX_19/\Reg_reg[0] /CK 
Endpoint:   RegX_19/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_19/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73820
- Setup                       0.08130
+ Phase Shift                 25.00000
= Required Time               25.65690
- Arrival Time                1.50580
= Slack Time                  24.15110
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.15110 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.61720 | 
     | clk__L2_I6          | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.27160 | 0.73770 | 24.88880 | 
     | RegX_19/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.05990 | 0.43220 | 1.16990 | 25.32100 | 
     | U550                | B2 ^ -> ZN v | AOI22_X1  | 0.21190 | 0.06480 | 1.23470 | 25.38580 | 
     | U549                | A v -> ZN ^  | INV_X1    | 0.06030 | 0.11870 | 1.35340 | 25.50450 | 
     | RegX_19/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.08230 | 0.05180 | 1.40520 | 25.55630 | 
     | RegX_19/U2          | A v -> ZN ^  | OAI21_X1  | 0.09420 | 0.10060 | 1.50580 | 25.65690 | 
     | RegX_19/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09420 | 0.00000 | 1.50580 | 25.65690 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.15110 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68500 | 
     | clk__L2_I6          | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.27160 | 0.73770 | -23.41340 | 
     | RegX_19/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13760 | 0.00050 | 0.73820 | -23.41290 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegX_22/\Reg_reg[0] /CK 
Endpoint:   RegX_22/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_22/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74590
- Setup                       0.08240
+ Phase Shift                 25.00000
= Required Time               25.66350
- Arrival Time                1.51240
= Slack Time                  24.15110
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.15110 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.61720 | 
     | clk__L2_I2          | A ^ -> Z ^   | CLKBUF_X3 | 0.13820 | 0.27790 | 0.74400 | 24.89510 | 
     | RegX_22/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.06210 | 0.43580 | 1.17980 | 25.33090 | 
     | U466                | B2 ^ -> ZN v | AOI22_X1  | 0.21180 | 0.06570 | 1.24550 | 25.39660 | 
     | U465                | A v -> ZN ^  | INV_X1    | 0.05930 | 0.11640 | 1.36190 | 25.51300 | 
     | RegX_22/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.08010 | 0.04960 | 1.41150 | 25.56260 | 
     | RegX_22/U2          | A v -> ZN ^  | OAI21_X1  | 0.09680 | 0.10080 | 1.51230 | 25.66340 | 
     | RegX_22/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09680 | 0.00010 | 1.51240 | 25.66350 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.15110 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68500 | 
     | clk__L2_I2          | A ^ -> Z ^ | CLKBUF_X3 | 0.13820 | 0.27790 | 0.74400 | -23.40710 | 
     | RegX_22/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13820 | 0.00190 | 0.74590 | -23.40520 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegX_26/\Reg_reg[2] /CK 
Endpoint:   RegX_26/\Reg_reg[2] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_26/\Reg_reg[2] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.75180
- Setup                       0.08060
+ Phase Shift                 25.00000
= Required Time               25.67120
- Arrival Time                1.51910
= Slack Time                  24.15210
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.15210 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.61820 | 
     | clk__L2_I13         | A ^ -> Z ^   | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | 24.90000 | 
     | RegX_26/\Reg_reg[2] | CK ^ -> Q ^  | DFFR_X1   | 0.06190 | 0.43950 | 1.18740 | 25.33950 | 
     | U350                | B2 ^ -> ZN v | AOI22_X1  | 0.21190 | 0.06570 | 1.25310 | 25.40520 | 
     | U349                | A v -> ZN ^  | INV_X1    | 0.06600 | 0.13140 | 1.38450 | 25.53660 | 
     | RegX_26/U7          | A1 ^ -> ZN v | NAND2_X1  | 0.06060 | 0.04880 | 1.43330 | 25.58540 | 
     | RegX_26/U6          | A v -> ZN ^  | OAI21_X1  | 0.09170 | 0.08580 | 1.51910 | 25.67120 | 
     | RegX_26/\Reg_reg[2] | D ^          | DFFR_X1   | 0.09170 | 0.00000 | 1.51910 | 25.67120 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.15210 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68600 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | -23.40420 | 
     | RegX_26/\Reg_reg[2] | CK ^       | DFFR_X1   | 0.14570 | 0.00390 | 0.75180 | -23.40030 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegX_21/\Reg_reg[0] /CK 
Endpoint:   RegX_21/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_21/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74580
- Setup                       0.08200
+ Phase Shift                 25.00000
= Required Time               25.66380
- Arrival Time                1.51110
= Slack Time                  24.15270
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.15270 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.61880 | 
     | clk__L2_I2          | A ^ -> Z ^   | CLKBUF_X3 | 0.13820 | 0.27790 | 0.74400 | 24.89670 | 
     | RegX_21/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03340 | 0.40610 | 1.15010 | 25.30280 | 
     | U1719               | A ^ -> ZN v  | INV_X1    | 0.01690 | 0.03630 | 1.18640 | 25.33910 | 
     | U483                | B2 v -> ZN ^ | OAI22_X1  | 0.12380 | 0.15650 | 1.34290 | 25.49560 | 
     | RegX_21/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.08100 | 0.06750 | 1.41040 | 25.56310 | 
     | RegX_21/U2          | A v -> ZN ^  | OAI21_X1  | 0.09580 | 0.10070 | 1.51110 | 25.66380 | 
     | RegX_21/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09580 | 0.00000 | 1.51110 | 25.66380 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.15270 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68660 | 
     | clk__L2_I2          | A ^ -> Z ^ | CLKBUF_X3 | 0.13820 | 0.27790 | 0.74400 | -23.40870 | 
     | RegX_21/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13820 | 0.00180 | 0.74580 | -23.40690 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegX_1/\Reg_reg[0] /CK 
Endpoint:   RegX_1/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_1/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73890
- Setup                       0.08330
+ Phase Shift                 25.00000
= Required Time               25.65560
- Arrival Time                1.50230
= Slack Time                  24.15330
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.15331 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.61940 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.88930 | 
     | RegX_1/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03230 | 0.40560 | 1.14160 | 25.29490 | 
     | U1747              | A ^ -> ZN v  | INV_X1    | 0.01660 | 0.03540 | 1.17700 | 25.33030 | 
     | U517               | B2 v -> ZN ^ | OAI22_X1  | 0.12330 | 0.15550 | 1.33250 | 25.48580 | 
     | RegX_1/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.08290 | 0.06820 | 1.40070 | 25.55400 | 
     | RegX_1/U2          | A v -> ZN ^  | OAI21_X1  | 0.09890 | 0.10160 | 1.50230 | 25.65560 | 
     | RegX_1/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09890 | 0.00000 | 1.50230 | 25.65560 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.15330 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68720 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.41730 | 
     | RegX_1/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13760 | 0.00290 | 0.73890 | -23.41440 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegX_22/\Reg_reg[3] /CK 
Endpoint:   RegX_22/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_22/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74570
- Setup                       0.08020
+ Phase Shift                 25.00000
= Required Time               25.66550
- Arrival Time                1.51220
= Slack Time                  24.15330
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.15330 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.61940 | 
     | clk__L2_I2          | A ^ -> Z ^   | CLKBUF_X3 | 0.13820 | 0.27790 | 0.74400 | 24.89730 | 
     | RegX_22/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1   | 0.07060 | 0.44400 | 1.18800 | 25.34130 | 
     | U448                | B2 ^ -> ZN v | AOI22_X1  | 0.21670 | 0.07260 | 1.26060 | 25.41390 | 
     | U447                | A v -> ZN ^  | INV_X1    | 0.06080 | 0.11940 | 1.38000 | 25.53330 | 
     | RegX_22/U9          | A1 ^ -> ZN v | NAND2_X1  | 0.06040 | 0.04680 | 1.42680 | 25.58010 | 
     | RegX_22/U8          | A v -> ZN ^  | OAI21_X1  | 0.09140 | 0.08540 | 1.51220 | 25.66550 | 
     | RegX_22/\Reg_reg[3] | D ^          | DFFR_X1   | 0.09140 | 0.00000 | 1.51220 | 25.66550 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.15330 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68720 | 
     | clk__L2_I2          | A ^ -> Z ^ | CLKBUF_X3 | 0.13820 | 0.27790 | 0.74400 | -23.40930 | 
     | RegX_22/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.13820 | 0.00170 | 0.74570 | -23.40760 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegX_24/\Reg_reg[0] /CK 
Endpoint:   RegX_24/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_24/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.75080
- Setup                       0.08060
+ Phase Shift                 25.00000
= Required Time               25.67020
- Arrival Time                1.51650
= Slack Time                  24.15370
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.15370 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.61980 | 
     | clk__L2_I13         | A ^ -> Z ^   | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | 24.90160 | 
     | RegX_24/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03570 | 0.41160 | 1.15950 | 25.31320 | 
     | U1725               | A ^ -> ZN v  | INV_X1    | 0.01710 | 0.03730 | 1.19680 | 25.35050 | 
     | U400                | B2 v -> ZN ^ | OAI22_X1  | 0.12390 | 0.15670 | 1.35350 | 25.50720 | 
     | RegX_24/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07360 | 0.06620 | 1.41970 | 25.57340 | 
     | RegX_24/U2          | A v -> ZN ^  | OAI21_X1  | 0.09160 | 0.09670 | 1.51640 | 25.67010 | 
     | RegX_24/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09160 | 0.00010 | 1.51650 | 25.67020 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.15370 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68760 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | -23.40580 | 
     | RegX_24/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14570 | 0.00290 | 0.75080 | -23.40290 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegX_27/\Reg_reg[8] /CK 
Endpoint:   RegX_27/\Reg_reg[8] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[8] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.75220
- Setup                       0.08430
+ Phase Shift                 25.00000
= Required Time               25.66790
- Arrival Time                1.51410
= Slack Time                  24.15380
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.15380 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.61990 | 
     | clk__L2_I13         | A ^ -> Z ^   | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | 24.90170 | 
     | RegX_27/\Reg_reg[8] | CK ^ -> Q ^  | DFFR_X1   | 0.06220 | 0.44030 | 1.18820 | 25.34200 | 
     | U305                | B2 ^ -> ZN v | AOI22_X1  | 0.21190 | 0.06580 | 1.25400 | 25.40780 | 
     | U304                | A v -> ZN ^  | INV_X1    | 0.06260 | 0.12370 | 1.37770 | 25.53150 | 
     | RegX_27/U19         | A1 ^ -> ZN v | NAND2_X1  | 0.06140 | 0.04740 | 1.42510 | 25.57890 | 
     | RegX_27/U18         | A v -> ZN ^  | OAI21_X1  | 0.10080 | 0.08900 | 1.51410 | 25.66790 | 
     | RegX_27/\Reg_reg[8] | D ^          | DFFR_X1   | 0.10080 | 0.00000 | 1.51410 | 25.66790 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.15380 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68770 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | -23.40590 | 
     | RegX_27/\Reg_reg[8] | CK ^       | DFFR_X1   | 0.14570 | 0.00430 | 0.75220 | -23.40160 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegX_23/\Reg_reg[0] /CK 
Endpoint:   RegX_23/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_23/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74570
- Setup                       0.08250
+ Phase Shift                 25.00000
= Required Time               25.66320
- Arrival Time                1.50940
= Slack Time                  24.15380
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.15380 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.61990 | 
     | clk__L2_I2          | A ^ -> Z ^   | CLKBUF_X3 | 0.13820 | 0.27790 | 0.74400 | 24.89780 | 
     | RegX_23/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.06020 | 0.43390 | 1.17790 | 25.33170 | 
     | U433                | B2 ^ -> ZN v | AOI22_X1  | 0.21190 | 0.06490 | 1.24280 | 25.39660 | 
     | U432                | A v -> ZN ^  | INV_X1    | 0.05930 | 0.11640 | 1.35920 | 25.51300 | 
     | RegX_23/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07980 | 0.04930 | 1.40850 | 25.56230 | 
     | RegX_23/U2          | A v -> ZN ^  | OAI21_X1  | 0.09690 | 0.10080 | 1.50930 | 25.66310 | 
     | RegX_23/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09690 | 0.00010 | 1.50940 | 25.66320 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.15380 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68770 | 
     | clk__L2_I2          | A ^ -> Z ^ | CLKBUF_X3 | 0.13820 | 0.27790 | 0.74400 | -23.40980 | 
     | RegX_23/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13820 | 0.00170 | 0.74570 | -23.40810 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegX_13/\Reg_reg[0] /CK 
Endpoint:   RegX_13/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_13/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73730
- Setup                       0.07890
+ Phase Shift                 25.00000
= Required Time               25.65840
- Arrival Time                1.50400
= Slack Time                  24.15440
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.15441 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.62050 | 
     | clk__L2_I1          | A ^ -> Z ^   | CLKBUF_X3 | 0.13150 | 0.26980 | 0.73590 | 24.89030 | 
     | RegX_13/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03450 | 0.40520 | 1.14110 | 25.29550 | 
     | U1785               | A ^ -> ZN v  | INV_X1    | 0.01810 | 0.03900 | 1.18010 | 25.33450 | 
     | U700                | B2 v -> ZN ^ | OAI22_X1  | 0.12650 | 0.16150 | 1.34160 | 25.49600 | 
     | RegX_13/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.06860 | 0.06750 | 1.40910 | 25.56350 | 
     | RegX_13/U2          | A v -> ZN ^  | OAI21_X1  | 0.08880 | 0.09480 | 1.50390 | 25.65830 | 
     | RegX_13/\Reg_reg[0] | D ^          | DFFR_X1   | 0.08880 | 0.00010 | 1.50400 | 25.65840 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.15440 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68830 | 
     | clk__L2_I1          | A ^ -> Z ^ | CLKBUF_X3 | 0.13150 | 0.26980 | 0.73590 | -23.41850 | 
     | RegX_13/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13150 | 0.00140 | 0.73730 | -23.41710 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegX_5/\Reg_reg[0] /CK 
Endpoint:   RegX_5/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_5/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73270
- Setup                       0.08220
+ Phase Shift                 25.00000
= Required Time               25.65050
- Arrival Time                1.49570
= Slack Time                  24.15480
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.15480 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.62090 | 
     | clk__L2_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.13120 | 0.26280 | 0.72890 | 24.88370 | 
     | RegX_5/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03290 | 0.40580 | 1.13470 | 25.28950 | 
     | U1758              | A ^ -> ZN v  | INV_X1    | 0.01640 | 0.03520 | 1.16990 | 25.32470 | 
     | U117               | B2 v -> ZN ^ | OAI22_X1  | 0.12550 | 0.15880 | 1.32870 | 25.48350 | 
     | RegX_5/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07950 | 0.06620 | 1.39490 | 25.54970 | 
     | RegX_5/U2          | A v -> ZN ^  | OAI21_X1  | 0.09700 | 0.10070 | 1.49560 | 25.65040 | 
     | RegX_5/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09700 | 0.00010 | 1.49570 | 25.65050 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.15480 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68870 | 
     | clk__L2_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.13120 | 0.26280 | 0.72890 | -23.42590 | 
     | RegX_5/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13120 | 0.00380 | 0.73270 | -23.42210 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegX_3/\Reg_reg[11] /CK 
Endpoint:   RegX_3/\Reg_reg[11] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[11] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74180
- Setup                       0.08180
+ Phase Shift                 25.00000
= Required Time               25.66000
- Arrival Time                1.50520
= Slack Time                  24.15480
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.15480 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.62090 | 
     | clk__L2_I11         | A ^ -> Z ^   | CLKBUF_X3 | 0.14280 | 0.27400 | 0.74010 | 24.89490 | 
     | RegX_3/\Reg_reg[11] | CK ^ -> Q ^  | DFFR_X1   | 0.06850 | 0.44310 | 1.18320 | 25.33800 | 
     | U163                | B2 ^ -> ZN v | AOI22_X1  | 0.21200 | 0.06840 | 1.25160 | 25.40640 | 
     | U162                | A v -> ZN ^  | INV_X1    | 0.06090 | 0.12000 | 1.37160 | 25.52640 | 
     | RegX_3/U25          | A1 ^ -> ZN v | NAND2_X1  | 0.06080 | 0.04680 | 1.41840 | 25.57320 | 
     | RegX_3/U24          | A v -> ZN ^  | OAI21_X1  | 0.09490 | 0.08680 | 1.50520 | 25.66000 | 
     | RegX_3/\Reg_reg[11] | D ^          | DFFR_X1   | 0.09490 | 0.00000 | 1.50520 | 25.66000 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.15480 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68870 | 
     | clk__L2_I11         | A ^ -> Z ^ | CLKBUF_X3 | 0.14280 | 0.27400 | 0.74010 | -23.41470 | 
     | RegX_3/\Reg_reg[11] | CK ^       | DFFR_X1   | 0.14280 | 0.00170 | 0.74180 | -23.41300 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegX_18/\Reg_reg[0] /CK 
Endpoint:   RegX_18/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_18/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73910
- Setup                       0.08290
+ Phase Shift                 25.00000
= Required Time               25.65620
- Arrival Time                1.50130
= Slack Time                  24.15490
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.15490 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.62100 | 
     | clk__L2_I6          | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.27160 | 0.73770 | 24.89260 | 
     | RegX_18/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.05940 | 0.43250 | 1.17020 | 25.32510 | 
     | U583                | B2 ^ -> ZN v | AOI22_X1  | 0.21190 | 0.06460 | 1.23480 | 25.38970 | 
     | U582                | A v -> ZN ^  | INV_X1    | 0.05930 | 0.11640 | 1.35120 | 25.50610 | 
     | RegX_18/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.08120 | 0.04930 | 1.40050 | 25.55540 | 
     | RegX_18/U2          | A v -> ZN ^  | OAI21_X1  | 0.09810 | 0.10080 | 1.50130 | 25.65620 | 
     | RegX_18/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09810 | 0.00000 | 1.50130 | 25.65620 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.15490 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68880 | 
     | clk__L2_I6          | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.27160 | 0.73770 | -23.41720 | 
     | RegX_18/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13760 | 0.00140 | 0.73910 | -23.41580 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegX_16/\Reg_reg[0] /CK 
Endpoint:   RegX_16/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_16/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73950
- Setup                       0.08140
+ Phase Shift                 25.00000
= Required Time               25.65810
- Arrival Time                1.50310
= Slack Time                  24.15500
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.15500 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.62110 | 
     | clk__L2_I6          | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.27160 | 0.73770 | 24.89270 | 
     | RegX_16/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03220 | 0.40430 | 1.14200 | 25.29700 | 
     | U1706               | A ^ -> ZN v  | INV_X1    | 0.01670 | 0.03550 | 1.17750 | 25.33250 | 
     | U617                | B2 v -> ZN ^ | OAI22_X1  | 0.12610 | 0.15990 | 1.33740 | 25.49240 | 
     | RegX_16/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07960 | 0.06670 | 1.40410 | 25.55910 | 
     | RegX_16/U2          | A v -> ZN ^  | OAI21_X1  | 0.09450 | 0.09900 | 1.50310 | 25.65810 | 
     | RegX_16/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09450 | 0.00000 | 1.50310 | 25.65810 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.15500 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68890 | 
     | clk__L2_I6          | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.27160 | 0.73770 | -23.41730 | 
     | RegX_16/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13760 | 0.00180 | 0.73950 | -23.41550 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegX_26/\Reg_reg[10] /CK 
Endpoint:   RegX_26/\Reg_reg[10] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_26/\Reg_reg[10] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74790
- Setup                       0.08370
+ Phase Shift                 25.00000
= Required Time               25.66420
- Arrival Time                1.50870
= Slack Time                  24.15550
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |           |         |         |  Time   |   Time   | 
     |----------------------+--------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^        |           | 1.00000 |         | 0.00000 | 24.15550 | 
     | clk__L1_I0           | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.62160 | 
     | clk__L2_I3           | A ^ -> Z ^   | CLKBUF_X3 | 0.14480 | 0.27970 | 0.74580 | 24.90130 | 
     | RegX_26/\Reg_reg[10] | CK ^ -> Q ^  | DFFR_X1   | 0.06330 | 0.43890 | 1.18470 | 25.34020 | 
     | U364                 | B2 ^ -> ZN v | AOI22_X1  | 0.21280 | 0.06690 | 1.25160 | 25.40710 | 
     | U363                 | A v -> ZN ^  | INV_X1    | 0.05930 | 0.11650 | 1.36810 | 25.52360 | 
     | RegX_26/U23          | A1 ^ -> ZN v | NAND2_X1  | 0.06360 | 0.04950 | 1.41760 | 25.57310 | 
     | RegX_26/U22          | A v -> ZN ^  | OAI21_X1  | 0.09920 | 0.09100 | 1.50860 | 25.66410 | 
     | RegX_26/\Reg_reg[10] | D ^          | DFFR_X1   | 0.09920 | 0.00010 | 1.50870 | 25.66420 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -24.15550 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.68940 | 
     | clk__L2_I3           | A ^ -> Z ^ | CLKBUF_X3 | 0.14480 | 0.27970 | 0.74580 | -23.40970 | 
     | RegX_26/\Reg_reg[10] | CK ^       | DFFR_X1   | 0.14480 | 0.00210 | 0.74790 | -23.40760 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegX_26/\Reg_reg[3] /CK 
Endpoint:   RegX_26/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_26/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.75240
- Setup                       0.08370
+ Phase Shift                 25.00000
= Required Time               25.66870
- Arrival Time                1.51240
= Slack Time                  24.15630
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 | 24.15630 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.62240 | 
     | clk__L2_I13         | A ^ -> Z ^   | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | 24.90420 | 
     | RegX_26/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1   | 0.06320 | 0.44150 | 1.18940 | 25.34570 | 
     | U348                | B2 ^ -> ZN v | AOI22_X1  | 0.21230 | 0.06640 | 1.25580 | 25.41210 | 
     | U347                | A v -> ZN ^  | INV_X1    | 0.05920 | 0.11610 | 1.37190 | 25.52820 | 
     | RegX_26/U9          | A1 ^ -> ZN v | NAND2_X1  | 0.06370 | 0.04930 | 1.42120 | 25.57750 | 
     | RegX_26/U8          | A v -> ZN ^  | OAI21_X1  | 0.09930 | 0.09110 | 1.51230 | 25.66860 | 
     | RegX_26/\Reg_reg[3] | D ^          | DFFR_X1   | 0.09930 | 0.00010 | 1.51240 | 25.66870 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -24.15630 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.69020 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | -23.40840 | 
     | RegX_26/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.14570 | 0.00450 | 0.75240 | -23.40390 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegX_0/\Reg_reg[0] /CK 
Endpoint:   RegX_0/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_0/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74710
- Setup                       0.08200
+ Phase Shift                 25.00000
= Required Time               25.66510
- Arrival Time                1.50880
= Slack Time                  24.15630
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.15630 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.62240 | 
     | clk__L2_I3         | A ^ -> Z ^   | CLKBUF_X3 | 0.14480 | 0.27970 | 0.74580 | 24.90210 | 
     | RegX_0/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03250 | 0.40610 | 1.15190 | 25.30820 | 
     | U1745              | A ^ -> ZN v  | INV_X1    | 0.01630 | 0.03490 | 1.18680 | 25.34310 | 
     | U815               | B2 v -> ZN ^ | OAI22_X1  | 0.12460 | 0.15720 | 1.34400 | 25.50030 | 
     | RegX_0/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.08140 | 0.06670 | 1.41070 | 25.56700 | 
     | RegX_0/U2          | A v -> ZN ^  | OAI21_X1  | 0.09510 | 0.09810 | 1.50880 | 25.66510 | 
     | RegX_0/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09510 | 0.00000 | 1.50880 | 25.66510 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.15630 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.69020 | 
     | clk__L2_I3         | A ^ -> Z ^ | CLKBUF_X3 | 0.14480 | 0.27970 | 0.74580 | -23.41050 | 
     | RegX_0/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14480 | 0.00130 | 0.74710 | -23.40920 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegX_2/\Reg_reg[0] /CK 
Endpoint:   RegX_2/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73700
- Setup                       0.08280
+ Phase Shift                 25.00000
= Required Time               25.65420
- Arrival Time                1.49760
= Slack Time                  24.15660
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.15660 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.62270 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.89260 | 
     | RegX_2/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.05860 | 0.43140 | 1.16740 | 25.32400 | 
     | U234               | B2 ^ -> ZN v | AOI22_X1  | 0.21230 | 0.06450 | 1.23190 | 25.38850 | 
     | U233               | A v -> ZN ^  | INV_X1    | 0.05940 | 0.11650 | 1.34840 | 25.50500 | 
     | RegX_2/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.08110 | 0.04940 | 1.39780 | 25.55440 | 
     | RegX_2/U2          | A v -> ZN ^  | OAI21_X1  | 0.09780 | 0.09980 | 1.49760 | 25.65420 | 
     | RegX_2/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09780 | 0.00000 | 1.49760 | 25.65420 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.15660 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.69050 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.42060 | 
     | RegX_2/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13760 | 0.00100 | 0.73700 | -23.41960 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegX_6/\Reg_reg[3] /CK 
Endpoint:   RegX_6/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_6/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.75600
- Setup                       0.08150
+ Phase Shift                 25.00000
= Required Time               25.67450
- Arrival Time                1.51750
= Slack Time                  24.15700
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.15701 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.62310 | 
     | clk__L2_I12        | A ^ -> Z ^   | CLKBUF_X3 | 0.14970 | 0.28780 | 0.75390 | 24.91090 | 
     | RegX_6/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1   | 0.06060 | 0.43750 | 1.19140 | 25.34840 | 
     | U82                | B2 ^ -> ZN v | AOI22_X1  | 0.21430 | 0.06670 | 1.25810 | 25.41510 | 
     | U81                | A v -> ZN ^  | INV_X1    | 0.06260 | 0.12380 | 1.38190 | 25.53890 | 
     | RegX_6/U9          | A1 ^ -> ZN v | NAND2_X1  | 0.06090 | 0.04840 | 1.43030 | 25.58730 | 
     | RegX_6/U8          | A v -> ZN ^  | OAI21_X1  | 0.09360 | 0.08720 | 1.51750 | 25.67450 | 
     | RegX_6/\Reg_reg[3] | D ^          | DFFR_X1   | 0.09360 | 0.00000 | 1.51750 | 25.67450 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.15700 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.69090 | 
     | clk__L2_I12        | A ^ -> Z ^ | CLKBUF_X3 | 0.14970 | 0.28780 | 0.75390 | -23.40310 | 
     | RegX_6/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.14970 | 0.00210 | 0.75600 | -23.40100 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegX_7/\Reg_reg[0] /CK 
Endpoint:   RegX_7/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_7/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.75650
- Setup                       0.08150
+ Phase Shift                 25.00000
= Required Time               25.67500
- Arrival Time                1.51780
= Slack Time                  24.15720
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 | 24.15721 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.62330 | 
     | clk__L2_I12        | A ^ -> Z ^   | CLKBUF_X3 | 0.14970 | 0.28780 | 0.75390 | 24.91110 | 
     | RegX_7/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.05740 | 0.43480 | 1.18870 | 25.34590 | 
     | U67                | B2 ^ -> ZN v | AOI22_X1  | 0.21240 | 0.06400 | 1.25270 | 25.40990 | 
     | U66                | A v -> ZN ^  | INV_X1    | 0.05960 | 0.11710 | 1.36980 | 25.52700 | 
     | RegX_7/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07980 | 0.04950 | 1.41930 | 25.57650 | 
     | RegX_7/U2          | A v -> ZN ^  | OAI21_X1  | 0.09350 | 0.09850 | 1.51780 | 25.67500 | 
     | RegX_7/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09350 | 0.00000 | 1.51780 | 25.67500 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                    |            |           |         |         |  Time   |   Time    | 
     |--------------------+------------+-----------+---------+---------+---------+-----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -24.15720 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.69110 | 
     | clk__L2_I12        | A ^ -> Z ^ | CLKBUF_X3 | 0.14970 | 0.28780 | 0.75390 | -23.40330 | 
     | RegX_7/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14970 | 0.00260 | 0.75650 | -23.40070 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegX_19/\Reg_reg[14] /CK 
Endpoint:   RegX_19/\Reg_reg[14] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_19/\Reg_reg[14] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73760
- Setup                       0.08340
+ Phase Shift                 25.00000
= Required Time               25.65420
- Arrival Time                1.49620
= Slack Time                  24.15800
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |           |         |         |  Time   |   Time   | 
     |----------------------+--------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^        |           | 1.00000 |         | 0.00000 | 24.15800 | 
     | clk__L1_I0           | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.62410 | 
     | clk__L2_I7           | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.89400 | 
     | RegX_19/\Reg_reg[14] | CK ^ -> Q ^  | DFFR_X1   | 0.06690 | 0.44010 | 1.17610 | 25.33410 | 
     | U540                 | B2 ^ -> ZN v | AOI22_X1  | 0.21250 | 0.06810 | 1.24420 | 25.40220 | 
     | U539                 | A v -> ZN ^  | INV_X1    | 0.05930 | 0.11640 | 1.36060 | 25.51860 | 
     | RegX_19/U31          | A1 ^ -> ZN v | NAND2_X1  | 0.06170 | 0.04690 | 1.40750 | 25.56550 | 
     | RegX_19/U30          | A v -> ZN ^  | OAI21_X1  | 0.09930 | 0.08870 | 1.49620 | 25.65420 | 
     | RegX_19/\Reg_reg[14] | D ^          | DFFR_X1   | 0.09930 | 0.00000 | 1.49620 | 25.65420 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -24.15800 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.69190 | 
     | clk__L2_I7           | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.42200 | 
     | RegX_19/\Reg_reg[14] | CK ^       | DFFR_X1   | 0.13760 | 0.00160 | 0.73760 | -23.42040 | 
     +-----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegX_26/\Reg_reg[14] /CK 
Endpoint:   RegX_26/\Reg_reg[14] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_26/\Reg_reg[14] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74680
- Setup                       0.08230
+ Phase Shift                 25.00000
= Required Time               25.66450
- Arrival Time                1.50630
= Slack Time                  24.15820
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |           |         |         |  Time   |   Time   | 
     |----------------------+--------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^        |           | 1.00000 |         | 0.00000 | 24.15820 | 
     | clk__L1_I0           | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.62430 | 
     | clk__L2_I3           | A ^ -> Z ^   | CLKBUF_X3 | 0.14480 | 0.27970 | 0.74580 | 24.90400 | 
     | RegX_26/\Reg_reg[14] | CK ^ -> Q ^  | DFFR_X1   | 0.06090 | 0.43550 | 1.18130 | 25.33950 | 
     | U356                 | B2 ^ -> ZN v | AOI22_X1  | 0.21410 | 0.06670 | 1.24800 | 25.40620 | 
     | U355                 | A v -> ZN ^  | INV_X1    | 0.06300 | 0.12470 | 1.37270 | 25.53090 | 
     | RegX_26/U31          | A1 ^ -> ZN v | NAND2_X1  | 0.06150 | 0.04760 | 1.42030 | 25.57850 | 
     | RegX_26/U30          | A v -> ZN ^  | OAI21_X1  | 0.09590 | 0.08600 | 1.50630 | 25.66450 | 
     | RegX_26/\Reg_reg[14] | D ^          | DFFR_X1   | 0.09590 | 0.00000 | 1.50630 | 25.66450 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -24.15820 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.69210 | 
     | clk__L2_I3           | A ^ -> Z ^ | CLKBUF_X3 | 0.14480 | 0.27970 | 0.74580 | -23.41240 | 
     | RegX_26/\Reg_reg[14] | CK ^       | DFFR_X1   | 0.14480 | 0.00100 | 0.74680 | -23.41140 | 
     +-----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegX_18/\Reg_reg[15] /CK 
Endpoint:   RegX_18/\Reg_reg[15] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_18/\Reg_reg[15] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73790
- Setup                       0.08230
+ Phase Shift                 25.00000
= Required Time               25.65560
- Arrival Time                1.49730
= Slack Time                  24.15830
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |           |         |         |  Time   |   Time   | 
     |----------------------+--------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^        |           | 1.00000 |         | 0.00000 | 24.15830 | 
     | clk__L1_I0           | A ^ -> Z ^   | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | 24.62440 | 
     | clk__L2_I7           | A ^ -> Z ^   | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | 24.89430 | 
     | RegX_18/\Reg_reg[15] | CK ^ -> Q ^  | DFFR_X1   | 0.06650 | 0.44000 | 1.17600 | 25.33430 | 
     | U571                 | B2 ^ -> ZN v | AOI22_X1  | 0.21410 | 0.06900 | 1.24500 | 25.40330 | 
     | U570                 | A v -> ZN ^  | INV_X1    | 0.05950 | 0.11670 | 1.36170 | 25.52000 | 
     | RegX_18/U34          | A1 ^ -> ZN v | NAND2_X1  | 0.06260 | 0.04800 | 1.40970 | 25.56800 | 
     | RegX_18/U33          | A v -> ZN ^  | OAI21_X1  | 0.09650 | 0.08760 | 1.49730 | 25.65560 | 
     | RegX_18/\Reg_reg[15] | D ^          | DFFR_X1   | 0.09650 | 0.00000 | 1.49730 | 25.65560 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -24.15830 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -23.69220 | 
     | clk__L2_I7           | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -23.42230 | 
     | RegX_18/\Reg_reg[15] | CK ^       | DFFR_X1   | 0.13760 | 0.00190 | 0.73790 | -23.42040 | 
     +-----------------------------------------------------------------------------------------+ 

