\hypertarget{struct_d_m_a___init_type_def}{}\section{D\+M\+A\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_d_m_a___init_type_def}\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}


D\+MA Init structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+dma.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_afae070f2d49543b1acd3e318c6de8527}{D\+M\+A\+\_\+\+Channel}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_ad02abd574cca0caeacd0cc05d2174a42}{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_aebf1267410908265f83a8037245c337e}{D\+M\+A\+\_\+\+Memory0\+Base\+Addr}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_a4cf4283185065f65d5a63089877cbb8d}{D\+M\+A\+\_\+\+D\+IR}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_ad5e4b9069a7a145b3312d54d09059f78}{D\+M\+A\+\_\+\+Buffer\+Size}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_ad0bf5e8b3968eaf8dc18e923b94acfe1}{D\+M\+A\+\_\+\+Peripheral\+Inc}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_ad8f8a0f3ba4db5d79fd78d02093e4eb9}{D\+M\+A\+\_\+\+Memory\+Inc}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_a61bf939d8657d44a9beb1daa91c14668}{D\+M\+A\+\_\+\+Peripheral\+Data\+Size}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_a7ec1648d136d31d6c504565bf6949eb6}{D\+M\+A\+\_\+\+Memory\+Data\+Size}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_a5f09c16a03a50120c1a1a49ae6a7c667}{D\+M\+A\+\_\+\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_aabb62e3f5536fc15a201058a1b6bda18}{D\+M\+A\+\_\+\+Priority}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_a684555f9f5644259b7c4ca446b6dcf8f}{D\+M\+A\+\_\+\+F\+I\+F\+O\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_a2bbb3ea272279aa5cddef702e153a09d}{D\+M\+A\+\_\+\+F\+I\+F\+O\+Threshold}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_a90987eb939726acf365f2bf039a51725}{D\+M\+A\+\_\+\+Memory\+Burst}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_a6772e281310a3e93781364c723984138}{D\+M\+A\+\_\+\+Peripheral\+Burst}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+MA Init structure definition. 

Definition at line 48 of file stm32f4xx\+\_\+dma.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_d_m_a___init_type_def_ad5e4b9069a7a145b3312d54d09059f78}\label{struct_d_m_a___init_type_def_ad5e4b9069a7a145b3312d54d09059f78}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Buffer\+Size@{D\+M\+A\+\_\+\+Buffer\+Size}}
\index{D\+M\+A\+\_\+\+Buffer\+Size@{D\+M\+A\+\_\+\+Buffer\+Size}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+Buffer\+Size}{DMA\_BufferSize}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Buffer\+Size}

Specifies the buffer size, in data unit, of the specified Stream. The data unit is equal to the configuration set in D\+M\+A\+\_\+\+Peripheral\+Data\+Size or D\+M\+A\+\_\+\+Memory\+Data\+Size members depending in the transfer direction. 

Definition at line 63 of file stm32f4xx\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_afae070f2d49543b1acd3e318c6de8527}\label{struct_d_m_a___init_type_def_afae070f2d49543b1acd3e318c6de8527}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Channel@{D\+M\+A\+\_\+\+Channel}}
\index{D\+M\+A\+\_\+\+Channel@{D\+M\+A\+\_\+\+Channel}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+Channel}{DMA\_Channel}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Channel}

Specifies the channel used for the specified stream. This parameter can be a value of \hyperlink{group___d_m_a__channel}{D\+M\+A\+\_\+channel} 

Definition at line 50 of file stm32f4xx\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a4cf4283185065f65d5a63089877cbb8d}\label{struct_d_m_a___init_type_def_a4cf4283185065f65d5a63089877cbb8d}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+D\+IR@{D\+M\+A\+\_\+\+D\+IR}}
\index{D\+M\+A\+\_\+\+D\+IR@{D\+M\+A\+\_\+\+D\+IR}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+D\+IR}{DMA\_DIR}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+D\+IR}

Specifies if the data will be transferred from memory to peripheral, from memory to memory or from peripheral to memory. This parameter can be a value of \hyperlink{group___d_m_a__data__transfer__direction}{D\+M\+A\+\_\+data\+\_\+transfer\+\_\+direction} 

Definition at line 59 of file stm32f4xx\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a684555f9f5644259b7c4ca446b6dcf8f}\label{struct_d_m_a___init_type_def_a684555f9f5644259b7c4ca446b6dcf8f}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+F\+I\+F\+O\+Mode@{D\+M\+A\+\_\+\+F\+I\+F\+O\+Mode}}
\index{D\+M\+A\+\_\+\+F\+I\+F\+O\+Mode@{D\+M\+A\+\_\+\+F\+I\+F\+O\+Mode}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+F\+I\+F\+O\+Mode}{DMA\_FIFOMode}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+F\+I\+F\+O\+Mode}

Specifies if the F\+I\+FO mode or Direct mode will be used for the specified Stream. This parameter can be a value of \hyperlink{group___d_m_a__fifo__direct__mode}{D\+M\+A\+\_\+fifo\+\_\+direct\+\_\+mode} \begin{DoxyNote}{Note}
The Direct mode (F\+I\+FO mode disabled) cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Stream 
\end{DoxyNote}


Definition at line 87 of file stm32f4xx\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a2bbb3ea272279aa5cddef702e153a09d}\label{struct_d_m_a___init_type_def_a2bbb3ea272279aa5cddef702e153a09d}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+F\+I\+F\+O\+Threshold@{D\+M\+A\+\_\+\+F\+I\+F\+O\+Threshold}}
\index{D\+M\+A\+\_\+\+F\+I\+F\+O\+Threshold@{D\+M\+A\+\_\+\+F\+I\+F\+O\+Threshold}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+F\+I\+F\+O\+Threshold}{DMA\_FIFOThreshold}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+F\+I\+F\+O\+Threshold}

Specifies the F\+I\+FO threshold level. This parameter can be a value of \hyperlink{group___d_m_a__fifo__threshold__level}{D\+M\+A\+\_\+fifo\+\_\+threshold\+\_\+level} 

Definition at line 92 of file stm32f4xx\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_aebf1267410908265f83a8037245c337e}\label{struct_d_m_a___init_type_def_aebf1267410908265f83a8037245c337e}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Memory0\+Base\+Addr@{D\+M\+A\+\_\+\+Memory0\+Base\+Addr}}
\index{D\+M\+A\+\_\+\+Memory0\+Base\+Addr@{D\+M\+A\+\_\+\+Memory0\+Base\+Addr}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+Memory0\+Base\+Addr}{DMA\_Memory0BaseAddr}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Memory0\+Base\+Addr}

Specifies the memory 0 base address for D\+M\+Ay Streamx. This memory is the default memory used when double buffer mode is not enabled. 

Definition at line 55 of file stm32f4xx\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a90987eb939726acf365f2bf039a51725}\label{struct_d_m_a___init_type_def_a90987eb939726acf365f2bf039a51725}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Memory\+Burst@{D\+M\+A\+\_\+\+Memory\+Burst}}
\index{D\+M\+A\+\_\+\+Memory\+Burst@{D\+M\+A\+\_\+\+Memory\+Burst}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+Memory\+Burst}{DMA\_MemoryBurst}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Memory\+Burst}

Specifies the Burst transfer configuration for the memory transfers. It specifies the amount of data to be transferred in a single non interruptable transaction. This parameter can be a value of \hyperlink{group___d_m_a__memory__burst}{D\+M\+A\+\_\+memory\+\_\+burst} \begin{DoxyNote}{Note}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}


Definition at line 95 of file stm32f4xx\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a7ec1648d136d31d6c504565bf6949eb6}\label{struct_d_m_a___init_type_def_a7ec1648d136d31d6c504565bf6949eb6}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Memory\+Data\+Size@{D\+M\+A\+\_\+\+Memory\+Data\+Size}}
\index{D\+M\+A\+\_\+\+Memory\+Data\+Size@{D\+M\+A\+\_\+\+Memory\+Data\+Size}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+Memory\+Data\+Size}{DMA\_MemoryDataSize}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Memory\+Data\+Size}

Specifies the Memory data width. This parameter can be a value of \hyperlink{group___d_m_a__memory__data__size}{D\+M\+A\+\_\+memory\+\_\+data\+\_\+size} 

Definition at line 76 of file stm32f4xx\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_ad8f8a0f3ba4db5d79fd78d02093e4eb9}\label{struct_d_m_a___init_type_def_ad8f8a0f3ba4db5d79fd78d02093e4eb9}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Memory\+Inc@{D\+M\+A\+\_\+\+Memory\+Inc}}
\index{D\+M\+A\+\_\+\+Memory\+Inc@{D\+M\+A\+\_\+\+Memory\+Inc}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+Memory\+Inc}{DMA\_MemoryInc}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Memory\+Inc}

Specifies whether the memory address register should be incremented or not. This parameter can be a value of \hyperlink{group___d_m_a__memory__incremented__mode}{D\+M\+A\+\_\+memory\+\_\+incremented\+\_\+mode} 

Definition at line 70 of file stm32f4xx\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a5f09c16a03a50120c1a1a49ae6a7c667}\label{struct_d_m_a___init_type_def_a5f09c16a03a50120c1a1a49ae6a7c667}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Mode@{D\+M\+A\+\_\+\+Mode}}
\index{D\+M\+A\+\_\+\+Mode@{D\+M\+A\+\_\+\+Mode}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+Mode}{DMA\_Mode}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Mode}

Specifies the operation mode of the D\+M\+Ay Streamx. This parameter can be a value of \hyperlink{group___d_m_a__circular__normal__mode}{D\+M\+A\+\_\+circular\+\_\+normal\+\_\+mode} \begin{DoxyNote}{Note}
The circular buffer mode cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Stream 
\end{DoxyNote}


Definition at line 79 of file stm32f4xx\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_ad02abd574cca0caeacd0cc05d2174a42}\label{struct_d_m_a___init_type_def_ad02abd574cca0caeacd0cc05d2174a42}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Peripheral\+Base\+Addr@{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}}
\index{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr@{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}{DMA\_PeripheralBaseAddr}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}

Specifies the peripheral base address for D\+M\+Ay Streamx. 

Definition at line 53 of file stm32f4xx\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a6772e281310a3e93781364c723984138}\label{struct_d_m_a___init_type_def_a6772e281310a3e93781364c723984138}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Peripheral\+Burst@{D\+M\+A\+\_\+\+Peripheral\+Burst}}
\index{D\+M\+A\+\_\+\+Peripheral\+Burst@{D\+M\+A\+\_\+\+Peripheral\+Burst}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+Peripheral\+Burst}{DMA\_PeripheralBurst}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Peripheral\+Burst}

Specifies the Burst transfer configuration for the peripheral transfers. It specifies the amount of data to be transferred in a single non interruptable transaction. This parameter can be a value of \hyperlink{group___d_m_a__peripheral__burst}{D\+M\+A\+\_\+peripheral\+\_\+burst} \begin{DoxyNote}{Note}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}


Definition at line 100 of file stm32f4xx\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a61bf939d8657d44a9beb1daa91c14668}\label{struct_d_m_a___init_type_def_a61bf939d8657d44a9beb1daa91c14668}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Peripheral\+Data\+Size@{D\+M\+A\+\_\+\+Peripheral\+Data\+Size}}
\index{D\+M\+A\+\_\+\+Peripheral\+Data\+Size@{D\+M\+A\+\_\+\+Peripheral\+Data\+Size}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+Peripheral\+Data\+Size}{DMA\_PeripheralDataSize}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Peripheral\+Data\+Size}

Specifies the Peripheral data width. This parameter can be a value of \hyperlink{group___d_m_a__peripheral__data__size}{D\+M\+A\+\_\+peripheral\+\_\+data\+\_\+size} 

Definition at line 73 of file stm32f4xx\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_ad0bf5e8b3968eaf8dc18e923b94acfe1}\label{struct_d_m_a___init_type_def_ad0bf5e8b3968eaf8dc18e923b94acfe1}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Peripheral\+Inc@{D\+M\+A\+\_\+\+Peripheral\+Inc}}
\index{D\+M\+A\+\_\+\+Peripheral\+Inc@{D\+M\+A\+\_\+\+Peripheral\+Inc}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+Peripheral\+Inc}{DMA\_PeripheralInc}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Peripheral\+Inc}

Specifies whether the Peripheral address register should be incremented or not. This parameter can be a value of \hyperlink{group___d_m_a__peripheral__incremented__mode}{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode} 

Definition at line 67 of file stm32f4xx\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_aabb62e3f5536fc15a201058a1b6bda18}\label{struct_d_m_a___init_type_def_aabb62e3f5536fc15a201058a1b6bda18}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Priority@{D\+M\+A\+\_\+\+Priority}}
\index{D\+M\+A\+\_\+\+Priority@{D\+M\+A\+\_\+\+Priority}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+Priority}{DMA\_Priority}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Priority}

Specifies the software priority for the D\+M\+Ay Streamx. This parameter can be a value of \hyperlink{group___d_m_a__priority__level}{D\+M\+A\+\_\+priority\+\_\+level} 

Definition at line 84 of file stm32f4xx\+\_\+dma.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Wilma/\+Documents/\+Git\+Hub/\+S\+D\+\_\+\+H\+U\+\_\+3/\+V\+E\+S\+O\+F\+T\+O\+N-\/16/cmsis\+\_\+lib/include/\hyperlink{stm32f4xx__dma_8h}{stm32f4xx\+\_\+dma.\+h}\end{DoxyCompactItemize}
