/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Aug 26 10:56:50 2014
 *                 Full Compile MD5 Checksum  fe5bf937ded6451208bcd12a03dadcff
 *                     (minus title and desc)
 *                 MD5 Checksum               e67548d0bfc4c43233ca60dd5a6dc076
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_WDMA_CH5_H__
#define BCHP_XPT_WDMA_CH5_H__

/***************************************************************************
 *XPT_WDMA_CH5 - WDMA Channel 5 Configuration
 ***************************************************************************/
#define BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR        0x00a6a500 /* [RW] First Descriptor Address */
#define BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR         0x00a6a504 /* [RW] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS 0x00a6a508 /* [RW] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH5_BTP_PACKET_GROUP_ID    0x00a6a50c /* [RW] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH5_RUN_VERSION_CONFIG     0x00a6a510 /* [RW] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS       0x00a6a514 /* [RW] Overflow Reason */
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT     0x00a6a518 /* [RO] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH5_DATA_CONTROL           0x00a6a51c /* [RW] Data Control */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_BASE_PTR_HI  0x00a6a580 /* [RW] DRAM Buffer Base Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_BASE_PTR     0x00a6a584 /* [RW] DRAM Buffer Base Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_END_PTR_HI   0x00a6a588 /* [RW] DRAM Buffer End Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_END_PTR      0x00a6a58c /* [RW] DRAM Buffer End Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_RD_PTR_HI    0x00a6a590 /* [RW] DRAM Buffer Read Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_RD_PTR       0x00a6a594 /* [RW] DRAM Buffer Read Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_WR_PTR_HI    0x00a6a598 /* [RW] DRAM Buffer Write Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_WR_PTR       0x00a6a59c /* [RW] DRAM Buffer Write Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_VALID_PTR_HI 0x00a6a5a0 /* [RW] DRAM Buffer Valid Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_VALID_PTR    0x00a6a5a4 /* [RW] DRAM Buffer Valid Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_LOWER_THRESHOLD_HI 0x00a6a5a8 /* [RW] DRAM Buffer Lower Threshold - Upper bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_LOWER_THRESHOLD 0x00a6a5ac /* [RW] DRAM Buffer Lower Threshold - Lower 32 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_UPPER_THRESHOLD_HI 0x00a6a5b0 /* [RW] DRAM Buffer Upper Threshold - Upper bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_UPPER_THRESHOLD 0x00a6a5b4 /* [RW] DRAM Buffer Upper Threshold - Lower 32 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_STATUS       0x00a6a5b8 /* [RW] DRAM Buffer Status */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL      0x00a6a5bc /* [RW] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH5_DMQ_0_0                0x00a6a5c0 /* [RW] DMQ descriptor 0 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH5_DMQ_0_1                0x00a6a5c4 /* [RW] DMQ descriptor 0 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH5_DMQ_0_2                0x00a6a5c8 /* [RW] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH5_DMQ_0_3                0x00a6a5cc /* [RW] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH5_DMQ_1_0                0x00a6a5d0 /* [RW] DMQ descriptor 1 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH5_DMQ_1_1                0x00a6a5d4 /* [RW] DMQ descriptor 1 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH5_DMQ_1_2                0x00a6a5d8 /* [RW] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH5_DMQ_1_3                0x00a6a5dc /* [RW] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH5_DMQ_2_0                0x00a6a5e0 /* [RW] DMQ descriptor 2 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH5_DMQ_2_1                0x00a6a5e4 /* [RW] DMQ descriptor 2 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH5_DMQ_2_2                0x00a6a5e8 /* [RW] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH5_DMQ_2_3                0x00a6a5ec /* [RW] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH5_DMQ_3_0                0x00a6a5f0 /* [RW] DMQ descriptor 3 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH5_DMQ_3_1                0x00a6a5f4 /* [RW] DMQ descriptor 3 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH5_DMQ_3_2                0x00a6a5f8 /* [RW] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH5_DMQ_3_3                0x00a6a5fc /* [RW] DMQ descriptor 3 - Current Descriptor Address and Control */

#endif /* #ifndef BCHP_XPT_WDMA_CH5_H__ */

/* End of File */
