Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Sep 21 21:22:52 2025
| Host         : DESKTOP-BU99R80 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file four_bit_full_adder_driver_timing_summary_routed.rpt -pb four_bit_full_adder_driver_timing_summary_routed.pb -rpx four_bit_full_adder_driver_timing_summary_routed.rpx -warn_on_violation
| Design       : four_bit_full_adder_driver
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.805        0.000                      0                   14        0.221        0.000                      0                   14        3.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.805        0.000                      0                   14        0.221        0.000                      0                   14        3.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.937ns (30.150%)  route 2.171ns (69.850%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.054     6.128    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  a_reg[0]/Q
                         net (fo=5, routed)           0.887     7.471    a_reg_n_0_[0]
    SLICE_X110Y113       LUT5 (Prop_lut5_I2_O)        0.149     7.620 r  led4_g_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.622     8.242    final_full_adder/w2
    SLICE_X112Y113       LUT5 (Prop_lut5_I0_O)        0.332     8.574 r  out_disp[2]_i_1/O
                         net (fo=1, routed)           0.661     9.235    out_disp[2]_i_1_n_0
    SLICE_X112Y110       FDRE                                         r  out_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.858    13.623    sysclk_IBUF_BUFG
    SLICE_X112Y110       FDRE                                         r  out_disp_reg[2]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X112Y110       FDRE (Setup_fdre_C_D)       -0.028    14.040    out_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.698ns (24.661%)  route 2.132ns (75.339%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.054     6.128    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  a_reg[0]/Q
                         net (fo=5, routed)           0.887     7.471    a_reg_n_0_[0]
    SLICE_X110Y113       LUT3 (Prop_lut3_I2_O)        0.124     7.595 r  out_disp[1]_i_2/O
                         net (fo=1, routed)           0.573     8.168    final_full_adder/w1
    SLICE_X111Y113       LUT5 (Prop_lut5_I0_O)        0.118     8.286 r  out_disp[1]_i_1/O
                         net (fo=1, routed)           0.672     8.958    out_disp[1]_i_1_n_0
    SLICE_X112Y110       FDRE                                         r  out_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.858    13.623    sysclk_IBUF_BUFG
    SLICE_X112Y110       FDRE                                         r  out_disp_reg[1]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X112Y110       FDRE (Setup_fdre_C_D)       -0.247    13.821    out_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         13.821    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.937ns (35.418%)  route 1.709ns (64.582%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.054     6.128    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  a_reg[0]/Q
                         net (fo=5, routed)           0.887     7.471    a_reg_n_0_[0]
    SLICE_X110Y113       LUT5 (Prop_lut5_I2_O)        0.149     7.620 r  led4_g_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.821     8.441    final_full_adder/w2
    SLICE_X113Y113       LUT6 (Prop_lut6_I4_O)        0.332     8.773 r  out_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.773    out_disp[3]_i_1_n_0
    SLICE_X113Y113       FDRE                                         r  out_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.855    13.620    sysclk_IBUF_BUFG
    SLICE_X113Y113       FDRE                                         r  out_disp_reg[3]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y113       FDRE (Setup_fdre_C_D)        0.029    14.094    out_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 prev_rhs_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.733ns (31.454%)  route 1.597ns (68.546%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.052     6.126    sysclk_IBUF_BUFG
    SLICE_X111Y113       FDRE                                         r  prev_rhs_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y113       FDRE (Prop_fdre_C_Q)         0.456     6.582 r  prev_rhs_btn_reg/Q
                         net (fo=1, routed)           0.884     7.466    prev_rhs_btn
    SLICE_X111Y113       LUT6 (Prop_lut6_I1_O)        0.124     7.590 f  db_i_2/O
                         net (fo=1, routed)           0.713     8.303    db0
    SLICE_X110Y113       LUT3 (Prop_lut3_I0_O)        0.153     8.456 r  db_i_1/O
                         net (fo=1, routed)           0.000     8.456    db_i_1_n_0
    SLICE_X110Y113       FDRE                                         r  db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.855    13.620    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  db_reg/C
                         clock pessimism              0.484    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X110Y113       FDRE (Setup_fdre_C_D)        0.075    14.143    db_reg
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.716ns (41.411%)  route 1.013ns (58.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.052     6.126    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.419     6.545 r  db_reg/Q
                         net (fo=10, routed)          1.013     7.558    db_reg_n_0
    SLICE_X110Y111       LUT5 (Prop_lut5_I1_O)        0.297     7.855 r  a[0]_i_1/O
                         net (fo=1, routed)           0.000     7.855    a[0]_i_1_n_0
    SLICE_X110Y111       FDRE                                         r  a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.857    13.622    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  a_reg[0]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X110Y111       FDRE (Setup_fdre_C_D)        0.029    14.096    a_reg[0]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.716ns (42.487%)  route 0.969ns (57.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.052     6.126    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.419     6.545 r  db_reg/Q
                         net (fo=10, routed)          0.969     7.514    db_reg_n_0
    SLICE_X112Y113       LUT6 (Prop_lut6_I2_O)        0.297     7.811 r  b[3]_i_1/O
                         net (fo=1, routed)           0.000     7.811    b[3]_i_1_n_0
    SLICE_X112Y113       FDRE                                         r  b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.855    13.620    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  b_reg[3]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X112Y113       FDRE (Setup_fdre_C_D)        0.079    14.144    b_reg[3]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.580ns (36.946%)  route 0.990ns (63.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.054     6.128    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  a_reg[0]/Q
                         net (fo=5, routed)           0.990     7.574    a_reg_n_0_[0]
    SLICE_X110Y113       LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  a[1]_i_1/O
                         net (fo=1, routed)           0.000     7.698    a[1]_i_1_n_0
    SLICE_X110Y113       FDRE                                         r  a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.855    13.620    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  a_reg[1]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X110Y113       FDRE (Setup_fdre_C_D)        0.029    14.094    a_reg[1]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.716ns (47.548%)  route 0.790ns (52.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.052     6.126    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.419     6.545 r  db_reg/Q
                         net (fo=10, routed)          0.790     7.335    db_reg_n_0
    SLICE_X110Y111       LUT5 (Prop_lut5_I1_O)        0.297     7.632 r  b[0]_i_1/O
                         net (fo=1, routed)           0.000     7.632    b[0]_i_1_n_0
    SLICE_X110Y111       FDRE                                         r  b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.857    13.622    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  b_reg[0]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X110Y111       FDRE (Setup_fdre_C_D)        0.031    14.098    b_reg[0]
  -------------------------------------------------------------------
                         required time                         14.098    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 c_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.580ns (40.786%)  route 0.842ns (59.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.052     6.126    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  c_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.456     6.582 r  c_in_reg/Q
                         net (fo=5, routed)           0.842     7.424    c_in_reg_n_0
    SLICE_X110Y111       LUT5 (Prop_lut5_I0_O)        0.124     7.548 r  out_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.548    out_disp[0]_i_1_n_0
    SLICE_X110Y111       FDRE                                         r  out_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.857    13.622    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  out_disp_reg[0]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X110Y111       FDRE (Setup_fdre_C_D)        0.031    14.098    out_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.098    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.716ns (49.971%)  route 0.717ns (50.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.052     6.126    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.419     6.545 r  db_reg/Q
                         net (fo=10, routed)          0.717     7.261    db_reg_n_0
    SLICE_X110Y113       LUT4 (Prop_lut4_I1_O)        0.297     7.558 r  c_in_i_1/O
                         net (fo=1, routed)           0.000     7.558    c_in_i_1_n_0
    SLICE_X110Y113       FDRE                                         r  c_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.855    13.620    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  c_in_reg/C
                         clock pessimism              0.506    14.126    
                         clock uncertainty           -0.035    14.090    
    SLICE_X110Y113       FDRE (Setup_fdre_C_D)        0.031    14.121    c_in_reg
  -------------------------------------------------------------------
                         required time                         14.121    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  6.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.714     1.801    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.164     1.965 r  a_reg[2]/Q
                         net (fo=5, routed)           0.116     2.081    a_reg_n_0_[2]
    SLICE_X113Y113       LUT6 (Prop_lut6_I2_O)        0.045     2.126 r  out_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.126    out_disp[3]_i_1_n_0
    SLICE_X113Y113       FDRE                                         r  out_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X113Y113       FDRE                                         r  out_disp_reg[3]/C
                         clock pessimism             -0.518     1.814    
    SLICE_X113Y113       FDRE (Hold_fdre_C_D)         0.091     1.905    out_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.226ns (61.097%)  route 0.144ns (38.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.714     1.801    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.128     1.929 r  db_reg/Q
                         net (fo=10, routed)          0.144     2.072    db_reg_n_0
    SLICE_X110Y113       LUT6 (Prop_lut6_I3_O)        0.098     2.170 r  a[1]_i_1/O
                         net (fo=1, routed)           0.000     2.170    a[1]_i_1_n_0
    SLICE_X110Y113       FDRE                                         r  a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  a_reg[1]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X110Y113       FDRE (Hold_fdre_C_D)         0.091     1.892    a_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.932%)  route 0.145ns (39.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.714     1.801    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.128     1.929 r  db_reg/Q
                         net (fo=10, routed)          0.145     2.073    db_reg_n_0
    SLICE_X110Y113       LUT6 (Prop_lut6_I3_O)        0.098     2.171 r  b[2]_i_1/O
                         net (fo=1, routed)           0.000     2.171    b[2]_i_1_n_0
    SLICE_X110Y113       FDRE                                         r  b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  b_reg[2]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X110Y113       FDRE (Hold_fdre_C_D)         0.092     1.893    b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.715     1.802    sysclk_IBUF_BUFG
    SLICE_X110Y112       FDRE                                         r  b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDRE (Prop_fdre_C_Q)         0.141     1.943 r  b_reg[1]/Q
                         net (fo=3, routed)           0.185     2.127    b_reg_n_0_[1]
    SLICE_X110Y112       LUT6 (Prop_lut6_I5_O)        0.045     2.172 r  b[1]_i_1/O
                         net (fo=1, routed)           0.000     2.172    b[1]_i_1_n_0
    SLICE_X110Y112       FDRE                                         r  b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.990     2.332    sysclk_IBUF_BUFG
    SLICE_X110Y112       FDRE                                         r  b_reg[1]/C
                         clock pessimism             -0.531     1.802    
    SLICE_X110Y112       FDRE (Hold_fdre_C_D)         0.091     1.893    b_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.714     1.801    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.164     1.965 r  a_reg[2]/Q
                         net (fo=5, routed)           0.197     2.162    a_reg_n_0_[2]
    SLICE_X112Y113       LUT6 (Prop_lut6_I0_O)        0.045     2.207 r  a[3]_i_1/O
                         net (fo=1, routed)           0.000     2.207    a[3]_i_1_n_0
    SLICE_X112Y113       FDRE                                         r  a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  a_reg[3]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X112Y113       FDRE (Hold_fdre_C_D)         0.121     1.922    a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.714     1.801    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.164     1.965 r  a_reg[2]/Q
                         net (fo=5, routed)           0.197     2.162    a_reg_n_0_[2]
    SLICE_X112Y113       LUT6 (Prop_lut6_I5_O)        0.045     2.207 r  a[2]_i_1/O
                         net (fo=1, routed)           0.000     2.207    a[2]_i_1_n_0
    SLICE_X112Y113       FDRE                                         r  a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  a_reg[2]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X112Y113       FDRE (Hold_fdre_C_D)         0.120     1.921    a_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.838%)  route 0.229ns (55.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.716     1.803    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  b_reg[0]/Q
                         net (fo=5, routed)           0.229     2.172    b_reg_n_0_[0]
    SLICE_X110Y111       LUT5 (Prop_lut5_I3_O)        0.045     2.217 r  out_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.217    out_disp[0]_i_1_n_0
    SLICE_X110Y111       FDRE                                         r  out_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.992     2.334    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  out_disp_reg[0]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X110Y111       FDRE (Hold_fdre_C_D)         0.092     1.895    out_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.714     1.801    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.164     1.965 r  b_reg[3]/Q
                         net (fo=5, routed)           0.243     2.208    b_reg_n_0_[3]
    SLICE_X112Y113       LUT6 (Prop_lut6_I5_O)        0.045     2.253 r  b[3]_i_1/O
                         net (fo=1, routed)           0.000     2.253    b[3]_i_1_n_0
    SLICE_X112Y113       FDRE                                         r  b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  b_reg[3]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X112Y113       FDRE (Hold_fdre_C_D)         0.121     1.922    b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.891%)  route 0.248ns (57.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.716     1.803    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  b_reg[0]/Q
                         net (fo=5, routed)           0.248     2.191    b_reg_n_0_[0]
    SLICE_X110Y111       LUT5 (Prop_lut5_I4_O)        0.045     2.236 r  b[0]_i_1/O
                         net (fo=1, routed)           0.000     2.236    b[0]_i_1_n_0
    SLICE_X110Y111       FDRE                                         r  b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.992     2.334    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  b_reg[0]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X110Y111       FDRE (Hold_fdre_C_D)         0.092     1.895    b_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 c_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.165%)  route 0.266ns (58.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.714     1.801    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  c_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  c_in_reg/Q
                         net (fo=5, routed)           0.266     2.207    c_in_reg_n_0
    SLICE_X110Y113       LUT4 (Prop_lut4_I3_O)        0.045     2.252 r  c_in_i_1/O
                         net (fo=1, routed)           0.000     2.252    c_in_i_1_n_0
    SLICE_X110Y113       FDRE                                         r  c_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  c_in_reg/C
                         clock pessimism             -0.531     1.801    
    SLICE_X110Y113       FDRE (Hold_fdre_C_D)         0.092     1.893    c_in_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y111  a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y113  a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y113  a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y113  a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y111  b_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y112  b_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y113  b_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y113  b_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y113  c_in_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y111  a_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y111  a_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y113  a_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y113  a_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y113  a_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y113  a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y113  a_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y113  a_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y111  b_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y111  b_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y111  a_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y111  a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y113  a_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y113  a_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y113  a_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y113  a_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y113  a_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y113  a_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y111  b_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y111  b_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            led4_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.485ns  (logic 5.526ns (52.707%)  route 4.959ns (47.293%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_1_IBUF_inst/O
                         net (fo=19, routed)          2.432     3.964    sw_1_IBUF
    SLICE_X113Y113       LUT3 (Prop_lut3_I2_O)        0.154     4.118 r  led4_g_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.674     4.793    led4_g_OBUF_inst_i_4_n_0
    SLICE_X113Y113       LUT5 (Prop_lut5_I4_O)        0.327     5.120 r  led4_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.853     6.972    led4_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.513    10.485 r  led4_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.485    led4_g
    G17                                                               r  led4_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            led4_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.186ns  (logic 1.669ns (52.381%)  route 1.517ns (47.619%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_1_IBUF_inst/O
                         net (fo=19, routed)          1.024     1.324    sw_1_IBUF
    SLICE_X113Y113       LUT4 (Prop_lut4_I2_O)        0.043     1.367 r  led4_g_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.086     1.452    led4_g_OBUF_inst_i_2_n_0
    SLICE_X113Y113       LUT5 (Prop_lut5_I0_O)        0.112     1.564 r  led4_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.408     1.972    led4_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.214     3.186 r  led4_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.186    led4_g
    G17                                                               r  led4_g (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led4_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.004ns  (logic 4.450ns (55.594%)  route 3.554ns (44.406%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.054     6.128    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  a_reg[0]/Q
                         net (fo=5, routed)           0.887     7.471    a_reg_n_0_[0]
    SLICE_X110Y113       LUT5 (Prop_lut5_I2_O)        0.149     7.620 r  led4_g_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.814     8.434    final_full_adder/w2
    SLICE_X113Y113       LUT5 (Prop_lut5_I1_O)        0.332     8.766 r  led4_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.853    10.619    led4_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.513    14.132 r  led4_g_OBUF_inst/O
                         net (fo=0)                   0.000    14.132    led4_g
    G17                                                               r  led4_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.048ns  (logic 4.149ns (58.873%)  route 2.899ns (41.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.052     6.126    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  led5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.478     6.604 r  led5_reg[0]/Q
                         net (fo=1, routed)           2.899     9.502    led5_b_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.671    13.174 r  led5_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.174    led5_b
    G14                                                               r  led5_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 4.075ns (62.134%)  route 2.484ns (37.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.055     6.129    sysclk_IBUF_BUFG
    SLICE_X112Y110       FDRE                                         r  out_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  out_disp_reg[1]/Q
                         net (fo=1, routed)           2.484     9.130    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    12.688 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.688    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.454ns  (logic 3.986ns (61.752%)  route 2.469ns (38.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.054     6.128    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  out_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  out_disp_reg[0]/Q
                         net (fo=1, routed)           2.469     9.052    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    12.582 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.582    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.098ns  (logic 4.037ns (66.198%)  route 2.061ns (33.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.052     6.126    sysclk_IBUF_BUFG
    SLICE_X113Y113       FDRE                                         r  out_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.456     6.582 r  out_disp_reg[3]/Q
                         net (fo=1, routed)           2.061     8.643    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.224 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.224    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.983ns  (logic 4.101ns (68.546%)  route 1.882ns (31.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.055     6.129    sysclk_IBUF_BUFG
    SLICE_X112Y110       FDRE                                         r  led5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  led5_reg[2]/Q
                         net (fo=1, routed)           1.882     8.528    led5_r_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.583    12.111 r  led5_r_OBUF_inst/O
                         net (fo=0)                   0.000    12.111    led5_r
    M15                                                               r  led5_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.945ns  (logic 4.090ns (68.799%)  route 1.855ns (31.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.055     6.129    sysclk_IBUF_BUFG
    SLICE_X112Y110       FDRE                                         r  out_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  out_disp_reg[2]/Q
                         net (fo=1, routed)           1.855     8.502    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    12.074 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.074    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.717ns  (logic 4.051ns (70.869%)  route 1.665ns (29.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          2.057     6.131    sysclk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  led5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  led5_reg[1]/Q
                         net (fo=1, routed)           1.665     8.252    led5_g_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.595    11.847 r  led5_g_OBUF_inst/O
                         net (fo=0)                   0.000    11.847    led5_g
    L14                                                               r  led5_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.437ns (81.214%)  route 0.332ns (18.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.718     1.805    sysclk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  led5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  led5_reg[1]/Q
                         net (fo=1, routed)           0.332     2.278    led5_g_OBUF
    L14                  OBUF (Prop_obuf_I_O)         1.296     3.573 r  led5_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.573    led5_g
    L14                                                               r  led5_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.437ns (77.799%)  route 0.410ns (22.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.716     1.803    sysclk_IBUF_BUFG
    SLICE_X112Y110       FDRE                                         r  out_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164     1.967 r  out_disp_reg[2]/Q
                         net (fo=1, routed)           0.410     2.377    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.650 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.650    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.447ns (77.767%)  route 0.414ns (22.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.716     1.803    sysclk_IBUF_BUFG
    SLICE_X112Y110       FDRE                                         r  led5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164     1.967 r  led5_reg[2]/Q
                         net (fo=1, routed)           0.414     2.380    led5_r_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.663 r  led5_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.663    led5_r
    M15                                                               r  led5_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.422ns (74.599%)  route 0.484ns (25.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.714     1.801    sysclk_IBUF_BUFG
    SLICE_X113Y113       FDRE                                         r  out_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  out_disp_reg[3]/Q
                         net (fo=1, routed)           0.484     2.426    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.707 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.707    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led4_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.400ns (69.811%)  route 0.605ns (30.189%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.714     1.801    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  b_reg[2]/Q
                         net (fo=5, routed)           0.198     2.139    b_reg_n_0_[2]
    SLICE_X113Y113       LUT5 (Prop_lut5_I2_O)        0.045     2.184 r  led4_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.408     2.592    led4_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.214     3.806 r  led4_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.806    led4_g
    G17                                                               r  led4_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.372ns (67.096%)  route 0.673ns (32.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.716     1.803    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  out_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  out_disp_reg[0]/Q
                         net (fo=1, routed)           0.673     2.616    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.847 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.847    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.422ns (68.116%)  route 0.666ns (31.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.716     1.803    sysclk_IBUF_BUFG
    SLICE_X112Y110       FDRE                                         r  out_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164     1.967 r  out_disp_reg[1]/Q
                         net (fo=1, routed)           0.666     2.632    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.890 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.890    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.402ns (61.619%)  route 0.874ns (38.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.714     1.801    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  led5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.148     1.949 r  led5_reg[0]/Q
                         net (fo=1, routed)           0.874     2.822    led5_b_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.254     4.077 r  led5_b_OBUF_inst/O
                         net (fo=0)                   0.000     4.077    led5_b
    G14                                                               r  led5_b (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_lhs
                            (input port)
  Destination:            db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.966ns  (logic 1.741ns (35.059%)  route 3.225ns (64.941%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn_lhs (IN)
                         net (fo=0)                   0.000     0.000    btn_lhs
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_lhs_IBUF_inst/O
                         net (fo=6, routed)           2.511     3.975    btn_lhs_IBUF
    SLICE_X111Y113       LUT6 (Prop_lut6_I5_O)        0.124     4.099 f  db_i_2/O
                         net (fo=1, routed)           0.713     4.813    db0
    SLICE_X110Y113       LUT3 (Prop_lut3_I0_O)        0.153     4.966 r  db_i_1/O
                         net (fo=1, routed)           0.000     4.966    db_i_1_n_0
    SLICE_X110Y113       FDRE                                         r  db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.855     5.620    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  db_reg/C

Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            out_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.952ns  (logic 1.657ns (33.452%)  route 3.296ns (66.548%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_1_IBUF_inst/O
                         net (fo=19, routed)          2.634     4.167    sw_1_IBUF
    SLICE_X112Y113       LUT5 (Prop_lut5_I1_O)        0.124     4.291 r  out_disp[2]_i_1/O
                         net (fo=1, routed)           0.661     4.952    out_disp[2]_i_1_n_0
    SLICE_X112Y110       FDRE                                         r  out_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.858     5.623    sysclk_IBUF_BUFG
    SLICE_X112Y110       FDRE                                         r  out_disp_reg[2]/C

Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.857ns  (logic 2.045ns (42.092%)  route 2.813ns (57.908%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw_1_IBUF_inst/O
                         net (fo=19, routed)          2.634     4.167    sw_1_IBUF
    SLICE_X112Y113       LUT2 (Prop_lut2_I1_O)        0.157     4.324 r  led5[0]_i_1/O
                         net (fo=2, routed)           0.179     4.502    led5[0]
    SLICE_X112Y113       LUT6 (Prop_lut6_I4_O)        0.355     4.857 r  b[3]_i_1/O
                         net (fo=1, routed)           0.000     4.857    b[3]_i_1_n_0
    SLICE_X112Y113       FDRE                                         r  b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.855     5.620    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  b_reg[3]/C

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.767ns  (logic 1.790ns (37.554%)  route 2.977ns (62.446%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_0_IBUF_inst/O
                         net (fo=12, routed)          2.391     3.934    sw_0_IBUF
    SLICE_X111Y113       LUT2 (Prop_lut2_I0_O)        0.124     4.058 r  led5[2]_i_1/O
                         net (fo=2, routed)           0.586     4.643    led5[2]
    SLICE_X112Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.767 r  a[3]_i_1/O
                         net (fo=1, routed)           0.000     4.767    a[3]_i_1_n_0
    SLICE_X112Y113       FDRE                                         r  a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.855     5.620    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  a_reg[3]/C

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            out_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.758ns  (logic 1.694ns (35.610%)  route 3.064ns (64.390%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_0_IBUF_inst/O
                         net (fo=12, routed)          2.391     3.934    sw_0_IBUF
    SLICE_X111Y113       LUT5 (Prop_lut5_I2_O)        0.152     4.086 r  out_disp[1]_i_1/O
                         net (fo=1, routed)           0.672     4.758    out_disp[1]_i_1_n_0
    SLICE_X112Y110       FDRE                                         r  out_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.858     5.623    sysclk_IBUF_BUFG
    SLICE_X112Y110       FDRE                                         r  out_disp_reg[1]/C

Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            led5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.721ns  (logic 1.690ns (35.791%)  route 3.031ns (64.209%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw_1_IBUF_inst/O
                         net (fo=19, routed)          2.634     4.167    sw_1_IBUF
    SLICE_X112Y113       LUT2 (Prop_lut2_I1_O)        0.157     4.324 r  led5[0]_i_1/O
                         net (fo=2, routed)           0.397     4.721    led5[0]
    SLICE_X112Y113       FDRE                                         r  led5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.855     5.620    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  led5_reg[0]/C

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            led5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.549ns  (logic 1.666ns (36.628%)  route 2.883ns (63.372%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_0_IBUF_inst/O
                         net (fo=12, routed)          2.391     3.934    sw_0_IBUF
    SLICE_X111Y113       LUT2 (Prop_lut2_I0_O)        0.124     4.058 r  led5[2]_i_1/O
                         net (fo=2, routed)           0.492     4.549    led5[2]
    SLICE_X112Y110       FDRE                                         r  led5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.858     5.623    sysclk_IBUF_BUFG
    SLICE_X112Y110       FDRE                                         r  led5_reg[2]/C

Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            out_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.367ns  (logic 1.781ns (40.777%)  route 2.586ns (59.223%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw_1_IBUF_inst/O
                         net (fo=19, routed)          2.432     3.964    sw_1_IBUF
    SLICE_X113Y113       LUT4 (Prop_lut4_I3_O)        0.124     4.088 r  out_disp[3]_i_3/O
                         net (fo=1, routed)           0.154     4.243    out_disp[3]_i_3_n_0
    SLICE_X113Y113       LUT6 (Prop_lut6_I5_O)        0.124     4.367 r  out_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     4.367    out_disp[3]_i_1_n_0
    SLICE_X113Y113       FDRE                                         r  out_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.855     5.620    sysclk_IBUF_BUFG
    SLICE_X113Y113       FDRE                                         r  out_disp_reg[3]/C

Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            out_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.241ns  (logic 1.657ns (39.061%)  route 2.584ns (60.939%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_1_IBUF_inst/O
                         net (fo=19, routed)          2.584     4.117    sw_1_IBUF
    SLICE_X110Y111       LUT5 (Prop_lut5_I1_O)        0.124     4.241 r  out_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     4.241    out_disp[0]_i_1_n_0
    SLICE_X110Y111       FDRE                                         r  out_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.857     5.622    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  out_disp_reg[0]/C

Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            prev_btn_cin_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.234ns  (logic 1.657ns (39.131%)  route 2.577ns (60.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw_1_IBUF_inst/O
                         net (fo=19, routed)          1.937     3.470    sw_1_IBUF
    SLICE_X111Y113       LUT1 (Prop_lut1_I0_O)        0.124     3.594 r  prev_lhs_btn_i_1/O
                         net (fo=3, routed)           0.640     4.234    prev_lhs_btn_i_1_n_0
    SLICE_X111Y113       FDRE                                         r  prev_btn_cin_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.855     5.620    sysclk_IBUF_BUFG
    SLICE_X111Y113       FDRE                                         r  prev_btn_cin_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_cin
                            (input port)
  Destination:            prev_btn_cin_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.281ns (28.453%)  route 0.706ns (71.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn_cin (IN)
                         net (fo=0)                   0.000     0.000    btn_cin
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btn_cin_IBUF_inst/O
                         net (fo=3, routed)           0.706     0.986    btn_cin_IBUF
    SLICE_X111Y113       FDRE                                         r  prev_btn_cin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X111Y113       FDRE                                         r  prev_btn_cin_reg/C

Slack:                    inf
  Source:                 btn_rhs
                            (input port)
  Destination:            b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.276ns (27.901%)  route 0.714ns (72.099%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn_rhs (IN)
                         net (fo=0)                   0.000     0.000    btn_rhs
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_rhs_IBUF_inst/O
                         net (fo=10, routed)          0.714     0.946    btn_rhs_IBUF
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.045     0.991 r  b[3]_i_1/O
                         net (fo=1, routed)           0.000     0.991    b[3]_i_1_n_0
    SLICE_X112Y113       FDRE                                         r  b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  b_reg[3]/C

Slack:                    inf
  Source:                 btn_rhs
                            (input port)
  Destination:            a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.276ns (27.873%)  route 0.715ns (72.127%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn_rhs (IN)
                         net (fo=0)                   0.000     0.000    btn_rhs
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_rhs_IBUF_inst/O
                         net (fo=10, routed)          0.715     0.947    btn_rhs_IBUF
    SLICE_X112Y113       LUT6 (Prop_lut6_I1_O)        0.045     0.992 r  a[3]_i_1/O
                         net (fo=1, routed)           0.000     0.992    a[3]_i_1_n_0
    SLICE_X112Y113       FDRE                                         r  a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  a_reg[3]/C

Slack:                    inf
  Source:                 btn_rhs
                            (input port)
  Destination:            prev_rhs_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.231ns (23.003%)  route 0.775ns (76.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn_rhs (IN)
                         net (fo=0)                   0.000     0.000    btn_rhs
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_rhs_IBUF_inst/O
                         net (fo=10, routed)          0.775     1.006    btn_rhs_IBUF
    SLICE_X111Y113       FDRE                                         r  prev_rhs_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X111Y113       FDRE                                         r  prev_rhs_btn_reg/C

Slack:                    inf
  Source:                 btn_rhs
                            (input port)
  Destination:            b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.276ns (27.441%)  route 0.731ns (72.559%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn_rhs (IN)
                         net (fo=0)                   0.000     0.000    btn_rhs
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_rhs_IBUF_inst/O
                         net (fo=10, routed)          0.731     0.962    btn_rhs_IBUF
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.045     1.007 r  b[2]_i_1/O
                         net (fo=1, routed)           0.000     1.007    b[2]_i_1_n_0
    SLICE_X110Y113       FDRE                                         r  b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  b_reg[2]/C

Slack:                    inf
  Source:                 btn_cin
                            (input port)
  Destination:            c_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.326ns (30.766%)  route 0.733ns (69.234%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn_cin (IN)
                         net (fo=0)                   0.000     0.000    btn_cin
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btn_cin_IBUF_inst/O
                         net (fo=3, routed)           0.733     1.013    btn_cin_IBUF
    SLICE_X110Y113       LUT4 (Prop_lut4_I0_O)        0.045     1.058 r  c_in_i_1/O
                         net (fo=1, routed)           0.000     1.058    c_in_i_1_n_0
    SLICE_X110Y113       FDRE                                         r  c_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  c_in_reg/C

Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            led5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.300ns (28.098%)  route 0.767ns (71.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_1_IBUF_inst/O
                         net (fo=19, routed)          0.767     1.067    sw_1_IBUF
    SLICE_X113Y106       FDRE                                         r  led5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.994     2.336    sysclk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  led5_reg[1]/C

Slack:                    inf
  Source:                 btn_rhs
                            (input port)
  Destination:            b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.276ns (25.696%)  route 0.799ns (74.304%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn_rhs (IN)
                         net (fo=0)                   0.000     0.000    btn_rhs
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_rhs_IBUF_inst/O
                         net (fo=10, routed)          0.799     1.031    btn_rhs_IBUF
    SLICE_X110Y111       LUT5 (Prop_lut5_I0_O)        0.045     1.076 r  b[0]_i_1/O
                         net (fo=1, routed)           0.000     1.076    b[0]_i_1_n_0
    SLICE_X110Y111       FDRE                                         r  b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.992     2.334    sysclk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  b_reg[0]/C

Slack:                    inf
  Source:                 btn_lhs
                            (input port)
  Destination:            a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.277ns (25.740%)  route 0.799ns (74.260%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn_lhs (IN)
                         net (fo=0)                   0.000     0.000    btn_lhs
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_lhs_IBUF_inst/O
                         net (fo=6, routed)           0.799     1.031    btn_lhs_IBUF
    SLICE_X112Y113       LUT6 (Prop_lut6_I2_O)        0.045     1.076 r  a[2]_i_1/O
                         net (fo=1, routed)           0.000     1.076    a[2]_i_1_n_0
    SLICE_X112Y113       FDRE                                         r  a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  a_reg[2]/C

Slack:                    inf
  Source:                 btn_lhs
                            (input port)
  Destination:            prev_lhs_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.232ns (21.368%)  route 0.853ns (78.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn_lhs (IN)
                         net (fo=0)                   0.000     0.000    btn_lhs
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_lhs_IBUF_inst/O
                         net (fo=6, routed)           0.853     1.085    btn_lhs_IBUF
    SLICE_X111Y113       FDRE                                         r  prev_lhs_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X111Y113       FDRE                                         r  prev_lhs_btn_reg/C





