<stg><name>ShuffleNetV2</name>


<trans_list>

<trans id="7972" from="1" to="2">
<condition id="2250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7973" from="2" to="3">
<condition id="2251">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7976" from="2" to="4">
<condition id="2256">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7975" from="3" to="2">
<condition id="2254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7977" from="4" to="5">
<condition id="2257">
<or_exp><and_exp><literal name="exitcond369" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7980" from="4" to="6">
<condition id="2262">
<or_exp><and_exp><literal name="exitcond369" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7979" from="5" to="4">
<condition id="2260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7981" from="6" to="7">
<condition id="2263">
<or_exp><and_exp><literal name="exitcond368" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7984" from="6" to="8">
<condition id="2268">
<or_exp><and_exp><literal name="exitcond368" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7983" from="7" to="6">
<condition id="2266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7985" from="8" to="12">
<condition id="2269">
<or_exp><and_exp><literal name="exitcond367" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7986" from="8" to="9">
<condition id="2271">
<or_exp><and_exp><literal name="exitcond367" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7987" from="9" to="10">
<condition id="2273">
<or_exp><and_exp><literal name="exitcond366" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7992" from="9" to="8">
<condition id="2281">
<or_exp><and_exp><literal name="exitcond366" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7988" from="10" to="11">
<condition id="2274">
<or_exp><and_exp><literal name="exitcond365" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7991" from="10" to="9">
<condition id="2279">
<or_exp><and_exp><literal name="exitcond365" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7990" from="11" to="10">
<condition id="2277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7994" from="12" to="13">
<condition id="2284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7995" from="13" to="14">
<condition id="2286">
<or_exp><and_exp><literal name="exitcond364" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8000" from="13" to="16">
<condition id="2294">
<or_exp><and_exp><literal name="exitcond364" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7996" from="14" to="15">
<condition id="2287">
<or_exp><and_exp><literal name="exitcond363" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7999" from="14" to="13">
<condition id="2292">
<or_exp><and_exp><literal name="exitcond363" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7998" from="15" to="14">
<condition id="2290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8001" from="16" to="17">
<condition id="2296">
<or_exp><and_exp><literal name="exitcond362" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8002" from="16" to="18">
<condition id="2295">
<or_exp><and_exp><literal name="exitcond362" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8004" from="17" to="16">
<condition id="2299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8006" from="18" to="19">
<condition id="2302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8007" from="19" to="20">
<condition id="2304">
<or_exp><and_exp><literal name="exitcond361" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8014" from="19" to="23">
<condition id="2316">
<or_exp><and_exp><literal name="exitcond361" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8008" from="20" to="21">
<condition id="2306">
<or_exp><and_exp><literal name="exitcond360" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8013" from="20" to="19">
<condition id="2314">
<or_exp><and_exp><literal name="exitcond360" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8009" from="21" to="22">
<condition id="2307">
<or_exp><and_exp><literal name="exitcond359" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8012" from="21" to="20">
<condition id="2312">
<or_exp><and_exp><literal name="exitcond359" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8011" from="22" to="21">
<condition id="2310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8015" from="23" to="24">
<condition id="2318">
<or_exp><and_exp><literal name="exitcond358" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8016" from="23" to="25">
<condition id="2317">
<or_exp><and_exp><literal name="exitcond358" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8018" from="24" to="23">
<condition id="2321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8020" from="25" to="26">
<condition id="2324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8021" from="26" to="27">
<condition id="2326">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8026" from="26" to="29">
<condition id="2334">
<or_exp><and_exp><literal name="exitcond357" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8022" from="27" to="28">
<condition id="2327">
<or_exp><and_exp><literal name="exitcond356" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8025" from="27" to="26">
<condition id="2332">
<or_exp><and_exp><literal name="exitcond356" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8024" from="28" to="27">
<condition id="2330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8027" from="29" to="30">
<condition id="2336">
<or_exp><and_exp><literal name="exitcond355" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8028" from="29" to="31">
<condition id="2335">
<or_exp><and_exp><literal name="exitcond355" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8030" from="30" to="29">
<condition id="2339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8032" from="31" to="32">
<condition id="2341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8033" from="32" to="33">
<condition id="2342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8034" from="33" to="34">
<condition id="2344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8035" from="34" to="35">
<condition id="2346">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8042" from="34" to="38">
<condition id="2358">
<or_exp><and_exp><literal name="exitcond354" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8036" from="35" to="36">
<condition id="2348">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8041" from="35" to="34">
<condition id="2356">
<or_exp><and_exp><literal name="exitcond353" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8037" from="36" to="37">
<condition id="2349">
<or_exp><and_exp><literal name="exitcond352" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8040" from="36" to="35">
<condition id="2354">
<or_exp><and_exp><literal name="exitcond352" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8039" from="37" to="36">
<condition id="2352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8043" from="38" to="39">
<condition id="2360">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8044" from="38" to="40">
<condition id="2359">
<or_exp><and_exp><literal name="exitcond351" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8046" from="39" to="38">
<condition id="2363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8048" from="40" to="41">
<condition id="2366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8049" from="41" to="42">
<condition id="2368">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8054" from="41" to="44">
<condition id="2376">
<or_exp><and_exp><literal name="exitcond350" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8050" from="42" to="43">
<condition id="2369">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8053" from="42" to="41">
<condition id="2374">
<or_exp><and_exp><literal name="exitcond349" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8052" from="43" to="42">
<condition id="2372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8055" from="44" to="45">
<condition id="2378">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8056" from="44" to="46">
<condition id="2377">
<or_exp><and_exp><literal name="exitcond348" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8058" from="45" to="44">
<condition id="2381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8060" from="46" to="47">
<condition id="2383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8061" from="47" to="48">
<condition id="2384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8062" from="48" to="49">
<condition id="2386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8063" from="49" to="50">
<condition id="2388">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8070" from="49" to="53">
<condition id="2400">
<or_exp><and_exp><literal name="exitcond347" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8064" from="50" to="51">
<condition id="2390">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8069" from="50" to="49">
<condition id="2398">
<or_exp><and_exp><literal name="exitcond346" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8065" from="51" to="52">
<condition id="2391">
<or_exp><and_exp><literal name="exitcond345" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8068" from="51" to="50">
<condition id="2396">
<or_exp><and_exp><literal name="exitcond345" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8067" from="52" to="51">
<condition id="2394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8071" from="53" to="54">
<condition id="2402">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8076" from="53" to="56">
<condition id="2410">
<or_exp><and_exp><literal name="exitcond344" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8072" from="54" to="55">
<condition id="2403">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8075" from="54" to="53">
<condition id="2408">
<or_exp><and_exp><literal name="exitcond343" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8074" from="55" to="54">
<condition id="2406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8077" from="56" to="57">
<condition id="2412">
<or_exp><and_exp><literal name="exitcond342" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8078" from="56" to="58">
<condition id="2411">
<or_exp><and_exp><literal name="exitcond342" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8080" from="57" to="56">
<condition id="2415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8082" from="58" to="59">
<condition id="2418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8083" from="59" to="60">
<condition id="2420">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8090" from="59" to="63">
<condition id="2432">
<or_exp><and_exp><literal name="exitcond341" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8084" from="60" to="61">
<condition id="2422">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8089" from="60" to="59">
<condition id="2430">
<or_exp><and_exp><literal name="exitcond340" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8085" from="61" to="62">
<condition id="2423">
<or_exp><and_exp><literal name="exitcond339" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8088" from="61" to="60">
<condition id="2428">
<or_exp><and_exp><literal name="exitcond339" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8087" from="62" to="61">
<condition id="2426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8091" from="63" to="64">
<condition id="2434">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8092" from="63" to="65">
<condition id="2433">
<or_exp><and_exp><literal name="exitcond338" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8094" from="64" to="63">
<condition id="2437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8096" from="65" to="66">
<condition id="2440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8097" from="66" to="67">
<condition id="2442">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8102" from="66" to="69">
<condition id="2450">
<or_exp><and_exp><literal name="exitcond337" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8098" from="67" to="68">
<condition id="2443">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8101" from="67" to="66">
<condition id="2448">
<or_exp><and_exp><literal name="exitcond336" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8100" from="68" to="67">
<condition id="2446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8103" from="69" to="70">
<condition id="2452">
<or_exp><and_exp><literal name="exitcond335" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8104" from="69" to="71">
<condition id="2451">
<or_exp><and_exp><literal name="exitcond335" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8106" from="70" to="69">
<condition id="2455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8108" from="71" to="72">
<condition id="2458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8109" from="72" to="76">
<condition id="2459">
<or_exp><and_exp><literal name="exitcond334" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8110" from="72" to="73">
<condition id="2461">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8111" from="73" to="74">
<condition id="2463">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8116" from="73" to="72">
<condition id="2471">
<or_exp><and_exp><literal name="exitcond333" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8112" from="74" to="75">
<condition id="2464">
<or_exp><and_exp><literal name="exitcond332" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8115" from="74" to="73">
<condition id="2469">
<or_exp><and_exp><literal name="exitcond332" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8114" from="75" to="74">
<condition id="2467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8118" from="76" to="77">
<condition id="2474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8119" from="77" to="78">
<condition id="2476">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8126" from="77" to="81">
<condition id="2488">
<or_exp><and_exp><literal name="exitcond331" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8120" from="78" to="79">
<condition id="2478">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8125" from="78" to="77">
<condition id="2486">
<or_exp><and_exp><literal name="exitcond330" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8121" from="79" to="80">
<condition id="2479">
<or_exp><and_exp><literal name="exitcond329" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8124" from="79" to="78">
<condition id="2484">
<or_exp><and_exp><literal name="exitcond329" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8123" from="80" to="79">
<condition id="2482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8127" from="81" to="82">
<condition id="2490">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8132" from="81" to="84">
<condition id="2498">
<or_exp><and_exp><literal name="exitcond328" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8128" from="82" to="83">
<condition id="2491">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8131" from="82" to="81">
<condition id="2496">
<or_exp><and_exp><literal name="exitcond327" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8130" from="83" to="82">
<condition id="2494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8133" from="84" to="85">
<condition id="2500">
<or_exp><and_exp><literal name="exitcond326" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8134" from="84" to="86">
<condition id="2499">
<or_exp><and_exp><literal name="exitcond326" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8136" from="85" to="84">
<condition id="2503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8138" from="86" to="87">
<condition id="2506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8139" from="87" to="88">
<condition id="2508">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8146" from="87" to="91">
<condition id="2520">
<or_exp><and_exp><literal name="exitcond325" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8140" from="88" to="89">
<condition id="2510">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8145" from="88" to="87">
<condition id="2518">
<or_exp><and_exp><literal name="exitcond324" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8141" from="89" to="90">
<condition id="2511">
<or_exp><and_exp><literal name="exitcond323" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8144" from="89" to="88">
<condition id="2516">
<or_exp><and_exp><literal name="exitcond323" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8143" from="90" to="89">
<condition id="2514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8147" from="91" to="92">
<condition id="2522">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8148" from="91" to="93">
<condition id="2521">
<or_exp><and_exp><literal name="exitcond322" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8150" from="92" to="91">
<condition id="2525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8152" from="93" to="94">
<condition id="2528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8153" from="94" to="95">
<condition id="2530">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8158" from="94" to="97">
<condition id="2538">
<or_exp><and_exp><literal name="exitcond321" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8154" from="95" to="96">
<condition id="2531">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8157" from="95" to="94">
<condition id="2536">
<or_exp><and_exp><literal name="exitcond320" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8156" from="96" to="95">
<condition id="2534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8159" from="97" to="98">
<condition id="2540">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8160" from="97" to="99">
<condition id="2539">
<or_exp><and_exp><literal name="exitcond319" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8162" from="98" to="97">
<condition id="2543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8164" from="99" to="100">
<condition id="2546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8165" from="100" to="104">
<condition id="2547">
<or_exp><and_exp><literal name="exitcond318" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8166" from="100" to="101">
<condition id="2549">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8167" from="101" to="102">
<condition id="2551">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8172" from="101" to="100">
<condition id="2559">
<or_exp><and_exp><literal name="exitcond317" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8168" from="102" to="103">
<condition id="2552">
<or_exp><and_exp><literal name="exitcond316" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8171" from="102" to="101">
<condition id="2557">
<or_exp><and_exp><literal name="exitcond316" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8170" from="103" to="102">
<condition id="2555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8174" from="104" to="105">
<condition id="2562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8175" from="105" to="106">
<condition id="2564">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8182" from="105" to="109">
<condition id="2576">
<or_exp><and_exp><literal name="exitcond315" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8176" from="106" to="107">
<condition id="2566">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8181" from="106" to="105">
<condition id="2574">
<or_exp><and_exp><literal name="exitcond314" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8177" from="107" to="108">
<condition id="2567">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8180" from="107" to="106">
<condition id="2572">
<or_exp><and_exp><literal name="exitcond313" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8179" from="108" to="107">
<condition id="2570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8183" from="109" to="110">
<condition id="2578">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8188" from="109" to="112">
<condition id="2586">
<or_exp><and_exp><literal name="exitcond312" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8184" from="110" to="111">
<condition id="2579">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8187" from="110" to="109">
<condition id="2584">
<or_exp><and_exp><literal name="exitcond311" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8186" from="111" to="110">
<condition id="2582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8189" from="112" to="113">
<condition id="2588">
<or_exp><and_exp><literal name="exitcond310" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8190" from="112" to="114">
<condition id="2587">
<or_exp><and_exp><literal name="exitcond310" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8192" from="113" to="112">
<condition id="2591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8194" from="114" to="115">
<condition id="2594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8195" from="115" to="116">
<condition id="2596">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8202" from="115" to="119">
<condition id="2608">
<or_exp><and_exp><literal name="exitcond309" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8196" from="116" to="117">
<condition id="2598">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8201" from="116" to="115">
<condition id="2606">
<or_exp><and_exp><literal name="exitcond308" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8197" from="117" to="118">
<condition id="2599">
<or_exp><and_exp><literal name="exitcond307" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8200" from="117" to="116">
<condition id="2604">
<or_exp><and_exp><literal name="exitcond307" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8199" from="118" to="117">
<condition id="2602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8203" from="119" to="120">
<condition id="2610">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8204" from="119" to="121">
<condition id="2609">
<or_exp><and_exp><literal name="exitcond306" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8206" from="120" to="119">
<condition id="2613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8208" from="121" to="122">
<condition id="2616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8209" from="122" to="123">
<condition id="2618">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8214" from="122" to="125">
<condition id="2626">
<or_exp><and_exp><literal name="exitcond305" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8210" from="123" to="124">
<condition id="2619">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8213" from="123" to="122">
<condition id="2624">
<or_exp><and_exp><literal name="exitcond304" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8212" from="124" to="123">
<condition id="2622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8215" from="125" to="126">
<condition id="2628">
<or_exp><and_exp><literal name="exitcond303" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8216" from="125" to="127">
<condition id="2627">
<or_exp><and_exp><literal name="exitcond303" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8218" from="126" to="125">
<condition id="2631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8220" from="127" to="128">
<condition id="2634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8221" from="128" to="132">
<condition id="2635">
<or_exp><and_exp><literal name="exitcond302" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8222" from="128" to="129">
<condition id="2637">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8223" from="129" to="130">
<condition id="2639">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8228" from="129" to="128">
<condition id="2647">
<or_exp><and_exp><literal name="exitcond301" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8224" from="130" to="131">
<condition id="2640">
<or_exp><and_exp><literal name="exitcond300" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8227" from="130" to="129">
<condition id="2645">
<or_exp><and_exp><literal name="exitcond300" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8226" from="131" to="130">
<condition id="2643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8230" from="132" to="133">
<condition id="2650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8231" from="133" to="134">
<condition id="2652">
<or_exp><and_exp><literal name="exitcond299" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8239" from="133" to="138">
<condition id="2665">
<or_exp><and_exp><literal name="exitcond299" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8232" from="134" to="135">
<condition id="2654">
<or_exp><and_exp><literal name="exitcond298" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8238" from="134" to="133">
<condition id="2663">
<or_exp><and_exp><literal name="exitcond298" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8233" from="135" to="136">
<condition id="2655">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8237" from="135" to="134">
<condition id="2661">
<or_exp><and_exp><literal name="exitcond297" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8235" from="136" to="137">
<condition id="2657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8236" from="137" to="135">
<condition id="2659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8240" from="138" to="142">
<condition id="2666">
<or_exp><and_exp><literal name="exitcond296" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8241" from="138" to="139">
<condition id="2668">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8242" from="139" to="140">
<condition id="2669">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8246" from="139" to="138">
<condition id="2675">
<or_exp><and_exp><literal name="exitcond295" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8244" from="140" to="141">
<condition id="2671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8245" from="141" to="139">
<condition id="2673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8248" from="142" to="143">
<condition id="2678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8249" from="143" to="144">
<condition id="2680">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8260" from="143" to="150">
<condition id="2698">
<or_exp><and_exp><literal name="exitcond294" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8250" from="144" to="145">
<condition id="2682">
<or_exp><and_exp><literal name="exitcond293" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8259" from="144" to="143">
<condition id="2696">
<or_exp><and_exp><literal name="exitcond293" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8251" from="145" to="146">
<condition id="2684">
<or_exp><and_exp><literal name="exitcond292" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8258" from="145" to="144">
<condition id="2694">
<or_exp><and_exp><literal name="exitcond292" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8252" from="146" to="147">
<condition id="2685">
<or_exp><and_exp><literal name="exitcond291" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8257" from="146" to="145">
<condition id="2692">
<or_exp><and_exp><literal name="exitcond291" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8254" from="147" to="148">
<condition id="2687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8255" from="148" to="149">
<condition id="2688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8256" from="149" to="146">
<condition id="2690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8261" from="150" to="154">
<condition id="2699">
<or_exp><and_exp><literal name="exitcond290" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8262" from="150" to="151">
<condition id="2701">
<or_exp><and_exp><literal name="exitcond290" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8263" from="151" to="152">
<condition id="2702">
<or_exp><and_exp><literal name="exitcond289" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8267" from="151" to="150">
<condition id="2708">
<or_exp><and_exp><literal name="exitcond289" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8265" from="152" to="153">
<condition id="2704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8266" from="153" to="151">
<condition id="2706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8269" from="154" to="155">
<condition id="2711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8270" from="155" to="156">
<condition id="2713">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8278" from="155" to="160">
<condition id="2726">
<or_exp><and_exp><literal name="exitcond288" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8271" from="156" to="157">
<condition id="2715">
<or_exp><and_exp><literal name="exitcond287" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8277" from="156" to="155">
<condition id="2724">
<or_exp><and_exp><literal name="exitcond287" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8272" from="157" to="158">
<condition id="2716">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8276" from="157" to="156">
<condition id="2722">
<or_exp><and_exp><literal name="exitcond286" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8274" from="158" to="159">
<condition id="2718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8275" from="159" to="157">
<condition id="2720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8279" from="160" to="164">
<condition id="2727">
<or_exp><and_exp><literal name="exitcond285" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8280" from="160" to="161">
<condition id="2729">
<or_exp><and_exp><literal name="exitcond285" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8281" from="161" to="162">
<condition id="2730">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8285" from="161" to="160">
<condition id="2736">
<or_exp><and_exp><literal name="exitcond284" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8283" from="162" to="163">
<condition id="2732">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8284" from="163" to="161">
<condition id="2734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8287" from="164" to="165">
<condition id="2738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8288" from="165" to="166">
<condition id="2739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8289" from="166" to="167">
<condition id="2741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8290" from="167" to="168">
<condition id="2743">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8301" from="167" to="174">
<condition id="2761">
<or_exp><and_exp><literal name="exitcond283" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8291" from="168" to="169">
<condition id="2745">
<or_exp><and_exp><literal name="exitcond282" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8300" from="168" to="167">
<condition id="2759">
<or_exp><and_exp><literal name="exitcond282" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8292" from="169" to="170">
<condition id="2747">
<or_exp><and_exp><literal name="exitcond281" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8299" from="169" to="168">
<condition id="2757">
<or_exp><and_exp><literal name="exitcond281" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8293" from="170" to="171">
<condition id="2748">
<or_exp><and_exp><literal name="exitcond280" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8298" from="170" to="169">
<condition id="2755">
<or_exp><and_exp><literal name="exitcond280" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8295" from="171" to="172">
<condition id="2750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8296" from="172" to="173">
<condition id="2751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8297" from="173" to="170">
<condition id="2753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8302" from="174" to="178">
<condition id="2762">
<or_exp><and_exp><literal name="exitcond279" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8303" from="174" to="175">
<condition id="2764">
<or_exp><and_exp><literal name="exitcond279" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8304" from="175" to="176">
<condition id="2765">
<or_exp><and_exp><literal name="exitcond278" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8308" from="175" to="174">
<condition id="2771">
<or_exp><and_exp><literal name="exitcond278" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8306" from="176" to="177">
<condition id="2767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8307" from="177" to="175">
<condition id="2769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8310" from="178" to="179">
<condition id="2774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8311" from="179" to="180">
<condition id="2776">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8319" from="179" to="184">
<condition id="2789">
<or_exp><and_exp><literal name="exitcond277" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8312" from="180" to="181">
<condition id="2778">
<or_exp><and_exp><literal name="exitcond276" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8318" from="180" to="179">
<condition id="2787">
<or_exp><and_exp><literal name="exitcond276" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8313" from="181" to="182">
<condition id="2779">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8317" from="181" to="180">
<condition id="2785">
<or_exp><and_exp><literal name="exitcond275" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8315" from="182" to="183">
<condition id="2781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8316" from="183" to="181">
<condition id="2783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8320" from="184" to="188">
<condition id="2790">
<or_exp><and_exp><literal name="exitcond274" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8321" from="184" to="185">
<condition id="2792">
<or_exp><and_exp><literal name="exitcond274" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8322" from="185" to="186">
<condition id="2793">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8326" from="185" to="184">
<condition id="2799">
<or_exp><and_exp><literal name="exitcond273" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8324" from="186" to="187">
<condition id="2795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8325" from="187" to="185">
<condition id="2797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8328" from="188" to="189">
<condition id="2801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8329" from="189" to="190">
<condition id="2802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8330" from="190" to="191">
<condition id="2804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8331" from="191" to="192">
<condition id="2806">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8338" from="191" to="195">
<condition id="2818">
<or_exp><and_exp><literal name="exitcond272" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8332" from="192" to="193">
<condition id="2808">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8337" from="192" to="191">
<condition id="2816">
<or_exp><and_exp><literal name="exitcond271" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8333" from="193" to="194">
<condition id="2809">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8336" from="193" to="192">
<condition id="2814">
<or_exp><and_exp><literal name="exitcond270" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8335" from="194" to="193">
<condition id="2812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8339" from="195" to="196">
<condition id="2820">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8347" from="195" to="200">
<condition id="2833">
<or_exp><and_exp><literal name="exitcond269" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8340" from="196" to="197">
<condition id="2822">
<or_exp><and_exp><literal name="exitcond268" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8346" from="196" to="195">
<condition id="2831">
<or_exp><and_exp><literal name="exitcond268" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8341" from="197" to="198">
<condition id="2823">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8345" from="197" to="196">
<condition id="2829">
<or_exp><and_exp><literal name="exitcond267" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8343" from="198" to="199">
<condition id="2825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8344" from="199" to="197">
<condition id="2827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8348" from="200" to="204">
<condition id="2834">
<or_exp><and_exp><literal name="exitcond266" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8349" from="200" to="201">
<condition id="2836">
<or_exp><and_exp><literal name="exitcond266" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8350" from="201" to="202">
<condition id="2837">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8354" from="201" to="200">
<condition id="2843">
<or_exp><and_exp><literal name="exitcond265" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8352" from="202" to="203">
<condition id="2839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8353" from="203" to="201">
<condition id="2841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8356" from="204" to="205">
<condition id="2846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8357" from="205" to="206">
<condition id="2848">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8368" from="205" to="212">
<condition id="2866">
<or_exp><and_exp><literal name="exitcond264" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8358" from="206" to="207">
<condition id="2850">
<or_exp><and_exp><literal name="exitcond263" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8367" from="206" to="205">
<condition id="2864">
<or_exp><and_exp><literal name="exitcond263" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8359" from="207" to="208">
<condition id="2852">
<or_exp><and_exp><literal name="exitcond262" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8366" from="207" to="206">
<condition id="2862">
<or_exp><and_exp><literal name="exitcond262" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8360" from="208" to="209">
<condition id="2853">
<or_exp><and_exp><literal name="exitcond261" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8365" from="208" to="207">
<condition id="2860">
<or_exp><and_exp><literal name="exitcond261" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8362" from="209" to="210">
<condition id="2855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8363" from="210" to="211">
<condition id="2856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8364" from="211" to="208">
<condition id="2858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8369" from="212" to="216">
<condition id="2867">
<or_exp><and_exp><literal name="exitcond260" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8370" from="212" to="213">
<condition id="2869">
<or_exp><and_exp><literal name="exitcond260" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8371" from="213" to="214">
<condition id="2870">
<or_exp><and_exp><literal name="exitcond259" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8375" from="213" to="212">
<condition id="2876">
<or_exp><and_exp><literal name="exitcond259" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8373" from="214" to="215">
<condition id="2872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8374" from="215" to="213">
<condition id="2874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8377" from="216" to="217">
<condition id="2879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8378" from="217" to="218">
<condition id="2881">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8386" from="217" to="222">
<condition id="2894">
<or_exp><and_exp><literal name="exitcond258" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8379" from="218" to="219">
<condition id="2883">
<or_exp><and_exp><literal name="exitcond257" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8385" from="218" to="217">
<condition id="2892">
<or_exp><and_exp><literal name="exitcond257" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8380" from="219" to="220">
<condition id="2884">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8384" from="219" to="218">
<condition id="2890">
<or_exp><and_exp><literal name="exitcond256" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8382" from="220" to="221">
<condition id="2886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8383" from="221" to="219">
<condition id="2888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8387" from="222" to="226">
<condition id="2895">
<or_exp><and_exp><literal name="exitcond255" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8388" from="222" to="223">
<condition id="2897">
<or_exp><and_exp><literal name="exitcond255" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8389" from="223" to="224">
<condition id="2898">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8393" from="223" to="222">
<condition id="2904">
<or_exp><and_exp><literal name="exitcond254" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8391" from="224" to="225">
<condition id="2900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8392" from="225" to="223">
<condition id="2902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8395" from="226" to="227">
<condition id="2907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8396" from="227" to="231">
<condition id="2908">
<or_exp><and_exp><literal name="exitcond253" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8397" from="227" to="228">
<condition id="2910">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8398" from="228" to="229">
<condition id="2912">
<or_exp><and_exp><literal name="exitcond252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8403" from="228" to="227">
<condition id="2920">
<or_exp><and_exp><literal name="exitcond252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8399" from="229" to="230">
<condition id="2913">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8402" from="229" to="228">
<condition id="2918">
<or_exp><and_exp><literal name="exitcond251" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8401" from="230" to="229">
<condition id="2916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8405" from="231" to="232">
<condition id="2923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8406" from="232" to="233">
<condition id="2925">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8413" from="232" to="236">
<condition id="2937">
<or_exp><and_exp><literal name="exitcond250" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8407" from="233" to="234">
<condition id="2927">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8412" from="233" to="232">
<condition id="2935">
<or_exp><and_exp><literal name="exitcond249" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8408" from="234" to="235">
<condition id="2928">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8411" from="234" to="233">
<condition id="2933">
<or_exp><and_exp><literal name="exitcond248" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8410" from="235" to="234">
<condition id="2931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8414" from="236" to="237">
<condition id="2939">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8422" from="236" to="241">
<condition id="2952">
<or_exp><and_exp><literal name="exitcond247" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8415" from="237" to="238">
<condition id="2941">
<or_exp><and_exp><literal name="exitcond246" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8421" from="237" to="236">
<condition id="2950">
<or_exp><and_exp><literal name="exitcond246" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8416" from="238" to="239">
<condition id="2942">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8420" from="238" to="237">
<condition id="2948">
<or_exp><and_exp><literal name="exitcond245" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8418" from="239" to="240">
<condition id="2944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8419" from="240" to="238">
<condition id="2946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8423" from="241" to="245">
<condition id="2953">
<or_exp><and_exp><literal name="exitcond244" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8424" from="241" to="242">
<condition id="2955">
<or_exp><and_exp><literal name="exitcond244" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8425" from="242" to="243">
<condition id="2956">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8429" from="242" to="241">
<condition id="2962">
<or_exp><and_exp><literal name="exitcond243" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8427" from="243" to="244">
<condition id="2958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8428" from="244" to="242">
<condition id="2960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8431" from="245" to="246">
<condition id="2965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8432" from="246" to="247">
<condition id="2967">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8443" from="246" to="253">
<condition id="2985">
<or_exp><and_exp><literal name="exitcond242" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8433" from="247" to="248">
<condition id="2969">
<or_exp><and_exp><literal name="exitcond241" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8442" from="247" to="246">
<condition id="2983">
<or_exp><and_exp><literal name="exitcond241" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8434" from="248" to="249">
<condition id="2971">
<or_exp><and_exp><literal name="exitcond240" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8441" from="248" to="247">
<condition id="2981">
<or_exp><and_exp><literal name="exitcond240" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8435" from="249" to="250">
<condition id="2972">
<or_exp><and_exp><literal name="exitcond239" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8440" from="249" to="248">
<condition id="2979">
<or_exp><and_exp><literal name="exitcond239" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8437" from="250" to="251">
<condition id="2974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8438" from="251" to="252">
<condition id="2975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8439" from="252" to="249">
<condition id="2977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8444" from="253" to="257">
<condition id="2986">
<or_exp><and_exp><literal name="exitcond238" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8445" from="253" to="254">
<condition id="2988">
<or_exp><and_exp><literal name="exitcond238" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8446" from="254" to="255">
<condition id="2989">
<or_exp><and_exp><literal name="exitcond237" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8450" from="254" to="253">
<condition id="2995">
<or_exp><and_exp><literal name="exitcond237" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8448" from="255" to="256">
<condition id="2991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8449" from="256" to="254">
<condition id="2993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8452" from="257" to="258">
<condition id="2998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8453" from="258" to="259">
<condition id="3000">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8461" from="258" to="263">
<condition id="3013">
<or_exp><and_exp><literal name="exitcond236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8454" from="259" to="260">
<condition id="3002">
<or_exp><and_exp><literal name="exitcond235" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8460" from="259" to="258">
<condition id="3011">
<or_exp><and_exp><literal name="exitcond235" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8455" from="260" to="261">
<condition id="3003">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8459" from="260" to="259">
<condition id="3009">
<or_exp><and_exp><literal name="exitcond234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8457" from="261" to="262">
<condition id="3005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8458" from="262" to="260">
<condition id="3007">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8462" from="263" to="267">
<condition id="3014">
<or_exp><and_exp><literal name="exitcond233" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8463" from="263" to="264">
<condition id="3016">
<or_exp><and_exp><literal name="exitcond233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8464" from="264" to="265">
<condition id="3017">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8468" from="264" to="263">
<condition id="3023">
<or_exp><and_exp><literal name="exitcond232" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8466" from="265" to="266">
<condition id="3019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8467" from="266" to="264">
<condition id="3021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8470" from="267" to="268">
<condition id="3026">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8471" from="268" to="272">
<condition id="3027">
<or_exp><and_exp><literal name="exitcond231" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8472" from="268" to="269">
<condition id="3029">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8473" from="269" to="270">
<condition id="3031">
<or_exp><and_exp><literal name="exitcond230" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8478" from="269" to="268">
<condition id="3039">
<or_exp><and_exp><literal name="exitcond230" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8474" from="270" to="271">
<condition id="3032">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8477" from="270" to="269">
<condition id="3037">
<or_exp><and_exp><literal name="exitcond229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8476" from="271" to="270">
<condition id="3035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8480" from="272" to="273">
<condition id="3042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8481" from="273" to="274">
<condition id="3044">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8488" from="273" to="277">
<condition id="3056">
<or_exp><and_exp><literal name="exitcond228" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8482" from="274" to="275">
<condition id="3046">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8487" from="274" to="273">
<condition id="3054">
<or_exp><and_exp><literal name="exitcond227" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8483" from="275" to="276">
<condition id="3047">
<or_exp><and_exp><literal name="exitcond226" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8486" from="275" to="274">
<condition id="3052">
<or_exp><and_exp><literal name="exitcond226" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8485" from="276" to="275">
<condition id="3050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8489" from="277" to="278">
<condition id="3058">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8497" from="277" to="282">
<condition id="3071">
<or_exp><and_exp><literal name="exitcond225" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8490" from="278" to="279">
<condition id="3060">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8496" from="278" to="277">
<condition id="3069">
<or_exp><and_exp><literal name="exitcond224" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8491" from="279" to="280">
<condition id="3061">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8495" from="279" to="278">
<condition id="3067">
<or_exp><and_exp><literal name="exitcond223" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8493" from="280" to="281">
<condition id="3063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8494" from="281" to="279">
<condition id="3065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8498" from="282" to="286">
<condition id="3072">
<or_exp><and_exp><literal name="exitcond222" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8499" from="282" to="283">
<condition id="3074">
<or_exp><and_exp><literal name="exitcond222" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8500" from="283" to="284">
<condition id="3075">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8504" from="283" to="282">
<condition id="3081">
<or_exp><and_exp><literal name="exitcond221" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8502" from="284" to="285">
<condition id="3077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8503" from="285" to="283">
<condition id="3079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8506" from="286" to="287">
<condition id="3084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8507" from="287" to="288">
<condition id="3086">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8518" from="287" to="294">
<condition id="3104">
<or_exp><and_exp><literal name="exitcond220" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8508" from="288" to="289">
<condition id="3088">
<or_exp><and_exp><literal name="exitcond219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8517" from="288" to="287">
<condition id="3102">
<or_exp><and_exp><literal name="exitcond219" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8509" from="289" to="290">
<condition id="3090">
<or_exp><and_exp><literal name="exitcond218" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8516" from="289" to="288">
<condition id="3100">
<or_exp><and_exp><literal name="exitcond218" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8510" from="290" to="291">
<condition id="3091">
<or_exp><and_exp><literal name="exitcond217" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8515" from="290" to="289">
<condition id="3098">
<or_exp><and_exp><literal name="exitcond217" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8512" from="291" to="292">
<condition id="3093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8513" from="292" to="293">
<condition id="3094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8514" from="293" to="290">
<condition id="3096">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8519" from="294" to="298">
<condition id="3105">
<or_exp><and_exp><literal name="exitcond216" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8520" from="294" to="295">
<condition id="3107">
<or_exp><and_exp><literal name="exitcond216" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8521" from="295" to="296">
<condition id="3108">
<or_exp><and_exp><literal name="exitcond215" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8525" from="295" to="294">
<condition id="3114">
<or_exp><and_exp><literal name="exitcond215" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8523" from="296" to="297">
<condition id="3110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8524" from="297" to="295">
<condition id="3112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8527" from="298" to="299">
<condition id="3117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8528" from="299" to="300">
<condition id="3119">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8536" from="299" to="304">
<condition id="3132">
<or_exp><and_exp><literal name="exitcond214" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8529" from="300" to="301">
<condition id="3121">
<or_exp><and_exp><literal name="exitcond213" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8535" from="300" to="299">
<condition id="3130">
<or_exp><and_exp><literal name="exitcond213" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8530" from="301" to="302">
<condition id="3122">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8534" from="301" to="300">
<condition id="3128">
<or_exp><and_exp><literal name="exitcond212" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8532" from="302" to="303">
<condition id="3124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8533" from="303" to="301">
<condition id="3126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8537" from="304" to="308">
<condition id="3133">
<or_exp><and_exp><literal name="exitcond211" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8538" from="304" to="305">
<condition id="3135">
<or_exp><and_exp><literal name="exitcond211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8539" from="305" to="306">
<condition id="3136">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8543" from="305" to="304">
<condition id="3142">
<or_exp><and_exp><literal name="exitcond210" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8541" from="306" to="307">
<condition id="3138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8542" from="307" to="305">
<condition id="3140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8545" from="308" to="309">
<condition id="3145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8546" from="309" to="313">
<condition id="3146">
<or_exp><and_exp><literal name="exitcond209" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8547" from="309" to="310">
<condition id="3148">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8548" from="310" to="311">
<condition id="3150">
<or_exp><and_exp><literal name="exitcond208" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8553" from="310" to="309">
<condition id="3158">
<or_exp><and_exp><literal name="exitcond208" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8549" from="311" to="312">
<condition id="3151">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8552" from="311" to="310">
<condition id="3156">
<or_exp><and_exp><literal name="exitcond207" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8551" from="312" to="311">
<condition id="3154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8555" from="313" to="314">
<condition id="3161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8556" from="314" to="315">
<condition id="3163">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8563" from="314" to="318">
<condition id="3175">
<or_exp><and_exp><literal name="exitcond206" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8557" from="315" to="316">
<condition id="3165">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8562" from="315" to="314">
<condition id="3173">
<or_exp><and_exp><literal name="exitcond205" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8558" from="316" to="317">
<condition id="3166">
<or_exp><and_exp><literal name="exitcond204" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8561" from="316" to="315">
<condition id="3171">
<or_exp><and_exp><literal name="exitcond204" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8560" from="317" to="316">
<condition id="3169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8564" from="318" to="319">
<condition id="3177">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8572" from="318" to="323">
<condition id="3190">
<or_exp><and_exp><literal name="exitcond203" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8565" from="319" to="320">
<condition id="3179">
<or_exp><and_exp><literal name="exitcond202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8571" from="319" to="318">
<condition id="3188">
<or_exp><and_exp><literal name="exitcond202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8566" from="320" to="321">
<condition id="3180">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8570" from="320" to="319">
<condition id="3186">
<or_exp><and_exp><literal name="exitcond201" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8568" from="321" to="322">
<condition id="3182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8569" from="322" to="320">
<condition id="3184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8573" from="323" to="327">
<condition id="3191">
<or_exp><and_exp><literal name="exitcond200" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8574" from="323" to="324">
<condition id="3193">
<or_exp><and_exp><literal name="exitcond200" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8575" from="324" to="325">
<condition id="3194">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8579" from="324" to="323">
<condition id="3200">
<or_exp><and_exp><literal name="exitcond199" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8577" from="325" to="326">
<condition id="3196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8578" from="326" to="324">
<condition id="3198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8581" from="327" to="328">
<condition id="3203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8582" from="328" to="329">
<condition id="3205">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8593" from="328" to="335">
<condition id="3223">
<or_exp><and_exp><literal name="exitcond198" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8583" from="329" to="330">
<condition id="3207">
<or_exp><and_exp><literal name="exitcond197" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8592" from="329" to="328">
<condition id="3221">
<or_exp><and_exp><literal name="exitcond197" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8584" from="330" to="331">
<condition id="3209">
<or_exp><and_exp><literal name="exitcond196" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8591" from="330" to="329">
<condition id="3219">
<or_exp><and_exp><literal name="exitcond196" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8585" from="331" to="332">
<condition id="3210">
<or_exp><and_exp><literal name="exitcond195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8590" from="331" to="330">
<condition id="3217">
<or_exp><and_exp><literal name="exitcond195" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8587" from="332" to="333">
<condition id="3212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8588" from="333" to="334">
<condition id="3213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8589" from="334" to="331">
<condition id="3215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8594" from="335" to="339">
<condition id="3224">
<or_exp><and_exp><literal name="exitcond194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8595" from="335" to="336">
<condition id="3226">
<or_exp><and_exp><literal name="exitcond194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8596" from="336" to="337">
<condition id="3227">
<or_exp><and_exp><literal name="exitcond193" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8600" from="336" to="335">
<condition id="3233">
<or_exp><and_exp><literal name="exitcond193" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8598" from="337" to="338">
<condition id="3229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8599" from="338" to="336">
<condition id="3231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8602" from="339" to="340">
<condition id="3236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8603" from="340" to="341">
<condition id="3238">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8611" from="340" to="345">
<condition id="3251">
<or_exp><and_exp><literal name="exitcond192" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8604" from="341" to="342">
<condition id="3240">
<or_exp><and_exp><literal name="exitcond191" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8610" from="341" to="340">
<condition id="3249">
<or_exp><and_exp><literal name="exitcond191" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8605" from="342" to="343">
<condition id="3241">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8609" from="342" to="341">
<condition id="3247">
<or_exp><and_exp><literal name="exitcond190" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8607" from="343" to="344">
<condition id="3243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8608" from="344" to="342">
<condition id="3245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8612" from="345" to="349">
<condition id="3252">
<or_exp><and_exp><literal name="exitcond189" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8613" from="345" to="346">
<condition id="3254">
<or_exp><and_exp><literal name="exitcond189" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8614" from="346" to="347">
<condition id="3255">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8618" from="346" to="345">
<condition id="3261">
<or_exp><and_exp><literal name="exitcond188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8616" from="347" to="348">
<condition id="3257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8617" from="348" to="346">
<condition id="3259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8620" from="349" to="350">
<condition id="3264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8621" from="350" to="354">
<condition id="3265">
<or_exp><and_exp><literal name="exitcond187" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8622" from="350" to="351">
<condition id="3267">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8623" from="351" to="352">
<condition id="3269">
<or_exp><and_exp><literal name="exitcond186" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8628" from="351" to="350">
<condition id="3277">
<or_exp><and_exp><literal name="exitcond186" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8624" from="352" to="353">
<condition id="3270">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8627" from="352" to="351">
<condition id="3275">
<or_exp><and_exp><literal name="exitcond185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8626" from="353" to="352">
<condition id="3273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8630" from="354" to="355">
<condition id="3280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8631" from="355" to="356">
<condition id="3282">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8638" from="355" to="359">
<condition id="3294">
<or_exp><and_exp><literal name="exitcond184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8632" from="356" to="357">
<condition id="3284">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8637" from="356" to="355">
<condition id="3292">
<or_exp><and_exp><literal name="exitcond183" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8633" from="357" to="358">
<condition id="3285">
<or_exp><and_exp><literal name="exitcond182" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8636" from="357" to="356">
<condition id="3290">
<or_exp><and_exp><literal name="exitcond182" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8635" from="358" to="357">
<condition id="3288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8639" from="359" to="360">
<condition id="3296">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8647" from="359" to="364">
<condition id="3309">
<or_exp><and_exp><literal name="exitcond181" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8640" from="360" to="361">
<condition id="3298">
<or_exp><and_exp><literal name="exitcond180" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8646" from="360" to="359">
<condition id="3307">
<or_exp><and_exp><literal name="exitcond180" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8641" from="361" to="362">
<condition id="3299">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8645" from="361" to="360">
<condition id="3305">
<or_exp><and_exp><literal name="exitcond179" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8643" from="362" to="363">
<condition id="3301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8644" from="363" to="361">
<condition id="3303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8648" from="364" to="368">
<condition id="3310">
<or_exp><and_exp><literal name="exitcond178" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8649" from="364" to="365">
<condition id="3312">
<or_exp><and_exp><literal name="exitcond178" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8650" from="365" to="366">
<condition id="3313">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8654" from="365" to="364">
<condition id="3319">
<or_exp><and_exp><literal name="exitcond177" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8652" from="366" to="367">
<condition id="3315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8653" from="367" to="365">
<condition id="3317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8656" from="368" to="369">
<condition id="3322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8657" from="369" to="370">
<condition id="3324">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8668" from="369" to="376">
<condition id="3342">
<or_exp><and_exp><literal name="exitcond176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8658" from="370" to="371">
<condition id="3326">
<or_exp><and_exp><literal name="exitcond175" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8667" from="370" to="369">
<condition id="3340">
<or_exp><and_exp><literal name="exitcond175" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8659" from="371" to="372">
<condition id="3328">
<or_exp><and_exp><literal name="exitcond174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8666" from="371" to="370">
<condition id="3338">
<or_exp><and_exp><literal name="exitcond174" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8660" from="372" to="373">
<condition id="3329">
<or_exp><and_exp><literal name="exitcond173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8665" from="372" to="371">
<condition id="3336">
<or_exp><and_exp><literal name="exitcond173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8662" from="373" to="374">
<condition id="3331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8663" from="374" to="375">
<condition id="3332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8664" from="375" to="372">
<condition id="3334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8669" from="376" to="380">
<condition id="3343">
<or_exp><and_exp><literal name="exitcond172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8670" from="376" to="377">
<condition id="3345">
<or_exp><and_exp><literal name="exitcond172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8671" from="377" to="378">
<condition id="3346">
<or_exp><and_exp><literal name="exitcond171" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8675" from="377" to="376">
<condition id="3352">
<or_exp><and_exp><literal name="exitcond171" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8673" from="378" to="379">
<condition id="3348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8674" from="379" to="377">
<condition id="3350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8677" from="380" to="381">
<condition id="3355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8678" from="381" to="382">
<condition id="3357">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8686" from="381" to="386">
<condition id="3370">
<or_exp><and_exp><literal name="exitcond170" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8679" from="382" to="383">
<condition id="3359">
<or_exp><and_exp><literal name="exitcond169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8685" from="382" to="381">
<condition id="3368">
<or_exp><and_exp><literal name="exitcond169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8680" from="383" to="384">
<condition id="3360">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8684" from="383" to="382">
<condition id="3366">
<or_exp><and_exp><literal name="exitcond168" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8682" from="384" to="385">
<condition id="3362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8683" from="385" to="383">
<condition id="3364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8687" from="386" to="390">
<condition id="3371">
<or_exp><and_exp><literal name="exitcond167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8688" from="386" to="387">
<condition id="3373">
<or_exp><and_exp><literal name="exitcond167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8689" from="387" to="388">
<condition id="3374">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8693" from="387" to="386">
<condition id="3380">
<or_exp><and_exp><literal name="exitcond166" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8691" from="388" to="389">
<condition id="3376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8692" from="389" to="387">
<condition id="3378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8695" from="390" to="391">
<condition id="3383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8696" from="391" to="395">
<condition id="3384">
<or_exp><and_exp><literal name="exitcond165" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8697" from="391" to="392">
<condition id="3386">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8698" from="392" to="393">
<condition id="3388">
<or_exp><and_exp><literal name="exitcond164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8703" from="392" to="391">
<condition id="3396">
<or_exp><and_exp><literal name="exitcond164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8699" from="393" to="394">
<condition id="3389">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8702" from="393" to="392">
<condition id="3394">
<or_exp><and_exp><literal name="exitcond163" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8701" from="394" to="393">
<condition id="3392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8705" from="395" to="396">
<condition id="3399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8706" from="396" to="397">
<condition id="3401">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8713" from="396" to="400">
<condition id="3413">
<or_exp><and_exp><literal name="exitcond162" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8707" from="397" to="398">
<condition id="3403">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8712" from="397" to="396">
<condition id="3411">
<or_exp><and_exp><literal name="exitcond161" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8708" from="398" to="399">
<condition id="3404">
<or_exp><and_exp><literal name="exitcond160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8711" from="398" to="397">
<condition id="3409">
<or_exp><and_exp><literal name="exitcond160" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8710" from="399" to="398">
<condition id="3407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8714" from="400" to="401">
<condition id="3415">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8722" from="400" to="405">
<condition id="3428">
<or_exp><and_exp><literal name="exitcond159" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8715" from="401" to="402">
<condition id="3417">
<or_exp><and_exp><literal name="exitcond158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8721" from="401" to="400">
<condition id="3426">
<or_exp><and_exp><literal name="exitcond158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8716" from="402" to="403">
<condition id="3418">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8720" from="402" to="401">
<condition id="3424">
<or_exp><and_exp><literal name="exitcond157" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8718" from="403" to="404">
<condition id="3420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8719" from="404" to="402">
<condition id="3422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8723" from="405" to="409">
<condition id="3429">
<or_exp><and_exp><literal name="exitcond156" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8724" from="405" to="406">
<condition id="3431">
<or_exp><and_exp><literal name="exitcond156" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8725" from="406" to="407">
<condition id="3432">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8729" from="406" to="405">
<condition id="3438">
<or_exp><and_exp><literal name="exitcond155" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8727" from="407" to="408">
<condition id="3434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8728" from="408" to="406">
<condition id="3436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8731" from="409" to="410">
<condition id="3441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8732" from="410" to="411">
<condition id="3443">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8743" from="410" to="417">
<condition id="3461">
<or_exp><and_exp><literal name="exitcond154" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8733" from="411" to="412">
<condition id="3445">
<or_exp><and_exp><literal name="exitcond153" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8742" from="411" to="410">
<condition id="3459">
<or_exp><and_exp><literal name="exitcond153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8734" from="412" to="413">
<condition id="3447">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8741" from="412" to="411">
<condition id="3457">
<or_exp><and_exp><literal name="exitcond152" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8735" from="413" to="414">
<condition id="3448">
<or_exp><and_exp><literal name="exitcond151" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8740" from="413" to="412">
<condition id="3455">
<or_exp><and_exp><literal name="exitcond151" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8737" from="414" to="415">
<condition id="3450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8738" from="415" to="416">
<condition id="3451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8739" from="416" to="413">
<condition id="3453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8744" from="417" to="421">
<condition id="3462">
<or_exp><and_exp><literal name="exitcond150" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8745" from="417" to="418">
<condition id="3464">
<or_exp><and_exp><literal name="exitcond150" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8746" from="418" to="419">
<condition id="3465">
<or_exp><and_exp><literal name="exitcond149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8750" from="418" to="417">
<condition id="3471">
<or_exp><and_exp><literal name="exitcond149" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8748" from="419" to="420">
<condition id="3467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8749" from="420" to="418">
<condition id="3469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8752" from="421" to="422">
<condition id="3474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8753" from="422" to="423">
<condition id="3476">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8761" from="422" to="427">
<condition id="3489">
<or_exp><and_exp><literal name="exitcond148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8754" from="423" to="424">
<condition id="3478">
<or_exp><and_exp><literal name="exitcond147" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8760" from="423" to="422">
<condition id="3487">
<or_exp><and_exp><literal name="exitcond147" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8755" from="424" to="425">
<condition id="3479">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8759" from="424" to="423">
<condition id="3485">
<or_exp><and_exp><literal name="exitcond146" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8757" from="425" to="426">
<condition id="3481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8758" from="426" to="424">
<condition id="3483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8762" from="427" to="431">
<condition id="3490">
<or_exp><and_exp><literal name="exitcond145" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8763" from="427" to="428">
<condition id="3492">
<or_exp><and_exp><literal name="exitcond145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8764" from="428" to="429">
<condition id="3493">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8768" from="428" to="427">
<condition id="3499">
<or_exp><and_exp><literal name="exitcond144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8766" from="429" to="430">
<condition id="3495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8767" from="430" to="428">
<condition id="3497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8770" from="431" to="432">
<condition id="3502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8771" from="432" to="436">
<condition id="3503">
<or_exp><and_exp><literal name="exitcond143" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8772" from="432" to="433">
<condition id="3505">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8773" from="433" to="434">
<condition id="3507">
<or_exp><and_exp><literal name="exitcond142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8778" from="433" to="432">
<condition id="3515">
<or_exp><and_exp><literal name="exitcond142" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8774" from="434" to="435">
<condition id="3508">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8777" from="434" to="433">
<condition id="3513">
<or_exp><and_exp><literal name="exitcond141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8776" from="435" to="434">
<condition id="3511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8780" from="436" to="437">
<condition id="3518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8781" from="437" to="438">
<condition id="3520">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8788" from="437" to="441">
<condition id="3532">
<or_exp><and_exp><literal name="exitcond140" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8782" from="438" to="439">
<condition id="3522">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8787" from="438" to="437">
<condition id="3530">
<or_exp><and_exp><literal name="exitcond139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8783" from="439" to="440">
<condition id="3523">
<or_exp><and_exp><literal name="exitcond138" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8786" from="439" to="438">
<condition id="3528">
<or_exp><and_exp><literal name="exitcond138" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8785" from="440" to="439">
<condition id="3526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8789" from="441" to="442">
<condition id="3534">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8797" from="441" to="446">
<condition id="3547">
<or_exp><and_exp><literal name="exitcond137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8790" from="442" to="443">
<condition id="3536">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8796" from="442" to="441">
<condition id="3545">
<or_exp><and_exp><literal name="exitcond136" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8791" from="443" to="444">
<condition id="3537">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8795" from="443" to="442">
<condition id="3543">
<or_exp><and_exp><literal name="exitcond135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8793" from="444" to="445">
<condition id="3539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8794" from="445" to="443">
<condition id="3541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8798" from="446" to="450">
<condition id="3548">
<or_exp><and_exp><literal name="exitcond134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8799" from="446" to="447">
<condition id="3550">
<or_exp><and_exp><literal name="exitcond134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8800" from="447" to="448">
<condition id="3551">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8804" from="447" to="446">
<condition id="3557">
<or_exp><and_exp><literal name="exitcond133" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8802" from="448" to="449">
<condition id="3553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8803" from="449" to="447">
<condition id="3555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8806" from="450" to="451">
<condition id="3560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8807" from="451" to="452">
<condition id="3562">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8818" from="451" to="458">
<condition id="3580">
<or_exp><and_exp><literal name="exitcond132" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8808" from="452" to="453">
<condition id="3564">
<or_exp><and_exp><literal name="exitcond131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8817" from="452" to="451">
<condition id="3578">
<or_exp><and_exp><literal name="exitcond131" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8809" from="453" to="454">
<condition id="3566">
<or_exp><and_exp><literal name="exitcond130" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8816" from="453" to="452">
<condition id="3576">
<or_exp><and_exp><literal name="exitcond130" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8810" from="454" to="455">
<condition id="3567">
<or_exp><and_exp><literal name="exitcond129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8815" from="454" to="453">
<condition id="3574">
<or_exp><and_exp><literal name="exitcond129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8812" from="455" to="456">
<condition id="3569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8813" from="456" to="457">
<condition id="3570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8814" from="457" to="454">
<condition id="3572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8819" from="458" to="462">
<condition id="3581">
<or_exp><and_exp><literal name="exitcond128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8820" from="458" to="459">
<condition id="3583">
<or_exp><and_exp><literal name="exitcond128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8821" from="459" to="460">
<condition id="3584">
<or_exp><and_exp><literal name="exitcond127" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8825" from="459" to="458">
<condition id="3590">
<or_exp><and_exp><literal name="exitcond127" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8823" from="460" to="461">
<condition id="3586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8824" from="461" to="459">
<condition id="3588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8827" from="462" to="463">
<condition id="3593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8828" from="463" to="464">
<condition id="3595">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8836" from="463" to="468">
<condition id="3608">
<or_exp><and_exp><literal name="exitcond126" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8829" from="464" to="465">
<condition id="3597">
<or_exp><and_exp><literal name="exitcond125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8835" from="464" to="463">
<condition id="3606">
<or_exp><and_exp><literal name="exitcond125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8830" from="465" to="466">
<condition id="3598">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8834" from="465" to="464">
<condition id="3604">
<or_exp><and_exp><literal name="exitcond124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8832" from="466" to="467">
<condition id="3600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8833" from="467" to="465">
<condition id="3602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8837" from="468" to="472">
<condition id="3609">
<or_exp><and_exp><literal name="exitcond123" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8838" from="468" to="469">
<condition id="3611">
<or_exp><and_exp><literal name="exitcond123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8839" from="469" to="470">
<condition id="3612">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8843" from="469" to="468">
<condition id="3618">
<or_exp><and_exp><literal name="exitcond122" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8841" from="470" to="471">
<condition id="3614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8842" from="471" to="469">
<condition id="3616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8845" from="472" to="473">
<condition id="3621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8846" from="473" to="477">
<condition id="3622">
<or_exp><and_exp><literal name="exitcond121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8847" from="473" to="474">
<condition id="3624">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8848" from="474" to="475">
<condition id="3626">
<or_exp><and_exp><literal name="exitcond120" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8853" from="474" to="473">
<condition id="3634">
<or_exp><and_exp><literal name="exitcond120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8849" from="475" to="476">
<condition id="3627">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8852" from="475" to="474">
<condition id="3632">
<or_exp><and_exp><literal name="exitcond119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8851" from="476" to="475">
<condition id="3630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8855" from="477" to="478">
<condition id="3637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8856" from="478" to="479">
<condition id="3639">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8863" from="478" to="482">
<condition id="3651">
<or_exp><and_exp><literal name="exitcond118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8857" from="479" to="480">
<condition id="3641">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8862" from="479" to="478">
<condition id="3649">
<or_exp><and_exp><literal name="exitcond117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8858" from="480" to="481">
<condition id="3642">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8861" from="480" to="479">
<condition id="3647">
<or_exp><and_exp><literal name="exitcond116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8860" from="481" to="480">
<condition id="3645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8864" from="482" to="483">
<condition id="3653">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8872" from="482" to="487">
<condition id="3666">
<or_exp><and_exp><literal name="exitcond115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8865" from="483" to="484">
<condition id="3655">
<or_exp><and_exp><literal name="exitcond114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8871" from="483" to="482">
<condition id="3664">
<or_exp><and_exp><literal name="exitcond114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8866" from="484" to="485">
<condition id="3656">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8870" from="484" to="483">
<condition id="3662">
<or_exp><and_exp><literal name="exitcond113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8868" from="485" to="486">
<condition id="3658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8869" from="486" to="484">
<condition id="3660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8873" from="487" to="491">
<condition id="3667">
<or_exp><and_exp><literal name="exitcond112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8874" from="487" to="488">
<condition id="3669">
<or_exp><and_exp><literal name="exitcond112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8875" from="488" to="489">
<condition id="3670">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8879" from="488" to="487">
<condition id="3676">
<or_exp><and_exp><literal name="exitcond111" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8877" from="489" to="490">
<condition id="3672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8878" from="490" to="488">
<condition id="3674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8881" from="491" to="492">
<condition id="3679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8882" from="492" to="493">
<condition id="3681">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8893" from="492" to="499">
<condition id="3699">
<or_exp><and_exp><literal name="exitcond110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8883" from="493" to="494">
<condition id="3683">
<or_exp><and_exp><literal name="exitcond109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8892" from="493" to="492">
<condition id="3697">
<or_exp><and_exp><literal name="exitcond109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8884" from="494" to="495">
<condition id="3685">
<or_exp><and_exp><literal name="exitcond108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8891" from="494" to="493">
<condition id="3695">
<or_exp><and_exp><literal name="exitcond108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8885" from="495" to="496">
<condition id="3686">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8890" from="495" to="494">
<condition id="3693">
<or_exp><and_exp><literal name="exitcond107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8887" from="496" to="497">
<condition id="3688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8888" from="497" to="498">
<condition id="3689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8889" from="498" to="495">
<condition id="3691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8894" from="499" to="503">
<condition id="3700">
<or_exp><and_exp><literal name="exitcond106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8895" from="499" to="500">
<condition id="3702">
<or_exp><and_exp><literal name="exitcond106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8896" from="500" to="501">
<condition id="3703">
<or_exp><and_exp><literal name="exitcond105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8900" from="500" to="499">
<condition id="3709">
<or_exp><and_exp><literal name="exitcond105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8898" from="501" to="502">
<condition id="3705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8899" from="502" to="500">
<condition id="3707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8902" from="503" to="504">
<condition id="3712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8903" from="504" to="505">
<condition id="3714">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8911" from="504" to="509">
<condition id="3727">
<or_exp><and_exp><literal name="exitcond104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8904" from="505" to="506">
<condition id="3716">
<or_exp><and_exp><literal name="exitcond103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8910" from="505" to="504">
<condition id="3725">
<or_exp><and_exp><literal name="exitcond103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8905" from="506" to="507">
<condition id="3717">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8909" from="506" to="505">
<condition id="3723">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8907" from="507" to="508">
<condition id="3719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8908" from="508" to="506">
<condition id="3721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8912" from="509" to="513">
<condition id="3728">
<or_exp><and_exp><literal name="exitcond101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8913" from="509" to="510">
<condition id="3730">
<or_exp><and_exp><literal name="exitcond101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8914" from="510" to="511">
<condition id="3731">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8918" from="510" to="509">
<condition id="3737">
<or_exp><and_exp><literal name="exitcond100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8916" from="511" to="512">
<condition id="3733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8917" from="512" to="510">
<condition id="3735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8920" from="513" to="514">
<condition id="3740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8921" from="514" to="518">
<condition id="3741">
<or_exp><and_exp><literal name="exitcond99" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8922" from="514" to="515">
<condition id="3743">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8923" from="515" to="516">
<condition id="3745">
<or_exp><and_exp><literal name="exitcond98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8928" from="515" to="514">
<condition id="3753">
<or_exp><and_exp><literal name="exitcond98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8924" from="516" to="517">
<condition id="3746">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8927" from="516" to="515">
<condition id="3751">
<or_exp><and_exp><literal name="exitcond97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8926" from="517" to="516">
<condition id="3749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8930" from="518" to="519">
<condition id="3756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8931" from="519" to="520">
<condition id="3758">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8939" from="519" to="524">
<condition id="3771">
<or_exp><and_exp><literal name="exitcond96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8932" from="520" to="521">
<condition id="3760">
<or_exp><and_exp><literal name="exitcond95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8938" from="520" to="519">
<condition id="3769">
<or_exp><and_exp><literal name="exitcond95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8933" from="521" to="522">
<condition id="3761">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8937" from="521" to="520">
<condition id="3767">
<or_exp><and_exp><literal name="exitcond94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8935" from="522" to="523">
<condition id="3763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8936" from="523" to="521">
<condition id="3765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8940" from="524" to="528">
<condition id="3772">
<or_exp><and_exp><literal name="exitcond93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8941" from="524" to="525">
<condition id="3774">
<or_exp><and_exp><literal name="exitcond93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8942" from="525" to="526">
<condition id="3775">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8946" from="525" to="524">
<condition id="3781">
<or_exp><and_exp><literal name="exitcond92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8944" from="526" to="527">
<condition id="3777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8945" from="527" to="525">
<condition id="3779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8948" from="528" to="529">
<condition id="3784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8949" from="529" to="530">
<condition id="3786">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8960" from="529" to="536">
<condition id="3804">
<or_exp><and_exp><literal name="exitcond91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8950" from="530" to="531">
<condition id="3788">
<or_exp><and_exp><literal name="exitcond90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8959" from="530" to="529">
<condition id="3802">
<or_exp><and_exp><literal name="exitcond90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8951" from="531" to="532">
<condition id="3790">
<or_exp><and_exp><literal name="exitcond89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8958" from="531" to="530">
<condition id="3800">
<or_exp><and_exp><literal name="exitcond89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8952" from="532" to="533">
<condition id="3791">
<or_exp><and_exp><literal name="exitcond88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8957" from="532" to="531">
<condition id="3798">
<or_exp><and_exp><literal name="exitcond88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8954" from="533" to="534">
<condition id="3793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8955" from="534" to="535">
<condition id="3794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8956" from="535" to="532">
<condition id="3796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8961" from="536" to="540">
<condition id="3805">
<or_exp><and_exp><literal name="exitcond87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8962" from="536" to="537">
<condition id="3807">
<or_exp><and_exp><literal name="exitcond87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8963" from="537" to="538">
<condition id="3808">
<or_exp><and_exp><literal name="exitcond86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8967" from="537" to="536">
<condition id="3814">
<or_exp><and_exp><literal name="exitcond86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8965" from="538" to="539">
<condition id="3810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8966" from="539" to="537">
<condition id="3812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8969" from="540" to="541">
<condition id="3817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8970" from="541" to="542">
<condition id="3819">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8978" from="541" to="546">
<condition id="3832">
<or_exp><and_exp><literal name="exitcond85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8971" from="542" to="543">
<condition id="3821">
<or_exp><and_exp><literal name="exitcond84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8977" from="542" to="541">
<condition id="3830">
<or_exp><and_exp><literal name="exitcond84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8972" from="543" to="544">
<condition id="3822">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8976" from="543" to="542">
<condition id="3828">
<or_exp><and_exp><literal name="exitcond83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8974" from="544" to="545">
<condition id="3824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8975" from="545" to="543">
<condition id="3826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8979" from="546" to="550">
<condition id="3833">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8980" from="546" to="547">
<condition id="3835">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8981" from="547" to="548">
<condition id="3836">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8985" from="547" to="546">
<condition id="3842">
<or_exp><and_exp><literal name="exitcond81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8983" from="548" to="549">
<condition id="3838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8984" from="549" to="547">
<condition id="3840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8987" from="550" to="551">
<condition id="3844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8988" from="551" to="552">
<condition id="3845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8989" from="552" to="553">
<condition id="3847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8990" from="553" to="554">
<condition id="3849">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9001" from="553" to="560">
<condition id="3867">
<or_exp><and_exp><literal name="exitcond80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8991" from="554" to="555">
<condition id="3851">
<or_exp><and_exp><literal name="exitcond79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9000" from="554" to="553">
<condition id="3865">
<or_exp><and_exp><literal name="exitcond79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8992" from="555" to="556">
<condition id="3853">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8999" from="555" to="554">
<condition id="3863">
<or_exp><and_exp><literal name="exitcond78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8993" from="556" to="557">
<condition id="3854">
<or_exp><and_exp><literal name="exitcond77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8998" from="556" to="555">
<condition id="3861">
<or_exp><and_exp><literal name="exitcond77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8995" from="557" to="558">
<condition id="3856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8996" from="558" to="559">
<condition id="3857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8997" from="559" to="556">
<condition id="3859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9002" from="560" to="564">
<condition id="3868">
<or_exp><and_exp><literal name="exitcond76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9003" from="560" to="561">
<condition id="3870">
<or_exp><and_exp><literal name="exitcond76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9004" from="561" to="562">
<condition id="3871">
<or_exp><and_exp><literal name="exitcond75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9008" from="561" to="560">
<condition id="3877">
<or_exp><and_exp><literal name="exitcond75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9006" from="562" to="563">
<condition id="3873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9007" from="563" to="561">
<condition id="3875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9010" from="564" to="565">
<condition id="3880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9011" from="565" to="566">
<condition id="3882">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9019" from="565" to="570">
<condition id="3895">
<or_exp><and_exp><literal name="exitcond74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9012" from="566" to="567">
<condition id="3884">
<or_exp><and_exp><literal name="exitcond73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9018" from="566" to="565">
<condition id="3893">
<or_exp><and_exp><literal name="exitcond73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9013" from="567" to="568">
<condition id="3885">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9017" from="567" to="566">
<condition id="3891">
<or_exp><and_exp><literal name="exitcond72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9015" from="568" to="569">
<condition id="3887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9016" from="569" to="567">
<condition id="3889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9020" from="570" to="574">
<condition id="3896">
<or_exp><and_exp><literal name="exitcond71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9021" from="570" to="571">
<condition id="3898">
<or_exp><and_exp><literal name="exitcond71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9022" from="571" to="572">
<condition id="3899">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9026" from="571" to="570">
<condition id="3905">
<or_exp><and_exp><literal name="exitcond70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9024" from="572" to="573">
<condition id="3901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9025" from="573" to="571">
<condition id="3903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9028" from="574" to="575">
<condition id="3907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9029" from="575" to="576">
<condition id="3908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9030" from="576" to="577">
<condition id="3910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9031" from="577" to="578">
<condition id="3912">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9038" from="577" to="581">
<condition id="3924">
<or_exp><and_exp><literal name="exitcond69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9032" from="578" to="579">
<condition id="3914">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9037" from="578" to="577">
<condition id="3922">
<or_exp><and_exp><literal name="exitcond68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9033" from="579" to="580">
<condition id="3915">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9036" from="579" to="578">
<condition id="3920">
<or_exp><and_exp><literal name="exitcond67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9035" from="580" to="579">
<condition id="3918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9039" from="581" to="582">
<condition id="3926">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9047" from="581" to="586">
<condition id="3939">
<or_exp><and_exp><literal name="exitcond66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9040" from="582" to="583">
<condition id="3928">
<or_exp><and_exp><literal name="exitcond65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9046" from="582" to="581">
<condition id="3937">
<or_exp><and_exp><literal name="exitcond65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9041" from="583" to="584">
<condition id="3929">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9045" from="583" to="582">
<condition id="3935">
<or_exp><and_exp><literal name="exitcond64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9043" from="584" to="585">
<condition id="3931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9044" from="585" to="583">
<condition id="3933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9048" from="586" to="590">
<condition id="3940">
<or_exp><and_exp><literal name="exitcond63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9049" from="586" to="587">
<condition id="3942">
<or_exp><and_exp><literal name="exitcond63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9050" from="587" to="588">
<condition id="3943">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9054" from="587" to="586">
<condition id="3949">
<or_exp><and_exp><literal name="exitcond62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9052" from="588" to="589">
<condition id="3945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9053" from="589" to="587">
<condition id="3947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9056" from="590" to="591">
<condition id="3952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9057" from="591" to="592">
<condition id="3954">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9068" from="591" to="598">
<condition id="3972">
<or_exp><and_exp><literal name="exitcond61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9058" from="592" to="593">
<condition id="3956">
<or_exp><and_exp><literal name="exitcond60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9067" from="592" to="591">
<condition id="3970">
<or_exp><and_exp><literal name="exitcond60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9059" from="593" to="594">
<condition id="3958">
<or_exp><and_exp><literal name="exitcond59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9066" from="593" to="592">
<condition id="3968">
<or_exp><and_exp><literal name="exitcond59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9060" from="594" to="595">
<condition id="3959">
<or_exp><and_exp><literal name="exitcond58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9065" from="594" to="593">
<condition id="3966">
<or_exp><and_exp><literal name="exitcond58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9062" from="595" to="596">
<condition id="3961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9063" from="596" to="597">
<condition id="3962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9064" from="597" to="594">
<condition id="3964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9069" from="598" to="602">
<condition id="3973">
<or_exp><and_exp><literal name="exitcond57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9070" from="598" to="599">
<condition id="3975">
<or_exp><and_exp><literal name="exitcond57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9071" from="599" to="600">
<condition id="3976">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9075" from="599" to="598">
<condition id="3982">
<or_exp><and_exp><literal name="exitcond56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9073" from="600" to="601">
<condition id="3978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9074" from="601" to="599">
<condition id="3980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9077" from="602" to="603">
<condition id="3985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9078" from="603" to="604">
<condition id="3987">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9086" from="603" to="608">
<condition id="4000">
<or_exp><and_exp><literal name="exitcond55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9079" from="604" to="605">
<condition id="3989">
<or_exp><and_exp><literal name="exitcond54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9085" from="604" to="603">
<condition id="3998">
<or_exp><and_exp><literal name="exitcond54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9080" from="605" to="606">
<condition id="3990">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9084" from="605" to="604">
<condition id="3996">
<or_exp><and_exp><literal name="exitcond53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9082" from="606" to="607">
<condition id="3992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9083" from="607" to="605">
<condition id="3994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9087" from="608" to="612">
<condition id="4001">
<or_exp><and_exp><literal name="exitcond52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9088" from="608" to="609">
<condition id="4003">
<or_exp><and_exp><literal name="exitcond52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9089" from="609" to="610">
<condition id="4004">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9093" from="609" to="608">
<condition id="4010">
<or_exp><and_exp><literal name="exitcond51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9091" from="610" to="611">
<condition id="4006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9092" from="611" to="609">
<condition id="4008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9095" from="612" to="613">
<condition id="4013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9096" from="613" to="617">
<condition id="4014">
<or_exp><and_exp><literal name="exitcond50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9097" from="613" to="614">
<condition id="4016">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9098" from="614" to="615">
<condition id="4018">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9103" from="614" to="613">
<condition id="4026">
<or_exp><and_exp><literal name="exitcond49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9099" from="615" to="616">
<condition id="4019">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9102" from="615" to="614">
<condition id="4024">
<or_exp><and_exp><literal name="exitcond48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9101" from="616" to="615">
<condition id="4022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9105" from="617" to="618">
<condition id="4029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9106" from="618" to="619">
<condition id="4031">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9113" from="618" to="622">
<condition id="4043">
<or_exp><and_exp><literal name="exitcond47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9107" from="619" to="620">
<condition id="4033">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9112" from="619" to="618">
<condition id="4041">
<or_exp><and_exp><literal name="exitcond46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9108" from="620" to="621">
<condition id="4034">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9111" from="620" to="619">
<condition id="4039">
<or_exp><and_exp><literal name="exitcond45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9110" from="621" to="620">
<condition id="4037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9114" from="622" to="623">
<condition id="4045">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9122" from="622" to="627">
<condition id="4058">
<or_exp><and_exp><literal name="exitcond44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9115" from="623" to="624">
<condition id="4047">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9121" from="623" to="622">
<condition id="4056">
<or_exp><and_exp><literal name="exitcond43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9116" from="624" to="625">
<condition id="4048">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9120" from="624" to="623">
<condition id="4054">
<or_exp><and_exp><literal name="exitcond42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9118" from="625" to="626">
<condition id="4050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9119" from="626" to="624">
<condition id="4052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9123" from="627" to="631">
<condition id="4059">
<or_exp><and_exp><literal name="exitcond41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9124" from="627" to="628">
<condition id="4061">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9125" from="628" to="629">
<condition id="4062">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9129" from="628" to="627">
<condition id="4068">
<or_exp><and_exp><literal name="exitcond40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9127" from="629" to="630">
<condition id="4064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9128" from="630" to="628">
<condition id="4066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9131" from="631" to="632">
<condition id="4071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9132" from="632" to="633">
<condition id="4073">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9143" from="632" to="639">
<condition id="4091">
<or_exp><and_exp><literal name="exitcond39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9133" from="633" to="634">
<condition id="4075">
<or_exp><and_exp><literal name="exitcond38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9142" from="633" to="632">
<condition id="4089">
<or_exp><and_exp><literal name="exitcond38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9134" from="634" to="635">
<condition id="4077">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9141" from="634" to="633">
<condition id="4087">
<or_exp><and_exp><literal name="exitcond37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9135" from="635" to="636">
<condition id="4078">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9140" from="635" to="634">
<condition id="4085">
<or_exp><and_exp><literal name="exitcond36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9137" from="636" to="637">
<condition id="4080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9138" from="637" to="638">
<condition id="4081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9139" from="638" to="635">
<condition id="4083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9144" from="639" to="643">
<condition id="4092">
<or_exp><and_exp><literal name="exitcond35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9145" from="639" to="640">
<condition id="4094">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9146" from="640" to="641">
<condition id="4095">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9150" from="640" to="639">
<condition id="4101">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9148" from="641" to="642">
<condition id="4097">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9149" from="642" to="640">
<condition id="4099">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9152" from="643" to="644">
<condition id="4104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9153" from="644" to="645">
<condition id="4106">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9161" from="644" to="649">
<condition id="4119">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9154" from="645" to="646">
<condition id="4108">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9160" from="645" to="644">
<condition id="4117">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9155" from="646" to="647">
<condition id="4109">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9159" from="646" to="645">
<condition id="4115">
<or_exp><and_exp><literal name="exitcond31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9157" from="647" to="648">
<condition id="4111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9158" from="648" to="646">
<condition id="4113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9162" from="649" to="653">
<condition id="4120">
<or_exp><and_exp><literal name="exitcond30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9163" from="649" to="650">
<condition id="4122">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9164" from="650" to="651">
<condition id="4123">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9168" from="650" to="649">
<condition id="4129">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9166" from="651" to="652">
<condition id="4125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9167" from="652" to="650">
<condition id="4127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9170" from="653" to="654">
<condition id="4132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9171" from="654" to="658">
<condition id="4133">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9172" from="654" to="655">
<condition id="4135">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9173" from="655" to="656">
<condition id="4137">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9178" from="655" to="654">
<condition id="4145">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9174" from="656" to="657">
<condition id="4138">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9177" from="656" to="655">
<condition id="4143">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9176" from="657" to="656">
<condition id="4141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9180" from="658" to="659">
<condition id="4148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9181" from="659" to="660">
<condition id="4150">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9188" from="659" to="663">
<condition id="4162">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9182" from="660" to="661">
<condition id="4152">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9187" from="660" to="659">
<condition id="4160">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9183" from="661" to="662">
<condition id="4153">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9186" from="661" to="660">
<condition id="4158">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9185" from="662" to="661">
<condition id="4156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9189" from="663" to="664">
<condition id="4164">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9197" from="663" to="668">
<condition id="4177">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9190" from="664" to="665">
<condition id="4166">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9196" from="664" to="663">
<condition id="4175">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9191" from="665" to="666">
<condition id="4167">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9195" from="665" to="664">
<condition id="4173">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9193" from="666" to="667">
<condition id="4169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9194" from="667" to="665">
<condition id="4171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9198" from="668" to="672">
<condition id="4178">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9199" from="668" to="669">
<condition id="4180">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9200" from="669" to="670">
<condition id="4181">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9204" from="669" to="668">
<condition id="4187">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9202" from="670" to="671">
<condition id="4183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9203" from="671" to="669">
<condition id="4185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9206" from="672" to="673">
<condition id="4190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9207" from="673" to="674">
<condition id="4192">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9218" from="673" to="680">
<condition id="4210">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9208" from="674" to="675">
<condition id="4194">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9217" from="674" to="673">
<condition id="4208">
<or_exp><and_exp><literal name="exitcond16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9209" from="675" to="676">
<condition id="4196">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9216" from="675" to="674">
<condition id="4206">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9210" from="676" to="677">
<condition id="4197">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9215" from="676" to="675">
<condition id="4204">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9212" from="677" to="678">
<condition id="4199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9213" from="678" to="679">
<condition id="4200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9214" from="679" to="676">
<condition id="4202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9219" from="680" to="684">
<condition id="4211">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9220" from="680" to="681">
<condition id="4213">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9221" from="681" to="682">
<condition id="4214">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9225" from="681" to="680">
<condition id="4220">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9223" from="682" to="683">
<condition id="4216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9224" from="683" to="681">
<condition id="4218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9227" from="684" to="685">
<condition id="4223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9228" from="685" to="686">
<condition id="4225">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9236" from="685" to="690">
<condition id="4238">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9229" from="686" to="687">
<condition id="4227">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9235" from="686" to="685">
<condition id="4236">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9230" from="687" to="688">
<condition id="4228">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9234" from="687" to="686">
<condition id="4234">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9232" from="688" to="689">
<condition id="4230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9233" from="689" to="687">
<condition id="4232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9237" from="690" to="694">
<condition id="4239">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9238" from="690" to="691">
<condition id="4241">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9239" from="691" to="692">
<condition id="4242">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9243" from="691" to="690">
<condition id="4248">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9241" from="692" to="693">
<condition id="4244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9242" from="693" to="691">
<condition id="4246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9245" from="694" to="695">
<condition id="4251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9246" from="695" to="699">
<condition id="4252">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9247" from="695" to="696">
<condition id="4254">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9248" from="696" to="697">
<condition id="4256">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9253" from="696" to="695">
<condition id="4264">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9249" from="697" to="698">
<condition id="4257">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9252" from="697" to="696">
<condition id="4262">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9251" from="698" to="697">
<condition id="4260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9255" from="699" to="700">
<condition id="4267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9256" from="700" to="704">
<condition id="4268">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9257" from="700" to="701">
<condition id="4270">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9258" from="701" to="702">
<condition id="4272">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9263" from="701" to="700">
<condition id="4280">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9259" from="702" to="703">
<condition id="4273">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9262" from="702" to="701">
<condition id="4278">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9261" from="703" to="702">
<condition id="4276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9265" from="704" to="705">
<condition id="4283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9266" from="705" to="706">
<condition id="4284">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9301" from="705" to="739">
<condition id="4321">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9268" from="706" to="707">
<condition id="4286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9269" from="707" to="708">
<condition id="4287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9270" from="708" to="709">
<condition id="4288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9271" from="709" to="710">
<condition id="4289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9272" from="710" to="711">
<condition id="4290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9273" from="711" to="712">
<condition id="4291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9274" from="712" to="713">
<condition id="4292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9275" from="713" to="714">
<condition id="4293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9276" from="714" to="715">
<condition id="4294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9277" from="715" to="716">
<condition id="4295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9278" from="716" to="717">
<condition id="4296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9279" from="717" to="718">
<condition id="4297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9280" from="718" to="719">
<condition id="4298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9281" from="719" to="720">
<condition id="4299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9282" from="720" to="721">
<condition id="4300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9283" from="721" to="722">
<condition id="4301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9284" from="722" to="723">
<condition id="4302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9285" from="723" to="724">
<condition id="4303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9286" from="724" to="725">
<condition id="4304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9287" from="725" to="726">
<condition id="4305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9288" from="726" to="727">
<condition id="4306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9289" from="727" to="728">
<condition id="4307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9290" from="728" to="729">
<condition id="4308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9291" from="729" to="730">
<condition id="4309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9292" from="730" to="731">
<condition id="4310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9293" from="731" to="732">
<condition id="4311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9294" from="732" to="733">
<condition id="4312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9295" from="733" to="734">
<condition id="4313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9296" from="734" to="735">
<condition id="4314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9297" from="735" to="736">
<condition id="4315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9298" from="736" to="737">
<condition id="4316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9299" from="737" to="738">
<condition id="4317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9300" from="738" to="705">
<condition id="4319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9302" from="739" to="740">
<condition id="4323">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9303" from="740" to="741">
<condition id="4325">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9304" from="740" to="751">
<condition id="4324">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9306" from="741" to="742">
<condition id="4327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9307" from="742" to="743">
<condition id="4328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9308" from="743" to="744">
<condition id="4329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9309" from="744" to="745">
<condition id="4330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9310" from="745" to="746">
<condition id="4331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9311" from="746" to="747">
<condition id="4332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9312" from="747" to="748">
<condition id="4333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9313" from="748" to="749">
<condition id="4334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9314" from="749" to="750">
<condition id="4335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9315" from="750" to="740">
<condition id="4337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9317" from="751" to="752">
<condition id="4339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9318" from="752" to="753">
<condition id="4340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9319" from="753" to="754">
<condition id="4341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9320" from="754" to="755">
<condition id="4342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9321" from="755" to="756">
<condition id="4343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9322" from="756" to="757">
<condition id="4344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9323" from="757" to="739">
<condition id="4346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([3072 x float]* %image_r) nounwind, !map !434

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([648 x float]* %conv1_weight) nounwind, !map !439

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([9720 x float]* %shuffle_conv_3x3) nounwind, !map !444

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([131904 x float]* %shuffle_conv_1x1) nounwind, !map !450

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([98304 x float]* %conv_last_weight) nounwind, !map !456

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([5120 x float]* %fc_weight) nounwind, !map !461

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([3618 x float]* %bias) nounwind, !map !466

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([1000 x float]* %fc_output) nounwind, !map !472

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @ShuffleNetV2_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="768" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="769" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond = icmp eq i5 %i, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="770" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="771" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_1 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %.preheader666.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %bias_addr = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="775" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="12">
<![CDATA[
:2  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.preheader666.preheader:0  br label %.preheader666

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="777" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="12">
<![CDATA[
:2  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="778" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv1_bias_addr = getelementptr inbounds [24 x float]* @conv1_bias, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="conv1_bias_addr"/></StgValue>
</operation>

<operation id="779" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:4  store float %bias_load, float* %conv1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="781" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader666:0  %i1 = phi i10 [ %i_2, %3 ], [ 0, %.preheader666.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="10">
<![CDATA[
.preheader666:1  %i1_cast715_cast = zext i10 %i1 to i11

]]></Node>
<StgValue><ssdm name="i1_cast715_cast"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader666:2  %exitcond369 = icmp eq i10 %i1, -512

]]></Node>
<StgValue><ssdm name="exitcond369"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader666:3  %empty_364 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader666:4  %i_2 = add i10 %i1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader666:5  br i1 %exitcond369, label %.preheader665.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_s = add i11 %i1_cast715_cast, -1000

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="11">
<![CDATA[
:1  %tmp_cast = sext i11 %tmp_s to i12

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_159 = zext i12 %tmp_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bias_addr_1 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_159

]]></Node>
<StgValue><ssdm name="bias_addr_1"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_1 = load float* %bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bias_load_1"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.preheader665.preheader:0  br label %.preheader665

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="793" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_1 = load float* %bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bias_load_1"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_160 = zext i10 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %conv_last_bias_addr = getelementptr inbounds [512 x float]* @conv_last_bias, i64 0, i64 %tmp_160

]]></Node>
<StgValue><ssdm name="conv_last_bias_addr"/></StgValue>
</operation>

<operation id="796" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:7  store float %bias_load_1, float* %conv_last_bias_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader666

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="798" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader665:0  %i2 = phi i4 [ %i_3, %4 ], [ 0, %.preheader665.preheader ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="4">
<![CDATA[
.preheader665:1  %i2_cast713_cast = zext i4 %i2 to i10

]]></Node>
<StgValue><ssdm name="i2_cast713_cast"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader665:2  %exitcond368 = icmp eq i4 %i2, -6

]]></Node>
<StgValue><ssdm name="exitcond368"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader665:3  %empty_365 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader665:4  %i_3 = add i4 %i2, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader665:5  br i1 %exitcond368, label %.preheader664.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_161 = add i10 %i2_cast713_cast, -488

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="10">
<![CDATA[
:1  %tmp_225_cast = sext i10 %tmp_161 to i12

]]></Node>
<StgValue><ssdm name="tmp_225_cast"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_162 = zext i12 %tmp_225_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bias_addr_2 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_162

]]></Node>
<StgValue><ssdm name="bias_addr_2"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_2 = load float* %bias_addr_2, align 4

]]></Node>
<StgValue><ssdm name="bias_load_2"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.preheader664.preheader:0  br label %.preheader664

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="810" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_2 = load float* %bias_addr_2, align 4

]]></Node>
<StgValue><ssdm name="bias_load_2"/></StgValue>
</operation>

<operation id="811" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="4">
<![CDATA[
:5  %tmp_163 = zext i4 %i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="812" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %fc_bias_addr = getelementptr inbounds [10 x float]* @fc_bias, i64 0, i64 %tmp_163

]]></Node>
<StgValue><ssdm name="fc_bias_addr"/></StgValue>
</operation>

<operation id="813" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store float %bias_load_2, float* %fc_bias_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader665

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="815" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader664:0  %ci = phi i2 [ %ci_9, %.preheader664.loopexit ], [ 0, %.preheader664.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="816" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader664:1  %exitcond367 = icmp eq i2 %ci, -1

]]></Node>
<StgValue><ssdm name="exitcond367"/></StgValue>
</operation>

<operation id="817" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader664:2  %empty_366 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="818" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader664:3  %ci_9 = add i2 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_9"/></StgValue>
</operation>

<operation id="819" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader664:4  br i1 %exitcond367, label %6, label %.preheader663.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="820" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader663.preheader:0  %tmp_471 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %ci, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="821" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="7">
<![CDATA[
.preheader663.preheader:1  %tmp_638_cast = zext i7 %tmp_471 to i8

]]></Node>
<StgValue><ssdm name="tmp_638_cast"/></StgValue>
</operation>

<operation id="822" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
.preheader663.preheader:2  %tmp_478 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="823" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="3">
<![CDATA[
.preheader663.preheader:3  %p_shl276_cast = zext i3 %tmp_478 to i8

]]></Node>
<StgValue><ssdm name="p_shl276_cast"/></StgValue>
</operation>

<operation id="824" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader663.preheader:4  %tmp_479 = add i8 %p_shl276_cast, %tmp_638_cast

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="825" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
.preheader663.preheader:5  br label %.preheader663

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond367" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @conv1_p([3468 x float]* @image_p, [648 x float]* %conv1_weight, [24 x float]* @conv1_bias, [27744 x float]* @conv1_output_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="827" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader663:0  %w = phi i6 [ 0, %.preheader663.preheader ], [ %w_45, %.preheader663.loopexit ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="828" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader663:1  %exitcond366 = icmp eq i6 %w, -32

]]></Node>
<StgValue><ssdm name="exitcond366"/></StgValue>
</operation>

<operation id="829" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader663:2  %empty_367 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="830" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader663:3  %w_45 = add i6 %w, 1

]]></Node>
<StgValue><ssdm name="w_45"/></StgValue>
</operation>

<operation id="831" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader663:4  br i1 %exitcond366, label %.preheader664.loopexit, label %.preheader662.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="6">
<![CDATA[
.preheader662.preheader:0  %tmp_164_cast = zext i6 %w to i8

]]></Node>
<StgValue><ssdm name="tmp_164_cast"/></StgValue>
</operation>

<operation id="833" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader662.preheader:1  %tmp_497 = add i8 %tmp_164_cast, %tmp_638_cast

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="834" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader662.preheader:2  %tmp_693_cast1 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_497, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_693_cast1"/></StgValue>
</operation>

<operation id="835" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="6">
<![CDATA[
.preheader662.preheader:3  %tmp_165_cast = zext i6 %w_45 to i8

]]></Node>
<StgValue><ssdm name="tmp_165_cast"/></StgValue>
</operation>

<operation id="836" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader662.preheader:4  %tmp_499 = add i8 %tmp_165_cast, %tmp_479

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="837" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader662.preheader:5  %p_shl277_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_499, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl277_cast"/></StgValue>
</operation>

<operation id="838" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader662.preheader:6  %tmp_368 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_499, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="839" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="9">
<![CDATA[
.preheader662.preheader:7  %p_shl278_cast = zext i9 %tmp_368 to i13

]]></Node>
<StgValue><ssdm name="p_shl278_cast"/></StgValue>
</operation>

<operation id="840" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader662.preheader:8  %tmp_500 = add i13 %p_shl277_cast, %p_shl278_cast

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="841" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
.preheader662.preheader:9  br label %.preheader662

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="842" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond366" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.preheader664.loopexit:0  br label %.preheader664

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="843" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader662:0  %h = phi i6 [ %h_46, %5 ], [ 0, %.preheader662.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="844" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader662:1  %exitcond365 = icmp eq i6 %h, -32

]]></Node>
<StgValue><ssdm name="exitcond365"/></StgValue>
</operation>

<operation id="845" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader662:2  %empty_368 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="846" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader662:3  %h_46 = add i6 %h, 1

]]></Node>
<StgValue><ssdm name="h_46"/></StgValue>
</operation>

<operation id="847" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader662:4  br i1 %exitcond365, label %.preheader663.loopexit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_170_cast = zext i6 %h to i13

]]></Node>
<StgValue><ssdm name="tmp_170_cast"/></StgValue>
</operation>

<operation id="849" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %tmp_503 = add i13 %tmp_693_cast1, %tmp_170_cast

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="850" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_741_cast = zext i13 %tmp_503 to i64

]]></Node>
<StgValue><ssdm name="tmp_741_cast"/></StgValue>
</operation>

<operation id="851" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %image_addr = getelementptr [3072 x float]* %image_r, i64 0, i64 %tmp_741_cast

]]></Node>
<StgValue><ssdm name="image_addr"/></StgValue>
</operation>

<operation id="852" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="12">
<![CDATA[
:4  %image_load = load float* %image_addr, align 4

]]></Node>
<StgValue><ssdm name="image_load"/></StgValue>
</operation>

<operation id="853" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="6">
<![CDATA[
:5  %tmp_171_cast = zext i6 %h_46 to i13

]]></Node>
<StgValue><ssdm name="tmp_171_cast"/></StgValue>
</operation>

<operation id="854" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %tmp_504 = add i13 %tmp_500, %tmp_171_cast

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="855" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond365" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
.preheader663.loopexit:0  br label %.preheader663

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="856" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="12">
<![CDATA[
:4  %image_load = load float* %image_addr, align 4

]]></Node>
<StgValue><ssdm name="image_load"/></StgValue>
</operation>

<operation id="857" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_743_cast = zext i13 %tmp_504 to i64

]]></Node>
<StgValue><ssdm name="tmp_743_cast"/></StgValue>
</operation>

<operation id="858" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %image_p_addr = getelementptr [3468 x float]* @image_p, i64 0, i64 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="image_p_addr"/></StgValue>
</operation>

<operation id="859" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:9  store float %image_load, float* %image_p_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader662

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="861" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @conv1_p([3468 x float]* @image_p, [648 x float]* %conv1_weight, [24 x float]* @conv1_bias, [27744 x float]* @conv1_output_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit899

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="863" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit899:0  %co = phi i5 [ 0, %6 ], [ %co_46, %.loopexit899.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="864" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit899:1  %exitcond364 = icmp eq i5 %co, -8

]]></Node>
<StgValue><ssdm name="exitcond364"/></StgValue>
</operation>

<operation id="865" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit899:2  %empty_369 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="866" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit899:3  %co_46 = add i5 %co, 1

]]></Node>
<StgValue><ssdm name="co_46"/></StgValue>
</operation>

<operation id="867" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit899:4  br i1 %exitcond364, label %.preheader660.preheader, label %.preheader661.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader661.preheader:0  %tmp_481 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="869" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="10">
<![CDATA[
.preheader661.preheader:1  %p_shl279_cast = zext i10 %tmp_481 to i11

]]></Node>
<StgValue><ssdm name="p_shl279_cast"/></StgValue>
</operation>

<operation id="870" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader661.preheader:2  %tmp_484 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="871" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="8">
<![CDATA[
.preheader661.preheader:3  %p_shl280_cast = zext i8 %tmp_484 to i11

]]></Node>
<StgValue><ssdm name="p_shl280_cast"/></StgValue>
</operation>

<operation id="872" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader661.preheader:4  %tmp_486 = sub i11 %p_shl279_cast, %p_shl280_cast

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="873" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="11">
<![CDATA[
.preheader661.preheader:5  %tmp_680_cast = sext i11 %tmp_486 to i12

]]></Node>
<StgValue><ssdm name="tmp_680_cast"/></StgValue>
</operation>

<operation id="874" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
.preheader661.preheader:6  br label %.preheader661

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond364" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.preheader660.preheader:0  br label %.preheader660

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="876" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader661:0  %ci3 = phi i5 [ %ci_10, %7 ], [ 0, %.preheader661.preheader ]

]]></Node>
<StgValue><ssdm name="ci3"/></StgValue>
</operation>

<operation id="877" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader661:1  %exitcond363 = icmp eq i5 %ci3, -8

]]></Node>
<StgValue><ssdm name="exitcond363"/></StgValue>
</operation>

<operation id="878" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader661:2  %empty_370 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="879" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader661:3  %ci_10 = add i5 %ci3, 1

]]></Node>
<StgValue><ssdm name="ci_10"/></StgValue>
</operation>

<operation id="880" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader661:4  br i1 %exitcond363, label %.loopexit899.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="5">
<![CDATA[
:0  %tmp_169_cast = zext i5 %ci3 to i12

]]></Node>
<StgValue><ssdm name="tmp_169_cast"/></StgValue>
</operation>

<operation id="882" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_501 = add i12 %tmp_680_cast, %tmp_169_cast

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="883" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_738_cast = sext i12 %tmp_501 to i64

]]></Node>
<StgValue><ssdm name="tmp_738_cast"/></StgValue>
</operation>

<operation id="884" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffle_conv_1x1_add = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add"/></StgValue>
</operation>

<operation id="885" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="18">
<![CDATA[
:5  %shuffle_conv_1x1_loa = load float* %shuffle_conv_1x1_add, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa"/></StgValue>
</operation>

<operation id="886" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
.loopexit899.loopexit:0  br label %.loopexit899

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="887" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weights_24_24_1x1_ad = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad"/></StgValue>
</operation>

<operation id="888" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="18">
<![CDATA[
:5  %shuffle_conv_1x1_loa = load float* %shuffle_conv_1x1_add, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa"/></StgValue>
</operation>

<operation id="889" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:6  store float %shuffle_conv_1x1_loa, float* %weights_24_24_1x1_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader661

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="891" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader660:0  %i4 = phi i5 [ %i_4, %8 ], [ 0, %.preheader660.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="892" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="5">
<![CDATA[
.preheader660:1  %i4_cast = zext i5 %i4 to i6

]]></Node>
<StgValue><ssdm name="i4_cast"/></StgValue>
</operation>

<operation id="893" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader660:2  %exitcond362 = icmp eq i5 %i4, -8

]]></Node>
<StgValue><ssdm name="exitcond362"/></StgValue>
</operation>

<operation id="894" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader660:3  %empty_371 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="895" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader660:4  %i_4 = add i5 %i4, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="896" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader660:5  br i1 %exitcond362, label %9, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %tmp_166 = add i6 %i4_cast, 24

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="898" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_167 = zext i6 %tmp_166 to i64

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="899" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_3 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_167

]]></Node>
<StgValue><ssdm name="bias_addr_3"/></StgValue>
</operation>

<operation id="900" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_3 = load float* %bias_addr_3, align 4

]]></Node>
<StgValue><ssdm name="bias_load_3"/></StgValue>
</operation>

<operation id="901" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_32_p([576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="902" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_3 = load float* %bias_addr_3, align 4

]]></Node>
<StgValue><ssdm name="bias_load_3"/></StgValue>
</operation>

<operation id="903" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_168 = zext i5 %i4 to i64

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="904" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_168

]]></Node>
<StgValue><ssdm name="bias_24_addr"/></StgValue>
</operation>

<operation id="905" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_3, float* %bias_24_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader660

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="907" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_32_p([576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="908" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit898

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="909" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit898:0  %co5 = phi i5 [ 0, %9 ], [ %co_47, %.loopexit898.loopexit ]

]]></Node>
<StgValue><ssdm name="co5"/></StgValue>
</operation>

<operation id="910" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit898:1  %exitcond361 = icmp eq i5 %co5, -8

]]></Node>
<StgValue><ssdm name="exitcond361"/></StgValue>
</operation>

<operation id="911" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit898:2  %empty_372 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="912" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit898:3  %co_47 = add i5 %co5, 1

]]></Node>
<StgValue><ssdm name="co_47"/></StgValue>
</operation>

<operation id="913" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit898:4  br i1 %exitcond361, label %.preheader657.preheader, label %.preheader659.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="914" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="5">
<![CDATA[
.preheader659.preheader:0  %tmp_172_cast = zext i5 %co5 to i8

]]></Node>
<StgValue><ssdm name="tmp_172_cast"/></StgValue>
</operation>

<operation id="915" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader659.preheader:1  %tmp_514 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co5, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="916" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="7">
<![CDATA[
.preheader659.preheader:2  %p_shl281_cast = zext i7 %tmp_514 to i8

]]></Node>
<StgValue><ssdm name="p_shl281_cast"/></StgValue>
</operation>

<operation id="917" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader659.preheader:3  %tmp_521 = sub i8 %p_shl281_cast, %tmp_172_cast

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="918" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="8">
<![CDATA[
.preheader659.preheader:4  %tmp_760_cast1 = sext i8 %tmp_521 to i9

]]></Node>
<StgValue><ssdm name="tmp_760_cast1"/></StgValue>
</operation>

<operation id="919" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
.preheader659.preheader:5  br label %.preheader659

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="920" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.preheader657.preheader:0  br label %.preheader657

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="921" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader659:0  %w6 = phi i2 [ 0, %.preheader659.preheader ], [ %w_46, %.preheader659.loopexit ]

]]></Node>
<StgValue><ssdm name="w6"/></StgValue>
</operation>

<operation id="922" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader659:1  %exitcond360 = icmp eq i2 %w6, -1

]]></Node>
<StgValue><ssdm name="exitcond360"/></StgValue>
</operation>

<operation id="923" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader659:2  %empty_373 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="924" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader659:3  %w_46 = add i2 %w6, 1

]]></Node>
<StgValue><ssdm name="w_46"/></StgValue>
</operation>

<operation id="925" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader659:4  br i1 %exitcond360, label %.loopexit898.loopexit, label %.preheader658.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="926" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="2">
<![CDATA[
.preheader658.preheader:0  %tmp_176_cast = zext i2 %w6 to i9

]]></Node>
<StgValue><ssdm name="tmp_176_cast"/></StgValue>
</operation>

<operation id="927" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader658.preheader:1  %tmp_522 = add i9 %tmp_176_cast, %tmp_760_cast1

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="928" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="9">
<![CDATA[
.preheader658.preheader:2  %tmp_763_cast = sext i9 %tmp_522 to i15

]]></Node>
<StgValue><ssdm name="tmp_763_cast"/></StgValue>
</operation>

<operation id="929" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader658.preheader:3  %tmp_370 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_522, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="930" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="11">
<![CDATA[
.preheader658.preheader:4  %p_shl282_cast = sext i11 %tmp_370 to i15

]]></Node>
<StgValue><ssdm name="p_shl282_cast"/></StgValue>
</operation>

<operation id="931" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader658.preheader:5  %tmp_524 = sub i15 %p_shl282_cast, %tmp_763_cast

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="932" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
.preheader658.preheader:6  br label %.preheader658

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="933" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond360" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
.loopexit898.loopexit:0  br label %.loopexit898

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="934" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader658:0  %h7 = phi i2 [ %h_47, %10 ], [ 0, %.preheader658.preheader ]

]]></Node>
<StgValue><ssdm name="h7"/></StgValue>
</operation>

<operation id="935" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader658:1  %exitcond359 = icmp eq i2 %h7, -1

]]></Node>
<StgValue><ssdm name="exitcond359"/></StgValue>
</operation>

<operation id="936" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader658:2  %empty_374 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="937" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader658:3  %h_47 = add i2 %h7, 1

]]></Node>
<StgValue><ssdm name="h_47"/></StgValue>
</operation>

<operation id="938" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader658:4  br i1 %exitcond359, label %.preheader659.loopexit, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="2">
<![CDATA[
:0  %tmp_178_cast = zext i2 %h7 to i15

]]></Node>
<StgValue><ssdm name="tmp_178_cast"/></StgValue>
</operation>

<operation id="940" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_546 = add i15 %tmp_524, %tmp_178_cast

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="941" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_854_cast = zext i15 %tmp_546 to i64

]]></Node>
<StgValue><ssdm name="tmp_854_cast"/></StgValue>
</operation>

<operation id="942" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffle_conv_3x3_add = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_854_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add"/></StgValue>
</operation>

<operation id="943" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffle_conv_3x3_loa = load float* %shuffle_conv_3x3_add, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa"/></StgValue>
</operation>

<operation id="944" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond359" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
.preheader659.loopexit:0  br label %.preheader659

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="945" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weights_24_1_3x3_add = getelementptr [216 x float]* @weights_24_1_3x3, i64 0, i64 %tmp_854_cast

]]></Node>
<StgValue><ssdm name="weights_24_1_3x3_add"/></StgValue>
</operation>

<operation id="946" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffle_conv_3x3_loa = load float* %shuffle_conv_3x3_add, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa"/></StgValue>
</operation>

<operation id="947" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:6  store float %shuffle_conv_3x3_loa, float* %weights_24_1_3x3_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="948" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader658

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="949" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader657:0  %i8 = phi i5 [ %i_5, %11 ], [ 0, %.preheader657.preheader ]

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="950" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="5">
<![CDATA[
.preheader657:1  %i8_cast = zext i5 %i8 to i7

]]></Node>
<StgValue><ssdm name="i8_cast"/></StgValue>
</operation>

<operation id="951" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader657:2  %exitcond358 = icmp eq i5 %i8, -8

]]></Node>
<StgValue><ssdm name="exitcond358"/></StgValue>
</operation>

<operation id="952" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader657:3  %empty_375 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="953" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader657:4  %i_5 = add i5 %i8, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="954" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader657:5  br i1 %exitcond358, label %12, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="955" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %tmp_173 = add i7 %i8_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="956" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="7">
<![CDATA[
:1  %tmp_174 = zext i7 %tmp_173 to i64

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="957" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_4 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_174

]]></Node>
<StgValue><ssdm name="bias_addr_4"/></StgValue>
</operation>

<operation id="958" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_4 = load float* %bias_addr_4, align 4

]]></Node>
<StgValue><ssdm name="bias_load_4"/></StgValue>
</operation>

<operation id="959" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond358" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_32_strid([27744 x float]* @ShuffleConvs_0_Downs, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [7776 x float]* @buffer0_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="960" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_4 = load float* %bias_addr_4, align 4

]]></Node>
<StgValue><ssdm name="bias_load_4"/></StgValue>
</operation>

<operation id="961" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_175 = zext i5 %i8 to i64

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="962" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_1 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_175

]]></Node>
<StgValue><ssdm name="bias_24_addr_1"/></StgValue>
</operation>

<operation id="963" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_4, float* %bias_24_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="964" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader657

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="965" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_32_strid([27744 x float]* @ShuffleConvs_0_Downs, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [7776 x float]* @buffer0_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="966" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit897

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="967" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit897:0  %co9 = phi i5 [ 0, %12 ], [ %co_48, %.loopexit897.loopexit ]

]]></Node>
<StgValue><ssdm name="co9"/></StgValue>
</operation>

<operation id="968" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="5">
<![CDATA[
.loopexit897:1  %co9_cast = zext i5 %co9 to i6

]]></Node>
<StgValue><ssdm name="co9_cast"/></StgValue>
</operation>

<operation id="969" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit897:2  %exitcond357 = icmp eq i5 %co9, -8

]]></Node>
<StgValue><ssdm name="exitcond357"/></StgValue>
</operation>

<operation id="970" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit897:3  %empty_376 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="971" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit897:4  %co_48 = add i5 %co9, 1

]]></Node>
<StgValue><ssdm name="co_48"/></StgValue>
</operation>

<operation id="972" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit897:5  br i1 %exitcond357, label %.preheader655.preheader, label %.preheader656.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader656.preheader:0  %tmp_177 = add i6 %co9_cast, 24

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="974" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader656.preheader:1  %tmp_527 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_177, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="975" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="11">
<![CDATA[
.preheader656.preheader:2  %p_shl285_cast = zext i11 %tmp_527 to i12

]]></Node>
<StgValue><ssdm name="p_shl285_cast"/></StgValue>
</operation>

<operation id="976" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader656.preheader:3  %tmp_529 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_177, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="977" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="9">
<![CDATA[
.preheader656.preheader:4  %p_shl286_cast = zext i9 %tmp_529 to i12

]]></Node>
<StgValue><ssdm name="p_shl286_cast"/></StgValue>
</operation>

<operation id="978" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader656.preheader:5  %tmp_540 = sub i12 %p_shl285_cast, %p_shl286_cast

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="979" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="13" op_0_bw="12">
<![CDATA[
.preheader656.preheader:6  %tmp_808_cast = sext i12 %tmp_540 to i13

]]></Node>
<StgValue><ssdm name="tmp_808_cast"/></StgValue>
</operation>

<operation id="980" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader656.preheader:7  %tmp_542 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co9, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="981" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="10">
<![CDATA[
.preheader656.preheader:8  %p_shl283_cast = zext i10 %tmp_542 to i11

]]></Node>
<StgValue><ssdm name="p_shl283_cast"/></StgValue>
</operation>

<operation id="982" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader656.preheader:9  %tmp_543 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co9, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="983" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="8">
<![CDATA[
.preheader656.preheader:10  %p_shl284_cast = zext i8 %tmp_543 to i11

]]></Node>
<StgValue><ssdm name="p_shl284_cast"/></StgValue>
</operation>

<operation id="984" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader656.preheader:11  %tmp_544 = sub i11 %p_shl283_cast, %p_shl284_cast

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="985" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
.preheader656.preheader:12  br label %.preheader656

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
.preheader655.preheader:0  br label %.preheader655

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="987" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader656:0  %ci10 = phi i5 [ %ci_11, %13 ], [ 0, %.preheader656.preheader ]

]]></Node>
<StgValue><ssdm name="ci10"/></StgValue>
</operation>

<operation id="988" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader656:1  %exitcond356 = icmp eq i5 %ci10, -8

]]></Node>
<StgValue><ssdm name="exitcond356"/></StgValue>
</operation>

<operation id="989" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader656:2  %empty_377 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="990" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader656:3  %ci_11 = add i5 %ci10, 1

]]></Node>
<StgValue><ssdm name="ci_11"/></StgValue>
</operation>

<operation id="991" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader656:4  br i1 %exitcond356, label %.loopexit897.loopexit, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="992" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_182_cast1 = zext i5 %ci10 to i11

]]></Node>
<StgValue><ssdm name="tmp_182_cast1"/></StgValue>
</operation>

<operation id="993" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="13" op_0_bw="5">
<![CDATA[
:1  %tmp_182_cast = zext i5 %ci10 to i13

]]></Node>
<StgValue><ssdm name="tmp_182_cast"/></StgValue>
</operation>

<operation id="994" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp_547 = add i13 %tmp_808_cast, %tmp_182_cast

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="995" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="13">
<![CDATA[
:3  %tmp_862_cast = sext i13 %tmp_547 to i64

]]></Node>
<StgValue><ssdm name="tmp_862_cast"/></StgValue>
</operation>

<operation id="996" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_1 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_862_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_1"/></StgValue>
</operation>

<operation id="997" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_557 = add i11 %tmp_544, %tmp_182_cast1

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="998" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_1 = load float* %shuffle_conv_1x1_add_1, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_1"/></StgValue>
</operation>

<operation id="999" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
.loopexit897.loopexit:0  br label %.loopexit897

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1000" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_865_cast1 = sext i11 %tmp_557 to i64

]]></Node>
<StgValue><ssdm name="tmp_865_cast1"/></StgValue>
</operation>

<operation id="1001" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_1 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_865_cast1

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_1"/></StgValue>
</operation>

<operation id="1002" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_1 = load float* %shuffle_conv_1x1_add_1, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_1"/></StgValue>
</operation>

<operation id="1003" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_1, float* %weights_24_24_1x1_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1004" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader656

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1005" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader655:0  %i6 = phi i5 [ %i_6, %14 ], [ 0, %.preheader655.preheader ]

]]></Node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="1006" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="5">
<![CDATA[
.preheader655:1  %i6_cast = zext i5 %i6 to i7

]]></Node>
<StgValue><ssdm name="i6_cast"/></StgValue>
</operation>

<operation id="1007" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader655:2  %exitcond355 = icmp eq i5 %i6, -8

]]></Node>
<StgValue><ssdm name="exitcond355"/></StgValue>
</operation>

<operation id="1008" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader655:3  %empty_378 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="1009" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader655:4  %i_6 = add i5 %i6, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="1010" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader655:5  br i1 %exitcond355, label %15, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1011" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond355" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %tmp_179 = add i7 %i6_cast, -56

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1012" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond355" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="7">
<![CDATA[
:1  %tmp_180 = zext i7 %tmp_179 to i64

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1013" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond355" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_5 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_180

]]></Node>
<StgValue><ssdm name="bias_addr_5"/></StgValue>
</operation>

<operation id="1014" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond355" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_5 = load float* %bias_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bias_load_5"/></StgValue>
</operation>

<operation id="1015" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="exitcond355" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1016" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_5 = load float* %bias_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bias_load_5"/></StgValue>
</operation>

<operation id="1017" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_181 = zext i5 %i6 to i64

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1018" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_2 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_181

]]></Node>
<StgValue><ssdm name="bias_24_addr_2"/></StgValue>
</operation>

<operation id="1019" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_5, float* %bias_24_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader655

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1021" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1022" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_24_l_p([7776 x float]* @buffer1_1_24_16x16_p, [15552 x float]* @downsampleunit0_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1023" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_24_l_p([7776 x float]* @buffer1_1_24_16x16_p, [15552 x float]* @downsampleunit0_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1024" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit896

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1025" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit896:0  %co12 = phi i5 [ 0, %15 ], [ %co_49, %.loopexit896.loopexit ]

]]></Node>
<StgValue><ssdm name="co12"/></StgValue>
</operation>

<operation id="1026" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="5">
<![CDATA[
.loopexit896:1  %co12_cast = zext i5 %co12 to i6

]]></Node>
<StgValue><ssdm name="co12_cast"/></StgValue>
</operation>

<operation id="1027" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit896:2  %exitcond354 = icmp eq i5 %co12, -8

]]></Node>
<StgValue><ssdm name="exitcond354"/></StgValue>
</operation>

<operation id="1028" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit896:3  %empty_379 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="1029" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit896:4  %co_49 = add i5 %co12, 1

]]></Node>
<StgValue><ssdm name="co_49"/></StgValue>
</operation>

<operation id="1030" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit896:5  br i1 %exitcond354, label %.preheader652.preheader, label %.preheader654.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1031" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader654.preheader:0  %tmp_183 = add i6 %co12_cast, 24

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1032" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="6">
<![CDATA[
.preheader654.preheader:1  %tmp_184_cast = zext i6 %tmp_183 to i9

]]></Node>
<StgValue><ssdm name="tmp_184_cast"/></StgValue>
</operation>

<operation id="1033" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader654.preheader:2  %tmp_564 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_183, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="1034" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="8">
<![CDATA[
.preheader654.preheader:3  %p_shl288_cast = zext i8 %tmp_564 to i9

]]></Node>
<StgValue><ssdm name="p_shl288_cast"/></StgValue>
</operation>

<operation id="1035" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader654.preheader:4  %tmp_565 = sub i9 %p_shl288_cast, %tmp_184_cast

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="1036" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="5">
<![CDATA[
.preheader654.preheader:5  %tmp_185_cast = zext i5 %co12 to i8

]]></Node>
<StgValue><ssdm name="tmp_185_cast"/></StgValue>
</operation>

<operation id="1037" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader654.preheader:6  %tmp_567 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co12, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="1038" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="7">
<![CDATA[
.preheader654.preheader:7  %p_shl287_cast = zext i7 %tmp_567 to i8

]]></Node>
<StgValue><ssdm name="p_shl287_cast"/></StgValue>
</operation>

<operation id="1039" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader654.preheader:8  %tmp_570 = sub i8 %p_shl287_cast, %tmp_185_cast

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="1040" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="8">
<![CDATA[
.preheader654.preheader:9  %tmp_907_cast = sext i8 %tmp_570 to i9

]]></Node>
<StgValue><ssdm name="tmp_907_cast"/></StgValue>
</operation>

<operation id="1041" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
.preheader654.preheader:10  br label %.preheader654

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1042" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
.preheader652.preheader:0  br label %.preheader652

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1043" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader654:0  %w13 = phi i2 [ 0, %.preheader654.preheader ], [ %w_47, %.preheader654.loopexit ]

]]></Node>
<StgValue><ssdm name="w13"/></StgValue>
</operation>

<operation id="1044" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader654:1  %exitcond353 = icmp eq i2 %w13, -1

]]></Node>
<StgValue><ssdm name="exitcond353"/></StgValue>
</operation>

<operation id="1045" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader654:2  %empty_380 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="1046" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader654:3  %w_47 = add i2 %w13, 1

]]></Node>
<StgValue><ssdm name="w_47"/></StgValue>
</operation>

<operation id="1047" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader654:4  br i1 %exitcond353, label %.loopexit896.loopexit, label %.preheader653.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1048" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="2">
<![CDATA[
.preheader653.preheader:0  %tmp_189_cast = zext i2 %w13 to i9

]]></Node>
<StgValue><ssdm name="tmp_189_cast"/></StgValue>
</operation>

<operation id="1049" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader653.preheader:1  %tmp_572 = add i9 %tmp_565, %tmp_189_cast

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="1050" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="15" op_0_bw="9">
<![CDATA[
.preheader653.preheader:2  %tmp_910_cast1 = sext i9 %tmp_572 to i15

]]></Node>
<StgValue><ssdm name="tmp_910_cast1"/></StgValue>
</operation>

<operation id="1051" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader653.preheader:3  %tmp_371 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_572, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="1052" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="15" op_0_bw="11">
<![CDATA[
.preheader653.preheader:4  %p_shl290_cast = sext i11 %tmp_371 to i15

]]></Node>
<StgValue><ssdm name="p_shl290_cast"/></StgValue>
</operation>

<operation id="1053" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader653.preheader:5  %tmp_583 = sub i15 %p_shl290_cast, %tmp_910_cast1

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="1054" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader653.preheader:6  %tmp_585 = add i9 %tmp_907_cast, %tmp_189_cast

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="1055" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader653.preheader:7  %tmp_372 = shl i9 %tmp_585, 2

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="1056" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader653.preheader:8  %tmp_586 = sub i9 %tmp_372, %tmp_585

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="1057" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
.preheader653.preheader:9  br label %.preheader653

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1058" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond353" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
.loopexit896.loopexit:0  br label %.loopexit896

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1059" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader653:0  %h14 = phi i2 [ %h_48, %16 ], [ 0, %.preheader653.preheader ]

]]></Node>
<StgValue><ssdm name="h14"/></StgValue>
</operation>

<operation id="1060" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader653:1  %exitcond352 = icmp eq i2 %h14, -1

]]></Node>
<StgValue><ssdm name="exitcond352"/></StgValue>
</operation>

<operation id="1061" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader653:2  %empty_381 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="1062" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader653:3  %h_48 = add i2 %h14, 1

]]></Node>
<StgValue><ssdm name="h_48"/></StgValue>
</operation>

<operation id="1063" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader653:4  br i1 %exitcond352, label %.preheader654.loopexit, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1064" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="2">
<![CDATA[
:0  %tmp_191_cast1 = zext i2 %h14 to i9

]]></Node>
<StgValue><ssdm name="tmp_191_cast1"/></StgValue>
</operation>

<operation id="1065" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="15" op_0_bw="2">
<![CDATA[
:1  %tmp_191_cast = zext i2 %h14 to i15

]]></Node>
<StgValue><ssdm name="tmp_191_cast"/></StgValue>
</operation>

<operation id="1066" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_610 = add i15 %tmp_583, %tmp_191_cast

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="1067" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_999_cast = zext i15 %tmp_610 to i64

]]></Node>
<StgValue><ssdm name="tmp_999_cast"/></StgValue>
</operation>

<operation id="1068" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_3x3_add_1 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_999_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_1"/></StgValue>
</operation>

<operation id="1069" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_613 = add i9 %tmp_586, %tmp_191_cast1

]]></Node>
<StgValue><ssdm name="tmp_613"/></StgValue>
</operation>

<operation id="1070" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_1 = load float* %shuffle_conv_3x3_add_1, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_1"/></StgValue>
</operation>

<operation id="1071" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond352" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
.preheader654.loopexit:0  br label %.preheader654

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1072" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="9">
<![CDATA[
:6  %tmp_1007_cast = zext i9 %tmp_613 to i64

]]></Node>
<StgValue><ssdm name="tmp_1007_cast"/></StgValue>
</operation>

<operation id="1073" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_1_3x3_add_1 = getelementptr [216 x float]* @weights_24_1_3x3, i64 0, i64 %tmp_1007_cast

]]></Node>
<StgValue><ssdm name="weights_24_1_3x3_add_1"/></StgValue>
</operation>

<operation id="1074" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_1 = load float* %shuffle_conv_3x3_add_1, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_1"/></StgValue>
</operation>

<operation id="1075" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:9  store float %shuffle_conv_3x3_loa_1, float* %weights_24_1_3x3_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1076" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader653

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1077" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader652:0  %i7 = phi i5 [ %i_7, %17 ], [ 0, %.preheader652.preheader ]

]]></Node>
<StgValue><ssdm name="i7"/></StgValue>
</operation>

<operation id="1078" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader652:1  %exitcond351 = icmp eq i5 %i7, -8

]]></Node>
<StgValue><ssdm name="exitcond351"/></StgValue>
</operation>

<operation id="1079" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader652:2  %empty_382 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="1080" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader652:3  %i_7 = add i5 %i7, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="1081" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader652:4  br i1 %exitcond351, label %18, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1082" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:0  %tmp_186 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 true, i5 %i7)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1083" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="6">
<![CDATA[
:1  %tmp_254_cast = sext i6 %tmp_186 to i7

]]></Node>
<StgValue><ssdm name="tmp_254_cast"/></StgValue>
</operation>

<operation id="1084" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="7">
<![CDATA[
:2  %tmp_187 = zext i7 %tmp_254_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1085" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bias_addr_6 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_187

]]></Node>
<StgValue><ssdm name="bias_addr_6"/></StgValue>
</operation>

<operation id="1086" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_6 = load float* %bias_addr_6, align 4

]]></Node>
<StgValue><ssdm name="bias_load_6"/></StgValue>
</operation>

<operation id="1087" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond351" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_32_strid([27744 x float]* @conv1_output_p, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [7776 x float]* @buffer0_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1088" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_6 = load float* %bias_addr_6, align 4

]]></Node>
<StgValue><ssdm name="bias_load_6"/></StgValue>
</operation>

<operation id="1089" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="5">
<![CDATA[
:5  %tmp_188 = zext i5 %i7 to i64

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1090" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %bias_24_addr_3 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_188

]]></Node>
<StgValue><ssdm name="bias_24_addr_3"/></StgValue>
</operation>

<operation id="1091" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:7  store float %bias_load_6, float* %bias_24_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1092" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader652

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1093" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_32_strid([27744 x float]* @conv1_output_p, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [7776 x float]* @buffer0_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1094" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit895

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1095" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit895:0  %co16 = phi i5 [ 0, %18 ], [ %co_50, %.loopexit895.loopexit ]

]]></Node>
<StgValue><ssdm name="co16"/></StgValue>
</operation>

<operation id="1096" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="5">
<![CDATA[
.loopexit895:1  %co16_cast = zext i5 %co16 to i7

]]></Node>
<StgValue><ssdm name="co16_cast"/></StgValue>
</operation>

<operation id="1097" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit895:2  %exitcond350 = icmp eq i5 %co16, -8

]]></Node>
<StgValue><ssdm name="exitcond350"/></StgValue>
</operation>

<operation id="1098" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit895:3  %empty_383 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="1099" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit895:4  %co_50 = add i5 %co16, 1

]]></Node>
<StgValue><ssdm name="co_50"/></StgValue>
</operation>

<operation id="1100" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit895:5  br i1 %exitcond350, label %.preheader650.preheader, label %.preheader651.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1101" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader651.preheader:0  %tmp_190 = add i7 %co16_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1102" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.preheader651.preheader:1  %tmp_587 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_190, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="1103" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="13" op_0_bw="12">
<![CDATA[
.preheader651.preheader:2  %p_shl293_cast = zext i12 %tmp_587 to i13

]]></Node>
<StgValue><ssdm name="p_shl293_cast"/></StgValue>
</operation>

<operation id="1104" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader651.preheader:3  %tmp_589 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_190, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="1105" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="13" op_0_bw="10">
<![CDATA[
.preheader651.preheader:4  %p_shl294_cast = zext i10 %tmp_589 to i13

]]></Node>
<StgValue><ssdm name="p_shl294_cast"/></StgValue>
</operation>

<operation id="1106" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader651.preheader:5  %tmp_590 = sub i13 %p_shl293_cast, %p_shl294_cast

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="1107" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="13">
<![CDATA[
.preheader651.preheader:6  %tmp_962_cast = sext i13 %tmp_590 to i14

]]></Node>
<StgValue><ssdm name="tmp_962_cast"/></StgValue>
</operation>

<operation id="1108" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader651.preheader:7  %tmp_600 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co16, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="1109" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="11" op_0_bw="10">
<![CDATA[
.preheader651.preheader:8  %p_shl291_cast = zext i10 %tmp_600 to i11

]]></Node>
<StgValue><ssdm name="p_shl291_cast"/></StgValue>
</operation>

<operation id="1110" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader651.preheader:9  %tmp_607 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co16, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="1111" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="8">
<![CDATA[
.preheader651.preheader:10  %p_shl292_cast = zext i8 %tmp_607 to i11

]]></Node>
<StgValue><ssdm name="p_shl292_cast"/></StgValue>
</operation>

<operation id="1112" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader651.preheader:11  %tmp_608 = sub i11 %p_shl291_cast, %p_shl292_cast

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="1113" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
.preheader651.preheader:12  br label %.preheader651

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1114" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
.preheader650.preheader:0  br label %.preheader650

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1115" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader651:0  %ci12 = phi i5 [ %ci_13, %19 ], [ 0, %.preheader651.preheader ]

]]></Node>
<StgValue><ssdm name="ci12"/></StgValue>
</operation>

<operation id="1116" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader651:1  %exitcond349 = icmp eq i5 %ci12, -8

]]></Node>
<StgValue><ssdm name="exitcond349"/></StgValue>
</operation>

<operation id="1117" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader651:2  %empty_384 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="1118" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader651:3  %ci_13 = add i5 %ci12, 1

]]></Node>
<StgValue><ssdm name="ci_13"/></StgValue>
</operation>

<operation id="1119" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader651:4  br i1 %exitcond349, label %.loopexit895.loopexit, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1120" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_195_cast1 = zext i5 %ci12 to i11

]]></Node>
<StgValue><ssdm name="tmp_195_cast1"/></StgValue>
</operation>

<operation id="1121" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="14" op_0_bw="5">
<![CDATA[
:1  %tmp_195_cast = zext i5 %ci12 to i14

]]></Node>
<StgValue><ssdm name="tmp_195_cast"/></StgValue>
</operation>

<operation id="1122" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_615 = add i14 %tmp_962_cast, %tmp_195_cast

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="1123" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1010_cast = sext i14 %tmp_615 to i64

]]></Node>
<StgValue><ssdm name="tmp_1010_cast"/></StgValue>
</operation>

<operation id="1124" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_2 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1010_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_2"/></StgValue>
</operation>

<operation id="1125" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_626 = add i11 %tmp_608, %tmp_195_cast1

]]></Node>
<StgValue><ssdm name="tmp_626"/></StgValue>
</operation>

<operation id="1126" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_2 = load float* %shuffle_conv_1x1_add_2, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_2"/></StgValue>
</operation>

<operation id="1127" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
.loopexit895.loopexit:0  br label %.loopexit895

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1128" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_1011_cast = sext i11 %tmp_626 to i64

]]></Node>
<StgValue><ssdm name="tmp_1011_cast"/></StgValue>
</operation>

<operation id="1129" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_2 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_1011_cast

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_2"/></StgValue>
</operation>

<operation id="1130" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_2 = load float* %shuffle_conv_1x1_add_2, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_2"/></StgValue>
</operation>

<operation id="1131" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_2, float* %weights_24_24_1x1_ad_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1132" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader651

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1133" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader650:0  %i9 = phi i5 [ %i_8, %20 ], [ 0, %.preheader650.preheader ]

]]></Node>
<StgValue><ssdm name="i9"/></StgValue>
</operation>

<operation id="1134" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="5">
<![CDATA[
.preheader650:1  %i9_cast = zext i5 %i9 to i8

]]></Node>
<StgValue><ssdm name="i9_cast"/></StgValue>
</operation>

<operation id="1135" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader650:2  %exitcond348 = icmp eq i5 %i9, -8

]]></Node>
<StgValue><ssdm name="exitcond348"/></StgValue>
</operation>

<operation id="1136" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader650:3  %empty_385 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="1137" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader650:4  %i_8 = add i5 %i9, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="1138" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader650:5  br i1 %exitcond348, label %21, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1139" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_192 = add i8 %i9_cast, 120

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1140" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_193 = zext i8 %tmp_192 to i64

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1141" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_7 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_193

]]></Node>
<StgValue><ssdm name="bias_addr_7"/></StgValue>
</operation>

<operation id="1142" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_7 = load float* %bias_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bias_load_7"/></StgValue>
</operation>

<operation id="1143" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1144" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_7 = load float* %bias_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bias_load_7"/></StgValue>
</operation>

<operation id="1145" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_194 = zext i5 %i9 to i64

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1146" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_4 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_194

]]></Node>
<StgValue><ssdm name="bias_24_addr_4"/></StgValue>
</operation>

<operation id="1147" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_7, float* %bias_24_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1148" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader650

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1149" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1150" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_24_r_p([7776 x float]* @buffer1_1_24_16x16_p, [15552 x float]* @downsampleunit0_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1151" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_24_r_p([7776 x float]* @buffer1_1_24_16x16_p, [15552 x float]* @downsampleunit0_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1152" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit894

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1153" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit894:0  %co19 = phi i5 [ 0, %21 ], [ %co_51, %.loopexit894.loopexit ]

]]></Node>
<StgValue><ssdm name="co19"/></StgValue>
</operation>

<operation id="1154" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="6" op_0_bw="5">
<![CDATA[
.loopexit894:1  %co19_cast = zext i5 %co19 to i6

]]></Node>
<StgValue><ssdm name="co19_cast"/></StgValue>
</operation>

<operation id="1155" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit894:2  %exitcond347 = icmp eq i5 %co19, -8

]]></Node>
<StgValue><ssdm name="exitcond347"/></StgValue>
</operation>

<operation id="1156" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit894:3  %empty_386 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="1157" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit894:4  %co_51 = add i5 %co19, 1

]]></Node>
<StgValue><ssdm name="co_51"/></StgValue>
</operation>

<operation id="1158" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit894:5  br i1 %exitcond347, label %.preheader647.preheader, label %.preheader649.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1159" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader649.preheader:0  %tmp_196 = add i6 %co19_cast, 24

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1160" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader649.preheader:1  %tmp_628 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_196, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="1161" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="10">
<![CDATA[
.preheader649.preheader:2  %p_shl297_cast = zext i10 %tmp_628 to i11

]]></Node>
<StgValue><ssdm name="p_shl297_cast"/></StgValue>
</operation>

<operation id="1162" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader649.preheader:3  %tmp_629 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_196, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="1163" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="11" op_0_bw="7">
<![CDATA[
.preheader649.preheader:4  %p_shl298_cast = zext i7 %tmp_629 to i11

]]></Node>
<StgValue><ssdm name="p_shl298_cast"/></StgValue>
</operation>

<operation id="1164" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader649.preheader:5  %tmp_630 = add i11 %p_shl298_cast, %p_shl297_cast

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="1165" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader649.preheader:6  %tmp_631 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co19, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>

<operation id="1166" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="10" op_0_bw="9">
<![CDATA[
.preheader649.preheader:7  %p_shl295_cast = zext i9 %tmp_631 to i10

]]></Node>
<StgValue><ssdm name="p_shl295_cast"/></StgValue>
</operation>

<operation id="1167" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader649.preheader:8  %tmp_633 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co19, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>

<operation id="1168" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="6">
<![CDATA[
.preheader649.preheader:9  %p_shl296_cast = zext i6 %tmp_633 to i10

]]></Node>
<StgValue><ssdm name="p_shl296_cast"/></StgValue>
</operation>

<operation id="1169" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader649.preheader:10  %tmp_634 = add i10 %p_shl296_cast, %p_shl295_cast

]]></Node>
<StgValue><ssdm name="tmp_634"/></StgValue>
</operation>

<operation id="1170" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
.preheader649.preheader:11  br label %.preheader649

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1171" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond347" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
.preheader647.preheader:0  br label %.preheader647

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1172" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader649:0  %h20 = phi i5 [ 0, %.preheader649.preheader ], [ %h_49, %.preheader649.loopexit ]

]]></Node>
<StgValue><ssdm name="h20"/></StgValue>
</operation>

<operation id="1173" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader649:1  %exitcond346 = icmp eq i5 %h20, -16

]]></Node>
<StgValue><ssdm name="exitcond346"/></StgValue>
</operation>

<operation id="1174" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader649:2  %empty_387 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="1175" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader649:3  %h_49 = add i5 %h20, 1

]]></Node>
<StgValue><ssdm name="h_49"/></StgValue>
</operation>

<operation id="1176" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader649:4  br i1 %exitcond346, label %.loopexit894.loopexit, label %.preheader648.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1177" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="5">
<![CDATA[
.preheader648.preheader:0  %tmp_198_cast1 = zext i5 %h_49 to i10

]]></Node>
<StgValue><ssdm name="tmp_198_cast1"/></StgValue>
</operation>

<operation id="1178" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="11" op_0_bw="5">
<![CDATA[
.preheader648.preheader:1  %tmp_198_cast = zext i5 %h_49 to i11

]]></Node>
<StgValue><ssdm name="tmp_198_cast"/></StgValue>
</operation>

<operation id="1179" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader648.preheader:2  %tmp_656 = add i11 %tmp_198_cast, %tmp_630

]]></Node>
<StgValue><ssdm name="tmp_656"/></StgValue>
</operation>

<operation id="1180" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader648.preheader:3  %p_shl301_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_656, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl301_cast"/></StgValue>
</operation>

<operation id="1181" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader648.preheader:4  %tmp_374 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_656, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="1182" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="15" op_0_bw="12">
<![CDATA[
.preheader648.preheader:5  %p_shl302_cast = zext i12 %tmp_374 to i15

]]></Node>
<StgValue><ssdm name="p_shl302_cast"/></StgValue>
</operation>

<operation id="1183" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader648.preheader:6  %tmp_658 = add i15 %p_shl301_cast, %p_shl302_cast

]]></Node>
<StgValue><ssdm name="tmp_658"/></StgValue>
</operation>

<operation id="1184" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader648.preheader:7  %tmp_660 = add i10 %tmp_198_cast1, %tmp_634

]]></Node>
<StgValue><ssdm name="tmp_660"/></StgValue>
</operation>

<operation id="1185" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader648.preheader:8  %p_shl299_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_660, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl299_cast"/></StgValue>
</operation>

<operation id="1186" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader648.preheader:9  %tmp_375 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_660, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1187" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="14" op_0_bw="11">
<![CDATA[
.preheader648.preheader:10  %p_shl300_cast = zext i11 %tmp_375 to i14

]]></Node>
<StgValue><ssdm name="p_shl300_cast"/></StgValue>
</operation>

<operation id="1188" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader648.preheader:11  %tmp_662 = add i14 %p_shl299_cast, %p_shl300_cast

]]></Node>
<StgValue><ssdm name="tmp_662"/></StgValue>
</operation>

<operation id="1189" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
.preheader648.preheader:12  br label %.preheader648

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1190" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
.loopexit894.loopexit:0  br label %.loopexit894

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1191" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader648:0  %w21 = phi i5 [ %w_48, %22 ], [ 0, %.preheader648.preheader ]

]]></Node>
<StgValue><ssdm name="w21"/></StgValue>
</operation>

<operation id="1192" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader648:1  %exitcond345 = icmp eq i5 %w21, -16

]]></Node>
<StgValue><ssdm name="exitcond345"/></StgValue>
</operation>

<operation id="1193" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader648:2  %empty_388 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="1194" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader648:3  %w_48 = add i5 %w21, 1

]]></Node>
<StgValue><ssdm name="w_48"/></StgValue>
</operation>

<operation id="1195" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader648:4  br i1 %exitcond345, label %.preheader649.loopexit, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1196" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="14" op_0_bw="5">
<![CDATA[
:0  %tmp_203_cast1 = zext i5 %w_48 to i14

]]></Node>
<StgValue><ssdm name="tmp_203_cast1"/></StgValue>
</operation>

<operation id="1197" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="15" op_0_bw="5">
<![CDATA[
:1  %tmp_203_cast = zext i5 %w_48 to i15

]]></Node>
<StgValue><ssdm name="tmp_203_cast"/></StgValue>
</operation>

<operation id="1198" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_676 = add i15 %tmp_658, %tmp_203_cast

]]></Node>
<StgValue><ssdm name="tmp_676"/></StgValue>
</operation>

<operation id="1199" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1040_cast1 = zext i15 %tmp_676 to i64

]]></Node>
<StgValue><ssdm name="tmp_1040_cast1"/></StgValue>
</operation>

<operation id="1200" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %downsampleunit0_outp = getelementptr [15552 x float]* @downsampleunit0_outp, i64 0, i64 %tmp_1040_cast1

]]></Node>
<StgValue><ssdm name="downsampleunit0_outp"/></StgValue>
</operation>

<operation id="1201" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %tmp_677 = add i14 %tmp_662, %tmp_203_cast1

]]></Node>
<StgValue><ssdm name="tmp_677"/></StgValue>
</operation>

<operation id="1202" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="14">
<![CDATA[
:8  %downsampleunit0_outp_1 = load float* %downsampleunit0_outp, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit0_outp_1"/></StgValue>
</operation>

<operation id="1203" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
.preheader649.loopexit:0  br label %.preheader649

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1204" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="14">
<![CDATA[
:6  %tmp_1041_cast = zext i14 %tmp_677 to i64

]]></Node>
<StgValue><ssdm name="tmp_1041_cast"/></StgValue>
</operation>

<operation id="1205" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_24_16x16_p = getelementptr [7776 x float]* @buffer0_1_24_16x16_p, i64 0, i64 %tmp_1041_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_24_16x16_p"/></StgValue>
</operation>

<operation id="1206" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="14">
<![CDATA[
:8  %downsampleunit0_outp_1 = load float* %downsampleunit0_outp, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit0_outp_1"/></StgValue>
</operation>

<operation id="1207" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:9  store float %downsampleunit0_outp_1, float* %buffer0_1_24_16x16_p, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader648

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1209" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader647:0  %co22 = phi i5 [ %co_52, %.preheader647.loopexit ], [ 0, %.preheader647.preheader ]

]]></Node>
<StgValue><ssdm name="co22"/></StgValue>
</operation>

<operation id="1210" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="7" op_0_bw="5">
<![CDATA[
.preheader647:1  %co22_cast = zext i5 %co22 to i7

]]></Node>
<StgValue><ssdm name="co22_cast"/></StgValue>
</operation>

<operation id="1211" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader647:2  %exitcond344 = icmp eq i5 %co22, -8

]]></Node>
<StgValue><ssdm name="exitcond344"/></StgValue>
</operation>

<operation id="1212" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader647:3  %empty_389 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="1213" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader647:4  %co_52 = add i5 %co22, 1

]]></Node>
<StgValue><ssdm name="co_52"/></StgValue>
</operation>

<operation id="1214" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader647:5  br i1 %exitcond344, label %.preheader645.preheader, label %.preheader646.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1215" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader646.preheader:0  %tmp_197 = add i7 %co22_cast, -56

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1216" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.preheader646.preheader:1  %tmp_638 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_197, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_638"/></StgValue>
</operation>

<operation id="1217" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="13" op_0_bw="12">
<![CDATA[
.preheader646.preheader:2  %p_shl305_cast = zext i12 %tmp_638 to i13

]]></Node>
<StgValue><ssdm name="p_shl305_cast"/></StgValue>
</operation>

<operation id="1218" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader646.preheader:3  %tmp_641 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_197, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>

<operation id="1219" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="13" op_0_bw="10">
<![CDATA[
.preheader646.preheader:4  %p_shl306_cast = zext i10 %tmp_641 to i13

]]></Node>
<StgValue><ssdm name="p_shl306_cast"/></StgValue>
</operation>

<operation id="1220" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader646.preheader:5  %tmp_643 = sub i13 %p_shl305_cast, %p_shl306_cast

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="1221" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="14" op_0_bw="13">
<![CDATA[
.preheader646.preheader:6  %tmp_1026_cast = sext i13 %tmp_643 to i14

]]></Node>
<StgValue><ssdm name="tmp_1026_cast"/></StgValue>
</operation>

<operation id="1222" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader646.preheader:7  %tmp_644 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co22, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>

<operation id="1223" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="11" op_0_bw="10">
<![CDATA[
.preheader646.preheader:8  %p_shl303_cast = zext i10 %tmp_644 to i11

]]></Node>
<StgValue><ssdm name="p_shl303_cast"/></StgValue>
</operation>

<operation id="1224" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader646.preheader:9  %tmp_648 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co22, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="1225" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="11" op_0_bw="8">
<![CDATA[
.preheader646.preheader:10  %p_shl304_cast = zext i8 %tmp_648 to i11

]]></Node>
<StgValue><ssdm name="p_shl304_cast"/></StgValue>
</operation>

<operation id="1226" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader646.preheader:11  %tmp_655 = sub i11 %p_shl303_cast, %p_shl304_cast

]]></Node>
<StgValue><ssdm name="tmp_655"/></StgValue>
</operation>

<operation id="1227" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
.preheader646.preheader:12  br label %.preheader646

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1228" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
.preheader645.preheader:0  br label %.preheader645

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1229" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader646:0  %ci14 = phi i5 [ %ci_15, %23 ], [ 0, %.preheader646.preheader ]

]]></Node>
<StgValue><ssdm name="ci14"/></StgValue>
</operation>

<operation id="1230" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader646:1  %exitcond343 = icmp eq i5 %ci14, -8

]]></Node>
<StgValue><ssdm name="exitcond343"/></StgValue>
</operation>

<operation id="1231" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader646:2  %empty_390 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="1232" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader646:3  %ci_15 = add i5 %ci14, 1

]]></Node>
<StgValue><ssdm name="ci_15"/></StgValue>
</operation>

<operation id="1233" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader646:4  br i1 %exitcond343, label %.preheader647.loopexit, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1234" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_202_cast1 = zext i5 %ci14 to i11

]]></Node>
<StgValue><ssdm name="tmp_202_cast1"/></StgValue>
</operation>

<operation id="1235" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="14" op_0_bw="5">
<![CDATA[
:1  %tmp_202_cast = zext i5 %ci14 to i14

]]></Node>
<StgValue><ssdm name="tmp_202_cast"/></StgValue>
</operation>

<operation id="1236" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_663 = add i14 %tmp_1026_cast, %tmp_202_cast

]]></Node>
<StgValue><ssdm name="tmp_663"/></StgValue>
</operation>

<operation id="1237" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1038_cast = sext i14 %tmp_663 to i64

]]></Node>
<StgValue><ssdm name="tmp_1038_cast"/></StgValue>
</operation>

<operation id="1238" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_3 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1038_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_3"/></StgValue>
</operation>

<operation id="1239" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_665 = add i11 %tmp_655, %tmp_202_cast1

]]></Node>
<StgValue><ssdm name="tmp_665"/></StgValue>
</operation>

<operation id="1240" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_3 = load float* %shuffle_conv_1x1_add_3, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_3"/></StgValue>
</operation>

<operation id="1241" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
.preheader647.loopexit:0  br label %.preheader647

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1242" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_1039_cast = sext i11 %tmp_665 to i64

]]></Node>
<StgValue><ssdm name="tmp_1039_cast"/></StgValue>
</operation>

<operation id="1243" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_3 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_1039_cast

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_3"/></StgValue>
</operation>

<operation id="1244" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_3 = load float* %shuffle_conv_1x1_add_3, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_3"/></StgValue>
</operation>

<operation id="1245" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_3, float* %weights_24_24_1x1_ad_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1246" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader646

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1247" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader645:0  %i10 = phi i5 [ %i_9, %24 ], [ 0, %.preheader645.preheader ]

]]></Node>
<StgValue><ssdm name="i10"/></StgValue>
</operation>

<operation id="1248" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="5">
<![CDATA[
.preheader645:1  %i10_cast = zext i5 %i10 to i8

]]></Node>
<StgValue><ssdm name="i10_cast"/></StgValue>
</operation>

<operation id="1249" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader645:2  %exitcond342 = icmp eq i5 %i10, -8

]]></Node>
<StgValue><ssdm name="exitcond342"/></StgValue>
</operation>

<operation id="1250" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader645:3  %empty_391 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="1251" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader645:4  %i_9 = add i5 %i10, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="1252" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader645:5  br i1 %exitcond342, label %25, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1253" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_199 = add i8 %i10_cast, -112

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1254" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_200 = zext i8 %tmp_199 to i64

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1255" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_8 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_200

]]></Node>
<StgValue><ssdm name="bias_addr_8"/></StgValue>
</operation>

<operation id="1256" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_8 = load float* %bias_addr_8, align 4

]]></Node>
<StgValue><ssdm name="bias_load_8"/></StgValue>
</operation>

<operation id="1257" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1258" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_8 = load float* %bias_addr_8, align 4

]]></Node>
<StgValue><ssdm name="bias_load_8"/></StgValue>
</operation>

<operation id="1259" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_201 = zext i5 %i10 to i64

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1260" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_5 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_201

]]></Node>
<StgValue><ssdm name="bias_24_addr_5"/></StgValue>
</operation>

<operation id="1261" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_8, float* %bias_24_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1262" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader645

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1263" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit893

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1265" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit893:0  %co25 = phi i5 [ 0, %25 ], [ %co_53, %.loopexit893.loopexit ]

]]></Node>
<StgValue><ssdm name="co25"/></StgValue>
</operation>

<operation id="1266" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="7" op_0_bw="5">
<![CDATA[
.loopexit893:1  %co25_cast = zext i5 %co25 to i7

]]></Node>
<StgValue><ssdm name="co25_cast"/></StgValue>
</operation>

<operation id="1267" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit893:2  %exitcond341 = icmp eq i5 %co25, -8

]]></Node>
<StgValue><ssdm name="exitcond341"/></StgValue>
</operation>

<operation id="1268" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit893:3  %empty_392 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="1269" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit893:4  %co_53 = add i5 %co25, 1

]]></Node>
<StgValue><ssdm name="co_53"/></StgValue>
</operation>

<operation id="1270" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit893:5  br i1 %exitcond341, label %.preheader642.preheader, label %.preheader644.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1271" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader644.preheader:0  %tmp_204 = add i7 %co25_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1272" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="10" op_0_bw="7">
<![CDATA[
.preheader644.preheader:1  %tmp_205_cast = zext i7 %tmp_204 to i10

]]></Node>
<StgValue><ssdm name="tmp_205_cast"/></StgValue>
</operation>

<operation id="1273" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader644.preheader:2  %tmp_679 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_204, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_679"/></StgValue>
</operation>

<operation id="1274" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="10" op_0_bw="9">
<![CDATA[
.preheader644.preheader:3  %p_shl308_cast = zext i9 %tmp_679 to i10

]]></Node>
<StgValue><ssdm name="p_shl308_cast"/></StgValue>
</operation>

<operation id="1275" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader644.preheader:4  %tmp_680 = sub i10 %p_shl308_cast, %tmp_205_cast

]]></Node>
<StgValue><ssdm name="tmp_680"/></StgValue>
</operation>

<operation id="1276" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="5">
<![CDATA[
.preheader644.preheader:5  %tmp_206_cast = zext i5 %co25 to i8

]]></Node>
<StgValue><ssdm name="tmp_206_cast"/></StgValue>
</operation>

<operation id="1277" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader644.preheader:6  %tmp_681 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co25, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_681"/></StgValue>
</operation>

<operation id="1278" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="7">
<![CDATA[
.preheader644.preheader:7  %p_shl307_cast = zext i7 %tmp_681 to i8

]]></Node>
<StgValue><ssdm name="p_shl307_cast"/></StgValue>
</operation>

<operation id="1279" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader644.preheader:8  %tmp_688 = sub i8 %p_shl307_cast, %tmp_206_cast

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>

<operation id="1280" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="9" op_0_bw="8">
<![CDATA[
.preheader644.preheader:9  %tmp_1045_cast = sext i8 %tmp_688 to i9

]]></Node>
<StgValue><ssdm name="tmp_1045_cast"/></StgValue>
</operation>

<operation id="1281" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
.preheader644.preheader:10  br label %.preheader644

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1282" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
.preheader642.preheader:0  br label %.preheader642

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1283" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader644:0  %w26 = phi i2 [ 0, %.preheader644.preheader ], [ %w_49, %.preheader644.loopexit ]

]]></Node>
<StgValue><ssdm name="w26"/></StgValue>
</operation>

<operation id="1284" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader644:1  %exitcond340 = icmp eq i2 %w26, -1

]]></Node>
<StgValue><ssdm name="exitcond340"/></StgValue>
</operation>

<operation id="1285" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader644:2  %empty_393 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="1286" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader644:3  %w_49 = add i2 %w26, 1

]]></Node>
<StgValue><ssdm name="w_49"/></StgValue>
</operation>

<operation id="1287" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader644:4  br i1 %exitcond340, label %.loopexit893.loopexit, label %.preheader643.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1288" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="9" op_0_bw="2">
<![CDATA[
.preheader643.preheader:0  %tmp_210_cast1 = zext i2 %w26 to i9

]]></Node>
<StgValue><ssdm name="tmp_210_cast1"/></StgValue>
</operation>

<operation id="1289" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="2">
<![CDATA[
.preheader643.preheader:1  %tmp_210_cast = zext i2 %w26 to i10

]]></Node>
<StgValue><ssdm name="tmp_210_cast"/></StgValue>
</operation>

<operation id="1290" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader643.preheader:2  %tmp_691 = add i10 %tmp_680, %tmp_210_cast

]]></Node>
<StgValue><ssdm name="tmp_691"/></StgValue>
</operation>

<operation id="1291" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="15" op_0_bw="10">
<![CDATA[
.preheader643.preheader:3  %tmp_1046_cast1 = sext i10 %tmp_691 to i15

]]></Node>
<StgValue><ssdm name="tmp_1046_cast1"/></StgValue>
</operation>

<operation id="1292" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader643.preheader:4  %tmp_385 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_691, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="1293" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="15" op_0_bw="12">
<![CDATA[
.preheader643.preheader:5  %p_shl310_cast = sext i12 %tmp_385 to i15

]]></Node>
<StgValue><ssdm name="p_shl310_cast"/></StgValue>
</operation>

<operation id="1294" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader643.preheader:6  %tmp_693 = sub i15 %p_shl310_cast, %tmp_1046_cast1

]]></Node>
<StgValue><ssdm name="tmp_693"/></StgValue>
</operation>

<operation id="1295" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader643.preheader:7  %tmp_694 = add i9 %tmp_1045_cast, %tmp_210_cast1

]]></Node>
<StgValue><ssdm name="tmp_694"/></StgValue>
</operation>

<operation id="1296" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader643.preheader:8  %tmp_392 = shl i9 %tmp_694, 2

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="1297" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader643.preheader:9  %tmp_695 = sub i9 %tmp_392, %tmp_694

]]></Node>
<StgValue><ssdm name="tmp_695"/></StgValue>
</operation>

<operation id="1298" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
.preheader643.preheader:10  br label %.preheader643

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1299" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond340" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
.loopexit893.loopexit:0  br label %.loopexit893

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1300" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader643:0  %h27 = phi i2 [ %h_50, %26 ], [ 0, %.preheader643.preheader ]

]]></Node>
<StgValue><ssdm name="h27"/></StgValue>
</operation>

<operation id="1301" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader643:1  %exitcond339 = icmp eq i2 %h27, -1

]]></Node>
<StgValue><ssdm name="exitcond339"/></StgValue>
</operation>

<operation id="1302" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader643:2  %empty_394 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="1303" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader643:3  %h_50 = add i2 %h27, 1

]]></Node>
<StgValue><ssdm name="h_50"/></StgValue>
</operation>

<operation id="1304" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader643:4  br i1 %exitcond339, label %.preheader644.loopexit, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1305" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="9" op_0_bw="2">
<![CDATA[
:0  %tmp_211_cast1 = zext i2 %h27 to i9

]]></Node>
<StgValue><ssdm name="tmp_211_cast1"/></StgValue>
</operation>

<operation id="1306" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="15" op_0_bw="2">
<![CDATA[
:1  %tmp_211_cast = zext i2 %h27 to i15

]]></Node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="1307" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_729 = add i15 %tmp_693, %tmp_211_cast

]]></Node>
<StgValue><ssdm name="tmp_729"/></StgValue>
</operation>

<operation id="1308" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1060_cast = zext i15 %tmp_729 to i64

]]></Node>
<StgValue><ssdm name="tmp_1060_cast"/></StgValue>
</operation>

<operation id="1309" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_3x3_add_2 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1060_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_2"/></StgValue>
</operation>

<operation id="1310" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_730 = add i9 %tmp_695, %tmp_211_cast1

]]></Node>
<StgValue><ssdm name="tmp_730"/></StgValue>
</operation>

<operation id="1311" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_2 = load float* %shuffle_conv_3x3_add_2, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_2"/></StgValue>
</operation>

<operation id="1312" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
.preheader644.loopexit:0  br label %.preheader644

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1313" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="9">
<![CDATA[
:6  %tmp_1061_cast = zext i9 %tmp_730 to i64

]]></Node>
<StgValue><ssdm name="tmp_1061_cast"/></StgValue>
</operation>

<operation id="1314" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_1_3x3_add_2 = getelementptr [216 x float]* @weights_24_1_3x3, i64 0, i64 %tmp_1061_cast

]]></Node>
<StgValue><ssdm name="weights_24_1_3x3_add_2"/></StgValue>
</operation>

<operation id="1315" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_2 = load float* %shuffle_conv_3x3_add_2, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_2"/></StgValue>
</operation>

<operation id="1316" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:9  store float %shuffle_conv_3x3_loa_2, float* %weights_24_1_3x3_add_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1317" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader643

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1318" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader642:0  %i11 = phi i5 [ %i_12, %27 ], [ 0, %.preheader642.preheader ]

]]></Node>
<StgValue><ssdm name="i11"/></StgValue>
</operation>

<operation id="1319" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="5">
<![CDATA[
.preheader642:1  %i11_cast = zext i5 %i11 to i8

]]></Node>
<StgValue><ssdm name="i11_cast"/></StgValue>
</operation>

<operation id="1320" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader642:2  %exitcond338 = icmp eq i5 %i11, -8

]]></Node>
<StgValue><ssdm name="exitcond338"/></StgValue>
</operation>

<operation id="1321" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader642:3  %empty_395 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="1322" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader642:4  %i_12 = add i5 %i11, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="1323" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader642:5  br i1 %exitcond338, label %28, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1324" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_207 = add i8 %i11_cast, -88

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1325" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_208 = zext i8 %tmp_207 to i64

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1326" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_9 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_208

]]></Node>
<StgValue><ssdm name="bias_addr_9"/></StgValue>
</operation>

<operation id="1327" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_9 = load float* %bias_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bias_load_9"/></StgValue>
</operation>

<operation id="1328" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond338" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_no_re([7776 x float]* @buffer1_1_24_16x16_p, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [7776 x float]* @buffer0_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1329" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_9 = load float* %bias_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bias_load_9"/></StgValue>
</operation>

<operation id="1330" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_209 = zext i5 %i11 to i64

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1331" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_6 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_209

]]></Node>
<StgValue><ssdm name="bias_24_addr_6"/></StgValue>
</operation>

<operation id="1332" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_9, float* %bias_24_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1333" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader642

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1334" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_no_re([7776 x float]* @buffer1_1_24_16x16_p, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [7776 x float]* @buffer0_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1335" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit892

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1336" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit892:0  %co29 = phi i5 [ 0, %28 ], [ %co_54, %.loopexit892.loopexit ]

]]></Node>
<StgValue><ssdm name="co29"/></StgValue>
</operation>

<operation id="1337" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit892:1  %exitcond337 = icmp eq i5 %co29, -8

]]></Node>
<StgValue><ssdm name="exitcond337"/></StgValue>
</operation>

<operation id="1338" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit892:2  %empty_396 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="1339" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit892:3  %co_54 = add i5 %co29, 1

]]></Node>
<StgValue><ssdm name="co_54"/></StgValue>
</operation>

<operation id="1340" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit892:4  br i1 %exitcond337, label %.preheader640.preheader, label %.preheader641.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1341" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader641.preheader:0  %tmp_702 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i5.i5(i1 true, i5 %co29, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_702"/></StgValue>
</operation>

<operation id="1342" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="11">
<![CDATA[
.preheader641.preheader:1  %tmp_703 = sext i11 %tmp_702 to i12

]]></Node>
<StgValue><ssdm name="tmp_703"/></StgValue>
</operation>

<operation id="1343" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="13" op_0_bw="12">
<![CDATA[
.preheader641.preheader:2  %p_shl313_cast = zext i12 %tmp_703 to i13

]]></Node>
<StgValue><ssdm name="p_shl313_cast"/></StgValue>
</operation>

<operation id="1344" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="5" op_3_bw="3">
<![CDATA[
.preheader641.preheader:3  %tmp_705 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i5.i3(i1 true, i5 %co29, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_705"/></StgValue>
</operation>

<operation id="1345" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="10" op_0_bw="9">
<![CDATA[
.preheader641.preheader:4  %tmp_708 = sext i9 %tmp_705 to i10

]]></Node>
<StgValue><ssdm name="tmp_708"/></StgValue>
</operation>

<operation id="1346" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="13" op_0_bw="10">
<![CDATA[
.preheader641.preheader:5  %p_shl314_cast = zext i10 %tmp_708 to i13

]]></Node>
<StgValue><ssdm name="p_shl314_cast"/></StgValue>
</operation>

<operation id="1347" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader641.preheader:6  %tmp_710 = sub i13 %p_shl313_cast, %p_shl314_cast

]]></Node>
<StgValue><ssdm name="tmp_710"/></StgValue>
</operation>

<operation id="1348" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="13">
<![CDATA[
.preheader641.preheader:7  %tmp_1056_cast = sext i13 %tmp_710 to i14

]]></Node>
<StgValue><ssdm name="tmp_1056_cast"/></StgValue>
</operation>

<operation id="1349" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader641.preheader:8  %tmp_711 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co29, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_711"/></StgValue>
</operation>

<operation id="1350" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="11" op_0_bw="10">
<![CDATA[
.preheader641.preheader:9  %p_shl311_cast = zext i10 %tmp_711 to i11

]]></Node>
<StgValue><ssdm name="p_shl311_cast"/></StgValue>
</operation>

<operation id="1351" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader641.preheader:10  %tmp_713 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co29, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_713"/></StgValue>
</operation>

<operation id="1352" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="11" op_0_bw="8">
<![CDATA[
.preheader641.preheader:11  %p_shl312_cast = zext i8 %tmp_713 to i11

]]></Node>
<StgValue><ssdm name="p_shl312_cast"/></StgValue>
</operation>

<operation id="1353" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader641.preheader:12  %tmp_722 = sub i11 %p_shl311_cast, %p_shl312_cast

]]></Node>
<StgValue><ssdm name="tmp_722"/></StgValue>
</operation>

<operation id="1354" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
.preheader641.preheader:13  br label %.preheader641

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1355" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
.preheader640.preheader:0  br label %.preheader640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1356" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader641:0  %ci16 = phi i5 [ %ci_17, %29 ], [ 0, %.preheader641.preheader ]

]]></Node>
<StgValue><ssdm name="ci16"/></StgValue>
</operation>

<operation id="1357" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader641:1  %exitcond336 = icmp eq i5 %ci16, -8

]]></Node>
<StgValue><ssdm name="exitcond336"/></StgValue>
</operation>

<operation id="1358" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader641:2  %empty_397 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="1359" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader641:3  %ci_17 = add i5 %ci16, 1

]]></Node>
<StgValue><ssdm name="ci_17"/></StgValue>
</operation>

<operation id="1360" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader641:4  br i1 %exitcond336, label %.loopexit892.loopexit, label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1361" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_215_cast1 = zext i5 %ci16 to i11

]]></Node>
<StgValue><ssdm name="tmp_215_cast1"/></StgValue>
</operation>

<operation id="1362" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="14" op_0_bw="5">
<![CDATA[
:1  %tmp_215_cast = zext i5 %ci16 to i14

]]></Node>
<StgValue><ssdm name="tmp_215_cast"/></StgValue>
</operation>

<operation id="1363" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_731 = add i14 %tmp_1056_cast, %tmp_215_cast

]]></Node>
<StgValue><ssdm name="tmp_731"/></StgValue>
</operation>

<operation id="1364" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1062_cast = sext i14 %tmp_731 to i64

]]></Node>
<StgValue><ssdm name="tmp_1062_cast"/></StgValue>
</operation>

<operation id="1365" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_4 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1062_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_4"/></StgValue>
</operation>

<operation id="1366" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_733 = add i11 %tmp_722, %tmp_215_cast1

]]></Node>
<StgValue><ssdm name="tmp_733"/></StgValue>
</operation>

<operation id="1367" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_4 = load float* %shuffle_conv_1x1_add_4, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_4"/></StgValue>
</operation>

<operation id="1368" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
.loopexit892.loopexit:0  br label %.loopexit892

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1369" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_1063_cast = sext i11 %tmp_733 to i64

]]></Node>
<StgValue><ssdm name="tmp_1063_cast"/></StgValue>
</operation>

<operation id="1370" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_4 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_1063_cast

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_4"/></StgValue>
</operation>

<operation id="1371" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_4 = load float* %shuffle_conv_1x1_add_4, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_4"/></StgValue>
</operation>

<operation id="1372" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_4, float* %weights_24_24_1x1_ad_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1373" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader641

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1374" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader640:0  %i13 = phi i5 [ %i_14, %30 ], [ 0, %.preheader640.preheader ]

]]></Node>
<StgValue><ssdm name="i13"/></StgValue>
</operation>

<operation id="1375" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader640:1  %exitcond335 = icmp eq i5 %i13, -8

]]></Node>
<StgValue><ssdm name="exitcond335"/></StgValue>
</operation>

<operation id="1376" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader640:2  %empty_398 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="1377" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader640:3  %i_14 = add i5 %i13, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="1378" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader640:4  br i1 %exitcond335, label %31, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1379" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:0  %tmp_212 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 -2, i5 %i13)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1380" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="7">
<![CDATA[
:1  %tmp_289_cast = sext i7 %tmp_212 to i8

]]></Node>
<StgValue><ssdm name="tmp_289_cast"/></StgValue>
</operation>

<operation id="1381" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_213 = zext i8 %tmp_289_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1382" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bias_addr_10 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_213

]]></Node>
<StgValue><ssdm name="bias_addr_10"/></StgValue>
</operation>

<operation id="1383" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_10 = load float* %bias_addr_10, align 4

]]></Node>
<StgValue><ssdm name="bias_load_10"/></StgValue>
</operation>

<operation id="1384" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1385" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_10 = load float* %bias_addr_10, align 4

]]></Node>
<StgValue><ssdm name="bias_load_10"/></StgValue>
</operation>

<operation id="1386" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="5">
<![CDATA[
:5  %tmp_214 = zext i5 %i13 to i64

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1387" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %bias_24_addr_7 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_214

]]></Node>
<StgValue><ssdm name="bias_24_addr_7"/></StgValue>
</operation>

<operation id="1388" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:7  store float %bias_load_10, float* %bias_24_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1389" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1390" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1391" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit891

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1392" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit891:0  %co32 = phi i5 [ 0, %31 ], [ %co_55, %.loopexit891.loopexit ]

]]></Node>
<StgValue><ssdm name="co32"/></StgValue>
</operation>

<operation id="1393" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit891:1  %exitcond334 = icmp eq i5 %co32, -8

]]></Node>
<StgValue><ssdm name="exitcond334"/></StgValue>
</operation>

<operation id="1394" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit891:2  %empty_399 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="1395" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit891:3  %co_55 = add i5 %co32, 1

]]></Node>
<StgValue><ssdm name="co_55"/></StgValue>
</operation>

<operation id="1396" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit891:4  br i1 %exitcond334, label %33, label %.preheader639.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1397" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader639.preheader:0  %tmp_736 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co32, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_736"/></StgValue>
</operation>

<operation id="1398" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="10" op_0_bw="9">
<![CDATA[
.preheader639.preheader:1  %p_shl315_cast = zext i9 %tmp_736 to i10

]]></Node>
<StgValue><ssdm name="p_shl315_cast"/></StgValue>
</operation>

<operation id="1399" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader639.preheader:2  %tmp_738 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co32, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="1400" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="10" op_0_bw="6">
<![CDATA[
.preheader639.preheader:3  %p_shl316_cast = zext i6 %tmp_738 to i10

]]></Node>
<StgValue><ssdm name="p_shl316_cast"/></StgValue>
</operation>

<operation id="1401" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader639.preheader:4  %tmp_739 = add i10 %p_shl316_cast, %p_shl315_cast

]]></Node>
<StgValue><ssdm name="tmp_739"/></StgValue>
</operation>

<operation id="1402" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
.preheader639.preheader:5  br label %.preheader639

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1403" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_24_p([7776 x float]* @buffer0_1_24_16x16_p, [15552 x float]* @shuffleunit0_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1404" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader639:0  %h33 = phi i5 [ 0, %.preheader639.preheader ], [ %h_51, %.preheader639.loopexit ]

]]></Node>
<StgValue><ssdm name="h33"/></StgValue>
</operation>

<operation id="1405" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader639:1  %exitcond333 = icmp eq i5 %h33, -16

]]></Node>
<StgValue><ssdm name="exitcond333"/></StgValue>
</operation>

<operation id="1406" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader639:2  %empty_400 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="1407" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader639:3  %h_51 = add i5 %h33, 1

]]></Node>
<StgValue><ssdm name="h_51"/></StgValue>
</operation>

<operation id="1408" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader639:4  br i1 %exitcond333, label %.loopexit891.loopexit, label %.preheader638.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1409" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="10" op_0_bw="5">
<![CDATA[
.preheader638.preheader:0  %tmp_217_cast = zext i5 %h_51 to i10

]]></Node>
<StgValue><ssdm name="tmp_217_cast"/></StgValue>
</operation>

<operation id="1410" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader638.preheader:1  %tmp_758 = add i10 %tmp_217_cast, %tmp_739

]]></Node>
<StgValue><ssdm name="tmp_758"/></StgValue>
</operation>

<operation id="1411" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader638.preheader:2  %tmp_393 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_758, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="1412" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="15" op_0_bw="14">
<![CDATA[
.preheader638.preheader:3  %p_shl317_cast = zext i14 %tmp_393 to i15

]]></Node>
<StgValue><ssdm name="p_shl317_cast"/></StgValue>
</operation>

<operation id="1413" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader638.preheader:4  %tmp_395 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_758, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="1414" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="15" op_0_bw="11">
<![CDATA[
.preheader638.preheader:5  %p_shl318_cast = zext i11 %tmp_395 to i15

]]></Node>
<StgValue><ssdm name="p_shl318_cast"/></StgValue>
</operation>

<operation id="1415" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader638.preheader:6  %tmp_760 = add i15 %p_shl317_cast, %p_shl318_cast

]]></Node>
<StgValue><ssdm name="tmp_760"/></StgValue>
</operation>

<operation id="1416" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
.preheader638.preheader:7  br label %.preheader638

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1417" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="exitcond333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
.loopexit891.loopexit:0  br label %.loopexit891

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1418" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader638:0  %w34 = phi i5 [ %w_50, %32 ], [ 0, %.preheader638.preheader ]

]]></Node>
<StgValue><ssdm name="w34"/></StgValue>
</operation>

<operation id="1419" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader638:1  %exitcond332 = icmp eq i5 %w34, -16

]]></Node>
<StgValue><ssdm name="exitcond332"/></StgValue>
</operation>

<operation id="1420" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader638:2  %empty_401 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="1421" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader638:3  %w_50 = add i5 %w34, 1

]]></Node>
<StgValue><ssdm name="w_50"/></StgValue>
</operation>

<operation id="1422" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader638:4  br i1 %exitcond332, label %.preheader639.loopexit, label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1423" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="15" op_0_bw="5">
<![CDATA[
:0  %tmp_220_cast = zext i5 %w_50 to i15

]]></Node>
<StgValue><ssdm name="tmp_220_cast"/></StgValue>
</operation>

<operation id="1424" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_799 = add i15 %tmp_760, %tmp_220_cast

]]></Node>
<StgValue><ssdm name="tmp_799"/></StgValue>
</operation>

<operation id="1425" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_1091_cast = zext i15 %tmp_799 to i64

]]></Node>
<StgValue><ssdm name="tmp_1091_cast"/></StgValue>
</operation>

<operation id="1426" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %downsampleunit0_outp_2 = getelementptr [15552 x float]* @downsampleunit0_outp, i64 0, i64 %tmp_1091_cast

]]></Node>
<StgValue><ssdm name="downsampleunit0_outp_2"/></StgValue>
</operation>

<operation id="1427" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="14">
<![CDATA[
:5  %downsampleunit0_outp_3 = load float* %downsampleunit0_outp_2, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit0_outp_3"/></StgValue>
</operation>

<operation id="1428" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond332" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
.preheader639.loopexit:0  br label %.preheader639

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1429" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_24_16x16_p_1 = getelementptr [7776 x float]* @buffer0_1_24_16x16_p, i64 0, i64 %tmp_1091_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_24_16x16_p_1"/></StgValue>
</operation>

<operation id="1430" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="14">
<![CDATA[
:5  %downsampleunit0_outp_3 = load float* %downsampleunit0_outp_2, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit0_outp_3"/></StgValue>
</operation>

<operation id="1431" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store float %downsampleunit0_outp_3, float* %buffer0_1_24_16x16_p_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1432" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader638

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1433" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_24_p([7776 x float]* @buffer0_1_24_16x16_p, [15552 x float]* @shuffleunit0_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1434" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit890

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1435" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit890:0  %co35 = phi i5 [ 0, %33 ], [ %co_56, %.loopexit890.loopexit ]

]]></Node>
<StgValue><ssdm name="co35"/></StgValue>
</operation>

<operation id="1436" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="6" op_0_bw="5">
<![CDATA[
.loopexit890:1  %co35_cast = zext i5 %co35 to i6

]]></Node>
<StgValue><ssdm name="co35_cast"/></StgValue>
</operation>

<operation id="1437" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit890:2  %exitcond331 = icmp eq i5 %co35, -8

]]></Node>
<StgValue><ssdm name="exitcond331"/></StgValue>
</operation>

<operation id="1438" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit890:3  %empty_402 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="1439" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit890:4  %co_56 = add i5 %co35, 1

]]></Node>
<StgValue><ssdm name="co_56"/></StgValue>
</operation>

<operation id="1440" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit890:5  br i1 %exitcond331, label %.preheader635.preheader, label %.preheader637.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1441" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader637.preheader:0  %tmp_216 = add i6 %co35_cast, 24

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1442" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader637.preheader:1  %tmp_741 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_216, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_741"/></StgValue>
</operation>

<operation id="1443" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="11" op_0_bw="10">
<![CDATA[
.preheader637.preheader:2  %p_shl321_cast = zext i10 %tmp_741 to i11

]]></Node>
<StgValue><ssdm name="p_shl321_cast"/></StgValue>
</operation>

<operation id="1444" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader637.preheader:3  %tmp_743 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_216, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>

<operation id="1445" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="7">
<![CDATA[
.preheader637.preheader:4  %p_shl322_cast = zext i7 %tmp_743 to i11

]]></Node>
<StgValue><ssdm name="p_shl322_cast"/></StgValue>
</operation>

<operation id="1446" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader637.preheader:5  %tmp_744 = add i11 %p_shl322_cast, %p_shl321_cast

]]></Node>
<StgValue><ssdm name="tmp_744"/></StgValue>
</operation>

<operation id="1447" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader637.preheader:6  %tmp_754 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co35, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_754"/></StgValue>
</operation>

<operation id="1448" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="10" op_0_bw="9">
<![CDATA[
.preheader637.preheader:7  %p_shl319_cast = zext i9 %tmp_754 to i10

]]></Node>
<StgValue><ssdm name="p_shl319_cast"/></StgValue>
</operation>

<operation id="1449" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader637.preheader:8  %tmp_755 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co35, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_755"/></StgValue>
</operation>

<operation id="1450" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="10" op_0_bw="6">
<![CDATA[
.preheader637.preheader:9  %p_shl320_cast = zext i6 %tmp_755 to i10

]]></Node>
<StgValue><ssdm name="p_shl320_cast"/></StgValue>
</operation>

<operation id="1451" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader637.preheader:10  %tmp_757 = add i10 %p_shl320_cast, %p_shl319_cast

]]></Node>
<StgValue><ssdm name="tmp_757"/></StgValue>
</operation>

<operation id="1452" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
.preheader637.preheader:11  br label %.preheader637

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1453" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="exitcond331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
.preheader635.preheader:0  br label %.preheader635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1454" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader637:0  %h36 = phi i5 [ 0, %.preheader637.preheader ], [ %h_52, %.preheader637.loopexit ]

]]></Node>
<StgValue><ssdm name="h36"/></StgValue>
</operation>

<operation id="1455" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader637:1  %exitcond330 = icmp eq i5 %h36, -16

]]></Node>
<StgValue><ssdm name="exitcond330"/></StgValue>
</operation>

<operation id="1456" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader637:2  %empty_403 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="1457" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader637:3  %h_52 = add i5 %h36, 1

]]></Node>
<StgValue><ssdm name="h_52"/></StgValue>
</operation>

<operation id="1458" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader637:4  br i1 %exitcond330, label %.loopexit890.loopexit, label %.preheader636.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1459" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="11" op_0_bw="5">
<![CDATA[
.preheader636.preheader:0  %tmp_219_cast1 = zext i5 %h_52 to i11

]]></Node>
<StgValue><ssdm name="tmp_219_cast1"/></StgValue>
</operation>

<operation id="1460" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="10" op_0_bw="5">
<![CDATA[
.preheader636.preheader:1  %tmp_219_cast = zext i5 %h_52 to i10

]]></Node>
<StgValue><ssdm name="tmp_219_cast"/></StgValue>
</operation>

<operation id="1461" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader636.preheader:2  %tmp_784 = add i10 %tmp_219_cast, %tmp_757

]]></Node>
<StgValue><ssdm name="tmp_784"/></StgValue>
</operation>

<operation id="1462" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader636.preheader:3  %p_shl325_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_784, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl325_cast"/></StgValue>
</operation>

<operation id="1463" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader636.preheader:4  %tmp_398 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_784, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="1464" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="14" op_0_bw="11">
<![CDATA[
.preheader636.preheader:5  %p_shl326_cast = zext i11 %tmp_398 to i14

]]></Node>
<StgValue><ssdm name="p_shl326_cast"/></StgValue>
</operation>

<operation id="1465" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader636.preheader:6  %tmp_786 = add i14 %p_shl325_cast, %p_shl326_cast

]]></Node>
<StgValue><ssdm name="tmp_786"/></StgValue>
</operation>

<operation id="1466" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader636.preheader:7  %tmp_788 = add i11 %tmp_219_cast1, %tmp_744

]]></Node>
<StgValue><ssdm name="tmp_788"/></StgValue>
</operation>

<operation id="1467" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader636.preheader:8  %p_shl323_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_788, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl323_cast"/></StgValue>
</operation>

<operation id="1468" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader636.preheader:9  %tmp_400 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_788, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="1469" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="15" op_0_bw="12">
<![CDATA[
.preheader636.preheader:10  %p_shl324_cast = zext i12 %tmp_400 to i15

]]></Node>
<StgValue><ssdm name="p_shl324_cast"/></StgValue>
</operation>

<operation id="1470" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader636.preheader:11  %tmp_791 = add i15 %p_shl323_cast, %p_shl324_cast

]]></Node>
<StgValue><ssdm name="tmp_791"/></StgValue>
</operation>

<operation id="1471" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0">
<![CDATA[
.preheader636.preheader:12  br label %.preheader636

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1472" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="exitcond330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
.loopexit890.loopexit:0  br label %.loopexit890

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1473" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader636:0  %w37 = phi i5 [ %w_51, %34 ], [ 0, %.preheader636.preheader ]

]]></Node>
<StgValue><ssdm name="w37"/></StgValue>
</operation>

<operation id="1474" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader636:1  %exitcond329 = icmp eq i5 %w37, -16

]]></Node>
<StgValue><ssdm name="exitcond329"/></StgValue>
</operation>

<operation id="1475" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader636:2  %empty_404 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="1476" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader636:3  %w_51 = add i5 %w37, 1

]]></Node>
<StgValue><ssdm name="w_51"/></StgValue>
</operation>

<operation id="1477" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader636:4  br i1 %exitcond329, label %.preheader637.loopexit, label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1478" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="15" op_0_bw="5">
<![CDATA[
:0  %tmp_225_cast1 = zext i5 %w_51 to i15

]]></Node>
<StgValue><ssdm name="tmp_225_cast1"/></StgValue>
</operation>

<operation id="1479" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="14" op_0_bw="5">
<![CDATA[
:1  %tmp_225_cast2 = zext i5 %w_51 to i14

]]></Node>
<StgValue><ssdm name="tmp_225_cast2"/></StgValue>
</operation>

<operation id="1480" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_803 = add i14 %tmp_786, %tmp_225_cast2

]]></Node>
<StgValue><ssdm name="tmp_803"/></StgValue>
</operation>

<operation id="1481" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %tmp_805 = add i15 %tmp_791, %tmp_225_cast1

]]></Node>
<StgValue><ssdm name="tmp_805"/></StgValue>
</operation>

<operation id="1482" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="15">
<![CDATA[
:6  %tmp_1095_cast = zext i15 %tmp_805 to i64

]]></Node>
<StgValue><ssdm name="tmp_1095_cast"/></StgValue>
</operation>

<operation id="1483" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %shuffleunit0_0_outpu = getelementptr [15552 x float]* @shuffleunit0_0_outpu, i64 0, i64 %tmp_1095_cast

]]></Node>
<StgValue><ssdm name="shuffleunit0_0_outpu"/></StgValue>
</operation>

<operation id="1484" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit0_0_outpu_1 = load float* %shuffleunit0_0_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_0_outpu_1"/></StgValue>
</operation>

<operation id="1485" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
.preheader637.loopexit:0  br label %.preheader637

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1486" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1094_cast = zext i14 %tmp_803 to i64

]]></Node>
<StgValue><ssdm name="tmp_1094_cast"/></StgValue>
</operation>

<operation id="1487" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_24_16x16_p_2 = getelementptr [7776 x float]* @buffer0_1_24_16x16_p, i64 0, i64 %tmp_1094_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_24_16x16_p_2"/></StgValue>
</operation>

<operation id="1488" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit0_0_outpu_1 = load float* %shuffleunit0_0_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_0_outpu_1"/></StgValue>
</operation>

<operation id="1489" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:9  store float %shuffleunit0_0_outpu_1, float* %buffer0_1_24_16x16_p_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1490" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader636

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1491" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader635:0  %co38 = phi i5 [ %co_57, %.preheader635.loopexit ], [ 0, %.preheader635.preheader ]

]]></Node>
<StgValue><ssdm name="co38"/></StgValue>
</operation>

<operation id="1492" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="5">
<![CDATA[
.preheader635:1  %co38_cast = zext i5 %co38 to i8

]]></Node>
<StgValue><ssdm name="co38_cast"/></StgValue>
</operation>

<operation id="1493" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader635:2  %exitcond328 = icmp eq i5 %co38, -8

]]></Node>
<StgValue><ssdm name="exitcond328"/></StgValue>
</operation>

<operation id="1494" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader635:3  %empty_405 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="1495" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader635:4  %co_57 = add i5 %co38, 1

]]></Node>
<StgValue><ssdm name="co_57"/></StgValue>
</operation>

<operation id="1496" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader635:5  br i1 %exitcond328, label %.preheader633.preheader, label %.preheader634.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1497" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader634.preheader:0  %tmp_218 = add i8 %co38_cast, 120

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1498" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader634.preheader:1  %tmp_763 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_218, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_763"/></StgValue>
</operation>

<operation id="1499" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="14" op_0_bw="13">
<![CDATA[
.preheader634.preheader:2  %p_shl329_cast = zext i13 %tmp_763 to i14

]]></Node>
<StgValue><ssdm name="p_shl329_cast"/></StgValue>
</operation>

<operation id="1500" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader634.preheader:3  %tmp_770 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_218, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_770"/></StgValue>
</operation>

<operation id="1501" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="14" op_0_bw="11">
<![CDATA[
.preheader634.preheader:4  %p_shl330_cast = zext i11 %tmp_770 to i14

]]></Node>
<StgValue><ssdm name="p_shl330_cast"/></StgValue>
</operation>

<operation id="1502" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader634.preheader:5  %tmp_777 = sub i14 %p_shl329_cast, %p_shl330_cast

]]></Node>
<StgValue><ssdm name="tmp_777"/></StgValue>
</operation>

<operation id="1503" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="15" op_0_bw="14">
<![CDATA[
.preheader634.preheader:6  %tmp_1079_cast = sext i14 %tmp_777 to i15

]]></Node>
<StgValue><ssdm name="tmp_1079_cast"/></StgValue>
</operation>

<operation id="1504" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader634.preheader:7  %tmp_778 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co38, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_778"/></StgValue>
</operation>

<operation id="1505" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="11" op_0_bw="10">
<![CDATA[
.preheader634.preheader:8  %p_shl327_cast = zext i10 %tmp_778 to i11

]]></Node>
<StgValue><ssdm name="p_shl327_cast"/></StgValue>
</operation>

<operation id="1506" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader634.preheader:9  %tmp_780 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co38, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_780"/></StgValue>
</operation>

<operation id="1507" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="11" op_0_bw="8">
<![CDATA[
.preheader634.preheader:10  %p_shl328_cast = zext i8 %tmp_780 to i11

]]></Node>
<StgValue><ssdm name="p_shl328_cast"/></StgValue>
</operation>

<operation id="1508" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader634.preheader:11  %tmp_781 = sub i11 %p_shl327_cast, %p_shl328_cast

]]></Node>
<StgValue><ssdm name="tmp_781"/></StgValue>
</operation>

<operation id="1509" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0">
<![CDATA[
.preheader634.preheader:12  br label %.preheader634

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1510" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
.preheader633.preheader:0  br label %.preheader633

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1511" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader634:0  %ci18 = phi i5 [ %ci_19, %35 ], [ 0, %.preheader634.preheader ]

]]></Node>
<StgValue><ssdm name="ci18"/></StgValue>
</operation>

<operation id="1512" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader634:1  %exitcond327 = icmp eq i5 %ci18, -8

]]></Node>
<StgValue><ssdm name="exitcond327"/></StgValue>
</operation>

<operation id="1513" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader634:2  %empty_406 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="1514" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader634:3  %ci_19 = add i5 %ci18, 1

]]></Node>
<StgValue><ssdm name="ci_19"/></StgValue>
</operation>

<operation id="1515" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader634:4  br i1 %exitcond327, label %.preheader635.loopexit, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1516" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_224_cast1 = zext i5 %ci18 to i11

]]></Node>
<StgValue><ssdm name="tmp_224_cast1"/></StgValue>
</operation>

<operation id="1517" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="15" op_0_bw="5">
<![CDATA[
:1  %tmp_224_cast = zext i5 %ci18 to i15

]]></Node>
<StgValue><ssdm name="tmp_224_cast"/></StgValue>
</operation>

<operation id="1518" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_801 = add i15 %tmp_1079_cast, %tmp_224_cast

]]></Node>
<StgValue><ssdm name="tmp_801"/></StgValue>
</operation>

<operation id="1519" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1092_cast1 = sext i15 %tmp_801 to i64

]]></Node>
<StgValue><ssdm name="tmp_1092_cast1"/></StgValue>
</operation>

<operation id="1520" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_5 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1092_cast1

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_5"/></StgValue>
</operation>

<operation id="1521" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_802 = add i11 %tmp_781, %tmp_224_cast1

]]></Node>
<StgValue><ssdm name="tmp_802"/></StgValue>
</operation>

<operation id="1522" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_5 = load float* %shuffle_conv_1x1_add_5, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_5"/></StgValue>
</operation>

<operation id="1523" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0">
<![CDATA[
.preheader635.loopexit:0  br label %.preheader635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1524" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_1093_cast = sext i11 %tmp_802 to i64

]]></Node>
<StgValue><ssdm name="tmp_1093_cast"/></StgValue>
</operation>

<operation id="1525" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_5 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_1093_cast

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_5"/></StgValue>
</operation>

<operation id="1526" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_5 = load float* %shuffle_conv_1x1_add_5, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_5"/></StgValue>
</operation>

<operation id="1527" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_5, float* %weights_24_24_1x1_ad_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1528" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader634

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1529" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader633:0  %i15 = phi i5 [ %i_16, %36 ], [ 0, %.preheader633.preheader ]

]]></Node>
<StgValue><ssdm name="i15"/></StgValue>
</operation>

<operation id="1530" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="7" op_0_bw="5">
<![CDATA[
.preheader633:1  %i15_cast664_cast = zext i5 %i15 to i7

]]></Node>
<StgValue><ssdm name="i15_cast664_cast"/></StgValue>
</operation>

<operation id="1531" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader633:2  %exitcond326 = icmp eq i5 %i15, -8

]]></Node>
<StgValue><ssdm name="exitcond326"/></StgValue>
</operation>

<operation id="1532" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader633:3  %empty_407 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="1533" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader633:4  %i_16 = add i5 %i15, 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="1534" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader633:5  br i1 %exitcond326, label %37, label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1535" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %tmp_221 = add i7 %i15_cast664_cast, -40

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1536" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="7">
<![CDATA[
:1  %tmp_302_cast = sext i7 %tmp_221 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_cast"/></StgValue>
</operation>

<operation id="1537" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_222 = zext i8 %tmp_302_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1538" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bias_addr_11 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_222

]]></Node>
<StgValue><ssdm name="bias_addr_11"/></StgValue>
</operation>

<operation id="1539" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_11 = load float* %bias_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bias_load_11"/></StgValue>
</operation>

<operation id="1540" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond326" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1541" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_11 = load float* %bias_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bias_load_11"/></StgValue>
</operation>

<operation id="1542" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="5">
<![CDATA[
:5  %tmp_223 = zext i5 %i15 to i64

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1543" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %bias_24_addr_8 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_223

]]></Node>
<StgValue><ssdm name="bias_24_addr_8"/></StgValue>
</operation>

<operation id="1544" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:7  store float %bias_load_11, float* %bias_24_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1545" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader633

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1546" st_id="86" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1547" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit889

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1548" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit889:0  %co41 = phi i5 [ 0, %37 ], [ %co_58, %.loopexit889.loopexit ]

]]></Node>
<StgValue><ssdm name="co41"/></StgValue>
</operation>

<operation id="1549" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="7" op_0_bw="5">
<![CDATA[
.loopexit889:1  %co41_cast = zext i5 %co41 to i7

]]></Node>
<StgValue><ssdm name="co41_cast"/></StgValue>
</operation>

<operation id="1550" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit889:2  %exitcond325 = icmp eq i5 %co41, -8

]]></Node>
<StgValue><ssdm name="exitcond325"/></StgValue>
</operation>

<operation id="1551" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit889:3  %empty_408 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="1552" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit889:4  %co_58 = add i5 %co41, 1

]]></Node>
<StgValue><ssdm name="co_58"/></StgValue>
</operation>

<operation id="1553" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit889:5  br i1 %exitcond325, label %.preheader630.preheader, label %.preheader632.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1554" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader632.preheader:0  %tmp_226 = add i7 %co41_cast, -56

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1555" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="10" op_0_bw="7">
<![CDATA[
.preheader632.preheader:1  %tmp_227_cast = zext i7 %tmp_226 to i10

]]></Node>
<StgValue><ssdm name="tmp_227_cast"/></StgValue>
</operation>

<operation id="1556" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader632.preheader:2  %tmp_806 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_226, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_806"/></StgValue>
</operation>

<operation id="1557" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="10" op_0_bw="9">
<![CDATA[
.preheader632.preheader:3  %p_shl332_cast = zext i9 %tmp_806 to i10

]]></Node>
<StgValue><ssdm name="p_shl332_cast"/></StgValue>
</operation>

<operation id="1558" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader632.preheader:4  %tmp_807 = sub i10 %p_shl332_cast, %tmp_227_cast

]]></Node>
<StgValue><ssdm name="tmp_807"/></StgValue>
</operation>

<operation id="1559" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="5">
<![CDATA[
.preheader632.preheader:5  %tmp_228_cast = zext i5 %co41 to i8

]]></Node>
<StgValue><ssdm name="tmp_228_cast"/></StgValue>
</operation>

<operation id="1560" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader632.preheader:6  %tmp_808 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co41, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_808"/></StgValue>
</operation>

<operation id="1561" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="7">
<![CDATA[
.preheader632.preheader:7  %p_shl331_cast = zext i7 %tmp_808 to i8

]]></Node>
<StgValue><ssdm name="p_shl331_cast"/></StgValue>
</operation>

<operation id="1562" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader632.preheader:8  %tmp_818 = sub i8 %p_shl331_cast, %tmp_228_cast

]]></Node>
<StgValue><ssdm name="tmp_818"/></StgValue>
</operation>

<operation id="1563" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="9" op_0_bw="8">
<![CDATA[
.preheader632.preheader:9  %tmp_1099_cast = sext i8 %tmp_818 to i9

]]></Node>
<StgValue><ssdm name="tmp_1099_cast"/></StgValue>
</operation>

<operation id="1564" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0">
<![CDATA[
.preheader632.preheader:10  br label %.preheader632

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1565" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="exitcond325" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0">
<![CDATA[
.preheader630.preheader:0  br label %.preheader630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1566" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader632:0  %w42 = phi i2 [ 0, %.preheader632.preheader ], [ %w_52, %.preheader632.loopexit ]

]]></Node>
<StgValue><ssdm name="w42"/></StgValue>
</operation>

<operation id="1567" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader632:1  %exitcond324 = icmp eq i2 %w42, -1

]]></Node>
<StgValue><ssdm name="exitcond324"/></StgValue>
</operation>

<operation id="1568" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader632:2  %empty_409 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="1569" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader632:3  %w_52 = add i2 %w42, 1

]]></Node>
<StgValue><ssdm name="w_52"/></StgValue>
</operation>

<operation id="1570" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader632:4  br i1 %exitcond324, label %.loopexit889.loopexit, label %.preheader631.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1571" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="9" op_0_bw="2">
<![CDATA[
.preheader631.preheader:0  %tmp_232_cast1 = zext i2 %w42 to i9

]]></Node>
<StgValue><ssdm name="tmp_232_cast1"/></StgValue>
</operation>

<operation id="1572" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="10" op_0_bw="2">
<![CDATA[
.preheader631.preheader:1  %tmp_232_cast = zext i2 %w42 to i10

]]></Node>
<StgValue><ssdm name="tmp_232_cast"/></StgValue>
</operation>

<operation id="1573" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader631.preheader:2  %tmp_825 = add i10 %tmp_807, %tmp_232_cast

]]></Node>
<StgValue><ssdm name="tmp_825"/></StgValue>
</operation>

<operation id="1574" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="15" op_0_bw="10">
<![CDATA[
.preheader631.preheader:3  %tmp_1100_cast1 = sext i10 %tmp_825 to i15

]]></Node>
<StgValue><ssdm name="tmp_1100_cast1"/></StgValue>
</operation>

<operation id="1575" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader631.preheader:4  %tmp_411 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_825, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="1576" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="15" op_0_bw="12">
<![CDATA[
.preheader631.preheader:5  %p_shl334_cast = sext i12 %tmp_411 to i15

]]></Node>
<StgValue><ssdm name="p_shl334_cast"/></StgValue>
</operation>

<operation id="1577" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader631.preheader:6  %tmp_826 = sub i15 %p_shl334_cast, %tmp_1100_cast1

]]></Node>
<StgValue><ssdm name="tmp_826"/></StgValue>
</operation>

<operation id="1578" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader631.preheader:7  %tmp_828 = add i9 %tmp_1099_cast, %tmp_232_cast1

]]></Node>
<StgValue><ssdm name="tmp_828"/></StgValue>
</operation>

<operation id="1579" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader631.preheader:8  %tmp_413 = shl i9 %tmp_828, 2

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="1580" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader631.preheader:9  %tmp_831 = sub i9 %tmp_413, %tmp_828

]]></Node>
<StgValue><ssdm name="tmp_831"/></StgValue>
</operation>

<operation id="1581" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
.preheader631.preheader:10  br label %.preheader631

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1582" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0">
<![CDATA[
.loopexit889.loopexit:0  br label %.loopexit889

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1583" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader631:0  %h43 = phi i2 [ %h_53, %38 ], [ 0, %.preheader631.preheader ]

]]></Node>
<StgValue><ssdm name="h43"/></StgValue>
</operation>

<operation id="1584" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader631:1  %exitcond323 = icmp eq i2 %h43, -1

]]></Node>
<StgValue><ssdm name="exitcond323"/></StgValue>
</operation>

<operation id="1585" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader631:2  %empty_410 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="1586" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader631:3  %h_53 = add i2 %h43, 1

]]></Node>
<StgValue><ssdm name="h_53"/></StgValue>
</operation>

<operation id="1587" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader631:4  br i1 %exitcond323, label %.preheader632.loopexit, label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1588" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="9" op_0_bw="2">
<![CDATA[
:0  %tmp_234_cast1 = zext i2 %h43 to i9

]]></Node>
<StgValue><ssdm name="tmp_234_cast1"/></StgValue>
</operation>

<operation id="1589" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="15" op_0_bw="2">
<![CDATA[
:1  %tmp_234_cast = zext i2 %h43 to i15

]]></Node>
<StgValue><ssdm name="tmp_234_cast"/></StgValue>
</operation>

<operation id="1590" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_850 = add i15 %tmp_826, %tmp_234_cast

]]></Node>
<StgValue><ssdm name="tmp_850"/></StgValue>
</operation>

<operation id="1591" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1112_cast = zext i15 %tmp_850 to i64

]]></Node>
<StgValue><ssdm name="tmp_1112_cast"/></StgValue>
</operation>

<operation id="1592" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_3x3_add_3 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1112_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_3"/></StgValue>
</operation>

<operation id="1593" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_852 = add i9 %tmp_831, %tmp_234_cast1

]]></Node>
<StgValue><ssdm name="tmp_852"/></StgValue>
</operation>

<operation id="1594" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_3 = load float* %shuffle_conv_3x3_add_3, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_3"/></StgValue>
</operation>

<operation id="1595" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
.preheader632.loopexit:0  br label %.preheader632

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1596" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="9">
<![CDATA[
:6  %tmp_1113_cast1 = zext i9 %tmp_852 to i64

]]></Node>
<StgValue><ssdm name="tmp_1113_cast1"/></StgValue>
</operation>

<operation id="1597" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_1_3x3_add_3 = getelementptr [216 x float]* @weights_24_1_3x3, i64 0, i64 %tmp_1113_cast1

]]></Node>
<StgValue><ssdm name="weights_24_1_3x3_add_3"/></StgValue>
</operation>

<operation id="1598" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_3 = load float* %shuffle_conv_3x3_add_3, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_3"/></StgValue>
</operation>

<operation id="1599" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:9  store float %shuffle_conv_3x3_loa_3, float* %weights_24_1_3x3_add_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1600" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader631

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1601" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader630:0  %i17 = phi i5 [ %i_18, %39 ], [ 0, %.preheader630.preheader ]

]]></Node>
<StgValue><ssdm name="i17"/></StgValue>
</operation>

<operation id="1602" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="9" op_0_bw="5">
<![CDATA[
.preheader630:1  %i17_cast = zext i5 %i17 to i9

]]></Node>
<StgValue><ssdm name="i17_cast"/></StgValue>
</operation>

<operation id="1603" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader630:2  %exitcond322 = icmp eq i5 %i17, -8

]]></Node>
<StgValue><ssdm name="exitcond322"/></StgValue>
</operation>

<operation id="1604" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader630:3  %empty_411 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="1605" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader630:4  %i_18 = add i5 %i17, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="1606" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader630:5  br i1 %exitcond322, label %40, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1607" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_229 = add i9 %i17_cast, 240

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1608" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_230 = zext i9 %tmp_229 to i64

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1609" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_12 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_230

]]></Node>
<StgValue><ssdm name="bias_addr_12"/></StgValue>
</operation>

<operation id="1610" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_12 = load float* %bias_addr_12, align 4

]]></Node>
<StgValue><ssdm name="bias_load_12"/></StgValue>
</operation>

<operation id="1611" st_id="91" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_no_re([7776 x float]* @buffer1_1_24_16x16_p, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [7776 x float]* @buffer0_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1612" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_12 = load float* %bias_addr_12, align 4

]]></Node>
<StgValue><ssdm name="bias_load_12"/></StgValue>
</operation>

<operation id="1613" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_231 = zext i5 %i17 to i64

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1614" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_9 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_231

]]></Node>
<StgValue><ssdm name="bias_24_addr_9"/></StgValue>
</operation>

<operation id="1615" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_12, float* %bias_24_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1616" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1617" st_id="93" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_no_re([7776 x float]* @buffer1_1_24_16x16_p, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [7776 x float]* @buffer0_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1618" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit888

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1619" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit888:0  %co45 = phi i5 [ 0, %40 ], [ %co_59, %.loopexit888.loopexit ]

]]></Node>
<StgValue><ssdm name="co45"/></StgValue>
</operation>

<operation id="1620" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="5">
<![CDATA[
.loopexit888:1  %co45_cast = zext i5 %co45 to i8

]]></Node>
<StgValue><ssdm name="co45_cast"/></StgValue>
</operation>

<operation id="1621" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit888:2  %exitcond321 = icmp eq i5 %co45, -8

]]></Node>
<StgValue><ssdm name="exitcond321"/></StgValue>
</operation>

<operation id="1622" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit888:3  %empty_412 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="1623" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit888:4  %co_59 = add i5 %co45, 1

]]></Node>
<StgValue><ssdm name="co_59"/></StgValue>
</operation>

<operation id="1624" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit888:5  br i1 %exitcond321, label %.preheader628.preheader, label %.preheader629.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1625" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader629.preheader:0  %tmp_233 = add i8 %co45_cast, -112

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1626" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader629.preheader:1  %tmp_832 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_233, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_832"/></StgValue>
</operation>

<operation id="1627" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="14" op_0_bw="13">
<![CDATA[
.preheader629.preheader:2  %p_shl337_cast = zext i13 %tmp_832 to i14

]]></Node>
<StgValue><ssdm name="p_shl337_cast"/></StgValue>
</operation>

<operation id="1628" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader629.preheader:3  %tmp_834 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_233, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_834"/></StgValue>
</operation>

<operation id="1629" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="14" op_0_bw="11">
<![CDATA[
.preheader629.preheader:4  %p_shl338_cast = zext i11 %tmp_834 to i14

]]></Node>
<StgValue><ssdm name="p_shl338_cast"/></StgValue>
</operation>

<operation id="1630" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader629.preheader:5  %tmp_835 = sub i14 %p_shl337_cast, %p_shl338_cast

]]></Node>
<StgValue><ssdm name="tmp_835"/></StgValue>
</operation>

<operation id="1631" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="15" op_0_bw="14">
<![CDATA[
.preheader629.preheader:6  %tmp_1108_cast = sext i14 %tmp_835 to i15

]]></Node>
<StgValue><ssdm name="tmp_1108_cast"/></StgValue>
</operation>

<operation id="1632" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader629.preheader:7  %tmp_846 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co45, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_846"/></StgValue>
</operation>

<operation id="1633" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="11" op_0_bw="10">
<![CDATA[
.preheader629.preheader:8  %p_shl335_cast = zext i10 %tmp_846 to i11

]]></Node>
<StgValue><ssdm name="p_shl335_cast"/></StgValue>
</operation>

<operation id="1634" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader629.preheader:9  %tmp_848 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co45, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_848"/></StgValue>
</operation>

<operation id="1635" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="11" op_0_bw="8">
<![CDATA[
.preheader629.preheader:10  %p_shl336_cast = zext i8 %tmp_848 to i11

]]></Node>
<StgValue><ssdm name="p_shl336_cast"/></StgValue>
</operation>

<operation id="1636" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader629.preheader:11  %tmp_849 = sub i11 %p_shl335_cast, %p_shl336_cast

]]></Node>
<StgValue><ssdm name="tmp_849"/></StgValue>
</operation>

<operation id="1637" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0">
<![CDATA[
.preheader629.preheader:12  br label %.preheader629

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1638" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0">
<![CDATA[
.preheader628.preheader:0  br label %.preheader628

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1639" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader629:0  %ci20 = phi i5 [ %ci_21, %41 ], [ 0, %.preheader629.preheader ]

]]></Node>
<StgValue><ssdm name="ci20"/></StgValue>
</operation>

<operation id="1640" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader629:1  %exitcond320 = icmp eq i5 %ci20, -8

]]></Node>
<StgValue><ssdm name="exitcond320"/></StgValue>
</operation>

<operation id="1641" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader629:2  %empty_413 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="1642" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader629:3  %ci_21 = add i5 %ci20, 1

]]></Node>
<StgValue><ssdm name="ci_21"/></StgValue>
</operation>

<operation id="1643" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader629:4  br i1 %exitcond320, label %.loopexit888.loopexit, label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1644" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_238_cast1 = zext i5 %ci20 to i11

]]></Node>
<StgValue><ssdm name="tmp_238_cast1"/></StgValue>
</operation>

<operation id="1645" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="15" op_0_bw="5">
<![CDATA[
:1  %tmp_238_cast = zext i5 %ci20 to i15

]]></Node>
<StgValue><ssdm name="tmp_238_cast"/></StgValue>
</operation>

<operation id="1646" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_853 = add i15 %tmp_1108_cast, %tmp_238_cast

]]></Node>
<StgValue><ssdm name="tmp_853"/></StgValue>
</operation>

<operation id="1647" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1114_cast = sext i15 %tmp_853 to i64

]]></Node>
<StgValue><ssdm name="tmp_1114_cast"/></StgValue>
</operation>

<operation id="1648" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_6 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1114_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_6"/></StgValue>
</operation>

<operation id="1649" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_854 = add i11 %tmp_849, %tmp_238_cast1

]]></Node>
<StgValue><ssdm name="tmp_854"/></StgValue>
</operation>

<operation id="1650" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_6 = load float* %shuffle_conv_1x1_add_6, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_6"/></StgValue>
</operation>

<operation id="1651" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond320" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
.loopexit888.loopexit:0  br label %.loopexit888

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1652" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_1115_cast1 = sext i11 %tmp_854 to i64

]]></Node>
<StgValue><ssdm name="tmp_1115_cast1"/></StgValue>
</operation>

<operation id="1653" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_6 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_1115_cast1

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_6"/></StgValue>
</operation>

<operation id="1654" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_6 = load float* %shuffle_conv_1x1_add_6, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_6"/></StgValue>
</operation>

<operation id="1655" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_6, float* %weights_24_24_1x1_ad_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1656" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader629

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1657" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader628:0  %i19 = phi i5 [ %i_20, %42 ], [ 0, %.preheader628.preheader ]

]]></Node>
<StgValue><ssdm name="i19"/></StgValue>
</operation>

<operation id="1658" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="9" op_0_bw="5">
<![CDATA[
.preheader628:1  %i19_cast = zext i5 %i19 to i9

]]></Node>
<StgValue><ssdm name="i19_cast"/></StgValue>
</operation>

<operation id="1659" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader628:2  %exitcond319 = icmp eq i5 %i19, -8

]]></Node>
<StgValue><ssdm name="exitcond319"/></StgValue>
</operation>

<operation id="1660" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader628:3  %empty_414 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="1661" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader628:4  %i_20 = add i5 %i19, 1

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="1662" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader628:5  br i1 %exitcond319, label %43, label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1663" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_235 = add i9 %i19_cast, -248

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1664" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_236 = zext i9 %tmp_235 to i64

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1665" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_13 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_236

]]></Node>
<StgValue><ssdm name="bias_addr_13"/></StgValue>
</operation>

<operation id="1666" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_13 = load float* %bias_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bias_load_13"/></StgValue>
</operation>

<operation id="1667" st_id="97" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1668" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_13 = load float* %bias_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bias_load_13"/></StgValue>
</operation>

<operation id="1669" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_237 = zext i5 %i19 to i64

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1670" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_10 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_237

]]></Node>
<StgValue><ssdm name="bias_24_addr_10"/></StgValue>
</operation>

<operation id="1671" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_13, float* %bias_24_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1672" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader628

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1673" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1674" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit887

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1675" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit887:0  %co48 = phi i5 [ 0, %43 ], [ %co_60, %.loopexit887.loopexit ]

]]></Node>
<StgValue><ssdm name="co48"/></StgValue>
</operation>

<operation id="1676" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit887:1  %exitcond318 = icmp eq i5 %co48, -8

]]></Node>
<StgValue><ssdm name="exitcond318"/></StgValue>
</operation>

<operation id="1677" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit887:2  %empty_415 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="1678" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit887:3  %co_60 = add i5 %co48, 1

]]></Node>
<StgValue><ssdm name="co_60"/></StgValue>
</operation>

<operation id="1679" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit887:4  br i1 %exitcond318, label %45, label %.preheader627.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1680" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader627.preheader:0  %tmp_855 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co48, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_855"/></StgValue>
</operation>

<operation id="1681" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="10" op_0_bw="9">
<![CDATA[
.preheader627.preheader:1  %p_shl339_cast = zext i9 %tmp_855 to i10

]]></Node>
<StgValue><ssdm name="p_shl339_cast"/></StgValue>
</operation>

<operation id="1682" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader627.preheader:2  %tmp_862 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co48, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_862"/></StgValue>
</operation>

<operation id="1683" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="10" op_0_bw="6">
<![CDATA[
.preheader627.preheader:3  %p_shl340_cast = zext i6 %tmp_862 to i10

]]></Node>
<StgValue><ssdm name="p_shl340_cast"/></StgValue>
</operation>

<operation id="1684" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader627.preheader:4  %tmp_865 = add i10 %p_shl340_cast, %p_shl339_cast

]]></Node>
<StgValue><ssdm name="tmp_865"/></StgValue>
</operation>

<operation id="1685" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0">
<![CDATA[
.preheader627.preheader:5  br label %.preheader627

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1686" st_id="100" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_24_p([7776 x float]* @buffer0_1_24_16x16_p, [15552 x float]* @shuffleunit0_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1687" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader627:0  %h49 = phi i5 [ 0, %.preheader627.preheader ], [ %h_54, %.preheader627.loopexit ]

]]></Node>
<StgValue><ssdm name="h49"/></StgValue>
</operation>

<operation id="1688" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader627:1  %exitcond317 = icmp eq i5 %h49, -16

]]></Node>
<StgValue><ssdm name="exitcond317"/></StgValue>
</operation>

<operation id="1689" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader627:2  %empty_416 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="1690" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader627:3  %h_54 = add i5 %h49, 1

]]></Node>
<StgValue><ssdm name="h_54"/></StgValue>
</operation>

<operation id="1691" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader627:4  br i1 %exitcond317, label %.loopexit887.loopexit, label %.preheader626.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1692" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="10" op_0_bw="5">
<![CDATA[
.preheader626.preheader:0  %tmp_240_cast = zext i5 %h_54 to i10

]]></Node>
<StgValue><ssdm name="tmp_240_cast"/></StgValue>
</operation>

<operation id="1693" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader626.preheader:1  %tmp_882 = add i10 %tmp_240_cast, %tmp_865

]]></Node>
<StgValue><ssdm name="tmp_882"/></StgValue>
</operation>

<operation id="1694" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader626.preheader:2  %tmp_414 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_882, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="1695" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="15" op_0_bw="14">
<![CDATA[
.preheader626.preheader:3  %p_shl341_cast = zext i14 %tmp_414 to i15

]]></Node>
<StgValue><ssdm name="p_shl341_cast"/></StgValue>
</operation>

<operation id="1696" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader626.preheader:4  %tmp_415 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_882, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="1697" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="15" op_0_bw="11">
<![CDATA[
.preheader626.preheader:5  %p_shl342_cast = zext i11 %tmp_415 to i15

]]></Node>
<StgValue><ssdm name="p_shl342_cast"/></StgValue>
</operation>

<operation id="1698" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader626.preheader:6  %tmp_884 = add i15 %p_shl341_cast, %p_shl342_cast

]]></Node>
<StgValue><ssdm name="tmp_884"/></StgValue>
</operation>

<operation id="1699" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0">
<![CDATA[
.preheader626.preheader:7  br label %.preheader626

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1700" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0">
<![CDATA[
.loopexit887.loopexit:0  br label %.loopexit887

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1701" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader626:0  %w50 = phi i5 [ %w_53, %44 ], [ 0, %.preheader626.preheader ]

]]></Node>
<StgValue><ssdm name="w50"/></StgValue>
</operation>

<operation id="1702" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader626:1  %exitcond316 = icmp eq i5 %w50, -16

]]></Node>
<StgValue><ssdm name="exitcond316"/></StgValue>
</operation>

<operation id="1703" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader626:2  %empty_417 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="1704" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader626:3  %w_53 = add i5 %w50, 1

]]></Node>
<StgValue><ssdm name="w_53"/></StgValue>
</operation>

<operation id="1705" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader626:4  br i1 %exitcond316, label %.preheader627.loopexit, label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1706" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="15" op_0_bw="5">
<![CDATA[
:0  %tmp_243_cast = zext i5 %w_53 to i15

]]></Node>
<StgValue><ssdm name="tmp_243_cast"/></StgValue>
</operation>

<operation id="1707" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_904 = add i15 %tmp_884, %tmp_243_cast

]]></Node>
<StgValue><ssdm name="tmp_904"/></StgValue>
</operation>

<operation id="1708" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_1143_cast = zext i15 %tmp_904 to i64

]]></Node>
<StgValue><ssdm name="tmp_1143_cast"/></StgValue>
</operation>

<operation id="1709" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit0_0_outpu_2 = getelementptr [15552 x float]* @shuffleunit0_0_outpu, i64 0, i64 %tmp_1143_cast

]]></Node>
<StgValue><ssdm name="shuffleunit0_0_outpu_2"/></StgValue>
</operation>

<operation id="1710" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit0_0_outpu_3 = load float* %shuffleunit0_0_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_0_outpu_3"/></StgValue>
</operation>

<operation id="1711" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="exitcond316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0">
<![CDATA[
.preheader627.loopexit:0  br label %.preheader627

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1712" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %buffer0_1_24_16x16_p_3 = getelementptr [7776 x float]* @buffer0_1_24_16x16_p, i64 0, i64 %tmp_1143_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_24_16x16_p_3"/></StgValue>
</operation>

<operation id="1713" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit0_0_outpu_3 = load float* %shuffleunit0_0_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_0_outpu_3"/></StgValue>
</operation>

<operation id="1714" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store float %shuffleunit0_0_outpu_3, float* %buffer0_1_24_16x16_p_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1715" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader626

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1716" st_id="104" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_24_p([7776 x float]* @buffer0_1_24_16x16_p, [15552 x float]* @shuffleunit0_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1717" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit886

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1718" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit886:0  %co51 = phi i5 [ 0, %45 ], [ %co_61, %.loopexit886.loopexit ]

]]></Node>
<StgValue><ssdm name="co51"/></StgValue>
</operation>

<operation id="1719" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="6" op_0_bw="5">
<![CDATA[
.loopexit886:1  %co51_cast = zext i5 %co51 to i6

]]></Node>
<StgValue><ssdm name="co51_cast"/></StgValue>
</operation>

<operation id="1720" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit886:2  %exitcond315 = icmp eq i5 %co51, -8

]]></Node>
<StgValue><ssdm name="exitcond315"/></StgValue>
</operation>

<operation id="1721" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit886:3  %empty_418 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="1722" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit886:4  %co_61 = add i5 %co51, 1

]]></Node>
<StgValue><ssdm name="co_61"/></StgValue>
</operation>

<operation id="1723" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit886:5  br i1 %exitcond315, label %.preheader623.preheader, label %.preheader625.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1724" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader625.preheader:0  %tmp_239 = add i6 %co51_cast, 24

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1725" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader625.preheader:1  %tmp_867 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_239, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_867"/></StgValue>
</operation>

<operation id="1726" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="11" op_0_bw="10">
<![CDATA[
.preheader625.preheader:2  %p_shl345_cast = zext i10 %tmp_867 to i11

]]></Node>
<StgValue><ssdm name="p_shl345_cast"/></StgValue>
</operation>

<operation id="1727" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader625.preheader:3  %tmp_874 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_239, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_874"/></StgValue>
</operation>

<operation id="1728" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="11" op_0_bw="7">
<![CDATA[
.preheader625.preheader:4  %p_shl346_cast = zext i7 %tmp_874 to i11

]]></Node>
<StgValue><ssdm name="p_shl346_cast"/></StgValue>
</operation>

<operation id="1729" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader625.preheader:5  %tmp_875 = add i11 %p_shl346_cast, %p_shl345_cast

]]></Node>
<StgValue><ssdm name="tmp_875"/></StgValue>
</operation>

<operation id="1730" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader625.preheader:6  %tmp_877 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co51, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_877"/></StgValue>
</operation>

<operation id="1731" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="10" op_0_bw="9">
<![CDATA[
.preheader625.preheader:7  %p_shl343_cast = zext i9 %tmp_877 to i10

]]></Node>
<StgValue><ssdm name="p_shl343_cast"/></StgValue>
</operation>

<operation id="1732" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader625.preheader:8  %tmp_879 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co51, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_879"/></StgValue>
</operation>

<operation id="1733" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="10" op_0_bw="6">
<![CDATA[
.preheader625.preheader:9  %p_shl344_cast = zext i6 %tmp_879 to i10

]]></Node>
<StgValue><ssdm name="p_shl344_cast"/></StgValue>
</operation>

<operation id="1734" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader625.preheader:10  %tmp_881 = add i10 %p_shl344_cast, %p_shl343_cast

]]></Node>
<StgValue><ssdm name="tmp_881"/></StgValue>
</operation>

<operation id="1735" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0">
<![CDATA[
.preheader625.preheader:11  br label %.preheader625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1736" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0">
<![CDATA[
.preheader623.preheader:0  br label %.preheader623

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1737" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader625:0  %h52 = phi i5 [ 0, %.preheader625.preheader ], [ %h_55, %.preheader625.loopexit ]

]]></Node>
<StgValue><ssdm name="h52"/></StgValue>
</operation>

<operation id="1738" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader625:1  %exitcond314 = icmp eq i5 %h52, -16

]]></Node>
<StgValue><ssdm name="exitcond314"/></StgValue>
</operation>

<operation id="1739" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader625:2  %empty_419 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="1740" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader625:3  %h_55 = add i5 %h52, 1

]]></Node>
<StgValue><ssdm name="h_55"/></StgValue>
</operation>

<operation id="1741" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader625:4  br i1 %exitcond314, label %.loopexit886.loopexit, label %.preheader624.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1742" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="11" op_0_bw="5">
<![CDATA[
.preheader624.preheader:0  %tmp_242_cast1 = zext i5 %h_55 to i11

]]></Node>
<StgValue><ssdm name="tmp_242_cast1"/></StgValue>
</operation>

<operation id="1743" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="10" op_0_bw="5">
<![CDATA[
.preheader624.preheader:1  %tmp_242_cast = zext i5 %h_55 to i10

]]></Node>
<StgValue><ssdm name="tmp_242_cast"/></StgValue>
</operation>

<operation id="1744" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader624.preheader:2  %tmp_900 = add i10 %tmp_242_cast, %tmp_881

]]></Node>
<StgValue><ssdm name="tmp_900"/></StgValue>
</operation>

<operation id="1745" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader624.preheader:3  %p_shl349_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_900, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl349_cast"/></StgValue>
</operation>

<operation id="1746" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader624.preheader:4  %tmp_417 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_900, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="1747" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="14" op_0_bw="11">
<![CDATA[
.preheader624.preheader:5  %p_shl350_cast = zext i11 %tmp_417 to i14

]]></Node>
<StgValue><ssdm name="p_shl350_cast"/></StgValue>
</operation>

<operation id="1748" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader624.preheader:6  %tmp_901 = add i14 %p_shl349_cast, %p_shl350_cast

]]></Node>
<StgValue><ssdm name="tmp_901"/></StgValue>
</operation>

<operation id="1749" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader624.preheader:7  %tmp_902 = add i11 %tmp_242_cast1, %tmp_875

]]></Node>
<StgValue><ssdm name="tmp_902"/></StgValue>
</operation>

<operation id="1750" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader624.preheader:8  %p_shl347_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_902, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl347_cast"/></StgValue>
</operation>

<operation id="1751" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader624.preheader:9  %tmp_418 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_902, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="1752" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="15" op_0_bw="12">
<![CDATA[
.preheader624.preheader:10  %p_shl348_cast = zext i12 %tmp_418 to i15

]]></Node>
<StgValue><ssdm name="p_shl348_cast"/></StgValue>
</operation>

<operation id="1753" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader624.preheader:11  %tmp_903 = add i15 %p_shl347_cast, %p_shl348_cast

]]></Node>
<StgValue><ssdm name="tmp_903"/></StgValue>
</operation>

<operation id="1754" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0">
<![CDATA[
.preheader624.preheader:12  br label %.preheader624

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1755" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0">
<![CDATA[
.loopexit886.loopexit:0  br label %.loopexit886

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1756" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader624:0  %w53 = phi i5 [ %w_54, %46 ], [ 0, %.preheader624.preheader ]

]]></Node>
<StgValue><ssdm name="w53"/></StgValue>
</operation>

<operation id="1757" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader624:1  %exitcond313 = icmp eq i5 %w53, -16

]]></Node>
<StgValue><ssdm name="exitcond313"/></StgValue>
</operation>

<operation id="1758" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader624:2  %empty_420 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="1759" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader624:3  %w_54 = add i5 %w53, 1

]]></Node>
<StgValue><ssdm name="w_54"/></StgValue>
</operation>

<operation id="1760" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader624:4  br i1 %exitcond313, label %.preheader625.loopexit, label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1761" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="15" op_0_bw="5">
<![CDATA[
:0  %tmp_248_cast1 = zext i5 %w_54 to i15

]]></Node>
<StgValue><ssdm name="tmp_248_cast1"/></StgValue>
</operation>

<operation id="1762" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="14" op_0_bw="5">
<![CDATA[
:1  %tmp_248_cast = zext i5 %w_54 to i14

]]></Node>
<StgValue><ssdm name="tmp_248_cast"/></StgValue>
</operation>

<operation id="1763" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_907 = add i14 %tmp_901, %tmp_248_cast

]]></Node>
<StgValue><ssdm name="tmp_907"/></StgValue>
</operation>

<operation id="1764" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %tmp_908 = add i15 %tmp_903, %tmp_248_cast1

]]></Node>
<StgValue><ssdm name="tmp_908"/></StgValue>
</operation>

<operation id="1765" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="15">
<![CDATA[
:6  %tmp_1147_cast = zext i15 %tmp_908 to i64

]]></Node>
<StgValue><ssdm name="tmp_1147_cast"/></StgValue>
</operation>

<operation id="1766" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %shuffleunit0_1_outpu = getelementptr [15552 x float]* @shuffleunit0_1_outpu, i64 0, i64 %tmp_1147_cast

]]></Node>
<StgValue><ssdm name="shuffleunit0_1_outpu"/></StgValue>
</operation>

<operation id="1767" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit0_1_outpu_1 = load float* %shuffleunit0_1_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_1_outpu_1"/></StgValue>
</operation>

<operation id="1768" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0">
<![CDATA[
.preheader625.loopexit:0  br label %.preheader625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1769" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1146_cast = zext i14 %tmp_907 to i64

]]></Node>
<StgValue><ssdm name="tmp_1146_cast"/></StgValue>
</operation>

<operation id="1770" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_24_16x16_p_4 = getelementptr [7776 x float]* @buffer0_1_24_16x16_p, i64 0, i64 %tmp_1146_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_24_16x16_p_4"/></StgValue>
</operation>

<operation id="1771" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit0_1_outpu_1 = load float* %shuffleunit0_1_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_1_outpu_1"/></StgValue>
</operation>

<operation id="1772" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:9  store float %shuffleunit0_1_outpu_1, float* %buffer0_1_24_16x16_p_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1773" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader624

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1774" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader623:0  %co54 = phi i5 [ %co_62, %.preheader623.loopexit ], [ 0, %.preheader623.preheader ]

]]></Node>
<StgValue><ssdm name="co54"/></StgValue>
</operation>

<operation id="1775" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="5">
<![CDATA[
.preheader623:1  %co54_cast = zext i5 %co54 to i8

]]></Node>
<StgValue><ssdm name="co54_cast"/></StgValue>
</operation>

<operation id="1776" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader623:2  %exitcond312 = icmp eq i5 %co54, -8

]]></Node>
<StgValue><ssdm name="exitcond312"/></StgValue>
</operation>

<operation id="1777" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader623:3  %empty_421 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>

<operation id="1778" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader623:4  %co_62 = add i5 %co54, 1

]]></Node>
<StgValue><ssdm name="co_62"/></StgValue>
</operation>

<operation id="1779" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader623:5  br i1 %exitcond312, label %.preheader621.preheader, label %.preheader622.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1780" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader622.preheader:0  %tmp_241 = add i8 %co54_cast, -88

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1781" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader622.preheader:1  %tmp_894 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_241, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_894"/></StgValue>
</operation>

<operation id="1782" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="14" op_0_bw="13">
<![CDATA[
.preheader622.preheader:2  %p_shl353_cast = zext i13 %tmp_894 to i14

]]></Node>
<StgValue><ssdm name="p_shl353_cast"/></StgValue>
</operation>

<operation id="1783" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader622.preheader:3  %tmp_895 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_241, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_895"/></StgValue>
</operation>

<operation id="1784" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="14" op_0_bw="11">
<![CDATA[
.preheader622.preheader:4  %p_shl354_cast = zext i11 %tmp_895 to i14

]]></Node>
<StgValue><ssdm name="p_shl354_cast"/></StgValue>
</operation>

<operation id="1785" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader622.preheader:5  %tmp_896 = sub i14 %p_shl353_cast, %p_shl354_cast

]]></Node>
<StgValue><ssdm name="tmp_896"/></StgValue>
</operation>

<operation id="1786" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="15" op_0_bw="14">
<![CDATA[
.preheader622.preheader:6  %tmp_1131_cast = sext i14 %tmp_896 to i15

]]></Node>
<StgValue><ssdm name="tmp_1131_cast"/></StgValue>
</operation>

<operation id="1787" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader622.preheader:7  %tmp_897 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co54, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_897"/></StgValue>
</operation>

<operation id="1788" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="11" op_0_bw="10">
<![CDATA[
.preheader622.preheader:8  %p_shl351_cast = zext i10 %tmp_897 to i11

]]></Node>
<StgValue><ssdm name="p_shl351_cast"/></StgValue>
</operation>

<operation id="1789" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader622.preheader:9  %tmp_898 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co54, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_898"/></StgValue>
</operation>

<operation id="1790" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="11" op_0_bw="8">
<![CDATA[
.preheader622.preheader:10  %p_shl352_cast = zext i8 %tmp_898 to i11

]]></Node>
<StgValue><ssdm name="p_shl352_cast"/></StgValue>
</operation>

<operation id="1791" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader622.preheader:11  %tmp_899 = sub i11 %p_shl351_cast, %p_shl352_cast

]]></Node>
<StgValue><ssdm name="tmp_899"/></StgValue>
</operation>

<operation id="1792" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0">
<![CDATA[
.preheader622.preheader:12  br label %.preheader622

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1793" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond312" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0">
<![CDATA[
.preheader621.preheader:0  br label %.preheader621

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1794" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader622:0  %ci22 = phi i5 [ %ci_23, %47 ], [ 0, %.preheader622.preheader ]

]]></Node>
<StgValue><ssdm name="ci22"/></StgValue>
</operation>

<operation id="1795" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader622:1  %exitcond311 = icmp eq i5 %ci22, -8

]]></Node>
<StgValue><ssdm name="exitcond311"/></StgValue>
</operation>

<operation id="1796" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader622:2  %empty_422 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="1797" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader622:3  %ci_23 = add i5 %ci22, 1

]]></Node>
<StgValue><ssdm name="ci_23"/></StgValue>
</operation>

<operation id="1798" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader622:4  br i1 %exitcond311, label %.preheader623.loopexit, label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1799" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_247_cast1 = zext i5 %ci22 to i11

]]></Node>
<StgValue><ssdm name="tmp_247_cast1"/></StgValue>
</operation>

<operation id="1800" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="15" op_0_bw="5">
<![CDATA[
:1  %tmp_247_cast = zext i5 %ci22 to i15

]]></Node>
<StgValue><ssdm name="tmp_247_cast"/></StgValue>
</operation>

<operation id="1801" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_905 = add i15 %tmp_1131_cast, %tmp_247_cast

]]></Node>
<StgValue><ssdm name="tmp_905"/></StgValue>
</operation>

<operation id="1802" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1144_cast = sext i15 %tmp_905 to i64

]]></Node>
<StgValue><ssdm name="tmp_1144_cast"/></StgValue>
</operation>

<operation id="1803" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_7 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1144_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_7"/></StgValue>
</operation>

<operation id="1804" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_906 = add i11 %tmp_899, %tmp_247_cast1

]]></Node>
<StgValue><ssdm name="tmp_906"/></StgValue>
</operation>

<operation id="1805" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_7 = load float* %shuffle_conv_1x1_add_7, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_7"/></StgValue>
</operation>

<operation id="1806" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0">
<![CDATA[
.preheader623.loopexit:0  br label %.preheader623

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1807" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_1145_cast1 = sext i11 %tmp_906 to i64

]]></Node>
<StgValue><ssdm name="tmp_1145_cast1"/></StgValue>
</operation>

<operation id="1808" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_7 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_1145_cast1

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_7"/></StgValue>
</operation>

<operation id="1809" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_7 = load float* %shuffle_conv_1x1_add_7, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_7"/></StgValue>
</operation>

<operation id="1810" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_7, float* %weights_24_24_1x1_ad_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1811" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader622

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1812" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader621:0  %i21 = phi i5 [ %i_22, %48 ], [ 0, %.preheader621.preheader ]

]]></Node>
<StgValue><ssdm name="i21"/></StgValue>
</operation>

<operation id="1813" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader621:1  %exitcond310 = icmp eq i5 %i21, -8

]]></Node>
<StgValue><ssdm name="exitcond310"/></StgValue>
</operation>

<operation id="1814" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader621:2  %empty_423 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="1815" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader621:3  %i_22 = add i5 %i21, 1

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="1816" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader621:4  br i1 %exitcond310, label %49, label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1817" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="exitcond310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:0  %tmp_244 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 -7, i5 %i21)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1818" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="exitcond310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_245 = zext i9 %tmp_244 to i64

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1819" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="exitcond310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_14 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_245

]]></Node>
<StgValue><ssdm name="bias_addr_14"/></StgValue>
</operation>

<operation id="1820" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="exitcond310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_14 = load float* %bias_addr_14, align 4

]]></Node>
<StgValue><ssdm name="bias_load_14"/></StgValue>
</operation>

<operation id="1821" st_id="112" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1822" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_14 = load float* %bias_addr_14, align 4

]]></Node>
<StgValue><ssdm name="bias_load_14"/></StgValue>
</operation>

<operation id="1823" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_246 = zext i5 %i21 to i64

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1824" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_11 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_246

]]></Node>
<StgValue><ssdm name="bias_24_addr_11"/></StgValue>
</operation>

<operation id="1825" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_14, float* %bias_24_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1826" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader621

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1827" st_id="114" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1828" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit885

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1829" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit885:0  %co57 = phi i5 [ 0, %49 ], [ %co_63, %.loopexit885.loopexit ]

]]></Node>
<StgValue><ssdm name="co57"/></StgValue>
</operation>

<operation id="1830" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit885:1  %exitcond309 = icmp eq i5 %co57, -8

]]></Node>
<StgValue><ssdm name="exitcond309"/></StgValue>
</operation>

<operation id="1831" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit885:2  %empty_424 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="1832" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit885:3  %co_63 = add i5 %co57, 1

]]></Node>
<StgValue><ssdm name="co_63"/></StgValue>
</operation>

<operation id="1833" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit885:4  br i1 %exitcond309, label %.preheader618.preheader, label %.preheader620.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1834" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader620.preheader:0  %tmp_249 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 true, i5 %co57)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1835" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="7" op_0_bw="6">
<![CDATA[
.preheader620.preheader:1  %tmp_338_cast = sext i6 %tmp_249 to i7

]]></Node>
<StgValue><ssdm name="tmp_338_cast"/></StgValue>
</operation>

<operation id="1836" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="10" op_0_bw="7">
<![CDATA[
.preheader620.preheader:2  %tmp_250_cast = zext i7 %tmp_338_cast to i10

]]></Node>
<StgValue><ssdm name="tmp_250_cast"/></StgValue>
</operation>

<operation id="1837" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="5" op_3_bw="2">
<![CDATA[
.preheader620.preheader:3  %tmp_909 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i5.i2(i1 true, i5 %co57, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_909"/></StgValue>
</operation>

<operation id="1838" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="9" op_0_bw="8">
<![CDATA[
.preheader620.preheader:4  %tmp_910 = sext i8 %tmp_909 to i9

]]></Node>
<StgValue><ssdm name="tmp_910"/></StgValue>
</operation>

<operation id="1839" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="10" op_0_bw="9">
<![CDATA[
.preheader620.preheader:5  %p_shl356_cast = zext i9 %tmp_910 to i10

]]></Node>
<StgValue><ssdm name="p_shl356_cast"/></StgValue>
</operation>

<operation id="1840" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader620.preheader:6  %tmp_911 = sub i10 %p_shl356_cast, %tmp_250_cast

]]></Node>
<StgValue><ssdm name="tmp_911"/></StgValue>
</operation>

<operation id="1841" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="11" op_0_bw="10">
<![CDATA[
.preheader620.preheader:7  %tmp_1150_cast = sext i10 %tmp_911 to i11

]]></Node>
<StgValue><ssdm name="tmp_1150_cast"/></StgValue>
</operation>

<operation id="1842" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="8" op_0_bw="5">
<![CDATA[
.preheader620.preheader:8  %tmp_251_cast = zext i5 %co57 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_cast"/></StgValue>
</operation>

<operation id="1843" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader620.preheader:9  %tmp_912 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co57, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_912"/></StgValue>
</operation>

<operation id="1844" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="7">
<![CDATA[
.preheader620.preheader:10  %p_shl355_cast = zext i7 %tmp_912 to i8

]]></Node>
<StgValue><ssdm name="p_shl355_cast"/></StgValue>
</operation>

<operation id="1845" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader620.preheader:11  %tmp_913 = sub i8 %p_shl355_cast, %tmp_251_cast

]]></Node>
<StgValue><ssdm name="tmp_913"/></StgValue>
</operation>

<operation id="1846" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="9" op_0_bw="8">
<![CDATA[
.preheader620.preheader:12  %tmp_1152_cast1 = sext i8 %tmp_913 to i9

]]></Node>
<StgValue><ssdm name="tmp_1152_cast1"/></StgValue>
</operation>

<operation id="1847" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0">
<![CDATA[
.preheader620.preheader:13  br label %.preheader620

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1848" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="exitcond309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0">
<![CDATA[
.preheader618.preheader:0  br label %.preheader618

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1849" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader620:0  %w55 = phi i2 [ 0, %.preheader620.preheader ], [ %w_56, %.preheader620.loopexit ]

]]></Node>
<StgValue><ssdm name="w55"/></StgValue>
</operation>

<operation id="1850" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader620:1  %exitcond308 = icmp eq i2 %w55, -1

]]></Node>
<StgValue><ssdm name="exitcond308"/></StgValue>
</operation>

<operation id="1851" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader620:2  %empty_425 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="1852" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader620:3  %w_56 = add i2 %w55, 1

]]></Node>
<StgValue><ssdm name="w_56"/></StgValue>
</operation>

<operation id="1853" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader620:4  br i1 %exitcond308, label %.loopexit885.loopexit, label %.preheader619.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1854" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="9" op_0_bw="2">
<![CDATA[
.preheader619.preheader:0  %tmp_255_cast1 = zext i2 %w55 to i9

]]></Node>
<StgValue><ssdm name="tmp_255_cast1"/></StgValue>
</operation>

<operation id="1855" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="11" op_0_bw="2">
<![CDATA[
.preheader619.preheader:1  %tmp_255_cast = zext i2 %w55 to i11

]]></Node>
<StgValue><ssdm name="tmp_255_cast"/></StgValue>
</operation>

<operation id="1856" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader619.preheader:2  %tmp_914 = add i11 %tmp_1150_cast, %tmp_255_cast

]]></Node>
<StgValue><ssdm name="tmp_914"/></StgValue>
</operation>

<operation id="1857" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="15" op_0_bw="11">
<![CDATA[
.preheader619.preheader:3  %tmp_1153_cast = sext i11 %tmp_914 to i15

]]></Node>
<StgValue><ssdm name="tmp_1153_cast"/></StgValue>
</operation>

<operation id="1858" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader619.preheader:4  %tmp_428 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_914, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="1859" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="15" op_0_bw="13">
<![CDATA[
.preheader619.preheader:5  %p_shl358_cast = sext i13 %tmp_428 to i15

]]></Node>
<StgValue><ssdm name="p_shl358_cast"/></StgValue>
</operation>

<operation id="1860" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader619.preheader:6  %tmp_915 = sub i15 %p_shl358_cast, %tmp_1153_cast

]]></Node>
<StgValue><ssdm name="tmp_915"/></StgValue>
</operation>

<operation id="1861" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader619.preheader:7  %tmp_916 = add i9 %tmp_1152_cast1, %tmp_255_cast1

]]></Node>
<StgValue><ssdm name="tmp_916"/></StgValue>
</operation>

<operation id="1862" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader619.preheader:8  %tmp_435 = shl i9 %tmp_916, 2

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="1863" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader619.preheader:9  %tmp_917 = sub i9 %tmp_435, %tmp_916

]]></Node>
<StgValue><ssdm name="tmp_917"/></StgValue>
</operation>

<operation id="1864" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0">
<![CDATA[
.preheader619.preheader:10  br label %.preheader619

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1865" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond308" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0">
<![CDATA[
.loopexit885.loopexit:0  br label %.loopexit885

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1866" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader619:0  %h56 = phi i2 [ %h_57, %50 ], [ 0, %.preheader619.preheader ]

]]></Node>
<StgValue><ssdm name="h56"/></StgValue>
</operation>

<operation id="1867" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader619:1  %exitcond307 = icmp eq i2 %h56, -1

]]></Node>
<StgValue><ssdm name="exitcond307"/></StgValue>
</operation>

<operation id="1868" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader619:2  %empty_426 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_426"/></StgValue>
</operation>

<operation id="1869" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader619:3  %h_57 = add i2 %h56, 1

]]></Node>
<StgValue><ssdm name="h_57"/></StgValue>
</operation>

<operation id="1870" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader619:4  br i1 %exitcond307, label %.preheader620.loopexit, label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1871" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="9" op_0_bw="2">
<![CDATA[
:0  %tmp_256_cast1 = zext i2 %h56 to i9

]]></Node>
<StgValue><ssdm name="tmp_256_cast1"/></StgValue>
</operation>

<operation id="1872" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="15" op_0_bw="2">
<![CDATA[
:1  %tmp_256_cast = zext i2 %h56 to i15

]]></Node>
<StgValue><ssdm name="tmp_256_cast"/></StgValue>
</operation>

<operation id="1873" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_926 = add i15 %tmp_915, %tmp_256_cast

]]></Node>
<StgValue><ssdm name="tmp_926"/></StgValue>
</operation>

<operation id="1874" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1167_cast = zext i15 %tmp_926 to i64

]]></Node>
<StgValue><ssdm name="tmp_1167_cast"/></StgValue>
</operation>

<operation id="1875" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_3x3_add_4 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1167_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_4"/></StgValue>
</operation>

<operation id="1876" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_927 = add i9 %tmp_917, %tmp_256_cast1

]]></Node>
<StgValue><ssdm name="tmp_927"/></StgValue>
</operation>

<operation id="1877" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_4 = load float* %shuffle_conv_3x3_add_4, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_4"/></StgValue>
</operation>

<operation id="1878" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond307" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
.preheader620.loopexit:0  br label %.preheader620

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1879" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="9">
<![CDATA[
:6  %tmp_1168_cast = zext i9 %tmp_927 to i64

]]></Node>
<StgValue><ssdm name="tmp_1168_cast"/></StgValue>
</operation>

<operation id="1880" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_1_3x3_add_4 = getelementptr [216 x float]* @weights_24_1_3x3, i64 0, i64 %tmp_1168_cast

]]></Node>
<StgValue><ssdm name="weights_24_1_3x3_add_4"/></StgValue>
</operation>

<operation id="1881" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_4 = load float* %shuffle_conv_3x3_add_4, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_4"/></StgValue>
</operation>

<operation id="1882" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:9  store float %shuffle_conv_3x3_loa_4, float* %weights_24_1_3x3_add_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1883" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader619

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1884" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader618:0  %i23 = phi i5 [ %i_24, %51 ], [ 0, %.preheader618.preheader ]

]]></Node>
<StgValue><ssdm name="i23"/></StgValue>
</operation>

<operation id="1885" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="9" op_0_bw="5">
<![CDATA[
.preheader618:1  %i23_cast = zext i5 %i23 to i9

]]></Node>
<StgValue><ssdm name="i23_cast"/></StgValue>
</operation>

<operation id="1886" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader618:2  %exitcond306 = icmp eq i5 %i23, -8

]]></Node>
<StgValue><ssdm name="exitcond306"/></StgValue>
</operation>

<operation id="1887" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader618:3  %empty_427 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_427"/></StgValue>
</operation>

<operation id="1888" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader618:4  %i_24 = add i5 %i23, 1

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="1889" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader618:5  br i1 %exitcond306, label %52, label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1890" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_252 = add i9 %i23_cast, -200

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1891" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_253 = zext i9 %tmp_252 to i64

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1892" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_15 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_253

]]></Node>
<StgValue><ssdm name="bias_addr_15"/></StgValue>
</operation>

<operation id="1893" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_15 = load float* %bias_addr_15, align 4

]]></Node>
<StgValue><ssdm name="bias_load_15"/></StgValue>
</operation>

<operation id="1894" st_id="119" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="exitcond306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_no_re([7776 x float]* @buffer1_1_24_16x16_p, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [7776 x float]* @buffer0_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1895" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_15 = load float* %bias_addr_15, align 4

]]></Node>
<StgValue><ssdm name="bias_load_15"/></StgValue>
</operation>

<operation id="1896" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_254 = zext i5 %i23 to i64

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1897" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_12 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_254

]]></Node>
<StgValue><ssdm name="bias_24_addr_12"/></StgValue>
</operation>

<operation id="1898" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_15, float* %bias_24_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1899" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader618

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1900" st_id="121" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_no_re([7776 x float]* @buffer1_1_24_16x16_p, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [7776 x float]* @buffer0_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1901" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit884

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1902" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit884:0  %co61 = phi i5 [ 0, %52 ], [ %co_64, %.loopexit884.loopexit ]

]]></Node>
<StgValue><ssdm name="co61"/></StgValue>
</operation>

<operation id="1903" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit884:1  %exitcond305 = icmp eq i5 %co61, -8

]]></Node>
<StgValue><ssdm name="exitcond305"/></StgValue>
</operation>

<operation id="1904" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit884:2  %empty_428 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>

<operation id="1905" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit884:3  %co_64 = add i5 %co61, 1

]]></Node>
<StgValue><ssdm name="co_64"/></StgValue>
</operation>

<operation id="1906" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit884:4  br i1 %exitcond305, label %.preheader616.preheader, label %.preheader617.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1907" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader617.preheader:0  %tmp_918 = call i12 @_ssdm_op_BitConcatenate.i12.i2.i5.i5(i2 -2, i5 %co61, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_918"/></StgValue>
</operation>

<operation id="1908" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="13" op_0_bw="12">
<![CDATA[
.preheader617.preheader:1  %tmp_919 = sext i12 %tmp_918 to i13

]]></Node>
<StgValue><ssdm name="tmp_919"/></StgValue>
</operation>

<operation id="1909" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="14" op_0_bw="13">
<![CDATA[
.preheader617.preheader:2  %p_shl361_cast = zext i13 %tmp_919 to i14

]]></Node>
<StgValue><ssdm name="p_shl361_cast"/></StgValue>
</operation>

<operation id="1910" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="5" op_3_bw="3">
<![CDATA[
.preheader617.preheader:3  %tmp_920 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i5.i3(i2 -2, i5 %co61, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_920"/></StgValue>
</operation>

<operation id="1911" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="11" op_0_bw="10">
<![CDATA[
.preheader617.preheader:4  %tmp_921 = sext i10 %tmp_920 to i11

]]></Node>
<StgValue><ssdm name="tmp_921"/></StgValue>
</operation>

<operation id="1912" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="14" op_0_bw="11">
<![CDATA[
.preheader617.preheader:5  %p_shl362_cast = zext i11 %tmp_921 to i14

]]></Node>
<StgValue><ssdm name="p_shl362_cast"/></StgValue>
</operation>

<operation id="1913" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader617.preheader:6  %tmp_922 = sub i14 %p_shl361_cast, %p_shl362_cast

]]></Node>
<StgValue><ssdm name="tmp_922"/></StgValue>
</operation>

<operation id="1914" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="15" op_0_bw="14">
<![CDATA[
.preheader617.preheader:7  %tmp_1163_cast = sext i14 %tmp_922 to i15

]]></Node>
<StgValue><ssdm name="tmp_1163_cast"/></StgValue>
</operation>

<operation id="1915" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader617.preheader:8  %tmp_923 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co61, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_923"/></StgValue>
</operation>

<operation id="1916" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="11" op_0_bw="10">
<![CDATA[
.preheader617.preheader:9  %p_shl359_cast = zext i10 %tmp_923 to i11

]]></Node>
<StgValue><ssdm name="p_shl359_cast"/></StgValue>
</operation>

<operation id="1917" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader617.preheader:10  %tmp_924 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co61, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_924"/></StgValue>
</operation>

<operation id="1918" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="11" op_0_bw="8">
<![CDATA[
.preheader617.preheader:11  %p_shl360_cast = zext i8 %tmp_924 to i11

]]></Node>
<StgValue><ssdm name="p_shl360_cast"/></StgValue>
</operation>

<operation id="1919" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader617.preheader:12  %tmp_925 = sub i11 %p_shl359_cast, %p_shl360_cast

]]></Node>
<StgValue><ssdm name="tmp_925"/></StgValue>
</operation>

<operation id="1920" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0">
<![CDATA[
.preheader617.preheader:13  br label %.preheader617

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1921" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="exitcond305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0">
<![CDATA[
.preheader616.preheader:0  br label %.preheader616

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1922" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader617:0  %ci24 = phi i5 [ %ci_25, %53 ], [ 0, %.preheader617.preheader ]

]]></Node>
<StgValue><ssdm name="ci24"/></StgValue>
</operation>

<operation id="1923" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader617:1  %exitcond304 = icmp eq i5 %ci24, -8

]]></Node>
<StgValue><ssdm name="exitcond304"/></StgValue>
</operation>

<operation id="1924" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader617:2  %empty_429 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_429"/></StgValue>
</operation>

<operation id="1925" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader617:3  %ci_25 = add i5 %ci24, 1

]]></Node>
<StgValue><ssdm name="ci_25"/></StgValue>
</operation>

<operation id="1926" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader617:4  br i1 %exitcond304, label %.loopexit884.loopexit, label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1927" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_260_cast1 = zext i5 %ci24 to i11

]]></Node>
<StgValue><ssdm name="tmp_260_cast1"/></StgValue>
</operation>

<operation id="1928" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="15" op_0_bw="5">
<![CDATA[
:1  %tmp_260_cast = zext i5 %ci24 to i15

]]></Node>
<StgValue><ssdm name="tmp_260_cast"/></StgValue>
</operation>

<operation id="1929" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_928 = add i15 %tmp_1163_cast, %tmp_260_cast

]]></Node>
<StgValue><ssdm name="tmp_928"/></StgValue>
</operation>

<operation id="1930" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1169_cast = sext i15 %tmp_928 to i64

]]></Node>
<StgValue><ssdm name="tmp_1169_cast"/></StgValue>
</operation>

<operation id="1931" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_8 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1169_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_8"/></StgValue>
</operation>

<operation id="1932" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_929 = add i11 %tmp_925, %tmp_260_cast1

]]></Node>
<StgValue><ssdm name="tmp_929"/></StgValue>
</operation>

<operation id="1933" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_8 = load float* %shuffle_conv_1x1_add_8, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_8"/></StgValue>
</operation>

<operation id="1934" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0">
<![CDATA[
.loopexit884.loopexit:0  br label %.loopexit884

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1935" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_1170_cast = sext i11 %tmp_929 to i64

]]></Node>
<StgValue><ssdm name="tmp_1170_cast"/></StgValue>
</operation>

<operation id="1936" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_8 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_1170_cast

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_8"/></StgValue>
</operation>

<operation id="1937" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_8 = load float* %shuffle_conv_1x1_add_8, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_8"/></StgValue>
</operation>

<operation id="1938" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_8, float* %weights_24_24_1x1_ad_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1939" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader617

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1940" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader616:0  %i25 = phi i5 [ %i_26, %54 ], [ 0, %.preheader616.preheader ]

]]></Node>
<StgValue><ssdm name="i25"/></StgValue>
</operation>

<operation id="1941" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="9" op_0_bw="5">
<![CDATA[
.preheader616:1  %i25_cast = zext i5 %i25 to i9

]]></Node>
<StgValue><ssdm name="i25_cast"/></StgValue>
</operation>

<operation id="1942" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader616:2  %exitcond303 = icmp eq i5 %i25, -8

]]></Node>
<StgValue><ssdm name="exitcond303"/></StgValue>
</operation>

<operation id="1943" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader616:3  %empty_430 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_430"/></StgValue>
</operation>

<operation id="1944" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader616:4  %i_26 = add i5 %i25, 1

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="1945" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader616:5  br i1 %exitcond303, label %55, label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1946" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_257 = add i9 %i25_cast, -176

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1947" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_258 = zext i9 %tmp_257 to i64

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1948" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_16 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_258

]]></Node>
<StgValue><ssdm name="bias_addr_16"/></StgValue>
</operation>

<operation id="1949" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_16 = load float* %bias_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bias_load_16"/></StgValue>
</operation>

<operation id="1950" st_id="125" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1951" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_16 = load float* %bias_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bias_load_16"/></StgValue>
</operation>

<operation id="1952" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_259 = zext i5 %i25 to i64

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1953" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_13 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_259

]]></Node>
<StgValue><ssdm name="bias_24_addr_13"/></StgValue>
</operation>

<operation id="1954" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_16, float* %bias_24_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1955" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader616

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1956" st_id="127" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16_p([7776 x float]* @buffer0_1_24_16x16_p, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [7776 x float]* @buffer1_1_24_16x16_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1957" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit883

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1958" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit883:0  %co64 = phi i5 [ 0, %55 ], [ %co_65, %.loopexit883.loopexit ]

]]></Node>
<StgValue><ssdm name="co64"/></StgValue>
</operation>

<operation id="1959" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit883:1  %exitcond302 = icmp eq i5 %co64, -8

]]></Node>
<StgValue><ssdm name="exitcond302"/></StgValue>
</operation>

<operation id="1960" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit883:2  %empty_431 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_431"/></StgValue>
</operation>

<operation id="1961" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit883:3  %co_65 = add i5 %co64, 1

]]></Node>
<StgValue><ssdm name="co_65"/></StgValue>
</operation>

<operation id="1962" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit883:4  br i1 %exitcond302, label %57, label %.preheader615.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1963" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader615.preheader:0  %tmp_930 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co64, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_930"/></StgValue>
</operation>

<operation id="1964" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="10" op_0_bw="9">
<![CDATA[
.preheader615.preheader:1  %p_shl363_cast = zext i9 %tmp_930 to i10

]]></Node>
<StgValue><ssdm name="p_shl363_cast"/></StgValue>
</operation>

<operation id="1965" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader615.preheader:2  %tmp_931 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co64, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_931"/></StgValue>
</operation>

<operation id="1966" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="6">
<![CDATA[
.preheader615.preheader:3  %p_shl364_cast = zext i6 %tmp_931 to i10

]]></Node>
<StgValue><ssdm name="p_shl364_cast"/></StgValue>
</operation>

<operation id="1967" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader615.preheader:4  %tmp_932 = add i10 %p_shl364_cast, %p_shl363_cast

]]></Node>
<StgValue><ssdm name="tmp_932"/></StgValue>
</operation>

<operation id="1968" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="0">
<![CDATA[
.preheader615.preheader:5  br label %.preheader615

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1969" st_id="128" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="exitcond302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_24_p([7776 x float]* @buffer0_1_24_16x16_p, [15552 x float]* @shuffleunit0_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1970" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader615:0  %h58 = phi i5 [ 0, %.preheader615.preheader ], [ %h_59, %.preheader615.loopexit ]

]]></Node>
<StgValue><ssdm name="h58"/></StgValue>
</operation>

<operation id="1971" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader615:1  %exitcond301 = icmp eq i5 %h58, -16

]]></Node>
<StgValue><ssdm name="exitcond301"/></StgValue>
</operation>

<operation id="1972" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader615:2  %empty_432 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_432"/></StgValue>
</operation>

<operation id="1973" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader615:3  %h_59 = add i5 %h58, 1

]]></Node>
<StgValue><ssdm name="h_59"/></StgValue>
</operation>

<operation id="1974" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader615:4  br i1 %exitcond301, label %.loopexit883.loopexit, label %.preheader614.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1975" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="10" op_0_bw="5">
<![CDATA[
.preheader614.preheader:0  %tmp_262_cast = zext i5 %h_59 to i10

]]></Node>
<StgValue><ssdm name="tmp_262_cast"/></StgValue>
</operation>

<operation id="1976" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader614.preheader:1  %tmp_933 = add i10 %tmp_262_cast, %tmp_932

]]></Node>
<StgValue><ssdm name="tmp_933"/></StgValue>
</operation>

<operation id="1977" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader614.preheader:2  %tmp_438 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_933, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="1978" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="15" op_0_bw="14">
<![CDATA[
.preheader614.preheader:3  %p_shl365_cast = zext i14 %tmp_438 to i15

]]></Node>
<StgValue><ssdm name="p_shl365_cast"/></StgValue>
</operation>

<operation id="1979" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader614.preheader:4  %tmp_441 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_933, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="1980" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="15" op_0_bw="11">
<![CDATA[
.preheader614.preheader:5  %p_shl366_cast = zext i11 %tmp_441 to i15

]]></Node>
<StgValue><ssdm name="p_shl366_cast"/></StgValue>
</operation>

<operation id="1981" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader614.preheader:6  %tmp_934 = add i15 %p_shl365_cast, %p_shl366_cast

]]></Node>
<StgValue><ssdm name="tmp_934"/></StgValue>
</operation>

<operation id="1982" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="0">
<![CDATA[
.preheader614.preheader:7  br label %.preheader614

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1983" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="0">
<![CDATA[
.loopexit883.loopexit:0  br label %.loopexit883

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1984" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader614:0  %w57 = phi i5 [ %w_58, %56 ], [ 0, %.preheader614.preheader ]

]]></Node>
<StgValue><ssdm name="w57"/></StgValue>
</operation>

<operation id="1985" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader614:1  %exitcond300 = icmp eq i5 %w57, -16

]]></Node>
<StgValue><ssdm name="exitcond300"/></StgValue>
</operation>

<operation id="1986" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader614:2  %empty_433 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_433"/></StgValue>
</operation>

<operation id="1987" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader614:3  %w_58 = add i5 %w57, 1

]]></Node>
<StgValue><ssdm name="w_58"/></StgValue>
</operation>

<operation id="1988" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader614:4  br i1 %exitcond300, label %.preheader615.loopexit, label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1989" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="15" op_0_bw="5">
<![CDATA[
:0  %tmp_266_cast = zext i5 %w_58 to i15

]]></Node>
<StgValue><ssdm name="tmp_266_cast"/></StgValue>
</operation>

<operation id="1990" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_935 = add i15 %tmp_934, %tmp_266_cast

]]></Node>
<StgValue><ssdm name="tmp_935"/></StgValue>
</operation>

<operation id="1991" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_1180_cast = zext i15 %tmp_935 to i64

]]></Node>
<StgValue><ssdm name="tmp_1180_cast"/></StgValue>
</operation>

<operation id="1992" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit0_1_outpu_2 = getelementptr [15552 x float]* @shuffleunit0_1_outpu, i64 0, i64 %tmp_1180_cast

]]></Node>
<StgValue><ssdm name="shuffleunit0_1_outpu_2"/></StgValue>
</operation>

<operation id="1993" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit0_1_outpu_3 = load float* %shuffleunit0_1_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_1_outpu_3"/></StgValue>
</operation>

<operation id="1994" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="exitcond300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="0">
<![CDATA[
.preheader615.loopexit:0  br label %.preheader615

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1995" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %buffer0_1_24_16x16_p_5 = getelementptr [7776 x float]* @buffer0_1_24_16x16_p, i64 0, i64 %tmp_1180_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_24_16x16_p_5"/></StgValue>
</operation>

<operation id="1996" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit0_1_outpu_3 = load float* %shuffleunit0_1_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_1_outpu_3"/></StgValue>
</operation>

<operation id="1997" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store float %shuffleunit0_1_outpu_3, float* %buffer0_1_24_16x16_p_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1998" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader614

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1999" st_id="132" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_24_p([7776 x float]* @buffer0_1_24_16x16_p, [15552 x float]* @shuffleunit0_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2000" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit882

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2001" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit882:0  %co65 = phi i5 [ 0, %57 ], [ %co_66, %.loopexit882.loopexit ]

]]></Node>
<StgValue><ssdm name="co65"/></StgValue>
</operation>

<operation id="2002" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="9" op_0_bw="5">
<![CDATA[
.loopexit882:1  %co66_cast = zext i5 %co65 to i9

]]></Node>
<StgValue><ssdm name="co66_cast"/></StgValue>
</operation>

<operation id="2003" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit882:2  %exitcond299 = icmp eq i5 %co65, -8

]]></Node>
<StgValue><ssdm name="exitcond299"/></StgValue>
</operation>

<operation id="2004" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit882:3  %empty_434 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_434"/></StgValue>
</operation>

<operation id="2005" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit882:4  %co_66 = add i5 %co65, 1

]]></Node>
<StgValue><ssdm name="co_66"/></StgValue>
</operation>

<operation id="2006" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit882:5  br i1 %exitcond299, label %.preheader611.preheader, label %.preheader613.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2007" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="5">
<![CDATA[
.preheader613.preheader:0  %tmp_436 = trunc i5 %co65 to i1

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2008" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader613.preheader:1  %p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_436, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="2009" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="7" op_0_bw="6">
<![CDATA[
.preheader613.preheader:2  %p_shl_cast = zext i6 %p_shl to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="2010" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader613.preheader:3  %p_shl1 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_436, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="2011" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="7" op_0_bw="4">
<![CDATA[
.preheader613.preheader:4  %p_shl1_cast = zext i4 %p_shl1 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="2012" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader613.preheader:5  %tmp_261 = sub i7 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="2013" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader613.preheader:6  %p_lshr_f_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co65, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="2014" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="7" op_0_bw="4">
<![CDATA[
.preheader613.preheader:7  %tmp_356_cast = zext i4 %p_lshr_f_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_356_cast"/></StgValue>
</operation>

<operation id="2015" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0">
<![CDATA[
.preheader613.preheader:8  br label %.preheader613

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2016" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0">
<![CDATA[
.preheader611.preheader:0  br label %.preheader611

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2017" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader613:0  %ci26 = phi i5 [ 0, %.preheader613.preheader ], [ %ci_27, %.preheader613.loopexit ]

]]></Node>
<StgValue><ssdm name="ci26"/></StgValue>
</operation>

<operation id="2018" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="7" op_0_bw="5">
<![CDATA[
.preheader613:1  %ci26_cast = zext i5 %ci26 to i7

]]></Node>
<StgValue><ssdm name="ci26_cast"/></StgValue>
</operation>

<operation id="2019" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader613:2  %exitcond298 = icmp eq i5 %ci26, -8

]]></Node>
<StgValue><ssdm name="exitcond298"/></StgValue>
</operation>

<operation id="2020" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader613:3  %empty_435 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_435"/></StgValue>
</operation>

<operation id="2021" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader613:4  %ci_27 = add i5 %ci26, 1

]]></Node>
<StgValue><ssdm name="ci_27"/></StgValue>
</operation>

<operation id="2022" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader613:5  br i1 %exitcond298, label %.loopexit882.loopexit, label %.preheader612.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2023" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="5">
<![CDATA[
.preheader612.preheader:0  %tmp_263_cast = zext i5 %ci26 to i16

]]></Node>
<StgValue><ssdm name="tmp_263_cast"/></StgValue>
</operation>

<operation id="2024" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader612.preheader:1  %tmp_264 = add i7 %tmp_261, %ci26_cast

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="2025" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="13" op_0_bw="7">
<![CDATA[
.preheader612.preheader:2  %tmp_265_cast = sext i7 %tmp_264 to i13

]]></Node>
<StgValue><ssdm name="tmp_265_cast"/></StgValue>
</operation>

<operation id="2026" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="0">
<![CDATA[
.preheader612.preheader:3  br label %.preheader612

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2027" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="0">
<![CDATA[
.loopexit882.loopexit:0  br label %.loopexit882

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2028" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader612:0  %i28 = phi i3 [ %i_29, %58 ], [ 0, %.preheader612.preheader ]

]]></Node>
<StgValue><ssdm name="i28"/></StgValue>
</operation>

<operation id="2029" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader612:1  %exitcond297 = icmp eq i3 %i28, -4

]]></Node>
<StgValue><ssdm name="exitcond297"/></StgValue>
</operation>

<operation id="2030" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader612:2  %empty_436 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_436"/></StgValue>
</operation>

<operation id="2031" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader612:3  %i_29 = add i3 %i28, 1

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="2032" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader612:4  br i1 %exitcond297, label %.preheader613.loopexit, label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2033" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_454 = trunc i3 %i28 to i2

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="2034" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_454, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="2035" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl4_cast = zext i7 %p_shl4 to i8

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="2036" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl5 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_454, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="2037" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl5_cast = zext i5 %p_shl5 to i8

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="2038" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_272 = sub i8 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="2039" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_370_cast = sext i8 %tmp_272 to i9

]]></Node>
<StgValue><ssdm name="tmp_370_cast"/></StgValue>
</operation>

<operation id="2040" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp5 = add i9 216, %tmp_370_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="2041" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_273 = add i9 %tmp5, %co66_cast

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="2042" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl6 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_454, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="2043" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl6_cast = zext i6 %p_shl6 to i7

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="2044" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_454, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="2045" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl7_cast = zext i4 %p_shl7 to i7

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="2046" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_274 = sub i7 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="2047" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_275 = add i7 %tmp_274, %tmp_356_cast

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="2048" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_940 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_275, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_940"/></StgValue>
</operation>

<operation id="2049" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_941 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_275, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_941"/></StgValue>
</operation>

<operation id="2050" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl368_cast = sext i11 %tmp_941 to i13

]]></Node>
<StgValue><ssdm name="p_shl368_cast"/></StgValue>
</operation>

<operation id="2051" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_942 = sub i13 %tmp_940, %p_shl368_cast

]]></Node>
<StgValue><ssdm name="tmp_942"/></StgValue>
</operation>

<operation id="2052" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_943 = add i13 %tmp_265_cast, %tmp_942

]]></Node>
<StgValue><ssdm name="tmp_943"/></StgValue>
</operation>

<operation id="2053" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0">
<![CDATA[
.preheader613.loopexit:0  br label %.preheader613

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2054" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
:9  %tmp_936 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_273, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_936"/></StgValue>
</operation>

<operation id="2055" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="15" op_0_bw="14">
<![CDATA[
:10  %p_shl369_cast = zext i14 %tmp_936 to i15

]]></Node>
<StgValue><ssdm name="p_shl369_cast"/></StgValue>
</operation>

<operation id="2056" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:11  %tmp_937 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_273, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_937"/></StgValue>
</operation>

<operation id="2057" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="15" op_0_bw="12">
<![CDATA[
:12  %p_shl370_cast = zext i12 %tmp_937 to i15

]]></Node>
<StgValue><ssdm name="p_shl370_cast"/></StgValue>
</operation>

<operation id="2058" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:13  %tmp_938 = sub i15 %p_shl369_cast, %p_shl370_cast

]]></Node>
<StgValue><ssdm name="tmp_938"/></StgValue>
</operation>

<operation id="2059" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="16" op_0_bw="15">
<![CDATA[
:14  %tmp_1187_cast = sext i15 %tmp_938 to i16

]]></Node>
<StgValue><ssdm name="tmp_1187_cast"/></StgValue>
</operation>

<operation id="2060" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_939 = add i16 %tmp_263_cast, %tmp_1187_cast

]]></Node>
<StgValue><ssdm name="tmp_939"/></StgValue>
</operation>

<operation id="2061" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="16">
<![CDATA[
:16  %tmp_1188_cast = sext i16 %tmp_939 to i64

]]></Node>
<StgValue><ssdm name="tmp_1188_cast"/></StgValue>
</operation>

<operation id="2062" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_9 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1188_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_9"/></StgValue>
</operation>

<operation id="2063" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_9 = load float* %shuffle_conv_1x1_add_9, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_9"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2064" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_9 = load float* %shuffle_conv_1x1_add_9, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_9"/></StgValue>
</operation>

<operation id="2065" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1196_cast = sext i13 %tmp_943 to i64

]]></Node>
<StgValue><ssdm name="tmp_1196_cast"/></StgValue>
</operation>

<operation id="2066" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1196_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad"/></StgValue>
</operation>

<operation id="2067" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_9, float* %weights_48_48_1x1_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2068" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader612

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2069" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader611:0  %i27 = phi i5 [ %i_28, %.preheader611.loopexit ], [ 0, %.preheader611.preheader ]

]]></Node>
<StgValue><ssdm name="i27"/></StgValue>
</operation>

<operation id="2070" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="7" op_0_bw="5">
<![CDATA[
.preheader611:1  %i27_cast = zext i5 %i27 to i7

]]></Node>
<StgValue><ssdm name="i27_cast"/></StgValue>
</operation>

<operation id="2071" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="9" op_0_bw="5">
<![CDATA[
.preheader611:2  %i27_cast1 = zext i5 %i27 to i9

]]></Node>
<StgValue><ssdm name="i27_cast1"/></StgValue>
</operation>

<operation id="2072" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader611:3  %exitcond296 = icmp eq i5 %i27, -8

]]></Node>
<StgValue><ssdm name="exitcond296"/></StgValue>
</operation>

<operation id="2073" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader611:4  %empty_437 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="2074" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader611:5  %i_28 = add i5 %i27, 1

]]></Node>
<StgValue><ssdm name="i_28"/></StgValue>
</operation>

<operation id="2075" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader611:6  br i1 %exitcond296, label %60, label %.preheader610.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2076" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="0">
<![CDATA[
.preheader610.preheader:0  br label %.preheader610

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2077" st_id="138" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16p_p([2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2078" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader610:0  %k = phi i2 [ %k_1, %59 ], [ 0, %.preheader610.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="2079" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader610:1  %exitcond295 = icmp eq i2 %k, -2

]]></Node>
<StgValue><ssdm name="exitcond295"/></StgValue>
</operation>

<operation id="2080" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader610:2  %empty_438 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_438"/></StgValue>
</operation>

<operation id="2081" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader610:3  %k_1 = add i2 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="2082" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader610:4  br i1 %exitcond295, label %.preheader611.loopexit, label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2083" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_443 = trunc i2 %k to i1

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="2084" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl2 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_443, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="2085" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl2_cast = zext i6 %p_shl2 to i7

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="2086" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_443, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="2087" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl3_cast = zext i4 %p_shl3 to i7

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="2088" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_267 = sub i7 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="2089" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="9" op_0_bw="7">
<![CDATA[
:6  %tmp_359_cast = sext i7 %tmp_267 to i9

]]></Node>
<StgValue><ssdm name="tmp_359_cast"/></StgValue>
</operation>

<operation id="2090" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp6 = add i9 -152, %tmp_359_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="2091" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_268 = add i9 %i27_cast1, %tmp6

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="2092" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_270 = add i7 %tmp_267, %i27_cast

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="2093" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="0">
<![CDATA[
.preheader611.loopexit:0  br label %.preheader611

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2094" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="9">
<![CDATA[
:9  %tmp_269 = zext i9 %tmp_268 to i64

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="2095" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_17 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_269

]]></Node>
<StgValue><ssdm name="bias_addr_17"/></StgValue>
</operation>

<operation id="2096" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_17 = load float* %bias_addr_17, align 4

]]></Node>
<StgValue><ssdm name="bias_load_17"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2097" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_17 = load float* %bias_addr_17, align 4

]]></Node>
<StgValue><ssdm name="bias_load_17"/></StgValue>
</operation>

<operation id="2098" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_363_cast = sext i7 %tmp_270 to i32

]]></Node>
<StgValue><ssdm name="tmp_363_cast"/></StgValue>
</operation>

<operation id="2099" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_271 = zext i32 %tmp_363_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="2100" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_271

]]></Node>
<StgValue><ssdm name="bias_48_addr"/></StgValue>
</operation>

<operation id="2101" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_17, float* %bias_48_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2102" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader610

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2103" st_id="142" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16p_p([2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2104" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit881

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2105" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit881:0  %co67 = phi i5 [ 0, %60 ], [ %co_68, %.loopexit881.loopexit ]

]]></Node>
<StgValue><ssdm name="co67"/></StgValue>
</operation>

<operation id="2106" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="7" op_0_bw="5">
<![CDATA[
.loopexit881:1  %co69_cast = zext i5 %co67 to i7

]]></Node>
<StgValue><ssdm name="co69_cast"/></StgValue>
</operation>

<operation id="2107" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="8" op_0_bw="5">
<![CDATA[
.loopexit881:2  %co69_cast1 = zext i5 %co67 to i8

]]></Node>
<StgValue><ssdm name="co69_cast1"/></StgValue>
</operation>

<operation id="2108" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit881:3  %exitcond294 = icmp eq i5 %co67, -8

]]></Node>
<StgValue><ssdm name="exitcond294"/></StgValue>
</operation>

<operation id="2109" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit881:4  %empty_439 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_439"/></StgValue>
</operation>

<operation id="2110" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit881:5  %co_68 = add i5 %co67, 1

]]></Node>
<StgValue><ssdm name="co_68"/></StgValue>
</operation>

<operation id="2111" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit881:6  br i1 %exitcond294, label %.preheader606.preheader, label %.preheader609.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2112" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="0">
<![CDATA[
.preheader609.preheader:0  br label %.preheader609

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2113" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="exitcond294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="0">
<![CDATA[
.preheader606.preheader:0  br label %.preheader606

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2114" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader609:0  %w59 = phi i2 [ %w_60, %.preheader609.loopexit ], [ 0, %.preheader609.preheader ]

]]></Node>
<StgValue><ssdm name="w59"/></StgValue>
</operation>

<operation id="2115" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader609:1  %exitcond293 = icmp eq i2 %w59, -1

]]></Node>
<StgValue><ssdm name="exitcond293"/></StgValue>
</operation>

<operation id="2116" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader609:2  %empty_440 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_440"/></StgValue>
</operation>

<operation id="2117" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader609:3  %w_60 = add i2 %w59, 1

]]></Node>
<StgValue><ssdm name="w_60"/></StgValue>
</operation>

<operation id="2118" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader609:4  br i1 %exitcond293, label %.loopexit881.loopexit, label %.preheader608.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2119" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="36" op_0_bw="2">
<![CDATA[
.preheader608.preheader:0  %tmp_276_cast1 = zext i2 %w59 to i36

]]></Node>
<StgValue><ssdm name="tmp_276_cast1"/></StgValue>
</operation>

<operation id="2120" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="12" op_0_bw="2">
<![CDATA[
.preheader608.preheader:1  %tmp_276_cast = zext i2 %w59 to i12

]]></Node>
<StgValue><ssdm name="tmp_276_cast"/></StgValue>
</operation>

<operation id="2121" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0">
<![CDATA[
.preheader608.preheader:2  br label %.preheader608

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2122" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="0">
<![CDATA[
.loopexit881.loopexit:0  br label %.loopexit881

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2123" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader608:0  %h60 = phi i2 [ 0, %.preheader608.preheader ], [ %h_61, %.preheader608.loopexit ]

]]></Node>
<StgValue><ssdm name="h60"/></StgValue>
</operation>

<operation id="2124" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader608:1  %exitcond292 = icmp eq i2 %h60, -1

]]></Node>
<StgValue><ssdm name="exitcond292"/></StgValue>
</operation>

<operation id="2125" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader608:2  %empty_441 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_441"/></StgValue>
</operation>

<operation id="2126" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader608:3  %h_61 = add i2 %h60, 1

]]></Node>
<StgValue><ssdm name="h_61"/></StgValue>
</operation>

<operation id="2127" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader608:4  br i1 %exitcond292, label %.preheader609.loopexit, label %.preheader607.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2128" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="exitcond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="10" op_0_bw="2">
<![CDATA[
.preheader607.preheader:0  %tmp_283_cast1 = zext i2 %h60 to i10

]]></Node>
<StgValue><ssdm name="tmp_283_cast1"/></StgValue>
</operation>

<operation id="2129" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="exitcond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="15" op_0_bw="2">
<![CDATA[
.preheader607.preheader:1  %tmp_283_cast = zext i2 %h60 to i15

]]></Node>
<StgValue><ssdm name="tmp_283_cast"/></StgValue>
</operation>

<operation id="2130" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="exitcond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="0">
<![CDATA[
.preheader607.preheader:2  br label %.preheader607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2131" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="0">
<![CDATA[
.preheader609.loopexit:0  br label %.preheader609

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2132" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader607:0  %i33 = phi i2 [ %i_34, %61 ], [ 0, %.preheader607.preheader ]

]]></Node>
<StgValue><ssdm name="i33"/></StgValue>
</operation>

<operation id="2133" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader607:1  %exitcond291 = icmp eq i2 %i33, -2

]]></Node>
<StgValue><ssdm name="exitcond291"/></StgValue>
</operation>

<operation id="2134" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader607:2  %empty_442 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_442"/></StgValue>
</operation>

<operation id="2135" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader607:3  %i_34 = add i2 %i33, 1

]]></Node>
<StgValue><ssdm name="i_34"/></StgValue>
</operation>

<operation id="2136" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader607:4  br i1 %exitcond291, label %.preheader608.loopexit, label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2137" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_458 = trunc i2 %i33 to i1

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="2138" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl14 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_458, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="2139" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl14_cast = zext i6 %p_shl14 to i7

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="2140" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl15 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_458, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl15"/></StgValue>
</operation>

<operation id="2141" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl15_cast = zext i4 %p_shl15 to i7

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="2142" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_287 = sub i7 %p_shl14_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="2143" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="8" op_0_bw="7">
<![CDATA[
:6  %tmp_396_cast = sext i7 %tmp_287 to i8

]]></Node>
<StgValue><ssdm name="tmp_396_cast"/></StgValue>
</operation>

<operation id="2144" st_id="146" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp7 = add i8 120, %tmp_396_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="2145" st_id="146" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_288 = add i8 %tmp7, %co69_cast1

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="2146" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_290 = add i7 %co69_cast, %tmp_287

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="2147" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="0">
<![CDATA[
.preheader608.loopexit:0  br label %.preheader608

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2148" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="11" op_0_bw="8">
<![CDATA[
:9  %tmp_289_cast1 = zext i8 %tmp_288 to i11

]]></Node>
<StgValue><ssdm name="tmp_289_cast1"/></StgValue>
</operation>

<operation id="2149" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:10  %tmp_944 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_288, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_944"/></StgValue>
</operation>

<operation id="2150" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="11" op_0_bw="10">
<![CDATA[
:11  %p_shl374_cast = zext i10 %tmp_944 to i11

]]></Node>
<StgValue><ssdm name="p_shl374_cast"/></StgValue>
</operation>

<operation id="2151" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12  %tmp_945 = sub i11 %p_shl374_cast, %tmp_289_cast1

]]></Node>
<StgValue><ssdm name="tmp_945"/></StgValue>
</operation>

<operation id="2152" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="12" op_0_bw="11">
<![CDATA[
:13  %tmp_1204_cast = sext i11 %tmp_945 to i12

]]></Node>
<StgValue><ssdm name="tmp_1204_cast"/></StgValue>
</operation>

<operation id="2153" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:14  %tmp_946 = add i12 %tmp_276_cast, %tmp_1204_cast

]]></Node>
<StgValue><ssdm name="tmp_946"/></StgValue>
</operation>

<operation id="2154" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="15" op_0_bw="12">
<![CDATA[
:15  %tmp_1205_cast = sext i12 %tmp_946 to i15

]]></Node>
<StgValue><ssdm name="tmp_1205_cast"/></StgValue>
</operation>

<operation id="2155" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:16  %tmp_460 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_946, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="2156" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="15" op_0_bw="14">
<![CDATA[
:17  %p_shl373_cast = sext i14 %tmp_460 to i15

]]></Node>
<StgValue><ssdm name="p_shl373_cast"/></StgValue>
</operation>

<operation id="2157" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp_947 = sub i15 %p_shl373_cast, %tmp_1205_cast

]]></Node>
<StgValue><ssdm name="tmp_947"/></StgValue>
</operation>

<operation id="2158" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:19  %tmp_948 = add i15 %tmp_283_cast, %tmp_947

]]></Node>
<StgValue><ssdm name="tmp_948"/></StgValue>
</operation>

<operation id="2159" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="7">
<![CDATA[
:24  %tmp_400_cast = sext i7 %tmp_290 to i32

]]></Node>
<StgValue><ssdm name="tmp_400_cast"/></StgValue>
</operation>

<operation id="2160" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="35" op_0_bw="32">
<![CDATA[
:25  %tmp_291_cast = zext i32 %tmp_400_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_291_cast"/></StgValue>
</operation>

<operation id="2161" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:26  %tmp_949 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_290, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_949"/></StgValue>
</operation>

<operation id="2162" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="34" op_0_bw="9">
<![CDATA[
:27  %tmp_950 = sext i9 %tmp_949 to i34

]]></Node>
<StgValue><ssdm name="tmp_950"/></StgValue>
</operation>

<operation id="2163" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="35" op_0_bw="34">
<![CDATA[
:28  %p_shl372_cast = zext i34 %tmp_950 to i35

]]></Node>
<StgValue><ssdm name="p_shl372_cast"/></StgValue>
</operation>

<operation id="2164" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:29  %tmp_951 = sub i35 %p_shl372_cast, %tmp_291_cast

]]></Node>
<StgValue><ssdm name="tmp_951"/></StgValue>
</operation>

<operation id="2165" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="36" op_0_bw="35">
<![CDATA[
:30  %tmp_1211_cast = sext i35 %tmp_951 to i36

]]></Node>
<StgValue><ssdm name="tmp_1211_cast"/></StgValue>
</operation>

<operation id="2166" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:31  %tmp_952 = add i36 %tmp_276_cast1, %tmp_1211_cast

]]></Node>
<StgValue><ssdm name="tmp_952"/></StgValue>
</operation>

<operation id="2167" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="10" op_0_bw="36">
<![CDATA[
:32  %tmp_461 = trunc i36 %tmp_952 to i10

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="2168" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="8" op_0_bw="36">
<![CDATA[
:33  %tmp_953 = trunc i36 %tmp_952 to i8

]]></Node>
<StgValue><ssdm name="tmp_953"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2169" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="64" op_0_bw="15">
<![CDATA[
:20  %tmp_1208_cast = zext i15 %tmp_948 to i64

]]></Node>
<StgValue><ssdm name="tmp_1208_cast"/></StgValue>
</operation>

<operation id="2170" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %shuffle_conv_3x3_add_5 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1208_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_5"/></StgValue>
</operation>

<operation id="2171" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="14">
<![CDATA[
:22  %shuffle_conv_3x3_loa_5 = load float* %shuffle_conv_3x3_add_5, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_5"/></StgValue>
</operation>

<operation id="2172" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:34  %p_shl371_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_953, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl371_cast"/></StgValue>
</operation>

<operation id="2173" st_id="148" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %tmp_954 = sub i10 %p_shl371_cast, %tmp_461

]]></Node>
<StgValue><ssdm name="tmp_954"/></StgValue>
</operation>

<operation id="2174" st_id="148" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:36  %tmp_955 = add i10 %tmp_283_cast1, %tmp_954

]]></Node>
<StgValue><ssdm name="tmp_955"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2175" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="14">
<![CDATA[
:22  %shuffle_conv_3x3_loa_5 = load float* %shuffle_conv_3x3_add_5, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_5"/></StgValue>
</operation>

<operation id="2176" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="64" op_0_bw="10">
<![CDATA[
:37  %tmp_1215_cast = zext i10 %tmp_955 to i64

]]></Node>
<StgValue><ssdm name="tmp_1215_cast"/></StgValue>
</operation>

<operation id="2177" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %weights_48_1_3x3_add = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1215_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add"/></StgValue>
</operation>

<operation id="2178" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:39  store float %shuffle_conv_3x3_loa_5, float* %weights_48_1_3x3_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2179" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %.preheader607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2180" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader606:0  %i29 = phi i5 [ %i_30, %.preheader606.loopexit ], [ 0, %.preheader606.preheader ]

]]></Node>
<StgValue><ssdm name="i29"/></StgValue>
</operation>

<operation id="2181" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="7" op_0_bw="5">
<![CDATA[
.preheader606:1  %i29_cast = zext i5 %i29 to i7

]]></Node>
<StgValue><ssdm name="i29_cast"/></StgValue>
</operation>

<operation id="2182" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="8" op_0_bw="5">
<![CDATA[
.preheader606:2  %i29_cast612_cast = zext i5 %i29 to i8

]]></Node>
<StgValue><ssdm name="i29_cast612_cast"/></StgValue>
</operation>

<operation id="2183" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader606:3  %exitcond290 = icmp eq i5 %i29, -8

]]></Node>
<StgValue><ssdm name="exitcond290"/></StgValue>
</operation>

<operation id="2184" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader606:4  %empty_443 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_443"/></StgValue>
</operation>

<operation id="2185" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader606:5  %i_30 = add i5 %i29, 1

]]></Node>
<StgValue><ssdm name="i_30"/></StgValue>
</operation>

<operation id="2186" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader606:6  br i1 %exitcond290, label %63, label %.preheader605.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2187" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="0">
<![CDATA[
.preheader605.preheader:0  br label %.preheader605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2188" st_id="150" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="exitcond290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_strid([15552 x float]* @ShuffleConvs_1_Downs, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2189" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader605:0  %k2 = phi i2 [ %k_2, %62 ], [ 0, %.preheader605.preheader ]

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="2190" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader605:1  %exitcond289 = icmp eq i2 %k2, -2

]]></Node>
<StgValue><ssdm name="exitcond289"/></StgValue>
</operation>

<operation id="2191" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader605:2  %empty_444 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_444"/></StgValue>
</operation>

<operation id="2192" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader605:3  %k_2 = add i2 %k2, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="2193" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader605:4  br i1 %exitcond289, label %.preheader606.loopexit, label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2194" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_457 = trunc i2 %k2 to i1

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="2195" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl8 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_457, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="2196" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl8_cast = zext i6 %p_shl8 to i7

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="2197" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl9 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_457, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="2198" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl9_cast = zext i4 %p_shl9 to i7

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="2199" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_278 = sub i7 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="2200" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="8" op_0_bw="7">
<![CDATA[
:6  %tmp_377_cast_cast = sext i7 %tmp_278 to i8

]]></Node>
<StgValue><ssdm name="tmp_377_cast_cast"/></StgValue>
</operation>

<operation id="2201" st_id="151" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp8 = add i8 -104, %tmp_377_cast_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="2202" st_id="151" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_279 = add i8 %i29_cast612_cast, %tmp8

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="2203" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_281 = add i7 %tmp_278, %i29_cast

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="2204" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0">
<![CDATA[
.preheader606.loopexit:0  br label %.preheader606

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2205" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="9" op_0_bw="8">
<![CDATA[
:9  %tmp_379_cast = sext i8 %tmp_279 to i9

]]></Node>
<StgValue><ssdm name="tmp_379_cast"/></StgValue>
</operation>

<operation id="2206" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="64" op_0_bw="9">
<![CDATA[
:10  %tmp_280 = zext i9 %tmp_379_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="2207" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_18 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_280

]]></Node>
<StgValue><ssdm name="bias_addr_18"/></StgValue>
</operation>

<operation id="2208" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_18 = load float* %bias_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bias_load_18"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2209" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_18 = load float* %bias_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bias_load_18"/></StgValue>
</operation>

<operation id="2210" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_381_cast = sext i7 %tmp_281 to i32

]]></Node>
<StgValue><ssdm name="tmp_381_cast"/></StgValue>
</operation>

<operation id="2211" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_282 = zext i32 %tmp_381_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="2212" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_1 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_282

]]></Node>
<StgValue><ssdm name="bias_48_addr_1"/></StgValue>
</operation>

<operation id="2213" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_18, float* %bias_48_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2214" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2215" st_id="154" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_strid([15552 x float]* @ShuffleConvs_1_Downs, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2216" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit880

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2217" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit880:0  %co69 = phi i5 [ 0, %63 ], [ %co_70, %.loopexit880.loopexit ]

]]></Node>
<StgValue><ssdm name="co69"/></StgValue>
</operation>

<operation id="2218" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="9" op_0_bw="5">
<![CDATA[
.loopexit880:1  %co71_cast = zext i5 %co69 to i9

]]></Node>
<StgValue><ssdm name="co71_cast"/></StgValue>
</operation>

<operation id="2219" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit880:2  %exitcond288 = icmp eq i5 %co69, -8

]]></Node>
<StgValue><ssdm name="exitcond288"/></StgValue>
</operation>

<operation id="2220" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit880:3  %empty_445 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_445"/></StgValue>
</operation>

<operation id="2221" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit880:4  %co_70 = add i5 %co69, 1

]]></Node>
<StgValue><ssdm name="co_70"/></StgValue>
</operation>

<operation id="2222" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit880:5  br i1 %exitcond288, label %.preheader602.preheader, label %.preheader604.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2223" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="5">
<![CDATA[
.preheader604.preheader:0  %tmp_456 = trunc i5 %co69 to i1

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="2224" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader604.preheader:1  %p_shl10 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_456, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="2225" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="7" op_0_bw="6">
<![CDATA[
.preheader604.preheader:2  %p_shl10_cast = zext i6 %p_shl10 to i7

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="2226" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader604.preheader:3  %p_shl11 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_456, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="2227" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="7" op_0_bw="4">
<![CDATA[
.preheader604.preheader:4  %p_shl11_cast = zext i4 %p_shl11 to i7

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="2228" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader604.preheader:5  %tmp_277 = sub i7 %p_shl10_cast, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="2229" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader604.preheader:6  %p_lshr_f1_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co69, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f1_cast"/></StgValue>
</operation>

<operation id="2230" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="7" op_0_bw="4">
<![CDATA[
.preheader604.preheader:7  %tmp_385_cast = zext i4 %p_lshr_f1_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_385_cast"/></StgValue>
</operation>

<operation id="2231" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="0">
<![CDATA[
.preheader604.preheader:8  br label %.preheader604

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2232" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="exitcond288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="0">
<![CDATA[
.preheader602.preheader:0  br label %.preheader602

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2233" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader604:0  %ci28 = phi i5 [ 0, %.preheader604.preheader ], [ %ci_29, %.preheader604.loopexit ]

]]></Node>
<StgValue><ssdm name="ci28"/></StgValue>
</operation>

<operation id="2234" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="7" op_0_bw="5">
<![CDATA[
.preheader604:1  %ci28_cast = zext i5 %ci28 to i7

]]></Node>
<StgValue><ssdm name="ci28_cast"/></StgValue>
</operation>

<operation id="2235" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader604:2  %exitcond287 = icmp eq i5 %ci28, -8

]]></Node>
<StgValue><ssdm name="exitcond287"/></StgValue>
</operation>

<operation id="2236" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader604:3  %empty_446 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_446"/></StgValue>
</operation>

<operation id="2237" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader604:4  %ci_29 = add i5 %ci28, 1

]]></Node>
<StgValue><ssdm name="ci_29"/></StgValue>
</operation>

<operation id="2238" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader604:5  br i1 %exitcond287, label %.loopexit880.loopexit, label %.preheader603.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2239" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="exitcond287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="16" op_0_bw="5">
<![CDATA[
.preheader603.preheader:0  %tmp_284_cast = zext i5 %ci28 to i16

]]></Node>
<StgValue><ssdm name="tmp_284_cast"/></StgValue>
</operation>

<operation id="2240" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="exitcond287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader603.preheader:1  %tmp_285 = add i7 %tmp_277, %ci28_cast

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="2241" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="exitcond287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="13" op_0_bw="7">
<![CDATA[
.preheader603.preheader:2  %tmp_286_cast = sext i7 %tmp_285 to i13

]]></Node>
<StgValue><ssdm name="tmp_286_cast"/></StgValue>
</operation>

<operation id="2242" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="exitcond287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="0">
<![CDATA[
.preheader603.preheader:3  br label %.preheader603

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2243" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond287" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="0">
<![CDATA[
.loopexit880.loopexit:0  br label %.loopexit880

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2244" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader603:0  %i35 = phi i3 [ %i_36, %64 ], [ 0, %.preheader603.preheader ]

]]></Node>
<StgValue><ssdm name="i35"/></StgValue>
</operation>

<operation id="2245" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader603:1  %exitcond286 = icmp eq i3 %i35, -4

]]></Node>
<StgValue><ssdm name="exitcond286"/></StgValue>
</operation>

<operation id="2246" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader603:2  %empty_447 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_447"/></StgValue>
</operation>

<operation id="2247" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader603:3  %i_36 = add i3 %i35, 1

]]></Node>
<StgValue><ssdm name="i_36"/></StgValue>
</operation>

<operation id="2248" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader603:4  br i1 %exitcond286, label %.preheader604.loopexit, label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2249" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_957 = trunc i3 %i35 to i2

]]></Node>
<StgValue><ssdm name="tmp_957"/></StgValue>
</operation>

<operation id="2250" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl16 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_957, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl16"/></StgValue>
</operation>

<operation id="2251" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl16_cast = zext i7 %p_shl16 to i8

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="2252" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl17 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_957, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="2253" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl17_cast = zext i5 %p_shl17 to i8

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="2254" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_297 = sub i8 %p_shl16_cast, %p_shl17_cast

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="2255" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_403_cast = sext i8 %tmp_297 to i9

]]></Node>
<StgValue><ssdm name="tmp_403_cast"/></StgValue>
</operation>

<operation id="2256" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp9 = add i9 -200, %tmp_403_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="2257" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_298 = add i9 %tmp9, %co71_cast

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="2258" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl18 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_957, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl18"/></StgValue>
</operation>

<operation id="2259" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl18_cast = zext i6 %p_shl18 to i7

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="2260" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl19 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_957, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl19"/></StgValue>
</operation>

<operation id="2261" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl19_cast = zext i4 %p_shl19 to i7

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="2262" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_299 = sub i7 %p_shl18_cast, %p_shl19_cast

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="2263" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_300 = add i7 %tmp_299, %tmp_385_cast

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="2264" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_962 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_300, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_962"/></StgValue>
</operation>

<operation id="2265" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_963 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_300, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_963"/></StgValue>
</operation>

<operation id="2266" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl376_cast = sext i11 %tmp_963 to i13

]]></Node>
<StgValue><ssdm name="p_shl376_cast"/></StgValue>
</operation>

<operation id="2267" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_964 = sub i13 %tmp_962, %p_shl376_cast

]]></Node>
<StgValue><ssdm name="tmp_964"/></StgValue>
</operation>

<operation id="2268" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_965 = add i13 %tmp_286_cast, %tmp_964

]]></Node>
<StgValue><ssdm name="tmp_965"/></StgValue>
</operation>

<operation id="2269" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="exitcond286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="0">
<![CDATA[
.preheader604.loopexit:0  br label %.preheader604

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2270" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
:9  %tmp_958 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_298, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_958"/></StgValue>
</operation>

<operation id="2271" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="15" op_0_bw="14">
<![CDATA[
:10  %p_shl377_cast = zext i14 %tmp_958 to i15

]]></Node>
<StgValue><ssdm name="p_shl377_cast"/></StgValue>
</operation>

<operation id="2272" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:11  %tmp_959 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_298, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_959"/></StgValue>
</operation>

<operation id="2273" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="15" op_0_bw="12">
<![CDATA[
:12  %p_shl378_cast = zext i12 %tmp_959 to i15

]]></Node>
<StgValue><ssdm name="p_shl378_cast"/></StgValue>
</operation>

<operation id="2274" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:13  %tmp_960 = sub i15 %p_shl377_cast, %p_shl378_cast

]]></Node>
<StgValue><ssdm name="tmp_960"/></StgValue>
</operation>

<operation id="2275" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="16" op_0_bw="15">
<![CDATA[
:14  %tmp_1222_cast = sext i15 %tmp_960 to i16

]]></Node>
<StgValue><ssdm name="tmp_1222_cast"/></StgValue>
</operation>

<operation id="2276" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_961 = add i16 %tmp_284_cast, %tmp_1222_cast

]]></Node>
<StgValue><ssdm name="tmp_961"/></StgValue>
</operation>

<operation id="2277" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="64" op_0_bw="16">
<![CDATA[
:16  %tmp_1223_cast = sext i16 %tmp_961 to i64

]]></Node>
<StgValue><ssdm name="tmp_1223_cast"/></StgValue>
</operation>

<operation id="2278" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_10 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1223_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_10"/></StgValue>
</operation>

<operation id="2279" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_10 = load float* %shuffle_conv_1x1_add_10, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_10"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2280" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_10 = load float* %shuffle_conv_1x1_add_10, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_10"/></StgValue>
</operation>

<operation id="2281" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1231_cast = sext i13 %tmp_965 to i64

]]></Node>
<StgValue><ssdm name="tmp_1231_cast"/></StgValue>
</operation>

<operation id="2282" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_1 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1231_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_1"/></StgValue>
</operation>

<operation id="2283" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_10, float* %weights_48_48_1x1_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2284" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader603

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2285" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader602:0  %i31 = phi i5 [ %i_32, %.preheader602.loopexit ], [ 0, %.preheader602.preheader ]

]]></Node>
<StgValue><ssdm name="i31"/></StgValue>
</operation>

<operation id="2286" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="7" op_0_bw="5">
<![CDATA[
.preheader602:1  %i32_cast = zext i5 %i31 to i7

]]></Node>
<StgValue><ssdm name="i32_cast"/></StgValue>
</operation>

<operation id="2287" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="8" op_0_bw="5">
<![CDATA[
.preheader602:2  %i32_cast599_cast = zext i5 %i31 to i8

]]></Node>
<StgValue><ssdm name="i32_cast599_cast"/></StgValue>
</operation>

<operation id="2288" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader602:3  %exitcond285 = icmp eq i5 %i31, -8

]]></Node>
<StgValue><ssdm name="exitcond285"/></StgValue>
</operation>

<operation id="2289" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader602:4  %empty_448 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_448"/></StgValue>
</operation>

<operation id="2290" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader602:5  %i_32 = add i5 %i31, 1

]]></Node>
<StgValue><ssdm name="i_32"/></StgValue>
</operation>

<operation id="2291" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader602:6  br i1 %exitcond285, label %66, label %.preheader601.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2292" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="0" op_0_bw="0">
<![CDATA[
.preheader601.preheader:0  br label %.preheader601

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2293" st_id="160" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2294" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader601:0  %k3 = phi i2 [ %k_3, %65 ], [ 0, %.preheader601.preheader ]

]]></Node>
<StgValue><ssdm name="k3"/></StgValue>
</operation>

<operation id="2295" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader601:1  %exitcond284 = icmp eq i2 %k3, -2

]]></Node>
<StgValue><ssdm name="exitcond284"/></StgValue>
</operation>

<operation id="2296" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader601:2  %empty_449 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_449"/></StgValue>
</operation>

<operation id="2297" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader601:3  %k_3 = add i2 %k3, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="2298" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader601:4  br i1 %exitcond284, label %.preheader602.loopexit, label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2299" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_956 = trunc i2 %k3 to i1

]]></Node>
<StgValue><ssdm name="tmp_956"/></StgValue>
</operation>

<operation id="2300" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl12 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_956, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="2301" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl12_cast = zext i6 %p_shl12 to i7

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="2302" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl13 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_956, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="2303" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl13_cast = zext i4 %p_shl13 to i7

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="2304" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_292 = sub i7 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="2305" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="8" op_0_bw="7">
<![CDATA[
:6  %tmp_387_cast_cast = sext i7 %tmp_292 to i8

]]></Node>
<StgValue><ssdm name="tmp_387_cast_cast"/></StgValue>
</operation>

<operation id="2306" st_id="161" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp10 = add i8 -56, %tmp_387_cast_cast

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="2307" st_id="161" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_293 = add i8 %i32_cast599_cast, %tmp10

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="2308" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_295 = add i7 %tmp_292, %i32_cast

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="2309" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="exitcond284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0">
<![CDATA[
.preheader602.loopexit:0  br label %.preheader602

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2310" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="9" op_0_bw="8">
<![CDATA[
:9  %tmp_389_cast = sext i8 %tmp_293 to i9

]]></Node>
<StgValue><ssdm name="tmp_389_cast"/></StgValue>
</operation>

<operation id="2311" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="64" op_0_bw="9">
<![CDATA[
:10  %tmp_294 = zext i9 %tmp_389_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="2312" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_19 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_294

]]></Node>
<StgValue><ssdm name="bias_addr_19"/></StgValue>
</operation>

<operation id="2313" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_19 = load float* %bias_addr_19, align 4

]]></Node>
<StgValue><ssdm name="bias_load_19"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2314" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_19 = load float* %bias_addr_19, align 4

]]></Node>
<StgValue><ssdm name="bias_load_19"/></StgValue>
</operation>

<operation id="2315" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_391_cast = sext i7 %tmp_295 to i32

]]></Node>
<StgValue><ssdm name="tmp_391_cast"/></StgValue>
</operation>

<operation id="2316" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_296 = zext i32 %tmp_391_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="2317" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_2 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_296

]]></Node>
<StgValue><ssdm name="bias_48_addr_2"/></StgValue>
</operation>

<operation id="2318" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_19, float* %bias_48_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2319" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader601

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2320" st_id="164" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2321" st_id="165" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_48_l_p([4800 x float]* @buffer1_1_48_8x8_p, [9600 x float]* @downsampleunit1_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2322" st_id="166" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_48_l_p([4800 x float]* @buffer1_1_48_8x8_p, [9600 x float]* @downsampleunit1_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2323" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit879

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2324" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit879:0  %co71 = phi i5 [ 0, %66 ], [ %co_72, %.loopexit879.loopexit ]

]]></Node>
<StgValue><ssdm name="co71"/></StgValue>
</operation>

<operation id="2325" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="7" op_0_bw="5">
<![CDATA[
.loopexit879:1  %co73_cast = zext i5 %co71 to i7

]]></Node>
<StgValue><ssdm name="co73_cast"/></StgValue>
</operation>

<operation id="2326" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="8" op_0_bw="5">
<![CDATA[
.loopexit879:2  %co73_cast1 = zext i5 %co71 to i8

]]></Node>
<StgValue><ssdm name="co73_cast1"/></StgValue>
</operation>

<operation id="2327" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit879:3  %exitcond283 = icmp eq i5 %co71, -8

]]></Node>
<StgValue><ssdm name="exitcond283"/></StgValue>
</operation>

<operation id="2328" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit879:4  %empty_450 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_450"/></StgValue>
</operation>

<operation id="2329" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit879:5  %co_72 = add i5 %co71, 1

]]></Node>
<StgValue><ssdm name="co_72"/></StgValue>
</operation>

<operation id="2330" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit879:6  br i1 %exitcond283, label %.preheader597.preheader, label %.preheader600.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2331" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="0">
<![CDATA[
.preheader600.preheader:0  br label %.preheader600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2332" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="0">
<![CDATA[
.preheader597.preheader:0  br label %.preheader597

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2333" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader600:0  %w61 = phi i2 [ %w_62, %.preheader600.loopexit ], [ 0, %.preheader600.preheader ]

]]></Node>
<StgValue><ssdm name="w61"/></StgValue>
</operation>

<operation id="2334" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader600:1  %exitcond282 = icmp eq i2 %w61, -1

]]></Node>
<StgValue><ssdm name="exitcond282"/></StgValue>
</operation>

<operation id="2335" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader600:2  %empty_451 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_451"/></StgValue>
</operation>

<operation id="2336" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader600:3  %w_62 = add i2 %w61, 1

]]></Node>
<StgValue><ssdm name="w_62"/></StgValue>
</operation>

<operation id="2337" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader600:4  br i1 %exitcond282, label %.loopexit879.loopexit, label %.preheader599.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2338" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="36" op_0_bw="2">
<![CDATA[
.preheader599.preheader:0  %tmp_301_cast1 = zext i2 %w61 to i36

]]></Node>
<StgValue><ssdm name="tmp_301_cast1"/></StgValue>
</operation>

<operation id="2339" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="11" op_0_bw="2">
<![CDATA[
.preheader599.preheader:1  %tmp_301_cast = zext i2 %w61 to i11

]]></Node>
<StgValue><ssdm name="tmp_301_cast"/></StgValue>
</operation>

<operation id="2340" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="0">
<![CDATA[
.preheader599.preheader:2  br label %.preheader599

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2341" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="0" op_0_bw="0">
<![CDATA[
.loopexit879.loopexit:0  br label %.loopexit879

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2342" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader599:0  %h62 = phi i2 [ 0, %.preheader599.preheader ], [ %h_63, %.preheader599.loopexit ]

]]></Node>
<StgValue><ssdm name="h62"/></StgValue>
</operation>

<operation id="2343" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader599:1  %exitcond281 = icmp eq i2 %h62, -1

]]></Node>
<StgValue><ssdm name="exitcond281"/></StgValue>
</operation>

<operation id="2344" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader599:2  %empty_452 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_452"/></StgValue>
</operation>

<operation id="2345" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader599:3  %h_63 = add i2 %h62, 1

]]></Node>
<StgValue><ssdm name="h_63"/></StgValue>
</operation>

<operation id="2346" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader599:4  br i1 %exitcond281, label %.preheader600.loopexit, label %.preheader598.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2347" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="exitcond281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="10" op_0_bw="2">
<![CDATA[
.preheader598.preheader:0  %tmp_308_cast1 = zext i2 %h62 to i10

]]></Node>
<StgValue><ssdm name="tmp_308_cast1"/></StgValue>
</operation>

<operation id="2348" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="exitcond281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="15" op_0_bw="2">
<![CDATA[
.preheader598.preheader:1  %tmp_308_cast = zext i2 %h62 to i15

]]></Node>
<StgValue><ssdm name="tmp_308_cast"/></StgValue>
</operation>

<operation id="2349" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="exitcond281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="0" op_0_bw="0">
<![CDATA[
.preheader598.preheader:2  br label %.preheader598

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2350" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="exitcond281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="0" op_0_bw="0">
<![CDATA[
.preheader600.loopexit:0  br label %.preheader600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2351" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader598:0  %i40 = phi i2 [ %i_41, %67 ], [ 0, %.preheader598.preheader ]

]]></Node>
<StgValue><ssdm name="i40"/></StgValue>
</operation>

<operation id="2352" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader598:1  %exitcond280 = icmp eq i2 %i40, -2

]]></Node>
<StgValue><ssdm name="exitcond280"/></StgValue>
</operation>

<operation id="2353" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader598:2  %empty_453 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_453"/></StgValue>
</operation>

<operation id="2354" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader598:3  %i_41 = add i2 %i40, 1

]]></Node>
<StgValue><ssdm name="i_41"/></StgValue>
</operation>

<operation id="2355" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader598:4  br i1 %exitcond280, label %.preheader599.loopexit, label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2356" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_968 = trunc i2 %i40 to i1

]]></Node>
<StgValue><ssdm name="tmp_968"/></StgValue>
</operation>

<operation id="2357" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl26 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_968, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl26"/></StgValue>
</operation>

<operation id="2358" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl26_cast = zext i6 %p_shl26 to i7

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="2359" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl27 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_968, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl27"/></StgValue>
</operation>

<operation id="2360" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl27_cast = zext i4 %p_shl27 to i7

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="2361" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_312 = sub i7 %p_shl26_cast, %p_shl27_cast

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="2362" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="8" op_0_bw="7">
<![CDATA[
:6  %tmp_429_cast = sext i7 %tmp_312 to i8

]]></Node>
<StgValue><ssdm name="tmp_429_cast"/></StgValue>
</operation>

<operation id="2363" st_id="170" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp11 = add i8 -88, %tmp_429_cast

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="2364" st_id="170" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_313 = add i8 %tmp11, %co73_cast1

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="2365" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22  %tmp_315 = add i7 %co73_cast, %tmp_312

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2366" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="exitcond280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="0">
<![CDATA[
.preheader599.loopexit:0  br label %.preheader599

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2367" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="11" op_0_bw="8">
<![CDATA[
:9  %tmp_314_cast = zext i8 %tmp_313 to i11

]]></Node>
<StgValue><ssdm name="tmp_314_cast"/></StgValue>
</operation>

<operation id="2368" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:10  %tmp_969 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_313, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_969"/></StgValue>
</operation>

<operation id="2369" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="11" op_0_bw="10">
<![CDATA[
:11  %p_shl382_cast = zext i10 %tmp_969 to i11

]]></Node>
<StgValue><ssdm name="p_shl382_cast"/></StgValue>
</operation>

<operation id="2370" st_id="171" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12  %tmp_970 = sub i11 %p_shl382_cast, %tmp_314_cast

]]></Node>
<StgValue><ssdm name="tmp_970"/></StgValue>
</operation>

<operation id="2371" st_id="171" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:13  %tmp_971 = add i11 %tmp_301_cast, %tmp_970

]]></Node>
<StgValue><ssdm name="tmp_971"/></StgValue>
</operation>

<operation id="2372" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="15" op_0_bw="11">
<![CDATA[
:14  %tmp_1240_cast = sext i11 %tmp_971 to i15

]]></Node>
<StgValue><ssdm name="tmp_1240_cast"/></StgValue>
</operation>

<operation id="2373" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
:15  %tmp_972 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_971, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_972"/></StgValue>
</operation>

<operation id="2374" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="15" op_0_bw="13">
<![CDATA[
:16  %p_shl381_cast = sext i13 %tmp_972 to i15

]]></Node>
<StgValue><ssdm name="p_shl381_cast"/></StgValue>
</operation>

<operation id="2375" st_id="171" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_973 = sub i15 %p_shl381_cast, %tmp_1240_cast

]]></Node>
<StgValue><ssdm name="tmp_973"/></StgValue>
</operation>

<operation id="2376" st_id="171" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp_974 = add i15 %tmp_308_cast, %tmp_973

]]></Node>
<StgValue><ssdm name="tmp_974"/></StgValue>
</operation>

<operation id="2377" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="7">
<![CDATA[
:23  %tmp_433_cast = sext i7 %tmp_315 to i32

]]></Node>
<StgValue><ssdm name="tmp_433_cast"/></StgValue>
</operation>

<operation id="2378" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="35" op_0_bw="32">
<![CDATA[
:24  %tmp_316_cast = zext i32 %tmp_433_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_316_cast"/></StgValue>
</operation>

<operation id="2379" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:25  %tmp_975 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_315, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_975"/></StgValue>
</operation>

<operation id="2380" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="34" op_0_bw="9">
<![CDATA[
:26  %tmp_976 = sext i9 %tmp_975 to i34

]]></Node>
<StgValue><ssdm name="tmp_976"/></StgValue>
</operation>

<operation id="2381" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="35" op_0_bw="34">
<![CDATA[
:27  %p_shl380_cast = zext i34 %tmp_976 to i35

]]></Node>
<StgValue><ssdm name="p_shl380_cast"/></StgValue>
</operation>

<operation id="2382" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:28  %tmp_977 = sub i35 %p_shl380_cast, %tmp_316_cast

]]></Node>
<StgValue><ssdm name="tmp_977"/></StgValue>
</operation>

<operation id="2383" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="36" op_0_bw="35">
<![CDATA[
:29  %tmp_1246_cast = sext i35 %tmp_977 to i36

]]></Node>
<StgValue><ssdm name="tmp_1246_cast"/></StgValue>
</operation>

<operation id="2384" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:30  %tmp_978 = add i36 %tmp_301_cast1, %tmp_1246_cast

]]></Node>
<StgValue><ssdm name="tmp_978"/></StgValue>
</operation>

<operation id="2385" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="10" op_0_bw="36">
<![CDATA[
:31  %tmp_979 = trunc i36 %tmp_978 to i10

]]></Node>
<StgValue><ssdm name="tmp_979"/></StgValue>
</operation>

<operation id="2386" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="8" op_0_bw="36">
<![CDATA[
:32  %tmp_980 = trunc i36 %tmp_978 to i8

]]></Node>
<StgValue><ssdm name="tmp_980"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2387" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="64" op_0_bw="15">
<![CDATA[
:19  %tmp_1243_cast = zext i15 %tmp_974 to i64

]]></Node>
<StgValue><ssdm name="tmp_1243_cast"/></StgValue>
</operation>

<operation id="2388" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %shuffle_conv_3x3_add_6 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1243_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_6"/></StgValue>
</operation>

<operation id="2389" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_6 = load float* %shuffle_conv_3x3_add_6, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_6"/></StgValue>
</operation>

<operation id="2390" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:33  %p_shl379_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_980, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl379_cast"/></StgValue>
</operation>

<operation id="2391" st_id="172" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:34  %tmp_981 = sub i10 %p_shl379_cast, %tmp_979

]]></Node>
<StgValue><ssdm name="tmp_981"/></StgValue>
</operation>

<operation id="2392" st_id="172" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %tmp_982 = add i10 %tmp_308_cast1, %tmp_981

]]></Node>
<StgValue><ssdm name="tmp_982"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2393" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_6 = load float* %shuffle_conv_3x3_add_6, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_6"/></StgValue>
</operation>

<operation id="2394" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="64" op_0_bw="10">
<![CDATA[
:36  %tmp_1250_cast = zext i10 %tmp_982 to i64

]]></Node>
<StgValue><ssdm name="tmp_1250_cast"/></StgValue>
</operation>

<operation id="2395" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %weights_48_1_3x3_add_1 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1250_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_1"/></StgValue>
</operation>

<operation id="2396" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:38  store float %shuffle_conv_3x3_loa_6, float* %weights_48_1_3x3_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2397" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %.preheader598

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2398" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader597:0  %i37 = phi i5 [ %i_38, %.preheader597.loopexit ], [ 0, %.preheader597.preheader ]

]]></Node>
<StgValue><ssdm name="i37"/></StgValue>
</operation>

<operation id="2399" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="7" op_0_bw="5">
<![CDATA[
.preheader597:1  %i37_cast = zext i5 %i37 to i7

]]></Node>
<StgValue><ssdm name="i37_cast"/></StgValue>
</operation>

<operation id="2400" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="10" op_0_bw="5">
<![CDATA[
.preheader597:2  %i37_cast1 = zext i5 %i37 to i10

]]></Node>
<StgValue><ssdm name="i37_cast1"/></StgValue>
</operation>

<operation id="2401" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader597:3  %exitcond279 = icmp eq i5 %i37, -8

]]></Node>
<StgValue><ssdm name="exitcond279"/></StgValue>
</operation>

<operation id="2402" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader597:4  %empty_454 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_454"/></StgValue>
</operation>

<operation id="2403" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader597:5  %i_38 = add i5 %i37, 1

]]></Node>
<StgValue><ssdm name="i_38"/></StgValue>
</operation>

<operation id="2404" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader597:6  br i1 %exitcond279, label %69, label %.preheader596.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2405" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="exitcond279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="0">
<![CDATA[
.preheader596.preheader:0  br label %.preheader596

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2406" st_id="174" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="exitcond279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_strid([15552 x float]* @shuffleunit0_2_outpu, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2407" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader596:0  %k4 = phi i2 [ %k_4, %68 ], [ 0, %.preheader596.preheader ]

]]></Node>
<StgValue><ssdm name="k4"/></StgValue>
</operation>

<operation id="2408" st_id="175" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader596:1  %exitcond278 = icmp eq i2 %k4, -2

]]></Node>
<StgValue><ssdm name="exitcond278"/></StgValue>
</operation>

<operation id="2409" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader596:2  %empty_455 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_455"/></StgValue>
</operation>

<operation id="2410" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader596:3  %k_4 = add i2 %k4, 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="2411" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader596:4  br i1 %exitcond278, label %.preheader597.loopexit, label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2412" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_967 = trunc i2 %k4 to i1

]]></Node>
<StgValue><ssdm name="tmp_967"/></StgValue>
</operation>

<operation id="2413" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl20 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_967, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl20"/></StgValue>
</operation>

<operation id="2414" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl20_cast = zext i6 %p_shl20 to i7

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="2415" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl21 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_967, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl21"/></StgValue>
</operation>

<operation id="2416" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl21_cast = zext i4 %p_shl21 to i7

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="2417" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_303 = sub i7 %p_shl20_cast, %p_shl21_cast

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="2418" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_410_cast = sext i7 %tmp_303 to i10

]]></Node>
<StgValue><ssdm name="tmp_410_cast"/></StgValue>
</operation>

<operation id="2419" st_id="175" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp12 = add i10 504, %tmp_410_cast

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="2420" st_id="175" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_304 = add i10 %i37_cast1, %tmp12

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="2421" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_306 = add i7 %tmp_303, %i37_cast

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="2422" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="0">
<![CDATA[
.preheader597.loopexit:0  br label %.preheader597

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2423" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_305 = zext i10 %tmp_304 to i64

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2424" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_20 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_305

]]></Node>
<StgValue><ssdm name="bias_addr_20"/></StgValue>
</operation>

<operation id="2425" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_20 = load float* %bias_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bias_load_20"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2426" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_20 = load float* %bias_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bias_load_20"/></StgValue>
</operation>

<operation id="2427" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_414_cast = sext i7 %tmp_306 to i32

]]></Node>
<StgValue><ssdm name="tmp_414_cast"/></StgValue>
</operation>

<operation id="2428" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_307 = zext i32 %tmp_414_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="2429" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_3 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_307

]]></Node>
<StgValue><ssdm name="bias_48_addr_3"/></StgValue>
</operation>

<operation id="2430" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_20, float* %bias_48_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2431" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader596

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2432" st_id="178" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_strid([15552 x float]* @shuffleunit0_2_outpu, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2433" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit878

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2434" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit878:0  %co73 = phi i5 [ 0, %69 ], [ %co_74, %.loopexit878.loopexit ]

]]></Node>
<StgValue><ssdm name="co73"/></StgValue>
</operation>

<operation id="2435" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="10" op_0_bw="5">
<![CDATA[
.loopexit878:1  %co75_cast = zext i5 %co73 to i10

]]></Node>
<StgValue><ssdm name="co75_cast"/></StgValue>
</operation>

<operation id="2436" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit878:2  %exitcond277 = icmp eq i5 %co73, -8

]]></Node>
<StgValue><ssdm name="exitcond277"/></StgValue>
</operation>

<operation id="2437" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit878:3  %empty_456 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_456"/></StgValue>
</operation>

<operation id="2438" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit878:4  %co_74 = add i5 %co73, 1

]]></Node>
<StgValue><ssdm name="co_74"/></StgValue>
</operation>

<operation id="2439" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit878:5  br i1 %exitcond277, label %.preheader593.preheader, label %.preheader595.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2440" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="5">
<![CDATA[
.preheader595.preheader:0  %tmp_966 = trunc i5 %co73 to i1

]]></Node>
<StgValue><ssdm name="tmp_966"/></StgValue>
</operation>

<operation id="2441" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader595.preheader:1  %p_shl22 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_966, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl22"/></StgValue>
</operation>

<operation id="2442" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="7" op_0_bw="6">
<![CDATA[
.preheader595.preheader:2  %p_shl22_cast = zext i6 %p_shl22 to i7

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="2443" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader595.preheader:3  %p_shl23 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_966, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl23"/></StgValue>
</operation>

<operation id="2444" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="7" op_0_bw="4">
<![CDATA[
.preheader595.preheader:4  %p_shl23_cast = zext i4 %p_shl23 to i7

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="2445" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader595.preheader:5  %tmp_302 = sub i7 %p_shl22_cast, %p_shl23_cast

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="2446" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader595.preheader:6  %p_lshr_f2_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co73, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f2_cast"/></StgValue>
</operation>

<operation id="2447" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="7" op_0_bw="4">
<![CDATA[
.preheader595.preheader:7  %tmp_418_cast = zext i4 %p_lshr_f2_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_418_cast"/></StgValue>
</operation>

<operation id="2448" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="0" op_0_bw="0">
<![CDATA[
.preheader595.preheader:8  br label %.preheader595

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2449" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="exitcond277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="0">
<![CDATA[
.preheader593.preheader:0  br label %.preheader593

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2450" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader595:0  %ci30 = phi i5 [ 0, %.preheader595.preheader ], [ %ci_31, %.preheader595.loopexit ]

]]></Node>
<StgValue><ssdm name="ci30"/></StgValue>
</operation>

<operation id="2451" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="7" op_0_bw="5">
<![CDATA[
.preheader595:1  %ci30_cast = zext i5 %ci30 to i7

]]></Node>
<StgValue><ssdm name="ci30_cast"/></StgValue>
</operation>

<operation id="2452" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader595:2  %exitcond276 = icmp eq i5 %ci30, -8

]]></Node>
<StgValue><ssdm name="exitcond276"/></StgValue>
</operation>

<operation id="2453" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader595:3  %empty_457 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_457"/></StgValue>
</operation>

<operation id="2454" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader595:4  %ci_31 = add i5 %ci30, 1

]]></Node>
<StgValue><ssdm name="ci_31"/></StgValue>
</operation>

<operation id="2455" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader595:5  br i1 %exitcond276, label %.loopexit878.loopexit, label %.preheader594.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2456" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="exitcond276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="17" op_0_bw="5">
<![CDATA[
.preheader594.preheader:0  %tmp_309_cast = zext i5 %ci30 to i17

]]></Node>
<StgValue><ssdm name="tmp_309_cast"/></StgValue>
</operation>

<operation id="2457" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="exitcond276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader594.preheader:1  %tmp_310 = add i7 %tmp_302, %ci30_cast

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="2458" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="exitcond276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="13" op_0_bw="7">
<![CDATA[
.preheader594.preheader:2  %tmp_311_cast = sext i7 %tmp_310 to i13

]]></Node>
<StgValue><ssdm name="tmp_311_cast"/></StgValue>
</operation>

<operation id="2459" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="exitcond276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="0" op_0_bw="0">
<![CDATA[
.preheader594.preheader:3  br label %.preheader594

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2460" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="exitcond276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="0" op_0_bw="0">
<![CDATA[
.loopexit878.loopexit:0  br label %.loopexit878

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2461" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader594:0  %i42 = phi i3 [ %i_43, %70 ], [ 0, %.preheader594.preheader ]

]]></Node>
<StgValue><ssdm name="i42"/></StgValue>
</operation>

<operation id="2462" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader594:1  %exitcond275 = icmp eq i3 %i42, -4

]]></Node>
<StgValue><ssdm name="exitcond275"/></StgValue>
</operation>

<operation id="2463" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader594:2  %empty_458 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_458"/></StgValue>
</operation>

<operation id="2464" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader594:3  %i_43 = add i3 %i42, 1

]]></Node>
<StgValue><ssdm name="i_43"/></StgValue>
</operation>

<operation id="2465" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader594:4  br i1 %exitcond275, label %.preheader595.loopexit, label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2466" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_990 = trunc i3 %i42 to i2

]]></Node>
<StgValue><ssdm name="tmp_990"/></StgValue>
</operation>

<operation id="2467" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl30 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_990, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl30"/></StgValue>
</operation>

<operation id="2468" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl30_cast = zext i7 %p_shl30 to i8

]]></Node>
<StgValue><ssdm name="p_shl30_cast"/></StgValue>
</operation>

<operation id="2469" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl31 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_990, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl31"/></StgValue>
</operation>

<operation id="2470" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl31_cast = zext i5 %p_shl31 to i8

]]></Node>
<StgValue><ssdm name="p_shl31_cast"/></StgValue>
</operation>

<operation id="2471" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_323 = sub i8 %p_shl30_cast, %p_shl31_cast

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="2472" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_441_cast = sext i8 %tmp_323 to i9

]]></Node>
<StgValue><ssdm name="tmp_441_cast"/></StgValue>
</operation>

<operation id="2473" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp13 = add i9 -104, %tmp_441_cast

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="2474" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="10" op_0_bw="9">
<![CDATA[
:8  %tmp13_cast = zext i9 %tmp13 to i10

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="2475" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %tmp_324 = add i10 %tmp13_cast, %co75_cast

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="2476" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:20  %p_shl32 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_990, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl32"/></StgValue>
</operation>

<operation id="2477" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="7" op_0_bw="6">
<![CDATA[
:21  %p_shl32_cast = zext i6 %p_shl32 to i7

]]></Node>
<StgValue><ssdm name="p_shl32_cast"/></StgValue>
</operation>

<operation id="2478" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:22  %p_shl33 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_990, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl33"/></StgValue>
</operation>

<operation id="2479" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="7" op_0_bw="4">
<![CDATA[
:23  %p_shl33_cast = zext i4 %p_shl33 to i7

]]></Node>
<StgValue><ssdm name="p_shl33_cast"/></StgValue>
</operation>

<operation id="2480" st_id="181" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_325 = sub i7 %p_shl32_cast, %p_shl33_cast

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="2481" st_id="181" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_326 = add i7 %tmp_325, %tmp_418_cast

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="2482" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:26  %tmp_995 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_326, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_995"/></StgValue>
</operation>

<operation id="2483" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:27  %tmp_996 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_326, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_996"/></StgValue>
</operation>

<operation id="2484" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="13" op_0_bw="11">
<![CDATA[
:28  %p_shl384_cast = sext i11 %tmp_996 to i13

]]></Node>
<StgValue><ssdm name="p_shl384_cast"/></StgValue>
</operation>

<operation id="2485" st_id="181" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_997 = sub i13 %tmp_995, %p_shl384_cast

]]></Node>
<StgValue><ssdm name="tmp_997"/></StgValue>
</operation>

<operation id="2486" st_id="181" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_998 = add i13 %tmp_311_cast, %tmp_997

]]></Node>
<StgValue><ssdm name="tmp_998"/></StgValue>
</operation>

<operation id="2487" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="exitcond275" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="0">
<![CDATA[
.preheader595.loopexit:0  br label %.preheader595

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2488" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:10  %tmp_991 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_324, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_991"/></StgValue>
</operation>

<operation id="2489" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="16" op_0_bw="15">
<![CDATA[
:11  %p_shl385_cast = zext i15 %tmp_991 to i16

]]></Node>
<StgValue><ssdm name="p_shl385_cast"/></StgValue>
</operation>

<operation id="2490" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:12  %tmp_992 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_324, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_992"/></StgValue>
</operation>

<operation id="2491" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="16" op_0_bw="13">
<![CDATA[
:13  %p_shl386_cast = zext i13 %tmp_992 to i16

]]></Node>
<StgValue><ssdm name="p_shl386_cast"/></StgValue>
</operation>

<operation id="2492" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %tmp_993 = sub i16 %p_shl385_cast, %p_shl386_cast

]]></Node>
<StgValue><ssdm name="tmp_993"/></StgValue>
</operation>

<operation id="2493" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="17" op_0_bw="16">
<![CDATA[
:15  %tmp_1263_cast = sext i16 %tmp_993 to i17

]]></Node>
<StgValue><ssdm name="tmp_1263_cast"/></StgValue>
</operation>

<operation id="2494" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:16  %tmp_994 = add i17 %tmp_309_cast, %tmp_1263_cast

]]></Node>
<StgValue><ssdm name="tmp_994"/></StgValue>
</operation>

<operation id="2495" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="17">
<![CDATA[
:17  %tmp_1264_cast = sext i17 %tmp_994 to i64

]]></Node>
<StgValue><ssdm name="tmp_1264_cast"/></StgValue>
</operation>

<operation id="2496" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %shuffle_conv_1x1_add_11 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1264_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_11"/></StgValue>
</operation>

<operation id="2497" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_11 = load float* %shuffle_conv_1x1_add_11, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_11"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2498" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_11 = load float* %shuffle_conv_1x1_add_11, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_11"/></StgValue>
</operation>

<operation id="2499" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="64" op_0_bw="13">
<![CDATA[
:31  %tmp_1272_cast = sext i13 %tmp_998 to i64

]]></Node>
<StgValue><ssdm name="tmp_1272_cast"/></StgValue>
</operation>

<operation id="2500" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %weights_48_48_1x1_ad_2 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1272_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_2"/></StgValue>
</operation>

<operation id="2501" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:33  store float %shuffle_conv_1x1_loa_11, float* %weights_48_48_1x1_ad_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2502" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %.preheader594

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2503" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader593:0  %i39 = phi i5 [ %i_40, %.preheader593.loopexit ], [ 0, %.preheader593.preheader ]

]]></Node>
<StgValue><ssdm name="i39"/></StgValue>
</operation>

<operation id="2504" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="7" op_0_bw="5">
<![CDATA[
.preheader593:1  %i39_cast = zext i5 %i39 to i7

]]></Node>
<StgValue><ssdm name="i39_cast"/></StgValue>
</operation>

<operation id="2505" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="10" op_0_bw="5">
<![CDATA[
.preheader593:2  %i39_cast1 = zext i5 %i39 to i10

]]></Node>
<StgValue><ssdm name="i39_cast1"/></StgValue>
</operation>

<operation id="2506" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader593:3  %exitcond274 = icmp eq i5 %i39, -8

]]></Node>
<StgValue><ssdm name="exitcond274"/></StgValue>
</operation>

<operation id="2507" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader593:4  %empty_459 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_459"/></StgValue>
</operation>

<operation id="2508" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader593:5  %i_40 = add i5 %i39, 1

]]></Node>
<StgValue><ssdm name="i_40"/></StgValue>
</operation>

<operation id="2509" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader593:6  br i1 %exitcond274, label %72, label %.preheader592.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2510" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="exitcond274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="0" op_0_bw="0">
<![CDATA[
.preheader592.preheader:0  br label %.preheader592

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2511" st_id="184" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="exitcond274" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2512" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader592:0  %k5 = phi i2 [ %k_5, %71 ], [ 0, %.preheader592.preheader ]

]]></Node>
<StgValue><ssdm name="k5"/></StgValue>
</operation>

<operation id="2513" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader592:1  %exitcond273 = icmp eq i2 %k5, -2

]]></Node>
<StgValue><ssdm name="exitcond273"/></StgValue>
</operation>

<operation id="2514" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader592:2  %empty_460 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_460"/></StgValue>
</operation>

<operation id="2515" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader592:3  %k_5 = add i2 %k5, 1

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="2516" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader592:4  br i1 %exitcond273, label %.preheader593.loopexit, label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2517" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_989 = trunc i2 %k5 to i1

]]></Node>
<StgValue><ssdm name="tmp_989"/></StgValue>
</operation>

<operation id="2518" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl24 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_989, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl24"/></StgValue>
</operation>

<operation id="2519" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl24_cast = zext i6 %p_shl24 to i7

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="2520" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl25 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_989, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl25"/></StgValue>
</operation>

<operation id="2521" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl25_cast = zext i4 %p_shl25 to i7

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="2522" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_318 = sub i7 %p_shl24_cast, %p_shl25_cast

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="2523" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_420_cast = sext i7 %tmp_318 to i10

]]></Node>
<StgValue><ssdm name="tmp_420_cast"/></StgValue>
</operation>

<operation id="2524" st_id="185" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp14 = add i10 -472, %tmp_420_cast

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="2525" st_id="185" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_319 = add i10 %i39_cast1, %tmp14

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="2526" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_321 = add i7 %tmp_318, %i39_cast

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="2527" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="exitcond273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="0">
<![CDATA[
.preheader593.loopexit:0  br label %.preheader593

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2528" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_320 = zext i10 %tmp_319 to i64

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="2529" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_21 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_320

]]></Node>
<StgValue><ssdm name="bias_addr_21"/></StgValue>
</operation>

<operation id="2530" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_21 = load float* %bias_addr_21, align 4

]]></Node>
<StgValue><ssdm name="bias_load_21"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2531" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_21 = load float* %bias_addr_21, align 4

]]></Node>
<StgValue><ssdm name="bias_load_21"/></StgValue>
</operation>

<operation id="2532" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_424_cast = sext i7 %tmp_321 to i32

]]></Node>
<StgValue><ssdm name="tmp_424_cast"/></StgValue>
</operation>

<operation id="2533" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_322 = zext i32 %tmp_424_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="2534" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_4 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_322

]]></Node>
<StgValue><ssdm name="bias_48_addr_4"/></StgValue>
</operation>

<operation id="2535" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_21, float* %bias_48_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2536" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader592

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2537" st_id="188" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2538" st_id="189" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_48_r_p([4800 x float]* @buffer1_1_48_8x8_p, [9600 x float]* @downsampleunit1_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2539" st_id="190" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_48_r_p([4800 x float]* @buffer1_1_48_8x8_p, [9600 x float]* @downsampleunit1_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2540" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit877

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2541" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit877:0  %co75 = phi i6 [ 0, %72 ], [ %co_76, %.loopexit877.loopexit ]

]]></Node>
<StgValue><ssdm name="co75"/></StgValue>
</operation>

<operation id="2542" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="7" op_0_bw="6">
<![CDATA[
.loopexit877:1  %co77_cast = zext i6 %co75 to i7

]]></Node>
<StgValue><ssdm name="co77_cast"/></StgValue>
</operation>

<operation id="2543" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit877:2  %exitcond272 = icmp eq i6 %co75, -16

]]></Node>
<StgValue><ssdm name="exitcond272"/></StgValue>
</operation>

<operation id="2544" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit877:3  %empty_461 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_461"/></StgValue>
</operation>

<operation id="2545" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit877:4  %co_76 = add i6 %co75, 1

]]></Node>
<StgValue><ssdm name="co_76"/></StgValue>
</operation>

<operation id="2546" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit877:5  br i1 %exitcond272, label %.preheader589.preheader, label %.preheader591.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2547" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader591.preheader:0  %tmp_317 = add i7 %co77_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="2548" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader591.preheader:1  %tmp_983 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_317, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_983"/></StgValue>
</operation>

<operation id="2549" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="11" op_0_bw="10">
<![CDATA[
.preheader591.preheader:2  %p_shl389_cast = zext i10 %tmp_983 to i11

]]></Node>
<StgValue><ssdm name="p_shl389_cast"/></StgValue>
</operation>

<operation id="2550" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader591.preheader:3  %tmp_984 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_317, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_984"/></StgValue>
</operation>

<operation id="2551" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="11" op_0_bw="8">
<![CDATA[
.preheader591.preheader:4  %p_shl390_cast = zext i8 %tmp_984 to i11

]]></Node>
<StgValue><ssdm name="p_shl390_cast"/></StgValue>
</operation>

<operation id="2552" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader591.preheader:5  %tmp_985 = add i11 %p_shl390_cast, %p_shl389_cast

]]></Node>
<StgValue><ssdm name="tmp_985"/></StgValue>
</operation>

<operation id="2553" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader591.preheader:6  %tmp_986 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co75, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_986"/></StgValue>
</operation>

<operation id="2554" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="10" op_0_bw="9">
<![CDATA[
.preheader591.preheader:7  %p_shl387_cast = zext i9 %tmp_986 to i10

]]></Node>
<StgValue><ssdm name="p_shl387_cast"/></StgValue>
</operation>

<operation id="2555" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader591.preheader:8  %tmp_987 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co75, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_987"/></StgValue>
</operation>

<operation id="2556" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="10" op_0_bw="7">
<![CDATA[
.preheader591.preheader:9  %p_shl388_cast = zext i7 %tmp_987 to i10

]]></Node>
<StgValue><ssdm name="p_shl388_cast"/></StgValue>
</operation>

<operation id="2557" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader591.preheader:10  %tmp_988 = add i10 %p_shl388_cast, %p_shl387_cast

]]></Node>
<StgValue><ssdm name="tmp_988"/></StgValue>
</operation>

<operation id="2558" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="0" op_0_bw="0">
<![CDATA[
.preheader591.preheader:11  br label %.preheader591

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2559" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="exitcond272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="0" op_0_bw="0">
<![CDATA[
.preheader589.preheader:0  br label %.preheader589

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2560" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader591:0  %h64 = phi i4 [ 0, %.preheader591.preheader ], [ %h_65, %.preheader591.loopexit ]

]]></Node>
<StgValue><ssdm name="h64"/></StgValue>
</operation>

<operation id="2561" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader591:1  %exitcond271 = icmp eq i4 %h64, -8

]]></Node>
<StgValue><ssdm name="exitcond271"/></StgValue>
</operation>

<operation id="2562" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader591:2  %empty_462 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_462"/></StgValue>
</operation>

<operation id="2563" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader591:3  %h_65 = add i4 %h64, 1

]]></Node>
<StgValue><ssdm name="h_65"/></StgValue>
</operation>

<operation id="2564" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader591:4  br i1 %exitcond271, label %.loopexit877.loopexit, label %.preheader590.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2565" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="10" op_0_bw="4">
<![CDATA[
.preheader590.preheader:0  %tmp_328_cast1 = zext i4 %h_65 to i10

]]></Node>
<StgValue><ssdm name="tmp_328_cast1"/></StgValue>
</operation>

<operation id="2566" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="11" op_0_bw="4">
<![CDATA[
.preheader590.preheader:1  %tmp_328_cast = zext i4 %h_65 to i11

]]></Node>
<StgValue><ssdm name="tmp_328_cast"/></StgValue>
</operation>

<operation id="2567" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader590.preheader:2  %tmp_1000 = add i11 %tmp_328_cast, %tmp_985

]]></Node>
<StgValue><ssdm name="tmp_1000"/></StgValue>
</operation>

<operation id="2568" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader590.preheader:3  %tmp_1001 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1000, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1001"/></StgValue>
</operation>

<operation id="2569" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="15" op_0_bw="14">
<![CDATA[
.preheader590.preheader:4  %p_shl393_cast = zext i14 %tmp_1001 to i15

]]></Node>
<StgValue><ssdm name="p_shl393_cast"/></StgValue>
</operation>

<operation id="2570" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader590.preheader:5  %tmp_1002 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_1000, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1002"/></StgValue>
</operation>

<operation id="2571" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="15" op_0_bw="12">
<![CDATA[
.preheader590.preheader:6  %p_shl394_cast = zext i12 %tmp_1002 to i15

]]></Node>
<StgValue><ssdm name="p_shl394_cast"/></StgValue>
</operation>

<operation id="2572" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader590.preheader:7  %tmp_1003 = add i15 %p_shl393_cast, %p_shl394_cast

]]></Node>
<StgValue><ssdm name="tmp_1003"/></StgValue>
</operation>

<operation id="2573" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader590.preheader:8  %tmp_1004 = add i10 %tmp_328_cast1, %tmp_988

]]></Node>
<StgValue><ssdm name="tmp_1004"/></StgValue>
</operation>

<operation id="2574" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader590.preheader:9  %tmp_1005 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1004, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1005"/></StgValue>
</operation>

<operation id="2575" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="14" op_0_bw="13">
<![CDATA[
.preheader590.preheader:10  %p_shl391_cast = zext i13 %tmp_1005 to i14

]]></Node>
<StgValue><ssdm name="p_shl391_cast"/></StgValue>
</operation>

<operation id="2576" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader590.preheader:11  %tmp_1006 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1004, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1006"/></StgValue>
</operation>

<operation id="2577" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="14" op_0_bw="11">
<![CDATA[
.preheader590.preheader:12  %p_shl392_cast = zext i11 %tmp_1006 to i14

]]></Node>
<StgValue><ssdm name="p_shl392_cast"/></StgValue>
</operation>

<operation id="2578" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader590.preheader:13  %tmp_1007 = add i14 %p_shl391_cast, %p_shl392_cast

]]></Node>
<StgValue><ssdm name="tmp_1007"/></StgValue>
</operation>

<operation id="2579" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="0">
<![CDATA[
.preheader590.preheader:14  br label %.preheader590

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2580" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="exitcond271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="0" op_0_bw="0">
<![CDATA[
.loopexit877.loopexit:0  br label %.loopexit877

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2581" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader590:0  %w63 = phi i4 [ %w_64, %73 ], [ 0, %.preheader590.preheader ]

]]></Node>
<StgValue><ssdm name="w63"/></StgValue>
</operation>

<operation id="2582" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader590:1  %exitcond270 = icmp eq i4 %w63, -8

]]></Node>
<StgValue><ssdm name="exitcond270"/></StgValue>
</operation>

<operation id="2583" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader590:2  %empty_463 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_463"/></StgValue>
</operation>

<operation id="2584" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader590:3  %w_64 = add i4 %w63, 1

]]></Node>
<StgValue><ssdm name="w_64"/></StgValue>
</operation>

<operation id="2585" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader590:4  br i1 %exitcond270, label %.preheader591.loopexit, label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2586" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="14" op_0_bw="4">
<![CDATA[
:0  %tmp_332_cast1 = zext i4 %w_64 to i14

]]></Node>
<StgValue><ssdm name="tmp_332_cast1"/></StgValue>
</operation>

<operation id="2587" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="15" op_0_bw="4">
<![CDATA[
:1  %tmp_332_cast = zext i4 %w_64 to i15

]]></Node>
<StgValue><ssdm name="tmp_332_cast"/></StgValue>
</operation>

<operation id="2588" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_1008 = add i15 %tmp_1003, %tmp_332_cast

]]></Node>
<StgValue><ssdm name="tmp_1008"/></StgValue>
</operation>

<operation id="2589" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1283_cast = zext i15 %tmp_1008 to i64

]]></Node>
<StgValue><ssdm name="tmp_1283_cast"/></StgValue>
</operation>

<operation id="2590" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %downsampleunit1_outp = getelementptr [9600 x float]* @downsampleunit1_outp, i64 0, i64 %tmp_1283_cast

]]></Node>
<StgValue><ssdm name="downsampleunit1_outp"/></StgValue>
</operation>

<operation id="2591" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %tmp_1009 = add i14 %tmp_1007, %tmp_332_cast1

]]></Node>
<StgValue><ssdm name="tmp_1009"/></StgValue>
</operation>

<operation id="2592" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="14">
<![CDATA[
:8  %downsampleunit1_outp_1 = load float* %downsampleunit1_outp, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit1_outp_1"/></StgValue>
</operation>

<operation id="2593" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="exitcond270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="0">
<![CDATA[
.preheader591.loopexit:0  br label %.preheader591

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2594" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="64" op_0_bw="14">
<![CDATA[
:6  %tmp_1284_cast = zext i14 %tmp_1009 to i64

]]></Node>
<StgValue><ssdm name="tmp_1284_cast"/></StgValue>
</operation>

<operation id="2595" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_48_8x8_p_a = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1284_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a"/></StgValue>
</operation>

<operation id="2596" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="14">
<![CDATA[
:8  %downsampleunit1_outp_1 = load float* %downsampleunit1_outp, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit1_outp_1"/></StgValue>
</operation>

<operation id="2597" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:9  store float %downsampleunit1_outp_1, float* %buffer0_1_48_8x8_p_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2598" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader590

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2599" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader589:0  %co77 = phi i5 [ %co_78, %.preheader589.loopexit ], [ 0, %.preheader589.preheader ]

]]></Node>
<StgValue><ssdm name="co77"/></StgValue>
</operation>

<operation id="2600" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="10" op_0_bw="5">
<![CDATA[
.preheader589:1  %co78_cast = zext i5 %co77 to i10

]]></Node>
<StgValue><ssdm name="co78_cast"/></StgValue>
</operation>

<operation id="2601" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader589:2  %exitcond269 = icmp eq i5 %co77, -8

]]></Node>
<StgValue><ssdm name="exitcond269"/></StgValue>
</operation>

<operation id="2602" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader589:3  %empty_464 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_464"/></StgValue>
</operation>

<operation id="2603" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader589:4  %co_78 = add i5 %co77, 1

]]></Node>
<StgValue><ssdm name="co_78"/></StgValue>
</operation>

<operation id="2604" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader589:5  br i1 %exitcond269, label %.preheader586.preheader, label %.preheader588.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2605" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="5">
<![CDATA[
.preheader588.preheader:0  %tmp_999 = trunc i5 %co77 to i1

]]></Node>
<StgValue><ssdm name="tmp_999"/></StgValue>
</operation>

<operation id="2606" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader588.preheader:1  %p_shl28 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_999, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl28"/></StgValue>
</operation>

<operation id="2607" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="7" op_0_bw="6">
<![CDATA[
.preheader588.preheader:2  %p_shl28_cast = zext i6 %p_shl28 to i7

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="2608" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader588.preheader:3  %p_shl29 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_999, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl29"/></StgValue>
</operation>

<operation id="2609" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="7" op_0_bw="4">
<![CDATA[
.preheader588.preheader:4  %p_shl29_cast = zext i4 %p_shl29 to i7

]]></Node>
<StgValue><ssdm name="p_shl29_cast"/></StgValue>
</operation>

<operation id="2610" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader588.preheader:5  %tmp_327 = sub i7 %p_shl28_cast, %p_shl29_cast

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="2611" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader588.preheader:6  %p_lshr_f3_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co77, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f3_cast"/></StgValue>
</operation>

<operation id="2612" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="7" op_0_bw="4">
<![CDATA[
.preheader588.preheader:7  %tmp_440_cast = zext i4 %p_lshr_f3_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_440_cast"/></StgValue>
</operation>

<operation id="2613" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="0">
<![CDATA[
.preheader588.preheader:8  br label %.preheader588

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2614" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp><literal name="exitcond269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="0" op_0_bw="0">
<![CDATA[
.preheader586.preheader:0  br label %.preheader586

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2615" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader588:0  %ci32 = phi i5 [ 0, %.preheader588.preheader ], [ %ci_33, %.preheader588.loopexit ]

]]></Node>
<StgValue><ssdm name="ci32"/></StgValue>
</operation>

<operation id="2616" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="7" op_0_bw="5">
<![CDATA[
.preheader588:1  %ci32_cast = zext i5 %ci32 to i7

]]></Node>
<StgValue><ssdm name="ci32_cast"/></StgValue>
</operation>

<operation id="2617" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader588:2  %exitcond268 = icmp eq i5 %ci32, -8

]]></Node>
<StgValue><ssdm name="exitcond268"/></StgValue>
</operation>

<operation id="2618" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader588:3  %empty_465 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_465"/></StgValue>
</operation>

<operation id="2619" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader588:4  %ci_33 = add i5 %ci32, 1

]]></Node>
<StgValue><ssdm name="ci_33"/></StgValue>
</operation>

<operation id="2620" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader588:5  br i1 %exitcond268, label %.preheader589.loopexit, label %.preheader587.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2621" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="exitcond268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="17" op_0_bw="5">
<![CDATA[
.preheader587.preheader:0  %tmp_329_cast = zext i5 %ci32 to i17

]]></Node>
<StgValue><ssdm name="tmp_329_cast"/></StgValue>
</operation>

<operation id="2622" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="exitcond268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader587.preheader:1  %tmp_330 = add i7 %tmp_327, %ci32_cast

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="2623" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="exitcond268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="13" op_0_bw="7">
<![CDATA[
.preheader587.preheader:2  %tmp_331_cast = sext i7 %tmp_330 to i13

]]></Node>
<StgValue><ssdm name="tmp_331_cast"/></StgValue>
</operation>

<operation id="2624" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="exitcond268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="0">
<![CDATA[
.preheader587.preheader:3  br label %.preheader587

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2625" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="exitcond268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="0">
<![CDATA[
.preheader589.loopexit:0  br label %.preheader589

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2626" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader587:0  %i46 = phi i3 [ %i_47, %74 ], [ 0, %.preheader587.preheader ]

]]></Node>
<StgValue><ssdm name="i46"/></StgValue>
</operation>

<operation id="2627" st_id="197" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader587:1  %exitcond267 = icmp eq i3 %i46, -4

]]></Node>
<StgValue><ssdm name="exitcond267"/></StgValue>
</operation>

<operation id="2628" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader587:2  %empty_466 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_466"/></StgValue>
</operation>

<operation id="2629" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader587:3  %i_47 = add i3 %i46, 1

]]></Node>
<StgValue><ssdm name="i_47"/></StgValue>
</operation>

<operation id="2630" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader587:4  br i1 %exitcond267, label %.preheader588.loopexit, label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2631" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1011 = trunc i3 %i46 to i2

]]></Node>
<StgValue><ssdm name="tmp_1011"/></StgValue>
</operation>

<operation id="2632" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl36 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1011, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl36"/></StgValue>
</operation>

<operation id="2633" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl36_cast = zext i7 %p_shl36 to i8

]]></Node>
<StgValue><ssdm name="p_shl36_cast"/></StgValue>
</operation>

<operation id="2634" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl37 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1011, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl37"/></StgValue>
</operation>

<operation id="2635" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl37_cast = zext i5 %p_shl37 to i8

]]></Node>
<StgValue><ssdm name="p_shl37_cast"/></StgValue>
</operation>

<operation id="2636" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_338 = sub i8 %p_shl36_cast, %p_shl37_cast

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="2637" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_460_cast = sext i8 %tmp_338 to i10

]]></Node>
<StgValue><ssdm name="tmp_460_cast"/></StgValue>
</operation>

<operation id="2638" st_id="197" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp15 = add i10 504, %tmp_460_cast

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="2639" st_id="197" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_339 = add i10 %tmp15, %co78_cast

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="2640" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl38 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1011, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl38"/></StgValue>
</operation>

<operation id="2641" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl38_cast = zext i6 %p_shl38 to i7

]]></Node>
<StgValue><ssdm name="p_shl38_cast"/></StgValue>
</operation>

<operation id="2642" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl39 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1011, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl39"/></StgValue>
</operation>

<operation id="2643" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl39_cast = zext i4 %p_shl39 to i7

]]></Node>
<StgValue><ssdm name="p_shl39_cast"/></StgValue>
</operation>

<operation id="2644" st_id="197" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_340 = sub i7 %p_shl38_cast, %p_shl39_cast

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="2645" st_id="197" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_341 = add i7 %tmp_340, %tmp_440_cast

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="2646" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1016 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_341, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1016"/></StgValue>
</operation>

<operation id="2647" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1017 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_341, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1017"/></StgValue>
</operation>

<operation id="2648" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl396_cast = sext i11 %tmp_1017 to i13

]]></Node>
<StgValue><ssdm name="p_shl396_cast"/></StgValue>
</operation>

<operation id="2649" st_id="197" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1018 = sub i13 %tmp_1016, %p_shl396_cast

]]></Node>
<StgValue><ssdm name="tmp_1018"/></StgValue>
</operation>

<operation id="2650" st_id="197" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1019 = add i13 %tmp_331_cast, %tmp_1018

]]></Node>
<StgValue><ssdm name="tmp_1019"/></StgValue>
</operation>

<operation id="2651" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="exitcond267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="0" op_0_bw="0">
<![CDATA[
.preheader588.loopexit:0  br label %.preheader588

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2652" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:9  %tmp_1012 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_339, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1012"/></StgValue>
</operation>

<operation id="2653" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="16" op_0_bw="15">
<![CDATA[
:10  %p_shl397_cast = zext i15 %tmp_1012 to i16

]]></Node>
<StgValue><ssdm name="p_shl397_cast"/></StgValue>
</operation>

<operation id="2654" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:11  %tmp_1013 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_339, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1013"/></StgValue>
</operation>

<operation id="2655" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="16" op_0_bw="13">
<![CDATA[
:12  %p_shl398_cast = zext i13 %tmp_1013 to i16

]]></Node>
<StgValue><ssdm name="p_shl398_cast"/></StgValue>
</operation>

<operation id="2656" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %tmp_1014 = sub i16 %p_shl397_cast, %p_shl398_cast

]]></Node>
<StgValue><ssdm name="tmp_1014"/></StgValue>
</operation>

<operation id="2657" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="17" op_0_bw="16">
<![CDATA[
:14  %tmp_1291_cast = sext i16 %tmp_1014 to i17

]]></Node>
<StgValue><ssdm name="tmp_1291_cast"/></StgValue>
</operation>

<operation id="2658" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:15  %tmp_1015 = add i17 %tmp_329_cast, %tmp_1291_cast

]]></Node>
<StgValue><ssdm name="tmp_1015"/></StgValue>
</operation>

<operation id="2659" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="64" op_0_bw="17">
<![CDATA[
:16  %tmp_1292_cast = sext i17 %tmp_1015 to i64

]]></Node>
<StgValue><ssdm name="tmp_1292_cast"/></StgValue>
</operation>

<operation id="2660" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_12 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1292_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_12"/></StgValue>
</operation>

<operation id="2661" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_12 = load float* %shuffle_conv_1x1_add_12, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_12"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2662" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_12 = load float* %shuffle_conv_1x1_add_12, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_12"/></StgValue>
</operation>

<operation id="2663" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1300_cast = sext i13 %tmp_1019 to i64

]]></Node>
<StgValue><ssdm name="tmp_1300_cast"/></StgValue>
</operation>

<operation id="2664" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_3 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1300_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_3"/></StgValue>
</operation>

<operation id="2665" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_12, float* %weights_48_48_1x1_ad_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2666" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader587

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2667" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader586:0  %i44 = phi i5 [ %i_45, %.preheader586.loopexit ], [ 0, %.preheader586.preheader ]

]]></Node>
<StgValue><ssdm name="i44"/></StgValue>
</operation>

<operation id="2668" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="7" op_0_bw="5">
<![CDATA[
.preheader586:1  %i45_cast = zext i5 %i44 to i7

]]></Node>
<StgValue><ssdm name="i45_cast"/></StgValue>
</operation>

<operation id="2669" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="10" op_0_bw="5">
<![CDATA[
.preheader586:2  %i45_cast1 = zext i5 %i44 to i10

]]></Node>
<StgValue><ssdm name="i45_cast1"/></StgValue>
</operation>

<operation id="2670" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader586:3  %exitcond266 = icmp eq i5 %i44, -8

]]></Node>
<StgValue><ssdm name="exitcond266"/></StgValue>
</operation>

<operation id="2671" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader586:4  %empty_467 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_467"/></StgValue>
</operation>

<operation id="2672" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader586:5  %i_45 = add i5 %i44, 1

]]></Node>
<StgValue><ssdm name="i_45"/></StgValue>
</operation>

<operation id="2673" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader586:6  br i1 %exitcond266, label %76, label %.preheader585.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2674" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="exitcond266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="0" op_0_bw="0">
<![CDATA[
.preheader585.preheader:0  br label %.preheader585

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2675" st_id="200" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="exitcond266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2676" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader585:0  %k6 = phi i2 [ %k_6, %75 ], [ 0, %.preheader585.preheader ]

]]></Node>
<StgValue><ssdm name="k6"/></StgValue>
</operation>

<operation id="2677" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader585:1  %exitcond265 = icmp eq i2 %k6, -2

]]></Node>
<StgValue><ssdm name="exitcond265"/></StgValue>
</operation>

<operation id="2678" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader585:2  %empty_468 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_468"/></StgValue>
</operation>

<operation id="2679" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader585:3  %k_6 = add i2 %k6, 1

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="2680" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader585:4  br i1 %exitcond265, label %.preheader586.loopexit, label %75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2681" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1010 = trunc i2 %k6 to i1

]]></Node>
<StgValue><ssdm name="tmp_1010"/></StgValue>
</operation>

<operation id="2682" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl34 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1010, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl34"/></StgValue>
</operation>

<operation id="2683" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl34_cast = zext i6 %p_shl34 to i7

]]></Node>
<StgValue><ssdm name="p_shl34_cast"/></StgValue>
</operation>

<operation id="2684" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl35 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1010, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl35"/></StgValue>
</operation>

<operation id="2685" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl35_cast = zext i4 %p_shl35 to i7

]]></Node>
<StgValue><ssdm name="p_shl35_cast"/></StgValue>
</operation>

<operation id="2686" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_333 = sub i7 %p_shl34_cast, %p_shl35_cast

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="2687" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_449_cast = sext i7 %tmp_333 to i10

]]></Node>
<StgValue><ssdm name="tmp_449_cast"/></StgValue>
</operation>

<operation id="2688" st_id="201" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp16 = add i10 -424, %tmp_449_cast

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="2689" st_id="201" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_334 = add i10 %i45_cast1, %tmp16

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="2690" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_336 = add i7 %tmp_333, %i45_cast

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="2691" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="exitcond265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="0" op_0_bw="0">
<![CDATA[
.preheader586.loopexit:0  br label %.preheader586

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2692" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_335 = zext i10 %tmp_334 to i64

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="2693" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_22 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_335

]]></Node>
<StgValue><ssdm name="bias_addr_22"/></StgValue>
</operation>

<operation id="2694" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_22 = load float* %bias_addr_22, align 4

]]></Node>
<StgValue><ssdm name="bias_load_22"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2695" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_22 = load float* %bias_addr_22, align 4

]]></Node>
<StgValue><ssdm name="bias_load_22"/></StgValue>
</operation>

<operation id="2696" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_453_cast = sext i7 %tmp_336 to i32

]]></Node>
<StgValue><ssdm name="tmp_453_cast"/></StgValue>
</operation>

<operation id="2697" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_337 = zext i32 %tmp_453_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="2698" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_5 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_337

]]></Node>
<StgValue><ssdm name="bias_48_addr_5"/></StgValue>
</operation>

<operation id="2699" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_22, float* %bias_48_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2700" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader585

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2701" st_id="204" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2702" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit876

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2703" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit876:0  %co79 = phi i5 [ 0, %76 ], [ %co_80, %.loopexit876.loopexit ]

]]></Node>
<StgValue><ssdm name="co79"/></StgValue>
</operation>

<operation id="2704" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="7" op_0_bw="5">
<![CDATA[
.loopexit876:1  %co81_cast = zext i5 %co79 to i7

]]></Node>
<StgValue><ssdm name="co81_cast"/></StgValue>
</operation>

<operation id="2705" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="9" op_0_bw="5">
<![CDATA[
.loopexit876:2  %co81_cast1 = zext i5 %co79 to i9

]]></Node>
<StgValue><ssdm name="co81_cast1"/></StgValue>
</operation>

<operation id="2706" st_id="205" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit876:3  %exitcond264 = icmp eq i5 %co79, -8

]]></Node>
<StgValue><ssdm name="exitcond264"/></StgValue>
</operation>

<operation id="2707" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit876:4  %empty_469 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_469"/></StgValue>
</operation>

<operation id="2708" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit876:5  %co_80 = add i5 %co79, 1

]]></Node>
<StgValue><ssdm name="co_80"/></StgValue>
</operation>

<operation id="2709" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit876:6  br i1 %exitcond264, label %.preheader581.preheader, label %.preheader584.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2710" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="0">
<![CDATA[
.preheader584.preheader:0  br label %.preheader584

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2711" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="exitcond264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="0" op_0_bw="0">
<![CDATA[
.preheader581.preheader:0  br label %.preheader581

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2712" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader584:0  %w65 = phi i2 [ %w_66, %.preheader584.loopexit ], [ 0, %.preheader584.preheader ]

]]></Node>
<StgValue><ssdm name="w65"/></StgValue>
</operation>

<operation id="2713" st_id="206" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader584:1  %exitcond263 = icmp eq i2 %w65, -1

]]></Node>
<StgValue><ssdm name="exitcond263"/></StgValue>
</operation>

<operation id="2714" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader584:2  %empty_470 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_470"/></StgValue>
</operation>

<operation id="2715" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader584:3  %w_66 = add i2 %w65, 1

]]></Node>
<StgValue><ssdm name="w_66"/></StgValue>
</operation>

<operation id="2716" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader584:4  br i1 %exitcond263, label %.loopexit876.loopexit, label %.preheader583.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2717" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="exitcond263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="36" op_0_bw="2">
<![CDATA[
.preheader583.preheader:0  %tmp_342_cast1 = zext i2 %w65 to i36

]]></Node>
<StgValue><ssdm name="tmp_342_cast1"/></StgValue>
</operation>

<operation id="2718" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="exitcond263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="13" op_0_bw="2">
<![CDATA[
.preheader583.preheader:1  %tmp_342_cast = zext i2 %w65 to i13

]]></Node>
<StgValue><ssdm name="tmp_342_cast"/></StgValue>
</operation>

<operation id="2719" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="exitcond263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="0">
<![CDATA[
.preheader583.preheader:2  br label %.preheader583

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2720" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp><literal name="exitcond263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="0" op_0_bw="0">
<![CDATA[
.loopexit876.loopexit:0  br label %.loopexit876

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2721" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader583:0  %h66 = phi i2 [ 0, %.preheader583.preheader ], [ %h_67, %.preheader583.loopexit ]

]]></Node>
<StgValue><ssdm name="h66"/></StgValue>
</operation>

<operation id="2722" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader583:1  %exitcond262 = icmp eq i2 %h66, -1

]]></Node>
<StgValue><ssdm name="exitcond262"/></StgValue>
</operation>

<operation id="2723" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader583:2  %empty_471 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_471"/></StgValue>
</operation>

<operation id="2724" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader583:3  %h_67 = add i2 %h66, 1

]]></Node>
<StgValue><ssdm name="h_67"/></StgValue>
</operation>

<operation id="2725" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader583:4  br i1 %exitcond262, label %.preheader584.loopexit, label %.preheader582.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2726" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="10" op_0_bw="2">
<![CDATA[
.preheader582.preheader:0  %tmp_349_cast1 = zext i2 %h66 to i10

]]></Node>
<StgValue><ssdm name="tmp_349_cast1"/></StgValue>
</operation>

<operation id="2727" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="15" op_0_bw="2">
<![CDATA[
.preheader582.preheader:1  %tmp_349_cast = zext i2 %h66 to i15

]]></Node>
<StgValue><ssdm name="tmp_349_cast"/></StgValue>
</operation>

<operation id="2728" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="0" op_0_bw="0">
<![CDATA[
.preheader582.preheader:2  br label %.preheader582

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2729" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="exitcond262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="0" op_0_bw="0">
<![CDATA[
.preheader584.loopexit:0  br label %.preheader584

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2730" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader582:0  %i52 = phi i2 [ %i_53, %77 ], [ 0, %.preheader582.preheader ]

]]></Node>
<StgValue><ssdm name="i52"/></StgValue>
</operation>

<operation id="2731" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader582:1  %exitcond261 = icmp eq i2 %i52, -2

]]></Node>
<StgValue><ssdm name="exitcond261"/></StgValue>
</operation>

<operation id="2732" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader582:2  %empty_472 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_472"/></StgValue>
</operation>

<operation id="2733" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader582:3  %i_53 = add i2 %i52, 1

]]></Node>
<StgValue><ssdm name="i_53"/></StgValue>
</operation>

<operation id="2734" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader582:4  br i1 %exitcond261, label %.preheader583.loopexit, label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2735" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="exitcond261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1022 = trunc i2 %i52 to i1

]]></Node>
<StgValue><ssdm name="tmp_1022"/></StgValue>
</operation>

<operation id="2736" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="exitcond261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl46 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1022, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl46"/></StgValue>
</operation>

<operation id="2737" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="exitcond261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl46_cast = zext i6 %p_shl46 to i7

]]></Node>
<StgValue><ssdm name="p_shl46_cast"/></StgValue>
</operation>

<operation id="2738" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="exitcond261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl47 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1022, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl47"/></StgValue>
</operation>

<operation id="2739" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="exitcond261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl47_cast = zext i4 %p_shl47 to i7

]]></Node>
<StgValue><ssdm name="p_shl47_cast"/></StgValue>
</operation>

<operation id="2740" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="exitcond261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_353 = sub i7 %p_shl46_cast, %p_shl47_cast

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="2741" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="exitcond261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %tmp17 = add i7 -40, %tmp_353

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="2742" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="exitcond261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="8" op_0_bw="7">
<![CDATA[
:7  %tmp17_cast1 = sext i7 %tmp17 to i8

]]></Node>
<StgValue><ssdm name="tmp17_cast1"/></StgValue>
</operation>

<operation id="2743" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="exitcond261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="9" op_0_bw="8">
<![CDATA[
:8  %tmp17_cast = zext i8 %tmp17_cast1 to i9

]]></Node>
<StgValue><ssdm name="tmp17_cast"/></StgValue>
</operation>

<operation id="2744" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="exitcond261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %tmp_354 = add i9 %co81_cast1, %tmp17_cast

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="2745" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="exitcond261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_356 = add i7 %tmp_353, %co81_cast

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="2746" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="0" op_0_bw="0">
<![CDATA[
.preheader583.loopexit:0  br label %.preheader583

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2747" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="12" op_0_bw="9">
<![CDATA[
:10  %tmp_355_cast = zext i9 %tmp_354 to i12

]]></Node>
<StgValue><ssdm name="tmp_355_cast"/></StgValue>
</operation>

<operation id="2748" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:11  %tmp_1023 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_354, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1023"/></StgValue>
</operation>

<operation id="2749" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="12" op_0_bw="11">
<![CDATA[
:12  %p_shl402_cast = zext i11 %tmp_1023 to i12

]]></Node>
<StgValue><ssdm name="p_shl402_cast"/></StgValue>
</operation>

<operation id="2750" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %tmp_1024 = sub i12 %p_shl402_cast, %tmp_355_cast

]]></Node>
<StgValue><ssdm name="tmp_1024"/></StgValue>
</operation>

<operation id="2751" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="13" op_0_bw="12">
<![CDATA[
:14  %tmp_1308_cast = sext i12 %tmp_1024 to i13

]]></Node>
<StgValue><ssdm name="tmp_1308_cast"/></StgValue>
</operation>

<operation id="2752" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:15  %tmp_1025 = add i13 %tmp_1308_cast, %tmp_342_cast

]]></Node>
<StgValue><ssdm name="tmp_1025"/></StgValue>
</operation>

<operation id="2753" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="15" op_0_bw="13">
<![CDATA[
:16  %tmp_1309_cast = sext i13 %tmp_1025 to i15

]]></Node>
<StgValue><ssdm name="tmp_1309_cast"/></StgValue>
</operation>

<operation id="2754" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:17  %p_shl401_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1025, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl401_cast"/></StgValue>
</operation>

<operation id="2755" st_id="209" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp_1026 = sub i15 %p_shl401_cast, %tmp_1309_cast

]]></Node>
<StgValue><ssdm name="tmp_1026"/></StgValue>
</operation>

<operation id="2756" st_id="209" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:19  %tmp_1027 = add i15 %tmp_1026, %tmp_349_cast

]]></Node>
<StgValue><ssdm name="tmp_1027"/></StgValue>
</operation>

<operation id="2757" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="7">
<![CDATA[
:24  %tmp_490_cast = sext i7 %tmp_356 to i32

]]></Node>
<StgValue><ssdm name="tmp_490_cast"/></StgValue>
</operation>

<operation id="2758" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="35" op_0_bw="32">
<![CDATA[
:25  %tmp_357_cast = zext i32 %tmp_490_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_357_cast"/></StgValue>
</operation>

<operation id="2759" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:26  %tmp_1028 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_356, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1028"/></StgValue>
</operation>

<operation id="2760" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="34" op_0_bw="9">
<![CDATA[
:27  %tmp_1029 = sext i9 %tmp_1028 to i34

]]></Node>
<StgValue><ssdm name="tmp_1029"/></StgValue>
</operation>

<operation id="2761" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="35" op_0_bw="34">
<![CDATA[
:28  %p_shl400_cast = zext i34 %tmp_1029 to i35

]]></Node>
<StgValue><ssdm name="p_shl400_cast"/></StgValue>
</operation>

<operation id="2762" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:29  %tmp_1030 = sub i35 %p_shl400_cast, %tmp_357_cast

]]></Node>
<StgValue><ssdm name="tmp_1030"/></StgValue>
</operation>

<operation id="2763" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="36" op_0_bw="35">
<![CDATA[
:30  %tmp_1315_cast = sext i35 %tmp_1030 to i36

]]></Node>
<StgValue><ssdm name="tmp_1315_cast"/></StgValue>
</operation>

<operation id="2764" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:31  %tmp_1031 = add i36 %tmp_1315_cast, %tmp_342_cast1

]]></Node>
<StgValue><ssdm name="tmp_1031"/></StgValue>
</operation>

<operation id="2765" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="10" op_0_bw="36">
<![CDATA[
:32  %tmp_1032 = trunc i36 %tmp_1031 to i10

]]></Node>
<StgValue><ssdm name="tmp_1032"/></StgValue>
</operation>

<operation id="2766" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="8" op_0_bw="36">
<![CDATA[
:33  %tmp_1033 = trunc i36 %tmp_1031 to i8

]]></Node>
<StgValue><ssdm name="tmp_1033"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2767" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="64" op_0_bw="15">
<![CDATA[
:20  %tmp_1312_cast = zext i15 %tmp_1027 to i64

]]></Node>
<StgValue><ssdm name="tmp_1312_cast"/></StgValue>
</operation>

<operation id="2768" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %shuffle_conv_3x3_add_7 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1312_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_7"/></StgValue>
</operation>

<operation id="2769" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="32" op_0_bw="14">
<![CDATA[
:22  %shuffle_conv_3x3_loa_7 = load float* %shuffle_conv_3x3_add_7, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_7"/></StgValue>
</operation>

<operation id="2770" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:34  %p_shl399_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1033, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl399_cast"/></StgValue>
</operation>

<operation id="2771" st_id="210" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %tmp_1034 = sub i10 %p_shl399_cast, %tmp_1032

]]></Node>
<StgValue><ssdm name="tmp_1034"/></StgValue>
</operation>

<operation id="2772" st_id="210" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:36  %tmp_1035 = add i10 %tmp_1034, %tmp_349_cast1

]]></Node>
<StgValue><ssdm name="tmp_1035"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2773" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="32" op_0_bw="14">
<![CDATA[
:22  %shuffle_conv_3x3_loa_7 = load float* %shuffle_conv_3x3_add_7, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_7"/></StgValue>
</operation>

<operation id="2774" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="64" op_0_bw="10">
<![CDATA[
:37  %tmp_1319_cast = zext i10 %tmp_1035 to i64

]]></Node>
<StgValue><ssdm name="tmp_1319_cast"/></StgValue>
</operation>

<operation id="2775" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %weights_48_1_3x3_add_2 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1319_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_2"/></StgValue>
</operation>

<operation id="2776" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:39  store float %shuffle_conv_3x3_loa_7, float* %weights_48_1_3x3_add_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2777" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %.preheader582

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2778" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader581:0  %i48 = phi i5 [ %i_49, %.preheader581.loopexit ], [ 0, %.preheader581.preheader ]

]]></Node>
<StgValue><ssdm name="i48"/></StgValue>
</operation>

<operation id="2779" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="7" op_0_bw="5">
<![CDATA[
.preheader581:1  %i49_cast = zext i5 %i48 to i7

]]></Node>
<StgValue><ssdm name="i49_cast"/></StgValue>
</operation>

<operation id="2780" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="10" op_0_bw="5">
<![CDATA[
.preheader581:2  %i49_cast1 = zext i5 %i48 to i10

]]></Node>
<StgValue><ssdm name="i49_cast1"/></StgValue>
</operation>

<operation id="2781" st_id="212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader581:3  %exitcond260 = icmp eq i5 %i48, -8

]]></Node>
<StgValue><ssdm name="exitcond260"/></StgValue>
</operation>

<operation id="2782" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader581:4  %empty_473 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_473"/></StgValue>
</operation>

<operation id="2783" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader581:5  %i_49 = add i5 %i48, 1

]]></Node>
<StgValue><ssdm name="i_49"/></StgValue>
</operation>

<operation id="2784" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader581:6  br i1 %exitcond260, label %79, label %.preheader580.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2785" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="exitcond260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="0" op_0_bw="0">
<![CDATA[
.preheader580.preheader:0  br label %.preheader580

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2786" st_id="212" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2787" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader580:0  %k7 = phi i2 [ %k_7, %78 ], [ 0, %.preheader580.preheader ]

]]></Node>
<StgValue><ssdm name="k7"/></StgValue>
</operation>

<operation id="2788" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader580:1  %exitcond259 = icmp eq i2 %k7, -2

]]></Node>
<StgValue><ssdm name="exitcond259"/></StgValue>
</operation>

<operation id="2789" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader580:2  %empty_474 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_474"/></StgValue>
</operation>

<operation id="2790" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader580:3  %k_7 = add i2 %k7, 1

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="2791" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader580:4  br i1 %exitcond259, label %.preheader581.loopexit, label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2792" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="exitcond259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1021 = trunc i2 %k7 to i1

]]></Node>
<StgValue><ssdm name="tmp_1021"/></StgValue>
</operation>

<operation id="2793" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="exitcond259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl40 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1021, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl40"/></StgValue>
</operation>

<operation id="2794" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="exitcond259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl40_cast = zext i6 %p_shl40 to i7

]]></Node>
<StgValue><ssdm name="p_shl40_cast"/></StgValue>
</operation>

<operation id="2795" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="exitcond259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl41 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1021, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl41"/></StgValue>
</operation>

<operation id="2796" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="exitcond259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl41_cast = zext i4 %p_shl41 to i7

]]></Node>
<StgValue><ssdm name="p_shl41_cast"/></StgValue>
</operation>

<operation id="2797" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="exitcond259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_344 = sub i7 %p_shl40_cast, %p_shl41_cast

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="2798" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="exitcond259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_467_cast = sext i7 %tmp_344 to i10

]]></Node>
<StgValue><ssdm name="tmp_467_cast"/></StgValue>
</operation>

<operation id="2799" st_id="213" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="exitcond259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp18 = add i10 -376, %tmp_467_cast

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="2800" st_id="213" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="exitcond259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_345 = add i10 %i49_cast1, %tmp18

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="2801" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="exitcond259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_347 = add i7 %tmp_344, %i49_cast

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="2802" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="0" op_0_bw="0">
<![CDATA[
.preheader581.loopexit:0  br label %.preheader581

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2803" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_346 = zext i10 %tmp_345 to i64

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="2804" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_23 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_346

]]></Node>
<StgValue><ssdm name="bias_addr_23"/></StgValue>
</operation>

<operation id="2805" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_23 = load float* %bias_addr_23, align 4

]]></Node>
<StgValue><ssdm name="bias_load_23"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2806" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_23 = load float* %bias_addr_23, align 4

]]></Node>
<StgValue><ssdm name="bias_load_23"/></StgValue>
</operation>

<operation id="2807" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_471_cast = sext i7 %tmp_347 to i32

]]></Node>
<StgValue><ssdm name="tmp_471_cast"/></StgValue>
</operation>

<operation id="2808" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_348 = zext i32 %tmp_471_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="2809" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_6 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_348

]]></Node>
<StgValue><ssdm name="bias_48_addr_6"/></StgValue>
</operation>

<operation id="2810" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_23, float* %bias_48_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2811" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader580

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2812" st_id="216" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2813" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit875

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2814" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit875:0  %co81 = phi i5 [ 0, %79 ], [ %co_82, %.loopexit875.loopexit ]

]]></Node>
<StgValue><ssdm name="co81"/></StgValue>
</operation>

<operation id="2815" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="10" op_0_bw="5">
<![CDATA[
.loopexit875:1  %co83_cast = zext i5 %co81 to i10

]]></Node>
<StgValue><ssdm name="co83_cast"/></StgValue>
</operation>

<operation id="2816" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit875:2  %exitcond258 = icmp eq i5 %co81, -8

]]></Node>
<StgValue><ssdm name="exitcond258"/></StgValue>
</operation>

<operation id="2817" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit875:3  %empty_475 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_475"/></StgValue>
</operation>

<operation id="2818" st_id="217" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit875:4  %co_82 = add i5 %co81, 1

]]></Node>
<StgValue><ssdm name="co_82"/></StgValue>
</operation>

<operation id="2819" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit875:5  br i1 %exitcond258, label %.preheader577.preheader, label %.preheader579.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2820" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="5">
<![CDATA[
.preheader579.preheader:0  %tmp_1020 = trunc i5 %co81 to i1

]]></Node>
<StgValue><ssdm name="tmp_1020"/></StgValue>
</operation>

<operation id="2821" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader579.preheader:1  %p_shl42 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1020, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl42"/></StgValue>
</operation>

<operation id="2822" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="7" op_0_bw="6">
<![CDATA[
.preheader579.preheader:2  %p_shl42_cast = zext i6 %p_shl42 to i7

]]></Node>
<StgValue><ssdm name="p_shl42_cast"/></StgValue>
</operation>

<operation id="2823" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader579.preheader:3  %p_shl43 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1020, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl43"/></StgValue>
</operation>

<operation id="2824" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="7" op_0_bw="4">
<![CDATA[
.preheader579.preheader:4  %p_shl43_cast = zext i4 %p_shl43 to i7

]]></Node>
<StgValue><ssdm name="p_shl43_cast"/></StgValue>
</operation>

<operation id="2825" st_id="217" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader579.preheader:5  %tmp_343 = sub i7 %p_shl42_cast, %p_shl43_cast

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="2826" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader579.preheader:6  %p_lshr_f4_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co81, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f4_cast"/></StgValue>
</operation>

<operation id="2827" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="7" op_0_bw="4">
<![CDATA[
.preheader579.preheader:7  %tmp_475_cast = zext i4 %p_lshr_f4_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_475_cast"/></StgValue>
</operation>

<operation id="2828" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="0" op_0_bw="0">
<![CDATA[
.preheader579.preheader:8  br label %.preheader579

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2829" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="exitcond258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="0" op_0_bw="0">
<![CDATA[
.preheader577.preheader:0  br label %.preheader577

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2830" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader579:0  %ci34 = phi i5 [ 0, %.preheader579.preheader ], [ %ci_35, %.preheader579.loopexit ]

]]></Node>
<StgValue><ssdm name="ci34"/></StgValue>
</operation>

<operation id="2831" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="7" op_0_bw="5">
<![CDATA[
.preheader579:1  %ci34_cast = zext i5 %ci34 to i7

]]></Node>
<StgValue><ssdm name="ci34_cast"/></StgValue>
</operation>

<operation id="2832" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader579:2  %exitcond257 = icmp eq i5 %ci34, -8

]]></Node>
<StgValue><ssdm name="exitcond257"/></StgValue>
</operation>

<operation id="2833" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader579:3  %empty_476 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_476"/></StgValue>
</operation>

<operation id="2834" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader579:4  %ci_35 = add i5 %ci34, 1

]]></Node>
<StgValue><ssdm name="ci_35"/></StgValue>
</operation>

<operation id="2835" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader579:5  br i1 %exitcond257, label %.loopexit875.loopexit, label %.preheader578.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2836" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="exitcond257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="17" op_0_bw="5">
<![CDATA[
.preheader578.preheader:0  %tmp_350_cast = zext i5 %ci34 to i17

]]></Node>
<StgValue><ssdm name="tmp_350_cast"/></StgValue>
</operation>

<operation id="2837" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="exitcond257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader578.preheader:1  %tmp_351 = add i7 %tmp_343, %ci34_cast

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="2838" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="exitcond257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="13" op_0_bw="7">
<![CDATA[
.preheader578.preheader:2  %tmp_352_cast = sext i7 %tmp_351 to i13

]]></Node>
<StgValue><ssdm name="tmp_352_cast"/></StgValue>
</operation>

<operation id="2839" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="exitcond257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="0" op_0_bw="0">
<![CDATA[
.preheader578.preheader:3  br label %.preheader578

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2840" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="exitcond257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="0" op_0_bw="0">
<![CDATA[
.loopexit875.loopexit:0  br label %.loopexit875

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2841" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader578:0  %i54 = phi i3 [ %i_55, %80 ], [ 0, %.preheader578.preheader ]

]]></Node>
<StgValue><ssdm name="i54"/></StgValue>
</operation>

<operation id="2842" st_id="219" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader578:1  %exitcond256 = icmp eq i3 %i54, -4

]]></Node>
<StgValue><ssdm name="exitcond256"/></StgValue>
</operation>

<operation id="2843" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader578:2  %empty_477 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_477"/></StgValue>
</operation>

<operation id="2844" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader578:3  %i_55 = add i3 %i54, 1

]]></Node>
<StgValue><ssdm name="i_55"/></StgValue>
</operation>

<operation id="2845" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader578:4  br i1 %exitcond256, label %.preheader579.loopexit, label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2846" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1040 = trunc i3 %i54 to i2

]]></Node>
<StgValue><ssdm name="tmp_1040"/></StgValue>
</operation>

<operation id="2847" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl48 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1040, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl48"/></StgValue>
</operation>

<operation id="2848" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl48_cast = zext i7 %p_shl48 to i8

]]></Node>
<StgValue><ssdm name="p_shl48_cast"/></StgValue>
</operation>

<operation id="2849" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl49 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1040, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl49"/></StgValue>
</operation>

<operation id="2850" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl49_cast = zext i5 %p_shl49 to i8

]]></Node>
<StgValue><ssdm name="p_shl49_cast"/></StgValue>
</operation>

<operation id="2851" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_363 = sub i8 %p_shl48_cast, %p_shl49_cast

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="2852" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_493_cast = sext i8 %tmp_363 to i10

]]></Node>
<StgValue><ssdm name="tmp_493_cast"/></StgValue>
</operation>

<operation id="2853" st_id="219" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp19 = add i10 -424, %tmp_493_cast

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="2854" st_id="219" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_364 = add i10 %tmp19, %co83_cast

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="2855" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl50 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1040, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl50"/></StgValue>
</operation>

<operation id="2856" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl50_cast = zext i6 %p_shl50 to i7

]]></Node>
<StgValue><ssdm name="p_shl50_cast"/></StgValue>
</operation>

<operation id="2857" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl51 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1040, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl51"/></StgValue>
</operation>

<operation id="2858" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl51_cast = zext i4 %p_shl51 to i7

]]></Node>
<StgValue><ssdm name="p_shl51_cast"/></StgValue>
</operation>

<operation id="2859" st_id="219" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_365 = sub i7 %p_shl50_cast, %p_shl51_cast

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="2860" st_id="219" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_366 = add i7 %tmp_365, %tmp_475_cast

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="2861" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1045 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_366, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1045"/></StgValue>
</operation>

<operation id="2862" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1046 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_366, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1046"/></StgValue>
</operation>

<operation id="2863" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl404_cast = sext i11 %tmp_1046 to i13

]]></Node>
<StgValue><ssdm name="p_shl404_cast"/></StgValue>
</operation>

<operation id="2864" st_id="219" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1047 = sub i13 %tmp_1045, %p_shl404_cast

]]></Node>
<StgValue><ssdm name="tmp_1047"/></StgValue>
</operation>

<operation id="2865" st_id="219" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1048 = add i13 %tmp_352_cast, %tmp_1047

]]></Node>
<StgValue><ssdm name="tmp_1048"/></StgValue>
</operation>

<operation id="2866" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="exitcond256" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="0" op_0_bw="0">
<![CDATA[
.preheader579.loopexit:0  br label %.preheader579

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2867" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:9  %tmp_1041 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_364, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1041"/></StgValue>
</operation>

<operation id="2868" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="16" op_0_bw="15">
<![CDATA[
:10  %p_shl405_cast = zext i15 %tmp_1041 to i16

]]></Node>
<StgValue><ssdm name="p_shl405_cast"/></StgValue>
</operation>

<operation id="2869" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:11  %tmp_1042 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_364, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1042"/></StgValue>
</operation>

<operation id="2870" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="16" op_0_bw="13">
<![CDATA[
:12  %p_shl406_cast = zext i13 %tmp_1042 to i16

]]></Node>
<StgValue><ssdm name="p_shl406_cast"/></StgValue>
</operation>

<operation id="2871" st_id="220" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %tmp_1043 = sub i16 %p_shl405_cast, %p_shl406_cast

]]></Node>
<StgValue><ssdm name="tmp_1043"/></StgValue>
</operation>

<operation id="2872" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="17" op_0_bw="16">
<![CDATA[
:14  %tmp_1329_cast = sext i16 %tmp_1043 to i17

]]></Node>
<StgValue><ssdm name="tmp_1329_cast"/></StgValue>
</operation>

<operation id="2873" st_id="220" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:15  %tmp_1044 = add i17 %tmp_350_cast, %tmp_1329_cast

]]></Node>
<StgValue><ssdm name="tmp_1044"/></StgValue>
</operation>

<operation id="2874" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="64" op_0_bw="17">
<![CDATA[
:16  %tmp_1330_cast = sext i17 %tmp_1044 to i64

]]></Node>
<StgValue><ssdm name="tmp_1330_cast"/></StgValue>
</operation>

<operation id="2875" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_13 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1330_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_13"/></StgValue>
</operation>

<operation id="2876" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_13 = load float* %shuffle_conv_1x1_add_13, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_13"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2877" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_13 = load float* %shuffle_conv_1x1_add_13, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_13"/></StgValue>
</operation>

<operation id="2878" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1338_cast = sext i13 %tmp_1048 to i64

]]></Node>
<StgValue><ssdm name="tmp_1338_cast"/></StgValue>
</operation>

<operation id="2879" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_4 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1338_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_4"/></StgValue>
</operation>

<operation id="2880" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_13, float* %weights_48_48_1x1_ad_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2881" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader578

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2882" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader577:0  %i50 = phi i5 [ %i_51, %.preheader577.loopexit ], [ 0, %.preheader577.preheader ]

]]></Node>
<StgValue><ssdm name="i50"/></StgValue>
</operation>

<operation id="2883" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="7" op_0_bw="5">
<![CDATA[
.preheader577:1  %i51_cast = zext i5 %i50 to i7

]]></Node>
<StgValue><ssdm name="i51_cast"/></StgValue>
</operation>

<operation id="2884" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="10" op_0_bw="5">
<![CDATA[
.preheader577:2  %i51_cast1 = zext i5 %i50 to i10

]]></Node>
<StgValue><ssdm name="i51_cast1"/></StgValue>
</operation>

<operation id="2885" st_id="222" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader577:3  %exitcond255 = icmp eq i5 %i50, -8

]]></Node>
<StgValue><ssdm name="exitcond255"/></StgValue>
</operation>

<operation id="2886" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader577:4  %empty_478 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_478"/></StgValue>
</operation>

<operation id="2887" st_id="222" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader577:5  %i_51 = add i5 %i50, 1

]]></Node>
<StgValue><ssdm name="i_51"/></StgValue>
</operation>

<operation id="2888" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader577:6  br i1 %exitcond255, label %82, label %.preheader576.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2889" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="exitcond255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="0" op_0_bw="0">
<![CDATA[
.preheader576.preheader:0  br label %.preheader576

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2890" st_id="222" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="exitcond255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2891" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader576:0  %k8 = phi i2 [ %k_8, %81 ], [ 0, %.preheader576.preheader ]

]]></Node>
<StgValue><ssdm name="k8"/></StgValue>
</operation>

<operation id="2892" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader576:1  %exitcond254 = icmp eq i2 %k8, -2

]]></Node>
<StgValue><ssdm name="exitcond254"/></StgValue>
</operation>

<operation id="2893" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader576:2  %empty_479 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_479"/></StgValue>
</operation>

<operation id="2894" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader576:3  %k_8 = add i2 %k8, 1

]]></Node>
<StgValue><ssdm name="k_8"/></StgValue>
</operation>

<operation id="2895" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader576:4  br i1 %exitcond254, label %.preheader577.loopexit, label %81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2896" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1039 = trunc i2 %k8 to i1

]]></Node>
<StgValue><ssdm name="tmp_1039"/></StgValue>
</operation>

<operation id="2897" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl44 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1039, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl44"/></StgValue>
</operation>

<operation id="2898" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl44_cast = zext i6 %p_shl44 to i7

]]></Node>
<StgValue><ssdm name="p_shl44_cast"/></StgValue>
</operation>

<operation id="2899" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl45 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1039, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl45"/></StgValue>
</operation>

<operation id="2900" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl45_cast = zext i4 %p_shl45 to i7

]]></Node>
<StgValue><ssdm name="p_shl45_cast"/></StgValue>
</operation>

<operation id="2901" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_358 = sub i7 %p_shl44_cast, %p_shl45_cast

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="2902" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_477_cast = sext i7 %tmp_358 to i10

]]></Node>
<StgValue><ssdm name="tmp_477_cast"/></StgValue>
</operation>

<operation id="2903" st_id="223" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp20 = add i10 -328, %tmp_477_cast

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="2904" st_id="223" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_359 = add i10 %i51_cast1, %tmp20

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="2905" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_361 = add i7 %tmp_358, %i51_cast

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2906" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="exitcond254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="0" op_0_bw="0">
<![CDATA[
.preheader577.loopexit:0  br label %.preheader577

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2907" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_360 = zext i10 %tmp_359 to i64

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="2908" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_24 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_360

]]></Node>
<StgValue><ssdm name="bias_addr_24"/></StgValue>
</operation>

<operation id="2909" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_24 = load float* %bias_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bias_load_24"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2910" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_24 = load float* %bias_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bias_load_24"/></StgValue>
</operation>

<operation id="2911" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_481_cast = sext i7 %tmp_361 to i32

]]></Node>
<StgValue><ssdm name="tmp_481_cast"/></StgValue>
</operation>

<operation id="2912" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_362 = zext i32 %tmp_481_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="2913" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_7 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_362

]]></Node>
<StgValue><ssdm name="bias_48_addr_7"/></StgValue>
</operation>

<operation id="2914" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_24, float* %bias_48_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2915" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader576

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2916" st_id="226" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2917" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit874

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2918" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit874:0  %co83 = phi i6 [ 0, %82 ], [ %co_84, %.loopexit874.loopexit ]

]]></Node>
<StgValue><ssdm name="co83"/></StgValue>
</operation>

<operation id="2919" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit874:1  %exitcond253 = icmp eq i6 %co83, -16

]]></Node>
<StgValue><ssdm name="exitcond253"/></StgValue>
</operation>

<operation id="2920" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit874:2  %empty_480 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_480"/></StgValue>
</operation>

<operation id="2921" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit874:3  %co_84 = add i6 %co83, 1

]]></Node>
<StgValue><ssdm name="co_84"/></StgValue>
</operation>

<operation id="2922" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit874:4  br i1 %exitcond253, label %84, label %.preheader575.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2923" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader575.preheader:0  %tmp_1036 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co83, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1036"/></StgValue>
</operation>

<operation id="2924" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="10" op_0_bw="9">
<![CDATA[
.preheader575.preheader:1  %p_shl407_cast = zext i9 %tmp_1036 to i10

]]></Node>
<StgValue><ssdm name="p_shl407_cast"/></StgValue>
</operation>

<operation id="2925" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader575.preheader:2  %tmp_1037 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co83, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1037"/></StgValue>
</operation>

<operation id="2926" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="10" op_0_bw="7">
<![CDATA[
.preheader575.preheader:3  %p_shl408_cast = zext i7 %tmp_1037 to i10

]]></Node>
<StgValue><ssdm name="p_shl408_cast"/></StgValue>
</operation>

<operation id="2927" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader575.preheader:4  %tmp_1038 = add i10 %p_shl408_cast, %p_shl407_cast

]]></Node>
<StgValue><ssdm name="tmp_1038"/></StgValue>
</operation>

<operation id="2928" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="0" op_0_bw="0">
<![CDATA[
.preheader575.preheader:5  br label %.preheader575

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2929" st_id="227" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="exitcond253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2930" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader575:0  %h68 = phi i4 [ 0, %.preheader575.preheader ], [ %h_69, %.preheader575.loopexit ]

]]></Node>
<StgValue><ssdm name="h68"/></StgValue>
</operation>

<operation id="2931" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader575:1  %exitcond252 = icmp eq i4 %h68, -8

]]></Node>
<StgValue><ssdm name="exitcond252"/></StgValue>
</operation>

<operation id="2932" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader575:2  %empty_481 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_481"/></StgValue>
</operation>

<operation id="2933" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader575:3  %h_69 = add i4 %h68, 1

]]></Node>
<StgValue><ssdm name="h_69"/></StgValue>
</operation>

<operation id="2934" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader575:4  br i1 %exitcond252, label %.loopexit874.loopexit, label %.preheader574.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2935" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="exitcond252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="10" op_0_bw="4">
<![CDATA[
.preheader574.preheader:0  %tmp_368_cast = zext i4 %h_69 to i10

]]></Node>
<StgValue><ssdm name="tmp_368_cast"/></StgValue>
</operation>

<operation id="2936" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="exitcond252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader574.preheader:1  %tmp_1055 = add i10 %tmp_368_cast, %tmp_1038

]]></Node>
<StgValue><ssdm name="tmp_1055"/></StgValue>
</operation>

<operation id="2937" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="exitcond252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader574.preheader:2  %tmp_1056 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1055, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1056"/></StgValue>
</operation>

<operation id="2938" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="exitcond252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="15" op_0_bw="13">
<![CDATA[
.preheader574.preheader:3  %p_shl409_cast = zext i13 %tmp_1056 to i15

]]></Node>
<StgValue><ssdm name="p_shl409_cast"/></StgValue>
</operation>

<operation id="2939" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="exitcond252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader574.preheader:4  %tmp_1057 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1055, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1057"/></StgValue>
</operation>

<operation id="2940" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="exitcond252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="15" op_0_bw="11">
<![CDATA[
.preheader574.preheader:5  %p_shl410_cast = zext i11 %tmp_1057 to i15

]]></Node>
<StgValue><ssdm name="p_shl410_cast"/></StgValue>
</operation>

<operation id="2941" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="exitcond252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader574.preheader:6  %tmp_1058 = add i15 %p_shl409_cast, %p_shl410_cast

]]></Node>
<StgValue><ssdm name="tmp_1058"/></StgValue>
</operation>

<operation id="2942" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="exitcond252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="0" op_0_bw="0">
<![CDATA[
.preheader574.preheader:7  br label %.preheader574

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2943" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="exitcond252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="0" op_0_bw="0">
<![CDATA[
.loopexit874.loopexit:0  br label %.loopexit874

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2944" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader574:0  %w67 = phi i4 [ %w_68, %83 ], [ 0, %.preheader574.preheader ]

]]></Node>
<StgValue><ssdm name="w67"/></StgValue>
</operation>

<operation id="2945" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader574:1  %exitcond251 = icmp eq i4 %w67, -8

]]></Node>
<StgValue><ssdm name="exitcond251"/></StgValue>
</operation>

<operation id="2946" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader574:2  %empty_482 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_482"/></StgValue>
</operation>

<operation id="2947" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader574:3  %w_68 = add i4 %w67, 1

]]></Node>
<StgValue><ssdm name="w_68"/></StgValue>
</operation>

<operation id="2948" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader574:4  br i1 %exitcond251, label %.preheader575.loopexit, label %83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2949" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="15" op_0_bw="4">
<![CDATA[
:0  %tmp_371_cast = zext i4 %w_68 to i15

]]></Node>
<StgValue><ssdm name="tmp_371_cast"/></StgValue>
</operation>

<operation id="2950" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_1068 = add i15 %tmp_1058, %tmp_371_cast

]]></Node>
<StgValue><ssdm name="tmp_1068"/></StgValue>
</operation>

<operation id="2951" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_1359_cast = zext i15 %tmp_1068 to i64

]]></Node>
<StgValue><ssdm name="tmp_1359_cast"/></StgValue>
</operation>

<operation id="2952" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %downsampleunit1_outp_2 = getelementptr [9600 x float]* @downsampleunit1_outp, i64 0, i64 %tmp_1359_cast

]]></Node>
<StgValue><ssdm name="downsampleunit1_outp_2"/></StgValue>
</operation>

<operation id="2953" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="32" op_0_bw="14">
<![CDATA[
:5  %downsampleunit1_outp_3 = load float* %downsampleunit1_outp_2, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit1_outp_3"/></StgValue>
</operation>

<operation id="2954" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="exitcond251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="0" op_0_bw="0">
<![CDATA[
.preheader575.loopexit:0  br label %.preheader575

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2955" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_p_a_1 = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1359_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a_1"/></StgValue>
</operation>

<operation id="2956" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="32" op_0_bw="14">
<![CDATA[
:5  %downsampleunit1_outp_3 = load float* %downsampleunit1_outp_2, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit1_outp_3"/></StgValue>
</operation>

<operation id="2957" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store float %downsampleunit1_outp_3, float* %buffer0_1_48_8x8_p_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2958" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader574

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2959" st_id="231" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2960" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit873

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2961" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit873:0  %co85 = phi i6 [ 0, %84 ], [ %co_86, %.loopexit873.loopexit ]

]]></Node>
<StgValue><ssdm name="co85"/></StgValue>
</operation>

<operation id="2962" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="7" op_0_bw="6">
<![CDATA[
.loopexit873:1  %co86_cast = zext i6 %co85 to i7

]]></Node>
<StgValue><ssdm name="co86_cast"/></StgValue>
</operation>

<operation id="2963" st_id="232" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit873:2  %exitcond250 = icmp eq i6 %co85, -16

]]></Node>
<StgValue><ssdm name="exitcond250"/></StgValue>
</operation>

<operation id="2964" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit873:3  %empty_483 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_483"/></StgValue>
</operation>

<operation id="2965" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit873:4  %co_86 = add i6 %co85, 1

]]></Node>
<StgValue><ssdm name="co_86"/></StgValue>
</operation>

<operation id="2966" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit873:5  br i1 %exitcond250, label %.preheader571.preheader, label %.preheader573.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2967" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader573.preheader:0  %tmp_367 = add i7 %co86_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="2968" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader573.preheader:1  %tmp_1049 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_367, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1049"/></StgValue>
</operation>

<operation id="2969" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="11" op_0_bw="10">
<![CDATA[
.preheader573.preheader:2  %p_shl413_cast = zext i10 %tmp_1049 to i11

]]></Node>
<StgValue><ssdm name="p_shl413_cast"/></StgValue>
</operation>

<operation id="2970" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader573.preheader:3  %tmp_1050 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_367, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1050"/></StgValue>
</operation>

<operation id="2971" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="11" op_0_bw="8">
<![CDATA[
.preheader573.preheader:4  %p_shl414_cast = zext i8 %tmp_1050 to i11

]]></Node>
<StgValue><ssdm name="p_shl414_cast"/></StgValue>
</operation>

<operation id="2972" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader573.preheader:5  %tmp_1051 = add i11 %p_shl414_cast, %p_shl413_cast

]]></Node>
<StgValue><ssdm name="tmp_1051"/></StgValue>
</operation>

<operation id="2973" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader573.preheader:6  %tmp_1052 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co85, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1052"/></StgValue>
</operation>

<operation id="2974" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="10" op_0_bw="9">
<![CDATA[
.preheader573.preheader:7  %p_shl411_cast = zext i9 %tmp_1052 to i10

]]></Node>
<StgValue><ssdm name="p_shl411_cast"/></StgValue>
</operation>

<operation id="2975" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader573.preheader:8  %tmp_1053 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co85, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1053"/></StgValue>
</operation>

<operation id="2976" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="10" op_0_bw="7">
<![CDATA[
.preheader573.preheader:9  %p_shl412_cast = zext i7 %tmp_1053 to i10

]]></Node>
<StgValue><ssdm name="p_shl412_cast"/></StgValue>
</operation>

<operation id="2977" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader573.preheader:10  %tmp_1054 = add i10 %p_shl412_cast, %p_shl411_cast

]]></Node>
<StgValue><ssdm name="tmp_1054"/></StgValue>
</operation>

<operation id="2978" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="0" op_0_bw="0">
<![CDATA[
.preheader573.preheader:11  br label %.preheader573

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2979" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="exitcond250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="0" op_0_bw="0">
<![CDATA[
.preheader571.preheader:0  br label %.preheader571

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2980" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader573:0  %h70 = phi i4 [ 0, %.preheader573.preheader ], [ %h_71, %.preheader573.loopexit ]

]]></Node>
<StgValue><ssdm name="h70"/></StgValue>
</operation>

<operation id="2981" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader573:1  %exitcond249 = icmp eq i4 %h70, -8

]]></Node>
<StgValue><ssdm name="exitcond249"/></StgValue>
</operation>

<operation id="2982" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader573:2  %empty_484 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_484"/></StgValue>
</operation>

<operation id="2983" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader573:3  %h_71 = add i4 %h70, 1

]]></Node>
<StgValue><ssdm name="h_71"/></StgValue>
</operation>

<operation id="2984" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader573:4  br i1 %exitcond249, label %.loopexit873.loopexit, label %.preheader572.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2985" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="10" op_0_bw="4">
<![CDATA[
.preheader572.preheader:0  %tmp_370_cast1 = zext i4 %h_71 to i10

]]></Node>
<StgValue><ssdm name="tmp_370_cast1"/></StgValue>
</operation>

<operation id="2986" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="11" op_0_bw="4">
<![CDATA[
.preheader572.preheader:1  %tmp_370_cast2 = zext i4 %h_71 to i11

]]></Node>
<StgValue><ssdm name="tmp_370_cast2"/></StgValue>
</operation>

<operation id="2987" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader572.preheader:2  %tmp_1060 = add i11 %tmp_370_cast2, %tmp_1051

]]></Node>
<StgValue><ssdm name="tmp_1060"/></StgValue>
</operation>

<operation id="2988" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader572.preheader:3  %tmp_1061 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1060, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1061"/></StgValue>
</operation>

<operation id="2989" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="15" op_0_bw="14">
<![CDATA[
.preheader572.preheader:4  %p_shl417_cast = zext i14 %tmp_1061 to i15

]]></Node>
<StgValue><ssdm name="p_shl417_cast"/></StgValue>
</operation>

<operation id="2990" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader572.preheader:5  %tmp_1062 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_1060, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1062"/></StgValue>
</operation>

<operation id="2991" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="15" op_0_bw="12">
<![CDATA[
.preheader572.preheader:6  %p_shl418_cast = zext i12 %tmp_1062 to i15

]]></Node>
<StgValue><ssdm name="p_shl418_cast"/></StgValue>
</operation>

<operation id="2992" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader572.preheader:7  %tmp_1063 = add i15 %p_shl417_cast, %p_shl418_cast

]]></Node>
<StgValue><ssdm name="tmp_1063"/></StgValue>
</operation>

<operation id="2993" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader572.preheader:8  %tmp_1064 = add i10 %tmp_370_cast1, %tmp_1054

]]></Node>
<StgValue><ssdm name="tmp_1064"/></StgValue>
</operation>

<operation id="2994" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader572.preheader:9  %tmp_1065 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1064, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1065"/></StgValue>
</operation>

<operation id="2995" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="14" op_0_bw="13">
<![CDATA[
.preheader572.preheader:10  %p_shl415_cast = zext i13 %tmp_1065 to i14

]]></Node>
<StgValue><ssdm name="p_shl415_cast"/></StgValue>
</operation>

<operation id="2996" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader572.preheader:11  %tmp_1066 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1064, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1066"/></StgValue>
</operation>

<operation id="2997" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="14" op_0_bw="11">
<![CDATA[
.preheader572.preheader:12  %p_shl416_cast = zext i11 %tmp_1066 to i14

]]></Node>
<StgValue><ssdm name="p_shl416_cast"/></StgValue>
</operation>

<operation id="2998" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader572.preheader:13  %tmp_1067 = add i14 %p_shl415_cast, %p_shl416_cast

]]></Node>
<StgValue><ssdm name="tmp_1067"/></StgValue>
</operation>

<operation id="2999" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="0" op_0_bw="0">
<![CDATA[
.preheader572.preheader:14  br label %.preheader572

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3000" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="exitcond249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="0" op_0_bw="0">
<![CDATA[
.loopexit873.loopexit:0  br label %.loopexit873

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="3001" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader572:0  %w69 = phi i4 [ %w_70, %85 ], [ 0, %.preheader572.preheader ]

]]></Node>
<StgValue><ssdm name="w69"/></StgValue>
</operation>

<operation id="3002" st_id="234" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader572:1  %exitcond248 = icmp eq i4 %w69, -8

]]></Node>
<StgValue><ssdm name="exitcond248"/></StgValue>
</operation>

<operation id="3003" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader572:2  %empty_485 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_485"/></StgValue>
</operation>

<operation id="3004" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader572:3  %w_70 = add i4 %w69, 1

]]></Node>
<StgValue><ssdm name="w_70"/></StgValue>
</operation>

<operation id="3005" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader572:4  br i1 %exitcond248, label %.preheader573.loopexit, label %85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3006" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="14" op_0_bw="4">
<![CDATA[
:0  %tmp_375_cast1 = zext i4 %w_70 to i14

]]></Node>
<StgValue><ssdm name="tmp_375_cast1"/></StgValue>
</operation>

<operation id="3007" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="15" op_0_bw="4">
<![CDATA[
:1  %tmp_375_cast = zext i4 %w_70 to i15

]]></Node>
<StgValue><ssdm name="tmp_375_cast"/></StgValue>
</operation>

<operation id="3008" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_1069 = add i15 %tmp_1063, %tmp_375_cast

]]></Node>
<StgValue><ssdm name="tmp_1069"/></StgValue>
</operation>

<operation id="3009" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1360_cast = zext i15 %tmp_1069 to i64

]]></Node>
<StgValue><ssdm name="tmp_1360_cast"/></StgValue>
</operation>

<operation id="3010" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit1_0_outpu = getelementptr [9600 x float]* @shuffleunit1_0_outpu, i64 0, i64 %tmp_1360_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_0_outpu"/></StgValue>
</operation>

<operation id="3011" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %tmp_1070 = add i14 %tmp_1067, %tmp_375_cast1

]]></Node>
<StgValue><ssdm name="tmp_1070"/></StgValue>
</operation>

<operation id="3012" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit1_0_outpu_1 = load float* %shuffleunit1_0_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_0_outpu_1"/></StgValue>
</operation>

<operation id="3013" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp><literal name="exitcond248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="0" op_0_bw="0">
<![CDATA[
.preheader573.loopexit:0  br label %.preheader573

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="3014" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="64" op_0_bw="14">
<![CDATA[
:6  %tmp_1361_cast = zext i14 %tmp_1070 to i64

]]></Node>
<StgValue><ssdm name="tmp_1361_cast"/></StgValue>
</operation>

<operation id="3015" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_48_8x8_p_a_2 = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1361_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a_2"/></StgValue>
</operation>

<operation id="3016" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit1_0_outpu_1 = load float* %shuffleunit1_0_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_0_outpu_1"/></StgValue>
</operation>

<operation id="3017" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:9  store float %shuffleunit1_0_outpu_1, float* %buffer0_1_48_8x8_p_a_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3018" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader572

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="3019" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader571:0  %co87 = phi i5 [ %co_88, %.preheader571.loopexit ], [ 0, %.preheader571.preheader ]

]]></Node>
<StgValue><ssdm name="co87"/></StgValue>
</operation>

<operation id="3020" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="10" op_0_bw="5">
<![CDATA[
.preheader571:1  %co88_cast = zext i5 %co87 to i10

]]></Node>
<StgValue><ssdm name="co88_cast"/></StgValue>
</operation>

<operation id="3021" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader571:2  %exitcond247 = icmp eq i5 %co87, -8

]]></Node>
<StgValue><ssdm name="exitcond247"/></StgValue>
</operation>

<operation id="3022" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader571:3  %empty_486 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_486"/></StgValue>
</operation>

<operation id="3023" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader571:4  %co_88 = add i5 %co87, 1

]]></Node>
<StgValue><ssdm name="co_88"/></StgValue>
</operation>

<operation id="3024" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader571:5  br i1 %exitcond247, label %.preheader568.preheader, label %.preheader570.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3025" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="1" op_0_bw="5">
<![CDATA[
.preheader570.preheader:0  %tmp_1059 = trunc i5 %co87 to i1

]]></Node>
<StgValue><ssdm name="tmp_1059"/></StgValue>
</operation>

<operation id="3026" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader570.preheader:1  %p_shl52 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1059, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl52"/></StgValue>
</operation>

<operation id="3027" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="7" op_0_bw="6">
<![CDATA[
.preheader570.preheader:2  %p_shl52_cast = zext i6 %p_shl52 to i7

]]></Node>
<StgValue><ssdm name="p_shl52_cast"/></StgValue>
</operation>

<operation id="3028" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader570.preheader:3  %p_shl53 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1059, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl53"/></StgValue>
</operation>

<operation id="3029" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="7" op_0_bw="4">
<![CDATA[
.preheader570.preheader:4  %p_shl53_cast = zext i4 %p_shl53 to i7

]]></Node>
<StgValue><ssdm name="p_shl53_cast"/></StgValue>
</operation>

<operation id="3030" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader570.preheader:5  %tmp_369 = sub i7 %p_shl52_cast, %p_shl53_cast

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="3031" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader570.preheader:6  %p_lshr_f5_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co87, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f5_cast"/></StgValue>
</operation>

<operation id="3032" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="7" op_0_bw="4">
<![CDATA[
.preheader570.preheader:7  %tmp_505_cast = zext i4 %p_lshr_f5_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_505_cast"/></StgValue>
</operation>

<operation id="3033" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="0" op_0_bw="0">
<![CDATA[
.preheader570.preheader:8  br label %.preheader570

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3034" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="exitcond247" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="0" op_0_bw="0">
<![CDATA[
.preheader568.preheader:0  br label %.preheader568

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="3035" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader570:0  %ci36 = phi i5 [ 0, %.preheader570.preheader ], [ %ci_37, %.preheader570.loopexit ]

]]></Node>
<StgValue><ssdm name="ci36"/></StgValue>
</operation>

<operation id="3036" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="7" op_0_bw="5">
<![CDATA[
.preheader570:1  %ci36_cast = zext i5 %ci36 to i7

]]></Node>
<StgValue><ssdm name="ci36_cast"/></StgValue>
</operation>

<operation id="3037" st_id="237" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader570:2  %exitcond246 = icmp eq i5 %ci36, -8

]]></Node>
<StgValue><ssdm name="exitcond246"/></StgValue>
</operation>

<operation id="3038" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader570:3  %empty_487 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_487"/></StgValue>
</operation>

<operation id="3039" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader570:4  %ci_37 = add i5 %ci36, 1

]]></Node>
<StgValue><ssdm name="ci_37"/></StgValue>
</operation>

<operation id="3040" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader570:5  br i1 %exitcond246, label %.preheader571.loopexit, label %.preheader569.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3041" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="exitcond246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="17" op_0_bw="5">
<![CDATA[
.preheader569.preheader:0  %tmp_372_cast = zext i5 %ci36 to i17

]]></Node>
<StgValue><ssdm name="tmp_372_cast"/></StgValue>
</operation>

<operation id="3042" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="exitcond246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader569.preheader:1  %tmp_373 = add i7 %tmp_369, %ci36_cast

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="3043" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="exitcond246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="13" op_0_bw="7">
<![CDATA[
.preheader569.preheader:2  %tmp_374_cast = sext i7 %tmp_373 to i13

]]></Node>
<StgValue><ssdm name="tmp_374_cast"/></StgValue>
</operation>

<operation id="3044" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="exitcond246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="0" op_0_bw="0">
<![CDATA[
.preheader569.preheader:3  br label %.preheader569

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3045" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp><literal name="exitcond246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="0" op_0_bw="0">
<![CDATA[
.preheader571.loopexit:0  br label %.preheader571

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="3046" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader569:0  %i58 = phi i3 [ %i_59, %86 ], [ 0, %.preheader569.preheader ]

]]></Node>
<StgValue><ssdm name="i58"/></StgValue>
</operation>

<operation id="3047" st_id="238" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader569:1  %exitcond245 = icmp eq i3 %i58, -4

]]></Node>
<StgValue><ssdm name="exitcond245"/></StgValue>
</operation>

<operation id="3048" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader569:2  %empty_488 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_488"/></StgValue>
</operation>

<operation id="3049" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader569:3  %i_59 = add i3 %i58, 1

]]></Node>
<StgValue><ssdm name="i_59"/></StgValue>
</operation>

<operation id="3050" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader569:4  br i1 %exitcond245, label %.preheader570.loopexit, label %86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3051" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1072 = trunc i3 %i58 to i2

]]></Node>
<StgValue><ssdm name="tmp_1072"/></StgValue>
</operation>

<operation id="3052" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl56 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1072, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl56"/></StgValue>
</operation>

<operation id="3053" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl56_cast = zext i7 %p_shl56 to i8

]]></Node>
<StgValue><ssdm name="p_shl56_cast"/></StgValue>
</operation>

<operation id="3054" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl57 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1072, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl57"/></StgValue>
</operation>

<operation id="3055" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl57_cast = zext i5 %p_shl57 to i8

]]></Node>
<StgValue><ssdm name="p_shl57_cast"/></StgValue>
</operation>

<operation id="3056" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_381 = sub i8 %p_shl56_cast, %p_shl57_cast

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="3057" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_520_cast = sext i8 %tmp_381 to i10

]]></Node>
<StgValue><ssdm name="tmp_520_cast"/></StgValue>
</operation>

<operation id="3058" st_id="238" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp21 = add i10 -328, %tmp_520_cast

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="3059" st_id="238" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_382 = add i10 %tmp21, %co88_cast

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="3060" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl58 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1072, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl58"/></StgValue>
</operation>

<operation id="3061" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl58_cast = zext i6 %p_shl58 to i7

]]></Node>
<StgValue><ssdm name="p_shl58_cast"/></StgValue>
</operation>

<operation id="3062" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl59 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1072, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl59"/></StgValue>
</operation>

<operation id="3063" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl59_cast = zext i4 %p_shl59 to i7

]]></Node>
<StgValue><ssdm name="p_shl59_cast"/></StgValue>
</operation>

<operation id="3064" st_id="238" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_383 = sub i7 %p_shl58_cast, %p_shl59_cast

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="3065" st_id="238" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_384 = add i7 %tmp_383, %tmp_505_cast

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="3066" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1077 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_384, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1077"/></StgValue>
</operation>

<operation id="3067" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1078 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_384, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1078"/></StgValue>
</operation>

<operation id="3068" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl420_cast = sext i11 %tmp_1078 to i13

]]></Node>
<StgValue><ssdm name="p_shl420_cast"/></StgValue>
</operation>

<operation id="3069" st_id="238" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1079 = sub i13 %tmp_1077, %p_shl420_cast

]]></Node>
<StgValue><ssdm name="tmp_1079"/></StgValue>
</operation>

<operation id="3070" st_id="238" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1080 = add i13 %tmp_374_cast, %tmp_1079

]]></Node>
<StgValue><ssdm name="tmp_1080"/></StgValue>
</operation>

<operation id="3071" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="0" op_0_bw="0">
<![CDATA[
.preheader570.loopexit:0  br label %.preheader570

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="3072" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:9  %tmp_1073 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_382, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1073"/></StgValue>
</operation>

<operation id="3073" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="16" op_0_bw="15">
<![CDATA[
:10  %p_shl421_cast = zext i15 %tmp_1073 to i16

]]></Node>
<StgValue><ssdm name="p_shl421_cast"/></StgValue>
</operation>

<operation id="3074" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:11  %tmp_1074 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_382, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1074"/></StgValue>
</operation>

<operation id="3075" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="16" op_0_bw="13">
<![CDATA[
:12  %p_shl422_cast = zext i13 %tmp_1074 to i16

]]></Node>
<StgValue><ssdm name="p_shl422_cast"/></StgValue>
</operation>

<operation id="3076" st_id="239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %tmp_1075 = sub i16 %p_shl421_cast, %p_shl422_cast

]]></Node>
<StgValue><ssdm name="tmp_1075"/></StgValue>
</operation>

<operation id="3077" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="17" op_0_bw="16">
<![CDATA[
:14  %tmp_1368_cast = sext i16 %tmp_1075 to i17

]]></Node>
<StgValue><ssdm name="tmp_1368_cast"/></StgValue>
</operation>

<operation id="3078" st_id="239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:15  %tmp_1076 = add i17 %tmp_372_cast, %tmp_1368_cast

]]></Node>
<StgValue><ssdm name="tmp_1076"/></StgValue>
</operation>

<operation id="3079" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="64" op_0_bw="17">
<![CDATA[
:16  %tmp_1369_cast = sext i17 %tmp_1076 to i64

]]></Node>
<StgValue><ssdm name="tmp_1369_cast"/></StgValue>
</operation>

<operation id="3080" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_14 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1369_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_14"/></StgValue>
</operation>

<operation id="3081" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_14 = load float* %shuffle_conv_1x1_add_14, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_14"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="3082" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_14 = load float* %shuffle_conv_1x1_add_14, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_14"/></StgValue>
</operation>

<operation id="3083" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1377_cast = sext i13 %tmp_1080 to i64

]]></Node>
<StgValue><ssdm name="tmp_1377_cast"/></StgValue>
</operation>

<operation id="3084" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_5 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1377_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_5"/></StgValue>
</operation>

<operation id="3085" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_14, float* %weights_48_48_1x1_ad_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3086" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader569

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="3087" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader568:0  %i56 = phi i5 [ %i_57, %.preheader568.loopexit ], [ 0, %.preheader568.preheader ]

]]></Node>
<StgValue><ssdm name="i56"/></StgValue>
</operation>

<operation id="3088" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="7" op_0_bw="5">
<![CDATA[
.preheader568:1  %i57_cast = zext i5 %i56 to i7

]]></Node>
<StgValue><ssdm name="i57_cast"/></StgValue>
</operation>

<operation id="3089" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="10" op_0_bw="5">
<![CDATA[
.preheader568:2  %i57_cast1 = zext i5 %i56 to i10

]]></Node>
<StgValue><ssdm name="i57_cast1"/></StgValue>
</operation>

<operation id="3090" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader568:3  %exitcond244 = icmp eq i5 %i56, -8

]]></Node>
<StgValue><ssdm name="exitcond244"/></StgValue>
</operation>

<operation id="3091" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader568:4  %empty_489 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_489"/></StgValue>
</operation>

<operation id="3092" st_id="241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader568:5  %i_57 = add i5 %i56, 1

]]></Node>
<StgValue><ssdm name="i_57"/></StgValue>
</operation>

<operation id="3093" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader568:6  br i1 %exitcond244, label %88, label %.preheader567.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3094" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="exitcond244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="0" op_0_bw="0">
<![CDATA[
.preheader567.preheader:0  br label %.preheader567

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3095" st_id="241" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="exitcond244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="3096" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader567:0  %k9 = phi i2 [ %k_9, %87 ], [ 0, %.preheader567.preheader ]

]]></Node>
<StgValue><ssdm name="k9"/></StgValue>
</operation>

<operation id="3097" st_id="242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader567:1  %exitcond243 = icmp eq i2 %k9, -2

]]></Node>
<StgValue><ssdm name="exitcond243"/></StgValue>
</operation>

<operation id="3098" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader567:2  %empty_490 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_490"/></StgValue>
</operation>

<operation id="3099" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader567:3  %k_9 = add i2 %k9, 1

]]></Node>
<StgValue><ssdm name="k_9"/></StgValue>
</operation>

<operation id="3100" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader567:4  br i1 %exitcond243, label %.preheader568.loopexit, label %87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3101" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1071 = trunc i2 %k9 to i1

]]></Node>
<StgValue><ssdm name="tmp_1071"/></StgValue>
</operation>

<operation id="3102" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl54 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1071, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl54"/></StgValue>
</operation>

<operation id="3103" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl54_cast = zext i6 %p_shl54 to i7

]]></Node>
<StgValue><ssdm name="p_shl54_cast"/></StgValue>
</operation>

<operation id="3104" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl55 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1071, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl55"/></StgValue>
</operation>

<operation id="3105" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl55_cast = zext i4 %p_shl55 to i7

]]></Node>
<StgValue><ssdm name="p_shl55_cast"/></StgValue>
</operation>

<operation id="3106" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_376 = sub i7 %p_shl54_cast, %p_shl55_cast

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="3107" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_509_cast = sext i7 %tmp_376 to i10

]]></Node>
<StgValue><ssdm name="tmp_509_cast"/></StgValue>
</operation>

<operation id="3108" st_id="242" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp22 = add i10 -280, %tmp_509_cast

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="3109" st_id="242" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_377 = add i10 %i57_cast1, %tmp22

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="3110" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_379 = add i7 %tmp_376, %i57_cast

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="3111" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="exitcond243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="0" op_0_bw="0">
<![CDATA[
.preheader568.loopexit:0  br label %.preheader568

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="3112" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_378 = zext i10 %tmp_377 to i64

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="3113" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_25 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_378

]]></Node>
<StgValue><ssdm name="bias_addr_25"/></StgValue>
</operation>

<operation id="3114" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_25 = load float* %bias_addr_25, align 4

]]></Node>
<StgValue><ssdm name="bias_load_25"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="3115" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_25 = load float* %bias_addr_25, align 4

]]></Node>
<StgValue><ssdm name="bias_load_25"/></StgValue>
</operation>

<operation id="3116" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_513_cast = sext i7 %tmp_379 to i32

]]></Node>
<StgValue><ssdm name="tmp_513_cast"/></StgValue>
</operation>

<operation id="3117" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_380 = zext i32 %tmp_513_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="3118" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_8 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_380

]]></Node>
<StgValue><ssdm name="bias_48_addr_8"/></StgValue>
</operation>

<operation id="3119" st_id="244" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_25, float* %bias_48_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3120" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader567

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="3121" st_id="245" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3122" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit872

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="3123" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit872:0  %co89 = phi i5 [ 0, %88 ], [ %co_90, %.loopexit872.loopexit ]

]]></Node>
<StgValue><ssdm name="co89"/></StgValue>
</operation>

<operation id="3124" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="7" op_0_bw="5">
<![CDATA[
.loopexit872:1  %co91_cast = zext i5 %co89 to i7

]]></Node>
<StgValue><ssdm name="co91_cast"/></StgValue>
</operation>

<operation id="3125" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="9" op_0_bw="5">
<![CDATA[
.loopexit872:2  %co91_cast1 = zext i5 %co89 to i9

]]></Node>
<StgValue><ssdm name="co91_cast1"/></StgValue>
</operation>

<operation id="3126" st_id="246" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit872:3  %exitcond242 = icmp eq i5 %co89, -8

]]></Node>
<StgValue><ssdm name="exitcond242"/></StgValue>
</operation>

<operation id="3127" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit872:4  %empty_491 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_491"/></StgValue>
</operation>

<operation id="3128" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit872:5  %co_90 = add i5 %co89, 1

]]></Node>
<StgValue><ssdm name="co_90"/></StgValue>
</operation>

<operation id="3129" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit872:6  br i1 %exitcond242, label %.preheader563.preheader, label %.preheader566.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3130" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="0" op_0_bw="0">
<![CDATA[
.preheader566.preheader:0  br label %.preheader566

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3131" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="exitcond242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="0" op_0_bw="0">
<![CDATA[
.preheader563.preheader:0  br label %.preheader563

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="3132" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader566:0  %w71 = phi i2 [ %w_72, %.preheader566.loopexit ], [ 0, %.preheader566.preheader ]

]]></Node>
<StgValue><ssdm name="w71"/></StgValue>
</operation>

<operation id="3133" st_id="247" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader566:1  %exitcond241 = icmp eq i2 %w71, -1

]]></Node>
<StgValue><ssdm name="exitcond241"/></StgValue>
</operation>

<operation id="3134" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader566:2  %empty_492 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_492"/></StgValue>
</operation>

<operation id="3135" st_id="247" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader566:3  %w_72 = add i2 %w71, 1

]]></Node>
<StgValue><ssdm name="w_72"/></StgValue>
</operation>

<operation id="3136" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader566:4  br i1 %exitcond241, label %.loopexit872.loopexit, label %.preheader565.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3137" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="exitcond241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="36" op_0_bw="2">
<![CDATA[
.preheader565.preheader:0  %tmp_385_cast1 = zext i2 %w71 to i36

]]></Node>
<StgValue><ssdm name="tmp_385_cast1"/></StgValue>
</operation>

<operation id="3138" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="exitcond241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="13" op_0_bw="2">
<![CDATA[
.preheader565.preheader:1  %tmp_385_cast2 = zext i2 %w71 to i13

]]></Node>
<StgValue><ssdm name="tmp_385_cast2"/></StgValue>
</operation>

<operation id="3139" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="exitcond241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="0" op_0_bw="0">
<![CDATA[
.preheader565.preheader:2  br label %.preheader565

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3140" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="exitcond241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="0" op_0_bw="0">
<![CDATA[
.loopexit872.loopexit:0  br label %.loopexit872

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="3141" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader565:0  %h72 = phi i2 [ 0, %.preheader565.preheader ], [ %h_73, %.preheader565.loopexit ]

]]></Node>
<StgValue><ssdm name="h72"/></StgValue>
</operation>

<operation id="3142" st_id="248" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader565:1  %exitcond240 = icmp eq i2 %h72, -1

]]></Node>
<StgValue><ssdm name="exitcond240"/></StgValue>
</operation>

<operation id="3143" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader565:2  %empty_493 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_493"/></StgValue>
</operation>

<operation id="3144" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader565:3  %h_73 = add i2 %h72, 1

]]></Node>
<StgValue><ssdm name="h_73"/></StgValue>
</operation>

<operation id="3145" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader565:4  br i1 %exitcond240, label %.preheader566.loopexit, label %.preheader564.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3146" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp><literal name="exitcond240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="10" op_0_bw="2">
<![CDATA[
.preheader564.preheader:0  %tmp_392_cast1 = zext i2 %h72 to i10

]]></Node>
<StgValue><ssdm name="tmp_392_cast1"/></StgValue>
</operation>

<operation id="3147" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp><literal name="exitcond240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="15" op_0_bw="2">
<![CDATA[
.preheader564.preheader:1  %tmp_392_cast = zext i2 %h72 to i15

]]></Node>
<StgValue><ssdm name="tmp_392_cast"/></StgValue>
</operation>

<operation id="3148" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp><literal name="exitcond240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="0" op_0_bw="0">
<![CDATA[
.preheader564.preheader:2  br label %.preheader564

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3149" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="0" op_0_bw="0">
<![CDATA[
.preheader566.loopexit:0  br label %.preheader566

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="3150" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader564:0  %i64 = phi i2 [ %i_65, %89 ], [ 0, %.preheader564.preheader ]

]]></Node>
<StgValue><ssdm name="i64"/></StgValue>
</operation>

<operation id="3151" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader564:1  %exitcond239 = icmp eq i2 %i64, -2

]]></Node>
<StgValue><ssdm name="exitcond239"/></StgValue>
</operation>

<operation id="3152" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader564:2  %empty_494 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_494"/></StgValue>
</operation>

<operation id="3153" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader564:3  %i_65 = add i2 %i64, 1

]]></Node>
<StgValue><ssdm name="i_65"/></StgValue>
</operation>

<operation id="3154" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader564:4  br i1 %exitcond239, label %.preheader565.loopexit, label %89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3155" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="exitcond239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1083 = trunc i2 %i64 to i1

]]></Node>
<StgValue><ssdm name="tmp_1083"/></StgValue>
</operation>

<operation id="3156" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="exitcond239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl66 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1083, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl66"/></StgValue>
</operation>

<operation id="3157" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="exitcond239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl66_cast = zext i6 %p_shl66 to i7

]]></Node>
<StgValue><ssdm name="p_shl66_cast"/></StgValue>
</operation>

<operation id="3158" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="exitcond239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl67 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1083, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl67"/></StgValue>
</operation>

<operation id="3159" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="exitcond239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl67_cast = zext i4 %p_shl67 to i7

]]></Node>
<StgValue><ssdm name="p_shl67_cast"/></StgValue>
</operation>

<operation id="3160" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="exitcond239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_396 = sub i7 %p_shl66_cast, %p_shl67_cast

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="3161" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="exitcond239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="9" op_0_bw="7">
<![CDATA[
:6  %tmp_546_cast = sext i7 %tmp_396 to i9

]]></Node>
<StgValue><ssdm name="tmp_546_cast"/></StgValue>
</operation>

<operation id="3162" st_id="249" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="exitcond239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp23 = add i9 -248, %tmp_546_cast

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="3163" st_id="249" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="exitcond239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_397 = add i9 %co91_cast1, %tmp23

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="3164" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="exitcond239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22  %tmp_399 = add i7 %tmp_396, %co91_cast

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="3165" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp><literal name="exitcond239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="0" op_0_bw="0">
<![CDATA[
.preheader565.loopexit:0  br label %.preheader565

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="3166" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="12" op_0_bw="9">
<![CDATA[
:9  %tmp_398_cast = zext i9 %tmp_397 to i12

]]></Node>
<StgValue><ssdm name="tmp_398_cast"/></StgValue>
</operation>

<operation id="3167" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:10  %tmp_1084 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_397, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1084"/></StgValue>
</operation>

<operation id="3168" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="12" op_0_bw="11">
<![CDATA[
:11  %p_shl426_cast = zext i11 %tmp_1084 to i12

]]></Node>
<StgValue><ssdm name="p_shl426_cast"/></StgValue>
</operation>

<operation id="3169" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12  %tmp_1085 = sub i12 %p_shl426_cast, %tmp_398_cast

]]></Node>
<StgValue><ssdm name="tmp_1085"/></StgValue>
</operation>

<operation id="3170" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="13" op_0_bw="12">
<![CDATA[
:13  %tmp_1385_cast = sext i12 %tmp_1085 to i13

]]></Node>
<StgValue><ssdm name="tmp_1385_cast"/></StgValue>
</operation>

<operation id="3171" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:14  %tmp_1086 = add i13 %tmp_1385_cast, %tmp_385_cast2

]]></Node>
<StgValue><ssdm name="tmp_1086"/></StgValue>
</operation>

<operation id="3172" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="15" op_0_bw="13">
<![CDATA[
:15  %tmp_1386_cast = sext i13 %tmp_1086 to i15

]]></Node>
<StgValue><ssdm name="tmp_1386_cast"/></StgValue>
</operation>

<operation id="3173" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:16  %p_shl425_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1086, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl425_cast"/></StgValue>
</operation>

<operation id="3174" st_id="250" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_1087 = sub i15 %p_shl425_cast, %tmp_1386_cast

]]></Node>
<StgValue><ssdm name="tmp_1087"/></StgValue>
</operation>

<operation id="3175" st_id="250" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp_1088 = add i15 %tmp_1087, %tmp_392_cast

]]></Node>
<StgValue><ssdm name="tmp_1088"/></StgValue>
</operation>

<operation id="3176" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="32" op_0_bw="7">
<![CDATA[
:23  %tmp_550_cast = sext i7 %tmp_399 to i32

]]></Node>
<StgValue><ssdm name="tmp_550_cast"/></StgValue>
</operation>

<operation id="3177" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="35" op_0_bw="32">
<![CDATA[
:24  %tmp_400_cast1 = zext i32 %tmp_550_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_400_cast1"/></StgValue>
</operation>

<operation id="3178" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:25  %tmp_1089 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_399, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1089"/></StgValue>
</operation>

<operation id="3179" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="34" op_0_bw="9">
<![CDATA[
:26  %tmp_1090 = sext i9 %tmp_1089 to i34

]]></Node>
<StgValue><ssdm name="tmp_1090"/></StgValue>
</operation>

<operation id="3180" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="35" op_0_bw="34">
<![CDATA[
:27  %p_shl424_cast = zext i34 %tmp_1090 to i35

]]></Node>
<StgValue><ssdm name="p_shl424_cast"/></StgValue>
</operation>

<operation id="3181" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:28  %tmp_1091 = sub i35 %p_shl424_cast, %tmp_400_cast1

]]></Node>
<StgValue><ssdm name="tmp_1091"/></StgValue>
</operation>

<operation id="3182" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="36" op_0_bw="35">
<![CDATA[
:29  %tmp_1392_cast = sext i35 %tmp_1091 to i36

]]></Node>
<StgValue><ssdm name="tmp_1392_cast"/></StgValue>
</operation>

<operation id="3183" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:30  %tmp_1092 = add i36 %tmp_1392_cast, %tmp_385_cast1

]]></Node>
<StgValue><ssdm name="tmp_1092"/></StgValue>
</operation>

<operation id="3184" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="10" op_0_bw="36">
<![CDATA[
:31  %tmp_1093 = trunc i36 %tmp_1092 to i10

]]></Node>
<StgValue><ssdm name="tmp_1093"/></StgValue>
</operation>

<operation id="3185" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="8" op_0_bw="36">
<![CDATA[
:32  %tmp_1094 = trunc i36 %tmp_1092 to i8

]]></Node>
<StgValue><ssdm name="tmp_1094"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="3186" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="64" op_0_bw="15">
<![CDATA[
:19  %tmp_1389_cast = zext i15 %tmp_1088 to i64

]]></Node>
<StgValue><ssdm name="tmp_1389_cast"/></StgValue>
</operation>

<operation id="3187" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %shuffle_conv_3x3_add_8 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1389_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_8"/></StgValue>
</operation>

<operation id="3188" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_8 = load float* %shuffle_conv_3x3_add_8, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_8"/></StgValue>
</operation>

<operation id="3189" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:33  %p_shl423_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1094, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl423_cast"/></StgValue>
</operation>

<operation id="3190" st_id="251" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:34  %tmp_1095 = sub i10 %p_shl423_cast, %tmp_1093

]]></Node>
<StgValue><ssdm name="tmp_1095"/></StgValue>
</operation>

<operation id="3191" st_id="251" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %tmp_1096 = add i10 %tmp_1095, %tmp_392_cast1

]]></Node>
<StgValue><ssdm name="tmp_1096"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="3192" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_8 = load float* %shuffle_conv_3x3_add_8, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_8"/></StgValue>
</operation>

<operation id="3193" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="64" op_0_bw="10">
<![CDATA[
:36  %tmp_1396_cast = zext i10 %tmp_1096 to i64

]]></Node>
<StgValue><ssdm name="tmp_1396_cast"/></StgValue>
</operation>

<operation id="3194" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %weights_48_1_3x3_add_3 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1396_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_3"/></StgValue>
</operation>

<operation id="3195" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:38  store float %shuffle_conv_3x3_loa_8, float* %weights_48_1_3x3_add_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3196" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %.preheader564

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="3197" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader563:0  %i60 = phi i5 [ %i_61, %.preheader563.loopexit ], [ 0, %.preheader563.preheader ]

]]></Node>
<StgValue><ssdm name="i60"/></StgValue>
</operation>

<operation id="3198" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="7" op_0_bw="5">
<![CDATA[
.preheader563:1  %i61_cast = zext i5 %i60 to i7

]]></Node>
<StgValue><ssdm name="i61_cast"/></StgValue>
</operation>

<operation id="3199" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="9" op_0_bw="5">
<![CDATA[
.preheader563:2  %i61_cast514_cast = zext i5 %i60 to i9

]]></Node>
<StgValue><ssdm name="i61_cast514_cast"/></StgValue>
</operation>

<operation id="3200" st_id="253" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader563:3  %exitcond238 = icmp eq i5 %i60, -8

]]></Node>
<StgValue><ssdm name="exitcond238"/></StgValue>
</operation>

<operation id="3201" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader563:4  %empty_495 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_495"/></StgValue>
</operation>

<operation id="3202" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader563:5  %i_61 = add i5 %i60, 1

]]></Node>
<StgValue><ssdm name="i_61"/></StgValue>
</operation>

<operation id="3203" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader563:6  br i1 %exitcond238, label %91, label %.preheader562.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3204" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp><literal name="exitcond238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="0" op_0_bw="0">
<![CDATA[
.preheader562.preheader:0  br label %.preheader562

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3205" st_id="253" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="exitcond238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="3206" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader562:0  %k10 = phi i2 [ %k_11, %90 ], [ 0, %.preheader562.preheader ]

]]></Node>
<StgValue><ssdm name="k10"/></StgValue>
</operation>

<operation id="3207" st_id="254" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader562:1  %exitcond237 = icmp eq i2 %k10, -2

]]></Node>
<StgValue><ssdm name="exitcond237"/></StgValue>
</operation>

<operation id="3208" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader562:2  %empty_496 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_496"/></StgValue>
</operation>

<operation id="3209" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader562:3  %k_11 = add i2 %k10, 1

]]></Node>
<StgValue><ssdm name="k_11"/></StgValue>
</operation>

<operation id="3210" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader562:4  br i1 %exitcond237, label %.preheader563.loopexit, label %90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3211" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1082 = trunc i2 %k10 to i1

]]></Node>
<StgValue><ssdm name="tmp_1082"/></StgValue>
</operation>

<operation id="3212" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl60 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1082, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl60"/></StgValue>
</operation>

<operation id="3213" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl60_cast = zext i6 %p_shl60 to i7

]]></Node>
<StgValue><ssdm name="p_shl60_cast"/></StgValue>
</operation>

<operation id="3214" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl61 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1082, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl61"/></StgValue>
</operation>

<operation id="3215" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl61_cast = zext i4 %p_shl61 to i7

]]></Node>
<StgValue><ssdm name="p_shl61_cast"/></StgValue>
</operation>

<operation id="3216" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_387 = sub i7 %p_shl60_cast, %p_shl61_cast

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="3217" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="9" op_0_bw="7">
<![CDATA[
:6  %tmp_527_cast_cast = sext i7 %tmp_387 to i9

]]></Node>
<StgValue><ssdm name="tmp_527_cast_cast"/></StgValue>
</operation>

<operation id="3218" st_id="254" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp24 = add i9 -232, %tmp_527_cast_cast

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="3219" st_id="254" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_388 = add i9 %i61_cast514_cast, %tmp24

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="3220" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_390 = add i7 %tmp_387, %i61_cast

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="3221" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="0" op_0_bw="0">
<![CDATA[
.preheader563.loopexit:0  br label %.preheader563

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="3222" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="10" op_0_bw="9">
<![CDATA[
:9  %tmp_529_cast = sext i9 %tmp_388 to i10

]]></Node>
<StgValue><ssdm name="tmp_529_cast"/></StgValue>
</operation>

<operation id="3223" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="64" op_0_bw="10">
<![CDATA[
:10  %tmp_389 = zext i10 %tmp_529_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="3224" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_26 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_389

]]></Node>
<StgValue><ssdm name="bias_addr_26"/></StgValue>
</operation>

<operation id="3225" st_id="255" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_26 = load float* %bias_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bias_load_26"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="3226" st_id="256" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_26 = load float* %bias_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bias_load_26"/></StgValue>
</operation>

<operation id="3227" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_531_cast = sext i7 %tmp_390 to i32

]]></Node>
<StgValue><ssdm name="tmp_531_cast"/></StgValue>
</operation>

<operation id="3228" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_391 = zext i32 %tmp_531_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="3229" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_9 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_391

]]></Node>
<StgValue><ssdm name="bias_48_addr_9"/></StgValue>
</operation>

<operation id="3230" st_id="256" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_26, float* %bias_48_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3231" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader562

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="3232" st_id="257" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3233" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit871

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="3234" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit871:0  %co91 = phi i5 [ 0, %91 ], [ %co_92, %.loopexit871.loopexit ]

]]></Node>
<StgValue><ssdm name="co91"/></StgValue>
</operation>

<operation id="3235" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="10" op_0_bw="5">
<![CDATA[
.loopexit871:1  %co93_cast = zext i5 %co91 to i10

]]></Node>
<StgValue><ssdm name="co93_cast"/></StgValue>
</operation>

<operation id="3236" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit871:2  %exitcond236 = icmp eq i5 %co91, -8

]]></Node>
<StgValue><ssdm name="exitcond236"/></StgValue>
</operation>

<operation id="3237" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit871:3  %empty_497 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_497"/></StgValue>
</operation>

<operation id="3238" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit871:4  %co_92 = add i5 %co91, 1

]]></Node>
<StgValue><ssdm name="co_92"/></StgValue>
</operation>

<operation id="3239" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit871:5  br i1 %exitcond236, label %.preheader559.preheader, label %.preheader561.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3240" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="1" op_0_bw="5">
<![CDATA[
.preheader561.preheader:0  %tmp_1081 = trunc i5 %co91 to i1

]]></Node>
<StgValue><ssdm name="tmp_1081"/></StgValue>
</operation>

<operation id="3241" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader561.preheader:1  %p_shl62 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1081, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl62"/></StgValue>
</operation>

<operation id="3242" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="7" op_0_bw="6">
<![CDATA[
.preheader561.preheader:2  %p_shl62_cast = zext i6 %p_shl62 to i7

]]></Node>
<StgValue><ssdm name="p_shl62_cast"/></StgValue>
</operation>

<operation id="3243" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader561.preheader:3  %p_shl63 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1081, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl63"/></StgValue>
</operation>

<operation id="3244" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="7" op_0_bw="4">
<![CDATA[
.preheader561.preheader:4  %p_shl63_cast = zext i4 %p_shl63 to i7

]]></Node>
<StgValue><ssdm name="p_shl63_cast"/></StgValue>
</operation>

<operation id="3245" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader561.preheader:5  %tmp_386 = sub i7 %p_shl62_cast, %p_shl63_cast

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="3246" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader561.preheader:6  %p_lshr_f6_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co91, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f6_cast"/></StgValue>
</operation>

<operation id="3247" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="7" op_0_bw="4">
<![CDATA[
.preheader561.preheader:7  %tmp_535_cast = zext i4 %p_lshr_f6_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_535_cast"/></StgValue>
</operation>

<operation id="3248" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="0" op_0_bw="0">
<![CDATA[
.preheader561.preheader:8  br label %.preheader561

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3249" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp><literal name="exitcond236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="0" op_0_bw="0">
<![CDATA[
.preheader559.preheader:0  br label %.preheader559

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="3250" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader561:0  %ci38 = phi i5 [ 0, %.preheader561.preheader ], [ %ci_39, %.preheader561.loopexit ]

]]></Node>
<StgValue><ssdm name="ci38"/></StgValue>
</operation>

<operation id="3251" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="7" op_0_bw="5">
<![CDATA[
.preheader561:1  %ci38_cast = zext i5 %ci38 to i7

]]></Node>
<StgValue><ssdm name="ci38_cast"/></StgValue>
</operation>

<operation id="3252" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader561:2  %exitcond235 = icmp eq i5 %ci38, -8

]]></Node>
<StgValue><ssdm name="exitcond235"/></StgValue>
</operation>

<operation id="3253" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader561:3  %empty_498 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_498"/></StgValue>
</operation>

<operation id="3254" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader561:4  %ci_39 = add i5 %ci38, 1

]]></Node>
<StgValue><ssdm name="ci_39"/></StgValue>
</operation>

<operation id="3255" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader561:5  br i1 %exitcond235, label %.loopexit871.loopexit, label %.preheader560.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3256" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="exitcond235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="17" op_0_bw="5">
<![CDATA[
.preheader560.preheader:0  %tmp_393_cast = zext i5 %ci38 to i17

]]></Node>
<StgValue><ssdm name="tmp_393_cast"/></StgValue>
</operation>

<operation id="3257" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="exitcond235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader560.preheader:1  %tmp_394 = add i7 %tmp_386, %ci38_cast

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="3258" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="exitcond235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="13" op_0_bw="7">
<![CDATA[
.preheader560.preheader:2  %tmp_395_cast = sext i7 %tmp_394 to i13

]]></Node>
<StgValue><ssdm name="tmp_395_cast"/></StgValue>
</operation>

<operation id="3259" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="exitcond235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="0" op_0_bw="0">
<![CDATA[
.preheader560.preheader:3  br label %.preheader560

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3260" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="exitcond235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="0" op_0_bw="0">
<![CDATA[
.loopexit871.loopexit:0  br label %.loopexit871

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="3261" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader560:0  %i66 = phi i3 [ %i_67, %92 ], [ 0, %.preheader560.preheader ]

]]></Node>
<StgValue><ssdm name="i66"/></StgValue>
</operation>

<operation id="3262" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader560:1  %exitcond234 = icmp eq i3 %i66, -4

]]></Node>
<StgValue><ssdm name="exitcond234"/></StgValue>
</operation>

<operation id="3263" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader560:2  %empty_499 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_499"/></StgValue>
</operation>

<operation id="3264" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader560:3  %i_67 = add i3 %i66, 1

]]></Node>
<StgValue><ssdm name="i_67"/></StgValue>
</operation>

<operation id="3265" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader560:4  br i1 %exitcond234, label %.preheader561.loopexit, label %92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3266" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1101 = trunc i3 %i66 to i2

]]></Node>
<StgValue><ssdm name="tmp_1101"/></StgValue>
</operation>

<operation id="3267" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl68 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1101, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl68"/></StgValue>
</operation>

<operation id="3268" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl68_cast = zext i7 %p_shl68 to i8

]]></Node>
<StgValue><ssdm name="p_shl68_cast"/></StgValue>
</operation>

<operation id="3269" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl69 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1101, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl69"/></StgValue>
</operation>

<operation id="3270" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl69_cast = zext i5 %p_shl69 to i8

]]></Node>
<StgValue><ssdm name="p_shl69_cast"/></StgValue>
</operation>

<operation id="3271" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_406 = sub i8 %p_shl68_cast, %p_shl69_cast

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="3272" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_553_cast = sext i8 %tmp_406 to i10

]]></Node>
<StgValue><ssdm name="tmp_553_cast"/></StgValue>
</operation>

<operation id="3273" st_id="260" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp25 = add i10 -232, %tmp_553_cast

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="3274" st_id="260" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_407 = add i10 %tmp25, %co93_cast

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="3275" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl70 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1101, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl70"/></StgValue>
</operation>

<operation id="3276" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl70_cast = zext i6 %p_shl70 to i7

]]></Node>
<StgValue><ssdm name="p_shl70_cast"/></StgValue>
</operation>

<operation id="3277" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl71 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1101, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl71"/></StgValue>
</operation>

<operation id="3278" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl71_cast = zext i4 %p_shl71 to i7

]]></Node>
<StgValue><ssdm name="p_shl71_cast"/></StgValue>
</operation>

<operation id="3279" st_id="260" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_408 = sub i7 %p_shl70_cast, %p_shl71_cast

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="3280" st_id="260" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_409 = add i7 %tmp_408, %tmp_535_cast

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="3281" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1106 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_409, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1106"/></StgValue>
</operation>

<operation id="3282" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1107 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_409, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1107"/></StgValue>
</operation>

<operation id="3283" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl428_cast = sext i11 %tmp_1107 to i13

]]></Node>
<StgValue><ssdm name="p_shl428_cast"/></StgValue>
</operation>

<operation id="3284" st_id="260" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1108 = sub i13 %tmp_1106, %p_shl428_cast

]]></Node>
<StgValue><ssdm name="tmp_1108"/></StgValue>
</operation>

<operation id="3285" st_id="260" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1109 = add i13 %tmp_395_cast, %tmp_1108

]]></Node>
<StgValue><ssdm name="tmp_1109"/></StgValue>
</operation>

<operation id="3286" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="exitcond234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="0" op_0_bw="0">
<![CDATA[
.preheader561.loopexit:0  br label %.preheader561

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="3287" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:9  %tmp_1102 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_407, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1102"/></StgValue>
</operation>

<operation id="3288" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="16" op_0_bw="15">
<![CDATA[
:10  %p_shl429_cast = zext i15 %tmp_1102 to i16

]]></Node>
<StgValue><ssdm name="p_shl429_cast"/></StgValue>
</operation>

<operation id="3289" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:11  %tmp_1103 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_407, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1103"/></StgValue>
</operation>

<operation id="3290" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="16" op_0_bw="13">
<![CDATA[
:12  %p_shl430_cast = zext i13 %tmp_1103 to i16

]]></Node>
<StgValue><ssdm name="p_shl430_cast"/></StgValue>
</operation>

<operation id="3291" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %tmp_1104 = sub i16 %p_shl429_cast, %p_shl430_cast

]]></Node>
<StgValue><ssdm name="tmp_1104"/></StgValue>
</operation>

<operation id="3292" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="17" op_0_bw="16">
<![CDATA[
:14  %tmp_1406_cast = sext i16 %tmp_1104 to i17

]]></Node>
<StgValue><ssdm name="tmp_1406_cast"/></StgValue>
</operation>

<operation id="3293" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:15  %tmp_1105 = add i17 %tmp_393_cast, %tmp_1406_cast

]]></Node>
<StgValue><ssdm name="tmp_1105"/></StgValue>
</operation>

<operation id="3294" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="64" op_0_bw="17">
<![CDATA[
:16  %tmp_1407_cast = sext i17 %tmp_1105 to i64

]]></Node>
<StgValue><ssdm name="tmp_1407_cast"/></StgValue>
</operation>

<operation id="3295" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_15 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1407_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_15"/></StgValue>
</operation>

<operation id="3296" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_15 = load float* %shuffle_conv_1x1_add_15, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_15"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="3297" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_15 = load float* %shuffle_conv_1x1_add_15, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_15"/></StgValue>
</operation>

<operation id="3298" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1415_cast = sext i13 %tmp_1109 to i64

]]></Node>
<StgValue><ssdm name="tmp_1415_cast"/></StgValue>
</operation>

<operation id="3299" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_6 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1415_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_6"/></StgValue>
</operation>

<operation id="3300" st_id="262" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_15, float* %weights_48_48_1x1_ad_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3301" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader560

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="3302" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader559:0  %i62 = phi i5 [ %i_63, %.preheader559.loopexit ], [ 0, %.preheader559.preheader ]

]]></Node>
<StgValue><ssdm name="i62"/></StgValue>
</operation>

<operation id="3303" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="7" op_0_bw="5">
<![CDATA[
.preheader559:1  %i63_cast = zext i5 %i62 to i7

]]></Node>
<StgValue><ssdm name="i63_cast"/></StgValue>
</operation>

<operation id="3304" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="9" op_0_bw="5">
<![CDATA[
.preheader559:2  %i63_cast501_cast = zext i5 %i62 to i9

]]></Node>
<StgValue><ssdm name="i63_cast501_cast"/></StgValue>
</operation>

<operation id="3305" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader559:3  %exitcond233 = icmp eq i5 %i62, -8

]]></Node>
<StgValue><ssdm name="exitcond233"/></StgValue>
</operation>

<operation id="3306" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader559:4  %empty_500 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_500"/></StgValue>
</operation>

<operation id="3307" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader559:5  %i_63 = add i5 %i62, 1

]]></Node>
<StgValue><ssdm name="i_63"/></StgValue>
</operation>

<operation id="3308" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader559:6  br i1 %exitcond233, label %94, label %.preheader558.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3309" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp><literal name="exitcond233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="0" op_0_bw="0">
<![CDATA[
.preheader558.preheader:0  br label %.preheader558

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3310" st_id="263" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="exitcond233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="3311" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader558:0  %k12 = phi i2 [ %k_13, %93 ], [ 0, %.preheader558.preheader ]

]]></Node>
<StgValue><ssdm name="k12"/></StgValue>
</operation>

<operation id="3312" st_id="264" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader558:1  %exitcond232 = icmp eq i2 %k12, -2

]]></Node>
<StgValue><ssdm name="exitcond232"/></StgValue>
</operation>

<operation id="3313" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader558:2  %empty_501 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_501"/></StgValue>
</operation>

<operation id="3314" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader558:3  %k_13 = add i2 %k12, 1

]]></Node>
<StgValue><ssdm name="k_13"/></StgValue>
</operation>

<operation id="3315" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader558:4  br i1 %exitcond232, label %.preheader559.loopexit, label %93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3316" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1100 = trunc i2 %k12 to i1

]]></Node>
<StgValue><ssdm name="tmp_1100"/></StgValue>
</operation>

<operation id="3317" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl64 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1100, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl64"/></StgValue>
</operation>

<operation id="3318" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl64_cast = zext i6 %p_shl64 to i7

]]></Node>
<StgValue><ssdm name="p_shl64_cast"/></StgValue>
</operation>

<operation id="3319" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl65 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1100, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl65"/></StgValue>
</operation>

<operation id="3320" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl65_cast = zext i4 %p_shl65 to i7

]]></Node>
<StgValue><ssdm name="p_shl65_cast"/></StgValue>
</operation>

<operation id="3321" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_401 = sub i7 %p_shl64_cast, %p_shl65_cast

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="3322" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="9" op_0_bw="7">
<![CDATA[
:6  %tmp_537_cast_cast = sext i7 %tmp_401 to i9

]]></Node>
<StgValue><ssdm name="tmp_537_cast_cast"/></StgValue>
</operation>

<operation id="3323" st_id="264" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp26 = add i9 -184, %tmp_537_cast_cast

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="3324" st_id="264" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_402 = add i9 %i63_cast501_cast, %tmp26

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="3325" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_404 = add i7 %tmp_401, %i63_cast

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="3326" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="0" op_0_bw="0">
<![CDATA[
.preheader559.loopexit:0  br label %.preheader559

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="3327" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="10" op_0_bw="9">
<![CDATA[
:9  %tmp_539_cast = sext i9 %tmp_402 to i10

]]></Node>
<StgValue><ssdm name="tmp_539_cast"/></StgValue>
</operation>

<operation id="3328" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="64" op_0_bw="10">
<![CDATA[
:10  %tmp_403 = zext i10 %tmp_539_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="3329" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_27 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_403

]]></Node>
<StgValue><ssdm name="bias_addr_27"/></StgValue>
</operation>

<operation id="3330" st_id="265" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_27 = load float* %bias_addr_27, align 4

]]></Node>
<StgValue><ssdm name="bias_load_27"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="3331" st_id="266" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_27 = load float* %bias_addr_27, align 4

]]></Node>
<StgValue><ssdm name="bias_load_27"/></StgValue>
</operation>

<operation id="3332" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_541_cast = sext i7 %tmp_404 to i32

]]></Node>
<StgValue><ssdm name="tmp_541_cast"/></StgValue>
</operation>

<operation id="3333" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_405 = zext i32 %tmp_541_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="3334" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_10 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_405

]]></Node>
<StgValue><ssdm name="bias_48_addr_10"/></StgValue>
</operation>

<operation id="3335" st_id="266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_27, float* %bias_48_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3336" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader558

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="3337" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3338" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit870

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="3339" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit870:0  %co93 = phi i6 [ 0, %94 ], [ %co_94, %.loopexit870.loopexit ]

]]></Node>
<StgValue><ssdm name="co93"/></StgValue>
</operation>

<operation id="3340" st_id="268" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit870:1  %exitcond231 = icmp eq i6 %co93, -16

]]></Node>
<StgValue><ssdm name="exitcond231"/></StgValue>
</operation>

<operation id="3341" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit870:2  %empty_502 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_502"/></StgValue>
</operation>

<operation id="3342" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit870:3  %co_94 = add i6 %co93, 1

]]></Node>
<StgValue><ssdm name="co_94"/></StgValue>
</operation>

<operation id="3343" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit870:4  br i1 %exitcond231, label %96, label %.preheader557.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3344" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader557.preheader:0  %tmp_1097 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co93, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1097"/></StgValue>
</operation>

<operation id="3345" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="10" op_0_bw="9">
<![CDATA[
.preheader557.preheader:1  %p_shl431_cast = zext i9 %tmp_1097 to i10

]]></Node>
<StgValue><ssdm name="p_shl431_cast"/></StgValue>
</operation>

<operation id="3346" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader557.preheader:2  %tmp_1098 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co93, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1098"/></StgValue>
</operation>

<operation id="3347" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="10" op_0_bw="7">
<![CDATA[
.preheader557.preheader:3  %p_shl432_cast = zext i7 %tmp_1098 to i10

]]></Node>
<StgValue><ssdm name="p_shl432_cast"/></StgValue>
</operation>

<operation id="3348" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader557.preheader:4  %tmp_1099 = add i10 %p_shl432_cast, %p_shl431_cast

]]></Node>
<StgValue><ssdm name="tmp_1099"/></StgValue>
</operation>

<operation id="3349" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="0" op_0_bw="0">
<![CDATA[
.preheader557.preheader:5  br label %.preheader557

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3350" st_id="268" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp><literal name="exitcond231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="3351" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader557:0  %h74 = phi i4 [ 0, %.preheader557.preheader ], [ %h_75, %.preheader557.loopexit ]

]]></Node>
<StgValue><ssdm name="h74"/></StgValue>
</operation>

<operation id="3352" st_id="269" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader557:1  %exitcond230 = icmp eq i4 %h74, -8

]]></Node>
<StgValue><ssdm name="exitcond230"/></StgValue>
</operation>

<operation id="3353" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader557:2  %empty_503 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_503"/></StgValue>
</operation>

<operation id="3354" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader557:3  %h_75 = add i4 %h74, 1

]]></Node>
<StgValue><ssdm name="h_75"/></StgValue>
</operation>

<operation id="3355" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader557:4  br i1 %exitcond230, label %.loopexit870.loopexit, label %.preheader556.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3356" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="exitcond230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="10" op_0_bw="4">
<![CDATA[
.preheader556.preheader:0  %tmp_411_cast = zext i4 %h_75 to i10

]]></Node>
<StgValue><ssdm name="tmp_411_cast"/></StgValue>
</operation>

<operation id="3357" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="exitcond230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader556.preheader:1  %tmp_1116 = add i10 %tmp_411_cast, %tmp_1099

]]></Node>
<StgValue><ssdm name="tmp_1116"/></StgValue>
</operation>

<operation id="3358" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="exitcond230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader556.preheader:2  %tmp_1117 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1116, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1117"/></StgValue>
</operation>

<operation id="3359" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="exitcond230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="15" op_0_bw="13">
<![CDATA[
.preheader556.preheader:3  %p_shl433_cast = zext i13 %tmp_1117 to i15

]]></Node>
<StgValue><ssdm name="p_shl433_cast"/></StgValue>
</operation>

<operation id="3360" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="exitcond230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader556.preheader:4  %tmp_1118 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1116, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1118"/></StgValue>
</operation>

<operation id="3361" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="exitcond230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="15" op_0_bw="11">
<![CDATA[
.preheader556.preheader:5  %p_shl434_cast = zext i11 %tmp_1118 to i15

]]></Node>
<StgValue><ssdm name="p_shl434_cast"/></StgValue>
</operation>

<operation id="3362" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="exitcond230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader556.preheader:6  %tmp_1119 = add i15 %p_shl433_cast, %p_shl434_cast

]]></Node>
<StgValue><ssdm name="tmp_1119"/></StgValue>
</operation>

<operation id="3363" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="exitcond230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="0" op_0_bw="0">
<![CDATA[
.preheader556.preheader:7  br label %.preheader556

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3364" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp><literal name="exitcond230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="0" op_0_bw="0">
<![CDATA[
.loopexit870.loopexit:0  br label %.loopexit870

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="3365" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader556:0  %w73 = phi i4 [ %w_74, %95 ], [ 0, %.preheader556.preheader ]

]]></Node>
<StgValue><ssdm name="w73"/></StgValue>
</operation>

<operation id="3366" st_id="270" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader556:1  %exitcond229 = icmp eq i4 %w73, -8

]]></Node>
<StgValue><ssdm name="exitcond229"/></StgValue>
</operation>

<operation id="3367" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader556:2  %empty_504 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_504"/></StgValue>
</operation>

<operation id="3368" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader556:3  %w_74 = add i4 %w73, 1

]]></Node>
<StgValue><ssdm name="w_74"/></StgValue>
</operation>

<operation id="3369" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader556:4  br i1 %exitcond229, label %.preheader557.loopexit, label %95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3370" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="15" op_0_bw="4">
<![CDATA[
:0  %tmp_414_cast1 = zext i4 %w_74 to i15

]]></Node>
<StgValue><ssdm name="tmp_414_cast1"/></StgValue>
</operation>

<operation id="3371" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_1129 = add i15 %tmp_1119, %tmp_414_cast1

]]></Node>
<StgValue><ssdm name="tmp_1129"/></StgValue>
</operation>

<operation id="3372" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_1436_cast = zext i15 %tmp_1129 to i64

]]></Node>
<StgValue><ssdm name="tmp_1436_cast"/></StgValue>
</operation>

<operation id="3373" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffleunit1_0_outpu_2 = getelementptr [9600 x float]* @shuffleunit1_0_outpu, i64 0, i64 %tmp_1436_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_0_outpu_2"/></StgValue>
</operation>

<operation id="3374" st_id="270" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit1_0_outpu_3 = load float* %shuffleunit1_0_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_0_outpu_3"/></StgValue>
</operation>

<operation id="3375" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="exitcond229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="0" op_0_bw="0">
<![CDATA[
.preheader557.loopexit:0  br label %.preheader557

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="3376" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_p_a_3 = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1436_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a_3"/></StgValue>
</operation>

<operation id="3377" st_id="271" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit1_0_outpu_3 = load float* %shuffleunit1_0_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_0_outpu_3"/></StgValue>
</operation>

<operation id="3378" st_id="271" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store float %shuffleunit1_0_outpu_3, float* %buffer0_1_48_8x8_p_a_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3379" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader556

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="3380" st_id="272" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3381" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit869

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="3382" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit869:0  %co95 = phi i6 [ 0, %96 ], [ %co_96, %.loopexit869.loopexit ]

]]></Node>
<StgValue><ssdm name="co95"/></StgValue>
</operation>

<operation id="3383" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="7" op_0_bw="6">
<![CDATA[
.loopexit869:1  %co96_cast = zext i6 %co95 to i7

]]></Node>
<StgValue><ssdm name="co96_cast"/></StgValue>
</operation>

<operation id="3384" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit869:2  %exitcond228 = icmp eq i6 %co95, -16

]]></Node>
<StgValue><ssdm name="exitcond228"/></StgValue>
</operation>

<operation id="3385" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit869:3  %empty_505 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_505"/></StgValue>
</operation>

<operation id="3386" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit869:4  %co_96 = add i6 %co95, 1

]]></Node>
<StgValue><ssdm name="co_96"/></StgValue>
</operation>

<operation id="3387" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit869:5  br i1 %exitcond228, label %.preheader553.preheader, label %.preheader555.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3388" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader555.preheader:0  %tmp_410 = add i7 %co96_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="3389" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader555.preheader:1  %tmp_1110 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_410, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1110"/></StgValue>
</operation>

<operation id="3390" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="11" op_0_bw="10">
<![CDATA[
.preheader555.preheader:2  %p_shl437_cast = zext i10 %tmp_1110 to i11

]]></Node>
<StgValue><ssdm name="p_shl437_cast"/></StgValue>
</operation>

<operation id="3391" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader555.preheader:3  %tmp_1111 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_410, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1111"/></StgValue>
</operation>

<operation id="3392" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="11" op_0_bw="8">
<![CDATA[
.preheader555.preheader:4  %p_shl438_cast = zext i8 %tmp_1111 to i11

]]></Node>
<StgValue><ssdm name="p_shl438_cast"/></StgValue>
</operation>

<operation id="3393" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader555.preheader:5  %tmp_1112 = add i11 %p_shl438_cast, %p_shl437_cast

]]></Node>
<StgValue><ssdm name="tmp_1112"/></StgValue>
</operation>

<operation id="3394" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader555.preheader:6  %tmp_1113 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co95, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1113"/></StgValue>
</operation>

<operation id="3395" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="10" op_0_bw="9">
<![CDATA[
.preheader555.preheader:7  %p_shl435_cast = zext i9 %tmp_1113 to i10

]]></Node>
<StgValue><ssdm name="p_shl435_cast"/></StgValue>
</operation>

<operation id="3396" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader555.preheader:8  %tmp_1114 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co95, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1114"/></StgValue>
</operation>

<operation id="3397" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="10" op_0_bw="7">
<![CDATA[
.preheader555.preheader:9  %p_shl436_cast = zext i7 %tmp_1114 to i10

]]></Node>
<StgValue><ssdm name="p_shl436_cast"/></StgValue>
</operation>

<operation id="3398" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader555.preheader:10  %tmp_1115 = add i10 %p_shl436_cast, %p_shl435_cast

]]></Node>
<StgValue><ssdm name="tmp_1115"/></StgValue>
</operation>

<operation id="3399" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="0" op_0_bw="0">
<![CDATA[
.preheader555.preheader:11  br label %.preheader555

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3400" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp><literal name="exitcond228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="0" op_0_bw="0">
<![CDATA[
.preheader553.preheader:0  br label %.preheader553

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="3401" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader555:0  %h76 = phi i4 [ 0, %.preheader555.preheader ], [ %h_77, %.preheader555.loopexit ]

]]></Node>
<StgValue><ssdm name="h76"/></StgValue>
</operation>

<operation id="3402" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader555:1  %exitcond227 = icmp eq i4 %h76, -8

]]></Node>
<StgValue><ssdm name="exitcond227"/></StgValue>
</operation>

<operation id="3403" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader555:2  %empty_506 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_506"/></StgValue>
</operation>

<operation id="3404" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader555:3  %h_77 = add i4 %h76, 1

]]></Node>
<StgValue><ssdm name="h_77"/></StgValue>
</operation>

<operation id="3405" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader555:4  br i1 %exitcond227, label %.loopexit869.loopexit, label %.preheader554.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3406" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="11" op_0_bw="4">
<![CDATA[
.preheader554.preheader:0  %tmp_413_cast1 = zext i4 %h_77 to i11

]]></Node>
<StgValue><ssdm name="tmp_413_cast1"/></StgValue>
</operation>

<operation id="3407" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="10" op_0_bw="4">
<![CDATA[
.preheader554.preheader:1  %tmp_413_cast = zext i4 %h_77 to i10

]]></Node>
<StgValue><ssdm name="tmp_413_cast"/></StgValue>
</operation>

<operation id="3408" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader554.preheader:2  %tmp_1121 = add i10 %tmp_413_cast, %tmp_1115

]]></Node>
<StgValue><ssdm name="tmp_1121"/></StgValue>
</operation>

<operation id="3409" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader554.preheader:3  %tmp_1122 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1121, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1122"/></StgValue>
</operation>

<operation id="3410" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="14" op_0_bw="13">
<![CDATA[
.preheader554.preheader:4  %p_shl441_cast = zext i13 %tmp_1122 to i14

]]></Node>
<StgValue><ssdm name="p_shl441_cast"/></StgValue>
</operation>

<operation id="3411" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader554.preheader:5  %tmp_1123 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1121, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1123"/></StgValue>
</operation>

<operation id="3412" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="14" op_0_bw="11">
<![CDATA[
.preheader554.preheader:6  %p_shl442_cast = zext i11 %tmp_1123 to i14

]]></Node>
<StgValue><ssdm name="p_shl442_cast"/></StgValue>
</operation>

<operation id="3413" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader554.preheader:7  %tmp_1124 = add i14 %p_shl441_cast, %p_shl442_cast

]]></Node>
<StgValue><ssdm name="tmp_1124"/></StgValue>
</operation>

<operation id="3414" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader554.preheader:8  %tmp_1125 = add i11 %tmp_413_cast1, %tmp_1112

]]></Node>
<StgValue><ssdm name="tmp_1125"/></StgValue>
</operation>

<operation id="3415" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader554.preheader:9  %tmp_1126 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1125, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1126"/></StgValue>
</operation>

<operation id="3416" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="15" op_0_bw="14">
<![CDATA[
.preheader554.preheader:10  %p_shl439_cast = zext i14 %tmp_1126 to i15

]]></Node>
<StgValue><ssdm name="p_shl439_cast"/></StgValue>
</operation>

<operation id="3417" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader554.preheader:11  %tmp_1127 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_1125, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1127"/></StgValue>
</operation>

<operation id="3418" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="15" op_0_bw="12">
<![CDATA[
.preheader554.preheader:12  %p_shl440_cast = zext i12 %tmp_1127 to i15

]]></Node>
<StgValue><ssdm name="p_shl440_cast"/></StgValue>
</operation>

<operation id="3419" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader554.preheader:13  %tmp_1128 = add i15 %p_shl439_cast, %p_shl440_cast

]]></Node>
<StgValue><ssdm name="tmp_1128"/></StgValue>
</operation>

<operation id="3420" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="0" op_0_bw="0">
<![CDATA[
.preheader554.preheader:14  br label %.preheader554

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3421" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="0" op_0_bw="0">
<![CDATA[
.loopexit869.loopexit:0  br label %.loopexit869

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="3422" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader554:0  %w75 = phi i4 [ %w_76, %97 ], [ 0, %.preheader554.preheader ]

]]></Node>
<StgValue><ssdm name="w75"/></StgValue>
</operation>

<operation id="3423" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader554:1  %exitcond226 = icmp eq i4 %w75, -8

]]></Node>
<StgValue><ssdm name="exitcond226"/></StgValue>
</operation>

<operation id="3424" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader554:2  %empty_507 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_507"/></StgValue>
</operation>

<operation id="3425" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader554:3  %w_76 = add i4 %w75, 1

]]></Node>
<StgValue><ssdm name="w_76"/></StgValue>
</operation>

<operation id="3426" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader554:4  br i1 %exitcond226, label %.preheader555.loopexit, label %97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3427" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="15" op_0_bw="4">
<![CDATA[
:0  %tmp_418_cast1 = zext i4 %w_76 to i15

]]></Node>
<StgValue><ssdm name="tmp_418_cast1"/></StgValue>
</operation>

<operation id="3428" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="14" op_0_bw="4">
<![CDATA[
:1  %tmp_418_cast2 = zext i4 %w_76 to i14

]]></Node>
<StgValue><ssdm name="tmp_418_cast2"/></StgValue>
</operation>

<operation id="3429" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_1130 = add i14 %tmp_1124, %tmp_418_cast2

]]></Node>
<StgValue><ssdm name="tmp_1130"/></StgValue>
</operation>

<operation id="3430" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %tmp_1131 = add i15 %tmp_1128, %tmp_418_cast1

]]></Node>
<StgValue><ssdm name="tmp_1131"/></StgValue>
</operation>

<operation id="3431" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="64" op_0_bw="15">
<![CDATA[
:6  %tmp_1438_cast = zext i15 %tmp_1131 to i64

]]></Node>
<StgValue><ssdm name="tmp_1438_cast"/></StgValue>
</operation>

<operation id="3432" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %shuffleunit1_1_outpu = getelementptr [9600 x float]* @shuffleunit1_1_outpu, i64 0, i64 %tmp_1438_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_1_outpu"/></StgValue>
</operation>

<operation id="3433" st_id="275" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit1_1_outpu_1 = load float* %shuffleunit1_1_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_1_outpu_1"/></StgValue>
</operation>

<operation id="3434" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp><literal name="exitcond226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="0" op_0_bw="0">
<![CDATA[
.preheader555.loopexit:0  br label %.preheader555

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="3435" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1437_cast = zext i14 %tmp_1130 to i64

]]></Node>
<StgValue><ssdm name="tmp_1437_cast"/></StgValue>
</operation>

<operation id="3436" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_p_a_4 = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1437_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a_4"/></StgValue>
</operation>

<operation id="3437" st_id="276" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit1_1_outpu_1 = load float* %shuffleunit1_1_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_1_outpu_1"/></StgValue>
</operation>

<operation id="3438" st_id="276" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:9  store float %shuffleunit1_1_outpu_1, float* %buffer0_1_48_8x8_p_a_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3439" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader554

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="3440" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader553:0  %co97 = phi i5 [ %co_98, %.preheader553.loopexit ], [ 0, %.preheader553.preheader ]

]]></Node>
<StgValue><ssdm name="co97"/></StgValue>
</operation>

<operation id="3441" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="9" op_0_bw="5">
<![CDATA[
.preheader553:1  %co98_cast496_cast = zext i5 %co97 to i9

]]></Node>
<StgValue><ssdm name="co98_cast496_cast"/></StgValue>
</operation>

<operation id="3442" st_id="277" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader553:2  %exitcond225 = icmp eq i5 %co97, -8

]]></Node>
<StgValue><ssdm name="exitcond225"/></StgValue>
</operation>

<operation id="3443" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader553:3  %empty_508 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="3444" st_id="277" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader553:4  %co_98 = add i5 %co97, 1

]]></Node>
<StgValue><ssdm name="co_98"/></StgValue>
</operation>

<operation id="3445" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader553:5  br i1 %exitcond225, label %.preheader550.preheader, label %.preheader552.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3446" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="1" op_0_bw="5">
<![CDATA[
.preheader552.preheader:0  %tmp_1120 = trunc i5 %co97 to i1

]]></Node>
<StgValue><ssdm name="tmp_1120"/></StgValue>
</operation>

<operation id="3447" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader552.preheader:1  %p_shl72 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1120, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl72"/></StgValue>
</operation>

<operation id="3448" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="7" op_0_bw="6">
<![CDATA[
.preheader552.preheader:2  %p_shl72_cast = zext i6 %p_shl72 to i7

]]></Node>
<StgValue><ssdm name="p_shl72_cast"/></StgValue>
</operation>

<operation id="3449" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader552.preheader:3  %p_shl73 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1120, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl73"/></StgValue>
</operation>

<operation id="3450" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="7" op_0_bw="4">
<![CDATA[
.preheader552.preheader:4  %p_shl73_cast = zext i4 %p_shl73 to i7

]]></Node>
<StgValue><ssdm name="p_shl73_cast"/></StgValue>
</operation>

<operation id="3451" st_id="277" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader552.preheader:5  %tmp_412 = sub i7 %p_shl72_cast, %p_shl73_cast

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="3452" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader552.preheader:6  %p_lshr_f7_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co97, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f7_cast"/></StgValue>
</operation>

<operation id="3453" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="7" op_0_bw="4">
<![CDATA[
.preheader552.preheader:7  %tmp_565_cast = zext i4 %p_lshr_f7_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_565_cast"/></StgValue>
</operation>

<operation id="3454" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="0" op_0_bw="0">
<![CDATA[
.preheader552.preheader:8  br label %.preheader552

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3455" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="exitcond225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="0" op_0_bw="0">
<![CDATA[
.preheader550.preheader:0  br label %.preheader550

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="3456" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader552:0  %ci40 = phi i5 [ 0, %.preheader552.preheader ], [ %ci_41, %.preheader552.loopexit ]

]]></Node>
<StgValue><ssdm name="ci40"/></StgValue>
</operation>

<operation id="3457" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="7" op_0_bw="5">
<![CDATA[
.preheader552:1  %ci40_cast = zext i5 %ci40 to i7

]]></Node>
<StgValue><ssdm name="ci40_cast"/></StgValue>
</operation>

<operation id="3458" st_id="278" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader552:2  %exitcond224 = icmp eq i5 %ci40, -8

]]></Node>
<StgValue><ssdm name="exitcond224"/></StgValue>
</operation>

<operation id="3459" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader552:3  %empty_509 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>

<operation id="3460" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader552:4  %ci_41 = add i5 %ci40, 1

]]></Node>
<StgValue><ssdm name="ci_41"/></StgValue>
</operation>

<operation id="3461" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader552:5  br i1 %exitcond224, label %.preheader553.loopexit, label %.preheader551.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3462" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="17" op_0_bw="5">
<![CDATA[
.preheader551.preheader:0  %tmp_415_cast = zext i5 %ci40 to i17

]]></Node>
<StgValue><ssdm name="tmp_415_cast"/></StgValue>
</operation>

<operation id="3463" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader551.preheader:1  %tmp_416 = add i7 %tmp_412, %ci40_cast

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="3464" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="13" op_0_bw="7">
<![CDATA[
.preheader551.preheader:2  %tmp_417_cast = sext i7 %tmp_416 to i13

]]></Node>
<StgValue><ssdm name="tmp_417_cast"/></StgValue>
</operation>

<operation id="3465" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="0" op_0_bw="0">
<![CDATA[
.preheader551.preheader:3  br label %.preheader551

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3466" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="865">
<or_exp><and_exp><literal name="exitcond224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="0" op_0_bw="0">
<![CDATA[
.preheader553.loopexit:0  br label %.preheader553

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="3467" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader551:0  %i70 = phi i3 [ %i_71, %98 ], [ 0, %.preheader551.preheader ]

]]></Node>
<StgValue><ssdm name="i70"/></StgValue>
</operation>

<operation id="3468" st_id="279" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader551:1  %exitcond223 = icmp eq i3 %i70, -4

]]></Node>
<StgValue><ssdm name="exitcond223"/></StgValue>
</operation>

<operation id="3469" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader551:2  %empty_510 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_510"/></StgValue>
</operation>

<operation id="3470" st_id="279" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader551:3  %i_71 = add i3 %i70, 1

]]></Node>
<StgValue><ssdm name="i_71"/></StgValue>
</operation>

<operation id="3471" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader551:4  br i1 %exitcond223, label %.preheader552.loopexit, label %98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3472" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1133 = trunc i3 %i70 to i2

]]></Node>
<StgValue><ssdm name="tmp_1133"/></StgValue>
</operation>

<operation id="3473" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl76 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1133, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl76"/></StgValue>
</operation>

<operation id="3474" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl76_cast = zext i7 %p_shl76 to i8

]]></Node>
<StgValue><ssdm name="p_shl76_cast"/></StgValue>
</operation>

<operation id="3475" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl77 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1133, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl77"/></StgValue>
</operation>

<operation id="3476" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl77_cast = zext i5 %p_shl77 to i8

]]></Node>
<StgValue><ssdm name="p_shl77_cast"/></StgValue>
</operation>

<operation id="3477" st_id="279" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_424 = sub i8 %p_shl76_cast, %p_shl77_cast

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="3478" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_580_cast_cast = sext i8 %tmp_424 to i9

]]></Node>
<StgValue><ssdm name="tmp_580_cast_cast"/></StgValue>
</operation>

<operation id="3479" st_id="279" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp27 = add i9 -136, %tmp_580_cast_cast

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="3480" st_id="279" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_425 = add i9 %tmp27, %co98_cast496_cast

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="3481" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:21  %p_shl78 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1133, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl78"/></StgValue>
</operation>

<operation id="3482" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="7" op_0_bw="6">
<![CDATA[
:22  %p_shl78_cast = zext i6 %p_shl78 to i7

]]></Node>
<StgValue><ssdm name="p_shl78_cast"/></StgValue>
</operation>

<operation id="3483" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:23  %p_shl79 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1133, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl79"/></StgValue>
</operation>

<operation id="3484" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="7" op_0_bw="4">
<![CDATA[
:24  %p_shl79_cast = zext i4 %p_shl79 to i7

]]></Node>
<StgValue><ssdm name="p_shl79_cast"/></StgValue>
</operation>

<operation id="3485" st_id="279" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_426 = sub i7 %p_shl78_cast, %p_shl79_cast

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="3486" st_id="279" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:26  %tmp_427 = add i7 %tmp_426, %tmp_565_cast

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="3487" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:27  %tmp_1140 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_427, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1140"/></StgValue>
</operation>

<operation id="3488" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:28  %tmp_1141 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_427, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1141"/></StgValue>
</operation>

<operation id="3489" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="13" op_0_bw="11">
<![CDATA[
:29  %p_shl444_cast = sext i11 %tmp_1141 to i13

]]></Node>
<StgValue><ssdm name="p_shl444_cast"/></StgValue>
</operation>

<operation id="3490" st_id="279" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_1142 = sub i13 %tmp_1140, %p_shl444_cast

]]></Node>
<StgValue><ssdm name="tmp_1142"/></StgValue>
</operation>

<operation id="3491" st_id="279" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:31  %tmp_1143 = add i13 %tmp_417_cast, %tmp_1142

]]></Node>
<StgValue><ssdm name="tmp_1143"/></StgValue>
</operation>

<operation id="3492" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="0" op_0_bw="0">
<![CDATA[
.preheader552.loopexit:0  br label %.preheader552

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="3493" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
:9  %tmp_1134 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_425, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1134"/></StgValue>
</operation>

<operation id="3494" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="15" op_0_bw="14">
<![CDATA[
:10  %tmp_1135 = sext i14 %tmp_1134 to i15

]]></Node>
<StgValue><ssdm name="tmp_1135"/></StgValue>
</operation>

<operation id="3495" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="16" op_0_bw="15">
<![CDATA[
:11  %p_shl445_cast = zext i15 %tmp_1135 to i16

]]></Node>
<StgValue><ssdm name="p_shl445_cast"/></StgValue>
</operation>

<operation id="3496" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:12  %tmp_1136 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_425, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1136"/></StgValue>
</operation>

<operation id="3497" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="13" op_0_bw="12">
<![CDATA[
:13  %tmp_1137 = sext i12 %tmp_1136 to i13

]]></Node>
<StgValue><ssdm name="tmp_1137"/></StgValue>
</operation>

<operation id="3498" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="16" op_0_bw="13">
<![CDATA[
:14  %p_shl446_cast = zext i13 %tmp_1137 to i16

]]></Node>
<StgValue><ssdm name="p_shl446_cast"/></StgValue>
</operation>

<operation id="3499" st_id="280" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_1138 = sub i16 %p_shl445_cast, %p_shl446_cast

]]></Node>
<StgValue><ssdm name="tmp_1138"/></StgValue>
</operation>

<operation id="3500" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="17" op_0_bw="16">
<![CDATA[
:16  %tmp_1447_cast = sext i16 %tmp_1138 to i17

]]></Node>
<StgValue><ssdm name="tmp_1447_cast"/></StgValue>
</operation>

<operation id="3501" st_id="280" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:17  %tmp_1139 = add i17 %tmp_415_cast, %tmp_1447_cast

]]></Node>
<StgValue><ssdm name="tmp_1139"/></StgValue>
</operation>

<operation id="3502" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="64" op_0_bw="17">
<![CDATA[
:18  %tmp_1448_cast = sext i17 %tmp_1139 to i64

]]></Node>
<StgValue><ssdm name="tmp_1448_cast"/></StgValue>
</operation>

<operation id="3503" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_1x1_add_16 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1448_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_16"/></StgValue>
</operation>

<operation id="3504" st_id="280" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_16 = load float* %shuffle_conv_1x1_add_16, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_16"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="3505" st_id="281" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_16 = load float* %shuffle_conv_1x1_add_16, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_16"/></StgValue>
</operation>

<operation id="3506" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="64" op_0_bw="13">
<![CDATA[
:32  %tmp_1456_cast = sext i13 %tmp_1143 to i64

]]></Node>
<StgValue><ssdm name="tmp_1456_cast"/></StgValue>
</operation>

<operation id="3507" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %weights_48_48_1x1_ad_7 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1456_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_7"/></StgValue>
</operation>

<operation id="3508" st_id="281" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:34  store float %shuffle_conv_1x1_loa_16, float* %weights_48_48_1x1_ad_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3509" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %.preheader551

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="3510" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader550:0  %i68 = phi i5 [ %i_69, %.preheader550.loopexit ], [ 0, %.preheader550.preheader ]

]]></Node>
<StgValue><ssdm name="i68"/></StgValue>
</operation>

<operation id="3511" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="7" op_0_bw="5">
<![CDATA[
.preheader550:1  %i69_cast = zext i5 %i68 to i7

]]></Node>
<StgValue><ssdm name="i69_cast"/></StgValue>
</operation>

<operation id="3512" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="9" op_0_bw="5">
<![CDATA[
.preheader550:2  %i69_cast486_cast = zext i5 %i68 to i9

]]></Node>
<StgValue><ssdm name="i69_cast486_cast"/></StgValue>
</operation>

<operation id="3513" st_id="282" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader550:3  %exitcond222 = icmp eq i5 %i68, -8

]]></Node>
<StgValue><ssdm name="exitcond222"/></StgValue>
</operation>

<operation id="3514" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader550:4  %empty_511 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_511"/></StgValue>
</operation>

<operation id="3515" st_id="282" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader550:5  %i_69 = add i5 %i68, 1

]]></Node>
<StgValue><ssdm name="i_69"/></StgValue>
</operation>

<operation id="3516" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader550:6  br i1 %exitcond222, label %100, label %.preheader549.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3517" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="exitcond222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="0" op_0_bw="0">
<![CDATA[
.preheader549.preheader:0  br label %.preheader549

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3518" st_id="282" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="exitcond222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="3519" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader549:0  %k14 = phi i2 [ %k_15, %99 ], [ 0, %.preheader549.preheader ]

]]></Node>
<StgValue><ssdm name="k14"/></StgValue>
</operation>

<operation id="3520" st_id="283" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader549:1  %exitcond221 = icmp eq i2 %k14, -2

]]></Node>
<StgValue><ssdm name="exitcond221"/></StgValue>
</operation>

<operation id="3521" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader549:2  %empty_512 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_512"/></StgValue>
</operation>

<operation id="3522" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader549:3  %k_15 = add i2 %k14, 1

]]></Node>
<StgValue><ssdm name="k_15"/></StgValue>
</operation>

<operation id="3523" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader549:4  br i1 %exitcond221, label %.preheader550.loopexit, label %99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3524" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1132 = trunc i2 %k14 to i1

]]></Node>
<StgValue><ssdm name="tmp_1132"/></StgValue>
</operation>

<operation id="3525" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl74 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1132, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl74"/></StgValue>
</operation>

<operation id="3526" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl74_cast = zext i6 %p_shl74 to i7

]]></Node>
<StgValue><ssdm name="p_shl74_cast"/></StgValue>
</operation>

<operation id="3527" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl75 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1132, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl75"/></StgValue>
</operation>

<operation id="3528" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl75_cast = zext i4 %p_shl75 to i7

]]></Node>
<StgValue><ssdm name="p_shl75_cast"/></StgValue>
</operation>

<operation id="3529" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_419 = sub i7 %p_shl74_cast, %p_shl75_cast

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="3530" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="9" op_0_bw="7">
<![CDATA[
:6  %tmp_569_cast_cast = sext i7 %tmp_419 to i9

]]></Node>
<StgValue><ssdm name="tmp_569_cast_cast"/></StgValue>
</operation>

<operation id="3531" st_id="283" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp28 = add i9 -136, %tmp_569_cast_cast

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="3532" st_id="283" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_420 = add i9 %i69_cast486_cast, %tmp28

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="3533" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_422 = add i7 %tmp_419, %i69_cast

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="3534" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="0" op_0_bw="0">
<![CDATA[
.preheader550.loopexit:0  br label %.preheader550

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="3535" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="10" op_0_bw="9">
<![CDATA[
:9  %tmp_571_cast = sext i9 %tmp_420 to i10

]]></Node>
<StgValue><ssdm name="tmp_571_cast"/></StgValue>
</operation>

<operation id="3536" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="64" op_0_bw="10">
<![CDATA[
:10  %tmp_421 = zext i10 %tmp_571_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="3537" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_28 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_421

]]></Node>
<StgValue><ssdm name="bias_addr_28"/></StgValue>
</operation>

<operation id="3538" st_id="284" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_28 = load float* %bias_addr_28, align 4

]]></Node>
<StgValue><ssdm name="bias_load_28"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="3539" st_id="285" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_28 = load float* %bias_addr_28, align 4

]]></Node>
<StgValue><ssdm name="bias_load_28"/></StgValue>
</operation>

<operation id="3540" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_573_cast = sext i7 %tmp_422 to i32

]]></Node>
<StgValue><ssdm name="tmp_573_cast"/></StgValue>
</operation>

<operation id="3541" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_423 = zext i32 %tmp_573_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="3542" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_11 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_423

]]></Node>
<StgValue><ssdm name="bias_48_addr_11"/></StgValue>
</operation>

<operation id="3543" st_id="285" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_28, float* %bias_48_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3544" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader549

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="3545" st_id="286" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3546" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit868

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="3547" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit868:0  %co99 = phi i5 [ 0, %100 ], [ %co_100, %.loopexit868.loopexit ]

]]></Node>
<StgValue><ssdm name="co99"/></StgValue>
</operation>

<operation id="3548" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="7" op_0_bw="5">
<![CDATA[
.loopexit868:1  %co101_cast = zext i5 %co99 to i7

]]></Node>
<StgValue><ssdm name="co101_cast"/></StgValue>
</operation>

<operation id="3549" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="9" op_0_bw="5">
<![CDATA[
.loopexit868:2  %co101_cast1 = zext i5 %co99 to i9

]]></Node>
<StgValue><ssdm name="co101_cast1"/></StgValue>
</operation>

<operation id="3550" st_id="287" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit868:3  %exitcond220 = icmp eq i5 %co99, -8

]]></Node>
<StgValue><ssdm name="exitcond220"/></StgValue>
</operation>

<operation id="3551" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit868:4  %empty_513 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_513"/></StgValue>
</operation>

<operation id="3552" st_id="287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit868:5  %co_100 = add i5 %co99, 1

]]></Node>
<StgValue><ssdm name="co_100"/></StgValue>
</operation>

<operation id="3553" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit868:6  br i1 %exitcond220, label %.preheader545.preheader, label %.preheader548.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3554" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="0">
<![CDATA[
.preheader548.preheader:0  br label %.preheader548

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3555" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp><literal name="exitcond220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="0" op_0_bw="0">
<![CDATA[
.preheader545.preheader:0  br label %.preheader545

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="3556" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader548:0  %w77 = phi i2 [ %w_78, %.preheader548.loopexit ], [ 0, %.preheader548.preheader ]

]]></Node>
<StgValue><ssdm name="w77"/></StgValue>
</operation>

<operation id="3557" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader548:1  %exitcond219 = icmp eq i2 %w77, -1

]]></Node>
<StgValue><ssdm name="exitcond219"/></StgValue>
</operation>

<operation id="3558" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader548:2  %empty_514 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_514"/></StgValue>
</operation>

<operation id="3559" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader548:3  %w_78 = add i2 %w77, 1

]]></Node>
<StgValue><ssdm name="w_78"/></StgValue>
</operation>

<operation id="3560" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader548:4  br i1 %exitcond219, label %.loopexit868.loopexit, label %.preheader547.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3561" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="36" op_0_bw="2">
<![CDATA[
.preheader547.preheader:0  %tmp_428_cast1 = zext i2 %w77 to i36

]]></Node>
<StgValue><ssdm name="tmp_428_cast1"/></StgValue>
</operation>

<operation id="3562" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="12" op_0_bw="2">
<![CDATA[
.preheader547.preheader:1  %tmp_428_cast = zext i2 %w77 to i12

]]></Node>
<StgValue><ssdm name="tmp_428_cast"/></StgValue>
</operation>

<operation id="3563" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="0" op_0_bw="0">
<![CDATA[
.preheader547.preheader:2  br label %.preheader547

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3564" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="0" op_0_bw="0">
<![CDATA[
.loopexit868.loopexit:0  br label %.loopexit868

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="3565" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader547:0  %h78 = phi i2 [ 0, %.preheader547.preheader ], [ %h_79, %.preheader547.loopexit ]

]]></Node>
<StgValue><ssdm name="h78"/></StgValue>
</operation>

<operation id="3566" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader547:1  %exitcond218 = icmp eq i2 %h78, -1

]]></Node>
<StgValue><ssdm name="exitcond218"/></StgValue>
</operation>

<operation id="3567" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader547:2  %empty_515 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_515"/></StgValue>
</operation>

<operation id="3568" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader547:3  %h_79 = add i2 %h78, 1

]]></Node>
<StgValue><ssdm name="h_79"/></StgValue>
</operation>

<operation id="3569" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader547:4  br i1 %exitcond218, label %.preheader548.loopexit, label %.preheader546.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3570" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="10" op_0_bw="2">
<![CDATA[
.preheader546.preheader:0  %tmp_435_cast1 = zext i2 %h78 to i10

]]></Node>
<StgValue><ssdm name="tmp_435_cast1"/></StgValue>
</operation>

<operation id="3571" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="15" op_0_bw="2">
<![CDATA[
.preheader546.preheader:1  %tmp_435_cast = zext i2 %h78 to i15

]]></Node>
<StgValue><ssdm name="tmp_435_cast"/></StgValue>
</operation>

<operation id="3572" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="0" op_0_bw="0">
<![CDATA[
.preheader546.preheader:2  br label %.preheader546

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3573" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="0" op_0_bw="0">
<![CDATA[
.preheader548.loopexit:0  br label %.preheader548

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="3574" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader546:0  %i76 = phi i2 [ %i_77, %101 ], [ 0, %.preheader546.preheader ]

]]></Node>
<StgValue><ssdm name="i76"/></StgValue>
</operation>

<operation id="3575" st_id="290" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader546:1  %exitcond217 = icmp eq i2 %i76, -2

]]></Node>
<StgValue><ssdm name="exitcond217"/></StgValue>
</operation>

<operation id="3576" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader546:2  %empty_516 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_516"/></StgValue>
</operation>

<operation id="3577" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader546:3  %i_77 = add i2 %i76, 1

]]></Node>
<StgValue><ssdm name="i_77"/></StgValue>
</operation>

<operation id="3578" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader546:4  br i1 %exitcond217, label %.preheader547.loopexit, label %101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3579" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1146 = trunc i2 %i76 to i1

]]></Node>
<StgValue><ssdm name="tmp_1146"/></StgValue>
</operation>

<operation id="3580" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl86 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1146, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl86"/></StgValue>
</operation>

<operation id="3581" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl86_cast = zext i6 %p_shl86 to i7

]]></Node>
<StgValue><ssdm name="p_shl86_cast"/></StgValue>
</operation>

<operation id="3582" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl87 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1146, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl87"/></StgValue>
</operation>

<operation id="3583" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl87_cast = zext i4 %p_shl87 to i7

]]></Node>
<StgValue><ssdm name="p_shl87_cast"/></StgValue>
</operation>

<operation id="3584" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_439 = sub i7 %p_shl86_cast, %p_shl87_cast

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="3585" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="9" op_0_bw="7">
<![CDATA[
:6  %tmp_606_cast = sext i7 %tmp_439 to i9

]]></Node>
<StgValue><ssdm name="tmp_606_cast"/></StgValue>
</operation>

<operation id="3586" st_id="290" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp29 = add i9 -200, %tmp_606_cast

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="3587" st_id="290" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_440 = add i9 %tmp29, %co101_cast1

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="3588" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22  %tmp_442 = add i7 %co101_cast, %tmp_439

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="3589" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="0" op_0_bw="0">
<![CDATA[
.preheader547.loopexit:0  br label %.preheader547

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="3590" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="12" op_0_bw="9">
<![CDATA[
:9  %tmp_441_cast1 = zext i9 %tmp_440 to i12

]]></Node>
<StgValue><ssdm name="tmp_441_cast1"/></StgValue>
</operation>

<operation id="3591" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:10  %tmp_1147 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_440, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1147"/></StgValue>
</operation>

<operation id="3592" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="12" op_0_bw="11">
<![CDATA[
:11  %p_shl450_cast = zext i11 %tmp_1147 to i12

]]></Node>
<StgValue><ssdm name="p_shl450_cast"/></StgValue>
</operation>

<operation id="3593" st_id="291" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12  %tmp_1148 = sub i12 %p_shl450_cast, %tmp_441_cast1

]]></Node>
<StgValue><ssdm name="tmp_1148"/></StgValue>
</operation>

<operation id="3594" st_id="291" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %tmp_1149 = add i12 %tmp_428_cast, %tmp_1148

]]></Node>
<StgValue><ssdm name="tmp_1149"/></StgValue>
</operation>

<operation id="3595" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="15" op_0_bw="12">
<![CDATA[
:14  %tmp_1465_cast = sext i12 %tmp_1149 to i15

]]></Node>
<StgValue><ssdm name="tmp_1465_cast"/></StgValue>
</operation>

<operation id="3596" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:15  %tmp_1150 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_1149, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1150"/></StgValue>
</operation>

<operation id="3597" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="15" op_0_bw="14">
<![CDATA[
:16  %p_shl449_cast = sext i14 %tmp_1150 to i15

]]></Node>
<StgValue><ssdm name="p_shl449_cast"/></StgValue>
</operation>

<operation id="3598" st_id="291" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_1151 = sub i15 %p_shl449_cast, %tmp_1465_cast

]]></Node>
<StgValue><ssdm name="tmp_1151"/></StgValue>
</operation>

<operation id="3599" st_id="291" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp_1152 = add i15 %tmp_435_cast, %tmp_1151

]]></Node>
<StgValue><ssdm name="tmp_1152"/></StgValue>
</operation>

<operation id="3600" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="32" op_0_bw="7">
<![CDATA[
:23  %tmp_610_cast = sext i7 %tmp_442 to i32

]]></Node>
<StgValue><ssdm name="tmp_610_cast"/></StgValue>
</operation>

<operation id="3601" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="35" op_0_bw="32">
<![CDATA[
:24  %tmp_443_cast = zext i32 %tmp_610_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_443_cast"/></StgValue>
</operation>

<operation id="3602" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:25  %tmp_1153 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_442, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1153"/></StgValue>
</operation>

<operation id="3603" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="34" op_0_bw="9">
<![CDATA[
:26  %tmp_1154 = sext i9 %tmp_1153 to i34

]]></Node>
<StgValue><ssdm name="tmp_1154"/></StgValue>
</operation>

<operation id="3604" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="35" op_0_bw="34">
<![CDATA[
:27  %p_shl448_cast = zext i34 %tmp_1154 to i35

]]></Node>
<StgValue><ssdm name="p_shl448_cast"/></StgValue>
</operation>

<operation id="3605" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:28  %tmp_1155 = sub i35 %p_shl448_cast, %tmp_443_cast

]]></Node>
<StgValue><ssdm name="tmp_1155"/></StgValue>
</operation>

<operation id="3606" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="36" op_0_bw="35">
<![CDATA[
:29  %tmp_1471_cast = sext i35 %tmp_1155 to i36

]]></Node>
<StgValue><ssdm name="tmp_1471_cast"/></StgValue>
</operation>

<operation id="3607" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:30  %tmp_1156 = add i36 %tmp_428_cast1, %tmp_1471_cast

]]></Node>
<StgValue><ssdm name="tmp_1156"/></StgValue>
</operation>

<operation id="3608" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="10" op_0_bw="36">
<![CDATA[
:31  %tmp_1157 = trunc i36 %tmp_1156 to i10

]]></Node>
<StgValue><ssdm name="tmp_1157"/></StgValue>
</operation>

<operation id="3609" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="8" op_0_bw="36">
<![CDATA[
:32  %tmp_1158 = trunc i36 %tmp_1156 to i8

]]></Node>
<StgValue><ssdm name="tmp_1158"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="3610" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="64" op_0_bw="15">
<![CDATA[
:19  %tmp_1468_cast = zext i15 %tmp_1152 to i64

]]></Node>
<StgValue><ssdm name="tmp_1468_cast"/></StgValue>
</operation>

<operation id="3611" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %shuffle_conv_3x3_add_9 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1468_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_9"/></StgValue>
</operation>

<operation id="3612" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_9 = load float* %shuffle_conv_3x3_add_9, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_9"/></StgValue>
</operation>

<operation id="3613" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:33  %p_shl447_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1158, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl447_cast"/></StgValue>
</operation>

<operation id="3614" st_id="292" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:34  %tmp_1159 = sub i10 %p_shl447_cast, %tmp_1157

]]></Node>
<StgValue><ssdm name="tmp_1159"/></StgValue>
</operation>

<operation id="3615" st_id="292" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %tmp_1160 = add i10 %tmp_435_cast1, %tmp_1159

]]></Node>
<StgValue><ssdm name="tmp_1160"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="3616" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_9 = load float* %shuffle_conv_3x3_add_9, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_9"/></StgValue>
</operation>

<operation id="3617" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="64" op_0_bw="10">
<![CDATA[
:36  %tmp_1475_cast = zext i10 %tmp_1160 to i64

]]></Node>
<StgValue><ssdm name="tmp_1475_cast"/></StgValue>
</operation>

<operation id="3618" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %weights_48_1_3x3_add_4 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1475_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_4"/></StgValue>
</operation>

<operation id="3619" st_id="293" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:38  store float %shuffle_conv_3x3_loa_9, float* %weights_48_1_3x3_add_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3620" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %.preheader546

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="3621" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader545:0  %i72 = phi i5 [ %i_73, %.preheader545.loopexit ], [ 0, %.preheader545.preheader ]

]]></Node>
<StgValue><ssdm name="i72"/></StgValue>
</operation>

<operation id="3622" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="7" op_0_bw="5">
<![CDATA[
.preheader545:1  %i73_cast = zext i5 %i72 to i7

]]></Node>
<StgValue><ssdm name="i73_cast"/></StgValue>
</operation>

<operation id="3623" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="8" op_0_bw="5">
<![CDATA[
.preheader545:2  %i73_cast476_cast = zext i5 %i72 to i8

]]></Node>
<StgValue><ssdm name="i73_cast476_cast"/></StgValue>
</operation>

<operation id="3624" st_id="294" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader545:3  %exitcond216 = icmp eq i5 %i72, -8

]]></Node>
<StgValue><ssdm name="exitcond216"/></StgValue>
</operation>

<operation id="3625" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader545:4  %empty_517 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_517"/></StgValue>
</operation>

<operation id="3626" st_id="294" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader545:5  %i_73 = add i5 %i72, 1

]]></Node>
<StgValue><ssdm name="i_73"/></StgValue>
</operation>

<operation id="3627" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader545:6  br i1 %exitcond216, label %103, label %.preheader544.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3628" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="0" op_0_bw="0">
<![CDATA[
.preheader544.preheader:0  br label %.preheader544

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3629" st_id="294" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="3630" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader544:0  %k16 = phi i2 [ %k_17, %102 ], [ 0, %.preheader544.preheader ]

]]></Node>
<StgValue><ssdm name="k16"/></StgValue>
</operation>

<operation id="3631" st_id="295" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader544:1  %exitcond215 = icmp eq i2 %k16, -2

]]></Node>
<StgValue><ssdm name="exitcond215"/></StgValue>
</operation>

<operation id="3632" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader544:2  %empty_518 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_518"/></StgValue>
</operation>

<operation id="3633" st_id="295" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader544:3  %k_17 = add i2 %k16, 1

]]></Node>
<StgValue><ssdm name="k_17"/></StgValue>
</operation>

<operation id="3634" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader544:4  br i1 %exitcond215, label %.preheader545.loopexit, label %102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3635" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1145 = trunc i2 %k16 to i1

]]></Node>
<StgValue><ssdm name="tmp_1145"/></StgValue>
</operation>

<operation id="3636" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl80 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1145, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl80"/></StgValue>
</operation>

<operation id="3637" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl80_cast = zext i6 %p_shl80 to i7

]]></Node>
<StgValue><ssdm name="p_shl80_cast"/></StgValue>
</operation>

<operation id="3638" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl81 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1145, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl81"/></StgValue>
</operation>

<operation id="3639" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl81_cast = zext i4 %p_shl81 to i7

]]></Node>
<StgValue><ssdm name="p_shl81_cast"/></StgValue>
</operation>

<operation id="3640" st_id="295" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_430 = sub i7 %p_shl80_cast, %p_shl81_cast

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="3641" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="8" op_0_bw="7">
<![CDATA[
:6  %tmp_587_cast_cast = sext i7 %tmp_430 to i8

]]></Node>
<StgValue><ssdm name="tmp_587_cast_cast"/></StgValue>
</operation>

<operation id="3642" st_id="295" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp30 = add i8 -88, %tmp_587_cast_cast

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="3643" st_id="295" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_431 = add i8 %i73_cast476_cast, %tmp30

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="3644" st_id="295" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_433 = add i7 %tmp_430, %i73_cast

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="3645" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="0" op_0_bw="0">
<![CDATA[
.preheader545.loopexit:0  br label %.preheader545

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="3646" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="10" op_0_bw="8">
<![CDATA[
:9  %tmp_589_cast = sext i8 %tmp_431 to i10

]]></Node>
<StgValue><ssdm name="tmp_589_cast"/></StgValue>
</operation>

<operation id="3647" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="64" op_0_bw="10">
<![CDATA[
:10  %tmp_432 = zext i10 %tmp_589_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="3648" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_29 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_432

]]></Node>
<StgValue><ssdm name="bias_addr_29"/></StgValue>
</operation>

<operation id="3649" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_29 = load float* %bias_addr_29, align 4

]]></Node>
<StgValue><ssdm name="bias_load_29"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="3650" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_29 = load float* %bias_addr_29, align 4

]]></Node>
<StgValue><ssdm name="bias_load_29"/></StgValue>
</operation>

<operation id="3651" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_591_cast = sext i7 %tmp_433 to i32

]]></Node>
<StgValue><ssdm name="tmp_591_cast"/></StgValue>
</operation>

<operation id="3652" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_434 = zext i32 %tmp_591_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="3653" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_12 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_434

]]></Node>
<StgValue><ssdm name="bias_48_addr_12"/></StgValue>
</operation>

<operation id="3654" st_id="297" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_29, float* %bias_48_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3655" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader544

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="3656" st_id="298" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3657" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit867

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="3658" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit867:0  %co101 = phi i5 [ 0, %103 ], [ %co_102, %.loopexit867.loopexit ]

]]></Node>
<StgValue><ssdm name="co101"/></StgValue>
</operation>

<operation id="3659" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="11" op_0_bw="5">
<![CDATA[
.loopexit867:1  %co103_cast = zext i5 %co101 to i11

]]></Node>
<StgValue><ssdm name="co103_cast"/></StgValue>
</operation>

<operation id="3660" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit867:2  %exitcond214 = icmp eq i5 %co101, -8

]]></Node>
<StgValue><ssdm name="exitcond214"/></StgValue>
</operation>

<operation id="3661" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit867:3  %empty_519 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_519"/></StgValue>
</operation>

<operation id="3662" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit867:4  %co_102 = add i5 %co101, 1

]]></Node>
<StgValue><ssdm name="co_102"/></StgValue>
</operation>

<operation id="3663" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit867:5  br i1 %exitcond214, label %.preheader541.preheader, label %.preheader543.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3664" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="5">
<![CDATA[
.preheader543.preheader:0  %tmp_1144 = trunc i5 %co101 to i1

]]></Node>
<StgValue><ssdm name="tmp_1144"/></StgValue>
</operation>

<operation id="3665" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader543.preheader:1  %p_shl82 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1144, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl82"/></StgValue>
</operation>

<operation id="3666" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="7" op_0_bw="6">
<![CDATA[
.preheader543.preheader:2  %p_shl82_cast = zext i6 %p_shl82 to i7

]]></Node>
<StgValue><ssdm name="p_shl82_cast"/></StgValue>
</operation>

<operation id="3667" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader543.preheader:3  %p_shl83 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1144, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl83"/></StgValue>
</operation>

<operation id="3668" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="7" op_0_bw="4">
<![CDATA[
.preheader543.preheader:4  %p_shl83_cast = zext i4 %p_shl83 to i7

]]></Node>
<StgValue><ssdm name="p_shl83_cast"/></StgValue>
</operation>

<operation id="3669" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader543.preheader:5  %tmp_429 = sub i7 %p_shl82_cast, %p_shl83_cast

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="3670" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader543.preheader:6  %p_lshr_f8_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co101, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f8_cast"/></StgValue>
</operation>

<operation id="3671" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="7" op_0_bw="4">
<![CDATA[
.preheader543.preheader:7  %tmp_595_cast = zext i4 %p_lshr_f8_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_595_cast"/></StgValue>
</operation>

<operation id="3672" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="0" op_0_bw="0">
<![CDATA[
.preheader543.preheader:8  br label %.preheader543

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3673" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="926">
<or_exp><and_exp><literal name="exitcond214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="0" op_0_bw="0">
<![CDATA[
.preheader541.preheader:0  br label %.preheader541

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="3674" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader543:0  %ci42 = phi i5 [ 0, %.preheader543.preheader ], [ %ci_43, %.preheader543.loopexit ]

]]></Node>
<StgValue><ssdm name="ci42"/></StgValue>
</operation>

<operation id="3675" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="7" op_0_bw="5">
<![CDATA[
.preheader543:1  %ci42_cast = zext i5 %ci42 to i7

]]></Node>
<StgValue><ssdm name="ci42_cast"/></StgValue>
</operation>

<operation id="3676" st_id="300" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader543:2  %exitcond213 = icmp eq i5 %ci42, -8

]]></Node>
<StgValue><ssdm name="exitcond213"/></StgValue>
</operation>

<operation id="3677" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader543:3  %empty_520 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_520"/></StgValue>
</operation>

<operation id="3678" st_id="300" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader543:4  %ci_43 = add i5 %ci42, 1

]]></Node>
<StgValue><ssdm name="ci_43"/></StgValue>
</operation>

<operation id="3679" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader543:5  br i1 %exitcond213, label %.loopexit867.loopexit, label %.preheader542.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3680" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp><literal name="exitcond213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="18" op_0_bw="5">
<![CDATA[
.preheader542.preheader:0  %tmp_436_cast = zext i5 %ci42 to i18

]]></Node>
<StgValue><ssdm name="tmp_436_cast"/></StgValue>
</operation>

<operation id="3681" st_id="300" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp><literal name="exitcond213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader542.preheader:1  %tmp_437 = add i7 %tmp_429, %ci42_cast

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="3682" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp><literal name="exitcond213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="13" op_0_bw="7">
<![CDATA[
.preheader542.preheader:2  %tmp_438_cast = sext i7 %tmp_437 to i13

]]></Node>
<StgValue><ssdm name="tmp_438_cast"/></StgValue>
</operation>

<operation id="3683" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp><literal name="exitcond213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="0" op_0_bw="0">
<![CDATA[
.preheader542.preheader:3  br label %.preheader542

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3684" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="exitcond213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="0" op_0_bw="0">
<![CDATA[
.loopexit867.loopexit:0  br label %.loopexit867

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="3685" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader542:0  %i78 = phi i3 [ %i_79, %104 ], [ 0, %.preheader542.preheader ]

]]></Node>
<StgValue><ssdm name="i78"/></StgValue>
</operation>

<operation id="3686" st_id="301" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader542:1  %exitcond212 = icmp eq i3 %i78, -4

]]></Node>
<StgValue><ssdm name="exitcond212"/></StgValue>
</operation>

<operation id="3687" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader542:2  %empty_521 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_521"/></StgValue>
</operation>

<operation id="3688" st_id="301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader542:3  %i_79 = add i3 %i78, 1

]]></Node>
<StgValue><ssdm name="i_79"/></StgValue>
</operation>

<operation id="3689" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader542:4  br i1 %exitcond212, label %.preheader543.loopexit, label %104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3690" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1165 = trunc i3 %i78 to i2

]]></Node>
<StgValue><ssdm name="tmp_1165"/></StgValue>
</operation>

<operation id="3691" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl88 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1165, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl88"/></StgValue>
</operation>

<operation id="3692" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl88_cast = zext i7 %p_shl88 to i8

]]></Node>
<StgValue><ssdm name="p_shl88_cast"/></StgValue>
</operation>

<operation id="3693" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl89 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1165, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl89"/></StgValue>
</operation>

<operation id="3694" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl89_cast = zext i5 %p_shl89 to i8

]]></Node>
<StgValue><ssdm name="p_shl89_cast"/></StgValue>
</operation>

<operation id="3695" st_id="301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_449 = sub i8 %p_shl88_cast, %p_shl89_cast

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="3696" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_613_cast = sext i8 %tmp_449 to i11

]]></Node>
<StgValue><ssdm name="tmp_613_cast"/></StgValue>
</operation>

<operation id="3697" st_id="301" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp31 = add i11 984, %tmp_613_cast

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="3698" st_id="301" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_450 = add i11 %tmp31, %co103_cast

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="3699" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl90 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1165, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl90"/></StgValue>
</operation>

<operation id="3700" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl90_cast = zext i6 %p_shl90 to i7

]]></Node>
<StgValue><ssdm name="p_shl90_cast"/></StgValue>
</operation>

<operation id="3701" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl91 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1165, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl91"/></StgValue>
</operation>

<operation id="3702" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl91_cast = zext i4 %p_shl91 to i7

]]></Node>
<StgValue><ssdm name="p_shl91_cast"/></StgValue>
</operation>

<operation id="3703" st_id="301" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_451 = sub i7 %p_shl90_cast, %p_shl91_cast

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="3704" st_id="301" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_452 = add i7 %tmp_451, %tmp_595_cast

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="3705" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1170 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_452, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1170"/></StgValue>
</operation>

<operation id="3706" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1171 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_452, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1171"/></StgValue>
</operation>

<operation id="3707" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl452_cast = sext i11 %tmp_1171 to i13

]]></Node>
<StgValue><ssdm name="p_shl452_cast"/></StgValue>
</operation>

<operation id="3708" st_id="301" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1172 = sub i13 %tmp_1170, %p_shl452_cast

]]></Node>
<StgValue><ssdm name="tmp_1172"/></StgValue>
</operation>

<operation id="3709" st_id="301" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1173 = add i13 %tmp_438_cast, %tmp_1172

]]></Node>
<StgValue><ssdm name="tmp_1173"/></StgValue>
</operation>

<operation id="3710" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="0" op_0_bw="0">
<![CDATA[
.preheader543.loopexit:0  br label %.preheader543

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="3711" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:9  %tmp_1166 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_450, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1166"/></StgValue>
</operation>

<operation id="3712" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="17" op_0_bw="16">
<![CDATA[
:10  %p_shl453_cast = zext i16 %tmp_1166 to i17

]]></Node>
<StgValue><ssdm name="p_shl453_cast"/></StgValue>
</operation>

<operation id="3713" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:11  %tmp_1167 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_450, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1167"/></StgValue>
</operation>

<operation id="3714" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="17" op_0_bw="14">
<![CDATA[
:12  %p_shl454_cast = zext i14 %tmp_1167 to i17

]]></Node>
<StgValue><ssdm name="p_shl454_cast"/></StgValue>
</operation>

<operation id="3715" st_id="302" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_1168 = sub i17 %p_shl453_cast, %p_shl454_cast

]]></Node>
<StgValue><ssdm name="tmp_1168"/></StgValue>
</operation>

<operation id="3716" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="18" op_0_bw="17">
<![CDATA[
:14  %tmp_1485_cast = sext i17 %tmp_1168 to i18

]]></Node>
<StgValue><ssdm name="tmp_1485_cast"/></StgValue>
</operation>

<operation id="3717" st_id="302" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_1169 = add i18 %tmp_436_cast, %tmp_1485_cast

]]></Node>
<StgValue><ssdm name="tmp_1169"/></StgValue>
</operation>

<operation id="3718" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="64" op_0_bw="18">
<![CDATA[
:16  %tmp_1486_cast = sext i18 %tmp_1169 to i64

]]></Node>
<StgValue><ssdm name="tmp_1486_cast"/></StgValue>
</operation>

<operation id="3719" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_17 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1486_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_17"/></StgValue>
</operation>

<operation id="3720" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_17 = load float* %shuffle_conv_1x1_add_17, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_17"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="3721" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_17 = load float* %shuffle_conv_1x1_add_17, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_17"/></StgValue>
</operation>

<operation id="3722" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1494_cast = sext i13 %tmp_1173 to i64

]]></Node>
<StgValue><ssdm name="tmp_1494_cast"/></StgValue>
</operation>

<operation id="3723" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_8 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1494_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_8"/></StgValue>
</operation>

<operation id="3724" st_id="303" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_17, float* %weights_48_48_1x1_ad_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3725" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader542

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="3726" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader541:0  %i74 = phi i5 [ %i_75, %.preheader541.loopexit ], [ 0, %.preheader541.preheader ]

]]></Node>
<StgValue><ssdm name="i74"/></StgValue>
</operation>

<operation id="3727" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="7" op_0_bw="5">
<![CDATA[
.preheader541:1  %i75_cast = zext i5 %i74 to i7

]]></Node>
<StgValue><ssdm name="i75_cast"/></StgValue>
</operation>

<operation id="3728" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="11" op_0_bw="5">
<![CDATA[
.preheader541:2  %i75_cast1 = zext i5 %i74 to i11

]]></Node>
<StgValue><ssdm name="i75_cast1"/></StgValue>
</operation>

<operation id="3729" st_id="304" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader541:3  %exitcond211 = icmp eq i5 %i74, -8

]]></Node>
<StgValue><ssdm name="exitcond211"/></StgValue>
</operation>

<operation id="3730" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader541:4  %empty_522 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_522"/></StgValue>
</operation>

<operation id="3731" st_id="304" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader541:5  %i_75 = add i5 %i74, 1

]]></Node>
<StgValue><ssdm name="i_75"/></StgValue>
</operation>

<operation id="3732" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader541:6  br i1 %exitcond211, label %106, label %.preheader540.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3733" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp><literal name="exitcond211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="0" op_0_bw="0">
<![CDATA[
.preheader540.preheader:0  br label %.preheader540

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3734" st_id="304" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp><literal name="exitcond211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="3735" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader540:0  %k18 = phi i2 [ %k_19, %105 ], [ 0, %.preheader540.preheader ]

]]></Node>
<StgValue><ssdm name="k18"/></StgValue>
</operation>

<operation id="3736" st_id="305" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader540:1  %exitcond210 = icmp eq i2 %k18, -2

]]></Node>
<StgValue><ssdm name="exitcond210"/></StgValue>
</operation>

<operation id="3737" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader540:2  %empty_523 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_523"/></StgValue>
</operation>

<operation id="3738" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader540:3  %k_19 = add i2 %k18, 1

]]></Node>
<StgValue><ssdm name="k_19"/></StgValue>
</operation>

<operation id="3739" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader540:4  br i1 %exitcond210, label %.preheader541.loopexit, label %105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3740" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1164 = trunc i2 %k18 to i1

]]></Node>
<StgValue><ssdm name="tmp_1164"/></StgValue>
</operation>

<operation id="3741" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl84 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1164, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl84"/></StgValue>
</operation>

<operation id="3742" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl84_cast = zext i6 %p_shl84 to i7

]]></Node>
<StgValue><ssdm name="p_shl84_cast"/></StgValue>
</operation>

<operation id="3743" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl85 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1164, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl85"/></StgValue>
</operation>

<operation id="3744" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl85_cast = zext i4 %p_shl85 to i7

]]></Node>
<StgValue><ssdm name="p_shl85_cast"/></StgValue>
</operation>

<operation id="3745" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_444 = sub i7 %p_shl84_cast, %p_shl85_cast

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="3746" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %tmp32 = add i7 -40, %tmp_444

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="3747" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="10" op_0_bw="7">
<![CDATA[
:7  %tmp32_cast1 = sext i7 %tmp32 to i10

]]></Node>
<StgValue><ssdm name="tmp32_cast1"/></StgValue>
</operation>

<operation id="3748" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="11" op_0_bw="10">
<![CDATA[
:8  %tmp32_cast = zext i10 %tmp32_cast1 to i11

]]></Node>
<StgValue><ssdm name="tmp32_cast"/></StgValue>
</operation>

<operation id="3749" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %tmp_445 = add i11 %i75_cast1, %tmp32_cast

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="3750" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_447 = add i7 %tmp_444, %i75_cast

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="3751" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="948">
<or_exp><and_exp><literal name="exitcond210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="0" op_0_bw="0">
<![CDATA[
.preheader541.loopexit:0  br label %.preheader541

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="3752" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="64" op_0_bw="11">
<![CDATA[
:10  %tmp_446 = zext i11 %tmp_445 to i64

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="3753" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_30 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_446

]]></Node>
<StgValue><ssdm name="bias_addr_30"/></StgValue>
</operation>

<operation id="3754" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_30 = load float* %bias_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bias_load_30"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="3755" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_30 = load float* %bias_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bias_load_30"/></StgValue>
</operation>

<operation id="3756" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_601_cast = sext i7 %tmp_447 to i32

]]></Node>
<StgValue><ssdm name="tmp_601_cast"/></StgValue>
</operation>

<operation id="3757" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_448 = zext i32 %tmp_601_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="3758" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_13 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_448

]]></Node>
<StgValue><ssdm name="bias_48_addr_13"/></StgValue>
</operation>

<operation id="3759" st_id="307" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_30, float* %bias_48_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3760" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader540

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="3761" st_id="308" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3762" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit866

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="3763" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit866:0  %co103 = phi i6 [ 0, %106 ], [ %co_104, %.loopexit866.loopexit ]

]]></Node>
<StgValue><ssdm name="co103"/></StgValue>
</operation>

<operation id="3764" st_id="309" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit866:1  %exitcond209 = icmp eq i6 %co103, -16

]]></Node>
<StgValue><ssdm name="exitcond209"/></StgValue>
</operation>

<operation id="3765" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit866:2  %empty_524 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_524"/></StgValue>
</operation>

<operation id="3766" st_id="309" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit866:3  %co_104 = add i6 %co103, 1

]]></Node>
<StgValue><ssdm name="co_104"/></StgValue>
</operation>

<operation id="3767" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit866:4  br i1 %exitcond209, label %108, label %.preheader539.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3768" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader539.preheader:0  %tmp_1161 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co103, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1161"/></StgValue>
</operation>

<operation id="3769" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="10" op_0_bw="9">
<![CDATA[
.preheader539.preheader:1  %p_shl455_cast = zext i9 %tmp_1161 to i10

]]></Node>
<StgValue><ssdm name="p_shl455_cast"/></StgValue>
</operation>

<operation id="3770" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader539.preheader:2  %tmp_1162 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co103, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1162"/></StgValue>
</operation>

<operation id="3771" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="10" op_0_bw="7">
<![CDATA[
.preheader539.preheader:3  %p_shl456_cast = zext i7 %tmp_1162 to i10

]]></Node>
<StgValue><ssdm name="p_shl456_cast"/></StgValue>
</operation>

<operation id="3772" st_id="309" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader539.preheader:4  %tmp_1163 = add i10 %p_shl456_cast, %p_shl455_cast

]]></Node>
<StgValue><ssdm name="tmp_1163"/></StgValue>
</operation>

<operation id="3773" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="0" op_0_bw="0">
<![CDATA[
.preheader539.preheader:5  br label %.preheader539

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3774" st_id="309" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="956">
<or_exp><and_exp><literal name="exitcond209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="3775" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader539:0  %h80 = phi i4 [ 0, %.preheader539.preheader ], [ %h_81, %.preheader539.loopexit ]

]]></Node>
<StgValue><ssdm name="h80"/></StgValue>
</operation>

<operation id="3776" st_id="310" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader539:1  %exitcond208 = icmp eq i4 %h80, -8

]]></Node>
<StgValue><ssdm name="exitcond208"/></StgValue>
</operation>

<operation id="3777" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader539:2  %empty_525 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_525"/></StgValue>
</operation>

<operation id="3778" st_id="310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader539:3  %h_81 = add i4 %h80, 1

]]></Node>
<StgValue><ssdm name="h_81"/></StgValue>
</operation>

<operation id="3779" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader539:4  br i1 %exitcond208, label %.loopexit866.loopexit, label %.preheader538.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3780" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp><literal name="exitcond208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="10" op_0_bw="4">
<![CDATA[
.preheader538.preheader:0  %tmp_454_cast = zext i4 %h_81 to i10

]]></Node>
<StgValue><ssdm name="tmp_454_cast"/></StgValue>
</operation>

<operation id="3781" st_id="310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp><literal name="exitcond208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader538.preheader:1  %tmp_1180 = add i10 %tmp_454_cast, %tmp_1163

]]></Node>
<StgValue><ssdm name="tmp_1180"/></StgValue>
</operation>

<operation id="3782" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp><literal name="exitcond208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader538.preheader:2  %tmp_1181 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1180, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1181"/></StgValue>
</operation>

<operation id="3783" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp><literal name="exitcond208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="15" op_0_bw="13">
<![CDATA[
.preheader538.preheader:3  %p_shl457_cast = zext i13 %tmp_1181 to i15

]]></Node>
<StgValue><ssdm name="p_shl457_cast"/></StgValue>
</operation>

<operation id="3784" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp><literal name="exitcond208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader538.preheader:4  %tmp_1182 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1180, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1182"/></StgValue>
</operation>

<operation id="3785" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp><literal name="exitcond208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="15" op_0_bw="11">
<![CDATA[
.preheader538.preheader:5  %p_shl458_cast = zext i11 %tmp_1182 to i15

]]></Node>
<StgValue><ssdm name="p_shl458_cast"/></StgValue>
</operation>

<operation id="3786" st_id="310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp><literal name="exitcond208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader538.preheader:6  %tmp_1183 = add i15 %p_shl457_cast, %p_shl458_cast

]]></Node>
<StgValue><ssdm name="tmp_1183"/></StgValue>
</operation>

<operation id="3787" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp><literal name="exitcond208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="0" op_0_bw="0">
<![CDATA[
.preheader538.preheader:7  br label %.preheader538

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3788" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp><literal name="exitcond208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="0" op_0_bw="0">
<![CDATA[
.loopexit866.loopexit:0  br label %.loopexit866

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="3789" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader538:0  %w79 = phi i4 [ %w_80, %107 ], [ 0, %.preheader538.preheader ]

]]></Node>
<StgValue><ssdm name="w79"/></StgValue>
</operation>

<operation id="3790" st_id="311" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader538:1  %exitcond207 = icmp eq i4 %w79, -8

]]></Node>
<StgValue><ssdm name="exitcond207"/></StgValue>
</operation>

<operation id="3791" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader538:2  %empty_526 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_526"/></StgValue>
</operation>

<operation id="3792" st_id="311" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader538:3  %w_80 = add i4 %w79, 1

]]></Node>
<StgValue><ssdm name="w_80"/></StgValue>
</operation>

<operation id="3793" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader538:4  br i1 %exitcond207, label %.preheader539.loopexit, label %107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3794" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="15" op_0_bw="4">
<![CDATA[
:0  %tmp_457_cast = zext i4 %w_80 to i15

]]></Node>
<StgValue><ssdm name="tmp_457_cast"/></StgValue>
</operation>

<operation id="3795" st_id="311" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_1193 = add i15 %tmp_1183, %tmp_457_cast

]]></Node>
<StgValue><ssdm name="tmp_1193"/></StgValue>
</operation>

<operation id="3796" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_1515_cast = zext i15 %tmp_1193 to i64

]]></Node>
<StgValue><ssdm name="tmp_1515_cast"/></StgValue>
</operation>

<operation id="3797" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit1_1_outpu_2 = getelementptr [9600 x float]* @shuffleunit1_1_outpu, i64 0, i64 %tmp_1515_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_1_outpu_2"/></StgValue>
</operation>

<operation id="3798" st_id="311" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit1_1_outpu_3 = load float* %shuffleunit1_1_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_1_outpu_3"/></StgValue>
</operation>

<operation id="3799" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="exitcond207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="0" op_0_bw="0">
<![CDATA[
.preheader539.loopexit:0  br label %.preheader539

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="3800" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %buffer0_1_48_8x8_p_a_5 = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1515_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a_5"/></StgValue>
</operation>

<operation id="3801" st_id="312" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit1_1_outpu_3 = load float* %shuffleunit1_1_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_1_outpu_3"/></StgValue>
</operation>

<operation id="3802" st_id="312" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store float %shuffleunit1_1_outpu_3, float* %buffer0_1_48_8x8_p_a_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3803" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader538

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="3804" st_id="313" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3805" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit865

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="3806" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit865:0  %co105 = phi i6 [ 0, %108 ], [ %co_106, %.loopexit865.loopexit ]

]]></Node>
<StgValue><ssdm name="co105"/></StgValue>
</operation>

<operation id="3807" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="7" op_0_bw="6">
<![CDATA[
.loopexit865:1  %co106_cast = zext i6 %co105 to i7

]]></Node>
<StgValue><ssdm name="co106_cast"/></StgValue>
</operation>

<operation id="3808" st_id="314" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit865:2  %exitcond206 = icmp eq i6 %co105, -16

]]></Node>
<StgValue><ssdm name="exitcond206"/></StgValue>
</operation>

<operation id="3809" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit865:3  %empty_527 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_527"/></StgValue>
</operation>

<operation id="3810" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit865:4  %co_106 = add i6 %co105, 1

]]></Node>
<StgValue><ssdm name="co_106"/></StgValue>
</operation>

<operation id="3811" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit865:5  br i1 %exitcond206, label %.preheader535.preheader, label %.preheader537.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3812" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader537.preheader:0  %tmp_453 = add i7 %co106_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="3813" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader537.preheader:1  %tmp_1174 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_453, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1174"/></StgValue>
</operation>

<operation id="3814" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="11" op_0_bw="10">
<![CDATA[
.preheader537.preheader:2  %p_shl461_cast = zext i10 %tmp_1174 to i11

]]></Node>
<StgValue><ssdm name="p_shl461_cast"/></StgValue>
</operation>

<operation id="3815" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader537.preheader:3  %tmp_1175 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_453, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1175"/></StgValue>
</operation>

<operation id="3816" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="11" op_0_bw="8">
<![CDATA[
.preheader537.preheader:4  %p_shl462_cast = zext i8 %tmp_1175 to i11

]]></Node>
<StgValue><ssdm name="p_shl462_cast"/></StgValue>
</operation>

<operation id="3817" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader537.preheader:5  %tmp_1176 = add i11 %p_shl462_cast, %p_shl461_cast

]]></Node>
<StgValue><ssdm name="tmp_1176"/></StgValue>
</operation>

<operation id="3818" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader537.preheader:6  %tmp_1177 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co105, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1177"/></StgValue>
</operation>

<operation id="3819" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="10" op_0_bw="9">
<![CDATA[
.preheader537.preheader:7  %p_shl459_cast = zext i9 %tmp_1177 to i10

]]></Node>
<StgValue><ssdm name="p_shl459_cast"/></StgValue>
</operation>

<operation id="3820" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader537.preheader:8  %tmp_1178 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co105, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1178"/></StgValue>
</operation>

<operation id="3821" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="10" op_0_bw="7">
<![CDATA[
.preheader537.preheader:9  %p_shl460_cast = zext i7 %tmp_1178 to i10

]]></Node>
<StgValue><ssdm name="p_shl460_cast"/></StgValue>
</operation>

<operation id="3822" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader537.preheader:10  %tmp_1179 = add i10 %p_shl460_cast, %p_shl459_cast

]]></Node>
<StgValue><ssdm name="tmp_1179"/></StgValue>
</operation>

<operation id="3823" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="0" op_0_bw="0">
<![CDATA[
.preheader537.preheader:11  br label %.preheader537

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3824" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="973">
<or_exp><and_exp><literal name="exitcond206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="0" op_0_bw="0">
<![CDATA[
.preheader535.preheader:0  br label %.preheader535

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="3825" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader537:0  %h82 = phi i4 [ 0, %.preheader537.preheader ], [ %h_83, %.preheader537.loopexit ]

]]></Node>
<StgValue><ssdm name="h82"/></StgValue>
</operation>

<operation id="3826" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader537:1  %exitcond205 = icmp eq i4 %h82, -8

]]></Node>
<StgValue><ssdm name="exitcond205"/></StgValue>
</operation>

<operation id="3827" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader537:2  %empty_528 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_528"/></StgValue>
</operation>

<operation id="3828" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader537:3  %h_83 = add i4 %h82, 1

]]></Node>
<StgValue><ssdm name="h_83"/></StgValue>
</operation>

<operation id="3829" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader537:4  br i1 %exitcond205, label %.loopexit865.loopexit, label %.preheader536.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3830" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="11" op_0_bw="4">
<![CDATA[
.preheader536.preheader:0  %tmp_456_cast = zext i4 %h_83 to i11

]]></Node>
<StgValue><ssdm name="tmp_456_cast"/></StgValue>
</operation>

<operation id="3831" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="10" op_0_bw="4">
<![CDATA[
.preheader536.preheader:1  %tmp_456_cast1 = zext i4 %h_83 to i10

]]></Node>
<StgValue><ssdm name="tmp_456_cast1"/></StgValue>
</operation>

<operation id="3832" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader536.preheader:2  %tmp_1185 = add i10 %tmp_456_cast1, %tmp_1179

]]></Node>
<StgValue><ssdm name="tmp_1185"/></StgValue>
</operation>

<operation id="3833" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader536.preheader:3  %tmp_1186 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1185, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1186"/></StgValue>
</operation>

<operation id="3834" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="14" op_0_bw="13">
<![CDATA[
.preheader536.preheader:4  %p_shl465_cast = zext i13 %tmp_1186 to i14

]]></Node>
<StgValue><ssdm name="p_shl465_cast"/></StgValue>
</operation>

<operation id="3835" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader536.preheader:5  %tmp_1187 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1185, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1187"/></StgValue>
</operation>

<operation id="3836" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="14" op_0_bw="11">
<![CDATA[
.preheader536.preheader:6  %p_shl466_cast = zext i11 %tmp_1187 to i14

]]></Node>
<StgValue><ssdm name="p_shl466_cast"/></StgValue>
</operation>

<operation id="3837" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader536.preheader:7  %tmp_1188 = add i14 %p_shl465_cast, %p_shl466_cast

]]></Node>
<StgValue><ssdm name="tmp_1188"/></StgValue>
</operation>

<operation id="3838" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader536.preheader:8  %tmp_1189 = add i11 %tmp_456_cast, %tmp_1176

]]></Node>
<StgValue><ssdm name="tmp_1189"/></StgValue>
</operation>

<operation id="3839" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader536.preheader:9  %tmp_1190 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1189, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1190"/></StgValue>
</operation>

<operation id="3840" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="15" op_0_bw="14">
<![CDATA[
.preheader536.preheader:10  %p_shl463_cast = zext i14 %tmp_1190 to i15

]]></Node>
<StgValue><ssdm name="p_shl463_cast"/></StgValue>
</operation>

<operation id="3841" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader536.preheader:11  %tmp_1191 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_1189, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1191"/></StgValue>
</operation>

<operation id="3842" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="15" op_0_bw="12">
<![CDATA[
.preheader536.preheader:12  %p_shl464_cast = zext i12 %tmp_1191 to i15

]]></Node>
<StgValue><ssdm name="p_shl464_cast"/></StgValue>
</operation>

<operation id="3843" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader536.preheader:13  %tmp_1192 = add i15 %p_shl463_cast, %p_shl464_cast

]]></Node>
<StgValue><ssdm name="tmp_1192"/></StgValue>
</operation>

<operation id="3844" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="0" op_0_bw="0">
<![CDATA[
.preheader536.preheader:14  br label %.preheader536

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3845" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp><literal name="exitcond205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="0" op_0_bw="0">
<![CDATA[
.loopexit865.loopexit:0  br label %.loopexit865

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="3846" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader536:0  %w81 = phi i4 [ %w_82, %109 ], [ 0, %.preheader536.preheader ]

]]></Node>
<StgValue><ssdm name="w81"/></StgValue>
</operation>

<operation id="3847" st_id="316" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader536:1  %exitcond204 = icmp eq i4 %w81, -8

]]></Node>
<StgValue><ssdm name="exitcond204"/></StgValue>
</operation>

<operation id="3848" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader536:2  %empty_529 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_529"/></StgValue>
</operation>

<operation id="3849" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader536:3  %w_82 = add i4 %w81, 1

]]></Node>
<StgValue><ssdm name="w_82"/></StgValue>
</operation>

<operation id="3850" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader536:4  br i1 %exitcond204, label %.preheader537.loopexit, label %109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3851" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="15" op_0_bw="4">
<![CDATA[
:0  %tmp_461_cast1 = zext i4 %w_82 to i15

]]></Node>
<StgValue><ssdm name="tmp_461_cast1"/></StgValue>
</operation>

<operation id="3852" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="14" op_0_bw="4">
<![CDATA[
:1  %tmp_461_cast = zext i4 %w_82 to i14

]]></Node>
<StgValue><ssdm name="tmp_461_cast"/></StgValue>
</operation>

<operation id="3853" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_1194 = add i14 %tmp_1188, %tmp_461_cast

]]></Node>
<StgValue><ssdm name="tmp_1194"/></StgValue>
</operation>

<operation id="3854" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %tmp_1195 = add i15 %tmp_1192, %tmp_461_cast1

]]></Node>
<StgValue><ssdm name="tmp_1195"/></StgValue>
</operation>

<operation id="3855" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="64" op_0_bw="15">
<![CDATA[
:6  %tmp_1517_cast = zext i15 %tmp_1195 to i64

]]></Node>
<StgValue><ssdm name="tmp_1517_cast"/></StgValue>
</operation>

<operation id="3856" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %shuffleunit1_2_outpu = getelementptr [9600 x float]* @shuffleunit1_2_outpu, i64 0, i64 %tmp_1517_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_2_outpu"/></StgValue>
</operation>

<operation id="3857" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit1_2_outpu_1 = load float* %shuffleunit1_2_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_2_outpu_1"/></StgValue>
</operation>

<operation id="3858" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp><literal name="exitcond204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="0" op_0_bw="0">
<![CDATA[
.preheader537.loopexit:0  br label %.preheader537

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="3859" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1516_cast = zext i14 %tmp_1194 to i64

]]></Node>
<StgValue><ssdm name="tmp_1516_cast"/></StgValue>
</operation>

<operation id="3860" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_p_a_6 = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1516_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a_6"/></StgValue>
</operation>

<operation id="3861" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit1_2_outpu_1 = load float* %shuffleunit1_2_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_2_outpu_1"/></StgValue>
</operation>

<operation id="3862" st_id="317" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:9  store float %shuffleunit1_2_outpu_1, float* %buffer0_1_48_8x8_p_a_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3863" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader536

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="3864" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader535:0  %co107 = phi i5 [ %co_108, %.preheader535.loopexit ], [ 0, %.preheader535.preheader ]

]]></Node>
<StgValue><ssdm name="co107"/></StgValue>
</operation>

<operation id="3865" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="11" op_0_bw="5">
<![CDATA[
.preheader535:1  %co108_cast = zext i5 %co107 to i11

]]></Node>
<StgValue><ssdm name="co108_cast"/></StgValue>
</operation>

<operation id="3866" st_id="318" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader535:2  %exitcond203 = icmp eq i5 %co107, -8

]]></Node>
<StgValue><ssdm name="exitcond203"/></StgValue>
</operation>

<operation id="3867" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader535:3  %empty_530 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_530"/></StgValue>
</operation>

<operation id="3868" st_id="318" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader535:4  %co_108 = add i5 %co107, 1

]]></Node>
<StgValue><ssdm name="co_108"/></StgValue>
</operation>

<operation id="3869" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader535:5  br i1 %exitcond203, label %.preheader532.preheader, label %.preheader534.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3870" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="1" op_0_bw="5">
<![CDATA[
.preheader534.preheader:0  %tmp_1184 = trunc i5 %co107 to i1

]]></Node>
<StgValue><ssdm name="tmp_1184"/></StgValue>
</operation>

<operation id="3871" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader534.preheader:1  %p_shl92 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1184, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl92"/></StgValue>
</operation>

<operation id="3872" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="7" op_0_bw="6">
<![CDATA[
.preheader534.preheader:2  %p_shl92_cast = zext i6 %p_shl92 to i7

]]></Node>
<StgValue><ssdm name="p_shl92_cast"/></StgValue>
</operation>

<operation id="3873" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader534.preheader:3  %p_shl93 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1184, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl93"/></StgValue>
</operation>

<operation id="3874" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="7" op_0_bw="4">
<![CDATA[
.preheader534.preheader:4  %p_shl93_cast = zext i4 %p_shl93 to i7

]]></Node>
<StgValue><ssdm name="p_shl93_cast"/></StgValue>
</operation>

<operation id="3875" st_id="318" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader534.preheader:5  %tmp_455 = sub i7 %p_shl92_cast, %p_shl93_cast

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="3876" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader534.preheader:6  %p_lshr_f9_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co107, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f9_cast"/></StgValue>
</operation>

<operation id="3877" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="7" op_0_bw="4">
<![CDATA[
.preheader534.preheader:7  %tmp_625_cast = zext i4 %p_lshr_f9_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_625_cast"/></StgValue>
</operation>

<operation id="3878" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="0" op_0_bw="0">
<![CDATA[
.preheader534.preheader:8  br label %.preheader534

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3879" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="989">
<or_exp><and_exp><literal name="exitcond203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="0" op_0_bw="0">
<![CDATA[
.preheader532.preheader:0  br label %.preheader532

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="3880" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader534:0  %ci44 = phi i5 [ 0, %.preheader534.preheader ], [ %ci_45, %.preheader534.loopexit ]

]]></Node>
<StgValue><ssdm name="ci44"/></StgValue>
</operation>

<operation id="3881" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="7" op_0_bw="5">
<![CDATA[
.preheader534:1  %ci44_cast = zext i5 %ci44 to i7

]]></Node>
<StgValue><ssdm name="ci44_cast"/></StgValue>
</operation>

<operation id="3882" st_id="319" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader534:2  %exitcond202 = icmp eq i5 %ci44, -8

]]></Node>
<StgValue><ssdm name="exitcond202"/></StgValue>
</operation>

<operation id="3883" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader534:3  %empty_531 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_531"/></StgValue>
</operation>

<operation id="3884" st_id="319" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader534:4  %ci_45 = add i5 %ci44, 1

]]></Node>
<StgValue><ssdm name="ci_45"/></StgValue>
</operation>

<operation id="3885" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader534:5  br i1 %exitcond202, label %.preheader535.loopexit, label %.preheader533.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3886" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="992">
<or_exp><and_exp><literal name="exitcond202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="18" op_0_bw="5">
<![CDATA[
.preheader533.preheader:0  %tmp_458_cast = zext i5 %ci44 to i18

]]></Node>
<StgValue><ssdm name="tmp_458_cast"/></StgValue>
</operation>

<operation id="3887" st_id="319" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="992">
<or_exp><and_exp><literal name="exitcond202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader533.preheader:1  %tmp_459 = add i7 %tmp_455, %ci44_cast

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="3888" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="992">
<or_exp><and_exp><literal name="exitcond202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="13" op_0_bw="7">
<![CDATA[
.preheader533.preheader:2  %tmp_460_cast1 = sext i7 %tmp_459 to i13

]]></Node>
<StgValue><ssdm name="tmp_460_cast1"/></StgValue>
</operation>

<operation id="3889" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="992">
<or_exp><and_exp><literal name="exitcond202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="0" op_0_bw="0">
<![CDATA[
.preheader533.preheader:3  br label %.preheader533

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3890" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp><literal name="exitcond202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="0" op_0_bw="0">
<![CDATA[
.preheader535.loopexit:0  br label %.preheader535

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="3891" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader533:0  %i82 = phi i3 [ %i_83, %110 ], [ 0, %.preheader533.preheader ]

]]></Node>
<StgValue><ssdm name="i82"/></StgValue>
</operation>

<operation id="3892" st_id="320" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader533:1  %exitcond201 = icmp eq i3 %i82, -4

]]></Node>
<StgValue><ssdm name="exitcond201"/></StgValue>
</operation>

<operation id="3893" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader533:2  %empty_532 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_532"/></StgValue>
</operation>

<operation id="3894" st_id="320" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader533:3  %i_83 = add i3 %i82, 1

]]></Node>
<StgValue><ssdm name="i_83"/></StgValue>
</operation>

<operation id="3895" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader533:4  br i1 %exitcond201, label %.preheader534.loopexit, label %110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3896" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1197 = trunc i3 %i82 to i2

]]></Node>
<StgValue><ssdm name="tmp_1197"/></StgValue>
</operation>

<operation id="3897" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl96 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1197, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl96"/></StgValue>
</operation>

<operation id="3898" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl96_cast = zext i7 %p_shl96 to i8

]]></Node>
<StgValue><ssdm name="p_shl96_cast"/></StgValue>
</operation>

<operation id="3899" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl97 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1197, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl97"/></StgValue>
</operation>

<operation id="3900" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl97_cast = zext i5 %p_shl97 to i8

]]></Node>
<StgValue><ssdm name="p_shl97_cast"/></StgValue>
</operation>

<operation id="3901" st_id="320" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_467 = sub i8 %p_shl96_cast, %p_shl97_cast

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="3902" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_640_cast = sext i8 %tmp_467 to i11

]]></Node>
<StgValue><ssdm name="tmp_640_cast"/></StgValue>
</operation>

<operation id="3903" st_id="320" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp33 = add i11 -968, %tmp_640_cast

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="3904" st_id="320" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_468 = add i11 %tmp33, %co108_cast

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="3905" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl98 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1197, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl98"/></StgValue>
</operation>

<operation id="3906" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl98_cast = zext i6 %p_shl98 to i7

]]></Node>
<StgValue><ssdm name="p_shl98_cast"/></StgValue>
</operation>

<operation id="3907" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl99 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1197, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl99"/></StgValue>
</operation>

<operation id="3908" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl99_cast = zext i4 %p_shl99 to i7

]]></Node>
<StgValue><ssdm name="p_shl99_cast"/></StgValue>
</operation>

<operation id="3909" st_id="320" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_469 = sub i7 %p_shl98_cast, %p_shl99_cast

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="3910" st_id="320" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_470 = add i7 %tmp_469, %tmp_625_cast

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="3911" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1202 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_470, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1202"/></StgValue>
</operation>

<operation id="3912" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1203 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_470, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1203"/></StgValue>
</operation>

<operation id="3913" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl468_cast = sext i11 %tmp_1203 to i13

]]></Node>
<StgValue><ssdm name="p_shl468_cast"/></StgValue>
</operation>

<operation id="3914" st_id="320" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1204 = sub i13 %tmp_1202, %p_shl468_cast

]]></Node>
<StgValue><ssdm name="tmp_1204"/></StgValue>
</operation>

<operation id="3915" st_id="320" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1205 = add i13 %tmp_460_cast1, %tmp_1204

]]></Node>
<StgValue><ssdm name="tmp_1205"/></StgValue>
</operation>

<operation id="3916" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp><literal name="exitcond201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="0" op_0_bw="0">
<![CDATA[
.preheader534.loopexit:0  br label %.preheader534

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="3917" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:9  %tmp_1198 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_468, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1198"/></StgValue>
</operation>

<operation id="3918" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="17" op_0_bw="16">
<![CDATA[
:10  %p_shl469_cast = zext i16 %tmp_1198 to i17

]]></Node>
<StgValue><ssdm name="p_shl469_cast"/></StgValue>
</operation>

<operation id="3919" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:11  %tmp_1199 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_468, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1199"/></StgValue>
</operation>

<operation id="3920" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="17" op_0_bw="14">
<![CDATA[
:12  %p_shl470_cast = zext i14 %tmp_1199 to i17

]]></Node>
<StgValue><ssdm name="p_shl470_cast"/></StgValue>
</operation>

<operation id="3921" st_id="321" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_1200 = sub i17 %p_shl469_cast, %p_shl470_cast

]]></Node>
<StgValue><ssdm name="tmp_1200"/></StgValue>
</operation>

<operation id="3922" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="18" op_0_bw="17">
<![CDATA[
:14  %tmp_1524_cast = sext i17 %tmp_1200 to i18

]]></Node>
<StgValue><ssdm name="tmp_1524_cast"/></StgValue>
</operation>

<operation id="3923" st_id="321" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_1201 = add i18 %tmp_458_cast, %tmp_1524_cast

]]></Node>
<StgValue><ssdm name="tmp_1201"/></StgValue>
</operation>

<operation id="3924" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="64" op_0_bw="18">
<![CDATA[
:16  %tmp_1525_cast = sext i18 %tmp_1201 to i64

]]></Node>
<StgValue><ssdm name="tmp_1525_cast"/></StgValue>
</operation>

<operation id="3925" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_18 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1525_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_18"/></StgValue>
</operation>

<operation id="3926" st_id="321" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_18 = load float* %shuffle_conv_1x1_add_18, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_18"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="3927" st_id="322" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_18 = load float* %shuffle_conv_1x1_add_18, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_18"/></StgValue>
</operation>

<operation id="3928" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1533_cast = sext i13 %tmp_1205 to i64

]]></Node>
<StgValue><ssdm name="tmp_1533_cast"/></StgValue>
</operation>

<operation id="3929" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_9 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1533_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_9"/></StgValue>
</operation>

<operation id="3930" st_id="322" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_18, float* %weights_48_48_1x1_ad_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3931" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader533

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="3932" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader532:0  %i80 = phi i5 [ %i_81, %.preheader532.loopexit ], [ 0, %.preheader532.preheader ]

]]></Node>
<StgValue><ssdm name="i80"/></StgValue>
</operation>

<operation id="3933" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="7" op_0_bw="5">
<![CDATA[
.preheader532:1  %i81_cast = zext i5 %i80 to i7

]]></Node>
<StgValue><ssdm name="i81_cast"/></StgValue>
</operation>

<operation id="3934" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="11" op_0_bw="5">
<![CDATA[
.preheader532:2  %i81_cast1 = zext i5 %i80 to i11

]]></Node>
<StgValue><ssdm name="i81_cast1"/></StgValue>
</operation>

<operation id="3935" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader532:3  %exitcond200 = icmp eq i5 %i80, -8

]]></Node>
<StgValue><ssdm name="exitcond200"/></StgValue>
</operation>

<operation id="3936" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader532:4  %empty_533 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_533"/></StgValue>
</operation>

<operation id="3937" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader532:5  %i_81 = add i5 %i80, 1

]]></Node>
<StgValue><ssdm name="i_81"/></StgValue>
</operation>

<operation id="3938" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader532:6  br i1 %exitcond200, label %112, label %.preheader531.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3939" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1004">
<or_exp><and_exp><literal name="exitcond200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="0" op_0_bw="0">
<![CDATA[
.preheader531.preheader:0  br label %.preheader531

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3940" st_id="323" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp><literal name="exitcond200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="3941" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader531:0  %k20 = phi i2 [ %k_21, %111 ], [ 0, %.preheader531.preheader ]

]]></Node>
<StgValue><ssdm name="k20"/></StgValue>
</operation>

<operation id="3942" st_id="324" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader531:1  %exitcond199 = icmp eq i2 %k20, -2

]]></Node>
<StgValue><ssdm name="exitcond199"/></StgValue>
</operation>

<operation id="3943" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader531:2  %empty_534 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_534"/></StgValue>
</operation>

<operation id="3944" st_id="324" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader531:3  %k_21 = add i2 %k20, 1

]]></Node>
<StgValue><ssdm name="k_21"/></StgValue>
</operation>

<operation id="3945" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader531:4  br i1 %exitcond199, label %.preheader532.loopexit, label %111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3946" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1196 = trunc i2 %k20 to i1

]]></Node>
<StgValue><ssdm name="tmp_1196"/></StgValue>
</operation>

<operation id="3947" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl94 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1196, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl94"/></StgValue>
</operation>

<operation id="3948" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl94_cast = zext i6 %p_shl94 to i7

]]></Node>
<StgValue><ssdm name="p_shl94_cast"/></StgValue>
</operation>

<operation id="3949" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl95 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1196, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl95"/></StgValue>
</operation>

<operation id="3950" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl95_cast = zext i4 %p_shl95 to i7

]]></Node>
<StgValue><ssdm name="p_shl95_cast"/></StgValue>
</operation>

<operation id="3951" st_id="324" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_462 = sub i7 %p_shl94_cast, %p_shl95_cast

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="3952" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_629_cast = sext i7 %tmp_462 to i11

]]></Node>
<StgValue><ssdm name="tmp_629_cast"/></StgValue>
</operation>

<operation id="3953" st_id="324" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp34 = add i11 -1016, %tmp_629_cast

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="3954" st_id="324" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_463 = add i11 %i81_cast1, %tmp34

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="3955" st_id="324" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_465 = add i7 %tmp_462, %i81_cast

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="3956" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="exitcond199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="0" op_0_bw="0">
<![CDATA[
.preheader532.loopexit:0  br label %.preheader532

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="3957" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_464 = zext i11 %tmp_463 to i64

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="3958" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_31 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_464

]]></Node>
<StgValue><ssdm name="bias_addr_31"/></StgValue>
</operation>

<operation id="3959" st_id="325" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_31 = load float* %bias_addr_31, align 4

]]></Node>
<StgValue><ssdm name="bias_load_31"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="3960" st_id="326" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_31 = load float* %bias_addr_31, align 4

]]></Node>
<StgValue><ssdm name="bias_load_31"/></StgValue>
</operation>

<operation id="3961" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_633_cast = sext i7 %tmp_465 to i32

]]></Node>
<StgValue><ssdm name="tmp_633_cast"/></StgValue>
</operation>

<operation id="3962" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_466 = zext i32 %tmp_633_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="3963" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_14 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_466

]]></Node>
<StgValue><ssdm name="bias_48_addr_14"/></StgValue>
</operation>

<operation id="3964" st_id="326" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_31, float* %bias_48_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3965" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader531

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="3966" st_id="327" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3967" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit864

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="3968" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit864:0  %co109 = phi i5 [ 0, %112 ], [ %co_110, %.loopexit864.loopexit ]

]]></Node>
<StgValue><ssdm name="co109"/></StgValue>
</operation>

<operation id="3969" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="7" op_0_bw="5">
<![CDATA[
.loopexit864:1  %co111_cast = zext i5 %co109 to i7

]]></Node>
<StgValue><ssdm name="co111_cast"/></StgValue>
</operation>

<operation id="3970" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="9" op_0_bw="5">
<![CDATA[
.loopexit864:2  %co111_cast1 = zext i5 %co109 to i9

]]></Node>
<StgValue><ssdm name="co111_cast1"/></StgValue>
</operation>

<operation id="3971" st_id="328" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit864:3  %exitcond198 = icmp eq i5 %co109, -8

]]></Node>
<StgValue><ssdm name="exitcond198"/></StgValue>
</operation>

<operation id="3972" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit864:4  %empty_535 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_535"/></StgValue>
</operation>

<operation id="3973" st_id="328" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit864:5  %co_110 = add i5 %co109, 1

]]></Node>
<StgValue><ssdm name="co_110"/></StgValue>
</operation>

<operation id="3974" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit864:6  br i1 %exitcond198, label %.preheader527.preheader, label %.preheader530.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3975" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1017">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="0" op_0_bw="0">
<![CDATA[
.preheader530.preheader:0  br label %.preheader530

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3976" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp><literal name="exitcond198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="0" op_0_bw="0">
<![CDATA[
.preheader527.preheader:0  br label %.preheader527

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="3977" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader530:0  %w83 = phi i2 [ %w_84, %.preheader530.loopexit ], [ 0, %.preheader530.preheader ]

]]></Node>
<StgValue><ssdm name="w83"/></StgValue>
</operation>

<operation id="3978" st_id="329" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader530:1  %exitcond197 = icmp eq i2 %w83, -1

]]></Node>
<StgValue><ssdm name="exitcond197"/></StgValue>
</operation>

<operation id="3979" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader530:2  %empty_536 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_536"/></StgValue>
</operation>

<operation id="3980" st_id="329" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader530:3  %w_84 = add i2 %w83, 1

]]></Node>
<StgValue><ssdm name="w_84"/></StgValue>
</operation>

<operation id="3981" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader530:4  br i1 %exitcond197, label %.loopexit864.loopexit, label %.preheader529.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3982" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1022">
<or_exp><and_exp><literal name="exitcond197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="36" op_0_bw="2">
<![CDATA[
.preheader529.preheader:0  %tmp_471_cast1 = zext i2 %w83 to i36

]]></Node>
<StgValue><ssdm name="tmp_471_cast1"/></StgValue>
</operation>

<operation id="3983" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1022">
<or_exp><and_exp><literal name="exitcond197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="12" op_0_bw="2">
<![CDATA[
.preheader529.preheader:1  %tmp_471_cast2 = zext i2 %w83 to i12

]]></Node>
<StgValue><ssdm name="tmp_471_cast2"/></StgValue>
</operation>

<operation id="3984" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1022">
<or_exp><and_exp><literal name="exitcond197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="0" op_0_bw="0">
<![CDATA[
.preheader529.preheader:2  br label %.preheader529

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3985" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1024">
<or_exp><and_exp><literal name="exitcond197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="0" op_0_bw="0">
<![CDATA[
.loopexit864.loopexit:0  br label %.loopexit864

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="3986" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1025">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader529:0  %h84 = phi i2 [ 0, %.preheader529.preheader ], [ %h_85, %.preheader529.loopexit ]

]]></Node>
<StgValue><ssdm name="h84"/></StgValue>
</operation>

<operation id="3987" st_id="330" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1025">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader529:1  %exitcond196 = icmp eq i2 %h84, -1

]]></Node>
<StgValue><ssdm name="exitcond196"/></StgValue>
</operation>

<operation id="3988" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1025">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader529:2  %empty_537 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_537"/></StgValue>
</operation>

<operation id="3989" st_id="330" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1025">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader529:3  %h_85 = add i2 %h84, 1

]]></Node>
<StgValue><ssdm name="h_85"/></StgValue>
</operation>

<operation id="3990" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1025">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader529:4  br i1 %exitcond196, label %.preheader530.loopexit, label %.preheader528.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3991" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp><literal name="exitcond196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="10" op_0_bw="2">
<![CDATA[
.preheader528.preheader:0  %tmp_478_cast1 = zext i2 %h84 to i10

]]></Node>
<StgValue><ssdm name="tmp_478_cast1"/></StgValue>
</operation>

<operation id="3992" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp><literal name="exitcond196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="15" op_0_bw="2">
<![CDATA[
.preheader528.preheader:1  %tmp_478_cast = zext i2 %h84 to i15

]]></Node>
<StgValue><ssdm name="tmp_478_cast"/></StgValue>
</operation>

<operation id="3993" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp><literal name="exitcond196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="0" op_0_bw="0">
<![CDATA[
.preheader528.preheader:2  br label %.preheader528

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3994" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="exitcond196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="0" op_0_bw="0">
<![CDATA[
.preheader530.loopexit:0  br label %.preheader530

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="3995" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader528:0  %i88 = phi i2 [ %i_89, %113 ], [ 0, %.preheader528.preheader ]

]]></Node>
<StgValue><ssdm name="i88"/></StgValue>
</operation>

<operation id="3996" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader528:1  %exitcond195 = icmp eq i2 %i88, -2

]]></Node>
<StgValue><ssdm name="exitcond195"/></StgValue>
</operation>

<operation id="3997" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader528:2  %empty_538 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_538"/></StgValue>
</operation>

<operation id="3998" st_id="331" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader528:3  %i_89 = add i2 %i88, 1

]]></Node>
<StgValue><ssdm name="i_89"/></StgValue>
</operation>

<operation id="3999" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader528:4  br i1 %exitcond195, label %.preheader529.loopexit, label %113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4000" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp><literal name="exitcond195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1208 = trunc i2 %i88 to i1

]]></Node>
<StgValue><ssdm name="tmp_1208"/></StgValue>
</operation>

<operation id="4001" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp><literal name="exitcond195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl106 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1208, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl106"/></StgValue>
</operation>

<operation id="4002" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp><literal name="exitcond195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl106_cast = zext i6 %p_shl106 to i7

]]></Node>
<StgValue><ssdm name="p_shl106_cast"/></StgValue>
</operation>

<operation id="4003" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp><literal name="exitcond195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl107 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1208, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl107"/></StgValue>
</operation>

<operation id="4004" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp><literal name="exitcond195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl107_cast = zext i4 %p_shl107 to i7

]]></Node>
<StgValue><ssdm name="p_shl107_cast"/></StgValue>
</operation>

<operation id="4005" st_id="331" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp><literal name="exitcond195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_482 = sub i7 %p_shl106_cast, %p_shl107_cast

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="4006" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp><literal name="exitcond195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="9" op_0_bw="7">
<![CDATA[
:6  %tmp_666_cast = sext i7 %tmp_482 to i9

]]></Node>
<StgValue><ssdm name="tmp_666_cast"/></StgValue>
</operation>

<operation id="4007" st_id="331" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp><literal name="exitcond195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp35 = add i9 -152, %tmp_666_cast

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="4008" st_id="331" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp><literal name="exitcond195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_483 = add i9 %tmp35, %co111_cast1

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="4009" st_id="331" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp><literal name="exitcond195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22  %tmp_485 = add i7 %co111_cast, %tmp_482

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="4010" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1034">
<or_exp><and_exp><literal name="exitcond195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="0" op_0_bw="0">
<![CDATA[
.preheader529.loopexit:0  br label %.preheader529

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="4011" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="12" op_0_bw="9">
<![CDATA[
:9  %tmp_484_cast = zext i9 %tmp_483 to i12

]]></Node>
<StgValue><ssdm name="tmp_484_cast"/></StgValue>
</operation>

<operation id="4012" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:10  %tmp_1209 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_483, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1209"/></StgValue>
</operation>

<operation id="4013" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="12" op_0_bw="11">
<![CDATA[
:11  %p_shl474_cast = zext i11 %tmp_1209 to i12

]]></Node>
<StgValue><ssdm name="p_shl474_cast"/></StgValue>
</operation>

<operation id="4014" st_id="332" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12  %tmp_1210 = sub i12 %p_shl474_cast, %tmp_484_cast

]]></Node>
<StgValue><ssdm name="tmp_1210"/></StgValue>
</operation>

<operation id="4015" st_id="332" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %tmp_1211 = add i12 %tmp_471_cast2, %tmp_1210

]]></Node>
<StgValue><ssdm name="tmp_1211"/></StgValue>
</operation>

<operation id="4016" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="15" op_0_bw="12">
<![CDATA[
:14  %tmp_1542_cast = sext i12 %tmp_1211 to i15

]]></Node>
<StgValue><ssdm name="tmp_1542_cast"/></StgValue>
</operation>

<operation id="4017" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:15  %tmp_1212 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_1211, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1212"/></StgValue>
</operation>

<operation id="4018" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="15" op_0_bw="14">
<![CDATA[
:16  %p_shl473_cast = sext i14 %tmp_1212 to i15

]]></Node>
<StgValue><ssdm name="p_shl473_cast"/></StgValue>
</operation>

<operation id="4019" st_id="332" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_1213 = sub i15 %p_shl473_cast, %tmp_1542_cast

]]></Node>
<StgValue><ssdm name="tmp_1213"/></StgValue>
</operation>

<operation id="4020" st_id="332" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp_1214 = add i15 %tmp_478_cast, %tmp_1213

]]></Node>
<StgValue><ssdm name="tmp_1214"/></StgValue>
</operation>

<operation id="4021" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="32" op_0_bw="7">
<![CDATA[
:23  %tmp_670_cast = sext i7 %tmp_485 to i32

]]></Node>
<StgValue><ssdm name="tmp_670_cast"/></StgValue>
</operation>

<operation id="4022" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="35" op_0_bw="32">
<![CDATA[
:24  %tmp_486_cast = zext i32 %tmp_670_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_486_cast"/></StgValue>
</operation>

<operation id="4023" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:25  %tmp_1215 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_485, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1215"/></StgValue>
</operation>

<operation id="4024" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="34" op_0_bw="9">
<![CDATA[
:26  %tmp_1216 = sext i9 %tmp_1215 to i34

]]></Node>
<StgValue><ssdm name="tmp_1216"/></StgValue>
</operation>

<operation id="4025" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="35" op_0_bw="34">
<![CDATA[
:27  %p_shl472_cast = zext i34 %tmp_1216 to i35

]]></Node>
<StgValue><ssdm name="p_shl472_cast"/></StgValue>
</operation>

<operation id="4026" st_id="332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:28  %tmp_1217 = sub i35 %p_shl472_cast, %tmp_486_cast

]]></Node>
<StgValue><ssdm name="tmp_1217"/></StgValue>
</operation>

<operation id="4027" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="36" op_0_bw="35">
<![CDATA[
:29  %tmp_1548_cast = sext i35 %tmp_1217 to i36

]]></Node>
<StgValue><ssdm name="tmp_1548_cast"/></StgValue>
</operation>

<operation id="4028" st_id="332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:30  %tmp_1218 = add i36 %tmp_471_cast1, %tmp_1548_cast

]]></Node>
<StgValue><ssdm name="tmp_1218"/></StgValue>
</operation>

<operation id="4029" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="10" op_0_bw="36">
<![CDATA[
:31  %tmp_1219 = trunc i36 %tmp_1218 to i10

]]></Node>
<StgValue><ssdm name="tmp_1219"/></StgValue>
</operation>

<operation id="4030" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="8" op_0_bw="36">
<![CDATA[
:32  %tmp_1220 = trunc i36 %tmp_1218 to i8

]]></Node>
<StgValue><ssdm name="tmp_1220"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="4031" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="64" op_0_bw="15">
<![CDATA[
:19  %tmp_1545_cast = zext i15 %tmp_1214 to i64

]]></Node>
<StgValue><ssdm name="tmp_1545_cast"/></StgValue>
</operation>

<operation id="4032" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %shuffle_conv_3x3_add_10 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1545_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_10"/></StgValue>
</operation>

<operation id="4033" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_10 = load float* %shuffle_conv_3x3_add_10, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_10"/></StgValue>
</operation>

<operation id="4034" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:33  %p_shl471_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1220, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl471_cast"/></StgValue>
</operation>

<operation id="4035" st_id="333" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:34  %tmp_1221 = sub i10 %p_shl471_cast, %tmp_1219

]]></Node>
<StgValue><ssdm name="tmp_1221"/></StgValue>
</operation>

<operation id="4036" st_id="333" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %tmp_1222 = add i10 %tmp_478_cast1, %tmp_1221

]]></Node>
<StgValue><ssdm name="tmp_1222"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="4037" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_10 = load float* %shuffle_conv_3x3_add_10, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_10"/></StgValue>
</operation>

<operation id="4038" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="64" op_0_bw="10">
<![CDATA[
:36  %tmp_1552_cast = zext i10 %tmp_1222 to i64

]]></Node>
<StgValue><ssdm name="tmp_1552_cast"/></StgValue>
</operation>

<operation id="4039" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %weights_48_1_3x3_add_5 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1552_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_5"/></StgValue>
</operation>

<operation id="4040" st_id="334" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:38  store float %shuffle_conv_3x3_loa_10, float* %weights_48_1_3x3_add_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4041" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %.preheader528

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="4042" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader527:0  %i84 = phi i5 [ %i_85, %.preheader527.loopexit ], [ 0, %.preheader527.preheader ]

]]></Node>
<StgValue><ssdm name="i84"/></StgValue>
</operation>

<operation id="4043" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="7" op_0_bw="5">
<![CDATA[
.preheader527:1  %i85_cast = zext i5 %i84 to i7

]]></Node>
<StgValue><ssdm name="i85_cast"/></StgValue>
</operation>

<operation id="4044" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="11" op_0_bw="5">
<![CDATA[
.preheader527:2  %i85_cast1 = zext i5 %i84 to i11

]]></Node>
<StgValue><ssdm name="i85_cast1"/></StgValue>
</operation>

<operation id="4045" st_id="335" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader527:3  %exitcond194 = icmp eq i5 %i84, -8

]]></Node>
<StgValue><ssdm name="exitcond194"/></StgValue>
</operation>

<operation id="4046" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader527:4  %empty_539 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_539"/></StgValue>
</operation>

<operation id="4047" st_id="335" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader527:5  %i_85 = add i5 %i84, 1

]]></Node>
<StgValue><ssdm name="i_85"/></StgValue>
</operation>

<operation id="4048" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader527:6  br i1 %exitcond194, label %115, label %.preheader526.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4049" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp><literal name="exitcond194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="0" op_0_bw="0">
<![CDATA[
.preheader526.preheader:0  br label %.preheader526

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4050" st_id="335" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="exitcond194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="4051" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader526:0  %k22 = phi i2 [ %k_23, %114 ], [ 0, %.preheader526.preheader ]

]]></Node>
<StgValue><ssdm name="k22"/></StgValue>
</operation>

<operation id="4052" st_id="336" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader526:1  %exitcond193 = icmp eq i2 %k22, -2

]]></Node>
<StgValue><ssdm name="exitcond193"/></StgValue>
</operation>

<operation id="4053" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader526:2  %empty_540 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_540"/></StgValue>
</operation>

<operation id="4054" st_id="336" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader526:3  %k_23 = add i2 %k22, 1

]]></Node>
<StgValue><ssdm name="k_23"/></StgValue>
</operation>

<operation id="4055" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader526:4  br i1 %exitcond193, label %.preheader527.loopexit, label %114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4056" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="exitcond193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1207 = trunc i2 %k22 to i1

]]></Node>
<StgValue><ssdm name="tmp_1207"/></StgValue>
</operation>

<operation id="4057" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="exitcond193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl100 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1207, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl100"/></StgValue>
</operation>

<operation id="4058" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="exitcond193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl100_cast = zext i6 %p_shl100 to i7

]]></Node>
<StgValue><ssdm name="p_shl100_cast"/></StgValue>
</operation>

<operation id="4059" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="exitcond193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl101 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1207, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl101"/></StgValue>
</operation>

<operation id="4060" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="exitcond193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl101_cast = zext i4 %p_shl101 to i7

]]></Node>
<StgValue><ssdm name="p_shl101_cast"/></StgValue>
</operation>

<operation id="4061" st_id="336" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="exitcond193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_473 = sub i7 %p_shl100_cast, %p_shl101_cast

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="4062" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="exitcond193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_647_cast = sext i7 %tmp_473 to i11

]]></Node>
<StgValue><ssdm name="tmp_647_cast"/></StgValue>
</operation>

<operation id="4063" st_id="336" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="exitcond193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp36 = add i11 -968, %tmp_647_cast

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="4064" st_id="336" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="exitcond193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_474 = add i11 %i85_cast1, %tmp36

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="4065" st_id="336" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp><literal name="exitcond193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_476 = add i7 %tmp_473, %i85_cast

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="4066" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="0" op_0_bw="0">
<![CDATA[
.preheader527.loopexit:0  br label %.preheader527

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="4067" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_475 = zext i11 %tmp_474 to i64

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="4068" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_32 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_475

]]></Node>
<StgValue><ssdm name="bias_addr_32"/></StgValue>
</operation>

<operation id="4069" st_id="337" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_32 = load float* %bias_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bias_load_32"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="4070" st_id="338" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_32 = load float* %bias_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bias_load_32"/></StgValue>
</operation>

<operation id="4071" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_651_cast = sext i7 %tmp_476 to i32

]]></Node>
<StgValue><ssdm name="tmp_651_cast"/></StgValue>
</operation>

<operation id="4072" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_477 = zext i32 %tmp_651_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="4073" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_15 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_477

]]></Node>
<StgValue><ssdm name="bias_48_addr_15"/></StgValue>
</operation>

<operation id="4074" st_id="338" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_32, float* %bias_48_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4075" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader526

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="4076" st_id="339" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4077" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit863

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="4078" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit863:0  %co111 = phi i5 [ 0, %115 ], [ %co_112, %.loopexit863.loopexit ]

]]></Node>
<StgValue><ssdm name="co111"/></StgValue>
</operation>

<operation id="4079" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="11" op_0_bw="5">
<![CDATA[
.loopexit863:1  %co113_cast = zext i5 %co111 to i11

]]></Node>
<StgValue><ssdm name="co113_cast"/></StgValue>
</operation>

<operation id="4080" st_id="340" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit863:2  %exitcond192 = icmp eq i5 %co111, -8

]]></Node>
<StgValue><ssdm name="exitcond192"/></StgValue>
</operation>

<operation id="4081" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit863:3  %empty_541 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_541"/></StgValue>
</operation>

<operation id="4082" st_id="340" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit863:4  %co_112 = add i5 %co111, 1

]]></Node>
<StgValue><ssdm name="co_112"/></StgValue>
</operation>

<operation id="4083" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit863:5  br i1 %exitcond192, label %.preheader523.preheader, label %.preheader525.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4084" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="1" op_0_bw="5">
<![CDATA[
.preheader525.preheader:0  %tmp_1206 = trunc i5 %co111 to i1

]]></Node>
<StgValue><ssdm name="tmp_1206"/></StgValue>
</operation>

<operation id="4085" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader525.preheader:1  %p_shl102 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1206, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl102"/></StgValue>
</operation>

<operation id="4086" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="7" op_0_bw="6">
<![CDATA[
.preheader525.preheader:2  %p_shl102_cast = zext i6 %p_shl102 to i7

]]></Node>
<StgValue><ssdm name="p_shl102_cast"/></StgValue>
</operation>

<operation id="4087" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader525.preheader:3  %p_shl103 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1206, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl103"/></StgValue>
</operation>

<operation id="4088" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="7" op_0_bw="4">
<![CDATA[
.preheader525.preheader:4  %p_shl103_cast = zext i4 %p_shl103 to i7

]]></Node>
<StgValue><ssdm name="p_shl103_cast"/></StgValue>
</operation>

<operation id="4089" st_id="340" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader525.preheader:5  %tmp_472 = sub i7 %p_shl102_cast, %p_shl103_cast

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="4090" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader525.preheader:6  %p_lshr_f10_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co111, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f10_cast"/></StgValue>
</operation>

<operation id="4091" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="7" op_0_bw="4">
<![CDATA[
.preheader525.preheader:7  %tmp_655_cast = zext i4 %p_lshr_f10_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_655_cast"/></StgValue>
</operation>

<operation id="4092" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3804" bw="0" op_0_bw="0">
<![CDATA[
.preheader525.preheader:8  br label %.preheader525

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4093" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1055">
<or_exp><and_exp><literal name="exitcond192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="0" op_0_bw="0">
<![CDATA[
.preheader523.preheader:0  br label %.preheader523

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="4094" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader525:0  %ci46 = phi i5 [ 0, %.preheader525.preheader ], [ %ci_47, %.preheader525.loopexit ]

]]></Node>
<StgValue><ssdm name="ci46"/></StgValue>
</operation>

<operation id="4095" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="7" op_0_bw="5">
<![CDATA[
.preheader525:1  %ci46_cast = zext i5 %ci46 to i7

]]></Node>
<StgValue><ssdm name="ci46_cast"/></StgValue>
</operation>

<operation id="4096" st_id="341" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader525:2  %exitcond191 = icmp eq i5 %ci46, -8

]]></Node>
<StgValue><ssdm name="exitcond191"/></StgValue>
</operation>

<operation id="4097" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader525:3  %empty_542 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_542"/></StgValue>
</operation>

<operation id="4098" st_id="341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader525:4  %ci_47 = add i5 %ci46, 1

]]></Node>
<StgValue><ssdm name="ci_47"/></StgValue>
</operation>

<operation id="4099" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader525:5  br i1 %exitcond191, label %.loopexit863.loopexit, label %.preheader524.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4100" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="18" op_0_bw="5">
<![CDATA[
.preheader524.preheader:0  %tmp_479_cast = zext i5 %ci46 to i18

]]></Node>
<StgValue><ssdm name="tmp_479_cast"/></StgValue>
</operation>

<operation id="4101" st_id="341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader524.preheader:1  %tmp_480 = add i7 %tmp_472, %ci46_cast

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="4102" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="13" op_0_bw="7">
<![CDATA[
.preheader524.preheader:2  %tmp_481_cast1 = sext i7 %tmp_480 to i13

]]></Node>
<StgValue><ssdm name="tmp_481_cast1"/></StgValue>
</operation>

<operation id="4103" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp><literal name="exitcond191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="0" op_0_bw="0">
<![CDATA[
.preheader524.preheader:3  br label %.preheader524

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4104" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp><literal name="exitcond191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="0" op_0_bw="0">
<![CDATA[
.loopexit863.loopexit:0  br label %.loopexit863

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="4105" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader524:0  %i90 = phi i3 [ %i_91, %116 ], [ 0, %.preheader524.preheader ]

]]></Node>
<StgValue><ssdm name="i90"/></StgValue>
</operation>

<operation id="4106" st_id="342" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader524:1  %exitcond190 = icmp eq i3 %i90, -4

]]></Node>
<StgValue><ssdm name="exitcond190"/></StgValue>
</operation>

<operation id="4107" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader524:2  %empty_543 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_543"/></StgValue>
</operation>

<operation id="4108" st_id="342" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader524:3  %i_91 = add i3 %i90, 1

]]></Node>
<StgValue><ssdm name="i_91"/></StgValue>
</operation>

<operation id="4109" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader524:4  br i1 %exitcond190, label %.preheader525.loopexit, label %116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4110" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1227 = trunc i3 %i90 to i2

]]></Node>
<StgValue><ssdm name="tmp_1227"/></StgValue>
</operation>

<operation id="4111" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3825" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl108 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1227, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl108"/></StgValue>
</operation>

<operation id="4112" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl108_cast = zext i7 %p_shl108 to i8

]]></Node>
<StgValue><ssdm name="p_shl108_cast"/></StgValue>
</operation>

<operation id="4113" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl109 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1227, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl109"/></StgValue>
</operation>

<operation id="4114" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl109_cast = zext i5 %p_shl109 to i8

]]></Node>
<StgValue><ssdm name="p_shl109_cast"/></StgValue>
</operation>

<operation id="4115" st_id="342" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3829" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_492 = sub i8 %p_shl108_cast, %p_shl109_cast

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="4116" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_673_cast = sext i8 %tmp_492 to i11

]]></Node>
<StgValue><ssdm name="tmp_673_cast"/></StgValue>
</operation>

<operation id="4117" st_id="342" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp37 = add i11 -872, %tmp_673_cast

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="4118" st_id="342" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3832" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_493 = add i11 %tmp37, %co113_cast

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="4119" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl110 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1227, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl110"/></StgValue>
</operation>

<operation id="4120" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl110_cast = zext i6 %p_shl110 to i7

]]></Node>
<StgValue><ssdm name="p_shl110_cast"/></StgValue>
</operation>

<operation id="4121" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl111 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1227, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl111"/></StgValue>
</operation>

<operation id="4122" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl111_cast = zext i4 %p_shl111 to i7

]]></Node>
<StgValue><ssdm name="p_shl111_cast"/></StgValue>
</operation>

<operation id="4123" st_id="342" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_494 = sub i7 %p_shl110_cast, %p_shl111_cast

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="4124" st_id="342" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_495 = add i7 %tmp_494, %tmp_655_cast

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="4125" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1232 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_495, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1232"/></StgValue>
</operation>

<operation id="4126" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1233 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_495, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1233"/></StgValue>
</operation>

<operation id="4127" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl476_cast = sext i11 %tmp_1233 to i13

]]></Node>
<StgValue><ssdm name="p_shl476_cast"/></StgValue>
</operation>

<operation id="4128" st_id="342" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1234 = sub i13 %tmp_1232, %p_shl476_cast

]]></Node>
<StgValue><ssdm name="tmp_1234"/></StgValue>
</operation>

<operation id="4129" st_id="342" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1235 = add i13 %tmp_481_cast1, %tmp_1234

]]></Node>
<StgValue><ssdm name="tmp_1235"/></StgValue>
</operation>

<operation id="4130" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp><literal name="exitcond190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="0" op_0_bw="0">
<![CDATA[
.preheader525.loopexit:0  br label %.preheader525

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="4131" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:9  %tmp_1228 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_493, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1228"/></StgValue>
</operation>

<operation id="4132" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="17" op_0_bw="16">
<![CDATA[
:10  %p_shl477_cast = zext i16 %tmp_1228 to i17

]]></Node>
<StgValue><ssdm name="p_shl477_cast"/></StgValue>
</operation>

<operation id="4133" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:11  %tmp_1229 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_493, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1229"/></StgValue>
</operation>

<operation id="4134" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="17" op_0_bw="14">
<![CDATA[
:12  %p_shl478_cast = zext i14 %tmp_1229 to i17

]]></Node>
<StgValue><ssdm name="p_shl478_cast"/></StgValue>
</operation>

<operation id="4135" st_id="343" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_1230 = sub i17 %p_shl477_cast, %p_shl478_cast

]]></Node>
<StgValue><ssdm name="tmp_1230"/></StgValue>
</operation>

<operation id="4136" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="18" op_0_bw="17">
<![CDATA[
:14  %tmp_1562_cast = sext i17 %tmp_1230 to i18

]]></Node>
<StgValue><ssdm name="tmp_1562_cast"/></StgValue>
</operation>

<operation id="4137" st_id="343" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_1231 = add i18 %tmp_479_cast, %tmp_1562_cast

]]></Node>
<StgValue><ssdm name="tmp_1231"/></StgValue>
</operation>

<operation id="4138" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="64" op_0_bw="18">
<![CDATA[
:16  %tmp_1563_cast = sext i18 %tmp_1231 to i64

]]></Node>
<StgValue><ssdm name="tmp_1563_cast"/></StgValue>
</operation>

<operation id="4139" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_19 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1563_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_19"/></StgValue>
</operation>

<operation id="4140" st_id="343" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_19 = load float* %shuffle_conv_1x1_add_19, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_19"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="4141" st_id="344" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_19 = load float* %shuffle_conv_1x1_add_19, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_19"/></StgValue>
</operation>

<operation id="4142" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1571_cast = sext i13 %tmp_1235 to i64

]]></Node>
<StgValue><ssdm name="tmp_1571_cast"/></StgValue>
</operation>

<operation id="4143" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_10 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1571_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_10"/></StgValue>
</operation>

<operation id="4144" st_id="344" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_19, float* %weights_48_48_1x1_ad_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4145" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader524

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="4146" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader523:0  %i86 = phi i5 [ %i_87, %.preheader523.loopexit ], [ 0, %.preheader523.preheader ]

]]></Node>
<StgValue><ssdm name="i86"/></StgValue>
</operation>

<operation id="4147" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="7" op_0_bw="5">
<![CDATA[
.preheader523:1  %i87_cast = zext i5 %i86 to i7

]]></Node>
<StgValue><ssdm name="i87_cast"/></StgValue>
</operation>

<operation id="4148" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="11" op_0_bw="5">
<![CDATA[
.preheader523:2  %i87_cast1 = zext i5 %i86 to i11

]]></Node>
<StgValue><ssdm name="i87_cast1"/></StgValue>
</operation>

<operation id="4149" st_id="345" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader523:3  %exitcond189 = icmp eq i5 %i86, -8

]]></Node>
<StgValue><ssdm name="exitcond189"/></StgValue>
</operation>

<operation id="4150" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader523:4  %empty_544 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_544"/></StgValue>
</operation>

<operation id="4151" st_id="345" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader523:5  %i_87 = add i5 %i86, 1

]]></Node>
<StgValue><ssdm name="i_87"/></StgValue>
</operation>

<operation id="4152" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader523:6  br i1 %exitcond189, label %118, label %.preheader522.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4153" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1070">
<or_exp><and_exp><literal name="exitcond189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="0" op_0_bw="0">
<![CDATA[
.preheader522.preheader:0  br label %.preheader522

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4154" st_id="345" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp><literal name="exitcond189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="4155" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader522:0  %k24 = phi i2 [ %k_25, %117 ], [ 0, %.preheader522.preheader ]

]]></Node>
<StgValue><ssdm name="k24"/></StgValue>
</operation>

<operation id="4156" st_id="346" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader522:1  %exitcond188 = icmp eq i2 %k24, -2

]]></Node>
<StgValue><ssdm name="exitcond188"/></StgValue>
</operation>

<operation id="4157" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader522:2  %empty_545 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_545"/></StgValue>
</operation>

<operation id="4158" st_id="346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader522:3  %k_25 = add i2 %k24, 1

]]></Node>
<StgValue><ssdm name="k_25"/></StgValue>
</operation>

<operation id="4159" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader522:4  br i1 %exitcond188, label %.preheader523.loopexit, label %117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4160" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1226 = trunc i2 %k24 to i1

]]></Node>
<StgValue><ssdm name="tmp_1226"/></StgValue>
</operation>

<operation id="4161" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl104 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1226, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl104"/></StgValue>
</operation>

<operation id="4162" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl104_cast = zext i6 %p_shl104 to i7

]]></Node>
<StgValue><ssdm name="p_shl104_cast"/></StgValue>
</operation>

<operation id="4163" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl105 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1226, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl105"/></StgValue>
</operation>

<operation id="4164" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3885" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl105_cast = zext i4 %p_shl105 to i7

]]></Node>
<StgValue><ssdm name="p_shl105_cast"/></StgValue>
</operation>

<operation id="4165" st_id="346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_487 = sub i7 %p_shl104_cast, %p_shl105_cast

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="4166" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_657_cast = sext i7 %tmp_487 to i11

]]></Node>
<StgValue><ssdm name="tmp_657_cast"/></StgValue>
</operation>

<operation id="4167" st_id="346" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3888" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp38 = add i11 -920, %tmp_657_cast

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="4168" st_id="346" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3889" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_488 = add i11 %i87_cast1, %tmp38

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="4169" st_id="346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_490 = add i7 %tmp_487, %i87_cast

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="4170" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp><literal name="exitcond188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3900" bw="0" op_0_bw="0">
<![CDATA[
.preheader523.loopexit:0  br label %.preheader523

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="4171" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_489 = zext i11 %tmp_488 to i64

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="4172" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_33 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_489

]]></Node>
<StgValue><ssdm name="bias_addr_33"/></StgValue>
</operation>

<operation id="4173" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_33 = load float* %bias_addr_33, align 4

]]></Node>
<StgValue><ssdm name="bias_load_33"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="4174" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_33 = load float* %bias_addr_33, align 4

]]></Node>
<StgValue><ssdm name="bias_load_33"/></StgValue>
</operation>

<operation id="4175" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_661_cast = sext i7 %tmp_490 to i32

]]></Node>
<StgValue><ssdm name="tmp_661_cast"/></StgValue>
</operation>

<operation id="4176" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_491 = zext i32 %tmp_661_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="4177" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_16 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_491

]]></Node>
<StgValue><ssdm name="bias_48_addr_16"/></StgValue>
</operation>

<operation id="4178" st_id="348" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_33, float* %bias_48_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4179" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader522

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="4180" st_id="349" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4181" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit862

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="4182" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit862:0  %co113 = phi i6 [ 0, %118 ], [ %co_114, %.loopexit862.loopexit ]

]]></Node>
<StgValue><ssdm name="co113"/></StgValue>
</operation>

<operation id="4183" st_id="350" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit862:1  %exitcond187 = icmp eq i6 %co113, -16

]]></Node>
<StgValue><ssdm name="exitcond187"/></StgValue>
</operation>

<operation id="4184" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit862:2  %empty_546 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_546"/></StgValue>
</operation>

<operation id="4185" st_id="350" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit862:3  %co_114 = add i6 %co113, 1

]]></Node>
<StgValue><ssdm name="co_114"/></StgValue>
</operation>

<operation id="4186" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit862:4  br i1 %exitcond187, label %120, label %.preheader521.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4187" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1083">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader521.preheader:0  %tmp_1223 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co113, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1223"/></StgValue>
</operation>

<operation id="4188" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1083">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="10" op_0_bw="9">
<![CDATA[
.preheader521.preheader:1  %p_shl479_cast = zext i9 %tmp_1223 to i10

]]></Node>
<StgValue><ssdm name="p_shl479_cast"/></StgValue>
</operation>

<operation id="4189" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1083">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader521.preheader:2  %tmp_1224 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co113, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1224"/></StgValue>
</operation>

<operation id="4190" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1083">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="10" op_0_bw="7">
<![CDATA[
.preheader521.preheader:3  %p_shl480_cast = zext i7 %tmp_1224 to i10

]]></Node>
<StgValue><ssdm name="p_shl480_cast"/></StgValue>
</operation>

<operation id="4191" st_id="350" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1083">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3915" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader521.preheader:4  %tmp_1225 = add i10 %p_shl480_cast, %p_shl479_cast

]]></Node>
<StgValue><ssdm name="tmp_1225"/></StgValue>
</operation>

<operation id="4192" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1083">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3916" bw="0" op_0_bw="0">
<![CDATA[
.preheader521.preheader:5  br label %.preheader521

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4193" st_id="350" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1085">
<or_exp><and_exp><literal name="exitcond187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3952" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_3_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="4194" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader521:0  %h86 = phi i4 [ 0, %.preheader521.preheader ], [ %h_87, %.preheader521.loopexit ]

]]></Node>
<StgValue><ssdm name="h86"/></StgValue>
</operation>

<operation id="4195" st_id="351" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader521:1  %exitcond186 = icmp eq i4 %h86, -8

]]></Node>
<StgValue><ssdm name="exitcond186"/></StgValue>
</operation>

<operation id="4196" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader521:2  %empty_547 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_547"/></StgValue>
</operation>

<operation id="4197" st_id="351" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader521:3  %h_87 = add i4 %h86, 1

]]></Node>
<StgValue><ssdm name="h_87"/></StgValue>
</operation>

<operation id="4198" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader521:4  br i1 %exitcond186, label %.loopexit862.loopexit, label %.preheader520.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4199" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp><literal name="exitcond186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3924" bw="10" op_0_bw="4">
<![CDATA[
.preheader520.preheader:0  %tmp_497_cast = zext i4 %h_87 to i10

]]></Node>
<StgValue><ssdm name="tmp_497_cast"/></StgValue>
</operation>

<operation id="4200" st_id="351" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp><literal name="exitcond186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3925" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader520.preheader:1  %tmp_1242 = add i10 %tmp_497_cast, %tmp_1225

]]></Node>
<StgValue><ssdm name="tmp_1242"/></StgValue>
</operation>

<operation id="4201" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp><literal name="exitcond186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader520.preheader:2  %tmp_1243 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1242, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1243"/></StgValue>
</operation>

<operation id="4202" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp><literal name="exitcond186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3927" bw="15" op_0_bw="13">
<![CDATA[
.preheader520.preheader:3  %p_shl481_cast = zext i13 %tmp_1243 to i15

]]></Node>
<StgValue><ssdm name="p_shl481_cast"/></StgValue>
</operation>

<operation id="4203" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp><literal name="exitcond186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader520.preheader:4  %tmp_1244 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1242, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1244"/></StgValue>
</operation>

<operation id="4204" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp><literal name="exitcond186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="15" op_0_bw="11">
<![CDATA[
.preheader520.preheader:5  %p_shl482_cast = zext i11 %tmp_1244 to i15

]]></Node>
<StgValue><ssdm name="p_shl482_cast"/></StgValue>
</operation>

<operation id="4205" st_id="351" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp><literal name="exitcond186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader520.preheader:6  %tmp_1245 = add i15 %p_shl481_cast, %p_shl482_cast

]]></Node>
<StgValue><ssdm name="tmp_1245"/></StgValue>
</operation>

<operation id="4206" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp><literal name="exitcond186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3931" bw="0" op_0_bw="0">
<![CDATA[
.preheader520.preheader:7  br label %.preheader520

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4207" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1090">
<or_exp><and_exp><literal name="exitcond186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="0" op_0_bw="0">
<![CDATA[
.loopexit862.loopexit:0  br label %.loopexit862

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="4208" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader520:0  %w85 = phi i4 [ %w_86, %119 ], [ 0, %.preheader520.preheader ]

]]></Node>
<StgValue><ssdm name="w85"/></StgValue>
</operation>

<operation id="4209" st_id="352" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader520:1  %exitcond185 = icmp eq i4 %w85, -8

]]></Node>
<StgValue><ssdm name="exitcond185"/></StgValue>
</operation>

<operation id="4210" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader520:2  %empty_548 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_548"/></StgValue>
</operation>

<operation id="4211" st_id="352" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader520:3  %w_86 = add i4 %w85, 1

]]></Node>
<StgValue><ssdm name="w_86"/></StgValue>
</operation>

<operation id="4212" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader520:4  br i1 %exitcond185, label %.preheader521.loopexit, label %119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4213" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1093">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3939" bw="15" op_0_bw="4">
<![CDATA[
:0  %tmp_500_cast = zext i4 %w_86 to i15

]]></Node>
<StgValue><ssdm name="tmp_500_cast"/></StgValue>
</operation>

<operation id="4214" st_id="352" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1093">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3940" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_1255 = add i15 %tmp_1245, %tmp_500_cast

]]></Node>
<StgValue><ssdm name="tmp_1255"/></StgValue>
</operation>

<operation id="4215" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1093">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_1592_cast = zext i15 %tmp_1255 to i64

]]></Node>
<StgValue><ssdm name="tmp_1592_cast"/></StgValue>
</operation>

<operation id="4216" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1093">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit1_2_outpu_2 = getelementptr [9600 x float]* @shuffleunit1_2_outpu, i64 0, i64 %tmp_1592_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_2_outpu_2"/></StgValue>
</operation>

<operation id="4217" st_id="352" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1093">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit1_2_outpu_3 = load float* %shuffleunit1_2_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_2_outpu_3"/></StgValue>
</operation>

<operation id="4218" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1095">
<or_exp><and_exp><literal name="exitcond185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="0" op_0_bw="0">
<![CDATA[
.preheader521.loopexit:0  br label %.preheader521

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="4219" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %buffer0_1_48_8x8_p_a_7 = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1592_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a_7"/></StgValue>
</operation>

<operation id="4220" st_id="353" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit1_2_outpu_3 = load float* %shuffleunit1_2_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_2_outpu_3"/></StgValue>
</operation>

<operation id="4221" st_id="353" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store float %shuffleunit1_2_outpu_3, float* %buffer0_1_48_8x8_p_a_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4222" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader520

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="4223" st_id="354" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_3_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4224" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit861

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="4225" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit861:0  %co115 = phi i6 [ 0, %120 ], [ %co_116, %.loopexit861.loopexit ]

]]></Node>
<StgValue><ssdm name="co115"/></StgValue>
</operation>

<operation id="4226" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="7" op_0_bw="6">
<![CDATA[
.loopexit861:1  %co116_cast = zext i6 %co115 to i7

]]></Node>
<StgValue><ssdm name="co116_cast"/></StgValue>
</operation>

<operation id="4227" st_id="355" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit861:2  %exitcond184 = icmp eq i6 %co115, -16

]]></Node>
<StgValue><ssdm name="exitcond184"/></StgValue>
</operation>

<operation id="4228" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit861:3  %empty_549 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_549"/></StgValue>
</operation>

<operation id="4229" st_id="355" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit861:4  %co_116 = add i6 %co115, 1

]]></Node>
<StgValue><ssdm name="co_116"/></StgValue>
</operation>

<operation id="4230" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit861:5  br i1 %exitcond184, label %.preheader517.preheader, label %.preheader519.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4231" st_id="355" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader519.preheader:0  %tmp_496 = add i7 %co116_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="4232" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3963" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader519.preheader:1  %tmp_1236 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_496, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1236"/></StgValue>
</operation>

<operation id="4233" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3964" bw="11" op_0_bw="10">
<![CDATA[
.preheader519.preheader:2  %p_shl485_cast = zext i10 %tmp_1236 to i11

]]></Node>
<StgValue><ssdm name="p_shl485_cast"/></StgValue>
</operation>

<operation id="4234" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader519.preheader:3  %tmp_1237 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_496, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1237"/></StgValue>
</operation>

<operation id="4235" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="11" op_0_bw="8">
<![CDATA[
.preheader519.preheader:4  %p_shl486_cast = zext i8 %tmp_1237 to i11

]]></Node>
<StgValue><ssdm name="p_shl486_cast"/></StgValue>
</operation>

<operation id="4236" st_id="355" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader519.preheader:5  %tmp_1238 = add i11 %p_shl486_cast, %p_shl485_cast

]]></Node>
<StgValue><ssdm name="tmp_1238"/></StgValue>
</operation>

<operation id="4237" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3968" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader519.preheader:6  %tmp_1239 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co115, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1239"/></StgValue>
</operation>

<operation id="4238" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3969" bw="10" op_0_bw="9">
<![CDATA[
.preheader519.preheader:7  %p_shl483_cast = zext i9 %tmp_1239 to i10

]]></Node>
<StgValue><ssdm name="p_shl483_cast"/></StgValue>
</operation>

<operation id="4239" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3970" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader519.preheader:8  %tmp_1240 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co115, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1240"/></StgValue>
</operation>

<operation id="4240" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="10" op_0_bw="7">
<![CDATA[
.preheader519.preheader:9  %p_shl484_cast = zext i7 %tmp_1240 to i10

]]></Node>
<StgValue><ssdm name="p_shl484_cast"/></StgValue>
</operation>

<operation id="4241" st_id="355" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader519.preheader:10  %tmp_1241 = add i10 %p_shl484_cast, %p_shl483_cast

]]></Node>
<StgValue><ssdm name="tmp_1241"/></StgValue>
</operation>

<operation id="4242" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3973" bw="0" op_0_bw="0">
<![CDATA[
.preheader519.preheader:11  br label %.preheader519

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4243" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1102">
<or_exp><and_exp><literal name="exitcond184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="0" op_0_bw="0">
<![CDATA[
.preheader517.preheader:0  br label %.preheader517

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="4244" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader519:0  %h88 = phi i4 [ 0, %.preheader519.preheader ], [ %h_89, %.preheader519.loopexit ]

]]></Node>
<StgValue><ssdm name="h88"/></StgValue>
</operation>

<operation id="4245" st_id="356" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader519:1  %exitcond183 = icmp eq i4 %h88, -8

]]></Node>
<StgValue><ssdm name="exitcond183"/></StgValue>
</operation>

<operation id="4246" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader519:2  %empty_550 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_550"/></StgValue>
</operation>

<operation id="4247" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader519:3  %h_89 = add i4 %h88, 1

]]></Node>
<StgValue><ssdm name="h_89"/></StgValue>
</operation>

<operation id="4248" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader519:4  br i1 %exitcond183, label %.loopexit861.loopexit, label %.preheader518.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4249" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="11" op_0_bw="4">
<![CDATA[
.preheader518.preheader:0  %tmp_499_cast1 = zext i4 %h_89 to i11

]]></Node>
<StgValue><ssdm name="tmp_499_cast1"/></StgValue>
</operation>

<operation id="4250" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3982" bw="10" op_0_bw="4">
<![CDATA[
.preheader518.preheader:1  %tmp_499_cast = zext i4 %h_89 to i10

]]></Node>
<StgValue><ssdm name="tmp_499_cast"/></StgValue>
</operation>

<operation id="4251" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader518.preheader:2  %tmp_1247 = add i10 %tmp_499_cast, %tmp_1241

]]></Node>
<StgValue><ssdm name="tmp_1247"/></StgValue>
</operation>

<operation id="4252" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3984" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader518.preheader:3  %tmp_1248 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1247, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1248"/></StgValue>
</operation>

<operation id="4253" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3985" bw="14" op_0_bw="13">
<![CDATA[
.preheader518.preheader:4  %p_shl489_cast = zext i13 %tmp_1248 to i14

]]></Node>
<StgValue><ssdm name="p_shl489_cast"/></StgValue>
</operation>

<operation id="4254" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader518.preheader:5  %tmp_1249 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1247, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1249"/></StgValue>
</operation>

<operation id="4255" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3987" bw="14" op_0_bw="11">
<![CDATA[
.preheader518.preheader:6  %p_shl490_cast = zext i11 %tmp_1249 to i14

]]></Node>
<StgValue><ssdm name="p_shl490_cast"/></StgValue>
</operation>

<operation id="4256" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3988" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader518.preheader:7  %tmp_1250 = add i14 %p_shl489_cast, %p_shl490_cast

]]></Node>
<StgValue><ssdm name="tmp_1250"/></StgValue>
</operation>

<operation id="4257" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader518.preheader:8  %tmp_1251 = add i11 %tmp_499_cast1, %tmp_1238

]]></Node>
<StgValue><ssdm name="tmp_1251"/></StgValue>
</operation>

<operation id="4258" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader518.preheader:9  %tmp_1252 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1251, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1252"/></StgValue>
</operation>

<operation id="4259" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3991" bw="15" op_0_bw="14">
<![CDATA[
.preheader518.preheader:10  %p_shl487_cast = zext i14 %tmp_1252 to i15

]]></Node>
<StgValue><ssdm name="p_shl487_cast"/></StgValue>
</operation>

<operation id="4260" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader518.preheader:11  %tmp_1253 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_1251, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1253"/></StgValue>
</operation>

<operation id="4261" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="15" op_0_bw="12">
<![CDATA[
.preheader518.preheader:12  %p_shl488_cast = zext i12 %tmp_1253 to i15

]]></Node>
<StgValue><ssdm name="p_shl488_cast"/></StgValue>
</operation>

<operation id="4262" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3994" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader518.preheader:13  %tmp_1254 = add i15 %p_shl487_cast, %p_shl488_cast

]]></Node>
<StgValue><ssdm name="tmp_1254"/></StgValue>
</operation>

<operation id="4263" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="0" op_0_bw="0">
<![CDATA[
.preheader518.preheader:14  br label %.preheader518

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4264" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1107">
<or_exp><and_exp><literal name="exitcond183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4017" bw="0" op_0_bw="0">
<![CDATA[
.loopexit861.loopexit:0  br label %.loopexit861

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="4265" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader518:0  %w87 = phi i4 [ %w_88, %121 ], [ 0, %.preheader518.preheader ]

]]></Node>
<StgValue><ssdm name="w87"/></StgValue>
</operation>

<operation id="4266" st_id="357" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader518:1  %exitcond182 = icmp eq i4 %w87, -8

]]></Node>
<StgValue><ssdm name="exitcond182"/></StgValue>
</operation>

<operation id="4267" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader518:2  %empty_551 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_551"/></StgValue>
</operation>

<operation id="4268" st_id="357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader518:3  %w_88 = add i4 %w87, 1

]]></Node>
<StgValue><ssdm name="w_88"/></StgValue>
</operation>

<operation id="4269" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader518:4  br i1 %exitcond182, label %.preheader519.loopexit, label %121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4270" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="15" op_0_bw="4">
<![CDATA[
:0  %tmp_504_cast1 = zext i4 %w_88 to i15

]]></Node>
<StgValue><ssdm name="tmp_504_cast1"/></StgValue>
</operation>

<operation id="4271" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="14" op_0_bw="4">
<![CDATA[
:1  %tmp_504_cast = zext i4 %w_88 to i14

]]></Node>
<StgValue><ssdm name="tmp_504_cast"/></StgValue>
</operation>

<operation id="4272" st_id="357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4005" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_1256 = add i14 %tmp_1250, %tmp_504_cast

]]></Node>
<StgValue><ssdm name="tmp_1256"/></StgValue>
</operation>

<operation id="4273" st_id="357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4008" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %tmp_1257 = add i15 %tmp_1254, %tmp_504_cast1

]]></Node>
<StgValue><ssdm name="tmp_1257"/></StgValue>
</operation>

<operation id="4274" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4009" bw="64" op_0_bw="15">
<![CDATA[
:6  %tmp_1594_cast = zext i15 %tmp_1257 to i64

]]></Node>
<StgValue><ssdm name="tmp_1594_cast"/></StgValue>
</operation>

<operation id="4275" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %shuffleunit1_3_outpu = getelementptr [9600 x float]* @shuffleunit1_3_outpu, i64 0, i64 %tmp_1594_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_3_outpu"/></StgValue>
</operation>

<operation id="4276" st_id="357" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4011" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit1_3_outpu_1 = load float* %shuffleunit1_3_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_3_outpu_1"/></StgValue>
</operation>

<operation id="4277" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1112">
<or_exp><and_exp><literal name="exitcond182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4015" bw="0" op_0_bw="0">
<![CDATA[
.preheader519.loopexit:0  br label %.preheader519

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="4278" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1593_cast = zext i14 %tmp_1256 to i64

]]></Node>
<StgValue><ssdm name="tmp_1593_cast"/></StgValue>
</operation>

<operation id="4279" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_p_a_8 = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1593_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a_8"/></StgValue>
</operation>

<operation id="4280" st_id="358" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit1_3_outpu_1 = load float* %shuffleunit1_3_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_3_outpu_1"/></StgValue>
</operation>

<operation id="4281" st_id="358" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:9  store float %shuffleunit1_3_outpu_1, float* %buffer0_1_48_8x8_p_a_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4282" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader518

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="4283" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader517:0  %co117 = phi i5 [ %co_118, %.preheader517.loopexit ], [ 0, %.preheader517.preheader ]

]]></Node>
<StgValue><ssdm name="co117"/></StgValue>
</operation>

<operation id="4284" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="11" op_0_bw="5">
<![CDATA[
.preheader517:1  %co118_cast = zext i5 %co117 to i11

]]></Node>
<StgValue><ssdm name="co118_cast"/></StgValue>
</operation>

<operation id="4285" st_id="359" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader517:2  %exitcond181 = icmp eq i5 %co117, -8

]]></Node>
<StgValue><ssdm name="exitcond181"/></StgValue>
</operation>

<operation id="4286" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader517:3  %empty_552 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_552"/></StgValue>
</operation>

<operation id="4287" st_id="359" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader517:4  %co_118 = add i5 %co117, 1

]]></Node>
<StgValue><ssdm name="co_118"/></StgValue>
</operation>

<operation id="4288" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader517:5  br i1 %exitcond181, label %.preheader514.preheader, label %.preheader516.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4289" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="1" op_0_bw="5">
<![CDATA[
.preheader516.preheader:0  %tmp_1246 = trunc i5 %co117 to i1

]]></Node>
<StgValue><ssdm name="tmp_1246"/></StgValue>
</operation>

<operation id="4290" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4029" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader516.preheader:1  %p_shl112 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1246, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl112"/></StgValue>
</operation>

<operation id="4291" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4030" bw="7" op_0_bw="6">
<![CDATA[
.preheader516.preheader:2  %p_shl112_cast = zext i6 %p_shl112 to i7

]]></Node>
<StgValue><ssdm name="p_shl112_cast"/></StgValue>
</operation>

<operation id="4292" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader516.preheader:3  %p_shl113 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1246, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl113"/></StgValue>
</operation>

<operation id="4293" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4032" bw="7" op_0_bw="4">
<![CDATA[
.preheader516.preheader:4  %p_shl113_cast = zext i4 %p_shl113 to i7

]]></Node>
<StgValue><ssdm name="p_shl113_cast"/></StgValue>
</operation>

<operation id="4294" st_id="359" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4033" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader516.preheader:5  %tmp_498 = sub i7 %p_shl112_cast, %p_shl113_cast

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="4295" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader516.preheader:6  %p_lshr_f11_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co117, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f11_cast"/></StgValue>
</operation>

<operation id="4296" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="7" op_0_bw="4">
<![CDATA[
.preheader516.preheader:7  %tmp_685_cast = zext i4 %p_lshr_f11_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_685_cast"/></StgValue>
</operation>

<operation id="4297" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="0" op_0_bw="0">
<![CDATA[
.preheader516.preheader:8  br label %.preheader516

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4298" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp><literal name="exitcond181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4095" bw="0" op_0_bw="0">
<![CDATA[
.preheader514.preheader:0  br label %.preheader514

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="4299" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader516:0  %ci48 = phi i5 [ 0, %.preheader516.preheader ], [ %ci_49, %.preheader516.loopexit ]

]]></Node>
<StgValue><ssdm name="ci48"/></StgValue>
</operation>

<operation id="4300" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="7" op_0_bw="5">
<![CDATA[
.preheader516:1  %ci48_cast = zext i5 %ci48 to i7

]]></Node>
<StgValue><ssdm name="ci48_cast"/></StgValue>
</operation>

<operation id="4301" st_id="360" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader516:2  %exitcond180 = icmp eq i5 %ci48, -8

]]></Node>
<StgValue><ssdm name="exitcond180"/></StgValue>
</operation>

<operation id="4302" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader516:3  %empty_553 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_553"/></StgValue>
</operation>

<operation id="4303" st_id="360" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader516:4  %ci_49 = add i5 %ci48, 1

]]></Node>
<StgValue><ssdm name="ci_49"/></StgValue>
</operation>

<operation id="4304" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader516:5  br i1 %exitcond180, label %.preheader517.loopexit, label %.preheader515.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4305" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp><literal name="exitcond180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4045" bw="18" op_0_bw="5">
<![CDATA[
.preheader515.preheader:0  %tmp_501_cast = zext i5 %ci48 to i18

]]></Node>
<StgValue><ssdm name="tmp_501_cast"/></StgValue>
</operation>

<operation id="4306" st_id="360" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp><literal name="exitcond180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader515.preheader:1  %tmp_502 = add i7 %tmp_498, %ci48_cast

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="4307" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp><literal name="exitcond180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4047" bw="13" op_0_bw="7">
<![CDATA[
.preheader515.preheader:2  %tmp_503_cast = sext i7 %tmp_502 to i13

]]></Node>
<StgValue><ssdm name="tmp_503_cast"/></StgValue>
</operation>

<operation id="4308" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp><literal name="exitcond180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4048" bw="0" op_0_bw="0">
<![CDATA[
.preheader515.preheader:3  br label %.preheader515

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4309" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1123">
<or_exp><and_exp><literal name="exitcond180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4093" bw="0" op_0_bw="0">
<![CDATA[
.preheader517.loopexit:0  br label %.preheader517

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="4310" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader515:0  %i94 = phi i3 [ %i_95, %122 ], [ 0, %.preheader515.preheader ]

]]></Node>
<StgValue><ssdm name="i94"/></StgValue>
</operation>

<operation id="4311" st_id="361" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader515:1  %exitcond179 = icmp eq i3 %i94, -4

]]></Node>
<StgValue><ssdm name="exitcond179"/></StgValue>
</operation>

<operation id="4312" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader515:2  %empty_554 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_554"/></StgValue>
</operation>

<operation id="4313" st_id="361" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader515:3  %i_95 = add i3 %i94, 1

]]></Node>
<StgValue><ssdm name="i_95"/></StgValue>
</operation>

<operation id="4314" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader515:4  br i1 %exitcond179, label %.preheader516.loopexit, label %122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4315" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4056" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1259 = trunc i3 %i94 to i2

]]></Node>
<StgValue><ssdm name="tmp_1259"/></StgValue>
</operation>

<operation id="4316" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl116 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1259, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl116"/></StgValue>
</operation>

<operation id="4317" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl116_cast = zext i7 %p_shl116 to i8

]]></Node>
<StgValue><ssdm name="p_shl116_cast"/></StgValue>
</operation>

<operation id="4318" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4059" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl117 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1259, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl117"/></StgValue>
</operation>

<operation id="4319" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4060" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl117_cast = zext i5 %p_shl117 to i8

]]></Node>
<StgValue><ssdm name="p_shl117_cast"/></StgValue>
</operation>

<operation id="4320" st_id="361" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_510 = sub i8 %p_shl116_cast, %p_shl117_cast

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="4321" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4062" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_700_cast = sext i8 %tmp_510 to i11

]]></Node>
<StgValue><ssdm name="tmp_700_cast"/></StgValue>
</operation>

<operation id="4322" st_id="361" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4063" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp39 = add i11 -776, %tmp_700_cast

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="4323" st_id="361" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4064" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_511 = add i11 %tmp39, %co118_cast

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="4324" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4075" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl118 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1259, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl118"/></StgValue>
</operation>

<operation id="4325" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4076" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl118_cast = zext i6 %p_shl118 to i7

]]></Node>
<StgValue><ssdm name="p_shl118_cast"/></StgValue>
</operation>

<operation id="4326" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4077" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl119 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1259, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl119"/></StgValue>
</operation>

<operation id="4327" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4078" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl119_cast = zext i4 %p_shl119 to i7

]]></Node>
<StgValue><ssdm name="p_shl119_cast"/></StgValue>
</operation>

<operation id="4328" st_id="361" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_512 = sub i7 %p_shl118_cast, %p_shl119_cast

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="4329" st_id="361" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4080" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_513 = add i7 %tmp_512, %tmp_685_cast

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="4330" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4081" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1264 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_513, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1264"/></StgValue>
</operation>

<operation id="4331" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1265 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_513, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1265"/></StgValue>
</operation>

<operation id="4332" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4083" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl492_cast = sext i11 %tmp_1265 to i13

]]></Node>
<StgValue><ssdm name="p_shl492_cast"/></StgValue>
</operation>

<operation id="4333" st_id="361" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4084" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1266 = sub i13 %tmp_1264, %p_shl492_cast

]]></Node>
<StgValue><ssdm name="tmp_1266"/></StgValue>
</operation>

<operation id="4334" st_id="361" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1267 = add i13 %tmp_503_cast, %tmp_1266

]]></Node>
<StgValue><ssdm name="tmp_1267"/></StgValue>
</operation>

<operation id="4335" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp><literal name="exitcond179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="0" op_0_bw="0">
<![CDATA[
.preheader516.loopexit:0  br label %.preheader516

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="4336" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:9  %tmp_1260 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_511, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1260"/></StgValue>
</operation>

<operation id="4337" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="17" op_0_bw="16">
<![CDATA[
:10  %p_shl493_cast = zext i16 %tmp_1260 to i17

]]></Node>
<StgValue><ssdm name="p_shl493_cast"/></StgValue>
</operation>

<operation id="4338" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:11  %tmp_1261 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_511, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1261"/></StgValue>
</operation>

<operation id="4339" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="17" op_0_bw="14">
<![CDATA[
:12  %p_shl494_cast = zext i14 %tmp_1261 to i17

]]></Node>
<StgValue><ssdm name="p_shl494_cast"/></StgValue>
</operation>

<operation id="4340" st_id="362" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_1262 = sub i17 %p_shl493_cast, %p_shl494_cast

]]></Node>
<StgValue><ssdm name="tmp_1262"/></StgValue>
</operation>

<operation id="4341" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="18" op_0_bw="17">
<![CDATA[
:14  %tmp_1601_cast = sext i17 %tmp_1262 to i18

]]></Node>
<StgValue><ssdm name="tmp_1601_cast"/></StgValue>
</operation>

<operation id="4342" st_id="362" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_1263 = add i18 %tmp_501_cast, %tmp_1601_cast

]]></Node>
<StgValue><ssdm name="tmp_1263"/></StgValue>
</operation>

<operation id="4343" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="64" op_0_bw="18">
<![CDATA[
:16  %tmp_1602_cast = sext i18 %tmp_1263 to i64

]]></Node>
<StgValue><ssdm name="tmp_1602_cast"/></StgValue>
</operation>

<operation id="4344" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_20 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1602_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_20"/></StgValue>
</operation>

<operation id="4345" st_id="362" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_20 = load float* %shuffle_conv_1x1_add_20, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_20"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="4346" st_id="363" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_20 = load float* %shuffle_conv_1x1_add_20, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_20"/></StgValue>
</operation>

<operation id="4347" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1610_cast = sext i13 %tmp_1267 to i64

]]></Node>
<StgValue><ssdm name="tmp_1610_cast"/></StgValue>
</operation>

<operation id="4348" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_11 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1610_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_11"/></StgValue>
</operation>

<operation id="4349" st_id="363" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_20, float* %weights_48_48_1x1_ad_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4350" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader515

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="4351" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader514:0  %i92 = phi i5 [ %i_93, %.preheader514.loopexit ], [ 0, %.preheader514.preheader ]

]]></Node>
<StgValue><ssdm name="i92"/></StgValue>
</operation>

<operation id="4352" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="7" op_0_bw="5">
<![CDATA[
.preheader514:1  %i93_cast = zext i5 %i92 to i7

]]></Node>
<StgValue><ssdm name="i93_cast"/></StgValue>
</operation>

<operation id="4353" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="11" op_0_bw="5">
<![CDATA[
.preheader514:2  %i93_cast1 = zext i5 %i92 to i11

]]></Node>
<StgValue><ssdm name="i93_cast1"/></StgValue>
</operation>

<operation id="4354" st_id="364" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader514:3  %exitcond178 = icmp eq i5 %i92, -8

]]></Node>
<StgValue><ssdm name="exitcond178"/></StgValue>
</operation>

<operation id="4355" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader514:4  %empty_555 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_555"/></StgValue>
</operation>

<operation id="4356" st_id="364" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader514:5  %i_93 = add i5 %i92, 1

]]></Node>
<StgValue><ssdm name="i_93"/></StgValue>
</operation>

<operation id="4357" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader514:6  br i1 %exitcond178, label %124, label %.preheader513.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4358" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp><literal name="exitcond178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4105" bw="0" op_0_bw="0">
<![CDATA[
.preheader513.preheader:0  br label %.preheader513

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4359" st_id="364" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1135">
<or_exp><and_exp><literal name="exitcond178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="4360" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader513:0  %k26 = phi i2 [ %k_27, %123 ], [ 0, %.preheader513.preheader ]

]]></Node>
<StgValue><ssdm name="k26"/></StgValue>
</operation>

<operation id="4361" st_id="365" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader513:1  %exitcond177 = icmp eq i2 %k26, -2

]]></Node>
<StgValue><ssdm name="exitcond177"/></StgValue>
</operation>

<operation id="4362" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader513:2  %empty_556 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_556"/></StgValue>
</operation>

<operation id="4363" st_id="365" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader513:3  %k_27 = add i2 %k26, 1

]]></Node>
<StgValue><ssdm name="k_27"/></StgValue>
</operation>

<operation id="4364" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader513:4  br i1 %exitcond177, label %.preheader514.loopexit, label %123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4365" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4113" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1258 = trunc i2 %k26 to i1

]]></Node>
<StgValue><ssdm name="tmp_1258"/></StgValue>
</operation>

<operation id="4366" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4114" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl114 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1258, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl114"/></StgValue>
</operation>

<operation id="4367" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4115" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl114_cast = zext i6 %p_shl114 to i7

]]></Node>
<StgValue><ssdm name="p_shl114_cast"/></StgValue>
</operation>

<operation id="4368" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4116" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl115 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1258, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl115"/></StgValue>
</operation>

<operation id="4369" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4117" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl115_cast = zext i4 %p_shl115 to i7

]]></Node>
<StgValue><ssdm name="p_shl115_cast"/></StgValue>
</operation>

<operation id="4370" st_id="365" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_505 = sub i7 %p_shl114_cast, %p_shl115_cast

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="4371" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4119" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_689_cast = sext i7 %tmp_505 to i11

]]></Node>
<StgValue><ssdm name="tmp_689_cast"/></StgValue>
</operation>

<operation id="4372" st_id="365" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4120" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp40 = add i11 -872, %tmp_689_cast

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="4373" st_id="365" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_506 = add i11 %i93_cast1, %tmp40

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="4374" st_id="365" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4125" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_508 = add i7 %tmp_505, %i93_cast

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="4375" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1140">
<or_exp><and_exp><literal name="exitcond177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4132" bw="0" op_0_bw="0">
<![CDATA[
.preheader514.loopexit:0  br label %.preheader514

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="4376" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_507 = zext i11 %tmp_506 to i64

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="4377" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_34 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_507

]]></Node>
<StgValue><ssdm name="bias_addr_34"/></StgValue>
</operation>

<operation id="4378" st_id="366" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_34 = load float* %bias_addr_34, align 4

]]></Node>
<StgValue><ssdm name="bias_load_34"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="4379" st_id="367" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_34 = load float* %bias_addr_34, align 4

]]></Node>
<StgValue><ssdm name="bias_load_34"/></StgValue>
</operation>

<operation id="4380" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_693_cast = sext i7 %tmp_508 to i32

]]></Node>
<StgValue><ssdm name="tmp_693_cast"/></StgValue>
</operation>

<operation id="4381" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_509 = zext i32 %tmp_693_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="4382" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_17 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_509

]]></Node>
<StgValue><ssdm name="bias_48_addr_17"/></StgValue>
</operation>

<operation id="4383" st_id="367" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_34, float* %bias_48_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4384" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader513

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="4385" st_id="368" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4386" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit860

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="4387" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit860:0  %co119 = phi i5 [ 0, %124 ], [ %co_120, %.loopexit860.loopexit ]

]]></Node>
<StgValue><ssdm name="co119"/></StgValue>
</operation>

<operation id="4388" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="7" op_0_bw="5">
<![CDATA[
.loopexit860:1  %co121_cast = zext i5 %co119 to i7

]]></Node>
<StgValue><ssdm name="co121_cast"/></StgValue>
</operation>

<operation id="4389" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="8" op_0_bw="5">
<![CDATA[
.loopexit860:2  %co121_cast406_cast = zext i5 %co119 to i8

]]></Node>
<StgValue><ssdm name="co121_cast406_cast"/></StgValue>
</operation>

<operation id="4390" st_id="369" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit860:3  %exitcond176 = icmp eq i5 %co119, -8

]]></Node>
<StgValue><ssdm name="exitcond176"/></StgValue>
</operation>

<operation id="4391" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit860:4  %empty_557 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_557"/></StgValue>
</operation>

<operation id="4392" st_id="369" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit860:5  %co_120 = add i5 %co119, 1

]]></Node>
<StgValue><ssdm name="co_120"/></StgValue>
</operation>

<operation id="4393" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit860:6  br i1 %exitcond176, label %.preheader509.preheader, label %.preheader512.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4394" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1146">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4145" bw="0" op_0_bw="0">
<![CDATA[
.preheader512.preheader:0  br label %.preheader512

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4395" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp><literal name="exitcond176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4222" bw="0" op_0_bw="0">
<![CDATA[
.preheader509.preheader:0  br label %.preheader509

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="4396" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader512:0  %w89 = phi i2 [ %w_90, %.preheader512.loopexit ], [ 0, %.preheader512.preheader ]

]]></Node>
<StgValue><ssdm name="w89"/></StgValue>
</operation>

<operation id="4397" st_id="370" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader512:1  %exitcond175 = icmp eq i2 %w89, -1

]]></Node>
<StgValue><ssdm name="exitcond175"/></StgValue>
</operation>

<operation id="4398" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader512:2  %empty_558 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_558"/></StgValue>
</operation>

<operation id="4399" st_id="370" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader512:3  %w_90 = add i2 %w89, 1

]]></Node>
<StgValue><ssdm name="w_90"/></StgValue>
</operation>

<operation id="4400" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader512:4  br i1 %exitcond175, label %.loopexit860.loopexit, label %.preheader511.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4401" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1151">
<or_exp><and_exp><literal name="exitcond175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4153" bw="36" op_0_bw="2">
<![CDATA[
.preheader511.preheader:0  %tmp_514_cast1 = zext i2 %w89 to i36

]]></Node>
<StgValue><ssdm name="tmp_514_cast1"/></StgValue>
</operation>

<operation id="4402" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1151">
<or_exp><and_exp><literal name="exitcond175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4154" bw="12" op_0_bw="2">
<![CDATA[
.preheader511.preheader:1  %tmp_514_cast = zext i2 %w89 to i12

]]></Node>
<StgValue><ssdm name="tmp_514_cast"/></StgValue>
</operation>

<operation id="4403" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1151">
<or_exp><and_exp><literal name="exitcond175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4155" bw="0" op_0_bw="0">
<![CDATA[
.preheader511.preheader:2  br label %.preheader511

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4404" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp><literal name="exitcond175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4220" bw="0" op_0_bw="0">
<![CDATA[
.loopexit860.loopexit:0  br label %.loopexit860

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="4405" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader511:0  %h90 = phi i2 [ 0, %.preheader511.preheader ], [ %h_91, %.preheader511.loopexit ]

]]></Node>
<StgValue><ssdm name="h90"/></StgValue>
</operation>

<operation id="4406" st_id="371" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader511:1  %exitcond174 = icmp eq i2 %h90, -1

]]></Node>
<StgValue><ssdm name="exitcond174"/></StgValue>
</operation>

<operation id="4407" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader511:2  %empty_559 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_559"/></StgValue>
</operation>

<operation id="4408" st_id="371" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader511:3  %h_91 = add i2 %h90, 1

]]></Node>
<StgValue><ssdm name="h_91"/></StgValue>
</operation>

<operation id="4409" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader511:4  br i1 %exitcond174, label %.preheader512.loopexit, label %.preheader510.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4410" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp><literal name="exitcond174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="10" op_0_bw="2">
<![CDATA[
.preheader510.preheader:0  %tmp_521_cast1 = zext i2 %h90 to i10

]]></Node>
<StgValue><ssdm name="tmp_521_cast1"/></StgValue>
</operation>

<operation id="4411" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp><literal name="exitcond174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4164" bw="15" op_0_bw="2">
<![CDATA[
.preheader510.preheader:1  %tmp_521_cast = zext i2 %h90 to i15

]]></Node>
<StgValue><ssdm name="tmp_521_cast"/></StgValue>
</operation>

<operation id="4412" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp><literal name="exitcond174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4165" bw="0" op_0_bw="0">
<![CDATA[
.preheader510.preheader:2  br label %.preheader510

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4413" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="exitcond174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4218" bw="0" op_0_bw="0">
<![CDATA[
.preheader512.loopexit:0  br label %.preheader512

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="4414" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader510:0  %i100 = phi i2 [ %i_101, %125 ], [ 0, %.preheader510.preheader ]

]]></Node>
<StgValue><ssdm name="i100"/></StgValue>
</operation>

<operation id="4415" st_id="372" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader510:1  %exitcond173 = icmp eq i2 %i100, -2

]]></Node>
<StgValue><ssdm name="exitcond173"/></StgValue>
</operation>

<operation id="4416" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader510:2  %empty_560 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_560"/></StgValue>
</operation>

<operation id="4417" st_id="372" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader510:3  %i_101 = add i2 %i100, 1

]]></Node>
<StgValue><ssdm name="i_101"/></StgValue>
</operation>

<operation id="4418" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader510:4  br i1 %exitcond173, label %.preheader511.loopexit, label %125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4419" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp><literal name="exitcond173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4173" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1270 = trunc i2 %i100 to i1

]]></Node>
<StgValue><ssdm name="tmp_1270"/></StgValue>
</operation>

<operation id="4420" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp><literal name="exitcond173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4174" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl126 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1270, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl126"/></StgValue>
</operation>

<operation id="4421" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp><literal name="exitcond173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4175" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl126_cast = zext i6 %p_shl126 to i7

]]></Node>
<StgValue><ssdm name="p_shl126_cast"/></StgValue>
</operation>

<operation id="4422" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp><literal name="exitcond173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4176" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl127 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1270, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl127"/></StgValue>
</operation>

<operation id="4423" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp><literal name="exitcond173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4177" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl127_cast = zext i4 %p_shl127 to i7

]]></Node>
<StgValue><ssdm name="p_shl127_cast"/></StgValue>
</operation>

<operation id="4424" st_id="372" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp><literal name="exitcond173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4178" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_525 = sub i7 %p_shl126_cast, %p_shl127_cast

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="4425" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp><literal name="exitcond173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4179" bw="8" op_0_bw="7">
<![CDATA[
:6  %tmp_726_cast_cast = sext i7 %tmp_525 to i8

]]></Node>
<StgValue><ssdm name="tmp_726_cast_cast"/></StgValue>
</operation>

<operation id="4426" st_id="372" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp><literal name="exitcond173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp41 = add i8 -104, %tmp_726_cast_cast

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="4427" st_id="372" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp><literal name="exitcond173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_526 = add i8 %tmp41, %co121_cast406_cast

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="4428" st_id="372" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp><literal name="exitcond173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4197" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_528 = add i7 %co121_cast, %tmp_525

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="4429" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1163">
<or_exp><and_exp><literal name="exitcond173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4216" bw="0" op_0_bw="0">
<![CDATA[
.preheader511.loopexit:0  br label %.preheader511

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="4430" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="9" op_0_bw="8">
<![CDATA[
:9  %tmp_728_cast = sext i8 %tmp_526 to i9

]]></Node>
<StgValue><ssdm name="tmp_728_cast"/></StgValue>
</operation>

<operation id="4431" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="12" op_0_bw="9">
<![CDATA[
:10  %tmp_527_cast = zext i9 %tmp_728_cast to i12

]]></Node>
<StgValue><ssdm name="tmp_527_cast"/></StgValue>
</operation>

<operation id="4432" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:11  %tmp_1271 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_526, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1271"/></StgValue>
</operation>

<operation id="4433" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="11" op_0_bw="10">
<![CDATA[
:12  %tmp_1272 = sext i10 %tmp_1271 to i11

]]></Node>
<StgValue><ssdm name="tmp_1272"/></StgValue>
</operation>

<operation id="4434" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="12" op_0_bw="11">
<![CDATA[
:13  %p_shl498_cast = zext i11 %tmp_1272 to i12

]]></Node>
<StgValue><ssdm name="p_shl498_cast"/></StgValue>
</operation>

<operation id="4435" st_id="373" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:14  %tmp_1273 = sub i12 %p_shl498_cast, %tmp_527_cast

]]></Node>
<StgValue><ssdm name="tmp_1273"/></StgValue>
</operation>

<operation id="4436" st_id="373" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:15  %tmp_1274 = add i12 %tmp_514_cast, %tmp_1273

]]></Node>
<StgValue><ssdm name="tmp_1274"/></StgValue>
</operation>

<operation id="4437" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="15" op_0_bw="12">
<![CDATA[
:16  %tmp_1620_cast = sext i12 %tmp_1274 to i15

]]></Node>
<StgValue><ssdm name="tmp_1620_cast"/></StgValue>
</operation>

<operation id="4438" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:17  %tmp_1275 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_1274, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1275"/></StgValue>
</operation>

<operation id="4439" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="15" op_0_bw="14">
<![CDATA[
:18  %p_shl497_cast = sext i14 %tmp_1275 to i15

]]></Node>
<StgValue><ssdm name="p_shl497_cast"/></StgValue>
</operation>

<operation id="4440" st_id="373" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:19  %tmp_1276 = sub i15 %p_shl497_cast, %tmp_1620_cast

]]></Node>
<StgValue><ssdm name="tmp_1276"/></StgValue>
</operation>

<operation id="4441" st_id="373" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:20  %tmp_1277 = add i15 %tmp_521_cast, %tmp_1276

]]></Node>
<StgValue><ssdm name="tmp_1277"/></StgValue>
</operation>

<operation id="4442" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="32" op_0_bw="7">
<![CDATA[
:25  %tmp_730_cast = sext i7 %tmp_528 to i32

]]></Node>
<StgValue><ssdm name="tmp_730_cast"/></StgValue>
</operation>

<operation id="4443" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="35" op_0_bw="32">
<![CDATA[
:26  %tmp_529_cast1 = zext i32 %tmp_730_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_529_cast1"/></StgValue>
</operation>

<operation id="4444" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:27  %tmp_1278 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_528, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1278"/></StgValue>
</operation>

<operation id="4445" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="34" op_0_bw="9">
<![CDATA[
:28  %tmp_1279 = sext i9 %tmp_1278 to i34

]]></Node>
<StgValue><ssdm name="tmp_1279"/></StgValue>
</operation>

<operation id="4446" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="35" op_0_bw="34">
<![CDATA[
:29  %p_shl496_cast = zext i34 %tmp_1279 to i35

]]></Node>
<StgValue><ssdm name="p_shl496_cast"/></StgValue>
</operation>

<operation id="4447" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:30  %tmp_1280 = sub i35 %p_shl496_cast, %tmp_529_cast1

]]></Node>
<StgValue><ssdm name="tmp_1280"/></StgValue>
</operation>

<operation id="4448" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="36" op_0_bw="35">
<![CDATA[
:31  %tmp_1626_cast = sext i35 %tmp_1280 to i36

]]></Node>
<StgValue><ssdm name="tmp_1626_cast"/></StgValue>
</operation>

<operation id="4449" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:32  %tmp_1281 = add i36 %tmp_514_cast1, %tmp_1626_cast

]]></Node>
<StgValue><ssdm name="tmp_1281"/></StgValue>
</operation>

<operation id="4450" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="10" op_0_bw="36">
<![CDATA[
:33  %tmp_1282 = trunc i36 %tmp_1281 to i10

]]></Node>
<StgValue><ssdm name="tmp_1282"/></StgValue>
</operation>

<operation id="4451" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="8" op_0_bw="36">
<![CDATA[
:34  %tmp_1283 = trunc i36 %tmp_1281 to i8

]]></Node>
<StgValue><ssdm name="tmp_1283"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="4452" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="64" op_0_bw="15">
<![CDATA[
:21  %tmp_1623_cast = zext i15 %tmp_1277 to i64

]]></Node>
<StgValue><ssdm name="tmp_1623_cast"/></StgValue>
</operation>

<operation id="4453" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %shuffle_conv_3x3_add_11 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1623_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_11"/></StgValue>
</operation>

<operation id="4454" st_id="374" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="32" op_0_bw="14">
<![CDATA[
:23  %shuffle_conv_3x3_loa_11 = load float* %shuffle_conv_3x3_add_11, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_11"/></StgValue>
</operation>

<operation id="4455" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:35  %p_shl495_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1283, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl495_cast"/></StgValue>
</operation>

<operation id="4456" st_id="374" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:36  %tmp_1284 = sub i10 %p_shl495_cast, %tmp_1282

]]></Node>
<StgValue><ssdm name="tmp_1284"/></StgValue>
</operation>

<operation id="4457" st_id="374" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:37  %tmp_1285 = add i10 %tmp_521_cast1, %tmp_1284

]]></Node>
<StgValue><ssdm name="tmp_1285"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="4458" st_id="375" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="32" op_0_bw="14">
<![CDATA[
:23  %shuffle_conv_3x3_loa_11 = load float* %shuffle_conv_3x3_add_11, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_11"/></StgValue>
</operation>

<operation id="4459" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="64" op_0_bw="10">
<![CDATA[
:38  %tmp_1630_cast = zext i10 %tmp_1285 to i64

]]></Node>
<StgValue><ssdm name="tmp_1630_cast"/></StgValue>
</operation>

<operation id="4460" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %weights_48_1_3x3_add_6 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1630_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_6"/></StgValue>
</operation>

<operation id="4461" st_id="375" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:40  store float %shuffle_conv_3x3_loa_11, float* %weights_48_1_3x3_add_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4462" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %.preheader510

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="4463" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader509:0  %i96 = phi i5 [ %i_97, %.preheader509.loopexit ], [ 0, %.preheader509.preheader ]

]]></Node>
<StgValue><ssdm name="i96"/></StgValue>
</operation>

<operation id="4464" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="7" op_0_bw="5">
<![CDATA[
.preheader509:1  %i97_cast = zext i5 %i96 to i7

]]></Node>
<StgValue><ssdm name="i97_cast"/></StgValue>
</operation>

<operation id="4465" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="11" op_0_bw="5">
<![CDATA[
.preheader509:2  %i97_cast1 = zext i5 %i96 to i11

]]></Node>
<StgValue><ssdm name="i97_cast1"/></StgValue>
</operation>

<operation id="4466" st_id="376" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader509:3  %exitcond172 = icmp eq i5 %i96, -8

]]></Node>
<StgValue><ssdm name="exitcond172"/></StgValue>
</operation>

<operation id="4467" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader509:4  %empty_561 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_561"/></StgValue>
</operation>

<operation id="4468" st_id="376" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader509:5  %i_97 = add i5 %i96, 1

]]></Node>
<StgValue><ssdm name="i_97"/></StgValue>
</operation>

<operation id="4469" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader509:6  br i1 %exitcond172, label %127, label %.preheader508.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4470" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp><literal name="exitcond172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4232" bw="0" op_0_bw="0">
<![CDATA[
.preheader508.preheader:0  br label %.preheader508

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4471" st_id="376" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1171">
<or_exp><and_exp><literal name="exitcond172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="4472" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader508:0  %k28 = phi i2 [ %k_29, %126 ], [ 0, %.preheader508.preheader ]

]]></Node>
<StgValue><ssdm name="k28"/></StgValue>
</operation>

<operation id="4473" st_id="377" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader508:1  %exitcond171 = icmp eq i2 %k28, -2

]]></Node>
<StgValue><ssdm name="exitcond171"/></StgValue>
</operation>

<operation id="4474" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader508:2  %empty_562 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_562"/></StgValue>
</operation>

<operation id="4475" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader508:3  %k_29 = add i2 %k28, 1

]]></Node>
<StgValue><ssdm name="k_29"/></StgValue>
</operation>

<operation id="4476" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader508:4  br i1 %exitcond171, label %.preheader509.loopexit, label %126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4477" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4240" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1269 = trunc i2 %k28 to i1

]]></Node>
<StgValue><ssdm name="tmp_1269"/></StgValue>
</operation>

<operation id="4478" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4241" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl120 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1269, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl120"/></StgValue>
</operation>

<operation id="4479" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4242" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl120_cast = zext i6 %p_shl120 to i7

]]></Node>
<StgValue><ssdm name="p_shl120_cast"/></StgValue>
</operation>

<operation id="4480" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4243" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl121 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1269, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl121"/></StgValue>
</operation>

<operation id="4481" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4244" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl121_cast = zext i4 %p_shl121 to i7

]]></Node>
<StgValue><ssdm name="p_shl121_cast"/></StgValue>
</operation>

<operation id="4482" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4245" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_516 = sub i7 %p_shl120_cast, %p_shl121_cast

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="4483" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4246" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_707_cast = sext i7 %tmp_516 to i11

]]></Node>
<StgValue><ssdm name="tmp_707_cast"/></StgValue>
</operation>

<operation id="4484" st_id="377" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4247" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp42 = add i11 -824, %tmp_707_cast

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="4485" st_id="377" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4248" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_517 = add i11 %i97_cast1, %tmp42

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="4486" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4252" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_519 = add i7 %tmp_516, %i97_cast

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="4487" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4259" bw="0" op_0_bw="0">
<![CDATA[
.preheader509.loopexit:0  br label %.preheader509

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="4488" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_518 = zext i11 %tmp_517 to i64

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="4489" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_35 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_518

]]></Node>
<StgValue><ssdm name="bias_addr_35"/></StgValue>
</operation>

<operation id="4490" st_id="378" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_35 = load float* %bias_addr_35, align 4

]]></Node>
<StgValue><ssdm name="bias_load_35"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="4491" st_id="379" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_35 = load float* %bias_addr_35, align 4

]]></Node>
<StgValue><ssdm name="bias_load_35"/></StgValue>
</operation>

<operation id="4492" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_711_cast = sext i7 %tmp_519 to i32

]]></Node>
<StgValue><ssdm name="tmp_711_cast"/></StgValue>
</operation>

<operation id="4493" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_520 = zext i32 %tmp_711_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="4494" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_18 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_520

]]></Node>
<StgValue><ssdm name="bias_48_addr_18"/></StgValue>
</operation>

<operation id="4495" st_id="379" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_35, float* %bias_48_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4496" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader508

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="4497" st_id="380" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4498" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit859

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="4499" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit859:0  %co121 = phi i5 [ 0, %127 ], [ %co_122, %.loopexit859.loopexit ]

]]></Node>
<StgValue><ssdm name="co121"/></StgValue>
</operation>

<operation id="4500" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="11" op_0_bw="5">
<![CDATA[
.loopexit859:1  %co123_cast = zext i5 %co121 to i11

]]></Node>
<StgValue><ssdm name="co123_cast"/></StgValue>
</operation>

<operation id="4501" st_id="381" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit859:2  %exitcond170 = icmp eq i5 %co121, -8

]]></Node>
<StgValue><ssdm name="exitcond170"/></StgValue>
</operation>

<operation id="4502" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit859:3  %empty_563 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_563"/></StgValue>
</operation>

<operation id="4503" st_id="381" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit859:4  %co_122 = add i5 %co121, 1

]]></Node>
<StgValue><ssdm name="co_122"/></StgValue>
</operation>

<operation id="4504" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit859:5  br i1 %exitcond170, label %.preheader505.preheader, label %.preheader507.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4505" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4271" bw="1" op_0_bw="5">
<![CDATA[
.preheader507.preheader:0  %tmp_1268 = trunc i5 %co121 to i1

]]></Node>
<StgValue><ssdm name="tmp_1268"/></StgValue>
</operation>

<operation id="4506" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4272" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader507.preheader:1  %p_shl122 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1268, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl122"/></StgValue>
</operation>

<operation id="4507" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4273" bw="7" op_0_bw="6">
<![CDATA[
.preheader507.preheader:2  %p_shl122_cast = zext i6 %p_shl122 to i7

]]></Node>
<StgValue><ssdm name="p_shl122_cast"/></StgValue>
</operation>

<operation id="4508" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4274" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader507.preheader:3  %p_shl123 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1268, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl123"/></StgValue>
</operation>

<operation id="4509" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4275" bw="7" op_0_bw="4">
<![CDATA[
.preheader507.preheader:4  %p_shl123_cast = zext i4 %p_shl123 to i7

]]></Node>
<StgValue><ssdm name="p_shl123_cast"/></StgValue>
</operation>

<operation id="4510" st_id="381" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4276" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader507.preheader:5  %tmp_515 = sub i7 %p_shl122_cast, %p_shl123_cast

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="4511" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4277" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader507.preheader:6  %p_lshr_f12_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co121, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f12_cast"/></StgValue>
</operation>

<operation id="4512" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4278" bw="7" op_0_bw="4">
<![CDATA[
.preheader507.preheader:7  %tmp_715_cast = zext i4 %p_lshr_f12_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_715_cast"/></StgValue>
</operation>

<operation id="4513" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4279" bw="0" op_0_bw="0">
<![CDATA[
.preheader507.preheader:8  br label %.preheader507

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4514" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1184">
<or_exp><and_exp><literal name="exitcond170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4338" bw="0" op_0_bw="0">
<![CDATA[
.preheader505.preheader:0  br label %.preheader505

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="4515" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader507:0  %ci50 = phi i5 [ 0, %.preheader507.preheader ], [ %ci_51, %.preheader507.loopexit ]

]]></Node>
<StgValue><ssdm name="ci50"/></StgValue>
</operation>

<operation id="4516" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="7" op_0_bw="5">
<![CDATA[
.preheader507:1  %ci50_cast = zext i5 %ci50 to i7

]]></Node>
<StgValue><ssdm name="ci50_cast"/></StgValue>
</operation>

<operation id="4517" st_id="382" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader507:2  %exitcond169 = icmp eq i5 %ci50, -8

]]></Node>
<StgValue><ssdm name="exitcond169"/></StgValue>
</operation>

<operation id="4518" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader507:3  %empty_564 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_564"/></StgValue>
</operation>

<operation id="4519" st_id="382" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader507:4  %ci_51 = add i5 %ci50, 1

]]></Node>
<StgValue><ssdm name="ci_51"/></StgValue>
</operation>

<operation id="4520" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader507:5  br i1 %exitcond169, label %.loopexit859.loopexit, label %.preheader506.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4521" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4288" bw="18" op_0_bw="5">
<![CDATA[
.preheader506.preheader:0  %tmp_522_cast = zext i5 %ci50 to i18

]]></Node>
<StgValue><ssdm name="tmp_522_cast"/></StgValue>
</operation>

<operation id="4522" st_id="382" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4289" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader506.preheader:1  %tmp_523 = add i7 %tmp_515, %ci50_cast

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="4523" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4290" bw="13" op_0_bw="7">
<![CDATA[
.preheader506.preheader:2  %tmp_524_cast = sext i7 %tmp_523 to i13

]]></Node>
<StgValue><ssdm name="tmp_524_cast"/></StgValue>
</operation>

<operation id="4524" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="exitcond169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4291" bw="0" op_0_bw="0">
<![CDATA[
.preheader506.preheader:3  br label %.preheader506

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4525" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp><literal name="exitcond169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4336" bw="0" op_0_bw="0">
<![CDATA[
.loopexit859.loopexit:0  br label %.loopexit859

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="4526" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader506:0  %i102 = phi i3 [ %i_103, %128 ], [ 0, %.preheader506.preheader ]

]]></Node>
<StgValue><ssdm name="i102"/></StgValue>
</operation>

<operation id="4527" st_id="383" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader506:1  %exitcond168 = icmp eq i3 %i102, -4

]]></Node>
<StgValue><ssdm name="exitcond168"/></StgValue>
</operation>

<operation id="4528" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader506:2  %empty_565 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_565"/></StgValue>
</operation>

<operation id="4529" st_id="383" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader506:3  %i_103 = add i3 %i102, 1

]]></Node>
<StgValue><ssdm name="i_103"/></StgValue>
</operation>

<operation id="4530" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader506:4  br i1 %exitcond168, label %.preheader507.loopexit, label %128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4531" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4299" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1290 = trunc i3 %i102 to i2

]]></Node>
<StgValue><ssdm name="tmp_1290"/></StgValue>
</operation>

<operation id="4532" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4300" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl128 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1290, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl128"/></StgValue>
</operation>

<operation id="4533" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4301" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl128_cast = zext i7 %p_shl128 to i8

]]></Node>
<StgValue><ssdm name="p_shl128_cast"/></StgValue>
</operation>

<operation id="4534" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4302" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl129 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1290, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl129"/></StgValue>
</operation>

<operation id="4535" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4303" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl129_cast = zext i5 %p_shl129 to i8

]]></Node>
<StgValue><ssdm name="p_shl129_cast"/></StgValue>
</operation>

<operation id="4536" st_id="383" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_535 = sub i8 %p_shl128_cast, %p_shl129_cast

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="4537" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4305" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_733_cast = sext i8 %tmp_535 to i11

]]></Node>
<StgValue><ssdm name="tmp_733_cast"/></StgValue>
</operation>

<operation id="4538" st_id="383" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4306" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp43 = add i11 -680, %tmp_733_cast

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="4539" st_id="383" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4307" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_536 = add i11 %tmp43, %co123_cast

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="4540" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4318" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl130 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1290, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl130"/></StgValue>
</operation>

<operation id="4541" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4319" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl130_cast = zext i6 %p_shl130 to i7

]]></Node>
<StgValue><ssdm name="p_shl130_cast"/></StgValue>
</operation>

<operation id="4542" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4320" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl131 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1290, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl131"/></StgValue>
</operation>

<operation id="4543" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4321" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl131_cast = zext i4 %p_shl131 to i7

]]></Node>
<StgValue><ssdm name="p_shl131_cast"/></StgValue>
</operation>

<operation id="4544" st_id="383" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4322" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_537 = sub i7 %p_shl130_cast, %p_shl131_cast

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="4545" st_id="383" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4323" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_538 = add i7 %tmp_537, %tmp_715_cast

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="4546" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4324" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1295 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_538, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1295"/></StgValue>
</operation>

<operation id="4547" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4325" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1296 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_538, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1296"/></StgValue>
</operation>

<operation id="4548" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4326" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl500_cast = sext i11 %tmp_1296 to i13

]]></Node>
<StgValue><ssdm name="p_shl500_cast"/></StgValue>
</operation>

<operation id="4549" st_id="383" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4327" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1297 = sub i13 %tmp_1295, %p_shl500_cast

]]></Node>
<StgValue><ssdm name="tmp_1297"/></StgValue>
</operation>

<operation id="4550" st_id="383" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4328" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1298 = add i13 %tmp_524_cast, %tmp_1297

]]></Node>
<StgValue><ssdm name="tmp_1298"/></StgValue>
</operation>

<operation id="4551" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp><literal name="exitcond168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4334" bw="0" op_0_bw="0">
<![CDATA[
.preheader507.loopexit:0  br label %.preheader507

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="4552" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:9  %tmp_1291 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_536, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1291"/></StgValue>
</operation>

<operation id="4553" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="17" op_0_bw="16">
<![CDATA[
:10  %p_shl501_cast = zext i16 %tmp_1291 to i17

]]></Node>
<StgValue><ssdm name="p_shl501_cast"/></StgValue>
</operation>

<operation id="4554" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:11  %tmp_1292 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_536, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1292"/></StgValue>
</operation>

<operation id="4555" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="17" op_0_bw="14">
<![CDATA[
:12  %p_shl502_cast = zext i14 %tmp_1292 to i17

]]></Node>
<StgValue><ssdm name="p_shl502_cast"/></StgValue>
</operation>

<operation id="4556" st_id="384" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_1293 = sub i17 %p_shl501_cast, %p_shl502_cast

]]></Node>
<StgValue><ssdm name="tmp_1293"/></StgValue>
</operation>

<operation id="4557" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="18" op_0_bw="17">
<![CDATA[
:14  %tmp_1640_cast = sext i17 %tmp_1293 to i18

]]></Node>
<StgValue><ssdm name="tmp_1640_cast"/></StgValue>
</operation>

<operation id="4558" st_id="384" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_1294 = add i18 %tmp_522_cast, %tmp_1640_cast

]]></Node>
<StgValue><ssdm name="tmp_1294"/></StgValue>
</operation>

<operation id="4559" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="64" op_0_bw="18">
<![CDATA[
:16  %tmp_1641_cast = sext i18 %tmp_1294 to i64

]]></Node>
<StgValue><ssdm name="tmp_1641_cast"/></StgValue>
</operation>

<operation id="4560" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_21 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1641_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_21"/></StgValue>
</operation>

<operation id="4561" st_id="384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_21 = load float* %shuffle_conv_1x1_add_21, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_21"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="4562" st_id="385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_21 = load float* %shuffle_conv_1x1_add_21, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_21"/></StgValue>
</operation>

<operation id="4563" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1649_cast = sext i13 %tmp_1298 to i64

]]></Node>
<StgValue><ssdm name="tmp_1649_cast"/></StgValue>
</operation>

<operation id="4564" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_12 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1649_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_12"/></StgValue>
</operation>

<operation id="4565" st_id="385" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_21, float* %weights_48_48_1x1_ad_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4566" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader506

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="4567" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader505:0  %i98 = phi i5 [ %i_99, %.preheader505.loopexit ], [ 0, %.preheader505.preheader ]

]]></Node>
<StgValue><ssdm name="i98"/></StgValue>
</operation>

<operation id="4568" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="7" op_0_bw="5">
<![CDATA[
.preheader505:1  %i99_cast = zext i5 %i98 to i7

]]></Node>
<StgValue><ssdm name="i99_cast"/></StgValue>
</operation>

<operation id="4569" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="11" op_0_bw="5">
<![CDATA[
.preheader505:2  %i99_cast1 = zext i5 %i98 to i11

]]></Node>
<StgValue><ssdm name="i99_cast1"/></StgValue>
</operation>

<operation id="4570" st_id="386" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader505:3  %exitcond167 = icmp eq i5 %i98, -8

]]></Node>
<StgValue><ssdm name="exitcond167"/></StgValue>
</operation>

<operation id="4571" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader505:4  %empty_566 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_566"/></StgValue>
</operation>

<operation id="4572" st_id="386" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader505:5  %i_99 = add i5 %i98, 1

]]></Node>
<StgValue><ssdm name="i_99"/></StgValue>
</operation>

<operation id="4573" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader505:6  br i1 %exitcond167, label %130, label %.preheader504.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4574" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp><literal name="exitcond167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4348" bw="0" op_0_bw="0">
<![CDATA[
.preheader504.preheader:0  br label %.preheader504

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4575" st_id="386" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="exitcond167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4377" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="4576" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader504:0  %k30 = phi i2 [ %k_31, %129 ], [ 0, %.preheader504.preheader ]

]]></Node>
<StgValue><ssdm name="k30"/></StgValue>
</operation>

<operation id="4577" st_id="387" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader504:1  %exitcond166 = icmp eq i2 %k30, -2

]]></Node>
<StgValue><ssdm name="exitcond166"/></StgValue>
</operation>

<operation id="4578" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader504:2  %empty_567 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_567"/></StgValue>
</operation>

<operation id="4579" st_id="387" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader504:3  %k_31 = add i2 %k30, 1

]]></Node>
<StgValue><ssdm name="k_31"/></StgValue>
</operation>

<operation id="4580" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader504:4  br i1 %exitcond166, label %.preheader505.loopexit, label %129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4581" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4356" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1289 = trunc i2 %k30 to i1

]]></Node>
<StgValue><ssdm name="tmp_1289"/></StgValue>
</operation>

<operation id="4582" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4357" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl124 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1289, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl124"/></StgValue>
</operation>

<operation id="4583" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4358" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl124_cast = zext i6 %p_shl124 to i7

]]></Node>
<StgValue><ssdm name="p_shl124_cast"/></StgValue>
</operation>

<operation id="4584" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4359" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl125 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1289, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl125"/></StgValue>
</operation>

<operation id="4585" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4360" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl125_cast = zext i4 %p_shl125 to i7

]]></Node>
<StgValue><ssdm name="p_shl125_cast"/></StgValue>
</operation>

<operation id="4586" st_id="387" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4361" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_530 = sub i7 %p_shl124_cast, %p_shl125_cast

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="4587" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4362" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_717_cast = sext i7 %tmp_530 to i11

]]></Node>
<StgValue><ssdm name="tmp_717_cast"/></StgValue>
</operation>

<operation id="4588" st_id="387" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4363" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp44 = add i11 -776, %tmp_717_cast

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="4589" st_id="387" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4364" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_531 = add i11 %i99_cast1, %tmp44

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="4590" st_id="387" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4368" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_533 = add i7 %tmp_530, %i99_cast

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="4591" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1206">
<or_exp><and_exp><literal name="exitcond166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4375" bw="0" op_0_bw="0">
<![CDATA[
.preheader505.loopexit:0  br label %.preheader505

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="4592" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_532 = zext i11 %tmp_531 to i64

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="4593" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_36 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_532

]]></Node>
<StgValue><ssdm name="bias_addr_36"/></StgValue>
</operation>

<operation id="4594" st_id="388" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_36 = load float* %bias_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bias_load_36"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="4595" st_id="389" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_36 = load float* %bias_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bias_load_36"/></StgValue>
</operation>

<operation id="4596" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_721_cast = sext i7 %tmp_533 to i32

]]></Node>
<StgValue><ssdm name="tmp_721_cast"/></StgValue>
</operation>

<operation id="4597" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_534 = zext i32 %tmp_721_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="4598" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_19 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_534

]]></Node>
<StgValue><ssdm name="bias_48_addr_19"/></StgValue>
</operation>

<operation id="4599" st_id="389" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_36, float* %bias_48_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4600" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader504

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="4601" st_id="390" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4602" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit858

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="4603" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit858:0  %co123 = phi i6 [ 0, %130 ], [ %co_124, %.loopexit858.loopexit ]

]]></Node>
<StgValue><ssdm name="co123"/></StgValue>
</operation>

<operation id="4604" st_id="391" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit858:1  %exitcond165 = icmp eq i6 %co123, -16

]]></Node>
<StgValue><ssdm name="exitcond165"/></StgValue>
</operation>

<operation id="4605" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit858:2  %empty_568 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_568"/></StgValue>
</operation>

<operation id="4606" st_id="391" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit858:3  %co_124 = add i6 %co123, 1

]]></Node>
<StgValue><ssdm name="co_124"/></StgValue>
</operation>

<operation id="4607" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit858:4  br i1 %exitcond165, label %132, label %.preheader503.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4608" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4386" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader503.preheader:0  %tmp_1286 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co123, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1286"/></StgValue>
</operation>

<operation id="4609" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4387" bw="10" op_0_bw="9">
<![CDATA[
.preheader503.preheader:1  %p_shl503_cast = zext i9 %tmp_1286 to i10

]]></Node>
<StgValue><ssdm name="p_shl503_cast"/></StgValue>
</operation>

<operation id="4610" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4388" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader503.preheader:2  %tmp_1287 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co123, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1287"/></StgValue>
</operation>

<operation id="4611" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4389" bw="10" op_0_bw="7">
<![CDATA[
.preheader503.preheader:3  %p_shl504_cast = zext i7 %tmp_1287 to i10

]]></Node>
<StgValue><ssdm name="p_shl504_cast"/></StgValue>
</operation>

<operation id="4612" st_id="391" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4390" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader503.preheader:4  %tmp_1288 = add i10 %p_shl504_cast, %p_shl503_cast

]]></Node>
<StgValue><ssdm name="tmp_1288"/></StgValue>
</operation>

<operation id="4613" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4391" bw="0" op_0_bw="0">
<![CDATA[
.preheader503.preheader:5  br label %.preheader503

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4614" st_id="391" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1214">
<or_exp><and_exp><literal name="exitcond165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_4_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="4615" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader503:0  %h92 = phi i4 [ 0, %.preheader503.preheader ], [ %h_93, %.preheader503.loopexit ]

]]></Node>
<StgValue><ssdm name="h92"/></StgValue>
</operation>

<operation id="4616" st_id="392" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader503:1  %exitcond164 = icmp eq i4 %h92, -8

]]></Node>
<StgValue><ssdm name="exitcond164"/></StgValue>
</operation>

<operation id="4617" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader503:2  %empty_569 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_569"/></StgValue>
</operation>

<operation id="4618" st_id="392" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader503:3  %h_93 = add i4 %h92, 1

]]></Node>
<StgValue><ssdm name="h_93"/></StgValue>
</operation>

<operation id="4619" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader503:4  br i1 %exitcond164, label %.loopexit858.loopexit, label %.preheader502.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4620" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1217">
<or_exp><and_exp><literal name="exitcond164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4399" bw="10" op_0_bw="4">
<![CDATA[
.preheader502.preheader:0  %tmp_540_cast = zext i4 %h_93 to i10

]]></Node>
<StgValue><ssdm name="tmp_540_cast"/></StgValue>
</operation>

<operation id="4621" st_id="392" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1217">
<or_exp><and_exp><literal name="exitcond164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4400" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader502.preheader:1  %tmp_1305 = add i10 %tmp_540_cast, %tmp_1288

]]></Node>
<StgValue><ssdm name="tmp_1305"/></StgValue>
</operation>

<operation id="4622" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1217">
<or_exp><and_exp><literal name="exitcond164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4401" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader502.preheader:2  %tmp_1306 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1305, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1306"/></StgValue>
</operation>

<operation id="4623" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1217">
<or_exp><and_exp><literal name="exitcond164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4402" bw="15" op_0_bw="13">
<![CDATA[
.preheader502.preheader:3  %p_shl505_cast = zext i13 %tmp_1306 to i15

]]></Node>
<StgValue><ssdm name="p_shl505_cast"/></StgValue>
</operation>

<operation id="4624" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1217">
<or_exp><and_exp><literal name="exitcond164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4403" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader502.preheader:4  %tmp_1307 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1305, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1307"/></StgValue>
</operation>

<operation id="4625" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1217">
<or_exp><and_exp><literal name="exitcond164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4404" bw="15" op_0_bw="11">
<![CDATA[
.preheader502.preheader:5  %p_shl506_cast = zext i11 %tmp_1307 to i15

]]></Node>
<StgValue><ssdm name="p_shl506_cast"/></StgValue>
</operation>

<operation id="4626" st_id="392" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1217">
<or_exp><and_exp><literal name="exitcond164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4405" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader502.preheader:6  %tmp_1308 = add i15 %p_shl505_cast, %p_shl506_cast

]]></Node>
<StgValue><ssdm name="tmp_1308"/></StgValue>
</operation>

<operation id="4627" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1217">
<or_exp><and_exp><literal name="exitcond164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4406" bw="0" op_0_bw="0">
<![CDATA[
.preheader502.preheader:7  br label %.preheader502

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4628" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1219">
<or_exp><and_exp><literal name="exitcond164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4425" bw="0" op_0_bw="0">
<![CDATA[
.loopexit858.loopexit:0  br label %.loopexit858

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="4629" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader502:0  %w91 = phi i4 [ %w_92, %131 ], [ 0, %.preheader502.preheader ]

]]></Node>
<StgValue><ssdm name="w91"/></StgValue>
</operation>

<operation id="4630" st_id="393" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader502:1  %exitcond163 = icmp eq i4 %w91, -8

]]></Node>
<StgValue><ssdm name="exitcond163"/></StgValue>
</operation>

<operation id="4631" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader502:2  %empty_570 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_570"/></StgValue>
</operation>

<operation id="4632" st_id="393" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader502:3  %w_92 = add i4 %w91, 1

]]></Node>
<StgValue><ssdm name="w_92"/></StgValue>
</operation>

<operation id="4633" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader502:4  br i1 %exitcond163, label %.preheader503.loopexit, label %131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4634" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1222">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4414" bw="15" op_0_bw="4">
<![CDATA[
:0  %tmp_543_cast = zext i4 %w_92 to i15

]]></Node>
<StgValue><ssdm name="tmp_543_cast"/></StgValue>
</operation>

<operation id="4635" st_id="393" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1222">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4415" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_1318 = add i15 %tmp_1308, %tmp_543_cast

]]></Node>
<StgValue><ssdm name="tmp_1318"/></StgValue>
</operation>

<operation id="4636" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1222">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4416" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_1670_cast = zext i15 %tmp_1318 to i64

]]></Node>
<StgValue><ssdm name="tmp_1670_cast"/></StgValue>
</operation>

<operation id="4637" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1222">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4418" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit1_3_outpu_2 = getelementptr [9600 x float]* @shuffleunit1_3_outpu, i64 0, i64 %tmp_1670_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_3_outpu_2"/></StgValue>
</operation>

<operation id="4638" st_id="393" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1222">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4419" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit1_3_outpu_3 = load float* %shuffleunit1_3_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_3_outpu_3"/></StgValue>
</operation>

<operation id="4639" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1224">
<or_exp><and_exp><literal name="exitcond163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4423" bw="0" op_0_bw="0">
<![CDATA[
.preheader503.loopexit:0  br label %.preheader503

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="4640" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %buffer0_1_48_8x8_p_a_9 = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1670_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a_9"/></StgValue>
</operation>

<operation id="4641" st_id="394" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit1_3_outpu_3 = load float* %shuffleunit1_3_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_3_outpu_3"/></StgValue>
</operation>

<operation id="4642" st_id="394" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store float %shuffleunit1_3_outpu_3, float* %buffer0_1_48_8x8_p_a_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4643" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader502

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="4644" st_id="395" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_4_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4645" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit857

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="4646" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit857:0  %co125 = phi i6 [ 0, %132 ], [ %co_126, %.loopexit857.loopexit ]

]]></Node>
<StgValue><ssdm name="co125"/></StgValue>
</operation>

<operation id="4647" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="7" op_0_bw="6">
<![CDATA[
.loopexit857:1  %co126_cast = zext i6 %co125 to i7

]]></Node>
<StgValue><ssdm name="co126_cast"/></StgValue>
</operation>

<operation id="4648" st_id="396" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit857:2  %exitcond162 = icmp eq i6 %co125, -16

]]></Node>
<StgValue><ssdm name="exitcond162"/></StgValue>
</operation>

<operation id="4649" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit857:3  %empty_571 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_571"/></StgValue>
</operation>

<operation id="4650" st_id="396" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit857:4  %co_126 = add i6 %co125, 1

]]></Node>
<StgValue><ssdm name="co_126"/></StgValue>
</operation>

<operation id="4651" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit857:5  br i1 %exitcond162, label %.preheader499.preheader, label %.preheader501.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4652" st_id="396" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4437" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader501.preheader:0  %tmp_539 = add i7 %co126_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="4653" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4438" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader501.preheader:1  %tmp_1299 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_539, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1299"/></StgValue>
</operation>

<operation id="4654" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4439" bw="11" op_0_bw="10">
<![CDATA[
.preheader501.preheader:2  %p_shl509_cast = zext i10 %tmp_1299 to i11

]]></Node>
<StgValue><ssdm name="p_shl509_cast"/></StgValue>
</operation>

<operation id="4655" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4440" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader501.preheader:3  %tmp_1300 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_539, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1300"/></StgValue>
</operation>

<operation id="4656" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4441" bw="11" op_0_bw="8">
<![CDATA[
.preheader501.preheader:4  %p_shl510_cast = zext i8 %tmp_1300 to i11

]]></Node>
<StgValue><ssdm name="p_shl510_cast"/></StgValue>
</operation>

<operation id="4657" st_id="396" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4442" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader501.preheader:5  %tmp_1301 = add i11 %p_shl510_cast, %p_shl509_cast

]]></Node>
<StgValue><ssdm name="tmp_1301"/></StgValue>
</operation>

<operation id="4658" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4443" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader501.preheader:6  %tmp_1302 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co125, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1302"/></StgValue>
</operation>

<operation id="4659" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4444" bw="10" op_0_bw="9">
<![CDATA[
.preheader501.preheader:7  %p_shl507_cast = zext i9 %tmp_1302 to i10

]]></Node>
<StgValue><ssdm name="p_shl507_cast"/></StgValue>
</operation>

<operation id="4660" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4445" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader501.preheader:8  %tmp_1303 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co125, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1303"/></StgValue>
</operation>

<operation id="4661" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4446" bw="10" op_0_bw="7">
<![CDATA[
.preheader501.preheader:9  %p_shl508_cast = zext i7 %tmp_1303 to i10

]]></Node>
<StgValue><ssdm name="p_shl508_cast"/></StgValue>
</operation>

<operation id="4662" st_id="396" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4447" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader501.preheader:10  %tmp_1304 = add i10 %p_shl508_cast, %p_shl507_cast

]]></Node>
<StgValue><ssdm name="tmp_1304"/></StgValue>
</operation>

<operation id="4663" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4448" bw="0" op_0_bw="0">
<![CDATA[
.preheader501.preheader:11  br label %.preheader501

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4664" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="exitcond162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4494" bw="0" op_0_bw="0">
<![CDATA[
.preheader499.preheader:0  br label %.preheader499

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="4665" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader501:0  %h94 = phi i4 [ 0, %.preheader501.preheader ], [ %h_95, %.preheader501.loopexit ]

]]></Node>
<StgValue><ssdm name="h94"/></StgValue>
</operation>

<operation id="4666" st_id="397" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader501:1  %exitcond161 = icmp eq i4 %h94, -8

]]></Node>
<StgValue><ssdm name="exitcond161"/></StgValue>
</operation>

<operation id="4667" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader501:2  %empty_572 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_572"/></StgValue>
</operation>

<operation id="4668" st_id="397" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader501:3  %h_95 = add i4 %h94, 1

]]></Node>
<StgValue><ssdm name="h_95"/></StgValue>
</operation>

<operation id="4669" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader501:4  br i1 %exitcond161, label %.loopexit857.loopexit, label %.preheader500.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4670" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4456" bw="10" op_0_bw="4">
<![CDATA[
.preheader500.preheader:0  %tmp_542_cast1 = zext i4 %h_95 to i10

]]></Node>
<StgValue><ssdm name="tmp_542_cast1"/></StgValue>
</operation>

<operation id="4671" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4457" bw="11" op_0_bw="4">
<![CDATA[
.preheader500.preheader:1  %tmp_542_cast = zext i4 %h_95 to i11

]]></Node>
<StgValue><ssdm name="tmp_542_cast"/></StgValue>
</operation>

<operation id="4672" st_id="397" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4458" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader500.preheader:2  %tmp_1310 = add i11 %tmp_542_cast, %tmp_1301

]]></Node>
<StgValue><ssdm name="tmp_1310"/></StgValue>
</operation>

<operation id="4673" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4459" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader500.preheader:3  %tmp_1311 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1310, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1311"/></StgValue>
</operation>

<operation id="4674" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4460" bw="15" op_0_bw="14">
<![CDATA[
.preheader500.preheader:4  %p_shl513_cast = zext i14 %tmp_1311 to i15

]]></Node>
<StgValue><ssdm name="p_shl513_cast"/></StgValue>
</operation>

<operation id="4675" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4461" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader500.preheader:5  %tmp_1312 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_1310, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1312"/></StgValue>
</operation>

<operation id="4676" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4462" bw="15" op_0_bw="12">
<![CDATA[
.preheader500.preheader:6  %p_shl514_cast = zext i12 %tmp_1312 to i15

]]></Node>
<StgValue><ssdm name="p_shl514_cast"/></StgValue>
</operation>

<operation id="4677" st_id="397" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4463" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader500.preheader:7  %tmp_1313 = add i15 %p_shl513_cast, %p_shl514_cast

]]></Node>
<StgValue><ssdm name="tmp_1313"/></StgValue>
</operation>

<operation id="4678" st_id="397" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader500.preheader:8  %tmp_1314 = add i10 %tmp_542_cast1, %tmp_1304

]]></Node>
<StgValue><ssdm name="tmp_1314"/></StgValue>
</operation>

<operation id="4679" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4465" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader500.preheader:9  %tmp_1315 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1314, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1315"/></StgValue>
</operation>

<operation id="4680" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4466" bw="14" op_0_bw="13">
<![CDATA[
.preheader500.preheader:10  %p_shl511_cast = zext i13 %tmp_1315 to i14

]]></Node>
<StgValue><ssdm name="p_shl511_cast"/></StgValue>
</operation>

<operation id="4681" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4467" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader500.preheader:11  %tmp_1316 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1314, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1316"/></StgValue>
</operation>

<operation id="4682" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4468" bw="14" op_0_bw="11">
<![CDATA[
.preheader500.preheader:12  %p_shl512_cast = zext i11 %tmp_1316 to i14

]]></Node>
<StgValue><ssdm name="p_shl512_cast"/></StgValue>
</operation>

<operation id="4683" st_id="397" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4469" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader500.preheader:13  %tmp_1317 = add i14 %p_shl511_cast, %p_shl512_cast

]]></Node>
<StgValue><ssdm name="tmp_1317"/></StgValue>
</operation>

<operation id="4684" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4470" bw="0" op_0_bw="0">
<![CDATA[
.preheader500.preheader:14  br label %.preheader500

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4685" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="exitcond161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4492" bw="0" op_0_bw="0">
<![CDATA[
.loopexit857.loopexit:0  br label %.loopexit857

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="4686" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader500:0  %w93 = phi i4 [ %w_94, %133 ], [ 0, %.preheader500.preheader ]

]]></Node>
<StgValue><ssdm name="w93"/></StgValue>
</operation>

<operation id="4687" st_id="398" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader500:1  %exitcond160 = icmp eq i4 %w93, -8

]]></Node>
<StgValue><ssdm name="exitcond160"/></StgValue>
</operation>

<operation id="4688" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader500:2  %empty_573 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_573"/></StgValue>
</operation>

<operation id="4689" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader500:3  %w_94 = add i4 %w93, 1

]]></Node>
<StgValue><ssdm name="w_94"/></StgValue>
</operation>

<operation id="4690" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader500:4  br i1 %exitcond160, label %.preheader501.loopexit, label %133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4691" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4478" bw="14" op_0_bw="4">
<![CDATA[
:0  %tmp_547_cast1 = zext i4 %w_94 to i14

]]></Node>
<StgValue><ssdm name="tmp_547_cast1"/></StgValue>
</operation>

<operation id="4692" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4479" bw="15" op_0_bw="4">
<![CDATA[
:1  %tmp_547_cast = zext i4 %w_94 to i15

]]></Node>
<StgValue><ssdm name="tmp_547_cast"/></StgValue>
</operation>

<operation id="4693" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4480" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_1319 = add i15 %tmp_1313, %tmp_547_cast

]]></Node>
<StgValue><ssdm name="tmp_1319"/></StgValue>
</operation>

<operation id="4694" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4481" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1671_cast = zext i15 %tmp_1319 to i64

]]></Node>
<StgValue><ssdm name="tmp_1671_cast"/></StgValue>
</operation>

<operation id="4695" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4482" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit1_4_outpu = getelementptr [9600 x float]* @shuffleunit1_4_outpu, i64 0, i64 %tmp_1671_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_4_outpu"/></StgValue>
</operation>

<operation id="4696" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4483" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %tmp_1320 = add i14 %tmp_1317, %tmp_547_cast1

]]></Node>
<StgValue><ssdm name="tmp_1320"/></StgValue>
</operation>

<operation id="4697" st_id="398" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4486" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit1_4_outpu_1 = load float* %shuffleunit1_4_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_4_outpu_1"/></StgValue>
</operation>

<operation id="4698" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1241">
<or_exp><and_exp><literal name="exitcond160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4490" bw="0" op_0_bw="0">
<![CDATA[
.preheader501.loopexit:0  br label %.preheader501

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="4699" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="64" op_0_bw="14">
<![CDATA[
:6  %tmp_1672_cast = zext i14 %tmp_1320 to i64

]]></Node>
<StgValue><ssdm name="tmp_1672_cast"/></StgValue>
</operation>

<operation id="4700" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_48_8x8_p_a_10 = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1672_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a_10"/></StgValue>
</operation>

<operation id="4701" st_id="399" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit1_4_outpu_1 = load float* %shuffleunit1_4_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_4_outpu_1"/></StgValue>
</operation>

<operation id="4702" st_id="399" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:9  store float %shuffleunit1_4_outpu_1, float* %buffer0_1_48_8x8_p_a_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4703" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader500

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="4704" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader499:0  %co127 = phi i5 [ %co_128, %.preheader499.loopexit ], [ 0, %.preheader499.preheader ]

]]></Node>
<StgValue><ssdm name="co127"/></StgValue>
</operation>

<operation id="4705" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="11" op_0_bw="5">
<![CDATA[
.preheader499:1  %co128_cast = zext i5 %co127 to i11

]]></Node>
<StgValue><ssdm name="co128_cast"/></StgValue>
</operation>

<operation id="4706" st_id="400" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader499:2  %exitcond159 = icmp eq i5 %co127, -8

]]></Node>
<StgValue><ssdm name="exitcond159"/></StgValue>
</operation>

<operation id="4707" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader499:3  %empty_574 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_574"/></StgValue>
</operation>

<operation id="4708" st_id="400" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader499:4  %co_128 = add i5 %co127, 1

]]></Node>
<StgValue><ssdm name="co_128"/></StgValue>
</operation>

<operation id="4709" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader499:5  br i1 %exitcond159, label %.preheader496.preheader, label %.preheader498.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4710" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4503" bw="1" op_0_bw="5">
<![CDATA[
.preheader498.preheader:0  %tmp_1309 = trunc i5 %co127 to i1

]]></Node>
<StgValue><ssdm name="tmp_1309"/></StgValue>
</operation>

<operation id="4711" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4504" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader498.preheader:1  %p_shl132 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1309, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl132"/></StgValue>
</operation>

<operation id="4712" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4505" bw="7" op_0_bw="6">
<![CDATA[
.preheader498.preheader:2  %p_shl132_cast = zext i6 %p_shl132 to i7

]]></Node>
<StgValue><ssdm name="p_shl132_cast"/></StgValue>
</operation>

<operation id="4713" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4506" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader498.preheader:3  %p_shl133 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1309, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl133"/></StgValue>
</operation>

<operation id="4714" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4507" bw="7" op_0_bw="4">
<![CDATA[
.preheader498.preheader:4  %p_shl133_cast = zext i4 %p_shl133 to i7

]]></Node>
<StgValue><ssdm name="p_shl133_cast"/></StgValue>
</operation>

<operation id="4715" st_id="400" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4508" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader498.preheader:5  %tmp_541 = sub i7 %p_shl132_cast, %p_shl133_cast

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="4716" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4509" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader498.preheader:6  %p_lshr_f13_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co127, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f13_cast"/></StgValue>
</operation>

<operation id="4717" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4510" bw="7" op_0_bw="4">
<![CDATA[
.preheader498.preheader:7  %tmp_745_cast = zext i4 %p_lshr_f13_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_745_cast"/></StgValue>
</operation>

<operation id="4718" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4511" bw="0" op_0_bw="0">
<![CDATA[
.preheader498.preheader:8  br label %.preheader498

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4719" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="exitcond159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4570" bw="0" op_0_bw="0">
<![CDATA[
.preheader496.preheader:0  br label %.preheader496

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="4720" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader498:0  %ci52 = phi i5 [ 0, %.preheader498.preheader ], [ %ci_53, %.preheader498.loopexit ]

]]></Node>
<StgValue><ssdm name="ci52"/></StgValue>
</operation>

<operation id="4721" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="7" op_0_bw="5">
<![CDATA[
.preheader498:1  %ci52_cast = zext i5 %ci52 to i7

]]></Node>
<StgValue><ssdm name="ci52_cast"/></StgValue>
</operation>

<operation id="4722" st_id="401" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader498:2  %exitcond158 = icmp eq i5 %ci52, -8

]]></Node>
<StgValue><ssdm name="exitcond158"/></StgValue>
</operation>

<operation id="4723" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader498:3  %empty_575 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_575"/></StgValue>
</operation>

<operation id="4724" st_id="401" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader498:4  %ci_53 = add i5 %ci52, 1

]]></Node>
<StgValue><ssdm name="ci_53"/></StgValue>
</operation>

<operation id="4725" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader498:5  br i1 %exitcond158, label %.preheader499.loopexit, label %.preheader497.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4726" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp><literal name="exitcond158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4520" bw="18" op_0_bw="5">
<![CDATA[
.preheader497.preheader:0  %tmp_544_cast = zext i5 %ci52 to i18

]]></Node>
<StgValue><ssdm name="tmp_544_cast"/></StgValue>
</operation>

<operation id="4727" st_id="401" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp><literal name="exitcond158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4521" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader497.preheader:1  %tmp_545 = add i7 %tmp_541, %ci52_cast

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="4728" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp><literal name="exitcond158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4522" bw="13" op_0_bw="7">
<![CDATA[
.preheader497.preheader:2  %tmp_546_cast1 = sext i7 %tmp_545 to i13

]]></Node>
<StgValue><ssdm name="tmp_546_cast1"/></StgValue>
</operation>

<operation id="4729" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp><literal name="exitcond158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4523" bw="0" op_0_bw="0">
<![CDATA[
.preheader497.preheader:3  br label %.preheader497

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4730" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1252">
<or_exp><and_exp><literal name="exitcond158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4568" bw="0" op_0_bw="0">
<![CDATA[
.preheader499.loopexit:0  br label %.preheader499

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="4731" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader497:0  %i106 = phi i3 [ %i_107, %134 ], [ 0, %.preheader497.preheader ]

]]></Node>
<StgValue><ssdm name="i106"/></StgValue>
</operation>

<operation id="4732" st_id="402" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader497:1  %exitcond157 = icmp eq i3 %i106, -4

]]></Node>
<StgValue><ssdm name="exitcond157"/></StgValue>
</operation>

<operation id="4733" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader497:2  %empty_576 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_576"/></StgValue>
</operation>

<operation id="4734" st_id="402" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader497:3  %i_107 = add i3 %i106, 1

]]></Node>
<StgValue><ssdm name="i_107"/></StgValue>
</operation>

<operation id="4735" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader497:4  br i1 %exitcond157, label %.preheader498.loopexit, label %134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4736" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4531" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1322 = trunc i3 %i106 to i2

]]></Node>
<StgValue><ssdm name="tmp_1322"/></StgValue>
</operation>

<operation id="4737" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4532" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl136 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1322, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl136"/></StgValue>
</operation>

<operation id="4738" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4533" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl136_cast = zext i7 %p_shl136 to i8

]]></Node>
<StgValue><ssdm name="p_shl136_cast"/></StgValue>
</operation>

<operation id="4739" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4534" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl137 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1322, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl137"/></StgValue>
</operation>

<operation id="4740" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4535" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl137_cast = zext i5 %p_shl137 to i8

]]></Node>
<StgValue><ssdm name="p_shl137_cast"/></StgValue>
</operation>

<operation id="4741" st_id="402" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4536" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_553 = sub i8 %p_shl136_cast, %p_shl137_cast

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="4742" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4537" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_760_cast = sext i8 %tmp_553 to i11

]]></Node>
<StgValue><ssdm name="tmp_760_cast"/></StgValue>
</operation>

<operation id="4743" st_id="402" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4538" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp45 = add i11 -584, %tmp_760_cast

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="4744" st_id="402" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4539" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_554 = add i11 %tmp45, %co128_cast

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="4745" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4550" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl138 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1322, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl138"/></StgValue>
</operation>

<operation id="4746" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4551" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl138_cast = zext i6 %p_shl138 to i7

]]></Node>
<StgValue><ssdm name="p_shl138_cast"/></StgValue>
</operation>

<operation id="4747" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4552" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl139 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1322, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl139"/></StgValue>
</operation>

<operation id="4748" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4553" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl139_cast = zext i4 %p_shl139 to i7

]]></Node>
<StgValue><ssdm name="p_shl139_cast"/></StgValue>
</operation>

<operation id="4749" st_id="402" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4554" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_555 = sub i7 %p_shl138_cast, %p_shl139_cast

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="4750" st_id="402" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4555" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_556 = add i7 %tmp_555, %tmp_745_cast

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="4751" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4556" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1327 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_556, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1327"/></StgValue>
</operation>

<operation id="4752" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4557" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1328 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_556, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1328"/></StgValue>
</operation>

<operation id="4753" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4558" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl516_cast = sext i11 %tmp_1328 to i13

]]></Node>
<StgValue><ssdm name="p_shl516_cast"/></StgValue>
</operation>

<operation id="4754" st_id="402" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4559" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1329 = sub i13 %tmp_1327, %p_shl516_cast

]]></Node>
<StgValue><ssdm name="tmp_1329"/></StgValue>
</operation>

<operation id="4755" st_id="402" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4560" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1330 = add i13 %tmp_546_cast1, %tmp_1329

]]></Node>
<StgValue><ssdm name="tmp_1330"/></StgValue>
</operation>

<operation id="4756" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp><literal name="exitcond157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4566" bw="0" op_0_bw="0">
<![CDATA[
.preheader498.loopexit:0  br label %.preheader498

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="4757" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:9  %tmp_1323 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_554, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1323"/></StgValue>
</operation>

<operation id="4758" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="17" op_0_bw="16">
<![CDATA[
:10  %p_shl517_cast = zext i16 %tmp_1323 to i17

]]></Node>
<StgValue><ssdm name="p_shl517_cast"/></StgValue>
</operation>

<operation id="4759" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:11  %tmp_1324 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_554, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1324"/></StgValue>
</operation>

<operation id="4760" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="17" op_0_bw="14">
<![CDATA[
:12  %p_shl518_cast = zext i14 %tmp_1324 to i17

]]></Node>
<StgValue><ssdm name="p_shl518_cast"/></StgValue>
</operation>

<operation id="4761" st_id="403" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_1325 = sub i17 %p_shl517_cast, %p_shl518_cast

]]></Node>
<StgValue><ssdm name="tmp_1325"/></StgValue>
</operation>

<operation id="4762" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="18" op_0_bw="17">
<![CDATA[
:14  %tmp_1679_cast = sext i17 %tmp_1325 to i18

]]></Node>
<StgValue><ssdm name="tmp_1679_cast"/></StgValue>
</operation>

<operation id="4763" st_id="403" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_1326 = add i18 %tmp_544_cast, %tmp_1679_cast

]]></Node>
<StgValue><ssdm name="tmp_1326"/></StgValue>
</operation>

<operation id="4764" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="64" op_0_bw="18">
<![CDATA[
:16  %tmp_1680_cast = sext i18 %tmp_1326 to i64

]]></Node>
<StgValue><ssdm name="tmp_1680_cast"/></StgValue>
</operation>

<operation id="4765" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_22 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1680_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_22"/></StgValue>
</operation>

<operation id="4766" st_id="403" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_22 = load float* %shuffle_conv_1x1_add_22, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_22"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="4767" st_id="404" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_22 = load float* %shuffle_conv_1x1_add_22, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_22"/></StgValue>
</operation>

<operation id="4768" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1688_cast = sext i13 %tmp_1330 to i64

]]></Node>
<StgValue><ssdm name="tmp_1688_cast"/></StgValue>
</operation>

<operation id="4769" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_13 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1688_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_13"/></StgValue>
</operation>

<operation id="4770" st_id="404" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_22, float* %weights_48_48_1x1_ad_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4771" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader497

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="4772" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader496:0  %i104 = phi i5 [ %i_105, %.preheader496.loopexit ], [ 0, %.preheader496.preheader ]

]]></Node>
<StgValue><ssdm name="i104"/></StgValue>
</operation>

<operation id="4773" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="7" op_0_bw="5">
<![CDATA[
.preheader496:1  %i105_cast = zext i5 %i104 to i7

]]></Node>
<StgValue><ssdm name="i105_cast"/></StgValue>
</operation>

<operation id="4774" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="11" op_0_bw="5">
<![CDATA[
.preheader496:2  %i105_cast1 = zext i5 %i104 to i11

]]></Node>
<StgValue><ssdm name="i105_cast1"/></StgValue>
</operation>

<operation id="4775" st_id="405" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader496:3  %exitcond156 = icmp eq i5 %i104, -8

]]></Node>
<StgValue><ssdm name="exitcond156"/></StgValue>
</operation>

<operation id="4776" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader496:4  %empty_577 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_577"/></StgValue>
</operation>

<operation id="4777" st_id="405" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader496:5  %i_105 = add i5 %i104, 1

]]></Node>
<StgValue><ssdm name="i_105"/></StgValue>
</operation>

<operation id="4778" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader496:6  br i1 %exitcond156, label %136, label %.preheader495.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4779" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp><literal name="exitcond156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4580" bw="0" op_0_bw="0">
<![CDATA[
.preheader495.preheader:0  br label %.preheader495

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4780" st_id="405" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp><literal name="exitcond156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="4781" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader495:0  %k32 = phi i2 [ %k_33, %135 ], [ 0, %.preheader495.preheader ]

]]></Node>
<StgValue><ssdm name="k32"/></StgValue>
</operation>

<operation id="4782" st_id="406" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader495:1  %exitcond155 = icmp eq i2 %k32, -2

]]></Node>
<StgValue><ssdm name="exitcond155"/></StgValue>
</operation>

<operation id="4783" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader495:2  %empty_578 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_578"/></StgValue>
</operation>

<operation id="4784" st_id="406" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader495:3  %k_33 = add i2 %k32, 1

]]></Node>
<StgValue><ssdm name="k_33"/></StgValue>
</operation>

<operation id="4785" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader495:4  br i1 %exitcond155, label %.preheader496.loopexit, label %135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4786" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4588" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1321 = trunc i2 %k32 to i1

]]></Node>
<StgValue><ssdm name="tmp_1321"/></StgValue>
</operation>

<operation id="4787" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4589" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl134 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1321, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl134"/></StgValue>
</operation>

<operation id="4788" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4590" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl134_cast = zext i6 %p_shl134 to i7

]]></Node>
<StgValue><ssdm name="p_shl134_cast"/></StgValue>
</operation>

<operation id="4789" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4591" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl135 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1321, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl135"/></StgValue>
</operation>

<operation id="4790" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4592" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl135_cast = zext i4 %p_shl135 to i7

]]></Node>
<StgValue><ssdm name="p_shl135_cast"/></StgValue>
</operation>

<operation id="4791" st_id="406" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4593" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_548 = sub i7 %p_shl134_cast, %p_shl135_cast

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="4792" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4594" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_749_cast = sext i7 %tmp_548 to i11

]]></Node>
<StgValue><ssdm name="tmp_749_cast"/></StgValue>
</operation>

<operation id="4793" st_id="406" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4595" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp46 = add i11 -728, %tmp_749_cast

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="4794" st_id="406" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4596" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_549 = add i11 %i105_cast1, %tmp46

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="4795" st_id="406" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4600" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_551 = add i7 %tmp_548, %i105_cast

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="4796" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp><literal name="exitcond155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4607" bw="0" op_0_bw="0">
<![CDATA[
.preheader496.loopexit:0  br label %.preheader496

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="4797" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_550 = zext i11 %tmp_549 to i64

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="4798" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_37 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_550

]]></Node>
<StgValue><ssdm name="bias_addr_37"/></StgValue>
</operation>

<operation id="4799" st_id="407" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_37 = load float* %bias_addr_37, align 4

]]></Node>
<StgValue><ssdm name="bias_load_37"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="4800" st_id="408" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_37 = load float* %bias_addr_37, align 4

]]></Node>
<StgValue><ssdm name="bias_load_37"/></StgValue>
</operation>

<operation id="4801" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_753_cast = sext i7 %tmp_551 to i32

]]></Node>
<StgValue><ssdm name="tmp_753_cast"/></StgValue>
</operation>

<operation id="4802" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_552 = zext i32 %tmp_753_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="4803" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_20 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_552

]]></Node>
<StgValue><ssdm name="bias_48_addr_20"/></StgValue>
</operation>

<operation id="4804" st_id="408" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_37, float* %bias_48_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4805" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader495

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="4806" st_id="409" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4807" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit856

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="4808" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit856:0  %co129 = phi i5 [ 0, %136 ], [ %co_130, %.loopexit856.loopexit ]

]]></Node>
<StgValue><ssdm name="co129"/></StgValue>
</operation>

<operation id="4809" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="7" op_0_bw="5">
<![CDATA[
.loopexit856:1  %co131_cast = zext i5 %co129 to i7

]]></Node>
<StgValue><ssdm name="co131_cast"/></StgValue>
</operation>

<operation id="4810" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="8" op_0_bw="5">
<![CDATA[
.loopexit856:2  %co131_cast368_cast = zext i5 %co129 to i8

]]></Node>
<StgValue><ssdm name="co131_cast368_cast"/></StgValue>
</operation>

<operation id="4811" st_id="410" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit856:3  %exitcond154 = icmp eq i5 %co129, -8

]]></Node>
<StgValue><ssdm name="exitcond154"/></StgValue>
</operation>

<operation id="4812" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit856:4  %empty_579 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_579"/></StgValue>
</operation>

<operation id="4813" st_id="410" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit856:5  %co_130 = add i5 %co129, 1

]]></Node>
<StgValue><ssdm name="co_130"/></StgValue>
</operation>

<operation id="4814" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit856:6  br i1 %exitcond154, label %.preheader491.preheader, label %.preheader494.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4815" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1275">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4620" bw="0" op_0_bw="0">
<![CDATA[
.preheader494.preheader:0  br label %.preheader494

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4816" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp><literal name="exitcond154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4697" bw="0" op_0_bw="0">
<![CDATA[
.preheader491.preheader:0  br label %.preheader491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="4817" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader494:0  %w95 = phi i2 [ %w_96, %.preheader494.loopexit ], [ 0, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="w95"/></StgValue>
</operation>

<operation id="4818" st_id="411" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader494:1  %exitcond153 = icmp eq i2 %w95, -1

]]></Node>
<StgValue><ssdm name="exitcond153"/></StgValue>
</operation>

<operation id="4819" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader494:2  %empty_580 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_580"/></StgValue>
</operation>

<operation id="4820" st_id="411" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader494:3  %w_96 = add i2 %w95, 1

]]></Node>
<StgValue><ssdm name="w_96"/></StgValue>
</operation>

<operation id="4821" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader494:4  br i1 %exitcond153, label %.loopexit856.loopexit, label %.preheader493.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4822" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp><literal name="exitcond153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4628" bw="36" op_0_bw="2">
<![CDATA[
.preheader493.preheader:0  %tmp_557_cast1 = zext i2 %w95 to i36

]]></Node>
<StgValue><ssdm name="tmp_557_cast1"/></StgValue>
</operation>

<operation id="4823" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp><literal name="exitcond153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4629" bw="13" op_0_bw="2">
<![CDATA[
.preheader493.preheader:1  %tmp_557_cast = zext i2 %w95 to i13

]]></Node>
<StgValue><ssdm name="tmp_557_cast"/></StgValue>
</operation>

<operation id="4824" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp><literal name="exitcond153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4630" bw="0" op_0_bw="0">
<![CDATA[
.preheader493.preheader:2  br label %.preheader493

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4825" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1282">
<or_exp><and_exp><literal name="exitcond153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4695" bw="0" op_0_bw="0">
<![CDATA[
.loopexit856.loopexit:0  br label %.loopexit856

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="4826" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader493:0  %h96 = phi i2 [ 0, %.preheader493.preheader ], [ %h_97, %.preheader493.loopexit ]

]]></Node>
<StgValue><ssdm name="h96"/></StgValue>
</operation>

<operation id="4827" st_id="412" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader493:1  %exitcond152 = icmp eq i2 %h96, -1

]]></Node>
<StgValue><ssdm name="exitcond152"/></StgValue>
</operation>

<operation id="4828" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader493:2  %empty_581 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_581"/></StgValue>
</operation>

<operation id="4829" st_id="412" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader493:3  %h_97 = add i2 %h96, 1

]]></Node>
<StgValue><ssdm name="h_97"/></StgValue>
</operation>

<operation id="4830" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader493:4  br i1 %exitcond152, label %.preheader494.loopexit, label %.preheader492.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4831" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4638" bw="10" op_0_bw="2">
<![CDATA[
.preheader492.preheader:0  %tmp_564_cast1 = zext i2 %h96 to i10

]]></Node>
<StgValue><ssdm name="tmp_564_cast1"/></StgValue>
</operation>

<operation id="4832" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4639" bw="15" op_0_bw="2">
<![CDATA[
.preheader492.preheader:1  %tmp_564_cast = zext i2 %h96 to i15

]]></Node>
<StgValue><ssdm name="tmp_564_cast"/></StgValue>
</operation>

<operation id="4833" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4640" bw="0" op_0_bw="0">
<![CDATA[
.preheader492.preheader:2  br label %.preheader492

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4834" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1287">
<or_exp><and_exp><literal name="exitcond152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4693" bw="0" op_0_bw="0">
<![CDATA[
.preheader494.loopexit:0  br label %.preheader494

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="4835" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader492:0  %i112 = phi i2 [ %i_113, %137 ], [ 0, %.preheader492.preheader ]

]]></Node>
<StgValue><ssdm name="i112"/></StgValue>
</operation>

<operation id="4836" st_id="413" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader492:1  %exitcond151 = icmp eq i2 %i112, -2

]]></Node>
<StgValue><ssdm name="exitcond151"/></StgValue>
</operation>

<operation id="4837" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader492:2  %empty_582 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_582"/></StgValue>
</operation>

<operation id="4838" st_id="413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader492:3  %i_113 = add i2 %i112, 1

]]></Node>
<StgValue><ssdm name="i_113"/></StgValue>
</operation>

<operation id="4839" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader492:4  br i1 %exitcond151, label %.preheader493.loopexit, label %137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4840" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="exitcond151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4648" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1333 = trunc i2 %i112 to i1

]]></Node>
<StgValue><ssdm name="tmp_1333"/></StgValue>
</operation>

<operation id="4841" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="exitcond151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4649" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl146 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1333, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl146"/></StgValue>
</operation>

<operation id="4842" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="exitcond151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4650" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl146_cast = zext i6 %p_shl146 to i7

]]></Node>
<StgValue><ssdm name="p_shl146_cast"/></StgValue>
</operation>

<operation id="4843" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="exitcond151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4651" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl147 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1333, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl147"/></StgValue>
</operation>

<operation id="4844" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="exitcond151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4652" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl147_cast = zext i4 %p_shl147 to i7

]]></Node>
<StgValue><ssdm name="p_shl147_cast"/></StgValue>
</operation>

<operation id="4845" st_id="413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="exitcond151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4653" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_568 = sub i7 %p_shl146_cast, %p_shl147_cast

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="4846" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="exitcond151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4654" bw="8" op_0_bw="7">
<![CDATA[
:6  %tmp_786_cast_cast = sext i7 %tmp_568 to i8

]]></Node>
<StgValue><ssdm name="tmp_786_cast_cast"/></StgValue>
</operation>

<operation id="4847" st_id="413" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="exitcond151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4655" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp47 = add i8 -56, %tmp_786_cast_cast

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="4848" st_id="413" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="exitcond151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4656" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_569 = add i8 %co131_cast368_cast, %tmp47

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="4849" st_id="413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="exitcond151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4672" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_571 = add i7 %tmp_568, %co131_cast

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="4850" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1292">
<or_exp><and_exp><literal name="exitcond151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4691" bw="0" op_0_bw="0">
<![CDATA[
.preheader493.loopexit:0  br label %.preheader493

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="4851" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="9" op_0_bw="8">
<![CDATA[
:9  %tmp_788_cast = sext i8 %tmp_569 to i9

]]></Node>
<StgValue><ssdm name="tmp_788_cast"/></StgValue>
</operation>

<operation id="4852" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="12" op_0_bw="9">
<![CDATA[
:10  %tmp_570_cast = zext i9 %tmp_788_cast to i12

]]></Node>
<StgValue><ssdm name="tmp_570_cast"/></StgValue>
</operation>

<operation id="4853" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:11  %tmp_1334 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_569, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1334"/></StgValue>
</operation>

<operation id="4854" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="11" op_0_bw="10">
<![CDATA[
:12  %tmp_1335 = sext i10 %tmp_1334 to i11

]]></Node>
<StgValue><ssdm name="tmp_1335"/></StgValue>
</operation>

<operation id="4855" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="12" op_0_bw="11">
<![CDATA[
:13  %p_shl522_cast = zext i11 %tmp_1335 to i12

]]></Node>
<StgValue><ssdm name="p_shl522_cast"/></StgValue>
</operation>

<operation id="4856" st_id="414" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:14  %tmp_1336 = sub i12 %p_shl522_cast, %tmp_570_cast

]]></Node>
<StgValue><ssdm name="tmp_1336"/></StgValue>
</operation>

<operation id="4857" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="13" op_0_bw="12">
<![CDATA[
:15  %tmp_1697_cast = sext i12 %tmp_1336 to i13

]]></Node>
<StgValue><ssdm name="tmp_1697_cast"/></StgValue>
</operation>

<operation id="4858" st_id="414" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:16  %tmp_1337 = add i13 %tmp_1697_cast, %tmp_557_cast

]]></Node>
<StgValue><ssdm name="tmp_1337"/></StgValue>
</operation>

<operation id="4859" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="15" op_0_bw="13">
<![CDATA[
:17  %tmp_1698_cast = sext i13 %tmp_1337 to i15

]]></Node>
<StgValue><ssdm name="tmp_1698_cast"/></StgValue>
</operation>

<operation id="4860" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:18  %p_shl521_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1337, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl521_cast"/></StgValue>
</operation>

<operation id="4861" st_id="414" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:19  %tmp_1338 = sub i15 %p_shl521_cast, %tmp_1698_cast

]]></Node>
<StgValue><ssdm name="tmp_1338"/></StgValue>
</operation>

<operation id="4862" st_id="414" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:20  %tmp_1339 = add i15 %tmp_1338, %tmp_564_cast

]]></Node>
<StgValue><ssdm name="tmp_1339"/></StgValue>
</operation>

<operation id="4863" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="32" op_0_bw="7">
<![CDATA[
:25  %tmp_790_cast = sext i7 %tmp_571 to i32

]]></Node>
<StgValue><ssdm name="tmp_790_cast"/></StgValue>
</operation>

<operation id="4864" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="35" op_0_bw="32">
<![CDATA[
:26  %tmp_572_cast = zext i32 %tmp_790_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_572_cast"/></StgValue>
</operation>

<operation id="4865" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:27  %tmp_1340 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_571, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1340"/></StgValue>
</operation>

<operation id="4866" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="34" op_0_bw="9">
<![CDATA[
:28  %tmp_1341 = sext i9 %tmp_1340 to i34

]]></Node>
<StgValue><ssdm name="tmp_1341"/></StgValue>
</operation>

<operation id="4867" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="35" op_0_bw="34">
<![CDATA[
:29  %p_shl520_cast = zext i34 %tmp_1341 to i35

]]></Node>
<StgValue><ssdm name="p_shl520_cast"/></StgValue>
</operation>

<operation id="4868" st_id="414" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:30  %tmp_1342 = sub i35 %p_shl520_cast, %tmp_572_cast

]]></Node>
<StgValue><ssdm name="tmp_1342"/></StgValue>
</operation>

<operation id="4869" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="36" op_0_bw="35">
<![CDATA[
:31  %tmp_1704_cast = sext i35 %tmp_1342 to i36

]]></Node>
<StgValue><ssdm name="tmp_1704_cast"/></StgValue>
</operation>

<operation id="4870" st_id="414" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:32  %tmp_1343 = add i36 %tmp_1704_cast, %tmp_557_cast1

]]></Node>
<StgValue><ssdm name="tmp_1343"/></StgValue>
</operation>

<operation id="4871" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="10" op_0_bw="36">
<![CDATA[
:33  %tmp_1344 = trunc i36 %tmp_1343 to i10

]]></Node>
<StgValue><ssdm name="tmp_1344"/></StgValue>
</operation>

<operation id="4872" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="8" op_0_bw="36">
<![CDATA[
:34  %tmp_1345 = trunc i36 %tmp_1343 to i8

]]></Node>
<StgValue><ssdm name="tmp_1345"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="4873" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="64" op_0_bw="15">
<![CDATA[
:21  %tmp_1701_cast = zext i15 %tmp_1339 to i64

]]></Node>
<StgValue><ssdm name="tmp_1701_cast"/></StgValue>
</operation>

<operation id="4874" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %shuffle_conv_3x3_add_12 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1701_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_12"/></StgValue>
</operation>

<operation id="4875" st_id="415" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="32" op_0_bw="14">
<![CDATA[
:23  %shuffle_conv_3x3_loa_12 = load float* %shuffle_conv_3x3_add_12, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_12"/></StgValue>
</operation>

<operation id="4876" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:35  %p_shl519_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1345, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl519_cast"/></StgValue>
</operation>

<operation id="4877" st_id="415" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:36  %tmp_1346 = sub i10 %p_shl519_cast, %tmp_1344

]]></Node>
<StgValue><ssdm name="tmp_1346"/></StgValue>
</operation>

<operation id="4878" st_id="415" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:37  %tmp_1347 = add i10 %tmp_1346, %tmp_564_cast1

]]></Node>
<StgValue><ssdm name="tmp_1347"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="4879" st_id="416" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="32" op_0_bw="14">
<![CDATA[
:23  %shuffle_conv_3x3_loa_12 = load float* %shuffle_conv_3x3_add_12, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_12"/></StgValue>
</operation>

<operation id="4880" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="64" op_0_bw="10">
<![CDATA[
:38  %tmp_1708_cast = zext i10 %tmp_1347 to i64

]]></Node>
<StgValue><ssdm name="tmp_1708_cast"/></StgValue>
</operation>

<operation id="4881" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %weights_48_1_3x3_add_7 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1708_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_7"/></StgValue>
</operation>

<operation id="4882" st_id="416" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:40  store float %shuffle_conv_3x3_loa_12, float* %weights_48_1_3x3_add_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4883" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %.preheader492

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="4884" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader491:0  %i108 = phi i5 [ %i_109, %.preheader491.loopexit ], [ 0, %.preheader491.preheader ]

]]></Node>
<StgValue><ssdm name="i108"/></StgValue>
</operation>

<operation id="4885" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="7" op_0_bw="5">
<![CDATA[
.preheader491:1  %i109_cast = zext i5 %i108 to i7

]]></Node>
<StgValue><ssdm name="i109_cast"/></StgValue>
</operation>

<operation id="4886" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="11" op_0_bw="5">
<![CDATA[
.preheader491:2  %i109_cast1 = zext i5 %i108 to i11

]]></Node>
<StgValue><ssdm name="i109_cast1"/></StgValue>
</operation>

<operation id="4887" st_id="417" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader491:3  %exitcond150 = icmp eq i5 %i108, -8

]]></Node>
<StgValue><ssdm name="exitcond150"/></StgValue>
</operation>

<operation id="4888" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader491:4  %empty_583 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_583"/></StgValue>
</operation>

<operation id="4889" st_id="417" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader491:5  %i_109 = add i5 %i108, 1

]]></Node>
<StgValue><ssdm name="i_109"/></StgValue>
</operation>

<operation id="4890" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader491:6  br i1 %exitcond150, label %139, label %.preheader490.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4891" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp><literal name="exitcond150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4707" bw="0" op_0_bw="0">
<![CDATA[
.preheader490.preheader:0  br label %.preheader490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4892" st_id="417" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp><literal name="exitcond150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4736" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="4893" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader490:0  %k34 = phi i2 [ %k_35, %138 ], [ 0, %.preheader490.preheader ]

]]></Node>
<StgValue><ssdm name="k34"/></StgValue>
</operation>

<operation id="4894" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader490:1  %exitcond149 = icmp eq i2 %k34, -2

]]></Node>
<StgValue><ssdm name="exitcond149"/></StgValue>
</operation>

<operation id="4895" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader490:2  %empty_584 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_584"/></StgValue>
</operation>

<operation id="4896" st_id="418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader490:3  %k_35 = add i2 %k34, 1

]]></Node>
<StgValue><ssdm name="k_35"/></StgValue>
</operation>

<operation id="4897" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader490:4  br i1 %exitcond149, label %.preheader491.loopexit, label %138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4898" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp><literal name="exitcond149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4715" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1332 = trunc i2 %k34 to i1

]]></Node>
<StgValue><ssdm name="tmp_1332"/></StgValue>
</operation>

<operation id="4899" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp><literal name="exitcond149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4716" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl140 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1332, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl140"/></StgValue>
</operation>

<operation id="4900" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp><literal name="exitcond149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4717" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl140_cast = zext i6 %p_shl140 to i7

]]></Node>
<StgValue><ssdm name="p_shl140_cast"/></StgValue>
</operation>

<operation id="4901" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp><literal name="exitcond149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4718" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl141 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1332, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl141"/></StgValue>
</operation>

<operation id="4902" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp><literal name="exitcond149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4719" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl141_cast = zext i4 %p_shl141 to i7

]]></Node>
<StgValue><ssdm name="p_shl141_cast"/></StgValue>
</operation>

<operation id="4903" st_id="418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp><literal name="exitcond149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4720" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_559 = sub i7 %p_shl140_cast, %p_shl141_cast

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="4904" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp><literal name="exitcond149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4721" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_767_cast = sext i7 %tmp_559 to i11

]]></Node>
<StgValue><ssdm name="tmp_767_cast"/></StgValue>
</operation>

<operation id="4905" st_id="418" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp><literal name="exitcond149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4722" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp48 = add i11 -680, %tmp_767_cast

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="4906" st_id="418" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp><literal name="exitcond149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4723" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_560 = add i11 %i109_cast1, %tmp48

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="4907" st_id="418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp><literal name="exitcond149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4727" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_562 = add i7 %tmp_559, %i109_cast

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="4908" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4734" bw="0" op_0_bw="0">
<![CDATA[
.preheader491.loopexit:0  br label %.preheader491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="4909" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4724" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_561 = zext i11 %tmp_560 to i64

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="4910" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_38 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_561

]]></Node>
<StgValue><ssdm name="bias_addr_38"/></StgValue>
</operation>

<operation id="4911" st_id="419" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_38 = load float* %bias_addr_38, align 4

]]></Node>
<StgValue><ssdm name="bias_load_38"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="4912" st_id="420" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_38 = load float* %bias_addr_38, align 4

]]></Node>
<StgValue><ssdm name="bias_load_38"/></StgValue>
</operation>

<operation id="4913" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_771_cast = sext i7 %tmp_562 to i32

]]></Node>
<StgValue><ssdm name="tmp_771_cast"/></StgValue>
</operation>

<operation id="4914" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_563 = zext i32 %tmp_771_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="4915" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_21 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_563

]]></Node>
<StgValue><ssdm name="bias_48_addr_21"/></StgValue>
</operation>

<operation id="4916" st_id="420" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_38, float* %bias_48_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4917" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="4918" st_id="421" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4919" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit855

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="4920" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit855:0  %co131 = phi i5 [ 0, %139 ], [ %co_132, %.loopexit855.loopexit ]

]]></Node>
<StgValue><ssdm name="co131"/></StgValue>
</operation>

<operation id="4921" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="11" op_0_bw="5">
<![CDATA[
.loopexit855:1  %co133_cast = zext i5 %co131 to i11

]]></Node>
<StgValue><ssdm name="co133_cast"/></StgValue>
</operation>

<operation id="4922" st_id="422" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit855:2  %exitcond148 = icmp eq i5 %co131, -8

]]></Node>
<StgValue><ssdm name="exitcond148"/></StgValue>
</operation>

<operation id="4923" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit855:3  %empty_585 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_585"/></StgValue>
</operation>

<operation id="4924" st_id="422" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit855:4  %co_132 = add i5 %co131, 1

]]></Node>
<StgValue><ssdm name="co_132"/></StgValue>
</operation>

<operation id="4925" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit855:5  br i1 %exitcond148, label %.preheader487.preheader, label %.preheader489.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4926" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1311">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4746" bw="1" op_0_bw="5">
<![CDATA[
.preheader489.preheader:0  %tmp_1331 = trunc i5 %co131 to i1

]]></Node>
<StgValue><ssdm name="tmp_1331"/></StgValue>
</operation>

<operation id="4927" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1311">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4747" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader489.preheader:1  %p_shl142 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1331, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl142"/></StgValue>
</operation>

<operation id="4928" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1311">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4748" bw="7" op_0_bw="6">
<![CDATA[
.preheader489.preheader:2  %p_shl142_cast = zext i6 %p_shl142 to i7

]]></Node>
<StgValue><ssdm name="p_shl142_cast"/></StgValue>
</operation>

<operation id="4929" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1311">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4749" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader489.preheader:3  %p_shl143 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1331, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl143"/></StgValue>
</operation>

<operation id="4930" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1311">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4750" bw="7" op_0_bw="4">
<![CDATA[
.preheader489.preheader:4  %p_shl143_cast = zext i4 %p_shl143 to i7

]]></Node>
<StgValue><ssdm name="p_shl143_cast"/></StgValue>
</operation>

<operation id="4931" st_id="422" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1311">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4751" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader489.preheader:5  %tmp_558 = sub i7 %p_shl142_cast, %p_shl143_cast

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="4932" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1311">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4752" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader489.preheader:6  %p_lshr_f14_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co131, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f14_cast"/></StgValue>
</operation>

<operation id="4933" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1311">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4753" bw="7" op_0_bw="4">
<![CDATA[
.preheader489.preheader:7  %tmp_775_cast = zext i4 %p_lshr_f14_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_775_cast"/></StgValue>
</operation>

<operation id="4934" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1311">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4754" bw="0" op_0_bw="0">
<![CDATA[
.preheader489.preheader:8  br label %.preheader489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4935" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1313">
<or_exp><and_exp><literal name="exitcond148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4813" bw="0" op_0_bw="0">
<![CDATA[
.preheader487.preheader:0  br label %.preheader487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="4936" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader489:0  %ci54 = phi i5 [ 0, %.preheader489.preheader ], [ %ci_55, %.preheader489.loopexit ]

]]></Node>
<StgValue><ssdm name="ci54"/></StgValue>
</operation>

<operation id="4937" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="7" op_0_bw="5">
<![CDATA[
.preheader489:1  %ci54_cast = zext i5 %ci54 to i7

]]></Node>
<StgValue><ssdm name="ci54_cast"/></StgValue>
</operation>

<operation id="4938" st_id="423" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader489:2  %exitcond147 = icmp eq i5 %ci54, -8

]]></Node>
<StgValue><ssdm name="exitcond147"/></StgValue>
</operation>

<operation id="4939" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader489:3  %empty_586 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_586"/></StgValue>
</operation>

<operation id="4940" st_id="423" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader489:4  %ci_55 = add i5 %ci54, 1

]]></Node>
<StgValue><ssdm name="ci_55"/></StgValue>
</operation>

<operation id="4941" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader489:5  br i1 %exitcond147, label %.loopexit855.loopexit, label %.preheader488.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4942" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1316">
<or_exp><and_exp><literal name="exitcond147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4763" bw="18" op_0_bw="5">
<![CDATA[
.preheader488.preheader:0  %tmp_565_cast1 = zext i5 %ci54 to i18

]]></Node>
<StgValue><ssdm name="tmp_565_cast1"/></StgValue>
</operation>

<operation id="4943" st_id="423" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1316">
<or_exp><and_exp><literal name="exitcond147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4764" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader488.preheader:1  %tmp_566 = add i7 %tmp_558, %ci54_cast

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="4944" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1316">
<or_exp><and_exp><literal name="exitcond147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4765" bw="13" op_0_bw="7">
<![CDATA[
.preheader488.preheader:2  %tmp_567_cast = sext i7 %tmp_566 to i13

]]></Node>
<StgValue><ssdm name="tmp_567_cast"/></StgValue>
</operation>

<operation id="4945" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1316">
<or_exp><and_exp><literal name="exitcond147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4766" bw="0" op_0_bw="0">
<![CDATA[
.preheader488.preheader:3  br label %.preheader488

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4946" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1318">
<or_exp><and_exp><literal name="exitcond147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4811" bw="0" op_0_bw="0">
<![CDATA[
.loopexit855.loopexit:0  br label %.loopexit855

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="4947" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader488:0  %i114 = phi i3 [ %i_115, %140 ], [ 0, %.preheader488.preheader ]

]]></Node>
<StgValue><ssdm name="i114"/></StgValue>
</operation>

<operation id="4948" st_id="424" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader488:1  %exitcond146 = icmp eq i3 %i114, -4

]]></Node>
<StgValue><ssdm name="exitcond146"/></StgValue>
</operation>

<operation id="4949" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader488:2  %empty_587 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_587"/></StgValue>
</operation>

<operation id="4950" st_id="424" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader488:3  %i_115 = add i3 %i114, 1

]]></Node>
<StgValue><ssdm name="i_115"/></StgValue>
</operation>

<operation id="4951" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader488:4  br i1 %exitcond146, label %.preheader489.loopexit, label %140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4952" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4774" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1352 = trunc i3 %i114 to i2

]]></Node>
<StgValue><ssdm name="tmp_1352"/></StgValue>
</operation>

<operation id="4953" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4775" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl148 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1352, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl148"/></StgValue>
</operation>

<operation id="4954" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4776" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl148_cast = zext i7 %p_shl148 to i8

]]></Node>
<StgValue><ssdm name="p_shl148_cast"/></StgValue>
</operation>

<operation id="4955" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4777" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl149 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1352, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl149"/></StgValue>
</operation>

<operation id="4956" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4778" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl149_cast = zext i5 %p_shl149 to i8

]]></Node>
<StgValue><ssdm name="p_shl149_cast"/></StgValue>
</operation>

<operation id="4957" st_id="424" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4779" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_578 = sub i8 %p_shl148_cast, %p_shl149_cast

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="4958" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4780" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_793_cast = sext i8 %tmp_578 to i11

]]></Node>
<StgValue><ssdm name="tmp_793_cast"/></StgValue>
</operation>

<operation id="4959" st_id="424" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4781" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp49 = add i11 -488, %tmp_793_cast

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="4960" st_id="424" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4782" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_579 = add i11 %tmp49, %co133_cast

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="4961" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4793" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl150 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1352, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl150"/></StgValue>
</operation>

<operation id="4962" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4794" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl150_cast = zext i6 %p_shl150 to i7

]]></Node>
<StgValue><ssdm name="p_shl150_cast"/></StgValue>
</operation>

<operation id="4963" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4795" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl151 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1352, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl151"/></StgValue>
</operation>

<operation id="4964" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4796" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl151_cast = zext i4 %p_shl151 to i7

]]></Node>
<StgValue><ssdm name="p_shl151_cast"/></StgValue>
</operation>

<operation id="4965" st_id="424" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4797" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_580 = sub i7 %p_shl150_cast, %p_shl151_cast

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="4966" st_id="424" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4798" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_581 = add i7 %tmp_580, %tmp_775_cast

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="4967" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4799" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1357 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_581, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1357"/></StgValue>
</operation>

<operation id="4968" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4800" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1358 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_581, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1358"/></StgValue>
</operation>

<operation id="4969" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4801" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl524_cast = sext i11 %tmp_1358 to i13

]]></Node>
<StgValue><ssdm name="p_shl524_cast"/></StgValue>
</operation>

<operation id="4970" st_id="424" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4802" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1359 = sub i13 %tmp_1357, %p_shl524_cast

]]></Node>
<StgValue><ssdm name="tmp_1359"/></StgValue>
</operation>

<operation id="4971" st_id="424" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4803" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1360 = add i13 %tmp_567_cast, %tmp_1359

]]></Node>
<StgValue><ssdm name="tmp_1360"/></StgValue>
</operation>

<operation id="4972" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1323">
<or_exp><and_exp><literal name="exitcond146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4809" bw="0" op_0_bw="0">
<![CDATA[
.preheader489.loopexit:0  br label %.preheader489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="4973" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:9  %tmp_1353 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_579, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1353"/></StgValue>
</operation>

<operation id="4974" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="17" op_0_bw="16">
<![CDATA[
:10  %p_shl525_cast = zext i16 %tmp_1353 to i17

]]></Node>
<StgValue><ssdm name="p_shl525_cast"/></StgValue>
</operation>

<operation id="4975" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:11  %tmp_1354 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_579, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1354"/></StgValue>
</operation>

<operation id="4976" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="17" op_0_bw="14">
<![CDATA[
:12  %p_shl526_cast = zext i14 %tmp_1354 to i17

]]></Node>
<StgValue><ssdm name="p_shl526_cast"/></StgValue>
</operation>

<operation id="4977" st_id="425" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_1355 = sub i17 %p_shl525_cast, %p_shl526_cast

]]></Node>
<StgValue><ssdm name="tmp_1355"/></StgValue>
</operation>

<operation id="4978" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4788" bw="18" op_0_bw="17">
<![CDATA[
:14  %tmp_1718_cast = sext i17 %tmp_1355 to i18

]]></Node>
<StgValue><ssdm name="tmp_1718_cast"/></StgValue>
</operation>

<operation id="4979" st_id="425" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4789" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_1356 = add i18 %tmp_565_cast1, %tmp_1718_cast

]]></Node>
<StgValue><ssdm name="tmp_1356"/></StgValue>
</operation>

<operation id="4980" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="64" op_0_bw="18">
<![CDATA[
:16  %tmp_1719_cast = sext i18 %tmp_1356 to i64

]]></Node>
<StgValue><ssdm name="tmp_1719_cast"/></StgValue>
</operation>

<operation id="4981" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4791" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_23 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1719_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_23"/></StgValue>
</operation>

<operation id="4982" st_id="425" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4792" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_23 = load float* %shuffle_conv_1x1_add_23, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_23"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="4983" st_id="426" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4792" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_23 = load float* %shuffle_conv_1x1_add_23, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_23"/></StgValue>
</operation>

<operation id="4984" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1727_cast = sext i13 %tmp_1360 to i64

]]></Node>
<StgValue><ssdm name="tmp_1727_cast"/></StgValue>
</operation>

<operation id="4985" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_14 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1727_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_14"/></StgValue>
</operation>

<operation id="4986" st_id="426" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_23, float* %weights_48_48_1x1_ad_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4987" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader488

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="4988" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader487:0  %i110 = phi i5 [ %i_111, %.preheader487.loopexit ], [ 0, %.preheader487.preheader ]

]]></Node>
<StgValue><ssdm name="i110"/></StgValue>
</operation>

<operation id="4989" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="7" op_0_bw="5">
<![CDATA[
.preheader487:1  %i111_cast = zext i5 %i110 to i7

]]></Node>
<StgValue><ssdm name="i111_cast"/></StgValue>
</operation>

<operation id="4990" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="11" op_0_bw="5">
<![CDATA[
.preheader487:2  %i111_cast1 = zext i5 %i110 to i11

]]></Node>
<StgValue><ssdm name="i111_cast1"/></StgValue>
</operation>

<operation id="4991" st_id="427" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader487:3  %exitcond145 = icmp eq i5 %i110, -8

]]></Node>
<StgValue><ssdm name="exitcond145"/></StgValue>
</operation>

<operation id="4992" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader487:4  %empty_588 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_588"/></StgValue>
</operation>

<operation id="4993" st_id="427" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4820" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader487:5  %i_111 = add i5 %i110, 1

]]></Node>
<StgValue><ssdm name="i_111"/></StgValue>
</operation>

<operation id="4994" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader487:6  br i1 %exitcond145, label %142, label %.preheader486.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4995" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1328">
<or_exp><and_exp><literal name="exitcond145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4823" bw="0" op_0_bw="0">
<![CDATA[
.preheader486.preheader:0  br label %.preheader486

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4996" st_id="427" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1330">
<or_exp><and_exp><literal name="exitcond145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4852" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="4997" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4825" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader486:0  %k36 = phi i2 [ %k_37, %141 ], [ 0, %.preheader486.preheader ]

]]></Node>
<StgValue><ssdm name="k36"/></StgValue>
</operation>

<operation id="4998" st_id="428" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader486:1  %exitcond144 = icmp eq i2 %k36, -2

]]></Node>
<StgValue><ssdm name="exitcond144"/></StgValue>
</operation>

<operation id="4999" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4827" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader486:2  %empty_589 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_589"/></StgValue>
</operation>

<operation id="5000" st_id="428" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4828" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader486:3  %k_37 = add i2 %k36, 1

]]></Node>
<StgValue><ssdm name="k_37"/></StgValue>
</operation>

<operation id="5001" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4829" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader486:4  br i1 %exitcond144, label %.preheader487.loopexit, label %141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5002" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4831" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1351 = trunc i2 %k36 to i1

]]></Node>
<StgValue><ssdm name="tmp_1351"/></StgValue>
</operation>

<operation id="5003" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4832" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl144 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1351, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl144"/></StgValue>
</operation>

<operation id="5004" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4833" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl144_cast = zext i6 %p_shl144 to i7

]]></Node>
<StgValue><ssdm name="p_shl144_cast"/></StgValue>
</operation>

<operation id="5005" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4834" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl145 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1351, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl145"/></StgValue>
</operation>

<operation id="5006" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4835" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl145_cast = zext i4 %p_shl145 to i7

]]></Node>
<StgValue><ssdm name="p_shl145_cast"/></StgValue>
</operation>

<operation id="5007" st_id="428" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4836" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_573 = sub i7 %p_shl144_cast, %p_shl145_cast

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="5008" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4837" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_777_cast = sext i7 %tmp_573 to i11

]]></Node>
<StgValue><ssdm name="tmp_777_cast"/></StgValue>
</operation>

<operation id="5009" st_id="428" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4838" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp50 = add i11 -632, %tmp_777_cast

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="5010" st_id="428" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4839" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_574 = add i11 %i111_cast1, %tmp50

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="5011" st_id="428" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4843" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_576 = add i7 %tmp_573, %i111_cast

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="5012" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1335">
<or_exp><and_exp><literal name="exitcond144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4850" bw="0" op_0_bw="0">
<![CDATA[
.preheader487.loopexit:0  br label %.preheader487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="5013" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4840" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_575 = zext i11 %tmp_574 to i64

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="5014" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_39 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_575

]]></Node>
<StgValue><ssdm name="bias_addr_39"/></StgValue>
</operation>

<operation id="5015" st_id="429" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_39 = load float* %bias_addr_39, align 4

]]></Node>
<StgValue><ssdm name="bias_load_39"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="5016" st_id="430" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_39 = load float* %bias_addr_39, align 4

]]></Node>
<StgValue><ssdm name="bias_load_39"/></StgValue>
</operation>

<operation id="5017" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_781_cast = sext i7 %tmp_576 to i32

]]></Node>
<StgValue><ssdm name="tmp_781_cast"/></StgValue>
</operation>

<operation id="5018" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_577 = zext i32 %tmp_781_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="5019" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_22 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_577

]]></Node>
<StgValue><ssdm name="bias_48_addr_22"/></StgValue>
</operation>

<operation id="5020" st_id="430" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_39, float* %bias_48_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5021" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader486

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="5022" st_id="431" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5023" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4853" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit854

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="5024" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit854:0  %co133 = phi i6 [ 0, %142 ], [ %co_134, %.loopexit854.loopexit ]

]]></Node>
<StgValue><ssdm name="co133"/></StgValue>
</operation>

<operation id="5025" st_id="432" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit854:1  %exitcond143 = icmp eq i6 %co133, -16

]]></Node>
<StgValue><ssdm name="exitcond143"/></StgValue>
</operation>

<operation id="5026" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit854:2  %empty_590 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_590"/></StgValue>
</operation>

<operation id="5027" st_id="432" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit854:3  %co_134 = add i6 %co133, 1

]]></Node>
<StgValue><ssdm name="co_134"/></StgValue>
</operation>

<operation id="5028" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit854:4  br i1 %exitcond143, label %144, label %.preheader485.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5029" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1341">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4861" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader485.preheader:0  %tmp_1348 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co133, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1348"/></StgValue>
</operation>

<operation id="5030" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1341">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4862" bw="10" op_0_bw="9">
<![CDATA[
.preheader485.preheader:1  %p_shl527_cast = zext i9 %tmp_1348 to i10

]]></Node>
<StgValue><ssdm name="p_shl527_cast"/></StgValue>
</operation>

<operation id="5031" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1341">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4863" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader485.preheader:2  %tmp_1349 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co133, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1349"/></StgValue>
</operation>

<operation id="5032" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1341">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4864" bw="10" op_0_bw="7">
<![CDATA[
.preheader485.preheader:3  %p_shl528_cast = zext i7 %tmp_1349 to i10

]]></Node>
<StgValue><ssdm name="p_shl528_cast"/></StgValue>
</operation>

<operation id="5033" st_id="432" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1341">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4865" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader485.preheader:4  %tmp_1350 = add i10 %p_shl528_cast, %p_shl527_cast

]]></Node>
<StgValue><ssdm name="tmp_1350"/></StgValue>
</operation>

<operation id="5034" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1341">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4866" bw="0" op_0_bw="0">
<![CDATA[
.preheader485.preheader:5  br label %.preheader485

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5035" st_id="432" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1343">
<or_exp><and_exp><literal name="exitcond143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4902" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_5_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="5036" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader485:0  %h98 = phi i4 [ 0, %.preheader485.preheader ], [ %h_99, %.preheader485.loopexit ]

]]></Node>
<StgValue><ssdm name="h98"/></StgValue>
</operation>

<operation id="5037" st_id="433" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader485:1  %exitcond142 = icmp eq i4 %h98, -8

]]></Node>
<StgValue><ssdm name="exitcond142"/></StgValue>
</operation>

<operation id="5038" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4870" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader485:2  %empty_591 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_591"/></StgValue>
</operation>

<operation id="5039" st_id="433" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader485:3  %h_99 = add i4 %h98, 1

]]></Node>
<StgValue><ssdm name="h_99"/></StgValue>
</operation>

<operation id="5040" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader485:4  br i1 %exitcond142, label %.loopexit854.loopexit, label %.preheader484.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5041" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp><literal name="exitcond142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4874" bw="10" op_0_bw="4">
<![CDATA[
.preheader484.preheader:0  %tmp_583_cast = zext i4 %h_99 to i10

]]></Node>
<StgValue><ssdm name="tmp_583_cast"/></StgValue>
</operation>

<operation id="5042" st_id="433" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp><literal name="exitcond142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4875" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.preheader:1  %tmp_1367 = add i10 %tmp_583_cast, %tmp_1350

]]></Node>
<StgValue><ssdm name="tmp_1367"/></StgValue>
</operation>

<operation id="5043" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp><literal name="exitcond142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4876" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader484.preheader:2  %tmp_1368 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1367, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1368"/></StgValue>
</operation>

<operation id="5044" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp><literal name="exitcond142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4877" bw="15" op_0_bw="13">
<![CDATA[
.preheader484.preheader:3  %p_shl529_cast = zext i13 %tmp_1368 to i15

]]></Node>
<StgValue><ssdm name="p_shl529_cast"/></StgValue>
</operation>

<operation id="5045" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp><literal name="exitcond142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4878" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader484.preheader:4  %tmp_1369 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1367, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1369"/></StgValue>
</operation>

<operation id="5046" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp><literal name="exitcond142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4879" bw="15" op_0_bw="11">
<![CDATA[
.preheader484.preheader:5  %p_shl530_cast = zext i11 %tmp_1369 to i15

]]></Node>
<StgValue><ssdm name="p_shl530_cast"/></StgValue>
</operation>

<operation id="5047" st_id="433" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp><literal name="exitcond142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4880" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader484.preheader:6  %tmp_1370 = add i15 %p_shl529_cast, %p_shl530_cast

]]></Node>
<StgValue><ssdm name="tmp_1370"/></StgValue>
</operation>

<operation id="5048" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp><literal name="exitcond142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4881" bw="0" op_0_bw="0">
<![CDATA[
.preheader484.preheader:7  br label %.preheader484

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5049" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1348">
<or_exp><and_exp><literal name="exitcond142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4900" bw="0" op_0_bw="0">
<![CDATA[
.loopexit854.loopexit:0  br label %.loopexit854

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="5050" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader484:0  %w97 = phi i4 [ %w_98, %143 ], [ 0, %.preheader484.preheader ]

]]></Node>
<StgValue><ssdm name="w97"/></StgValue>
</operation>

<operation id="5051" st_id="434" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader484:1  %exitcond141 = icmp eq i4 %w97, -8

]]></Node>
<StgValue><ssdm name="exitcond141"/></StgValue>
</operation>

<operation id="5052" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4885" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader484:2  %empty_592 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_592"/></StgValue>
</operation>

<operation id="5053" st_id="434" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4886" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader484:3  %w_98 = add i4 %w97, 1

]]></Node>
<StgValue><ssdm name="w_98"/></StgValue>
</operation>

<operation id="5054" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4887" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader484:4  br i1 %exitcond141, label %.preheader485.loopexit, label %143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5055" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1351">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4889" bw="15" op_0_bw="4">
<![CDATA[
:0  %tmp_586_cast = zext i4 %w_98 to i15

]]></Node>
<StgValue><ssdm name="tmp_586_cast"/></StgValue>
</operation>

<operation id="5056" st_id="434" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1351">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4890" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_1380 = add i15 %tmp_1370, %tmp_586_cast

]]></Node>
<StgValue><ssdm name="tmp_1380"/></StgValue>
</operation>

<operation id="5057" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1351">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4891" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_1748_cast = zext i15 %tmp_1380 to i64

]]></Node>
<StgValue><ssdm name="tmp_1748_cast"/></StgValue>
</operation>

<operation id="5058" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1351">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4892" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffleunit1_4_outpu_2 = getelementptr [9600 x float]* @shuffleunit1_4_outpu, i64 0, i64 %tmp_1748_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_4_outpu_2"/></StgValue>
</operation>

<operation id="5059" st_id="434" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1351">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4894" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit1_4_outpu_3 = load float* %shuffleunit1_4_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_4_outpu_3"/></StgValue>
</operation>

<operation id="5060" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1353">
<or_exp><and_exp><literal name="exitcond141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4898" bw="0" op_0_bw="0">
<![CDATA[
.preheader485.loopexit:0  br label %.preheader485

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="5061" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_p_a_11 = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1748_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a_11"/></StgValue>
</operation>

<operation id="5062" st_id="435" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4894" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit1_4_outpu_3 = load float* %shuffleunit1_4_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_4_outpu_3"/></StgValue>
</operation>

<operation id="5063" st_id="435" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store float %shuffleunit1_4_outpu_3, float* %buffer0_1_48_8x8_p_a_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5064" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4896" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader484

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="5065" st_id="436" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4902" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_5_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5066" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4903" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit853

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="5067" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4905" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit853:0  %co135 = phi i6 [ 0, %144 ], [ %co_136, %.loopexit853.loopexit ]

]]></Node>
<StgValue><ssdm name="co135"/></StgValue>
</operation>

<operation id="5068" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4906" bw="7" op_0_bw="6">
<![CDATA[
.loopexit853:1  %co136_cast = zext i6 %co135 to i7

]]></Node>
<StgValue><ssdm name="co136_cast"/></StgValue>
</operation>

<operation id="5069" st_id="437" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4907" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit853:2  %exitcond140 = icmp eq i6 %co135, -16

]]></Node>
<StgValue><ssdm name="exitcond140"/></StgValue>
</operation>

<operation id="5070" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4908" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit853:3  %empty_593 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_593"/></StgValue>
</operation>

<operation id="5071" st_id="437" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4909" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit853:4  %co_136 = add i6 %co135, 1

]]></Node>
<StgValue><ssdm name="co_136"/></StgValue>
</operation>

<operation id="5072" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4910" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit853:5  br i1 %exitcond140, label %.preheader481.preheader, label %.preheader483.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5073" st_id="437" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4912" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader483.preheader:0  %tmp_582 = add i7 %co136_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="5074" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4913" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader483.preheader:1  %tmp_1361 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_582, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1361"/></StgValue>
</operation>

<operation id="5075" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4914" bw="11" op_0_bw="10">
<![CDATA[
.preheader483.preheader:2  %p_shl533_cast = zext i10 %tmp_1361 to i11

]]></Node>
<StgValue><ssdm name="p_shl533_cast"/></StgValue>
</operation>

<operation id="5076" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4915" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader483.preheader:3  %tmp_1362 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_582, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1362"/></StgValue>
</operation>

<operation id="5077" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4916" bw="11" op_0_bw="8">
<![CDATA[
.preheader483.preheader:4  %p_shl534_cast = zext i8 %tmp_1362 to i11

]]></Node>
<StgValue><ssdm name="p_shl534_cast"/></StgValue>
</operation>

<operation id="5078" st_id="437" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4917" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader483.preheader:5  %tmp_1363 = add i11 %p_shl534_cast, %p_shl533_cast

]]></Node>
<StgValue><ssdm name="tmp_1363"/></StgValue>
</operation>

<operation id="5079" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4918" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader483.preheader:6  %tmp_1364 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co135, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1364"/></StgValue>
</operation>

<operation id="5080" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4919" bw="10" op_0_bw="9">
<![CDATA[
.preheader483.preheader:7  %p_shl531_cast = zext i9 %tmp_1364 to i10

]]></Node>
<StgValue><ssdm name="p_shl531_cast"/></StgValue>
</operation>

<operation id="5081" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4920" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader483.preheader:8  %tmp_1365 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co135, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1365"/></StgValue>
</operation>

<operation id="5082" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4921" bw="10" op_0_bw="7">
<![CDATA[
.preheader483.preheader:9  %p_shl532_cast = zext i7 %tmp_1365 to i10

]]></Node>
<StgValue><ssdm name="p_shl532_cast"/></StgValue>
</operation>

<operation id="5083" st_id="437" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4922" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader483.preheader:10  %tmp_1366 = add i10 %p_shl532_cast, %p_shl531_cast

]]></Node>
<StgValue><ssdm name="tmp_1366"/></StgValue>
</operation>

<operation id="5084" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4923" bw="0" op_0_bw="0">
<![CDATA[
.preheader483.preheader:11  br label %.preheader483

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5085" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1360">
<or_exp><and_exp><literal name="exitcond140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4969" bw="0" op_0_bw="0">
<![CDATA[
.preheader481.preheader:0  br label %.preheader481

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="5086" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4925" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader483:0  %h100 = phi i4 [ 0, %.preheader483.preheader ], [ %h_101, %.preheader483.loopexit ]

]]></Node>
<StgValue><ssdm name="h100"/></StgValue>
</operation>

<operation id="5087" st_id="438" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4926" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader483:1  %exitcond139 = icmp eq i4 %h100, -8

]]></Node>
<StgValue><ssdm name="exitcond139"/></StgValue>
</operation>

<operation id="5088" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4927" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader483:2  %empty_594 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_594"/></StgValue>
</operation>

<operation id="5089" st_id="438" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4928" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader483:3  %h_101 = add i4 %h100, 1

]]></Node>
<StgValue><ssdm name="h_101"/></StgValue>
</operation>

<operation id="5090" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4929" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader483:4  br i1 %exitcond139, label %.loopexit853.loopexit, label %.preheader482.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5091" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4931" bw="10" op_0_bw="4">
<![CDATA[
.preheader482.preheader:0  %tmp_585_cast1 = zext i4 %h_101 to i10

]]></Node>
<StgValue><ssdm name="tmp_585_cast1"/></StgValue>
</operation>

<operation id="5092" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4932" bw="11" op_0_bw="4">
<![CDATA[
.preheader482.preheader:1  %tmp_585_cast = zext i4 %h_101 to i11

]]></Node>
<StgValue><ssdm name="tmp_585_cast"/></StgValue>
</operation>

<operation id="5093" st_id="438" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4933" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader482.preheader:2  %tmp_1372 = add i11 %tmp_585_cast, %tmp_1363

]]></Node>
<StgValue><ssdm name="tmp_1372"/></StgValue>
</operation>

<operation id="5094" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4934" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader482.preheader:3  %tmp_1373 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1372, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1373"/></StgValue>
</operation>

<operation id="5095" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4935" bw="15" op_0_bw="14">
<![CDATA[
.preheader482.preheader:4  %p_shl537_cast = zext i14 %tmp_1373 to i15

]]></Node>
<StgValue><ssdm name="p_shl537_cast"/></StgValue>
</operation>

<operation id="5096" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4936" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader482.preheader:5  %tmp_1374 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_1372, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1374"/></StgValue>
</operation>

<operation id="5097" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4937" bw="15" op_0_bw="12">
<![CDATA[
.preheader482.preheader:6  %p_shl538_cast = zext i12 %tmp_1374 to i15

]]></Node>
<StgValue><ssdm name="p_shl538_cast"/></StgValue>
</operation>

<operation id="5098" st_id="438" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4938" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader482.preheader:7  %tmp_1375 = add i15 %p_shl537_cast, %p_shl538_cast

]]></Node>
<StgValue><ssdm name="tmp_1375"/></StgValue>
</operation>

<operation id="5099" st_id="438" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4939" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader482.preheader:8  %tmp_1376 = add i10 %tmp_585_cast1, %tmp_1366

]]></Node>
<StgValue><ssdm name="tmp_1376"/></StgValue>
</operation>

<operation id="5100" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4940" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader482.preheader:9  %tmp_1377 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1376, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1377"/></StgValue>
</operation>

<operation id="5101" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4941" bw="14" op_0_bw="13">
<![CDATA[
.preheader482.preheader:10  %p_shl535_cast = zext i13 %tmp_1377 to i14

]]></Node>
<StgValue><ssdm name="p_shl535_cast"/></StgValue>
</operation>

<operation id="5102" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4942" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader482.preheader:11  %tmp_1378 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1376, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1378"/></StgValue>
</operation>

<operation id="5103" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4943" bw="14" op_0_bw="11">
<![CDATA[
.preheader482.preheader:12  %p_shl536_cast = zext i11 %tmp_1378 to i14

]]></Node>
<StgValue><ssdm name="p_shl536_cast"/></StgValue>
</operation>

<operation id="5104" st_id="438" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4944" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader482.preheader:13  %tmp_1379 = add i14 %p_shl535_cast, %p_shl536_cast

]]></Node>
<StgValue><ssdm name="tmp_1379"/></StgValue>
</operation>

<operation id="5105" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4945" bw="0" op_0_bw="0">
<![CDATA[
.preheader482.preheader:14  br label %.preheader482

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5106" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1365">
<or_exp><and_exp><literal name="exitcond139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4967" bw="0" op_0_bw="0">
<![CDATA[
.loopexit853.loopexit:0  br label %.loopexit853

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="5107" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4947" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader482:0  %w99 = phi i4 [ %w_100, %145 ], [ 0, %.preheader482.preheader ]

]]></Node>
<StgValue><ssdm name="w99"/></StgValue>
</operation>

<operation id="5108" st_id="439" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4948" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader482:1  %exitcond138 = icmp eq i4 %w99, -8

]]></Node>
<StgValue><ssdm name="exitcond138"/></StgValue>
</operation>

<operation id="5109" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4949" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader482:2  %empty_595 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_595"/></StgValue>
</operation>

<operation id="5110" st_id="439" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4950" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader482:3  %w_100 = add i4 %w99, 1

]]></Node>
<StgValue><ssdm name="w_100"/></StgValue>
</operation>

<operation id="5111" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4951" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader482:4  br i1 %exitcond138, label %.preheader483.loopexit, label %145

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5112" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4953" bw="14" op_0_bw="4">
<![CDATA[
:0  %tmp_590_cast1 = zext i4 %w_100 to i14

]]></Node>
<StgValue><ssdm name="tmp_590_cast1"/></StgValue>
</operation>

<operation id="5113" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4954" bw="15" op_0_bw="4">
<![CDATA[
:1  %tmp_590_cast = zext i4 %w_100 to i15

]]></Node>
<StgValue><ssdm name="tmp_590_cast"/></StgValue>
</operation>

<operation id="5114" st_id="439" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4955" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_1381 = add i15 %tmp_1375, %tmp_590_cast

]]></Node>
<StgValue><ssdm name="tmp_1381"/></StgValue>
</operation>

<operation id="5115" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4956" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1749_cast = zext i15 %tmp_1381 to i64

]]></Node>
<StgValue><ssdm name="tmp_1749_cast"/></StgValue>
</operation>

<operation id="5116" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4957" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit1_5_outpu = getelementptr [9600 x float]* @shuffleunit1_5_outpu, i64 0, i64 %tmp_1749_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_5_outpu"/></StgValue>
</operation>

<operation id="5117" st_id="439" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4958" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %tmp_1382 = add i14 %tmp_1379, %tmp_590_cast1

]]></Node>
<StgValue><ssdm name="tmp_1382"/></StgValue>
</operation>

<operation id="5118" st_id="439" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4961" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit1_5_outpu_1 = load float* %shuffleunit1_5_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_5_outpu_1"/></StgValue>
</operation>

<operation id="5119" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1370">
<or_exp><and_exp><literal name="exitcond138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4965" bw="0" op_0_bw="0">
<![CDATA[
.preheader483.loopexit:0  br label %.preheader483

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="5120" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4959" bw="64" op_0_bw="14">
<![CDATA[
:6  %tmp_1750_cast = zext i14 %tmp_1382 to i64

]]></Node>
<StgValue><ssdm name="tmp_1750_cast"/></StgValue>
</operation>

<operation id="5121" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4960" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_48_8x8_p_a_12 = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1750_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a_12"/></StgValue>
</operation>

<operation id="5122" st_id="440" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4961" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit1_5_outpu_1 = load float* %shuffleunit1_5_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_5_outpu_1"/></StgValue>
</operation>

<operation id="5123" st_id="440" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4962" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:9  store float %shuffleunit1_5_outpu_1, float* %buffer0_1_48_8x8_p_a_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5124" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4963" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader482

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="5125" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4971" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader481:0  %co137 = phi i5 [ %co_138, %.preheader481.loopexit ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="co137"/></StgValue>
</operation>

<operation id="5126" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="10" op_0_bw="5">
<![CDATA[
.preheader481:1  %co138_cast344_cast = zext i5 %co137 to i10

]]></Node>
<StgValue><ssdm name="co138_cast344_cast"/></StgValue>
</operation>

<operation id="5127" st_id="441" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader481:2  %exitcond137 = icmp eq i5 %co137, -8

]]></Node>
<StgValue><ssdm name="exitcond137"/></StgValue>
</operation>

<operation id="5128" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4974" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader481:3  %empty_596 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_596"/></StgValue>
</operation>

<operation id="5129" st_id="441" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4975" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader481:4  %co_138 = add i5 %co137, 1

]]></Node>
<StgValue><ssdm name="co_138"/></StgValue>
</operation>

<operation id="5130" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4976" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader481:5  br i1 %exitcond137, label %.preheader478.preheader, label %.preheader480.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5131" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4978" bw="1" op_0_bw="5">
<![CDATA[
.preheader480.preheader:0  %tmp_1371 = trunc i5 %co137 to i1

]]></Node>
<StgValue><ssdm name="tmp_1371"/></StgValue>
</operation>

<operation id="5132" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4979" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader480.preheader:1  %p_shl152 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1371, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl152"/></StgValue>
</operation>

<operation id="5133" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4980" bw="7" op_0_bw="6">
<![CDATA[
.preheader480.preheader:2  %p_shl152_cast = zext i6 %p_shl152 to i7

]]></Node>
<StgValue><ssdm name="p_shl152_cast"/></StgValue>
</operation>

<operation id="5134" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4981" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader480.preheader:3  %p_shl153 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1371, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl153"/></StgValue>
</operation>

<operation id="5135" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4982" bw="7" op_0_bw="4">
<![CDATA[
.preheader480.preheader:4  %p_shl153_cast = zext i4 %p_shl153 to i7

]]></Node>
<StgValue><ssdm name="p_shl153_cast"/></StgValue>
</operation>

<operation id="5136" st_id="441" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4983" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader480.preheader:5  %tmp_584 = sub i7 %p_shl152_cast, %p_shl153_cast

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="5137" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4984" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader480.preheader:6  %p_lshr_f15_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co137, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f15_cast"/></StgValue>
</operation>

<operation id="5138" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4985" bw="7" op_0_bw="4">
<![CDATA[
.preheader480.preheader:7  %tmp_805_cast = zext i4 %p_lshr_f15_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_805_cast"/></StgValue>
</operation>

<operation id="5139" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4986" bw="0" op_0_bw="0">
<![CDATA[
.preheader480.preheader:8  br label %.preheader480

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5140" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp><literal name="exitcond137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5047" bw="0" op_0_bw="0">
<![CDATA[
.preheader478.preheader:0  br label %.preheader478

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="5141" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4988" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader480:0  %ci56 = phi i5 [ 0, %.preheader480.preheader ], [ %ci_57, %.preheader480.loopexit ]

]]></Node>
<StgValue><ssdm name="ci56"/></StgValue>
</operation>

<operation id="5142" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4989" bw="7" op_0_bw="5">
<![CDATA[
.preheader480:1  %ci56_cast = zext i5 %ci56 to i7

]]></Node>
<StgValue><ssdm name="ci56_cast"/></StgValue>
</operation>

<operation id="5143" st_id="442" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4990" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader480:2  %exitcond136 = icmp eq i5 %ci56, -8

]]></Node>
<StgValue><ssdm name="exitcond136"/></StgValue>
</operation>

<operation id="5144" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4991" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader480:3  %empty_597 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_597"/></StgValue>
</operation>

<operation id="5145" st_id="442" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4992" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader480:4  %ci_57 = add i5 %ci56, 1

]]></Node>
<StgValue><ssdm name="ci_57"/></StgValue>
</operation>

<operation id="5146" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4993" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader480:5  br i1 %exitcond136, label %.preheader481.loopexit, label %.preheader479.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5147" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1379">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4995" bw="18" op_0_bw="5">
<![CDATA[
.preheader479.preheader:0  %tmp_587_cast = zext i5 %ci56 to i18

]]></Node>
<StgValue><ssdm name="tmp_587_cast"/></StgValue>
</operation>

<operation id="5148" st_id="442" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1379">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4996" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader479.preheader:1  %tmp_588 = add i7 %tmp_584, %ci56_cast

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="5149" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1379">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4997" bw="13" op_0_bw="7">
<![CDATA[
.preheader479.preheader:2  %tmp_589_cast1 = sext i7 %tmp_588 to i13

]]></Node>
<StgValue><ssdm name="tmp_589_cast1"/></StgValue>
</operation>

<operation id="5150" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1379">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4998" bw="0" op_0_bw="0">
<![CDATA[
.preheader479.preheader:3  br label %.preheader479

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5151" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1381">
<or_exp><and_exp><literal name="exitcond136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5045" bw="0" op_0_bw="0">
<![CDATA[
.preheader481.loopexit:0  br label %.preheader481

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="5152" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader479:0  %i118 = phi i3 [ %i_119, %146 ], [ 0, %.preheader479.preheader ]

]]></Node>
<StgValue><ssdm name="i118"/></StgValue>
</operation>

<operation id="5153" st_id="443" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader479:1  %exitcond135 = icmp eq i3 %i118, -4

]]></Node>
<StgValue><ssdm name="exitcond135"/></StgValue>
</operation>

<operation id="5154" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5002" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader479:2  %empty_598 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_598"/></StgValue>
</operation>

<operation id="5155" st_id="443" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader479:3  %i_119 = add i3 %i118, 1

]]></Node>
<StgValue><ssdm name="i_119"/></StgValue>
</operation>

<operation id="5156" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5004" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader479:4  br i1 %exitcond135, label %.preheader480.loopexit, label %146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5157" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5006" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1384 = trunc i3 %i118 to i2

]]></Node>
<StgValue><ssdm name="tmp_1384"/></StgValue>
</operation>

<operation id="5158" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5007" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl156 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1384, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl156"/></StgValue>
</operation>

<operation id="5159" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5008" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl156_cast = zext i7 %p_shl156 to i8

]]></Node>
<StgValue><ssdm name="p_shl156_cast"/></StgValue>
</operation>

<operation id="5160" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5009" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl157 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1384, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl157"/></StgValue>
</operation>

<operation id="5161" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5010" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl157_cast = zext i5 %p_shl157 to i8

]]></Node>
<StgValue><ssdm name="p_shl157_cast"/></StgValue>
</operation>

<operation id="5162" st_id="443" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5011" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_596 = sub i8 %p_shl156_cast, %p_shl157_cast

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="5163" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5012" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_820_cast_cast = sext i8 %tmp_596 to i10

]]></Node>
<StgValue><ssdm name="tmp_820_cast_cast"/></StgValue>
</operation>

<operation id="5164" st_id="443" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5013" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp51 = add i10 -392, %tmp_820_cast_cast

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="5165" st_id="443" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_597 = add i10 %tmp51, %co138_cast344_cast

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="5166" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5027" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:21  %p_shl158 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1384, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl158"/></StgValue>
</operation>

<operation id="5167" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5028" bw="7" op_0_bw="6">
<![CDATA[
:22  %p_shl158_cast = zext i6 %p_shl158 to i7

]]></Node>
<StgValue><ssdm name="p_shl158_cast"/></StgValue>
</operation>

<operation id="5168" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5029" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:23  %p_shl159 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1384, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl159"/></StgValue>
</operation>

<operation id="5169" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5030" bw="7" op_0_bw="4">
<![CDATA[
:24  %p_shl159_cast = zext i4 %p_shl159 to i7

]]></Node>
<StgValue><ssdm name="p_shl159_cast"/></StgValue>
</operation>

<operation id="5170" st_id="443" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5031" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_598 = sub i7 %p_shl158_cast, %p_shl159_cast

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="5171" st_id="443" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5032" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:26  %tmp_599 = add i7 %tmp_598, %tmp_805_cast

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="5172" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5033" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:27  %tmp_1391 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_599, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1391"/></StgValue>
</operation>

<operation id="5173" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5034" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:28  %tmp_1392 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_599, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1392"/></StgValue>
</operation>

<operation id="5174" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5035" bw="13" op_0_bw="11">
<![CDATA[
:29  %p_shl540_cast = sext i11 %tmp_1392 to i13

]]></Node>
<StgValue><ssdm name="p_shl540_cast"/></StgValue>
</operation>

<operation id="5175" st_id="443" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5036" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_1393 = sub i13 %tmp_1391, %p_shl540_cast

]]></Node>
<StgValue><ssdm name="tmp_1393"/></StgValue>
</operation>

<operation id="5176" st_id="443" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5037" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:31  %tmp_1394 = add i13 %tmp_589_cast1, %tmp_1393

]]></Node>
<StgValue><ssdm name="tmp_1394"/></StgValue>
</operation>

<operation id="5177" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="exitcond135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5043" bw="0" op_0_bw="0">
<![CDATA[
.preheader480.loopexit:0  br label %.preheader480

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="5178" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5015" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:9  %tmp_1385 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_597, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1385"/></StgValue>
</operation>

<operation id="5179" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5016" bw="16" op_0_bw="15">
<![CDATA[
:10  %tmp_1386 = sext i15 %tmp_1385 to i16

]]></Node>
<StgValue><ssdm name="tmp_1386"/></StgValue>
</operation>

<operation id="5180" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="17" op_0_bw="16">
<![CDATA[
:11  %p_shl541_cast = zext i16 %tmp_1386 to i17

]]></Node>
<StgValue><ssdm name="p_shl541_cast"/></StgValue>
</operation>

<operation id="5181" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5018" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:12  %tmp_1387 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_597, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1387"/></StgValue>
</operation>

<operation id="5182" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5019" bw="14" op_0_bw="13">
<![CDATA[
:13  %tmp_1388 = sext i13 %tmp_1387 to i14

]]></Node>
<StgValue><ssdm name="tmp_1388"/></StgValue>
</operation>

<operation id="5183" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="17" op_0_bw="14">
<![CDATA[
:14  %p_shl542_cast = zext i14 %tmp_1388 to i17

]]></Node>
<StgValue><ssdm name="p_shl542_cast"/></StgValue>
</operation>

<operation id="5184" st_id="444" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:15  %tmp_1389 = sub i17 %p_shl541_cast, %p_shl542_cast

]]></Node>
<StgValue><ssdm name="tmp_1389"/></StgValue>
</operation>

<operation id="5185" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="18" op_0_bw="17">
<![CDATA[
:16  %tmp_1759_cast = sext i17 %tmp_1389 to i18

]]></Node>
<StgValue><ssdm name="tmp_1759_cast"/></StgValue>
</operation>

<operation id="5186" st_id="444" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5023" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:17  %tmp_1390 = add i18 %tmp_587_cast, %tmp_1759_cast

]]></Node>
<StgValue><ssdm name="tmp_1390"/></StgValue>
</operation>

<operation id="5187" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="64" op_0_bw="18">
<![CDATA[
:18  %tmp_1760_cast = sext i18 %tmp_1390 to i64

]]></Node>
<StgValue><ssdm name="tmp_1760_cast"/></StgValue>
</operation>

<operation id="5188" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5025" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_1x1_add_24 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1760_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_24"/></StgValue>
</operation>

<operation id="5189" st_id="444" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_24 = load float* %shuffle_conv_1x1_add_24, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_24"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="5190" st_id="445" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_24 = load float* %shuffle_conv_1x1_add_24, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_24"/></StgValue>
</operation>

<operation id="5191" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5038" bw="64" op_0_bw="13">
<![CDATA[
:32  %tmp_1768_cast = sext i13 %tmp_1394 to i64

]]></Node>
<StgValue><ssdm name="tmp_1768_cast"/></StgValue>
</operation>

<operation id="5192" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %weights_48_48_1x1_ad_15 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1768_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_15"/></StgValue>
</operation>

<operation id="5193" st_id="445" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5040" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:34  store float %shuffle_conv_1x1_loa_24, float* %weights_48_48_1x1_ad_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5194" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5041" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %.preheader479

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="5195" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5049" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader478:0  %i116 = phi i5 [ %i_117, %.preheader478.loopexit ], [ 0, %.preheader478.preheader ]

]]></Node>
<StgValue><ssdm name="i116"/></StgValue>
</operation>

<operation id="5196" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5050" bw="7" op_0_bw="5">
<![CDATA[
.preheader478:1  %i117_cast = zext i5 %i116 to i7

]]></Node>
<StgValue><ssdm name="i117_cast"/></StgValue>
</operation>

<operation id="5197" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5051" bw="11" op_0_bw="5">
<![CDATA[
.preheader478:2  %i117_cast1 = zext i5 %i116 to i11

]]></Node>
<StgValue><ssdm name="i117_cast1"/></StgValue>
</operation>

<operation id="5198" st_id="446" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader478:3  %exitcond134 = icmp eq i5 %i116, -8

]]></Node>
<StgValue><ssdm name="exitcond134"/></StgValue>
</operation>

<operation id="5199" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5053" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader478:4  %empty_599 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_599"/></StgValue>
</operation>

<operation id="5200" st_id="446" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5054" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader478:5  %i_117 = add i5 %i116, 1

]]></Node>
<StgValue><ssdm name="i_117"/></StgValue>
</operation>

<operation id="5201" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5055" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader478:6  br i1 %exitcond134, label %148, label %.preheader477.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5202" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1391">
<or_exp><and_exp><literal name="exitcond134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5057" bw="0" op_0_bw="0">
<![CDATA[
.preheader477.preheader:0  br label %.preheader477

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5203" st_id="446" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1393">
<or_exp><and_exp><literal name="exitcond134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5086" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="5204" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5059" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader477:0  %k38 = phi i2 [ %k_39, %147 ], [ 0, %.preheader477.preheader ]

]]></Node>
<StgValue><ssdm name="k38"/></StgValue>
</operation>

<operation id="5205" st_id="447" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5060" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader477:1  %exitcond133 = icmp eq i2 %k38, -2

]]></Node>
<StgValue><ssdm name="exitcond133"/></StgValue>
</operation>

<operation id="5206" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5061" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader477:2  %empty_600 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_600"/></StgValue>
</operation>

<operation id="5207" st_id="447" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5062" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader477:3  %k_39 = add i2 %k38, 1

]]></Node>
<StgValue><ssdm name="k_39"/></StgValue>
</operation>

<operation id="5208" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5063" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader477:4  br i1 %exitcond133, label %.preheader478.loopexit, label %147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5209" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5065" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1383 = trunc i2 %k38 to i1

]]></Node>
<StgValue><ssdm name="tmp_1383"/></StgValue>
</operation>

<operation id="5210" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5066" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl154 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1383, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl154"/></StgValue>
</operation>

<operation id="5211" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5067" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl154_cast = zext i6 %p_shl154 to i7

]]></Node>
<StgValue><ssdm name="p_shl154_cast"/></StgValue>
</operation>

<operation id="5212" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5068" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl155 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1383, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl155"/></StgValue>
</operation>

<operation id="5213" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5069" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl155_cast = zext i4 %p_shl155 to i7

]]></Node>
<StgValue><ssdm name="p_shl155_cast"/></StgValue>
</operation>

<operation id="5214" st_id="447" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5070" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_591 = sub i7 %p_shl154_cast, %p_shl155_cast

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="5215" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5071" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_809_cast = sext i7 %tmp_591 to i11

]]></Node>
<StgValue><ssdm name="tmp_809_cast"/></StgValue>
</operation>

<operation id="5216" st_id="447" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5072" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp52 = add i11 -584, %tmp_809_cast

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="5217" st_id="447" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5073" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_592 = add i11 %i117_cast1, %tmp52

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="5218" st_id="447" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5077" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_594 = add i7 %tmp_591, %i117_cast

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="5219" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="exitcond133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5084" bw="0" op_0_bw="0">
<![CDATA[
.preheader478.loopexit:0  br label %.preheader478

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="5220" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5074" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_593 = zext i11 %tmp_592 to i64

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="5221" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5075" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_40 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_593

]]></Node>
<StgValue><ssdm name="bias_addr_40"/></StgValue>
</operation>

<operation id="5222" st_id="448" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5076" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_40 = load float* %bias_addr_40, align 4

]]></Node>
<StgValue><ssdm name="bias_load_40"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="5223" st_id="449" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5076" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_40 = load float* %bias_addr_40, align 4

]]></Node>
<StgValue><ssdm name="bias_load_40"/></StgValue>
</operation>

<operation id="5224" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5078" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_813_cast = sext i7 %tmp_594 to i32

]]></Node>
<StgValue><ssdm name="tmp_813_cast"/></StgValue>
</operation>

<operation id="5225" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5079" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_595 = zext i32 %tmp_813_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="5226" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5080" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_23 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_595

]]></Node>
<StgValue><ssdm name="bias_48_addr_23"/></StgValue>
</operation>

<operation id="5227" st_id="449" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5081" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_40, float* %bias_48_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5228" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5082" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader477

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="5229" st_id="450" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5086" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5230" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5087" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit852

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="5231" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5089" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit852:0  %co139 = phi i5 [ 0, %148 ], [ %co_140, %.loopexit852.loopexit ]

]]></Node>
<StgValue><ssdm name="co139"/></StgValue>
</operation>

<operation id="5232" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5090" bw="7" op_0_bw="5">
<![CDATA[
.loopexit852:1  %co141_cast = zext i5 %co139 to i7

]]></Node>
<StgValue><ssdm name="co141_cast"/></StgValue>
</operation>

<operation id="5233" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5091" bw="10" op_0_bw="5">
<![CDATA[
.loopexit852:2  %co141_cast1 = zext i5 %co139 to i10

]]></Node>
<StgValue><ssdm name="co141_cast1"/></StgValue>
</operation>

<operation id="5234" st_id="451" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5092" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit852:3  %exitcond132 = icmp eq i5 %co139, -8

]]></Node>
<StgValue><ssdm name="exitcond132"/></StgValue>
</operation>

<operation id="5235" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5093" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit852:4  %empty_601 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_601"/></StgValue>
</operation>

<operation id="5236" st_id="451" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5094" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit852:5  %co_140 = add i5 %co139, 1

]]></Node>
<StgValue><ssdm name="co_140"/></StgValue>
</operation>

<operation id="5237" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5095" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit852:6  br i1 %exitcond132, label %.preheader473.preheader, label %.preheader476.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5238" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1404">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5097" bw="0" op_0_bw="0">
<![CDATA[
.preheader476.preheader:0  br label %.preheader476

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5239" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp><literal name="exitcond132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5173" bw="0" op_0_bw="0">
<![CDATA[
.preheader473.preheader:0  br label %.preheader473

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="5240" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5099" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader476:0  %w101 = phi i2 [ %w_102, %.preheader476.loopexit ], [ 0, %.preheader476.preheader ]

]]></Node>
<StgValue><ssdm name="w101"/></StgValue>
</operation>

<operation id="5241" st_id="452" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5100" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader476:1  %exitcond131 = icmp eq i2 %w101, -1

]]></Node>
<StgValue><ssdm name="exitcond131"/></StgValue>
</operation>

<operation id="5242" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader476:2  %empty_602 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_602"/></StgValue>
</operation>

<operation id="5243" st_id="452" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader476:3  %w_102 = add i2 %w101, 1

]]></Node>
<StgValue><ssdm name="w_102"/></StgValue>
</operation>

<operation id="5244" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader476:4  br i1 %exitcond131, label %.loopexit852.loopexit, label %.preheader475.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5245" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1409">
<or_exp><and_exp><literal name="exitcond131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5105" bw="36" op_0_bw="2">
<![CDATA[
.preheader475.preheader:0  %tmp_600_cast1 = zext i2 %w101 to i36

]]></Node>
<StgValue><ssdm name="tmp_600_cast1"/></StgValue>
</operation>

<operation id="5246" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1409">
<or_exp><and_exp><literal name="exitcond131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5106" bw="14" op_0_bw="2">
<![CDATA[
.preheader475.preheader:1  %tmp_600_cast = zext i2 %w101 to i14

]]></Node>
<StgValue><ssdm name="tmp_600_cast"/></StgValue>
</operation>

<operation id="5247" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1409">
<or_exp><and_exp><literal name="exitcond131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5107" bw="0" op_0_bw="0">
<![CDATA[
.preheader475.preheader:2  br label %.preheader475

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5248" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1411">
<or_exp><and_exp><literal name="exitcond131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5171" bw="0" op_0_bw="0">
<![CDATA[
.loopexit852.loopexit:0  br label %.loopexit852

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="5249" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5109" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader475:0  %h102 = phi i2 [ 0, %.preheader475.preheader ], [ %h_103, %.preheader475.loopexit ]

]]></Node>
<StgValue><ssdm name="h102"/></StgValue>
</operation>

<operation id="5250" st_id="453" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5110" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader475:1  %exitcond130 = icmp eq i2 %h102, -1

]]></Node>
<StgValue><ssdm name="exitcond130"/></StgValue>
</operation>

<operation id="5251" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5111" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader475:2  %empty_603 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_603"/></StgValue>
</operation>

<operation id="5252" st_id="453" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5112" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader475:3  %h_103 = add i2 %h102, 1

]]></Node>
<StgValue><ssdm name="h_103"/></StgValue>
</operation>

<operation id="5253" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader475:4  br i1 %exitcond130, label %.preheader476.loopexit, label %.preheader474.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5254" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1414">
<or_exp><and_exp><literal name="exitcond130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5115" bw="10" op_0_bw="2">
<![CDATA[
.preheader474.preheader:0  %tmp_607_cast1 = zext i2 %h102 to i10

]]></Node>
<StgValue><ssdm name="tmp_607_cast1"/></StgValue>
</operation>

<operation id="5255" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1414">
<or_exp><and_exp><literal name="exitcond130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5116" bw="15" op_0_bw="2">
<![CDATA[
.preheader474.preheader:1  %tmp_607_cast = zext i2 %h102 to i15

]]></Node>
<StgValue><ssdm name="tmp_607_cast"/></StgValue>
</operation>

<operation id="5256" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1414">
<or_exp><and_exp><literal name="exitcond130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5117" bw="0" op_0_bw="0">
<![CDATA[
.preheader474.preheader:2  br label %.preheader474

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5257" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1416">
<or_exp><and_exp><literal name="exitcond130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5169" bw="0" op_0_bw="0">
<![CDATA[
.preheader476.loopexit:0  br label %.preheader476

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="5258" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5119" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader474:0  %i124 = phi i2 [ %i_125, %149 ], [ 0, %.preheader474.preheader ]

]]></Node>
<StgValue><ssdm name="i124"/></StgValue>
</operation>

<operation id="5259" st_id="454" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5120" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader474:1  %exitcond129 = icmp eq i2 %i124, -2

]]></Node>
<StgValue><ssdm name="exitcond129"/></StgValue>
</operation>

<operation id="5260" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader474:2  %empty_604 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_604"/></StgValue>
</operation>

<operation id="5261" st_id="454" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5122" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader474:3  %i_125 = add i2 %i124, 1

]]></Node>
<StgValue><ssdm name="i_125"/></StgValue>
</operation>

<operation id="5262" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader474:4  br i1 %exitcond129, label %.preheader475.loopexit, label %149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5263" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp><and_exp><literal name="exitcond129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5125" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1397 = trunc i2 %i124 to i1

]]></Node>
<StgValue><ssdm name="tmp_1397"/></StgValue>
</operation>

<operation id="5264" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp><and_exp><literal name="exitcond129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5126" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl166 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1397, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl166"/></StgValue>
</operation>

<operation id="5265" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp><and_exp><literal name="exitcond129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5127" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl166_cast = zext i6 %p_shl166 to i7

]]></Node>
<StgValue><ssdm name="p_shl166_cast"/></StgValue>
</operation>

<operation id="5266" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp><and_exp><literal name="exitcond129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5128" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl167 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1397, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl167"/></StgValue>
</operation>

<operation id="5267" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp><and_exp><literal name="exitcond129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5129" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl167_cast = zext i4 %p_shl167 to i7

]]></Node>
<StgValue><ssdm name="p_shl167_cast"/></StgValue>
</operation>

<operation id="5268" st_id="454" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp><and_exp><literal name="exitcond129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5130" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_611 = sub i7 %p_shl166_cast, %p_shl167_cast

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="5269" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp><and_exp><literal name="exitcond129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5131" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_846_cast = sext i7 %tmp_611 to i10

]]></Node>
<StgValue><ssdm name="tmp_846_cast"/></StgValue>
</operation>

<operation id="5270" st_id="454" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp><and_exp><literal name="exitcond129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp53 = add i10 504, %tmp_846_cast

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="5271" st_id="454" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp><and_exp><literal name="exitcond129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_612 = add i10 %co141_cast1, %tmp53

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="5272" st_id="454" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp><and_exp><literal name="exitcond129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5148" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_614 = add i7 %tmp_611, %co141_cast

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>

<operation id="5273" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1421">
<or_exp><and_exp><literal name="exitcond129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5167" bw="0" op_0_bw="0">
<![CDATA[
.preheader475.loopexit:0  br label %.preheader475

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="5274" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5134" bw="13" op_0_bw="10">
<![CDATA[
:9  %tmp_613_cast1 = zext i10 %tmp_612 to i13

]]></Node>
<StgValue><ssdm name="tmp_613_cast1"/></StgValue>
</operation>

<operation id="5275" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5135" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:10  %tmp_1398 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_612, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1398"/></StgValue>
</operation>

<operation id="5276" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5136" bw="13" op_0_bw="12">
<![CDATA[
:11  %p_shl546_cast = zext i12 %tmp_1398 to i13

]]></Node>
<StgValue><ssdm name="p_shl546_cast"/></StgValue>
</operation>

<operation id="5277" st_id="455" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5137" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:12  %tmp_1399 = sub i13 %p_shl546_cast, %tmp_613_cast1

]]></Node>
<StgValue><ssdm name="tmp_1399"/></StgValue>
</operation>

<operation id="5278" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5138" bw="14" op_0_bw="13">
<![CDATA[
:13  %tmp_1776_cast = sext i13 %tmp_1399 to i14

]]></Node>
<StgValue><ssdm name="tmp_1776_cast"/></StgValue>
</operation>

<operation id="5279" st_id="455" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5139" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:14  %tmp_1400 = add i14 %tmp_1776_cast, %tmp_600_cast

]]></Node>
<StgValue><ssdm name="tmp_1400"/></StgValue>
</operation>

<operation id="5280" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5140" bw="15" op_0_bw="14">
<![CDATA[
:15  %tmp_1777_cast = sext i14 %tmp_1400 to i15

]]></Node>
<StgValue><ssdm name="tmp_1777_cast"/></StgValue>
</operation>

<operation id="5281" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5141" bw="13" op_0_bw="14">
<![CDATA[
:16  %tmp_1401 = trunc i14 %tmp_1400 to i13

]]></Node>
<StgValue><ssdm name="tmp_1401"/></StgValue>
</operation>

<operation id="5282" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5142" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:17  %p_shl545_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1401, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl545_cast"/></StgValue>
</operation>

<operation id="5283" st_id="455" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5143" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp_1402 = sub i15 %p_shl545_cast, %tmp_1777_cast

]]></Node>
<StgValue><ssdm name="tmp_1402"/></StgValue>
</operation>

<operation id="5284" st_id="455" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5144" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:19  %tmp_1403 = add i15 %tmp_1402, %tmp_607_cast

]]></Node>
<StgValue><ssdm name="tmp_1403"/></StgValue>
</operation>

<operation id="5285" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5149" bw="32" op_0_bw="7">
<![CDATA[
:24  %tmp_850_cast = sext i7 %tmp_614 to i32

]]></Node>
<StgValue><ssdm name="tmp_850_cast"/></StgValue>
</operation>

<operation id="5286" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5150" bw="35" op_0_bw="32">
<![CDATA[
:25  %tmp_615_cast = zext i32 %tmp_850_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_615_cast"/></StgValue>
</operation>

<operation id="5287" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5151" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:26  %tmp_1404 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_614, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1404"/></StgValue>
</operation>

<operation id="5288" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5152" bw="34" op_0_bw="9">
<![CDATA[
:27  %tmp_1405 = sext i9 %tmp_1404 to i34

]]></Node>
<StgValue><ssdm name="tmp_1405"/></StgValue>
</operation>

<operation id="5289" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5153" bw="35" op_0_bw="34">
<![CDATA[
:28  %p_shl544_cast = zext i34 %tmp_1405 to i35

]]></Node>
<StgValue><ssdm name="p_shl544_cast"/></StgValue>
</operation>

<operation id="5290" st_id="455" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5154" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:29  %tmp_1406 = sub i35 %p_shl544_cast, %tmp_615_cast

]]></Node>
<StgValue><ssdm name="tmp_1406"/></StgValue>
</operation>

<operation id="5291" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5155" bw="36" op_0_bw="35">
<![CDATA[
:30  %tmp_1783_cast = sext i35 %tmp_1406 to i36

]]></Node>
<StgValue><ssdm name="tmp_1783_cast"/></StgValue>
</operation>

<operation id="5292" st_id="455" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5156" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:31  %tmp_1407 = add i36 %tmp_1783_cast, %tmp_600_cast1

]]></Node>
<StgValue><ssdm name="tmp_1407"/></StgValue>
</operation>

<operation id="5293" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5157" bw="10" op_0_bw="36">
<![CDATA[
:32  %tmp_1408 = trunc i36 %tmp_1407 to i10

]]></Node>
<StgValue><ssdm name="tmp_1408"/></StgValue>
</operation>

<operation id="5294" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5158" bw="8" op_0_bw="36">
<![CDATA[
:33  %tmp_1409 = trunc i36 %tmp_1407 to i8

]]></Node>
<StgValue><ssdm name="tmp_1409"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="5295" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5145" bw="64" op_0_bw="15">
<![CDATA[
:20  %tmp_1780_cast = zext i15 %tmp_1403 to i64

]]></Node>
<StgValue><ssdm name="tmp_1780_cast"/></StgValue>
</operation>

<operation id="5296" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %shuffle_conv_3x3_add_13 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1780_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_13"/></StgValue>
</operation>

<operation id="5297" st_id="456" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5147" bw="32" op_0_bw="14">
<![CDATA[
:22  %shuffle_conv_3x3_loa_13 = load float* %shuffle_conv_3x3_add_13, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_13"/></StgValue>
</operation>

<operation id="5298" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5159" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:34  %p_shl543_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1409, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl543_cast"/></StgValue>
</operation>

<operation id="5299" st_id="456" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %tmp_1410 = sub i10 %p_shl543_cast, %tmp_1408

]]></Node>
<StgValue><ssdm name="tmp_1410"/></StgValue>
</operation>

<operation id="5300" st_id="456" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5161" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:36  %tmp_1411 = add i10 %tmp_1410, %tmp_607_cast1

]]></Node>
<StgValue><ssdm name="tmp_1411"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="5301" st_id="457" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5147" bw="32" op_0_bw="14">
<![CDATA[
:22  %shuffle_conv_3x3_loa_13 = load float* %shuffle_conv_3x3_add_13, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_13"/></StgValue>
</operation>

<operation id="5302" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5162" bw="64" op_0_bw="10">
<![CDATA[
:37  %tmp_1787_cast = zext i10 %tmp_1411 to i64

]]></Node>
<StgValue><ssdm name="tmp_1787_cast"/></StgValue>
</operation>

<operation id="5303" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5163" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %weights_48_1_3x3_add_8 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1787_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_8"/></StgValue>
</operation>

<operation id="5304" st_id="457" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5164" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:39  store float %shuffle_conv_3x3_loa_13, float* %weights_48_1_3x3_add_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5305" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5165" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %.preheader474

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="5306" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5175" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader473:0  %i120 = phi i5 [ %i_121, %.preheader473.loopexit ], [ 0, %.preheader473.preheader ]

]]></Node>
<StgValue><ssdm name="i120"/></StgValue>
</operation>

<operation id="5307" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5176" bw="7" op_0_bw="5">
<![CDATA[
.preheader473:1  %i121_cast = zext i5 %i120 to i7

]]></Node>
<StgValue><ssdm name="i121_cast"/></StgValue>
</operation>

<operation id="5308" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5177" bw="11" op_0_bw="5">
<![CDATA[
.preheader473:2  %i121_cast1 = zext i5 %i120 to i11

]]></Node>
<StgValue><ssdm name="i121_cast1"/></StgValue>
</operation>

<operation id="5309" st_id="458" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5178" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader473:3  %exitcond128 = icmp eq i5 %i120, -8

]]></Node>
<StgValue><ssdm name="exitcond128"/></StgValue>
</operation>

<operation id="5310" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5179" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader473:4  %empty_605 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_605"/></StgValue>
</operation>

<operation id="5311" st_id="458" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5180" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader473:5  %i_121 = add i5 %i120, 1

]]></Node>
<StgValue><ssdm name="i_121"/></StgValue>
</operation>

<operation id="5312" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader473:6  br i1 %exitcond128, label %151, label %.preheader472.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5313" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1427">
<or_exp><and_exp><literal name="exitcond128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5183" bw="0" op_0_bw="0">
<![CDATA[
.preheader472.preheader:0  br label %.preheader472

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5314" st_id="458" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1429">
<or_exp><and_exp><literal name="exitcond128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="5315" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5185" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader472:0  %k40 = phi i2 [ %k_41, %150 ], [ 0, %.preheader472.preheader ]

]]></Node>
<StgValue><ssdm name="k40"/></StgValue>
</operation>

<operation id="5316" st_id="459" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5186" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader472:1  %exitcond127 = icmp eq i2 %k40, -2

]]></Node>
<StgValue><ssdm name="exitcond127"/></StgValue>
</operation>

<operation id="5317" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5187" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader472:2  %empty_606 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_606"/></StgValue>
</operation>

<operation id="5318" st_id="459" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5188" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader472:3  %k_41 = add i2 %k40, 1

]]></Node>
<StgValue><ssdm name="k_41"/></StgValue>
</operation>

<operation id="5319" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader472:4  br i1 %exitcond127, label %.preheader473.loopexit, label %150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5320" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp><literal name="exitcond127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5191" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1396 = trunc i2 %k40 to i1

]]></Node>
<StgValue><ssdm name="tmp_1396"/></StgValue>
</operation>

<operation id="5321" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp><literal name="exitcond127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5192" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl160 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1396, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl160"/></StgValue>
</operation>

<operation id="5322" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp><literal name="exitcond127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5193" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl160_cast = zext i6 %p_shl160 to i7

]]></Node>
<StgValue><ssdm name="p_shl160_cast"/></StgValue>
</operation>

<operation id="5323" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp><literal name="exitcond127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5194" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl161 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1396, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl161"/></StgValue>
</operation>

<operation id="5324" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp><literal name="exitcond127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5195" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl161_cast = zext i4 %p_shl161 to i7

]]></Node>
<StgValue><ssdm name="p_shl161_cast"/></StgValue>
</operation>

<operation id="5325" st_id="459" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp><literal name="exitcond127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5196" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_602 = sub i7 %p_shl160_cast, %p_shl161_cast

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="5326" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp><literal name="exitcond127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5197" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_827_cast = sext i7 %tmp_602 to i11

]]></Node>
<StgValue><ssdm name="tmp_827_cast"/></StgValue>
</operation>

<operation id="5327" st_id="459" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp><literal name="exitcond127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp54 = add i11 -536, %tmp_827_cast

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="5328" st_id="459" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp><literal name="exitcond127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5199" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_603 = add i11 %i121_cast1, %tmp54

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="5329" st_id="459" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp><literal name="exitcond127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5203" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_605 = add i7 %tmp_602, %i121_cast

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="5330" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5210" bw="0" op_0_bw="0">
<![CDATA[
.preheader473.loopexit:0  br label %.preheader473

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="5331" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5200" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_604 = zext i11 %tmp_603 to i64

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="5332" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5201" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_41 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_604

]]></Node>
<StgValue><ssdm name="bias_addr_41"/></StgValue>
</operation>

<operation id="5333" st_id="460" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5202" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_41 = load float* %bias_addr_41, align 4

]]></Node>
<StgValue><ssdm name="bias_load_41"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="5334" st_id="461" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5202" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_41 = load float* %bias_addr_41, align 4

]]></Node>
<StgValue><ssdm name="bias_load_41"/></StgValue>
</operation>

<operation id="5335" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5204" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_831_cast = sext i7 %tmp_605 to i32

]]></Node>
<StgValue><ssdm name="tmp_831_cast"/></StgValue>
</operation>

<operation id="5336" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5205" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_606 = zext i32 %tmp_831_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="5337" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5206" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_24 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_606

]]></Node>
<StgValue><ssdm name="bias_48_addr_24"/></StgValue>
</operation>

<operation id="5338" st_id="461" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5207" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_41, float* %bias_48_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5339" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5208" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader472

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="5340" st_id="462" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5341" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5213" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit851

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="5342" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5215" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit851:0  %co141 = phi i5 [ 0, %151 ], [ %co_142, %.loopexit851.loopexit ]

]]></Node>
<StgValue><ssdm name="co141"/></StgValue>
</operation>

<operation id="5343" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5216" bw="10" op_0_bw="5">
<![CDATA[
.loopexit851:1  %co143_cast321_cast = zext i5 %co141 to i10

]]></Node>
<StgValue><ssdm name="co143_cast321_cast"/></StgValue>
</operation>

<operation id="5344" st_id="463" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5217" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit851:2  %exitcond126 = icmp eq i5 %co141, -8

]]></Node>
<StgValue><ssdm name="exitcond126"/></StgValue>
</operation>

<operation id="5345" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5218" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit851:3  %empty_607 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_607"/></StgValue>
</operation>

<operation id="5346" st_id="463" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5219" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit851:4  %co_142 = add i5 %co141, 1

]]></Node>
<StgValue><ssdm name="co_142"/></StgValue>
</operation>

<operation id="5347" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit851:5  br i1 %exitcond126, label %.preheader469.preheader, label %.preheader471.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5348" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1440">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5222" bw="1" op_0_bw="5">
<![CDATA[
.preheader471.preheader:0  %tmp_1395 = trunc i5 %co141 to i1

]]></Node>
<StgValue><ssdm name="tmp_1395"/></StgValue>
</operation>

<operation id="5349" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1440">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5223" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader471.preheader:1  %p_shl162 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1395, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl162"/></StgValue>
</operation>

<operation id="5350" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1440">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5224" bw="7" op_0_bw="6">
<![CDATA[
.preheader471.preheader:2  %p_shl162_cast = zext i6 %p_shl162 to i7

]]></Node>
<StgValue><ssdm name="p_shl162_cast"/></StgValue>
</operation>

<operation id="5351" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1440">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5225" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader471.preheader:3  %p_shl163 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1395, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl163"/></StgValue>
</operation>

<operation id="5352" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1440">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5226" bw="7" op_0_bw="4">
<![CDATA[
.preheader471.preheader:4  %p_shl163_cast = zext i4 %p_shl163 to i7

]]></Node>
<StgValue><ssdm name="p_shl163_cast"/></StgValue>
</operation>

<operation id="5353" st_id="463" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1440">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5227" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader471.preheader:5  %tmp_601 = sub i7 %p_shl162_cast, %p_shl163_cast

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="5354" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1440">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5228" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader471.preheader:6  %p_lshr_f16_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co141, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f16_cast"/></StgValue>
</operation>

<operation id="5355" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1440">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5229" bw="7" op_0_bw="4">
<![CDATA[
.preheader471.preheader:7  %tmp_835_cast = zext i4 %p_lshr_f16_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_835_cast"/></StgValue>
</operation>

<operation id="5356" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1440">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5230" bw="0" op_0_bw="0">
<![CDATA[
.preheader471.preheader:8  br label %.preheader471

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5357" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1442">
<or_exp><and_exp><literal name="exitcond126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5291" bw="0" op_0_bw="0">
<![CDATA[
.preheader469.preheader:0  br label %.preheader469

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="5358" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5232" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader471:0  %ci58 = phi i5 [ 0, %.preheader471.preheader ], [ %ci_59, %.preheader471.loopexit ]

]]></Node>
<StgValue><ssdm name="ci58"/></StgValue>
</operation>

<operation id="5359" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5233" bw="7" op_0_bw="5">
<![CDATA[
.preheader471:1  %ci58_cast = zext i5 %ci58 to i7

]]></Node>
<StgValue><ssdm name="ci58_cast"/></StgValue>
</operation>

<operation id="5360" st_id="464" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5234" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader471:2  %exitcond125 = icmp eq i5 %ci58, -8

]]></Node>
<StgValue><ssdm name="exitcond125"/></StgValue>
</operation>

<operation id="5361" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader471:3  %empty_608 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_608"/></StgValue>
</operation>

<operation id="5362" st_id="464" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5236" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader471:4  %ci_59 = add i5 %ci58, 1

]]></Node>
<StgValue><ssdm name="ci_59"/></StgValue>
</operation>

<operation id="5363" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader471:5  br i1 %exitcond125, label %.loopexit851.loopexit, label %.preheader470.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5364" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1445">
<or_exp><and_exp><literal name="exitcond125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5239" bw="18" op_0_bw="5">
<![CDATA[
.preheader470.preheader:0  %tmp_608_cast = zext i5 %ci58 to i18

]]></Node>
<StgValue><ssdm name="tmp_608_cast"/></StgValue>
</operation>

<operation id="5365" st_id="464" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1445">
<or_exp><and_exp><literal name="exitcond125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5240" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader470.preheader:1  %tmp_609 = add i7 %tmp_601, %ci58_cast

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="5366" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1445">
<or_exp><and_exp><literal name="exitcond125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5241" bw="13" op_0_bw="7">
<![CDATA[
.preheader470.preheader:2  %tmp_610_cast1 = sext i7 %tmp_609 to i13

]]></Node>
<StgValue><ssdm name="tmp_610_cast1"/></StgValue>
</operation>

<operation id="5367" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1445">
<or_exp><and_exp><literal name="exitcond125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5242" bw="0" op_0_bw="0">
<![CDATA[
.preheader470.preheader:3  br label %.preheader470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5368" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1447">
<or_exp><and_exp><literal name="exitcond125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5289" bw="0" op_0_bw="0">
<![CDATA[
.loopexit851.loopexit:0  br label %.loopexit851

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="5369" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5244" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader470:0  %i126 = phi i3 [ %i_127, %152 ], [ 0, %.preheader470.preheader ]

]]></Node>
<StgValue><ssdm name="i126"/></StgValue>
</operation>

<operation id="5370" st_id="465" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5245" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader470:1  %exitcond124 = icmp eq i3 %i126, -4

]]></Node>
<StgValue><ssdm name="exitcond124"/></StgValue>
</operation>

<operation id="5371" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5246" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader470:2  %empty_609 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_609"/></StgValue>
</operation>

<operation id="5372" st_id="465" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5247" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader470:3  %i_127 = add i3 %i126, 1

]]></Node>
<StgValue><ssdm name="i_127"/></StgValue>
</operation>

<operation id="5373" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader470:4  br i1 %exitcond124, label %.preheader471.loopexit, label %152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5374" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5250" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1416 = trunc i3 %i126 to i2

]]></Node>
<StgValue><ssdm name="tmp_1416"/></StgValue>
</operation>

<operation id="5375" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5251" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl168 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1416, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl168"/></StgValue>
</operation>

<operation id="5376" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5252" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl168_cast = zext i7 %p_shl168 to i8

]]></Node>
<StgValue><ssdm name="p_shl168_cast"/></StgValue>
</operation>

<operation id="5377" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5253" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl169 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1416, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl169"/></StgValue>
</operation>

<operation id="5378" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5254" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl169_cast = zext i5 %p_shl169 to i8

]]></Node>
<StgValue><ssdm name="p_shl169_cast"/></StgValue>
</operation>

<operation id="5379" st_id="465" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_621 = sub i8 %p_shl168_cast, %p_shl169_cast

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="5380" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5256" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_853_cast_cast = sext i8 %tmp_621 to i10

]]></Node>
<StgValue><ssdm name="tmp_853_cast_cast"/></StgValue>
</operation>

<operation id="5381" st_id="465" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5257" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp55 = add i10 -296, %tmp_853_cast_cast

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="5382" st_id="465" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5258" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_622 = add i10 %tmp55, %co143_cast321_cast

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="5383" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5271" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:21  %p_shl170 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1416, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl170"/></StgValue>
</operation>

<operation id="5384" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5272" bw="7" op_0_bw="6">
<![CDATA[
:22  %p_shl170_cast = zext i6 %p_shl170 to i7

]]></Node>
<StgValue><ssdm name="p_shl170_cast"/></StgValue>
</operation>

<operation id="5385" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5273" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:23  %p_shl171 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1416, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl171"/></StgValue>
</operation>

<operation id="5386" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5274" bw="7" op_0_bw="4">
<![CDATA[
:24  %p_shl171_cast = zext i4 %p_shl171 to i7

]]></Node>
<StgValue><ssdm name="p_shl171_cast"/></StgValue>
</operation>

<operation id="5387" st_id="465" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5275" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_623 = sub i7 %p_shl170_cast, %p_shl171_cast

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="5388" st_id="465" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5276" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:26  %tmp_624 = add i7 %tmp_623, %tmp_835_cast

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="5389" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5277" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:27  %tmp_1423 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_624, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1423"/></StgValue>
</operation>

<operation id="5390" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5278" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:28  %tmp_1424 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_624, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1424"/></StgValue>
</operation>

<operation id="5391" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5279" bw="13" op_0_bw="11">
<![CDATA[
:29  %p_shl548_cast = sext i11 %tmp_1424 to i13

]]></Node>
<StgValue><ssdm name="p_shl548_cast"/></StgValue>
</operation>

<operation id="5392" st_id="465" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5280" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_1425 = sub i13 %tmp_1423, %p_shl548_cast

]]></Node>
<StgValue><ssdm name="tmp_1425"/></StgValue>
</operation>

<operation id="5393" st_id="465" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:31  %tmp_1426 = add i13 %tmp_610_cast1, %tmp_1425

]]></Node>
<StgValue><ssdm name="tmp_1426"/></StgValue>
</operation>

<operation id="5394" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1452">
<or_exp><and_exp><literal name="exitcond124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5287" bw="0" op_0_bw="0">
<![CDATA[
.preheader471.loopexit:0  br label %.preheader471

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="5395" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5259" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:9  %tmp_1417 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_622, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1417"/></StgValue>
</operation>

<operation id="5396" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5260" bw="16" op_0_bw="15">
<![CDATA[
:10  %tmp_1418 = sext i15 %tmp_1417 to i16

]]></Node>
<StgValue><ssdm name="tmp_1418"/></StgValue>
</operation>

<operation id="5397" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5261" bw="17" op_0_bw="16">
<![CDATA[
:11  %p_shl549_cast = zext i16 %tmp_1418 to i17

]]></Node>
<StgValue><ssdm name="p_shl549_cast"/></StgValue>
</operation>

<operation id="5398" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5262" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:12  %tmp_1419 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_622, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1419"/></StgValue>
</operation>

<operation id="5399" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5263" bw="14" op_0_bw="13">
<![CDATA[
:13  %tmp_1420 = sext i13 %tmp_1419 to i14

]]></Node>
<StgValue><ssdm name="tmp_1420"/></StgValue>
</operation>

<operation id="5400" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5264" bw="17" op_0_bw="14">
<![CDATA[
:14  %p_shl550_cast = zext i14 %tmp_1420 to i17

]]></Node>
<StgValue><ssdm name="p_shl550_cast"/></StgValue>
</operation>

<operation id="5401" st_id="466" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5265" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:15  %tmp_1421 = sub i17 %p_shl549_cast, %p_shl550_cast

]]></Node>
<StgValue><ssdm name="tmp_1421"/></StgValue>
</operation>

<operation id="5402" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5266" bw="18" op_0_bw="17">
<![CDATA[
:16  %tmp_1799_cast = sext i17 %tmp_1421 to i18

]]></Node>
<StgValue><ssdm name="tmp_1799_cast"/></StgValue>
</operation>

<operation id="5403" st_id="466" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5267" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:17  %tmp_1422 = add i18 %tmp_608_cast, %tmp_1799_cast

]]></Node>
<StgValue><ssdm name="tmp_1422"/></StgValue>
</operation>

<operation id="5404" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5268" bw="64" op_0_bw="18">
<![CDATA[
:18  %tmp_1800_cast = sext i18 %tmp_1422 to i64

]]></Node>
<StgValue><ssdm name="tmp_1800_cast"/></StgValue>
</operation>

<operation id="5405" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5269" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_1x1_add_25 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1800_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_25"/></StgValue>
</operation>

<operation id="5406" st_id="466" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5270" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_25 = load float* %shuffle_conv_1x1_add_25, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_25"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="5407" st_id="467" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5270" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_25 = load float* %shuffle_conv_1x1_add_25, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_25"/></StgValue>
</operation>

<operation id="5408" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5282" bw="64" op_0_bw="13">
<![CDATA[
:32  %tmp_1808_cast = sext i13 %tmp_1426 to i64

]]></Node>
<StgValue><ssdm name="tmp_1808_cast"/></StgValue>
</operation>

<operation id="5409" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5283" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %weights_48_48_1x1_ad_16 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1808_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_16"/></StgValue>
</operation>

<operation id="5410" st_id="467" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5284" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:34  store float %shuffle_conv_1x1_loa_25, float* %weights_48_48_1x1_ad_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5411" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5285" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %.preheader470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="5412" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5293" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader469:0  %i122 = phi i5 [ %i_123, %.preheader469.loopexit ], [ 0, %.preheader469.preheader ]

]]></Node>
<StgValue><ssdm name="i122"/></StgValue>
</operation>

<operation id="5413" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5294" bw="7" op_0_bw="5">
<![CDATA[
.preheader469:1  %i123_cast = zext i5 %i122 to i7

]]></Node>
<StgValue><ssdm name="i123_cast"/></StgValue>
</operation>

<operation id="5414" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5295" bw="10" op_0_bw="5">
<![CDATA[
.preheader469:2  %i123_cast311_cast = zext i5 %i122 to i10

]]></Node>
<StgValue><ssdm name="i123_cast311_cast"/></StgValue>
</operation>

<operation id="5415" st_id="468" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5296" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader469:3  %exitcond123 = icmp eq i5 %i122, -8

]]></Node>
<StgValue><ssdm name="exitcond123"/></StgValue>
</operation>

<operation id="5416" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5297" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader469:4  %empty_610 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_610"/></StgValue>
</operation>

<operation id="5417" st_id="468" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5298" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader469:5  %i_123 = add i5 %i122, 1

]]></Node>
<StgValue><ssdm name="i_123"/></StgValue>
</operation>

<operation id="5418" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader469:6  br i1 %exitcond123, label %154, label %.preheader468.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5419" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1457">
<or_exp><and_exp><literal name="exitcond123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5301" bw="0" op_0_bw="0">
<![CDATA[
.preheader468.preheader:0  br label %.preheader468

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5420" st_id="468" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1459">
<or_exp><and_exp><literal name="exitcond123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5331" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="5421" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5303" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader468:0  %k42 = phi i2 [ %k_43, %153 ], [ 0, %.preheader468.preheader ]

]]></Node>
<StgValue><ssdm name="k42"/></StgValue>
</operation>

<operation id="5422" st_id="469" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5304" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader468:1  %exitcond122 = icmp eq i2 %k42, -2

]]></Node>
<StgValue><ssdm name="exitcond122"/></StgValue>
</operation>

<operation id="5423" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5305" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader468:2  %empty_611 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_611"/></StgValue>
</operation>

<operation id="5424" st_id="469" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5306" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader468:3  %k_43 = add i2 %k42, 1

]]></Node>
<StgValue><ssdm name="k_43"/></StgValue>
</operation>

<operation id="5425" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader468:4  br i1 %exitcond122, label %.preheader469.loopexit, label %153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5426" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5309" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1415 = trunc i2 %k42 to i1

]]></Node>
<StgValue><ssdm name="tmp_1415"/></StgValue>
</operation>

<operation id="5427" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5310" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl164 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1415, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl164"/></StgValue>
</operation>

<operation id="5428" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5311" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl164_cast = zext i6 %p_shl164 to i7

]]></Node>
<StgValue><ssdm name="p_shl164_cast"/></StgValue>
</operation>

<operation id="5429" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5312" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl165 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1415, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl165"/></StgValue>
</operation>

<operation id="5430" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5313" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl165_cast = zext i4 %p_shl165 to i7

]]></Node>
<StgValue><ssdm name="p_shl165_cast"/></StgValue>
</operation>

<operation id="5431" st_id="469" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5314" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_616 = sub i7 %p_shl164_cast, %p_shl165_cast

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="5432" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5315" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_837_cast_cast = sext i7 %tmp_616 to i10

]]></Node>
<StgValue><ssdm name="tmp_837_cast_cast"/></StgValue>
</operation>

<operation id="5433" st_id="469" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5316" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp56 = add i10 -488, %tmp_837_cast_cast

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="5434" st_id="469" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5317" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_617 = add i10 %i123_cast311_cast, %tmp56

]]></Node>
<StgValue><ssdm name="tmp_617"/></StgValue>
</operation>

<operation id="5435" st_id="469" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5322" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_619 = add i7 %tmp_616, %i123_cast

]]></Node>
<StgValue><ssdm name="tmp_619"/></StgValue>
</operation>

<operation id="5436" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1464">
<or_exp><and_exp><literal name="exitcond122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5329" bw="0" op_0_bw="0">
<![CDATA[
.preheader469.loopexit:0  br label %.preheader469

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="5437" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5318" bw="11" op_0_bw="10">
<![CDATA[
:9  %tmp_839_cast = sext i10 %tmp_617 to i11

]]></Node>
<StgValue><ssdm name="tmp_839_cast"/></StgValue>
</operation>

<operation id="5438" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5319" bw="64" op_0_bw="11">
<![CDATA[
:10  %tmp_618 = zext i11 %tmp_839_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_618"/></StgValue>
</operation>

<operation id="5439" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5320" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_42 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_618

]]></Node>
<StgValue><ssdm name="bias_addr_42"/></StgValue>
</operation>

<operation id="5440" st_id="470" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5321" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_42 = load float* %bias_addr_42, align 4

]]></Node>
<StgValue><ssdm name="bias_load_42"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="5441" st_id="471" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5321" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_42 = load float* %bias_addr_42, align 4

]]></Node>
<StgValue><ssdm name="bias_load_42"/></StgValue>
</operation>

<operation id="5442" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5323" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_841_cast = sext i7 %tmp_619 to i32

]]></Node>
<StgValue><ssdm name="tmp_841_cast"/></StgValue>
</operation>

<operation id="5443" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_620 = zext i32 %tmp_841_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="5444" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5325" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_25 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_620

]]></Node>
<StgValue><ssdm name="bias_48_addr_25"/></StgValue>
</operation>

<operation id="5445" st_id="471" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5326" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_42, float* %bias_48_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5446" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5327" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader468

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="5447" st_id="472" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5331" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5448" st_id="472" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5332" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit850

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="5449" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5334" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit850:0  %co143 = phi i6 [ 0, %154 ], [ %co_144, %.loopexit850.loopexit ]

]]></Node>
<StgValue><ssdm name="co143"/></StgValue>
</operation>

<operation id="5450" st_id="473" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5335" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit850:1  %exitcond121 = icmp eq i6 %co143, -16

]]></Node>
<StgValue><ssdm name="exitcond121"/></StgValue>
</operation>

<operation id="5451" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5336" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit850:2  %empty_612 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_612"/></StgValue>
</operation>

<operation id="5452" st_id="473" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5337" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit850:3  %co_144 = add i6 %co143, 1

]]></Node>
<StgValue><ssdm name="co_144"/></StgValue>
</operation>

<operation id="5453" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit850:4  br i1 %exitcond121, label %156, label %.preheader467.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5454" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5340" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader467.preheader:0  %tmp_1412 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co143, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1412"/></StgValue>
</operation>

<operation id="5455" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5341" bw="10" op_0_bw="9">
<![CDATA[
.preheader467.preheader:1  %p_shl551_cast = zext i9 %tmp_1412 to i10

]]></Node>
<StgValue><ssdm name="p_shl551_cast"/></StgValue>
</operation>

<operation id="5456" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5342" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader467.preheader:2  %tmp_1413 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co143, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1413"/></StgValue>
</operation>

<operation id="5457" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5343" bw="10" op_0_bw="7">
<![CDATA[
.preheader467.preheader:3  %p_shl552_cast = zext i7 %tmp_1413 to i10

]]></Node>
<StgValue><ssdm name="p_shl552_cast"/></StgValue>
</operation>

<operation id="5458" st_id="473" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader467.preheader:4  %tmp_1414 = add i10 %p_shl552_cast, %p_shl551_cast

]]></Node>
<StgValue><ssdm name="tmp_1414"/></StgValue>
</operation>

<operation id="5459" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5345" bw="0" op_0_bw="0">
<![CDATA[
.preheader467.preheader:5  br label %.preheader467

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5460" st_id="473" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1472">
<or_exp><and_exp><literal name="exitcond121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5381" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_6_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="5461" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5347" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader467:0  %h104 = phi i4 [ 0, %.preheader467.preheader ], [ %h_105, %.preheader467.loopexit ]

]]></Node>
<StgValue><ssdm name="h104"/></StgValue>
</operation>

<operation id="5462" st_id="474" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5348" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader467:1  %exitcond120 = icmp eq i4 %h104, -8

]]></Node>
<StgValue><ssdm name="exitcond120"/></StgValue>
</operation>

<operation id="5463" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5349" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader467:2  %empty_613 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_613"/></StgValue>
</operation>

<operation id="5464" st_id="474" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5350" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader467:3  %h_105 = add i4 %h104, 1

]]></Node>
<StgValue><ssdm name="h_105"/></StgValue>
</operation>

<operation id="5465" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader467:4  br i1 %exitcond120, label %.loopexit850.loopexit, label %.preheader466.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5466" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1475">
<or_exp><and_exp><literal name="exitcond120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5353" bw="10" op_0_bw="4">
<![CDATA[
.preheader466.preheader:0  %tmp_626_cast = zext i4 %h_105 to i10

]]></Node>
<StgValue><ssdm name="tmp_626_cast"/></StgValue>
</operation>

<operation id="5467" st_id="474" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1475">
<or_exp><and_exp><literal name="exitcond120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5354" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader466.preheader:1  %tmp_1433 = add i10 %tmp_626_cast, %tmp_1414

]]></Node>
<StgValue><ssdm name="tmp_1433"/></StgValue>
</operation>

<operation id="5468" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1475">
<or_exp><and_exp><literal name="exitcond120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5355" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader466.preheader:2  %tmp_1434 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1433, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1434"/></StgValue>
</operation>

<operation id="5469" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1475">
<or_exp><and_exp><literal name="exitcond120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5356" bw="15" op_0_bw="13">
<![CDATA[
.preheader466.preheader:3  %p_shl553_cast = zext i13 %tmp_1434 to i15

]]></Node>
<StgValue><ssdm name="p_shl553_cast"/></StgValue>
</operation>

<operation id="5470" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1475">
<or_exp><and_exp><literal name="exitcond120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5357" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader466.preheader:4  %tmp_1435 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1433, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1435"/></StgValue>
</operation>

<operation id="5471" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1475">
<or_exp><and_exp><literal name="exitcond120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5358" bw="15" op_0_bw="11">
<![CDATA[
.preheader466.preheader:5  %p_shl554_cast = zext i11 %tmp_1435 to i15

]]></Node>
<StgValue><ssdm name="p_shl554_cast"/></StgValue>
</operation>

<operation id="5472" st_id="474" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1475">
<or_exp><and_exp><literal name="exitcond120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5359" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader466.preheader:6  %tmp_1436 = add i15 %p_shl553_cast, %p_shl554_cast

]]></Node>
<StgValue><ssdm name="tmp_1436"/></StgValue>
</operation>

<operation id="5473" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1475">
<or_exp><and_exp><literal name="exitcond120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5360" bw="0" op_0_bw="0">
<![CDATA[
.preheader466.preheader:7  br label %.preheader466

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5474" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1477">
<or_exp><and_exp><literal name="exitcond120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5379" bw="0" op_0_bw="0">
<![CDATA[
.loopexit850.loopexit:0  br label %.loopexit850

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="5475" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5362" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader466:0  %w103 = phi i4 [ %w_104, %155 ], [ 0, %.preheader466.preheader ]

]]></Node>
<StgValue><ssdm name="w103"/></StgValue>
</operation>

<operation id="5476" st_id="475" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5363" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader466:1  %exitcond119 = icmp eq i4 %w103, -8

]]></Node>
<StgValue><ssdm name="exitcond119"/></StgValue>
</operation>

<operation id="5477" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5364" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader466:2  %empty_614 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_614"/></StgValue>
</operation>

<operation id="5478" st_id="475" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5365" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader466:3  %w_104 = add i4 %w103, 1

]]></Node>
<StgValue><ssdm name="w_104"/></StgValue>
</operation>

<operation id="5479" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5366" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader466:4  br i1 %exitcond119, label %.preheader467.loopexit, label %155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5480" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5368" bw="15" op_0_bw="4">
<![CDATA[
:0  %tmp_629_cast1 = zext i4 %w_104 to i15

]]></Node>
<StgValue><ssdm name="tmp_629_cast1"/></StgValue>
</operation>

<operation id="5481" st_id="475" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5369" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_1446 = add i15 %tmp_1436, %tmp_629_cast1

]]></Node>
<StgValue><ssdm name="tmp_1446"/></StgValue>
</operation>

<operation id="5482" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5370" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_1829_cast = zext i15 %tmp_1446 to i64

]]></Node>
<StgValue><ssdm name="tmp_1829_cast"/></StgValue>
</operation>

<operation id="5483" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5371" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffleunit1_5_outpu_2 = getelementptr [9600 x float]* @shuffleunit1_5_outpu, i64 0, i64 %tmp_1829_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_5_outpu_2"/></StgValue>
</operation>

<operation id="5484" st_id="475" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5373" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit1_5_outpu_3 = load float* %shuffleunit1_5_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_5_outpu_3"/></StgValue>
</operation>

<operation id="5485" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp><literal name="exitcond119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5377" bw="0" op_0_bw="0">
<![CDATA[
.preheader467.loopexit:0  br label %.preheader467

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="5486" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5372" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_p_a_13 = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1829_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a_13"/></StgValue>
</operation>

<operation id="5487" st_id="476" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5373" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit1_5_outpu_3 = load float* %shuffleunit1_5_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_5_outpu_3"/></StgValue>
</operation>

<operation id="5488" st_id="476" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5374" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store float %shuffleunit1_5_outpu_3, float* %buffer0_1_48_8x8_p_a_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5489" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5375" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader466

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="5490" st_id="477" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5381" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_6_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5491" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5382" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit849

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="5492" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5384" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit849:0  %co145 = phi i6 [ 0, %156 ], [ %co_146, %.loopexit849.loopexit ]

]]></Node>
<StgValue><ssdm name="co145"/></StgValue>
</operation>

<operation id="5493" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5385" bw="7" op_0_bw="6">
<![CDATA[
.loopexit849:1  %co146_cast = zext i6 %co145 to i7

]]></Node>
<StgValue><ssdm name="co146_cast"/></StgValue>
</operation>

<operation id="5494" st_id="478" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5386" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit849:2  %exitcond118 = icmp eq i6 %co145, -16

]]></Node>
<StgValue><ssdm name="exitcond118"/></StgValue>
</operation>

<operation id="5495" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5387" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit849:3  %empty_615 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_615"/></StgValue>
</operation>

<operation id="5496" st_id="478" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5388" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit849:4  %co_146 = add i6 %co145, 1

]]></Node>
<StgValue><ssdm name="co_146"/></StgValue>
</operation>

<operation id="5497" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit849:5  br i1 %exitcond118, label %.preheader463.preheader, label %.preheader465.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5498" st_id="478" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5391" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader465.preheader:0  %tmp_625 = add i7 %co146_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="5499" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5392" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader465.preheader:1  %tmp_1427 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_625, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1427"/></StgValue>
</operation>

<operation id="5500" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5393" bw="11" op_0_bw="10">
<![CDATA[
.preheader465.preheader:2  %p_shl557_cast = zext i10 %tmp_1427 to i11

]]></Node>
<StgValue><ssdm name="p_shl557_cast"/></StgValue>
</operation>

<operation id="5501" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5394" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader465.preheader:3  %tmp_1428 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_625, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1428"/></StgValue>
</operation>

<operation id="5502" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5395" bw="11" op_0_bw="8">
<![CDATA[
.preheader465.preheader:4  %p_shl558_cast = zext i8 %tmp_1428 to i11

]]></Node>
<StgValue><ssdm name="p_shl558_cast"/></StgValue>
</operation>

<operation id="5503" st_id="478" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5396" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader465.preheader:5  %tmp_1429 = add i11 %p_shl558_cast, %p_shl557_cast

]]></Node>
<StgValue><ssdm name="tmp_1429"/></StgValue>
</operation>

<operation id="5504" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5397" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader465.preheader:6  %tmp_1430 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co145, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1430"/></StgValue>
</operation>

<operation id="5505" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5398" bw="10" op_0_bw="9">
<![CDATA[
.preheader465.preheader:7  %p_shl555_cast = zext i9 %tmp_1430 to i10

]]></Node>
<StgValue><ssdm name="p_shl555_cast"/></StgValue>
</operation>

<operation id="5506" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5399" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader465.preheader:8  %tmp_1431 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co145, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1431"/></StgValue>
</operation>

<operation id="5507" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5400" bw="10" op_0_bw="7">
<![CDATA[
.preheader465.preheader:9  %p_shl556_cast = zext i7 %tmp_1431 to i10

]]></Node>
<StgValue><ssdm name="p_shl556_cast"/></StgValue>
</operation>

<operation id="5508" st_id="478" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5401" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader465.preheader:10  %tmp_1432 = add i10 %p_shl556_cast, %p_shl555_cast

]]></Node>
<StgValue><ssdm name="tmp_1432"/></StgValue>
</operation>

<operation id="5509" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5402" bw="0" op_0_bw="0">
<![CDATA[
.preheader465.preheader:11  br label %.preheader465

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5510" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1489">
<or_exp><and_exp><literal name="exitcond118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5448" bw="0" op_0_bw="0">
<![CDATA[
.preheader463.preheader:0  br label %.preheader463

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="5511" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5404" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader465:0  %h106 = phi i4 [ 0, %.preheader465.preheader ], [ %h_107, %.preheader465.loopexit ]

]]></Node>
<StgValue><ssdm name="h106"/></StgValue>
</operation>

<operation id="5512" st_id="479" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5405" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader465:1  %exitcond117 = icmp eq i4 %h106, -8

]]></Node>
<StgValue><ssdm name="exitcond117"/></StgValue>
</operation>

<operation id="5513" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5406" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader465:2  %empty_616 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_616"/></StgValue>
</operation>

<operation id="5514" st_id="479" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5407" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader465:3  %h_107 = add i4 %h106, 1

]]></Node>
<StgValue><ssdm name="h_107"/></StgValue>
</operation>

<operation id="5515" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader465:4  br i1 %exitcond117, label %.loopexit849.loopexit, label %.preheader464.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5516" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5410" bw="11" op_0_bw="4">
<![CDATA[
.preheader464.preheader:0  %tmp_628_cast1 = zext i4 %h_107 to i11

]]></Node>
<StgValue><ssdm name="tmp_628_cast1"/></StgValue>
</operation>

<operation id="5517" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5411" bw="10" op_0_bw="4">
<![CDATA[
.preheader464.preheader:1  %tmp_628_cast = zext i4 %h_107 to i10

]]></Node>
<StgValue><ssdm name="tmp_628_cast"/></StgValue>
</operation>

<operation id="5518" st_id="479" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5412" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader464.preheader:2  %tmp_1438 = add i10 %tmp_628_cast, %tmp_1432

]]></Node>
<StgValue><ssdm name="tmp_1438"/></StgValue>
</operation>

<operation id="5519" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5413" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader464.preheader:3  %tmp_1439 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1438, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1439"/></StgValue>
</operation>

<operation id="5520" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5414" bw="14" op_0_bw="13">
<![CDATA[
.preheader464.preheader:4  %p_shl561_cast = zext i13 %tmp_1439 to i14

]]></Node>
<StgValue><ssdm name="p_shl561_cast"/></StgValue>
</operation>

<operation id="5521" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5415" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader464.preheader:5  %tmp_1440 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1438, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1440"/></StgValue>
</operation>

<operation id="5522" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5416" bw="14" op_0_bw="11">
<![CDATA[
.preheader464.preheader:6  %p_shl562_cast = zext i11 %tmp_1440 to i14

]]></Node>
<StgValue><ssdm name="p_shl562_cast"/></StgValue>
</operation>

<operation id="5523" st_id="479" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5417" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader464.preheader:7  %tmp_1441 = add i14 %p_shl561_cast, %p_shl562_cast

]]></Node>
<StgValue><ssdm name="tmp_1441"/></StgValue>
</operation>

<operation id="5524" st_id="479" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader464.preheader:8  %tmp_1442 = add i11 %tmp_628_cast1, %tmp_1429

]]></Node>
<StgValue><ssdm name="tmp_1442"/></StgValue>
</operation>

<operation id="5525" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5419" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader464.preheader:9  %tmp_1443 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1442, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1443"/></StgValue>
</operation>

<operation id="5526" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5420" bw="15" op_0_bw="14">
<![CDATA[
.preheader464.preheader:10  %p_shl559_cast = zext i14 %tmp_1443 to i15

]]></Node>
<StgValue><ssdm name="p_shl559_cast"/></StgValue>
</operation>

<operation id="5527" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5421" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader464.preheader:11  %tmp_1444 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_1442, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1444"/></StgValue>
</operation>

<operation id="5528" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5422" bw="15" op_0_bw="12">
<![CDATA[
.preheader464.preheader:12  %p_shl560_cast = zext i12 %tmp_1444 to i15

]]></Node>
<StgValue><ssdm name="p_shl560_cast"/></StgValue>
</operation>

<operation id="5529" st_id="479" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5423" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader464.preheader:13  %tmp_1445 = add i15 %p_shl559_cast, %p_shl560_cast

]]></Node>
<StgValue><ssdm name="tmp_1445"/></StgValue>
</operation>

<operation id="5530" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5424" bw="0" op_0_bw="0">
<![CDATA[
.preheader464.preheader:14  br label %.preheader464

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5531" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp><literal name="exitcond117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5446" bw="0" op_0_bw="0">
<![CDATA[
.loopexit849.loopexit:0  br label %.loopexit849

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="5532" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5426" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader464:0  %w105 = phi i4 [ %w_106, %157 ], [ 0, %.preheader464.preheader ]

]]></Node>
<StgValue><ssdm name="w105"/></StgValue>
</operation>

<operation id="5533" st_id="480" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5427" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader464:1  %exitcond116 = icmp eq i4 %w105, -8

]]></Node>
<StgValue><ssdm name="exitcond116"/></StgValue>
</operation>

<operation id="5534" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5428" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader464:2  %empty_617 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_617"/></StgValue>
</operation>

<operation id="5535" st_id="480" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5429" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader464:3  %w_106 = add i4 %w105, 1

]]></Node>
<StgValue><ssdm name="w_106"/></StgValue>
</operation>

<operation id="5536" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader464:4  br i1 %exitcond116, label %.preheader465.loopexit, label %157

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5537" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5432" bw="15" op_0_bw="4">
<![CDATA[
:0  %tmp_634_cast1 = zext i4 %w_106 to i15

]]></Node>
<StgValue><ssdm name="tmp_634_cast1"/></StgValue>
</operation>

<operation id="5538" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5433" bw="14" op_0_bw="4">
<![CDATA[
:1  %tmp_634_cast = zext i4 %w_106 to i14

]]></Node>
<StgValue><ssdm name="tmp_634_cast"/></StgValue>
</operation>

<operation id="5539" st_id="480" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5434" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_1447 = add i14 %tmp_1441, %tmp_634_cast

]]></Node>
<StgValue><ssdm name="tmp_1447"/></StgValue>
</operation>

<operation id="5540" st_id="480" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5437" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %tmp_1448 = add i15 %tmp_1445, %tmp_634_cast1

]]></Node>
<StgValue><ssdm name="tmp_1448"/></StgValue>
</operation>

<operation id="5541" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5438" bw="64" op_0_bw="15">
<![CDATA[
:6  %tmp_1831_cast = zext i15 %tmp_1448 to i64

]]></Node>
<StgValue><ssdm name="tmp_1831_cast"/></StgValue>
</operation>

<operation id="5542" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5439" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %shuffleunit1_6_outpu = getelementptr [9600 x float]* @shuffleunit1_6_outpu, i64 0, i64 %tmp_1831_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_6_outpu"/></StgValue>
</operation>

<operation id="5543" st_id="480" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5440" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit1_6_outpu_1 = load float* %shuffleunit1_6_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_6_outpu_1"/></StgValue>
</operation>

<operation id="5544" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1499">
<or_exp><and_exp><literal name="exitcond116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5444" bw="0" op_0_bw="0">
<![CDATA[
.preheader465.loopexit:0  br label %.preheader465

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="5545" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5435" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1830_cast = zext i14 %tmp_1447 to i64

]]></Node>
<StgValue><ssdm name="tmp_1830_cast"/></StgValue>
</operation>

<operation id="5546" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5436" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_p_a_14 = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1830_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a_14"/></StgValue>
</operation>

<operation id="5547" st_id="481" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5440" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit1_6_outpu_1 = load float* %shuffleunit1_6_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_6_outpu_1"/></StgValue>
</operation>

<operation id="5548" st_id="481" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5441" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:9  store float %shuffleunit1_6_outpu_1, float* %buffer0_1_48_8x8_p_a_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5549" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5442" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader464

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="5550" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5450" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader463:0  %co147 = phi i5 [ %co_148, %.preheader463.loopexit ], [ 0, %.preheader463.preheader ]

]]></Node>
<StgValue><ssdm name="co147"/></StgValue>
</operation>

<operation id="5551" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5451" bw="9" op_0_bw="5">
<![CDATA[
.preheader463:1  %co148_cast306_cast = zext i5 %co147 to i9

]]></Node>
<StgValue><ssdm name="co148_cast306_cast"/></StgValue>
</operation>

<operation id="5552" st_id="482" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5452" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader463:2  %exitcond115 = icmp eq i5 %co147, -8

]]></Node>
<StgValue><ssdm name="exitcond115"/></StgValue>
</operation>

<operation id="5553" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5453" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader463:3  %empty_618 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_618"/></StgValue>
</operation>

<operation id="5554" st_id="482" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5454" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader463:4  %co_148 = add i5 %co147, 1

]]></Node>
<StgValue><ssdm name="co_148"/></StgValue>
</operation>

<operation id="5555" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader463:5  br i1 %exitcond115, label %.preheader460.preheader, label %.preheader462.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5556" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1503">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5457" bw="1" op_0_bw="5">
<![CDATA[
.preheader462.preheader:0  %tmp_1437 = trunc i5 %co147 to i1

]]></Node>
<StgValue><ssdm name="tmp_1437"/></StgValue>
</operation>

<operation id="5557" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1503">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5458" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader462.preheader:1  %p_shl172 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1437, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl172"/></StgValue>
</operation>

<operation id="5558" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1503">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5459" bw="7" op_0_bw="6">
<![CDATA[
.preheader462.preheader:2  %p_shl172_cast = zext i6 %p_shl172 to i7

]]></Node>
<StgValue><ssdm name="p_shl172_cast"/></StgValue>
</operation>

<operation id="5559" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1503">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5460" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader462.preheader:3  %p_shl173 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1437, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl173"/></StgValue>
</operation>

<operation id="5560" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1503">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5461" bw="7" op_0_bw="4">
<![CDATA[
.preheader462.preheader:4  %p_shl173_cast = zext i4 %p_shl173 to i7

]]></Node>
<StgValue><ssdm name="p_shl173_cast"/></StgValue>
</operation>

<operation id="5561" st_id="482" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1503">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5462" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader462.preheader:5  %tmp_627 = sub i7 %p_shl172_cast, %p_shl173_cast

]]></Node>
<StgValue><ssdm name="tmp_627"/></StgValue>
</operation>

<operation id="5562" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1503">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5463" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader462.preheader:6  %p_lshr_f17_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co147, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f17_cast"/></StgValue>
</operation>

<operation id="5563" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1503">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5464" bw="7" op_0_bw="4">
<![CDATA[
.preheader462.preheader:7  %tmp_865_cast = zext i4 %p_lshr_f17_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_865_cast"/></StgValue>
</operation>

<operation id="5564" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1503">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5465" bw="0" op_0_bw="0">
<![CDATA[
.preheader462.preheader:8  br label %.preheader462

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5565" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1505">
<or_exp><and_exp><literal name="exitcond115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5526" bw="0" op_0_bw="0">
<![CDATA[
.preheader460.preheader:0  br label %.preheader460

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="5566" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5467" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader462:0  %ci60 = phi i5 [ 0, %.preheader462.preheader ], [ %ci_61, %.preheader462.loopexit ]

]]></Node>
<StgValue><ssdm name="ci60"/></StgValue>
</operation>

<operation id="5567" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5468" bw="7" op_0_bw="5">
<![CDATA[
.preheader462:1  %ci60_cast = zext i5 %ci60 to i7

]]></Node>
<StgValue><ssdm name="ci60_cast"/></StgValue>
</operation>

<operation id="5568" st_id="483" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5469" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader462:2  %exitcond114 = icmp eq i5 %ci60, -8

]]></Node>
<StgValue><ssdm name="exitcond114"/></StgValue>
</operation>

<operation id="5569" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5470" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader462:3  %empty_619 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_619"/></StgValue>
</operation>

<operation id="5570" st_id="483" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5471" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader462:4  %ci_61 = add i5 %ci60, 1

]]></Node>
<StgValue><ssdm name="ci_61"/></StgValue>
</operation>

<operation id="5571" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader462:5  br i1 %exitcond114, label %.preheader463.loopexit, label %.preheader461.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5572" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1508">
<or_exp><and_exp><literal name="exitcond114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5474" bw="18" op_0_bw="5">
<![CDATA[
.preheader461.preheader:0  %tmp_631_cast = zext i5 %ci60 to i18

]]></Node>
<StgValue><ssdm name="tmp_631_cast"/></StgValue>
</operation>

<operation id="5573" st_id="483" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1508">
<or_exp><and_exp><literal name="exitcond114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5475" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader461.preheader:1  %tmp_632 = add i7 %tmp_627, %ci60_cast

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>

<operation id="5574" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1508">
<or_exp><and_exp><literal name="exitcond114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5476" bw="13" op_0_bw="7">
<![CDATA[
.preheader461.preheader:2  %tmp_633_cast1 = sext i7 %tmp_632 to i13

]]></Node>
<StgValue><ssdm name="tmp_633_cast1"/></StgValue>
</operation>

<operation id="5575" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1508">
<or_exp><and_exp><literal name="exitcond114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5477" bw="0" op_0_bw="0">
<![CDATA[
.preheader461.preheader:3  br label %.preheader461

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5576" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1510">
<or_exp><and_exp><literal name="exitcond114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5524" bw="0" op_0_bw="0">
<![CDATA[
.preheader463.loopexit:0  br label %.preheader463

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="5577" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5479" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader461:0  %i130 = phi i3 [ %i_131, %158 ], [ 0, %.preheader461.preheader ]

]]></Node>
<StgValue><ssdm name="i130"/></StgValue>
</operation>

<operation id="5578" st_id="484" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5480" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader461:1  %exitcond113 = icmp eq i3 %i130, -4

]]></Node>
<StgValue><ssdm name="exitcond113"/></StgValue>
</operation>

<operation id="5579" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5481" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader461:2  %empty_620 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_620"/></StgValue>
</operation>

<operation id="5580" st_id="484" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5482" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader461:3  %i_131 = add i3 %i130, 1

]]></Node>
<StgValue><ssdm name="i_131"/></StgValue>
</operation>

<operation id="5581" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader461:4  br i1 %exitcond113, label %.preheader462.loopexit, label %158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5582" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5485" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1450 = trunc i3 %i130 to i2

]]></Node>
<StgValue><ssdm name="tmp_1450"/></StgValue>
</operation>

<operation id="5583" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5486" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl176 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1450, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl176"/></StgValue>
</operation>

<operation id="5584" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5487" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl176_cast = zext i7 %p_shl176 to i8

]]></Node>
<StgValue><ssdm name="p_shl176_cast"/></StgValue>
</operation>

<operation id="5585" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5488" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl177 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1450, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl177"/></StgValue>
</operation>

<operation id="5586" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5489" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl177_cast = zext i5 %p_shl177 to i8

]]></Node>
<StgValue><ssdm name="p_shl177_cast"/></StgValue>
</operation>

<operation id="5587" st_id="484" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5490" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_642 = sub i8 %p_shl176_cast, %p_shl177_cast

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="5588" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5491" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_880_cast_cast = sext i8 %tmp_642 to i9

]]></Node>
<StgValue><ssdm name="tmp_880_cast_cast"/></StgValue>
</operation>

<operation id="5589" st_id="484" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5492" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp57 = add i9 -200, %tmp_880_cast_cast

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="5590" st_id="484" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5493" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_645 = add i9 %tmp57, %co148_cast306_cast

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>

<operation id="5591" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5506" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:21  %p_shl178 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1450, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl178"/></StgValue>
</operation>

<operation id="5592" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5507" bw="7" op_0_bw="6">
<![CDATA[
:22  %p_shl178_cast = zext i6 %p_shl178 to i7

]]></Node>
<StgValue><ssdm name="p_shl178_cast"/></StgValue>
</operation>

<operation id="5593" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5508" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:23  %p_shl179 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1450, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl179"/></StgValue>
</operation>

<operation id="5594" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5509" bw="7" op_0_bw="4">
<![CDATA[
:24  %p_shl179_cast = zext i4 %p_shl179 to i7

]]></Node>
<StgValue><ssdm name="p_shl179_cast"/></StgValue>
</operation>

<operation id="5595" st_id="484" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5510" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_646 = sub i7 %p_shl178_cast, %p_shl179_cast

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="5596" st_id="484" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5511" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:26  %tmp_647 = add i7 %tmp_646, %tmp_865_cast

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="5597" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5512" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:27  %tmp_1457 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_647, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1457"/></StgValue>
</operation>

<operation id="5598" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5513" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:28  %tmp_1458 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_647, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1458"/></StgValue>
</operation>

<operation id="5599" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5514" bw="13" op_0_bw="11">
<![CDATA[
:29  %p_shl564_cast = sext i11 %tmp_1458 to i13

]]></Node>
<StgValue><ssdm name="p_shl564_cast"/></StgValue>
</operation>

<operation id="5600" st_id="484" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5515" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_1459 = sub i13 %tmp_1457, %p_shl564_cast

]]></Node>
<StgValue><ssdm name="tmp_1459"/></StgValue>
</operation>

<operation id="5601" st_id="484" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5516" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:31  %tmp_1460 = add i13 %tmp_633_cast1, %tmp_1459

]]></Node>
<StgValue><ssdm name="tmp_1460"/></StgValue>
</operation>

<operation id="5602" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp><and_exp><literal name="exitcond113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5522" bw="0" op_0_bw="0">
<![CDATA[
.preheader462.loopexit:0  br label %.preheader462

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="5603" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5494" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
:9  %tmp_1451 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_645, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1451"/></StgValue>
</operation>

<operation id="5604" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5495" bw="16" op_0_bw="14">
<![CDATA[
:10  %tmp_1452 = sext i14 %tmp_1451 to i16

]]></Node>
<StgValue><ssdm name="tmp_1452"/></StgValue>
</operation>

<operation id="5605" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5496" bw="17" op_0_bw="16">
<![CDATA[
:11  %p_shl565_cast = zext i16 %tmp_1452 to i17

]]></Node>
<StgValue><ssdm name="p_shl565_cast"/></StgValue>
</operation>

<operation id="5606" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5497" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:12  %tmp_1453 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_645, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1453"/></StgValue>
</operation>

<operation id="5607" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5498" bw="14" op_0_bw="12">
<![CDATA[
:13  %tmp_1454 = sext i12 %tmp_1453 to i14

]]></Node>
<StgValue><ssdm name="tmp_1454"/></StgValue>
</operation>

<operation id="5608" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5499" bw="17" op_0_bw="14">
<![CDATA[
:14  %p_shl566_cast = zext i14 %tmp_1454 to i17

]]></Node>
<StgValue><ssdm name="p_shl566_cast"/></StgValue>
</operation>

<operation id="5609" st_id="485" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5500" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:15  %tmp_1455 = sub i17 %p_shl565_cast, %p_shl566_cast

]]></Node>
<StgValue><ssdm name="tmp_1455"/></StgValue>
</operation>

<operation id="5610" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5501" bw="18" op_0_bw="17">
<![CDATA[
:16  %tmp_1840_cast = sext i17 %tmp_1455 to i18

]]></Node>
<StgValue><ssdm name="tmp_1840_cast"/></StgValue>
</operation>

<operation id="5611" st_id="485" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:17  %tmp_1456 = add i18 %tmp_631_cast, %tmp_1840_cast

]]></Node>
<StgValue><ssdm name="tmp_1456"/></StgValue>
</operation>

<operation id="5612" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5503" bw="64" op_0_bw="18">
<![CDATA[
:18  %tmp_1841_cast = sext i18 %tmp_1456 to i64

]]></Node>
<StgValue><ssdm name="tmp_1841_cast"/></StgValue>
</operation>

<operation id="5613" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5504" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_1x1_add_26 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1841_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_26"/></StgValue>
</operation>

<operation id="5614" st_id="485" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5505" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_26 = load float* %shuffle_conv_1x1_add_26, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_26"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="5615" st_id="486" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5505" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_26 = load float* %shuffle_conv_1x1_add_26, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_26"/></StgValue>
</operation>

<operation id="5616" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5517" bw="64" op_0_bw="13">
<![CDATA[
:32  %tmp_1849_cast = sext i13 %tmp_1460 to i64

]]></Node>
<StgValue><ssdm name="tmp_1849_cast"/></StgValue>
</operation>

<operation id="5617" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5518" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %weights_48_48_1x1_ad_17 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1849_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_17"/></StgValue>
</operation>

<operation id="5618" st_id="486" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5519" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:34  store float %shuffle_conv_1x1_loa_26, float* %weights_48_48_1x1_ad_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5619" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5520" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %.preheader461

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="5620" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5528" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader460:0  %i128 = phi i5 [ %i_129, %.preheader460.loopexit ], [ 0, %.preheader460.preheader ]

]]></Node>
<StgValue><ssdm name="i128"/></StgValue>
</operation>

<operation id="5621" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5529" bw="7" op_0_bw="5">
<![CDATA[
.preheader460:1  %i129_cast = zext i5 %i128 to i7

]]></Node>
<StgValue><ssdm name="i129_cast"/></StgValue>
</operation>

<operation id="5622" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5530" bw="10" op_0_bw="5">
<![CDATA[
.preheader460:2  %i129_cast296_cast = zext i5 %i128 to i10

]]></Node>
<StgValue><ssdm name="i129_cast296_cast"/></StgValue>
</operation>

<operation id="5623" st_id="487" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5531" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader460:3  %exitcond112 = icmp eq i5 %i128, -8

]]></Node>
<StgValue><ssdm name="exitcond112"/></StgValue>
</operation>

<operation id="5624" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5532" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader460:4  %empty_621 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_621"/></StgValue>
</operation>

<operation id="5625" st_id="487" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5533" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader460:5  %i_129 = add i5 %i128, 1

]]></Node>
<StgValue><ssdm name="i_129"/></StgValue>
</operation>

<operation id="5626" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5534" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader460:6  br i1 %exitcond112, label %160, label %.preheader459.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5627" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1520">
<or_exp><and_exp><literal name="exitcond112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5536" bw="0" op_0_bw="0">
<![CDATA[
.preheader459.preheader:0  br label %.preheader459

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5628" st_id="487" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp><literal name="exitcond112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5566" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="5629" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5538" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader459:0  %k44 = phi i2 [ %k_45, %159 ], [ 0, %.preheader459.preheader ]

]]></Node>
<StgValue><ssdm name="k44"/></StgValue>
</operation>

<operation id="5630" st_id="488" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5539" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader459:1  %exitcond111 = icmp eq i2 %k44, -2

]]></Node>
<StgValue><ssdm name="exitcond111"/></StgValue>
</operation>

<operation id="5631" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5540" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader459:2  %empty_622 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_622"/></StgValue>
</operation>

<operation id="5632" st_id="488" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5541" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader459:3  %k_45 = add i2 %k44, 1

]]></Node>
<StgValue><ssdm name="k_45"/></StgValue>
</operation>

<operation id="5633" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5542" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader459:4  br i1 %exitcond111, label %.preheader460.loopexit, label %159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5634" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5544" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1449 = trunc i2 %k44 to i1

]]></Node>
<StgValue><ssdm name="tmp_1449"/></StgValue>
</operation>

<operation id="5635" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5545" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl174 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1449, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl174"/></StgValue>
</operation>

<operation id="5636" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5546" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl174_cast = zext i6 %p_shl174 to i7

]]></Node>
<StgValue><ssdm name="p_shl174_cast"/></StgValue>
</operation>

<operation id="5637" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5547" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl175 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1449, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl175"/></StgValue>
</operation>

<operation id="5638" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5548" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl175_cast = zext i4 %p_shl175 to i7

]]></Node>
<StgValue><ssdm name="p_shl175_cast"/></StgValue>
</operation>

<operation id="5639" st_id="488" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5549" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_635 = sub i7 %p_shl174_cast, %p_shl175_cast

]]></Node>
<StgValue><ssdm name="tmp_635"/></StgValue>
</operation>

<operation id="5640" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5550" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_869_cast_cast = sext i7 %tmp_635 to i10

]]></Node>
<StgValue><ssdm name="tmp_869_cast_cast"/></StgValue>
</operation>

<operation id="5641" st_id="488" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5551" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp58 = add i10 -440, %tmp_869_cast_cast

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="5642" st_id="488" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5552" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_636 = add i10 %i129_cast296_cast, %tmp58

]]></Node>
<StgValue><ssdm name="tmp_636"/></StgValue>
</operation>

<operation id="5643" st_id="488" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5557" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_639 = add i7 %tmp_635, %i129_cast

]]></Node>
<StgValue><ssdm name="tmp_639"/></StgValue>
</operation>

<operation id="5644" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1527">
<or_exp><and_exp><literal name="exitcond111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5564" bw="0" op_0_bw="0">
<![CDATA[
.preheader460.loopexit:0  br label %.preheader460

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="5645" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5553" bw="11" op_0_bw="10">
<![CDATA[
:9  %tmp_871_cast = sext i10 %tmp_636 to i11

]]></Node>
<StgValue><ssdm name="tmp_871_cast"/></StgValue>
</operation>

<operation id="5646" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5554" bw="64" op_0_bw="11">
<![CDATA[
:10  %tmp_637 = zext i11 %tmp_871_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>

<operation id="5647" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5555" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_43 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_637

]]></Node>
<StgValue><ssdm name="bias_addr_43"/></StgValue>
</operation>

<operation id="5648" st_id="489" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5556" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_43 = load float* %bias_addr_43, align 4

]]></Node>
<StgValue><ssdm name="bias_load_43"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="5649" st_id="490" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5556" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_43 = load float* %bias_addr_43, align 4

]]></Node>
<StgValue><ssdm name="bias_load_43"/></StgValue>
</operation>

<operation id="5650" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5558" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_873_cast = sext i7 %tmp_639 to i32

]]></Node>
<StgValue><ssdm name="tmp_873_cast"/></StgValue>
</operation>

<operation id="5651" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5559" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_640 = zext i32 %tmp_873_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>

<operation id="5652" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5560" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_26 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_640

]]></Node>
<StgValue><ssdm name="bias_48_addr_26"/></StgValue>
</operation>

<operation id="5653" st_id="490" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5561" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_43, float* %bias_48_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5654" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5562" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader459

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="5655" st_id="491" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5566" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5656" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5567" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit848

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="5657" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5569" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit848:0  %co149 = phi i5 [ 0, %160 ], [ %co_150, %.loopexit848.loopexit ]

]]></Node>
<StgValue><ssdm name="co149"/></StgValue>
</operation>

<operation id="5658" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5570" bw="7" op_0_bw="5">
<![CDATA[
.loopexit848:1  %co151_cast = zext i5 %co149 to i7

]]></Node>
<StgValue><ssdm name="co151_cast"/></StgValue>
</operation>

<operation id="5659" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5571" bw="10" op_0_bw="5">
<![CDATA[
.loopexit848:2  %co151_cast1 = zext i5 %co149 to i10

]]></Node>
<StgValue><ssdm name="co151_cast1"/></StgValue>
</operation>

<operation id="5660" st_id="492" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5572" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit848:3  %exitcond110 = icmp eq i5 %co149, -8

]]></Node>
<StgValue><ssdm name="exitcond110"/></StgValue>
</operation>

<operation id="5661" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5573" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit848:4  %empty_623 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_623"/></StgValue>
</operation>

<operation id="5662" st_id="492" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5574" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit848:5  %co_150 = add i5 %co149, 1

]]></Node>
<StgValue><ssdm name="co_150"/></StgValue>
</operation>

<operation id="5663" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit848:6  br i1 %exitcond110, label %.preheader455.preheader, label %.preheader458.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5664" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1533">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5577" bw="0" op_0_bw="0">
<![CDATA[
.preheader458.preheader:0  br label %.preheader458

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5665" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp><literal name="exitcond110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5651" bw="0" op_0_bw="0">
<![CDATA[
.preheader455.preheader:0  br label %.preheader455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="5666" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5579" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader458:0  %w107 = phi i2 [ %w_108, %.preheader458.loopexit ], [ 0, %.preheader458.preheader ]

]]></Node>
<StgValue><ssdm name="w107"/></StgValue>
</operation>

<operation id="5667" st_id="493" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5580" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader458:1  %exitcond109 = icmp eq i2 %w107, -1

]]></Node>
<StgValue><ssdm name="exitcond109"/></StgValue>
</operation>

<operation id="5668" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5581" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader458:2  %empty_624 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_624"/></StgValue>
</operation>

<operation id="5669" st_id="493" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5582" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader458:3  %w_108 = add i2 %w107, 1

]]></Node>
<StgValue><ssdm name="w_108"/></StgValue>
</operation>

<operation id="5670" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader458:4  br i1 %exitcond109, label %.loopexit848.loopexit, label %.preheader457.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5671" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp><literal name="exitcond109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5585" bw="36" op_0_bw="2">
<![CDATA[
.preheader457.preheader:0  %tmp_648_cast1 = zext i2 %w107 to i36

]]></Node>
<StgValue><ssdm name="tmp_648_cast1"/></StgValue>
</operation>

<operation id="5672" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp><literal name="exitcond109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5586" bw="13" op_0_bw="2">
<![CDATA[
.preheader457.preheader:1  %tmp_648_cast = zext i2 %w107 to i13

]]></Node>
<StgValue><ssdm name="tmp_648_cast"/></StgValue>
</operation>

<operation id="5673" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp><literal name="exitcond109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5587" bw="0" op_0_bw="0">
<![CDATA[
.preheader457.preheader:2  br label %.preheader457

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5674" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1540">
<or_exp><and_exp><literal name="exitcond109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5649" bw="0" op_0_bw="0">
<![CDATA[
.loopexit848.loopexit:0  br label %.loopexit848

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="5675" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5589" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader457:0  %h108 = phi i2 [ 0, %.preheader457.preheader ], [ %h_109, %.preheader457.loopexit ]

]]></Node>
<StgValue><ssdm name="h108"/></StgValue>
</operation>

<operation id="5676" st_id="494" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5590" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader457:1  %exitcond108 = icmp eq i2 %h108, -1

]]></Node>
<StgValue><ssdm name="exitcond108"/></StgValue>
</operation>

<operation id="5677" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader457:2  %empty_625 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_625"/></StgValue>
</operation>

<operation id="5678" st_id="494" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5592" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader457:3  %h_109 = add i2 %h108, 1

]]></Node>
<StgValue><ssdm name="h_109"/></StgValue>
</operation>

<operation id="5679" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5593" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader457:4  br i1 %exitcond108, label %.preheader458.loopexit, label %.preheader456.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5680" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp><and_exp><literal name="exitcond108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5595" bw="10" op_0_bw="2">
<![CDATA[
.preheader456.preheader:0  %tmp_655_cast1 = zext i2 %h108 to i10

]]></Node>
<StgValue><ssdm name="tmp_655_cast1"/></StgValue>
</operation>

<operation id="5681" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp><and_exp><literal name="exitcond108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5596" bw="15" op_0_bw="2">
<![CDATA[
.preheader456.preheader:1  %tmp_655_cast2 = zext i2 %h108 to i15

]]></Node>
<StgValue><ssdm name="tmp_655_cast2"/></StgValue>
</operation>

<operation id="5682" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp><and_exp><literal name="exitcond108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5597" bw="0" op_0_bw="0">
<![CDATA[
.preheader456.preheader:2  br label %.preheader456

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5683" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp><literal name="exitcond108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5647" bw="0" op_0_bw="0">
<![CDATA[
.preheader458.loopexit:0  br label %.preheader458

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="5684" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5599" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader456:0  %i136 = phi i2 [ %i_137, %161 ], [ 0, %.preheader456.preheader ]

]]></Node>
<StgValue><ssdm name="i136"/></StgValue>
</operation>

<operation id="5685" st_id="495" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5600" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader456:1  %exitcond107 = icmp eq i2 %i136, -2

]]></Node>
<StgValue><ssdm name="exitcond107"/></StgValue>
</operation>

<operation id="5686" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5601" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader456:2  %empty_626 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_626"/></StgValue>
</operation>

<operation id="5687" st_id="495" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5602" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader456:3  %i_137 = add i2 %i136, 1

]]></Node>
<StgValue><ssdm name="i_137"/></StgValue>
</operation>

<operation id="5688" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5603" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader456:4  br i1 %exitcond107, label %.preheader457.loopexit, label %161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5689" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5605" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1463 = trunc i2 %i136 to i1

]]></Node>
<StgValue><ssdm name="tmp_1463"/></StgValue>
</operation>

<operation id="5690" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5606" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl186 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1463, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl186"/></StgValue>
</operation>

<operation id="5691" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5607" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl186_cast = zext i6 %p_shl186 to i7

]]></Node>
<StgValue><ssdm name="p_shl186_cast"/></StgValue>
</operation>

<operation id="5692" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5608" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl187 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1463, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl187"/></StgValue>
</operation>

<operation id="5693" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5609" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl187_cast = zext i4 %p_shl187 to i7

]]></Node>
<StgValue><ssdm name="p_shl187_cast"/></StgValue>
</operation>

<operation id="5694" st_id="495" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5610" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_659 = sub i7 %p_shl186_cast, %p_shl187_cast

]]></Node>
<StgValue><ssdm name="tmp_659"/></StgValue>
</operation>

<operation id="5695" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5611" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_906_cast = sext i7 %tmp_659 to i10

]]></Node>
<StgValue><ssdm name="tmp_906_cast"/></StgValue>
</operation>

<operation id="5696" st_id="495" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5612" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp59 = add i10 -472, %tmp_906_cast

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="5697" st_id="495" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5613" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_661 = add i10 %co151_cast1, %tmp59

]]></Node>
<StgValue><ssdm name="tmp_661"/></StgValue>
</operation>

<operation id="5698" st_id="495" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5626" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:21  %tmp_664 = add i7 %tmp_659, %co151_cast

]]></Node>
<StgValue><ssdm name="tmp_664"/></StgValue>
</operation>

<operation id="5699" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1550">
<or_exp><and_exp><literal name="exitcond107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5645" bw="0" op_0_bw="0">
<![CDATA[
.preheader457.loopexit:0  br label %.preheader457

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="5700" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5614" bw="13" op_0_bw="10">
<![CDATA[
:9  %tmp_662_cast = zext i10 %tmp_661 to i13

]]></Node>
<StgValue><ssdm name="tmp_662_cast"/></StgValue>
</operation>

<operation id="5701" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5615" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:10  %tmp_1464 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_661, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1464"/></StgValue>
</operation>

<operation id="5702" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5616" bw="13" op_0_bw="12">
<![CDATA[
:11  %p_shl570_cast = zext i12 %tmp_1464 to i13

]]></Node>
<StgValue><ssdm name="p_shl570_cast"/></StgValue>
</operation>

<operation id="5703" st_id="496" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5617" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:12  %tmp_1465 = sub i13 %p_shl570_cast, %tmp_662_cast

]]></Node>
<StgValue><ssdm name="tmp_1465"/></StgValue>
</operation>

<operation id="5704" st_id="496" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5618" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:13  %tmp_1466 = add i13 %tmp_1465, %tmp_648_cast

]]></Node>
<StgValue><ssdm name="tmp_1466"/></StgValue>
</operation>

<operation id="5705" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5619" bw="15" op_0_bw="13">
<![CDATA[
:14  %tmp_1858_cast = sext i13 %tmp_1466 to i15

]]></Node>
<StgValue><ssdm name="tmp_1858_cast"/></StgValue>
</operation>

<operation id="5706" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5620" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:15  %p_shl569_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1466, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl569_cast"/></StgValue>
</operation>

<operation id="5707" st_id="496" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5621" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_1467 = sub i15 %p_shl569_cast, %tmp_1858_cast

]]></Node>
<StgValue><ssdm name="tmp_1467"/></StgValue>
</operation>

<operation id="5708" st_id="496" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5622" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_1468 = add i15 %tmp_1467, %tmp_655_cast2

]]></Node>
<StgValue><ssdm name="tmp_1468"/></StgValue>
</operation>

<operation id="5709" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5627" bw="32" op_0_bw="7">
<![CDATA[
:22  %tmp_910_cast = sext i7 %tmp_664 to i32

]]></Node>
<StgValue><ssdm name="tmp_910_cast"/></StgValue>
</operation>

<operation id="5710" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5628" bw="35" op_0_bw="32">
<![CDATA[
:23  %tmp_665_cast = zext i32 %tmp_910_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_665_cast"/></StgValue>
</operation>

<operation id="5711" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5629" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:24  %tmp_1469 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_664, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1469"/></StgValue>
</operation>

<operation id="5712" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5630" bw="34" op_0_bw="9">
<![CDATA[
:25  %tmp_1470 = sext i9 %tmp_1469 to i34

]]></Node>
<StgValue><ssdm name="tmp_1470"/></StgValue>
</operation>

<operation id="5713" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5631" bw="35" op_0_bw="34">
<![CDATA[
:26  %p_shl568_cast = zext i34 %tmp_1470 to i35

]]></Node>
<StgValue><ssdm name="p_shl568_cast"/></StgValue>
</operation>

<operation id="5714" st_id="496" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5632" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:27  %tmp_1471 = sub i35 %p_shl568_cast, %tmp_665_cast

]]></Node>
<StgValue><ssdm name="tmp_1471"/></StgValue>
</operation>

<operation id="5715" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5633" bw="36" op_0_bw="35">
<![CDATA[
:28  %tmp_1864_cast = sext i35 %tmp_1471 to i36

]]></Node>
<StgValue><ssdm name="tmp_1864_cast"/></StgValue>
</operation>

<operation id="5716" st_id="496" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5634" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:29  %tmp_1472 = add i36 %tmp_1864_cast, %tmp_648_cast1

]]></Node>
<StgValue><ssdm name="tmp_1472"/></StgValue>
</operation>

<operation id="5717" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5635" bw="10" op_0_bw="36">
<![CDATA[
:30  %tmp_1473 = trunc i36 %tmp_1472 to i10

]]></Node>
<StgValue><ssdm name="tmp_1473"/></StgValue>
</operation>

<operation id="5718" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5636" bw="8" op_0_bw="36">
<![CDATA[
:31  %tmp_1474 = trunc i36 %tmp_1472 to i8

]]></Node>
<StgValue><ssdm name="tmp_1474"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="5719" st_id="497" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5623" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_1861_cast = zext i15 %tmp_1468 to i64

]]></Node>
<StgValue><ssdm name="tmp_1861_cast"/></StgValue>
</operation>

<operation id="5720" st_id="497" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5624" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_3x3_add_14 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1861_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_14"/></StgValue>
</operation>

<operation id="5721" st_id="497" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5625" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_14 = load float* %shuffle_conv_3x3_add_14, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_14"/></StgValue>
</operation>

<operation id="5722" st_id="497" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5637" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:32  %p_shl567_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1474, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl567_cast"/></StgValue>
</operation>

<operation id="5723" st_id="497" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5638" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:33  %tmp_1475 = sub i10 %p_shl567_cast, %tmp_1473

]]></Node>
<StgValue><ssdm name="tmp_1475"/></StgValue>
</operation>

<operation id="5724" st_id="497" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5639" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:34  %tmp_1476 = add i10 %tmp_1475, %tmp_655_cast1

]]></Node>
<StgValue><ssdm name="tmp_1476"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="5725" st_id="498" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5625" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_14 = load float* %shuffle_conv_3x3_add_14, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_14"/></StgValue>
</operation>

<operation id="5726" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5640" bw="64" op_0_bw="10">
<![CDATA[
:35  %tmp_1868_cast = zext i10 %tmp_1476 to i64

]]></Node>
<StgValue><ssdm name="tmp_1868_cast"/></StgValue>
</operation>

<operation id="5727" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5641" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %weights_48_1_3x3_add_9 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1868_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_9"/></StgValue>
</operation>

<operation id="5728" st_id="498" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5642" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:37  store float %shuffle_conv_3x3_loa_14, float* %weights_48_1_3x3_add_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5729" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5643" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %.preheader456

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="5730" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5653" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader455:0  %i132 = phi i5 [ %i_133, %.preheader455.loopexit ], [ 0, %.preheader455.preheader ]

]]></Node>
<StgValue><ssdm name="i132"/></StgValue>
</operation>

<operation id="5731" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5654" bw="7" op_0_bw="5">
<![CDATA[
.preheader455:1  %i133_cast = zext i5 %i132 to i7

]]></Node>
<StgValue><ssdm name="i133_cast"/></StgValue>
</operation>

<operation id="5732" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5655" bw="10" op_0_bw="5">
<![CDATA[
.preheader455:2  %i133_cast286_cast = zext i5 %i132 to i10

]]></Node>
<StgValue><ssdm name="i133_cast286_cast"/></StgValue>
</operation>

<operation id="5733" st_id="499" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5656" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader455:3  %exitcond106 = icmp eq i5 %i132, -8

]]></Node>
<StgValue><ssdm name="exitcond106"/></StgValue>
</operation>

<operation id="5734" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5657" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader455:4  %empty_627 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_627"/></StgValue>
</operation>

<operation id="5735" st_id="499" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5658" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader455:5  %i_133 = add i5 %i132, 1

]]></Node>
<StgValue><ssdm name="i_133"/></StgValue>
</operation>

<operation id="5736" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5659" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader455:6  br i1 %exitcond106, label %163, label %.preheader454.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5737" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1556">
<or_exp><and_exp><literal name="exitcond106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5661" bw="0" op_0_bw="0">
<![CDATA[
.preheader454.preheader:0  br label %.preheader454

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5738" st_id="499" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1558">
<or_exp><and_exp><literal name="exitcond106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5691" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="5739" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5663" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader454:0  %k46 = phi i2 [ %k_47, %162 ], [ 0, %.preheader454.preheader ]

]]></Node>
<StgValue><ssdm name="k46"/></StgValue>
</operation>

<operation id="5740" st_id="500" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5664" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader454:1  %exitcond105 = icmp eq i2 %k46, -2

]]></Node>
<StgValue><ssdm name="exitcond105"/></StgValue>
</operation>

<operation id="5741" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5665" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader454:2  %empty_628 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_628"/></StgValue>
</operation>

<operation id="5742" st_id="500" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5666" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader454:3  %k_47 = add i2 %k46, 1

]]></Node>
<StgValue><ssdm name="k_47"/></StgValue>
</operation>

<operation id="5743" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5667" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader454:4  br i1 %exitcond105, label %.preheader455.loopexit, label %162

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5744" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp><literal name="exitcond105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5669" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1462 = trunc i2 %k46 to i1

]]></Node>
<StgValue><ssdm name="tmp_1462"/></StgValue>
</operation>

<operation id="5745" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp><literal name="exitcond105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5670" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl180 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1462, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl180"/></StgValue>
</operation>

<operation id="5746" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp><literal name="exitcond105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5671" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl180_cast = zext i6 %p_shl180 to i7

]]></Node>
<StgValue><ssdm name="p_shl180_cast"/></StgValue>
</operation>

<operation id="5747" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp><literal name="exitcond105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5672" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl181 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1462, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl181"/></StgValue>
</operation>

<operation id="5748" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp><literal name="exitcond105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5673" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl181_cast = zext i4 %p_shl181 to i7

]]></Node>
<StgValue><ssdm name="p_shl181_cast"/></StgValue>
</operation>

<operation id="5749" st_id="500" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp><literal name="exitcond105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5674" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_650 = sub i7 %p_shl180_cast, %p_shl181_cast

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>

<operation id="5750" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp><literal name="exitcond105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5675" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_887_cast_cast = sext i7 %tmp_650 to i10

]]></Node>
<StgValue><ssdm name="tmp_887_cast_cast"/></StgValue>
</operation>

<operation id="5751" st_id="500" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp><literal name="exitcond105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5676" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp60 = add i10 -392, %tmp_887_cast_cast

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="5752" st_id="500" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp><literal name="exitcond105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5677" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_651 = add i10 %i133_cast286_cast, %tmp60

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>

<operation id="5753" st_id="500" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp><literal name="exitcond105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5682" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_653 = add i7 %tmp_650, %i133_cast

]]></Node>
<StgValue><ssdm name="tmp_653"/></StgValue>
</operation>

<operation id="5754" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5689" bw="0" op_0_bw="0">
<![CDATA[
.preheader455.loopexit:0  br label %.preheader455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="5755" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5678" bw="11" op_0_bw="10">
<![CDATA[
:9  %tmp_889_cast = sext i10 %tmp_651 to i11

]]></Node>
<StgValue><ssdm name="tmp_889_cast"/></StgValue>
</operation>

<operation id="5756" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5679" bw="64" op_0_bw="11">
<![CDATA[
:10  %tmp_652 = zext i11 %tmp_889_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>

<operation id="5757" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_44 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_652

]]></Node>
<StgValue><ssdm name="bias_addr_44"/></StgValue>
</operation>

<operation id="5758" st_id="501" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5681" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_44 = load float* %bias_addr_44, align 4

]]></Node>
<StgValue><ssdm name="bias_load_44"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="5759" st_id="502" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5681" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_44 = load float* %bias_addr_44, align 4

]]></Node>
<StgValue><ssdm name="bias_load_44"/></StgValue>
</operation>

<operation id="5760" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5683" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_891_cast = sext i7 %tmp_653 to i32

]]></Node>
<StgValue><ssdm name="tmp_891_cast"/></StgValue>
</operation>

<operation id="5761" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5684" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_654 = zext i32 %tmp_891_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_654"/></StgValue>
</operation>

<operation id="5762" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5685" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_27 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_654

]]></Node>
<StgValue><ssdm name="bias_48_addr_27"/></StgValue>
</operation>

<operation id="5763" st_id="502" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5686" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_44, float* %bias_48_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5764" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5687" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader454

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="5765" st_id="503" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5691" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([4800 x float]* @buffer1_1_48_8x8_p, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [4800 x float]* @buffer0_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5766" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5692" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit847

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="5767" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5694" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit847:0  %co151 = phi i5 [ 0, %163 ], [ %co_152, %.loopexit847.loopexit ]

]]></Node>
<StgValue><ssdm name="co151"/></StgValue>
</operation>

<operation id="5768" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5695" bw="12" op_0_bw="5">
<![CDATA[
.loopexit847:1  %co153_cast = zext i5 %co151 to i12

]]></Node>
<StgValue><ssdm name="co153_cast"/></StgValue>
</operation>

<operation id="5769" st_id="504" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5696" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit847:2  %exitcond104 = icmp eq i5 %co151, -8

]]></Node>
<StgValue><ssdm name="exitcond104"/></StgValue>
</operation>

<operation id="5770" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5697" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit847:3  %empty_629 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_629"/></StgValue>
</operation>

<operation id="5771" st_id="504" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5698" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit847:4  %co_152 = add i5 %co151, 1

]]></Node>
<StgValue><ssdm name="co_152"/></StgValue>
</operation>

<operation id="5772" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit847:5  br i1 %exitcond104, label %.preheader451.preheader, label %.preheader453.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5773" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1569">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5701" bw="1" op_0_bw="5">
<![CDATA[
.preheader453.preheader:0  %tmp_1461 = trunc i5 %co151 to i1

]]></Node>
<StgValue><ssdm name="tmp_1461"/></StgValue>
</operation>

<operation id="5774" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1569">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5702" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader453.preheader:1  %p_shl182 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1461, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl182"/></StgValue>
</operation>

<operation id="5775" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1569">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5703" bw="7" op_0_bw="6">
<![CDATA[
.preheader453.preheader:2  %p_shl182_cast = zext i6 %p_shl182 to i7

]]></Node>
<StgValue><ssdm name="p_shl182_cast"/></StgValue>
</operation>

<operation id="5776" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1569">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5704" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader453.preheader:3  %p_shl183 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1461, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl183"/></StgValue>
</operation>

<operation id="5777" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1569">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5705" bw="7" op_0_bw="4">
<![CDATA[
.preheader453.preheader:4  %p_shl183_cast = zext i4 %p_shl183 to i7

]]></Node>
<StgValue><ssdm name="p_shl183_cast"/></StgValue>
</operation>

<operation id="5778" st_id="504" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1569">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5706" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader453.preheader:5  %tmp_649 = sub i7 %p_shl182_cast, %p_shl183_cast

]]></Node>
<StgValue><ssdm name="tmp_649"/></StgValue>
</operation>

<operation id="5779" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1569">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5707" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader453.preheader:6  %p_lshr_f18_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co151, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f18_cast"/></StgValue>
</operation>

<operation id="5780" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1569">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5708" bw="7" op_0_bw="4">
<![CDATA[
.preheader453.preheader:7  %tmp_895_cast = zext i4 %p_lshr_f18_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_895_cast"/></StgValue>
</operation>

<operation id="5781" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1569">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5709" bw="0" op_0_bw="0">
<![CDATA[
.preheader453.preheader:8  br label %.preheader453

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5782" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1571">
<or_exp><and_exp><literal name="exitcond104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5770" bw="0" op_0_bw="0">
<![CDATA[
.preheader451.preheader:0  br label %.preheader451

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="5783" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5711" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader453:0  %ci62 = phi i5 [ 0, %.preheader453.preheader ], [ %ci_63, %.preheader453.loopexit ]

]]></Node>
<StgValue><ssdm name="ci62"/></StgValue>
</operation>

<operation id="5784" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5712" bw="7" op_0_bw="5">
<![CDATA[
.preheader453:1  %ci62_cast = zext i5 %ci62 to i7

]]></Node>
<StgValue><ssdm name="ci62_cast"/></StgValue>
</operation>

<operation id="5785" st_id="505" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5713" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader453:2  %exitcond103 = icmp eq i5 %ci62, -8

]]></Node>
<StgValue><ssdm name="exitcond103"/></StgValue>
</operation>

<operation id="5786" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5714" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader453:3  %empty_630 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_630"/></StgValue>
</operation>

<operation id="5787" st_id="505" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5715" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader453:4  %ci_63 = add i5 %ci62, 1

]]></Node>
<StgValue><ssdm name="ci_63"/></StgValue>
</operation>

<operation id="5788" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader453:5  br i1 %exitcond103, label %.loopexit847.loopexit, label %.preheader452.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5789" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1574">
<or_exp><and_exp><literal name="exitcond103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5718" bw="19" op_0_bw="5">
<![CDATA[
.preheader452.preheader:0  %tmp_656_cast = zext i5 %ci62 to i19

]]></Node>
<StgValue><ssdm name="tmp_656_cast"/></StgValue>
</operation>

<operation id="5790" st_id="505" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1574">
<or_exp><and_exp><literal name="exitcond103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5719" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader452.preheader:1  %tmp_657 = add i7 %tmp_649, %ci62_cast

]]></Node>
<StgValue><ssdm name="tmp_657"/></StgValue>
</operation>

<operation id="5791" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1574">
<or_exp><and_exp><literal name="exitcond103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5720" bw="13" op_0_bw="7">
<![CDATA[
.preheader452.preheader:2  %tmp_658_cast = sext i7 %tmp_657 to i13

]]></Node>
<StgValue><ssdm name="tmp_658_cast"/></StgValue>
</operation>

<operation id="5792" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1574">
<or_exp><and_exp><literal name="exitcond103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5721" bw="0" op_0_bw="0">
<![CDATA[
.preheader452.preheader:3  br label %.preheader452

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5793" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1576">
<or_exp><and_exp><literal name="exitcond103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5768" bw="0" op_0_bw="0">
<![CDATA[
.loopexit847.loopexit:0  br label %.loopexit847

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="5794" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5723" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader452:0  %i138 = phi i3 [ %i_139, %164 ], [ 0, %.preheader452.preheader ]

]]></Node>
<StgValue><ssdm name="i138"/></StgValue>
</operation>

<operation id="5795" st_id="506" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5724" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader452:1  %exitcond102 = icmp eq i3 %i138, -4

]]></Node>
<StgValue><ssdm name="exitcond102"/></StgValue>
</operation>

<operation id="5796" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5725" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader452:2  %empty_631 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_631"/></StgValue>
</operation>

<operation id="5797" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5726" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader452:3  %i_139 = add i3 %i138, 1

]]></Node>
<StgValue><ssdm name="i_139"/></StgValue>
</operation>

<operation id="5798" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5727" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader452:4  br i1 %exitcond102, label %.preheader453.loopexit, label %164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5799" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5729" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1481 = trunc i3 %i138 to i2

]]></Node>
<StgValue><ssdm name="tmp_1481"/></StgValue>
</operation>

<operation id="5800" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5730" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl188 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1481, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl188"/></StgValue>
</operation>

<operation id="5801" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5731" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl188_cast = zext i7 %p_shl188 to i8

]]></Node>
<StgValue><ssdm name="p_shl188_cast"/></StgValue>
</operation>

<operation id="5802" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5732" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl189 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1481, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl189"/></StgValue>
</operation>

<operation id="5803" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5733" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl189_cast = zext i5 %p_shl189 to i8

]]></Node>
<StgValue><ssdm name="p_shl189_cast"/></StgValue>
</operation>

<operation id="5804" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5734" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_671 = sub i8 %p_shl188_cast, %p_shl189_cast

]]></Node>
<StgValue><ssdm name="tmp_671"/></StgValue>
</operation>

<operation id="5805" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5735" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_913_cast_cast = sext i8 %tmp_671 to i9

]]></Node>
<StgValue><ssdm name="tmp_913_cast_cast"/></StgValue>
</operation>

<operation id="5806" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5736" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp61 = add i9 -104, %tmp_913_cast_cast

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="5807" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5737" bw="11" op_0_bw="9">
<![CDATA[
:8  %tmp61_cast1 = sext i9 %tmp61 to i11

]]></Node>
<StgValue><ssdm name="tmp61_cast1"/></StgValue>
</operation>

<operation id="5808" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5738" bw="12" op_0_bw="11">
<![CDATA[
:9  %tmp61_cast = zext i11 %tmp61_cast1 to i12

]]></Node>
<StgValue><ssdm name="tmp61_cast"/></StgValue>
</operation>

<operation id="5809" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5739" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %tmp_672 = add i12 %tmp61_cast, %co153_cast

]]></Node>
<StgValue><ssdm name="tmp_672"/></StgValue>
</operation>

<operation id="5810" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5750" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:21  %p_shl190 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1481, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl190"/></StgValue>
</operation>

<operation id="5811" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5751" bw="7" op_0_bw="6">
<![CDATA[
:22  %p_shl190_cast = zext i6 %p_shl190 to i7

]]></Node>
<StgValue><ssdm name="p_shl190_cast"/></StgValue>
</operation>

<operation id="5812" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5752" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:23  %p_shl191 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1481, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl191"/></StgValue>
</operation>

<operation id="5813" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5753" bw="7" op_0_bw="4">
<![CDATA[
:24  %p_shl191_cast = zext i4 %p_shl191 to i7

]]></Node>
<StgValue><ssdm name="p_shl191_cast"/></StgValue>
</operation>

<operation id="5814" st_id="506" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5754" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_673 = sub i7 %p_shl190_cast, %p_shl191_cast

]]></Node>
<StgValue><ssdm name="tmp_673"/></StgValue>
</operation>

<operation id="5815" st_id="506" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5755" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:26  %tmp_674 = add i7 %tmp_673, %tmp_895_cast

]]></Node>
<StgValue><ssdm name="tmp_674"/></StgValue>
</operation>

<operation id="5816" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5756" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:27  %tmp_1486 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_674, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1486"/></StgValue>
</operation>

<operation id="5817" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5757" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:28  %tmp_1487 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_674, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1487"/></StgValue>
</operation>

<operation id="5818" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5758" bw="13" op_0_bw="11">
<![CDATA[
:29  %p_shl572_cast = sext i11 %tmp_1487 to i13

]]></Node>
<StgValue><ssdm name="p_shl572_cast"/></StgValue>
</operation>

<operation id="5819" st_id="506" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5759" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_1488 = sub i13 %tmp_1486, %p_shl572_cast

]]></Node>
<StgValue><ssdm name="tmp_1488"/></StgValue>
</operation>

<operation id="5820" st_id="506" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5760" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:31  %tmp_1489 = add i13 %tmp_658_cast, %tmp_1488

]]></Node>
<StgValue><ssdm name="tmp_1489"/></StgValue>
</operation>

<operation id="5821" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5766" bw="0" op_0_bw="0">
<![CDATA[
.preheader453.loopexit:0  br label %.preheader453

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="5822" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5740" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:11  %tmp_1482 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_672, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1482"/></StgValue>
</operation>

<operation id="5823" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5741" bw="18" op_0_bw="17">
<![CDATA[
:12  %p_shl573_cast = zext i17 %tmp_1482 to i18

]]></Node>
<StgValue><ssdm name="p_shl573_cast"/></StgValue>
</operation>

<operation id="5824" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5742" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:13  %tmp_1483 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_672, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1483"/></StgValue>
</operation>

<operation id="5825" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5743" bw="18" op_0_bw="15">
<![CDATA[
:14  %p_shl574_cast = zext i15 %tmp_1483 to i18

]]></Node>
<StgValue><ssdm name="p_shl574_cast"/></StgValue>
</operation>

<operation id="5826" st_id="507" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5744" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_1484 = sub i18 %p_shl573_cast, %p_shl574_cast

]]></Node>
<StgValue><ssdm name="tmp_1484"/></StgValue>
</operation>

<operation id="5827" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5745" bw="19" op_0_bw="18">
<![CDATA[
:16  %tmp_1878_cast = sext i18 %tmp_1484 to i19

]]></Node>
<StgValue><ssdm name="tmp_1878_cast"/></StgValue>
</operation>

<operation id="5828" st_id="507" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5746" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:17  %tmp_1485 = add i19 %tmp_656_cast, %tmp_1878_cast

]]></Node>
<StgValue><ssdm name="tmp_1485"/></StgValue>
</operation>

<operation id="5829" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5747" bw="64" op_0_bw="19">
<![CDATA[
:18  %tmp_1879_cast = sext i19 %tmp_1485 to i64

]]></Node>
<StgValue><ssdm name="tmp_1879_cast"/></StgValue>
</operation>

<operation id="5830" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5748" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_1x1_add_27 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1879_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_27"/></StgValue>
</operation>

<operation id="5831" st_id="507" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5749" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_27 = load float* %shuffle_conv_1x1_add_27, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_27"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="5832" st_id="508" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5749" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_27 = load float* %shuffle_conv_1x1_add_27, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_27"/></StgValue>
</operation>

<operation id="5833" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5761" bw="64" op_0_bw="13">
<![CDATA[
:32  %tmp_1887_cast = sext i13 %tmp_1489 to i64

]]></Node>
<StgValue><ssdm name="tmp_1887_cast"/></StgValue>
</operation>

<operation id="5834" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5762" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %weights_48_48_1x1_ad_18 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1887_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_18"/></StgValue>
</operation>

<operation id="5835" st_id="508" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5763" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:34  store float %shuffle_conv_1x1_loa_27, float* %weights_48_48_1x1_ad_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5836" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5764" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %.preheader452

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="5837" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5772" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader451:0  %i134 = phi i5 [ %i_135, %.preheader451.loopexit ], [ 0, %.preheader451.preheader ]

]]></Node>
<StgValue><ssdm name="i134"/></StgValue>
</operation>

<operation id="5838" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5773" bw="7" op_0_bw="5">
<![CDATA[
.preheader451:1  %i135_cast = zext i5 %i134 to i7

]]></Node>
<StgValue><ssdm name="i135_cast"/></StgValue>
</operation>

<operation id="5839" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5774" bw="10" op_0_bw="5">
<![CDATA[
.preheader451:2  %i135_cast273_cast = zext i5 %i134 to i10

]]></Node>
<StgValue><ssdm name="i135_cast273_cast"/></StgValue>
</operation>

<operation id="5840" st_id="509" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader451:3  %exitcond101 = icmp eq i5 %i134, -8

]]></Node>
<StgValue><ssdm name="exitcond101"/></StgValue>
</operation>

<operation id="5841" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5776" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader451:4  %empty_632 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_632"/></StgValue>
</operation>

<operation id="5842" st_id="509" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5777" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader451:5  %i_135 = add i5 %i134, 1

]]></Node>
<StgValue><ssdm name="i_135"/></StgValue>
</operation>

<operation id="5843" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5778" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader451:6  br i1 %exitcond101, label %166, label %.preheader450.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5844" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1586">
<or_exp><and_exp><literal name="exitcond101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5780" bw="0" op_0_bw="0">
<![CDATA[
.preheader450.preheader:0  br label %.preheader450

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5845" st_id="509" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp><literal name="exitcond101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="5846" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5782" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader450:0  %k48 = phi i2 [ %k_49, %165 ], [ 0, %.preheader450.preheader ]

]]></Node>
<StgValue><ssdm name="k48"/></StgValue>
</operation>

<operation id="5847" st_id="510" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5783" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader450:1  %exitcond100 = icmp eq i2 %k48, -2

]]></Node>
<StgValue><ssdm name="exitcond100"/></StgValue>
</operation>

<operation id="5848" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5784" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader450:2  %empty_633 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_633"/></StgValue>
</operation>

<operation id="5849" st_id="510" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5785" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader450:3  %k_49 = add i2 %k48, 1

]]></Node>
<StgValue><ssdm name="k_49"/></StgValue>
</operation>

<operation id="5850" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5786" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader450:4  br i1 %exitcond100, label %.preheader451.loopexit, label %165

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5851" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5788" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1480 = trunc i2 %k48 to i1

]]></Node>
<StgValue><ssdm name="tmp_1480"/></StgValue>
</operation>

<operation id="5852" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5789" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl184 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1480, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl184"/></StgValue>
</operation>

<operation id="5853" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5790" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl184_cast = zext i6 %p_shl184 to i7

]]></Node>
<StgValue><ssdm name="p_shl184_cast"/></StgValue>
</operation>

<operation id="5854" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5791" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl185 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1480, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl185"/></StgValue>
</operation>

<operation id="5855" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5792" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl185_cast = zext i4 %p_shl185 to i7

]]></Node>
<StgValue><ssdm name="p_shl185_cast"/></StgValue>
</operation>

<operation id="5856" st_id="510" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5793" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_666 = sub i7 %p_shl184_cast, %p_shl185_cast

]]></Node>
<StgValue><ssdm name="tmp_666"/></StgValue>
</operation>

<operation id="5857" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5794" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_897_cast_cast = sext i7 %tmp_666 to i10

]]></Node>
<StgValue><ssdm name="tmp_897_cast_cast"/></StgValue>
</operation>

<operation id="5858" st_id="510" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5795" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp62 = add i10 -344, %tmp_897_cast_cast

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="5859" st_id="510" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5796" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_667 = add i10 %i135_cast273_cast, %tmp62

]]></Node>
<StgValue><ssdm name="tmp_667"/></StgValue>
</operation>

<operation id="5860" st_id="510" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5801" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_669 = add i7 %tmp_666, %i135_cast

]]></Node>
<StgValue><ssdm name="tmp_669"/></StgValue>
</operation>

<operation id="5861" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp><literal name="exitcond100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5808" bw="0" op_0_bw="0">
<![CDATA[
.preheader451.loopexit:0  br label %.preheader451

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="5862" st_id="511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5797" bw="11" op_0_bw="10">
<![CDATA[
:9  %tmp_899_cast = sext i10 %tmp_667 to i11

]]></Node>
<StgValue><ssdm name="tmp_899_cast"/></StgValue>
</operation>

<operation id="5863" st_id="511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5798" bw="64" op_0_bw="11">
<![CDATA[
:10  %tmp_668 = zext i11 %tmp_899_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_668"/></StgValue>
</operation>

<operation id="5864" st_id="511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5799" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_45 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_668

]]></Node>
<StgValue><ssdm name="bias_addr_45"/></StgValue>
</operation>

<operation id="5865" st_id="511" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5800" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_45 = load float* %bias_addr_45, align 4

]]></Node>
<StgValue><ssdm name="bias_load_45"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="5866" st_id="512" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5800" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_45 = load float* %bias_addr_45, align 4

]]></Node>
<StgValue><ssdm name="bias_load_45"/></StgValue>
</operation>

<operation id="5867" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5802" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_901_cast = sext i7 %tmp_669 to i32

]]></Node>
<StgValue><ssdm name="tmp_901_cast"/></StgValue>
</operation>

<operation id="5868" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5803" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_670 = zext i32 %tmp_901_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="5869" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5804" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_28 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_670

]]></Node>
<StgValue><ssdm name="bias_48_addr_28"/></StgValue>
</operation>

<operation id="5870" st_id="512" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5805" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_45, float* %bias_48_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5871" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5806" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader450

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="5872" st_id="513" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8_p([4800 x float]* @buffer0_1_48_8x8_p, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [4800 x float]* @buffer1_1_48_8x8_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5873" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5811" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit846

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="5874" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5813" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit846:0  %co153 = phi i6 [ 0, %166 ], [ %co_154, %.loopexit846.loopexit ]

]]></Node>
<StgValue><ssdm name="co153"/></StgValue>
</operation>

<operation id="5875" st_id="514" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5814" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit846:1  %exitcond99 = icmp eq i6 %co153, -16

]]></Node>
<StgValue><ssdm name="exitcond99"/></StgValue>
</operation>

<operation id="5876" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5815" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit846:2  %empty_634 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_634"/></StgValue>
</operation>

<operation id="5877" st_id="514" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5816" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit846:3  %co_154 = add i6 %co153, 1

]]></Node>
<StgValue><ssdm name="co_154"/></StgValue>
</operation>

<operation id="5878" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5817" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit846:4  br i1 %exitcond99, label %168, label %.preheader449.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5879" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5819" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader449.preheader:0  %tmp_1477 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co153, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1477"/></StgValue>
</operation>

<operation id="5880" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5820" bw="10" op_0_bw="9">
<![CDATA[
.preheader449.preheader:1  %p_shl575_cast = zext i9 %tmp_1477 to i10

]]></Node>
<StgValue><ssdm name="p_shl575_cast"/></StgValue>
</operation>

<operation id="5881" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5821" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader449.preheader:2  %tmp_1478 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co153, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1478"/></StgValue>
</operation>

<operation id="5882" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5822" bw="10" op_0_bw="7">
<![CDATA[
.preheader449.preheader:3  %p_shl576_cast = zext i7 %tmp_1478 to i10

]]></Node>
<StgValue><ssdm name="p_shl576_cast"/></StgValue>
</operation>

<operation id="5883" st_id="514" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5823" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader449.preheader:4  %tmp_1479 = add i10 %p_shl576_cast, %p_shl575_cast

]]></Node>
<StgValue><ssdm name="tmp_1479"/></StgValue>
</operation>

<operation id="5884" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5824" bw="0" op_0_bw="0">
<![CDATA[
.preheader449.preheader:5  br label %.preheader449

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5885" st_id="514" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1601">
<or_exp><and_exp><literal name="exitcond99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5860" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_7_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="5886" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5826" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader449:0  %h110 = phi i4 [ 0, %.preheader449.preheader ], [ %h_111, %.preheader449.loopexit ]

]]></Node>
<StgValue><ssdm name="h110"/></StgValue>
</operation>

<operation id="5887" st_id="515" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5827" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader449:1  %exitcond98 = icmp eq i4 %h110, -8

]]></Node>
<StgValue><ssdm name="exitcond98"/></StgValue>
</operation>

<operation id="5888" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5828" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader449:2  %empty_635 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_635"/></StgValue>
</operation>

<operation id="5889" st_id="515" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5829" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader449:3  %h_111 = add i4 %h110, 1

]]></Node>
<StgValue><ssdm name="h_111"/></StgValue>
</operation>

<operation id="5890" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader449:4  br i1 %exitcond98, label %.loopexit846.loopexit, label %.preheader448.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5891" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1604">
<or_exp><and_exp><literal name="exitcond98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5832" bw="10" op_0_bw="4">
<![CDATA[
.preheader448.preheader:0  %tmp_676_cast = zext i4 %h_111 to i10

]]></Node>
<StgValue><ssdm name="tmp_676_cast"/></StgValue>
</operation>

<operation id="5892" st_id="515" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1604">
<or_exp><and_exp><literal name="exitcond98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5833" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader448.preheader:1  %tmp_1492 = add i10 %tmp_676_cast, %tmp_1479

]]></Node>
<StgValue><ssdm name="tmp_1492"/></StgValue>
</operation>

<operation id="5893" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1604">
<or_exp><and_exp><literal name="exitcond98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5834" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader448.preheader:2  %tmp_1493 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1492, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1493"/></StgValue>
</operation>

<operation id="5894" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1604">
<or_exp><and_exp><literal name="exitcond98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5835" bw="15" op_0_bw="13">
<![CDATA[
.preheader448.preheader:3  %p_shl577_cast = zext i13 %tmp_1493 to i15

]]></Node>
<StgValue><ssdm name="p_shl577_cast"/></StgValue>
</operation>

<operation id="5895" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1604">
<or_exp><and_exp><literal name="exitcond98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5836" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader448.preheader:4  %tmp_1494 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1492, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1494"/></StgValue>
</operation>

<operation id="5896" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1604">
<or_exp><and_exp><literal name="exitcond98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5837" bw="15" op_0_bw="11">
<![CDATA[
.preheader448.preheader:5  %p_shl578_cast = zext i11 %tmp_1494 to i15

]]></Node>
<StgValue><ssdm name="p_shl578_cast"/></StgValue>
</operation>

<operation id="5897" st_id="515" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1604">
<or_exp><and_exp><literal name="exitcond98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5838" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader448.preheader:6  %tmp_1495 = add i15 %p_shl577_cast, %p_shl578_cast

]]></Node>
<StgValue><ssdm name="tmp_1495"/></StgValue>
</operation>

<operation id="5898" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1604">
<or_exp><and_exp><literal name="exitcond98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5839" bw="0" op_0_bw="0">
<![CDATA[
.preheader448.preheader:7  br label %.preheader448

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5899" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1606">
<or_exp><and_exp><literal name="exitcond98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5858" bw="0" op_0_bw="0">
<![CDATA[
.loopexit846.loopexit:0  br label %.loopexit846

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="5900" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5841" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader448:0  %w109 = phi i4 [ %w_110, %167 ], [ 0, %.preheader448.preheader ]

]]></Node>
<StgValue><ssdm name="w109"/></StgValue>
</operation>

<operation id="5901" st_id="516" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5842" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader448:1  %exitcond97 = icmp eq i4 %w109, -8

]]></Node>
<StgValue><ssdm name="exitcond97"/></StgValue>
</operation>

<operation id="5902" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5843" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader448:2  %empty_636 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_636"/></StgValue>
</operation>

<operation id="5903" st_id="516" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5844" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader448:3  %w_110 = add i4 %w109, 1

]]></Node>
<StgValue><ssdm name="w_110"/></StgValue>
</operation>

<operation id="5904" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5845" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader448:4  br i1 %exitcond97, label %.preheader449.loopexit, label %167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5905" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1609">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5847" bw="15" op_0_bw="4">
<![CDATA[
:0  %tmp_681_cast = zext i4 %w_110 to i15

]]></Node>
<StgValue><ssdm name="tmp_681_cast"/></StgValue>
</operation>

<operation id="5906" st_id="516" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1609">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5848" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_1496 = add i15 %tmp_1495, %tmp_681_cast

]]></Node>
<StgValue><ssdm name="tmp_1496"/></StgValue>
</operation>

<operation id="5907" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1609">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5849" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_1894_cast = zext i15 %tmp_1496 to i64

]]></Node>
<StgValue><ssdm name="tmp_1894_cast"/></StgValue>
</operation>

<operation id="5908" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1609">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5851" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit1_6_outpu_2 = getelementptr [9600 x float]* @shuffleunit1_6_outpu, i64 0, i64 %tmp_1894_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_6_outpu_2"/></StgValue>
</operation>

<operation id="5909" st_id="516" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1609">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5852" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit1_6_outpu_3 = load float* %shuffleunit1_6_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_6_outpu_3"/></StgValue>
</operation>

<operation id="5910" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1611">
<or_exp><and_exp><literal name="exitcond97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5856" bw="0" op_0_bw="0">
<![CDATA[
.preheader449.loopexit:0  br label %.preheader449

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="5911" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5850" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %buffer0_1_48_8x8_p_a_15 = getelementptr [4800 x float]* @buffer0_1_48_8x8_p, i64 0, i64 %tmp_1894_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_p_a_15"/></StgValue>
</operation>

<operation id="5912" st_id="517" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5852" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit1_6_outpu_3 = load float* %shuffleunit1_6_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_6_outpu_3"/></StgValue>
</operation>

<operation id="5913" st_id="517" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5853" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store float %shuffleunit1_6_outpu_3, float* %buffer0_1_48_8x8_p_a_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5914" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader448

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="5915" st_id="518" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5860" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48_p([4800 x float]* @buffer0_1_48_8x8_p, [9600 x float]* @shuffleunit1_7_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5916" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5861" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit845

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="5917" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5863" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit845:0  %co155 = phi i5 [ 0, %168 ], [ %co_156, %.loopexit845.loopexit ]

]]></Node>
<StgValue><ssdm name="co155"/></StgValue>
</operation>

<operation id="5918" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5864" bw="12" op_0_bw="5">
<![CDATA[
.loopexit845:1  %co156_cast = zext i5 %co155 to i12

]]></Node>
<StgValue><ssdm name="co156_cast"/></StgValue>
</operation>

<operation id="5919" st_id="519" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5865" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit845:2  %exitcond96 = icmp eq i5 %co155, -8

]]></Node>
<StgValue><ssdm name="exitcond96"/></StgValue>
</operation>

<operation id="5920" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5866" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit845:3  %empty_637 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_637"/></StgValue>
</operation>

<operation id="5921" st_id="519" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5867" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit845:4  %co_156 = add i5 %co155, 1

]]></Node>
<StgValue><ssdm name="co_156"/></StgValue>
</operation>

<operation id="5922" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5868" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit845:5  br i1 %exitcond96, label %.preheader445.preheader, label %.preheader447.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5923" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1616">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5870" bw="2" op_0_bw="5">
<![CDATA[
.preheader447.preheader:0  %tmp_1490 = trunc i5 %co155 to i2

]]></Node>
<StgValue><ssdm name="tmp_1490"/></StgValue>
</operation>

<operation id="5924" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1616">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5871" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader447.preheader:1  %p_shl192 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1490, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl192"/></StgValue>
</operation>

<operation id="5925" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1616">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5872" bw="8" op_0_bw="7">
<![CDATA[
.preheader447.preheader:2  %p_shl192_cast = zext i7 %p_shl192 to i8

]]></Node>
<StgValue><ssdm name="p_shl192_cast"/></StgValue>
</operation>

<operation id="5926" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1616">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5873" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader447.preheader:3  %tmp_1491 = shl i5 %co155, 3

]]></Node>
<StgValue><ssdm name="tmp_1491"/></StgValue>
</operation>

<operation id="5927" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1616">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5874" bw="8" op_0_bw="5">
<![CDATA[
.preheader447.preheader:4  %p_shl193_cast = zext i5 %tmp_1491 to i8

]]></Node>
<StgValue><ssdm name="p_shl193_cast"/></StgValue>
</operation>

<operation id="5928" st_id="519" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1616">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5875" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader447.preheader:5  %tmp_675 = sub i8 %p_shl192_cast, %p_shl193_cast

]]></Node>
<StgValue><ssdm name="tmp_675"/></StgValue>
</operation>

<operation id="5929" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1616">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5876" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader447.preheader:6  %p_lshr_f19_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co155, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f19_cast"/></StgValue>
</operation>

<operation id="5930" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1616">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5877" bw="8" op_0_bw="3">
<![CDATA[
.preheader447.preheader:7  %tmp_921_cast = zext i3 %p_lshr_f19_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_921_cast"/></StgValue>
</operation>

<operation id="5931" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1616">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5878" bw="0" op_0_bw="0">
<![CDATA[
.preheader447.preheader:8  br label %.preheader447

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5932" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1618">
<or_exp><and_exp><literal name="exitcond96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5936" bw="0" op_0_bw="0">
<![CDATA[
.preheader445.preheader:0  br label %.preheader445

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="5933" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5880" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader447:0  %ci64 = phi i5 [ 0, %.preheader447.preheader ], [ %ci_65, %.preheader447.loopexit ]

]]></Node>
<StgValue><ssdm name="ci64"/></StgValue>
</operation>

<operation id="5934" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5881" bw="8" op_0_bw="5">
<![CDATA[
.preheader447:1  %ci64_cast = zext i5 %ci64 to i8

]]></Node>
<StgValue><ssdm name="ci64_cast"/></StgValue>
</operation>

<operation id="5935" st_id="520" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5882" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader447:2  %exitcond95 = icmp eq i5 %ci64, -8

]]></Node>
<StgValue><ssdm name="exitcond95"/></StgValue>
</operation>

<operation id="5936" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5883" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader447:3  %empty_638 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_638"/></StgValue>
</operation>

<operation id="5937" st_id="520" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5884" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader447:4  %ci_65 = add i5 %ci64, 1

]]></Node>
<StgValue><ssdm name="ci_65"/></StgValue>
</operation>

<operation id="5938" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5885" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader447:5  br i1 %exitcond95, label %.loopexit845.loopexit, label %.preheader446.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5939" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1621">
<or_exp><and_exp><literal name="exitcond95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5887" bw="19" op_0_bw="5">
<![CDATA[
.preheader446.preheader:0  %tmp_677_cast = zext i5 %ci64 to i19

]]></Node>
<StgValue><ssdm name="tmp_677_cast"/></StgValue>
</operation>

<operation id="5940" st_id="520" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1621">
<or_exp><and_exp><literal name="exitcond95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5888" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader446.preheader:1  %tmp_678 = add i8 %tmp_675, %ci64_cast

]]></Node>
<StgValue><ssdm name="tmp_678"/></StgValue>
</operation>

<operation id="5941" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1621">
<or_exp><and_exp><literal name="exitcond95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5889" bw="15" op_0_bw="8">
<![CDATA[
.preheader446.preheader:2  %tmp_679_cast = sext i8 %tmp_678 to i15

]]></Node>
<StgValue><ssdm name="tmp_679_cast"/></StgValue>
</operation>

<operation id="5942" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1621">
<or_exp><and_exp><literal name="exitcond95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5890" bw="0" op_0_bw="0">
<![CDATA[
.preheader446.preheader:3  br label %.preheader446

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5943" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1623">
<or_exp><and_exp><literal name="exitcond95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5934" bw="0" op_0_bw="0">
<![CDATA[
.loopexit845.loopexit:0  br label %.loopexit845

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="5944" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5892" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader446:0  %i142 = phi i5 [ %i_143, %169 ], [ 0, %.preheader446.preheader ]

]]></Node>
<StgValue><ssdm name="i142"/></StgValue>
</operation>

<operation id="5945" st_id="521" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5893" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader446:1  %exitcond94 = icmp eq i5 %i142, -16

]]></Node>
<StgValue><ssdm name="exitcond94"/></StgValue>
</operation>

<operation id="5946" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5894" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader446:2  %empty_639 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_639"/></StgValue>
</operation>

<operation id="5947" st_id="521" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5895" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader446:3  %i_143 = add i5 %i142, 1

]]></Node>
<StgValue><ssdm name="i_143"/></StgValue>
</operation>

<operation id="5948" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5896" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader446:4  br i1 %exitcond94, label %.preheader447.loopexit, label %169

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5949" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5898" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1498 = trunc i5 %i142 to i4

]]></Node>
<StgValue><ssdm name="tmp_1498"/></StgValue>
</operation>

<operation id="5950" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5899" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl195 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1498, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl195"/></StgValue>
</operation>

<operation id="5951" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5900" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl196_cast = zext i9 %p_shl195 to i10

]]></Node>
<StgValue><ssdm name="p_shl196_cast"/></StgValue>
</operation>

<operation id="5952" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5901" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl196 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1498, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl196"/></StgValue>
</operation>

<operation id="5953" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5902" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl197_cast1 = zext i7 %p_shl196 to i8

]]></Node>
<StgValue><ssdm name="p_shl197_cast1"/></StgValue>
</operation>

<operation id="5954" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5903" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl197_cast = zext i7 %p_shl196 to i10

]]></Node>
<StgValue><ssdm name="p_shl197_cast"/></StgValue>
</operation>

<operation id="5955" st_id="521" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5904" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_687 = sub i10 %p_shl196_cast, %p_shl197_cast

]]></Node>
<StgValue><ssdm name="tmp_687"/></StgValue>
</operation>

<operation id="5956" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5905" bw="12" op_0_bw="10">
<![CDATA[
:7  %tmp_935_cast = sext i10 %tmp_687 to i12

]]></Node>
<StgValue><ssdm name="tmp_935_cast"/></StgValue>
</operation>

<operation id="5957" st_id="521" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5906" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp63 = add i12 2040, %tmp_935_cast

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="5958" st_id="521" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5907" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_689 = add i12 %tmp63, %co156_cast

]]></Node>
<StgValue><ssdm name="tmp_689"/></StgValue>
</operation>

<operation id="5959" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5918" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20  %tmp_1503 = shl i5 %i142, 1

]]></Node>
<StgValue><ssdm name="tmp_1503"/></StgValue>
</operation>

<operation id="5960" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5919" bw="8" op_0_bw="5">
<![CDATA[
:21  %p_shl198_cast = zext i5 %tmp_1503 to i8

]]></Node>
<StgValue><ssdm name="p_shl198_cast"/></StgValue>
</operation>

<operation id="5961" st_id="521" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5920" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_690 = sub i8 %p_shl197_cast1, %p_shl198_cast

]]></Node>
<StgValue><ssdm name="tmp_690"/></StgValue>
</operation>

<operation id="5962" st_id="521" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5921" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %tmp_692 = add i8 %tmp_690, %tmp_921_cast

]]></Node>
<StgValue><ssdm name="tmp_692"/></StgValue>
</operation>

<operation id="5963" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5922" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:24  %tmp_1504 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_692, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1504"/></StgValue>
</operation>

<operation id="5964" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5923" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:25  %tmp_1505 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_692, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1505"/></StgValue>
</operation>

<operation id="5965" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5924" bw="15" op_0_bw="13">
<![CDATA[
:26  %p_shl580_cast = sext i13 %tmp_1505 to i15

]]></Node>
<StgValue><ssdm name="p_shl580_cast"/></StgValue>
</operation>

<operation id="5966" st_id="521" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5925" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1506 = sub i15 %tmp_1504, %p_shl580_cast

]]></Node>
<StgValue><ssdm name="tmp_1506"/></StgValue>
</operation>

<operation id="5967" st_id="521" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5926" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:28  %tmp_1507 = add i15 %tmp_679_cast, %tmp_1506

]]></Node>
<StgValue><ssdm name="tmp_1507"/></StgValue>
</operation>

<operation id="5968" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1628">
<or_exp><and_exp><literal name="exitcond94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5932" bw="0" op_0_bw="0">
<![CDATA[
.preheader447.loopexit:0  br label %.preheader447

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="5969" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5908" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:10  %tmp_1499 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_689, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1499"/></StgValue>
</operation>

<operation id="5970" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5909" bw="18" op_0_bw="17">
<![CDATA[
:11  %p_shl581_cast = zext i17 %tmp_1499 to i18

]]></Node>
<StgValue><ssdm name="p_shl581_cast"/></StgValue>
</operation>

<operation id="5971" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5910" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:12  %tmp_1500 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_689, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1500"/></StgValue>
</operation>

<operation id="5972" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5911" bw="18" op_0_bw="15">
<![CDATA[
:13  %p_shl582_cast = zext i15 %tmp_1500 to i18

]]></Node>
<StgValue><ssdm name="p_shl582_cast"/></StgValue>
</operation>

<operation id="5973" st_id="522" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5912" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:14  %tmp_1501 = sub i18 %p_shl581_cast, %p_shl582_cast

]]></Node>
<StgValue><ssdm name="tmp_1501"/></StgValue>
</operation>

<operation id="5974" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5913" bw="19" op_0_bw="18">
<![CDATA[
:15  %tmp_1901_cast = sext i18 %tmp_1501 to i19

]]></Node>
<StgValue><ssdm name="tmp_1901_cast"/></StgValue>
</operation>

<operation id="5975" st_id="522" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5914" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:16  %tmp_1502 = add i19 %tmp_677_cast, %tmp_1901_cast

]]></Node>
<StgValue><ssdm name="tmp_1502"/></StgValue>
</operation>

<operation id="5976" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5915" bw="64" op_0_bw="19">
<![CDATA[
:17  %tmp_1902_cast = sext i19 %tmp_1502 to i64

]]></Node>
<StgValue><ssdm name="tmp_1902_cast"/></StgValue>
</operation>

<operation id="5977" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5916" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %shuffle_conv_1x1_add_28 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1902_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_28"/></StgValue>
</operation>

<operation id="5978" st_id="522" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5917" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_28 = load float* %shuffle_conv_1x1_add_28, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_28"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="5979" st_id="523" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5917" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_28 = load float* %shuffle_conv_1x1_add_28, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_28"/></StgValue>
</operation>

<operation id="5980" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5927" bw="64" op_0_bw="15">
<![CDATA[
:29  %tmp_1909_cast = sext i15 %tmp_1507 to i64

]]></Node>
<StgValue><ssdm name="tmp_1909_cast"/></StgValue>
</operation>

<operation id="5981" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5928" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %weights_96_96_1x1_ad = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_1909_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad"/></StgValue>
</operation>

<operation id="5982" st_id="523" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5929" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:31  store float %shuffle_conv_1x1_loa_28, float* %weights_96_96_1x1_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5983" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5930" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %.preheader446

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="5984" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5938" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader445:0  %i140 = phi i5 [ %i_141, %.preheader445.loopexit ], [ 0, %.preheader445.preheader ]

]]></Node>
<StgValue><ssdm name="i140"/></StgValue>
</operation>

<operation id="5985" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5939" bw="8" op_0_bw="5">
<![CDATA[
.preheader445:1  %i141_cast = zext i5 %i140 to i8

]]></Node>
<StgValue><ssdm name="i141_cast"/></StgValue>
</operation>

<operation id="5986" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5940" bw="10" op_0_bw="5">
<![CDATA[
.preheader445:2  %i141_cast259_cast = zext i5 %i140 to i10

]]></Node>
<StgValue><ssdm name="i141_cast259_cast"/></StgValue>
</operation>

<operation id="5987" st_id="524" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5941" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader445:3  %exitcond93 = icmp eq i5 %i140, -8

]]></Node>
<StgValue><ssdm name="exitcond93"/></StgValue>
</operation>

<operation id="5988" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5942" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader445:4  %empty_640 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_640"/></StgValue>
</operation>

<operation id="5989" st_id="524" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader445:5  %i_141 = add i5 %i140, 1

]]></Node>
<StgValue><ssdm name="i_141"/></StgValue>
</operation>

<operation id="5990" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5944" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader445:6  br i1 %exitcond93, label %171, label %.preheader444.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5991" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1633">
<or_exp><and_exp><literal name="exitcond93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5946" bw="0" op_0_bw="0">
<![CDATA[
.preheader444.preheader:0  br label %.preheader444

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5992" st_id="524" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1635">
<or_exp><and_exp><literal name="exitcond93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5976" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8p_p([9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="5993" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5948" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader444:0  %k50 = phi i3 [ %k_51, %170 ], [ 0, %.preheader444.preheader ]

]]></Node>
<StgValue><ssdm name="k50"/></StgValue>
</operation>

<operation id="5994" st_id="525" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5949" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader444:1  %exitcond92 = icmp eq i3 %k50, -4

]]></Node>
<StgValue><ssdm name="exitcond92"/></StgValue>
</operation>

<operation id="5995" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5950" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader444:2  %empty_641 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_641"/></StgValue>
</operation>

<operation id="5996" st_id="525" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5951" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader444:3  %k_51 = add i3 %k50, 1

]]></Node>
<StgValue><ssdm name="k_51"/></StgValue>
</operation>

<operation id="5997" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5952" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader444:4  br i1 %exitcond92, label %.preheader445.loopexit, label %170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5998" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1638">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5954" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1497 = trunc i3 %k50 to i2

]]></Node>
<StgValue><ssdm name="tmp_1497"/></StgValue>
</operation>

<operation id="5999" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1638">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5955" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl193 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1497, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl193"/></StgValue>
</operation>

<operation id="6000" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1638">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5956" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl194_cast = zext i7 %p_shl193 to i8

]]></Node>
<StgValue><ssdm name="p_shl194_cast"/></StgValue>
</operation>

<operation id="6001" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1638">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5957" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl194 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1497, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl194"/></StgValue>
</operation>

<operation id="6002" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1638">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5958" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl195_cast = zext i5 %p_shl194 to i8

]]></Node>
<StgValue><ssdm name="p_shl195_cast"/></StgValue>
</operation>

<operation id="6003" st_id="525" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1638">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5959" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_682 = sub i8 %p_shl194_cast, %p_shl195_cast

]]></Node>
<StgValue><ssdm name="tmp_682"/></StgValue>
</operation>

<operation id="6004" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1638">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5960" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_924_cast_cast = sext i8 %tmp_682 to i10

]]></Node>
<StgValue><ssdm name="tmp_924_cast_cast"/></StgValue>
</operation>

<operation id="6005" st_id="525" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1638">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5961" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp64 = add i10 -296, %tmp_924_cast_cast

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="6006" st_id="525" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1638">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5962" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_683 = add i10 %i141_cast259_cast, %tmp64

]]></Node>
<StgValue><ssdm name="tmp_683"/></StgValue>
</operation>

<operation id="6007" st_id="525" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1638">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5967" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %tmp_685 = add i8 %tmp_682, %i141_cast

]]></Node>
<StgValue><ssdm name="tmp_685"/></StgValue>
</operation>

<operation id="6008" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1640">
<or_exp><and_exp><literal name="exitcond92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5974" bw="0" op_0_bw="0">
<![CDATA[
.preheader445.loopexit:0  br label %.preheader445

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="6009" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5963" bw="11" op_0_bw="10">
<![CDATA[
:9  %tmp_926_cast = sext i10 %tmp_683 to i11

]]></Node>
<StgValue><ssdm name="tmp_926_cast"/></StgValue>
</operation>

<operation id="6010" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5964" bw="64" op_0_bw="11">
<![CDATA[
:10  %tmp_684 = zext i11 %tmp_926_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_684"/></StgValue>
</operation>

<operation id="6011" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5965" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_46 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_684

]]></Node>
<StgValue><ssdm name="bias_addr_46"/></StgValue>
</operation>

<operation id="6012" st_id="526" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5966" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_46 = load float* %bias_addr_46, align 4

]]></Node>
<StgValue><ssdm name="bias_load_46"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="6013" st_id="527" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5966" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_46 = load float* %bias_addr_46, align 4

]]></Node>
<StgValue><ssdm name="bias_load_46"/></StgValue>
</operation>

<operation id="6014" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5968" bw="32" op_0_bw="8">
<![CDATA[
:14  %tmp_928_cast = sext i8 %tmp_685 to i32

]]></Node>
<StgValue><ssdm name="tmp_928_cast"/></StgValue>
</operation>

<operation id="6015" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5969" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_686 = zext i32 %tmp_928_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_686"/></StgValue>
</operation>

<operation id="6016" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5970" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_96_addr = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_686

]]></Node>
<StgValue><ssdm name="bias_96_addr"/></StgValue>
</operation>

<operation id="6017" st_id="527" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5971" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:17  store float %bias_load_46, float* %bias_96_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6018" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5972" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader444

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="6019" st_id="528" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5976" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8p_p([9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6020" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5977" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit844

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="6021" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5979" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit844:0  %co157 = phi i5 [ 0, %171 ], [ %co_158, %.loopexit844.loopexit ]

]]></Node>
<StgValue><ssdm name="co157"/></StgValue>
</operation>

<operation id="6022" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5980" bw="8" op_0_bw="5">
<![CDATA[
.loopexit844:1  %co159_cast = zext i5 %co157 to i8

]]></Node>
<StgValue><ssdm name="co159_cast"/></StgValue>
</operation>

<operation id="6023" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5981" bw="10" op_0_bw="5">
<![CDATA[
.loopexit844:2  %co159_cast1 = zext i5 %co157 to i10

]]></Node>
<StgValue><ssdm name="co159_cast1"/></StgValue>
</operation>

<operation id="6024" st_id="529" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5982" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit844:3  %exitcond91 = icmp eq i5 %co157, -8

]]></Node>
<StgValue><ssdm name="exitcond91"/></StgValue>
</operation>

<operation id="6025" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5983" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit844:4  %empty_642 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_642"/></StgValue>
</operation>

<operation id="6026" st_id="529" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5984" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit844:5  %co_158 = add i5 %co157, 1

]]></Node>
<StgValue><ssdm name="co_158"/></StgValue>
</operation>

<operation id="6027" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5985" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit844:6  br i1 %exitcond91, label %.preheader440.preheader, label %.preheader443.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6028" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1646">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5987" bw="0" op_0_bw="0">
<![CDATA[
.preheader443.preheader:0  br label %.preheader443

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6029" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp><literal name="exitcond91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6061" bw="0" op_0_bw="0">
<![CDATA[
.preheader440.preheader:0  br label %.preheader440

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="6030" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5989" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader443:0  %w111 = phi i2 [ %w_112, %.preheader443.loopexit ], [ 0, %.preheader443.preheader ]

]]></Node>
<StgValue><ssdm name="w111"/></StgValue>
</operation>

<operation id="6031" st_id="530" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5990" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader443:1  %exitcond90 = icmp eq i2 %w111, -1

]]></Node>
<StgValue><ssdm name="exitcond90"/></StgValue>
</operation>

<operation id="6032" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5991" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader443:2  %empty_643 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_643"/></StgValue>
</operation>

<operation id="6033" st_id="530" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5992" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader443:3  %w_112 = add i2 %w111, 1

]]></Node>
<StgValue><ssdm name="w_112"/></StgValue>
</operation>

<operation id="6034" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5993" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader443:4  br i1 %exitcond90, label %.loopexit844.loopexit, label %.preheader442.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6035" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1651">
<or_exp><and_exp><literal name="exitcond90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5995" bw="36" op_0_bw="2">
<![CDATA[
.preheader442.preheader:0  %tmp_695_cast1 = zext i2 %w111 to i36

]]></Node>
<StgValue><ssdm name="tmp_695_cast1"/></StgValue>
</operation>

<operation id="6036" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1651">
<or_exp><and_exp><literal name="exitcond90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5996" bw="13" op_0_bw="2">
<![CDATA[
.preheader442.preheader:1  %tmp_695_cast = zext i2 %w111 to i13

]]></Node>
<StgValue><ssdm name="tmp_695_cast"/></StgValue>
</operation>

<operation id="6037" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1651">
<or_exp><and_exp><literal name="exitcond90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5997" bw="0" op_0_bw="0">
<![CDATA[
.preheader442.preheader:2  br label %.preheader442

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6038" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1653">
<or_exp><and_exp><literal name="exitcond90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6059" bw="0" op_0_bw="0">
<![CDATA[
.loopexit844.loopexit:0  br label %.loopexit844

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="6039" st_id="531" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5999" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader442:0  %h112 = phi i2 [ 0, %.preheader442.preheader ], [ %h_113, %.preheader442.loopexit ]

]]></Node>
<StgValue><ssdm name="h112"/></StgValue>
</operation>

<operation id="6040" st_id="531" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6000" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader442:1  %exitcond89 = icmp eq i2 %h112, -1

]]></Node>
<StgValue><ssdm name="exitcond89"/></StgValue>
</operation>

<operation id="6041" st_id="531" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6001" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader442:2  %empty_644 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_644"/></StgValue>
</operation>

<operation id="6042" st_id="531" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6002" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader442:3  %h_113 = add i2 %h112, 1

]]></Node>
<StgValue><ssdm name="h_113"/></StgValue>
</operation>

<operation id="6043" st_id="531" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6003" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader442:4  br i1 %exitcond89, label %.preheader443.loopexit, label %.preheader441.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6044" st_id="531" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1656">
<or_exp><and_exp><literal name="exitcond89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6005" bw="11" op_0_bw="2">
<![CDATA[
.preheader441.preheader:0  %tmp_702_cast1 = zext i2 %h112 to i11

]]></Node>
<StgValue><ssdm name="tmp_702_cast1"/></StgValue>
</operation>

<operation id="6045" st_id="531" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1656">
<or_exp><and_exp><literal name="exitcond89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6006" bw="15" op_0_bw="2">
<![CDATA[
.preheader441.preheader:1  %tmp_702_cast = zext i2 %h112 to i15

]]></Node>
<StgValue><ssdm name="tmp_702_cast"/></StgValue>
</operation>

<operation id="6046" st_id="531" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1656">
<or_exp><and_exp><literal name="exitcond89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6007" bw="0" op_0_bw="0">
<![CDATA[
.preheader441.preheader:2  br label %.preheader441

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6047" st_id="531" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1658">
<or_exp><and_exp><literal name="exitcond89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6057" bw="0" op_0_bw="0">
<![CDATA[
.preheader443.loopexit:0  br label %.preheader443

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="6048" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6009" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader441:0  %i148 = phi i3 [ %i_149, %172 ], [ 0, %.preheader441.preheader ]

]]></Node>
<StgValue><ssdm name="i148"/></StgValue>
</operation>

<operation id="6049" st_id="532" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6010" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader441:1  %exitcond88 = icmp eq i3 %i148, -4

]]></Node>
<StgValue><ssdm name="exitcond88"/></StgValue>
</operation>

<operation id="6050" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6011" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader441:2  %empty_645 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_645"/></StgValue>
</operation>

<operation id="6051" st_id="532" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6012" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader441:3  %i_149 = add i3 %i148, 1

]]></Node>
<StgValue><ssdm name="i_149"/></StgValue>
</operation>

<operation id="6052" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6013" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader441:4  br i1 %exitcond88, label %.preheader442.loopexit, label %172

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6053" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp><and_exp><literal name="exitcond88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6015" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1511 = trunc i3 %i148 to i2

]]></Node>
<StgValue><ssdm name="tmp_1511"/></StgValue>
</operation>

<operation id="6054" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp><and_exp><literal name="exitcond88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6016" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl200 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1511, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl200"/></StgValue>
</operation>

<operation id="6055" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp><and_exp><literal name="exitcond88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6017" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl205_cast = zext i7 %p_shl200 to i8

]]></Node>
<StgValue><ssdm name="p_shl205_cast"/></StgValue>
</operation>

<operation id="6056" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp><and_exp><literal name="exitcond88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6018" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl201 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1511, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl201"/></StgValue>
</operation>

<operation id="6057" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp><and_exp><literal name="exitcond88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6019" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl206_cast = zext i5 %p_shl201 to i8

]]></Node>
<StgValue><ssdm name="p_shl206_cast"/></StgValue>
</operation>

<operation id="6058" st_id="532" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp><and_exp><literal name="exitcond88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6020" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_706 = sub i8 %p_shl205_cast, %p_shl206_cast

]]></Node>
<StgValue><ssdm name="tmp_706"/></StgValue>
</operation>

<operation id="6059" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp><and_exp><literal name="exitcond88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6021" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_961_cast = sext i8 %tmp_706 to i10

]]></Node>
<StgValue><ssdm name="tmp_961_cast"/></StgValue>
</operation>

<operation id="6060" st_id="532" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp><and_exp><literal name="exitcond88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6022" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp65 = add i10 -424, %tmp_961_cast

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="6061" st_id="532" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp><and_exp><literal name="exitcond88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6023" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_707 = add i10 %co159_cast1, %tmp65

]]></Node>
<StgValue><ssdm name="tmp_707"/></StgValue>
</operation>

<operation id="6062" st_id="532" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp><and_exp><literal name="exitcond88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6036" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_709 = add i8 %tmp_706, %co159_cast

]]></Node>
<StgValue><ssdm name="tmp_709"/></StgValue>
</operation>

<operation id="6063" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1663">
<or_exp><and_exp><literal name="exitcond88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6055" bw="0" op_0_bw="0">
<![CDATA[
.preheader442.loopexit:0  br label %.preheader442

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="6064" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6024" bw="13" op_0_bw="10">
<![CDATA[
:9  %tmp_708_cast = zext i10 %tmp_707 to i13

]]></Node>
<StgValue><ssdm name="tmp_708_cast"/></StgValue>
</operation>

<operation id="6065" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6025" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:10  %tmp_1512 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_707, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1512"/></StgValue>
</operation>

<operation id="6066" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6026" bw="13" op_0_bw="12">
<![CDATA[
:11  %p_shl586_cast = zext i12 %tmp_1512 to i13

]]></Node>
<StgValue><ssdm name="p_shl586_cast"/></StgValue>
</operation>

<operation id="6067" st_id="533" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6027" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:12  %tmp_1513 = sub i13 %p_shl586_cast, %tmp_708_cast

]]></Node>
<StgValue><ssdm name="tmp_1513"/></StgValue>
</operation>

<operation id="6068" st_id="533" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6028" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:13  %tmp_1514 = add i13 %tmp_1513, %tmp_695_cast

]]></Node>
<StgValue><ssdm name="tmp_1514"/></StgValue>
</operation>

<operation id="6069" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6029" bw="15" op_0_bw="13">
<![CDATA[
:14  %tmp_1918_cast = sext i13 %tmp_1514 to i15

]]></Node>
<StgValue><ssdm name="tmp_1918_cast"/></StgValue>
</operation>

<operation id="6070" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6030" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:15  %p_shl585_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1514, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl585_cast"/></StgValue>
</operation>

<operation id="6071" st_id="533" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6031" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_1515 = sub i15 %p_shl585_cast, %tmp_1918_cast

]]></Node>
<StgValue><ssdm name="tmp_1515"/></StgValue>
</operation>

<operation id="6072" st_id="533" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_1516 = add i15 %tmp_1515, %tmp_702_cast

]]></Node>
<StgValue><ssdm name="tmp_1516"/></StgValue>
</operation>

<operation id="6073" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6037" bw="32" op_0_bw="8">
<![CDATA[
:22  %tmp_965_cast = sext i8 %tmp_709 to i32

]]></Node>
<StgValue><ssdm name="tmp_965_cast"/></StgValue>
</operation>

<operation id="6074" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6038" bw="35" op_0_bw="32">
<![CDATA[
:23  %tmp_711_cast1 = zext i32 %tmp_965_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_711_cast1"/></StgValue>
</operation>

<operation id="6075" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6039" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:24  %tmp_1517 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_709, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1517"/></StgValue>
</operation>

<operation id="6076" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6040" bw="34" op_0_bw="10">
<![CDATA[
:25  %tmp_1518 = sext i10 %tmp_1517 to i34

]]></Node>
<StgValue><ssdm name="tmp_1518"/></StgValue>
</operation>

<operation id="6077" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6041" bw="35" op_0_bw="34">
<![CDATA[
:26  %p_shl584_cast = zext i34 %tmp_1518 to i35

]]></Node>
<StgValue><ssdm name="p_shl584_cast"/></StgValue>
</operation>

<operation id="6078" st_id="533" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6042" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:27  %tmp_1519 = sub i35 %p_shl584_cast, %tmp_711_cast1

]]></Node>
<StgValue><ssdm name="tmp_1519"/></StgValue>
</operation>

<operation id="6079" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6043" bw="36" op_0_bw="35">
<![CDATA[
:28  %tmp_1924_cast = sext i35 %tmp_1519 to i36

]]></Node>
<StgValue><ssdm name="tmp_1924_cast"/></StgValue>
</operation>

<operation id="6080" st_id="533" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6044" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:29  %tmp_1520 = add i36 %tmp_1924_cast, %tmp_695_cast1

]]></Node>
<StgValue><ssdm name="tmp_1520"/></StgValue>
</operation>

<operation id="6081" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6045" bw="11" op_0_bw="36">
<![CDATA[
:30  %tmp_1521 = trunc i36 %tmp_1520 to i11

]]></Node>
<StgValue><ssdm name="tmp_1521"/></StgValue>
</operation>

<operation id="6082" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6046" bw="9" op_0_bw="36">
<![CDATA[
:31  %tmp_1522 = trunc i36 %tmp_1520 to i9

]]></Node>
<StgValue><ssdm name="tmp_1522"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="6083" st_id="534" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6033" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_1921_cast = zext i15 %tmp_1516 to i64

]]></Node>
<StgValue><ssdm name="tmp_1921_cast"/></StgValue>
</operation>

<operation id="6084" st_id="534" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6034" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_3x3_add_15 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1921_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_15"/></StgValue>
</operation>

<operation id="6085" st_id="534" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6035" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_15 = load float* %shuffle_conv_3x3_add_15, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_15"/></StgValue>
</operation>

<operation id="6086" st_id="534" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6047" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:32  %p_shl583_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_1522, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl583_cast"/></StgValue>
</operation>

<operation id="6087" st_id="534" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6048" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  %tmp_1523 = sub i11 %p_shl583_cast, %tmp_1521

]]></Node>
<StgValue><ssdm name="tmp_1523"/></StgValue>
</operation>

<operation id="6088" st_id="534" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6049" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:34  %tmp_1524 = add i11 %tmp_1523, %tmp_702_cast1

]]></Node>
<StgValue><ssdm name="tmp_1524"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="6089" st_id="535" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6035" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_15 = load float* %shuffle_conv_3x3_add_15, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_15"/></StgValue>
</operation>

<operation id="6090" st_id="535" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6050" bw="64" op_0_bw="11">
<![CDATA[
:35  %tmp_1928_cast = zext i11 %tmp_1524 to i64

]]></Node>
<StgValue><ssdm name="tmp_1928_cast"/></StgValue>
</operation>

<operation id="6091" st_id="535" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6051" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %weights_96_1_3x3_add = getelementptr [864 x float]* @weights_96_1_3x3, i64 0, i64 %tmp_1928_cast

]]></Node>
<StgValue><ssdm name="weights_96_1_3x3_add"/></StgValue>
</operation>

<operation id="6092" st_id="535" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6052" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:37  store float %shuffle_conv_3x3_loa_15, float* %weights_96_1_3x3_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6093" st_id="535" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6053" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %.preheader441

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="6094" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6063" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader440:0  %i144 = phi i5 [ %i_145, %.preheader440.loopexit ], [ 0, %.preheader440.preheader ]

]]></Node>
<StgValue><ssdm name="i144"/></StgValue>
</operation>

<operation id="6095" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6064" bw="8" op_0_bw="5">
<![CDATA[
.preheader440:1  %i145_cast = zext i5 %i144 to i8

]]></Node>
<StgValue><ssdm name="i145_cast"/></StgValue>
</operation>

<operation id="6096" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6065" bw="9" op_0_bw="5">
<![CDATA[
.preheader440:2  %i145_cast249_cast = zext i5 %i144 to i9

]]></Node>
<StgValue><ssdm name="i145_cast249_cast"/></StgValue>
</operation>

<operation id="6097" st_id="536" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6066" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader440:3  %exitcond87 = icmp eq i5 %i144, -8

]]></Node>
<StgValue><ssdm name="exitcond87"/></StgValue>
</operation>

<operation id="6098" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6067" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader440:4  %empty_646 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_646"/></StgValue>
</operation>

<operation id="6099" st_id="536" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6068" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader440:5  %i_145 = add i5 %i144, 1

]]></Node>
<StgValue><ssdm name="i_145"/></StgValue>
</operation>

<operation id="6100" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6069" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader440:6  br i1 %exitcond87, label %174, label %.preheader439.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6101" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1669">
<or_exp><and_exp><literal name="exitcond87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6071" bw="0" op_0_bw="0">
<![CDATA[
.preheader439.preheader:0  br label %.preheader439

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6102" st_id="536" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1671">
<or_exp><and_exp><literal name="exitcond87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_stride([9600 x float]* @ShuffleConvs_2_Downs, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [3456 x float]* @buffer0_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="6103" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6073" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader439:0  %k52 = phi i3 [ %k_53, %173 ], [ 0, %.preheader439.preheader ]

]]></Node>
<StgValue><ssdm name="k52"/></StgValue>
</operation>

<operation id="6104" st_id="537" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6074" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader439:1  %exitcond86 = icmp eq i3 %k52, -4

]]></Node>
<StgValue><ssdm name="exitcond86"/></StgValue>
</operation>

<operation id="6105" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6075" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader439:2  %empty_647 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_647"/></StgValue>
</operation>

<operation id="6106" st_id="537" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6076" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader439:3  %k_53 = add i3 %k52, 1

]]></Node>
<StgValue><ssdm name="k_53"/></StgValue>
</operation>

<operation id="6107" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6077" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader439:4  br i1 %exitcond86, label %.preheader440.loopexit, label %173

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6108" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6079" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1510 = trunc i3 %k52 to i2

]]></Node>
<StgValue><ssdm name="tmp_1510"/></StgValue>
</operation>

<operation id="6109" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6080" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl198 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1510, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl198"/></StgValue>
</operation>

<operation id="6110" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6081" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl199_cast = zext i7 %p_shl198 to i8

]]></Node>
<StgValue><ssdm name="p_shl199_cast"/></StgValue>
</operation>

<operation id="6111" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6082" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl199 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1510, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl199"/></StgValue>
</operation>

<operation id="6112" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6083" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl200_cast = zext i5 %p_shl199 to i8

]]></Node>
<StgValue><ssdm name="p_shl200_cast"/></StgValue>
</operation>

<operation id="6113" st_id="537" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6084" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_697 = sub i8 %p_shl199_cast, %p_shl200_cast

]]></Node>
<StgValue><ssdm name="tmp_697"/></StgValue>
</operation>

<operation id="6114" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6085" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_942_cast_cast = sext i8 %tmp_697 to i9

]]></Node>
<StgValue><ssdm name="tmp_942_cast_cast"/></StgValue>
</operation>

<operation id="6115" st_id="537" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6086" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp66 = add i9 -200, %tmp_942_cast_cast

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="6116" st_id="537" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6087" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_698 = add i9 %i145_cast249_cast, %tmp66

]]></Node>
<StgValue><ssdm name="tmp_698"/></StgValue>
</operation>

<operation id="6117" st_id="537" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6092" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %tmp_700 = add i8 %tmp_697, %i145_cast

]]></Node>
<StgValue><ssdm name="tmp_700"/></StgValue>
</operation>

<operation id="6118" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6099" bw="0" op_0_bw="0">
<![CDATA[
.preheader440.loopexit:0  br label %.preheader440

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="6119" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6088" bw="11" op_0_bw="9">
<![CDATA[
:9  %tmp_944_cast = sext i9 %tmp_698 to i11

]]></Node>
<StgValue><ssdm name="tmp_944_cast"/></StgValue>
</operation>

<operation id="6120" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6089" bw="64" op_0_bw="11">
<![CDATA[
:10  %tmp_699 = zext i11 %tmp_944_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_699"/></StgValue>
</operation>

<operation id="6121" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6090" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_47 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_699

]]></Node>
<StgValue><ssdm name="bias_addr_47"/></StgValue>
</operation>

<operation id="6122" st_id="538" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6091" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_47 = load float* %bias_addr_47, align 4

]]></Node>
<StgValue><ssdm name="bias_load_47"/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="6123" st_id="539" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6091" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_47 = load float* %bias_addr_47, align 4

]]></Node>
<StgValue><ssdm name="bias_load_47"/></StgValue>
</operation>

<operation id="6124" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6093" bw="32" op_0_bw="8">
<![CDATA[
:14  %tmp_946_cast = sext i8 %tmp_700 to i32

]]></Node>
<StgValue><ssdm name="tmp_946_cast"/></StgValue>
</operation>

<operation id="6125" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6094" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_701 = zext i32 %tmp_946_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_701"/></StgValue>
</operation>

<operation id="6126" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6095" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_96_addr_1 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_701

]]></Node>
<StgValue><ssdm name="bias_96_addr_1"/></StgValue>
</operation>

<operation id="6127" st_id="539" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6096" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:17  store float %bias_load_47, float* %bias_96_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6128" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6097" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader439

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="6129" st_id="540" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_stride([9600 x float]* @ShuffleConvs_2_Downs, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [3456 x float]* @buffer0_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6130" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6102" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit843

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="6131" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6104" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit843:0  %co159 = phi i5 [ 0, %174 ], [ %co_160, %.loopexit843.loopexit ]

]]></Node>
<StgValue><ssdm name="co159"/></StgValue>
</operation>

<operation id="6132" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6105" bw="12" op_0_bw="5">
<![CDATA[
.loopexit843:1  %co161_cast = zext i5 %co159 to i12

]]></Node>
<StgValue><ssdm name="co161_cast"/></StgValue>
</operation>

<operation id="6133" st_id="541" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6106" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit843:2  %exitcond85 = icmp eq i5 %co159, -8

]]></Node>
<StgValue><ssdm name="exitcond85"/></StgValue>
</operation>

<operation id="6134" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit843:3  %empty_648 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_648"/></StgValue>
</operation>

<operation id="6135" st_id="541" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit843:4  %co_160 = add i5 %co159, 1

]]></Node>
<StgValue><ssdm name="co_160"/></StgValue>
</operation>

<operation id="6136" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit843:5  br i1 %exitcond85, label %.preheader436.preheader, label %.preheader438.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6137" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1682">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6111" bw="2" op_0_bw="5">
<![CDATA[
.preheader438.preheader:0  %tmp_1508 = trunc i5 %co159 to i2

]]></Node>
<StgValue><ssdm name="tmp_1508"/></StgValue>
</operation>

<operation id="6138" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1682">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6112" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader438.preheader:1  %p_shl197 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1508, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl197"/></StgValue>
</operation>

<operation id="6139" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1682">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6113" bw="8" op_0_bw="7">
<![CDATA[
.preheader438.preheader:2  %p_shl201_cast = zext i7 %p_shl197 to i8

]]></Node>
<StgValue><ssdm name="p_shl201_cast"/></StgValue>
</operation>

<operation id="6140" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1682">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader438.preheader:3  %tmp_1509 = shl i5 %co159, 3

]]></Node>
<StgValue><ssdm name="tmp_1509"/></StgValue>
</operation>

<operation id="6141" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1682">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6115" bw="8" op_0_bw="5">
<![CDATA[
.preheader438.preheader:4  %p_shl202_cast = zext i5 %tmp_1509 to i8

]]></Node>
<StgValue><ssdm name="p_shl202_cast"/></StgValue>
</operation>

<operation id="6142" st_id="541" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1682">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader438.preheader:5  %tmp_696 = sub i8 %p_shl201_cast, %p_shl202_cast

]]></Node>
<StgValue><ssdm name="tmp_696"/></StgValue>
</operation>

<operation id="6143" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1682">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6117" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader438.preheader:6  %p_lshr_f20_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co159, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f20_cast"/></StgValue>
</operation>

<operation id="6144" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1682">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6118" bw="8" op_0_bw="3">
<![CDATA[
.preheader438.preheader:7  %tmp_950_cast = zext i3 %p_lshr_f20_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_950_cast"/></StgValue>
</operation>

<operation id="6145" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1682">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6119" bw="0" op_0_bw="0">
<![CDATA[
.preheader438.preheader:8  br label %.preheader438

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6146" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1684">
<or_exp><and_exp><literal name="exitcond85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6177" bw="0" op_0_bw="0">
<![CDATA[
.preheader436.preheader:0  br label %.preheader436

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="6147" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader438:0  %ci66 = phi i5 [ 0, %.preheader438.preheader ], [ %ci_67, %.preheader438.loopexit ]

]]></Node>
<StgValue><ssdm name="ci66"/></StgValue>
</operation>

<operation id="6148" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6122" bw="8" op_0_bw="5">
<![CDATA[
.preheader438:1  %ci66_cast = zext i5 %ci66 to i8

]]></Node>
<StgValue><ssdm name="ci66_cast"/></StgValue>
</operation>

<operation id="6149" st_id="542" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6123" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader438:2  %exitcond84 = icmp eq i5 %ci66, -8

]]></Node>
<StgValue><ssdm name="exitcond84"/></StgValue>
</operation>

<operation id="6150" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6124" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader438:3  %empty_649 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_649"/></StgValue>
</operation>

<operation id="6151" st_id="542" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6125" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader438:4  %ci_67 = add i5 %ci66, 1

]]></Node>
<StgValue><ssdm name="ci_67"/></StgValue>
</operation>

<operation id="6152" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader438:5  br i1 %exitcond84, label %.loopexit843.loopexit, label %.preheader437.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6153" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1687">
<or_exp><and_exp><literal name="exitcond84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6128" bw="19" op_0_bw="5">
<![CDATA[
.preheader437.preheader:0  %tmp_703_cast = zext i5 %ci66 to i19

]]></Node>
<StgValue><ssdm name="tmp_703_cast"/></StgValue>
</operation>

<operation id="6154" st_id="542" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1687">
<or_exp><and_exp><literal name="exitcond84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader437.preheader:1  %tmp_704 = add i8 %tmp_696, %ci66_cast

]]></Node>
<StgValue><ssdm name="tmp_704"/></StgValue>
</operation>

<operation id="6155" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1687">
<or_exp><and_exp><literal name="exitcond84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6130" bw="15" op_0_bw="8">
<![CDATA[
.preheader437.preheader:2  %tmp_705_cast = sext i8 %tmp_704 to i15

]]></Node>
<StgValue><ssdm name="tmp_705_cast"/></StgValue>
</operation>

<operation id="6156" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1687">
<or_exp><and_exp><literal name="exitcond84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6131" bw="0" op_0_bw="0">
<![CDATA[
.preheader437.preheader:3  br label %.preheader437

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6157" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1689">
<or_exp><and_exp><literal name="exitcond84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6175" bw="0" op_0_bw="0">
<![CDATA[
.loopexit843.loopexit:0  br label %.loopexit843

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="6158" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6133" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader437:0  %i150 = phi i5 [ %i_151, %175 ], [ 0, %.preheader437.preheader ]

]]></Node>
<StgValue><ssdm name="i150"/></StgValue>
</operation>

<operation id="6159" st_id="543" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6134" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader437:1  %exitcond83 = icmp eq i5 %i150, -16

]]></Node>
<StgValue><ssdm name="exitcond83"/></StgValue>
</operation>

<operation id="6160" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader437:2  %empty_650 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_650"/></StgValue>
</operation>

<operation id="6161" st_id="543" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6136" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader437:3  %i_151 = add i5 %i150, 1

]]></Node>
<StgValue><ssdm name="i_151"/></StgValue>
</operation>

<operation id="6162" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader437:4  br i1 %exitcond83, label %.preheader438.loopexit, label %175

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6163" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6139" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1526 = trunc i5 %i150 to i4

]]></Node>
<StgValue><ssdm name="tmp_1526"/></StgValue>
</operation>

<operation id="6164" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6140" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl204 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1526, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl204"/></StgValue>
</operation>

<operation id="6165" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6141" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl207_cast = zext i9 %p_shl204 to i10

]]></Node>
<StgValue><ssdm name="p_shl207_cast"/></StgValue>
</operation>

<operation id="6166" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6142" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl205 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1526, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl205"/></StgValue>
</operation>

<operation id="6167" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6143" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl208_cast1 = zext i7 %p_shl205 to i8

]]></Node>
<StgValue><ssdm name="p_shl208_cast1"/></StgValue>
</operation>

<operation id="6168" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6144" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl208_cast = zext i7 %p_shl205 to i10

]]></Node>
<StgValue><ssdm name="p_shl208_cast"/></StgValue>
</operation>

<operation id="6169" st_id="543" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_718 = sub i10 %p_shl207_cast, %p_shl208_cast

]]></Node>
<StgValue><ssdm name="tmp_718"/></StgValue>
</operation>

<operation id="6170" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6146" bw="12" op_0_bw="10">
<![CDATA[
:7  %tmp_968_cast = sext i10 %tmp_718 to i12

]]></Node>
<StgValue><ssdm name="tmp_968_cast"/></StgValue>
</operation>

<operation id="6171" st_id="543" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp67 = add i12 -1672, %tmp_968_cast

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="6172" st_id="543" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6148" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_719 = add i12 %tmp67, %co161_cast

]]></Node>
<StgValue><ssdm name="tmp_719"/></StgValue>
</operation>

<operation id="6173" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6159" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20  %tmp_1531 = shl i5 %i150, 1

]]></Node>
<StgValue><ssdm name="tmp_1531"/></StgValue>
</operation>

<operation id="6174" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6160" bw="8" op_0_bw="5">
<![CDATA[
:21  %p_shl209_cast = zext i5 %tmp_1531 to i8

]]></Node>
<StgValue><ssdm name="p_shl209_cast"/></StgValue>
</operation>

<operation id="6175" st_id="543" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_720 = sub i8 %p_shl208_cast1, %p_shl209_cast

]]></Node>
<StgValue><ssdm name="tmp_720"/></StgValue>
</operation>

<operation id="6176" st_id="543" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %tmp_721 = add i8 %tmp_720, %tmp_950_cast

]]></Node>
<StgValue><ssdm name="tmp_721"/></StgValue>
</operation>

<operation id="6177" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6163" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:24  %tmp_1532 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_721, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1532"/></StgValue>
</operation>

<operation id="6178" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6164" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:25  %tmp_1533 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_721, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1533"/></StgValue>
</operation>

<operation id="6179" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6165" bw="15" op_0_bw="13">
<![CDATA[
:26  %p_shl588_cast = sext i13 %tmp_1533 to i15

]]></Node>
<StgValue><ssdm name="p_shl588_cast"/></StgValue>
</operation>

<operation id="6180" st_id="543" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6166" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1534 = sub i15 %tmp_1532, %p_shl588_cast

]]></Node>
<StgValue><ssdm name="tmp_1534"/></StgValue>
</operation>

<operation id="6181" st_id="543" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6167" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:28  %tmp_1535 = add i15 %tmp_705_cast, %tmp_1534

]]></Node>
<StgValue><ssdm name="tmp_1535"/></StgValue>
</operation>

<operation id="6182" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1694">
<or_exp><and_exp><literal name="exitcond83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6173" bw="0" op_0_bw="0">
<![CDATA[
.preheader438.loopexit:0  br label %.preheader438

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="6183" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6149" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:10  %tmp_1527 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_719, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1527"/></StgValue>
</operation>

<operation id="6184" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6150" bw="18" op_0_bw="17">
<![CDATA[
:11  %p_shl589_cast = zext i17 %tmp_1527 to i18

]]></Node>
<StgValue><ssdm name="p_shl589_cast"/></StgValue>
</operation>

<operation id="6185" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6151" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:12  %tmp_1528 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_719, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1528"/></StgValue>
</operation>

<operation id="6186" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6152" bw="18" op_0_bw="15">
<![CDATA[
:13  %p_shl590_cast = zext i15 %tmp_1528 to i18

]]></Node>
<StgValue><ssdm name="p_shl590_cast"/></StgValue>
</operation>

<operation id="6187" st_id="544" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6153" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:14  %tmp_1529 = sub i18 %p_shl589_cast, %p_shl590_cast

]]></Node>
<StgValue><ssdm name="tmp_1529"/></StgValue>
</operation>

<operation id="6188" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6154" bw="19" op_0_bw="18">
<![CDATA[
:15  %tmp_1935_cast = sext i18 %tmp_1529 to i19

]]></Node>
<StgValue><ssdm name="tmp_1935_cast"/></StgValue>
</operation>

<operation id="6189" st_id="544" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6155" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:16  %tmp_1530 = add i19 %tmp_703_cast, %tmp_1935_cast

]]></Node>
<StgValue><ssdm name="tmp_1530"/></StgValue>
</operation>

<operation id="6190" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6156" bw="64" op_0_bw="19">
<![CDATA[
:17  %tmp_1936_cast = sext i19 %tmp_1530 to i64

]]></Node>
<StgValue><ssdm name="tmp_1936_cast"/></StgValue>
</operation>

<operation id="6191" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6157" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %shuffle_conv_1x1_add_29 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1936_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_29"/></StgValue>
</operation>

<operation id="6192" st_id="544" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6158" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_29 = load float* %shuffle_conv_1x1_add_29, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_29"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="6193" st_id="545" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6158" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_29 = load float* %shuffle_conv_1x1_add_29, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_29"/></StgValue>
</operation>

<operation id="6194" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6168" bw="64" op_0_bw="15">
<![CDATA[
:29  %tmp_1943_cast = sext i15 %tmp_1535 to i64

]]></Node>
<StgValue><ssdm name="tmp_1943_cast"/></StgValue>
</operation>

<operation id="6195" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6169" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %weights_96_96_1x1_ad_1 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_1943_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_1"/></StgValue>
</operation>

<operation id="6196" st_id="545" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6170" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:31  store float %shuffle_conv_1x1_loa_29, float* %weights_96_96_1x1_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6197" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6171" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %.preheader437

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="6198" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6179" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader436:0  %i146 = phi i5 [ %i_147, %.preheader436.loopexit ], [ 0, %.preheader436.preheader ]

]]></Node>
<StgValue><ssdm name="i146"/></StgValue>
</operation>

<operation id="6199" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6180" bw="8" op_0_bw="5">
<![CDATA[
.preheader436:1  %i147_cast = zext i5 %i146 to i8

]]></Node>
<StgValue><ssdm name="i147_cast"/></StgValue>
</operation>

<operation id="6200" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6181" bw="12" op_0_bw="5">
<![CDATA[
.preheader436:2  %i147_cast1 = zext i5 %i146 to i12

]]></Node>
<StgValue><ssdm name="i147_cast1"/></StgValue>
</operation>

<operation id="6201" st_id="546" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6182" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader436:3  %exitcond82 = icmp eq i5 %i146, -8

]]></Node>
<StgValue><ssdm name="exitcond82"/></StgValue>
</operation>

<operation id="6202" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6183" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader436:4  %empty_651 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_651"/></StgValue>
</operation>

<operation id="6203" st_id="546" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6184" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader436:5  %i_147 = add i5 %i146, 1

]]></Node>
<StgValue><ssdm name="i_147"/></StgValue>
</operation>

<operation id="6204" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader436:6  br i1 %exitcond82, label %177, label %.preheader435.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6205" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1699">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6187" bw="0" op_0_bw="0">
<![CDATA[
.preheader435.preheader:0  br label %.preheader435

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6206" st_id="546" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1701">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="6207" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6189" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader435:0  %k54 = phi i3 [ %k_55, %176 ], [ 0, %.preheader435.preheader ]

]]></Node>
<StgValue><ssdm name="k54"/></StgValue>
</operation>

<operation id="6208" st_id="547" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6190" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader435:1  %exitcond81 = icmp eq i3 %k54, -4

]]></Node>
<StgValue><ssdm name="exitcond81"/></StgValue>
</operation>

<operation id="6209" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6191" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader435:2  %empty_652 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_652"/></StgValue>
</operation>

<operation id="6210" st_id="547" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6192" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader435:3  %k_55 = add i3 %k54, 1

]]></Node>
<StgValue><ssdm name="k_55"/></StgValue>
</operation>

<operation id="6211" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader435:4  br i1 %exitcond81, label %.preheader436.loopexit, label %176

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6212" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1704">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6195" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1525 = trunc i3 %k54 to i2

]]></Node>
<StgValue><ssdm name="tmp_1525"/></StgValue>
</operation>

<operation id="6213" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1704">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6196" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl202 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1525, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl202"/></StgValue>
</operation>

<operation id="6214" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1704">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6197" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl203_cast = zext i7 %p_shl202 to i8

]]></Node>
<StgValue><ssdm name="p_shl203_cast"/></StgValue>
</operation>

<operation id="6215" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1704">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6198" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl203 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1525, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl203"/></StgValue>
</operation>

<operation id="6216" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1704">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6199" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl204_cast = zext i5 %p_shl203 to i8

]]></Node>
<StgValue><ssdm name="p_shl204_cast"/></StgValue>
</operation>

<operation id="6217" st_id="547" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1704">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_712 = sub i8 %p_shl203_cast, %p_shl204_cast

]]></Node>
<StgValue><ssdm name="tmp_712"/></StgValue>
</operation>

<operation id="6218" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1704">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6201" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_952_cast_cast = sext i8 %tmp_712 to i9

]]></Node>
<StgValue><ssdm name="tmp_952_cast_cast"/></StgValue>
</operation>

<operation id="6219" st_id="547" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1704">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6202" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp68 = add i9 -104, %tmp_952_cast_cast

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="6220" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1704">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6203" bw="11" op_0_bw="9">
<![CDATA[
:8  %tmp68_cast1 = sext i9 %tmp68 to i11

]]></Node>
<StgValue><ssdm name="tmp68_cast1"/></StgValue>
</operation>

<operation id="6221" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1704">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6204" bw="12" op_0_bw="11">
<![CDATA[
:9  %tmp68_cast = zext i11 %tmp68_cast1 to i12

]]></Node>
<StgValue><ssdm name="tmp68_cast"/></StgValue>
</operation>

<operation id="6222" st_id="547" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1704">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %tmp_714 = add i12 %i147_cast1, %tmp68_cast

]]></Node>
<StgValue><ssdm name="tmp_714"/></StgValue>
</operation>

<operation id="6223" st_id="547" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1704">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %tmp_716 = add i8 %tmp_712, %i147_cast

]]></Node>
<StgValue><ssdm name="tmp_716"/></StgValue>
</operation>

<operation id="6224" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1706">
<or_exp><and_exp><literal name="exitcond81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6216" bw="0" op_0_bw="0">
<![CDATA[
.preheader436.loopexit:0  br label %.preheader436

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="6225" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6206" bw="64" op_0_bw="12">
<![CDATA[
:11  %tmp_715 = zext i12 %tmp_714 to i64

]]></Node>
<StgValue><ssdm name="tmp_715"/></StgValue>
</operation>

<operation id="6226" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6207" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %bias_addr_48 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_715

]]></Node>
<StgValue><ssdm name="bias_addr_48"/></StgValue>
</operation>

<operation id="6227" st_id="548" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6208" bw="32" op_0_bw="12">
<![CDATA[
:13  %bias_load_48 = load float* %bias_addr_48, align 4

]]></Node>
<StgValue><ssdm name="bias_load_48"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="6228" st_id="549" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6208" bw="32" op_0_bw="12">
<![CDATA[
:13  %bias_load_48 = load float* %bias_addr_48, align 4

]]></Node>
<StgValue><ssdm name="bias_load_48"/></StgValue>
</operation>

<operation id="6229" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="32" op_0_bw="8">
<![CDATA[
:15  %tmp_956_cast = sext i8 %tmp_716 to i32

]]></Node>
<StgValue><ssdm name="tmp_956_cast"/></StgValue>
</operation>

<operation id="6230" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6211" bw="64" op_0_bw="32">
<![CDATA[
:16  %tmp_717 = zext i32 %tmp_956_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_717"/></StgValue>
</operation>

<operation id="6231" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6212" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %bias_96_addr_2 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_717

]]></Node>
<StgValue><ssdm name="bias_96_addr_2"/></StgValue>
</operation>

<operation id="6232" st_id="549" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6213" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:18  store float %bias_load_48, float* %bias_96_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6233" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6214" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %.preheader435

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="6234" st_id="550" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="6235" st_id="551" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_96_l_p([3456 x float]* @buffer1_1_96_4x4_p, [6912 x float]* @downsampleunit2_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="6236" st_id="552" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_96_l_p([3456 x float]* @buffer1_1_96_4x4_p, [6912 x float]* @downsampleunit2_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6237" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6220" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit842

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="6238" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6222" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit842:0  %co161 = phi i5 [ 0, %177 ], [ %co_162, %.loopexit842.loopexit ]

]]></Node>
<StgValue><ssdm name="co161"/></StgValue>
</operation>

<operation id="6239" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6223" bw="8" op_0_bw="5">
<![CDATA[
.loopexit842:1  %co163_cast = zext i5 %co161 to i8

]]></Node>
<StgValue><ssdm name="co163_cast"/></StgValue>
</operation>

<operation id="6240" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6224" bw="10" op_0_bw="5">
<![CDATA[
.loopexit842:2  %co163_cast1 = zext i5 %co161 to i10

]]></Node>
<StgValue><ssdm name="co163_cast1"/></StgValue>
</operation>

<operation id="6241" st_id="553" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6225" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit842:3  %exitcond80 = icmp eq i5 %co161, -8

]]></Node>
<StgValue><ssdm name="exitcond80"/></StgValue>
</operation>

<operation id="6242" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6226" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit842:4  %empty_653 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_653"/></StgValue>
</operation>

<operation id="6243" st_id="553" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6227" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit842:5  %co_162 = add i5 %co161, 1

]]></Node>
<StgValue><ssdm name="co_162"/></StgValue>
</operation>

<operation id="6244" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit842:6  br i1 %exitcond80, label %.preheader431.preheader, label %.preheader434.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6245" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1714">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6230" bw="0" op_0_bw="0">
<![CDATA[
.preheader434.preheader:0  br label %.preheader434

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6246" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp><literal name="exitcond80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6304" bw="0" op_0_bw="0">
<![CDATA[
.preheader431.preheader:0  br label %.preheader431

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="6247" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6232" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader434:0  %w113 = phi i2 [ %w_114, %.preheader434.loopexit ], [ 0, %.preheader434.preheader ]

]]></Node>
<StgValue><ssdm name="w113"/></StgValue>
</operation>

<operation id="6248" st_id="554" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6233" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader434:1  %exitcond79 = icmp eq i2 %w113, -1

]]></Node>
<StgValue><ssdm name="exitcond79"/></StgValue>
</operation>

<operation id="6249" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6234" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader434:2  %empty_654 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_654"/></StgValue>
</operation>

<operation id="6250" st_id="554" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6235" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader434:3  %w_114 = add i2 %w113, 1

]]></Node>
<StgValue><ssdm name="w_114"/></StgValue>
</operation>

<operation id="6251" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader434:4  br i1 %exitcond79, label %.loopexit842.loopexit, label %.preheader433.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6252" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1719">
<or_exp><and_exp><literal name="exitcond79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6238" bw="36" op_0_bw="2">
<![CDATA[
.preheader433.preheader:0  %tmp_722_cast1 = zext i2 %w113 to i36

]]></Node>
<StgValue><ssdm name="tmp_722_cast1"/></StgValue>
</operation>

<operation id="6253" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1719">
<or_exp><and_exp><literal name="exitcond79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6239" bw="13" op_0_bw="2">
<![CDATA[
.preheader433.preheader:1  %tmp_722_cast = zext i2 %w113 to i13

]]></Node>
<StgValue><ssdm name="tmp_722_cast"/></StgValue>
</operation>

<operation id="6254" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1719">
<or_exp><and_exp><literal name="exitcond79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6240" bw="0" op_0_bw="0">
<![CDATA[
.preheader433.preheader:2  br label %.preheader433

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6255" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1721">
<or_exp><and_exp><literal name="exitcond79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6302" bw="0" op_0_bw="0">
<![CDATA[
.loopexit842.loopexit:0  br label %.loopexit842

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="555" st_id="555">

<operation id="6256" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6242" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader433:0  %h114 = phi i2 [ 0, %.preheader433.preheader ], [ %h_115, %.preheader433.loopexit ]

]]></Node>
<StgValue><ssdm name="h114"/></StgValue>
</operation>

<operation id="6257" st_id="555" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6243" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader433:1  %exitcond78 = icmp eq i2 %h114, -1

]]></Node>
<StgValue><ssdm name="exitcond78"/></StgValue>
</operation>

<operation id="6258" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6244" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader433:2  %empty_655 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_655"/></StgValue>
</operation>

<operation id="6259" st_id="555" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6245" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader433:3  %h_115 = add i2 %h114, 1

]]></Node>
<StgValue><ssdm name="h_115"/></StgValue>
</operation>

<operation id="6260" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader433:4  br i1 %exitcond78, label %.preheader434.loopexit, label %.preheader432.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6261" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1724">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6248" bw="11" op_0_bw="2">
<![CDATA[
.preheader432.preheader:0  %tmp_729_cast1 = zext i2 %h114 to i11

]]></Node>
<StgValue><ssdm name="tmp_729_cast1"/></StgValue>
</operation>

<operation id="6262" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1724">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6249" bw="15" op_0_bw="2">
<![CDATA[
.preheader432.preheader:1  %tmp_729_cast = zext i2 %h114 to i15

]]></Node>
<StgValue><ssdm name="tmp_729_cast"/></StgValue>
</operation>

<operation id="6263" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1724">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6250" bw="0" op_0_bw="0">
<![CDATA[
.preheader432.preheader:2  br label %.preheader432

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6264" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1726">
<or_exp><and_exp><literal name="exitcond78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6300" bw="0" op_0_bw="0">
<![CDATA[
.preheader434.loopexit:0  br label %.preheader434

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="556" st_id="556">

<operation id="6265" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6252" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader432:0  %i156 = phi i3 [ %i_157, %178 ], [ 0, %.preheader432.preheader ]

]]></Node>
<StgValue><ssdm name="i156"/></StgValue>
</operation>

<operation id="6266" st_id="556" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6253" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader432:1  %exitcond77 = icmp eq i3 %i156, -4

]]></Node>
<StgValue><ssdm name="exitcond77"/></StgValue>
</operation>

<operation id="6267" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6254" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader432:2  %empty_656 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_656"/></StgValue>
</operation>

<operation id="6268" st_id="556" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6255" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader432:3  %i_157 = add i3 %i156, 1

]]></Node>
<StgValue><ssdm name="i_157"/></StgValue>
</operation>

<operation id="6269" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader432:4  br i1 %exitcond77, label %.preheader433.loopexit, label %178

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6270" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1729">
<or_exp><and_exp><literal name="exitcond77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6258" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1539 = trunc i3 %i156 to i2

]]></Node>
<StgValue><ssdm name="tmp_1539"/></StgValue>
</operation>

<operation id="6271" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1729">
<or_exp><and_exp><literal name="exitcond77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6259" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl209 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1539, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl209"/></StgValue>
</operation>

<operation id="6272" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1729">
<or_exp><and_exp><literal name="exitcond77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6260" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl216_cast = zext i7 %p_shl209 to i8

]]></Node>
<StgValue><ssdm name="p_shl216_cast"/></StgValue>
</operation>

<operation id="6273" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1729">
<or_exp><and_exp><literal name="exitcond77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6261" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl210 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1539, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl210"/></StgValue>
</operation>

<operation id="6274" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1729">
<or_exp><and_exp><literal name="exitcond77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6262" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl217_cast = zext i5 %p_shl210 to i8

]]></Node>
<StgValue><ssdm name="p_shl217_cast"/></StgValue>
</operation>

<operation id="6275" st_id="556" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1729">
<or_exp><and_exp><literal name="exitcond77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_734 = sub i8 %p_shl216_cast, %p_shl217_cast

]]></Node>
<StgValue><ssdm name="tmp_734"/></StgValue>
</operation>

<operation id="6276" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1729">
<or_exp><and_exp><literal name="exitcond77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6264" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_994_cast = sext i8 %tmp_734 to i10

]]></Node>
<StgValue><ssdm name="tmp_994_cast"/></StgValue>
</operation>

<operation id="6277" st_id="556" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1729">
<or_exp><and_exp><literal name="exitcond77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6265" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp69 = add i10 -328, %tmp_994_cast

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="6278" st_id="556" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1729">
<or_exp><and_exp><literal name="exitcond77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6266" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_735 = add i10 %co163_cast1, %tmp69

]]></Node>
<StgValue><ssdm name="tmp_735"/></StgValue>
</operation>

<operation id="6279" st_id="556" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1729">
<or_exp><and_exp><literal name="exitcond77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_737 = add i8 %tmp_734, %co163_cast

]]></Node>
<StgValue><ssdm name="tmp_737"/></StgValue>
</operation>

<operation id="6280" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1731">
<or_exp><and_exp><literal name="exitcond77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6298" bw="0" op_0_bw="0">
<![CDATA[
.preheader433.loopexit:0  br label %.preheader433

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="6281" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6267" bw="13" op_0_bw="10">
<![CDATA[
:9  %tmp_736_cast = zext i10 %tmp_735 to i13

]]></Node>
<StgValue><ssdm name="tmp_736_cast"/></StgValue>
</operation>

<operation id="6282" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6268" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:10  %tmp_1540 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_735, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1540"/></StgValue>
</operation>

<operation id="6283" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6269" bw="13" op_0_bw="12">
<![CDATA[
:11  %p_shl594_cast = zext i12 %tmp_1540 to i13

]]></Node>
<StgValue><ssdm name="p_shl594_cast"/></StgValue>
</operation>

<operation id="6284" st_id="557" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6270" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:12  %tmp_1541 = sub i13 %p_shl594_cast, %tmp_736_cast

]]></Node>
<StgValue><ssdm name="tmp_1541"/></StgValue>
</operation>

<operation id="6285" st_id="557" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6271" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:13  %tmp_1542 = add i13 %tmp_1541, %tmp_722_cast

]]></Node>
<StgValue><ssdm name="tmp_1542"/></StgValue>
</operation>

<operation id="6286" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6272" bw="15" op_0_bw="13">
<![CDATA[
:14  %tmp_1952_cast = sext i13 %tmp_1542 to i15

]]></Node>
<StgValue><ssdm name="tmp_1952_cast"/></StgValue>
</operation>

<operation id="6287" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6273" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:15  %p_shl593_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1542, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl593_cast"/></StgValue>
</operation>

<operation id="6288" st_id="557" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6274" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_1543 = sub i15 %p_shl593_cast, %tmp_1952_cast

]]></Node>
<StgValue><ssdm name="tmp_1543"/></StgValue>
</operation>

<operation id="6289" st_id="557" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6275" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_1544 = add i15 %tmp_1543, %tmp_729_cast

]]></Node>
<StgValue><ssdm name="tmp_1544"/></StgValue>
</operation>

<operation id="6290" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6280" bw="32" op_0_bw="8">
<![CDATA[
:22  %tmp_998_cast = sext i8 %tmp_737 to i32

]]></Node>
<StgValue><ssdm name="tmp_998_cast"/></StgValue>
</operation>

<operation id="6291" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6281" bw="35" op_0_bw="32">
<![CDATA[
:23  %tmp_739_cast = zext i32 %tmp_998_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_739_cast"/></StgValue>
</operation>

<operation id="6292" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6282" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:24  %tmp_1545 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_737, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1545"/></StgValue>
</operation>

<operation id="6293" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6283" bw="34" op_0_bw="10">
<![CDATA[
:25  %tmp_1546 = sext i10 %tmp_1545 to i34

]]></Node>
<StgValue><ssdm name="tmp_1546"/></StgValue>
</operation>

<operation id="6294" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6284" bw="35" op_0_bw="34">
<![CDATA[
:26  %p_shl592_cast = zext i34 %tmp_1546 to i35

]]></Node>
<StgValue><ssdm name="p_shl592_cast"/></StgValue>
</operation>

<operation id="6295" st_id="557" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6285" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:27  %tmp_1547 = sub i35 %p_shl592_cast, %tmp_739_cast

]]></Node>
<StgValue><ssdm name="tmp_1547"/></StgValue>
</operation>

<operation id="6296" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6286" bw="36" op_0_bw="35">
<![CDATA[
:28  %tmp_1958_cast = sext i35 %tmp_1547 to i36

]]></Node>
<StgValue><ssdm name="tmp_1958_cast"/></StgValue>
</operation>

<operation id="6297" st_id="557" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6287" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:29  %tmp_1548 = add i36 %tmp_1958_cast, %tmp_722_cast1

]]></Node>
<StgValue><ssdm name="tmp_1548"/></StgValue>
</operation>

<operation id="6298" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6288" bw="11" op_0_bw="36">
<![CDATA[
:30  %tmp_1549 = trunc i36 %tmp_1548 to i11

]]></Node>
<StgValue><ssdm name="tmp_1549"/></StgValue>
</operation>

<operation id="6299" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6289" bw="9" op_0_bw="36">
<![CDATA[
:31  %tmp_1550 = trunc i36 %tmp_1548 to i9

]]></Node>
<StgValue><ssdm name="tmp_1550"/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="6300" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6276" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_1955_cast = zext i15 %tmp_1544 to i64

]]></Node>
<StgValue><ssdm name="tmp_1955_cast"/></StgValue>
</operation>

<operation id="6301" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6277" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_3x3_add_16 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1955_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_16"/></StgValue>
</operation>

<operation id="6302" st_id="558" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6278" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_16 = load float* %shuffle_conv_3x3_add_16, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_16"/></StgValue>
</operation>

<operation id="6303" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6290" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:32  %p_shl591_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_1550, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl591_cast"/></StgValue>
</operation>

<operation id="6304" st_id="558" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6291" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  %tmp_1551 = sub i11 %p_shl591_cast, %tmp_1549

]]></Node>
<StgValue><ssdm name="tmp_1551"/></StgValue>
</operation>

<operation id="6305" st_id="558" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6292" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:34  %tmp_1552 = add i11 %tmp_1551, %tmp_729_cast1

]]></Node>
<StgValue><ssdm name="tmp_1552"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="6306" st_id="559" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6278" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_16 = load float* %shuffle_conv_3x3_add_16, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_16"/></StgValue>
</operation>

<operation id="6307" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6293" bw="64" op_0_bw="11">
<![CDATA[
:35  %tmp_1962_cast = zext i11 %tmp_1552 to i64

]]></Node>
<StgValue><ssdm name="tmp_1962_cast"/></StgValue>
</operation>

<operation id="6308" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6294" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %weights_96_1_3x3_add_1 = getelementptr [864 x float]* @weights_96_1_3x3, i64 0, i64 %tmp_1962_cast

]]></Node>
<StgValue><ssdm name="weights_96_1_3x3_add_1"/></StgValue>
</operation>

<operation id="6309" st_id="559" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6295" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:37  store float %shuffle_conv_3x3_loa_16, float* %weights_96_1_3x3_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6310" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6296" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %.preheader432

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="6311" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6306" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader431:0  %i152 = phi i5 [ %i_153, %.preheader431.loopexit ], [ 0, %.preheader431.preheader ]

]]></Node>
<StgValue><ssdm name="i152"/></StgValue>
</operation>

<operation id="6312" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6307" bw="8" op_0_bw="5">
<![CDATA[
.preheader431:1  %i153_cast = zext i5 %i152 to i8

]]></Node>
<StgValue><ssdm name="i153_cast"/></StgValue>
</operation>

<operation id="6313" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6308" bw="12" op_0_bw="5">
<![CDATA[
.preheader431:2  %i153_cast1 = zext i5 %i152 to i12

]]></Node>
<StgValue><ssdm name="i153_cast1"/></StgValue>
</operation>

<operation id="6314" st_id="560" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6309" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader431:3  %exitcond76 = icmp eq i5 %i152, -8

]]></Node>
<StgValue><ssdm name="exitcond76"/></StgValue>
</operation>

<operation id="6315" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6310" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader431:4  %empty_657 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_657"/></StgValue>
</operation>

<operation id="6316" st_id="560" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6311" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader431:5  %i_153 = add i5 %i152, 1

]]></Node>
<StgValue><ssdm name="i_153"/></StgValue>
</operation>

<operation id="6317" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader431:6  br i1 %exitcond76, label %180, label %.preheader430.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6318" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1737">
<or_exp><and_exp><literal name="exitcond76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6314" bw="0" op_0_bw="0">
<![CDATA[
.preheader430.preheader:0  br label %.preheader430

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6319" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1739">
<or_exp><and_exp><literal name="exitcond76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6343" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_stride([9600 x float]* @shuffleunit1_7_outpu, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [3456 x float]* @buffer0_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="6320" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6316" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader430:0  %k56 = phi i3 [ %k_57, %179 ], [ 0, %.preheader430.preheader ]

]]></Node>
<StgValue><ssdm name="k56"/></StgValue>
</operation>

<operation id="6321" st_id="561" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6317" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader430:1  %exitcond75 = icmp eq i3 %k56, -4

]]></Node>
<StgValue><ssdm name="exitcond75"/></StgValue>
</operation>

<operation id="6322" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6318" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader430:2  %empty_658 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_658"/></StgValue>
</operation>

<operation id="6323" st_id="561" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6319" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader430:3  %k_57 = add i3 %k56, 1

]]></Node>
<StgValue><ssdm name="k_57"/></StgValue>
</operation>

<operation id="6324" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader430:4  br i1 %exitcond75, label %.preheader431.loopexit, label %179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6325" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1742">
<or_exp><and_exp><literal name="exitcond75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6322" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1538 = trunc i3 %k56 to i2

]]></Node>
<StgValue><ssdm name="tmp_1538"/></StgValue>
</operation>

<operation id="6326" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1742">
<or_exp><and_exp><literal name="exitcond75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6323" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl207 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1538, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl207"/></StgValue>
</operation>

<operation id="6327" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1742">
<or_exp><and_exp><literal name="exitcond75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6324" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl210_cast = zext i7 %p_shl207 to i8

]]></Node>
<StgValue><ssdm name="p_shl210_cast"/></StgValue>
</operation>

<operation id="6328" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1742">
<or_exp><and_exp><literal name="exitcond75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6325" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl208 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1538, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl208"/></StgValue>
</operation>

<operation id="6329" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1742">
<or_exp><and_exp><literal name="exitcond75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6326" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl211_cast = zext i5 %p_shl208 to i8

]]></Node>
<StgValue><ssdm name="p_shl211_cast"/></StgValue>
</operation>

<operation id="6330" st_id="561" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1742">
<or_exp><and_exp><literal name="exitcond75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6327" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_724 = sub i8 %p_shl210_cast, %p_shl211_cast

]]></Node>
<StgValue><ssdm name="tmp_724"/></StgValue>
</operation>

<operation id="6331" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1742">
<or_exp><and_exp><literal name="exitcond75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6328" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_975_cast = sext i8 %tmp_724 to i12

]]></Node>
<StgValue><ssdm name="tmp_975_cast"/></StgValue>
</operation>

<operation id="6332" st_id="561" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1742">
<or_exp><and_exp><literal name="exitcond75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6329" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp70 = add i12 2040, %tmp_975_cast

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="6333" st_id="561" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1742">
<or_exp><and_exp><literal name="exitcond75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6330" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_725 = add i12 %i153_cast1, %tmp70

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="6334" st_id="561" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1742">
<or_exp><and_exp><literal name="exitcond75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_727 = add i8 %tmp_724, %i153_cast

]]></Node>
<StgValue><ssdm name="tmp_727"/></StgValue>
</operation>

<operation id="6335" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6341" bw="0" op_0_bw="0">
<![CDATA[
.preheader431.loopexit:0  br label %.preheader431

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="6336" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6331" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_726 = zext i12 %tmp_725 to i64

]]></Node>
<StgValue><ssdm name="tmp_726"/></StgValue>
</operation>

<operation id="6337" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6332" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_49 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_726

]]></Node>
<StgValue><ssdm name="bias_addr_49"/></StgValue>
</operation>

<operation id="6338" st_id="562" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6333" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_49 = load float* %bias_addr_49, align 4

]]></Node>
<StgValue><ssdm name="bias_load_49"/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="6339" st_id="563" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6333" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_49 = load float* %bias_addr_49, align 4

]]></Node>
<StgValue><ssdm name="bias_load_49"/></StgValue>
</operation>

<operation id="6340" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6335" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_979_cast = sext i8 %tmp_727 to i32

]]></Node>
<StgValue><ssdm name="tmp_979_cast"/></StgValue>
</operation>

<operation id="6341" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6336" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_728 = zext i32 %tmp_979_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_728"/></StgValue>
</operation>

<operation id="6342" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6337" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_3 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_728

]]></Node>
<StgValue><ssdm name="bias_96_addr_3"/></StgValue>
</operation>

<operation id="6343" st_id="563" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6338" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_49, float* %bias_96_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6344" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6339" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader430

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="6345" st_id="564" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6343" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_stride([9600 x float]* @shuffleunit1_7_outpu, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [3456 x float]* @buffer0_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6346" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6344" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit841

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="6347" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6346" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit841:0  %co163 = phi i5 [ 0, %180 ], [ %co_164, %.loopexit841.loopexit ]

]]></Node>
<StgValue><ssdm name="co163"/></StgValue>
</operation>

<operation id="6348" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6347" bw="12" op_0_bw="5">
<![CDATA[
.loopexit841:1  %co165_cast = zext i5 %co163 to i12

]]></Node>
<StgValue><ssdm name="co165_cast"/></StgValue>
</operation>

<operation id="6349" st_id="565" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6348" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit841:2  %exitcond74 = icmp eq i5 %co163, -8

]]></Node>
<StgValue><ssdm name="exitcond74"/></StgValue>
</operation>

<operation id="6350" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6349" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit841:3  %empty_659 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_659"/></StgValue>
</operation>

<operation id="6351" st_id="565" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6350" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit841:4  %co_164 = add i5 %co163, 1

]]></Node>
<StgValue><ssdm name="co_164"/></StgValue>
</operation>

<operation id="6352" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit841:5  br i1 %exitcond74, label %.preheader427.preheader, label %.preheader429.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6353" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1750">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6353" bw="2" op_0_bw="5">
<![CDATA[
.preheader429.preheader:0  %tmp_1536 = trunc i5 %co163 to i2

]]></Node>
<StgValue><ssdm name="tmp_1536"/></StgValue>
</operation>

<operation id="6354" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1750">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6354" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader429.preheader:1  %p_shl206 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1536, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl206"/></StgValue>
</operation>

<operation id="6355" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1750">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6355" bw="8" op_0_bw="7">
<![CDATA[
.preheader429.preheader:2  %p_shl212_cast = zext i7 %p_shl206 to i8

]]></Node>
<StgValue><ssdm name="p_shl212_cast"/></StgValue>
</operation>

<operation id="6356" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1750">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6356" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader429.preheader:3  %tmp_1537 = shl i5 %co163, 3

]]></Node>
<StgValue><ssdm name="tmp_1537"/></StgValue>
</operation>

<operation id="6357" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1750">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6357" bw="8" op_0_bw="5">
<![CDATA[
.preheader429.preheader:4  %p_shl213_cast = zext i5 %tmp_1537 to i8

]]></Node>
<StgValue><ssdm name="p_shl213_cast"/></StgValue>
</operation>

<operation id="6358" st_id="565" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1750">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader429.preheader:5  %tmp_723 = sub i8 %p_shl212_cast, %p_shl213_cast

]]></Node>
<StgValue><ssdm name="tmp_723"/></StgValue>
</operation>

<operation id="6359" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1750">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6359" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader429.preheader:6  %p_lshr_f21_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co163, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f21_cast"/></StgValue>
</operation>

<operation id="6360" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1750">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6360" bw="8" op_0_bw="3">
<![CDATA[
.preheader429.preheader:7  %tmp_983_cast = zext i3 %p_lshr_f21_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_983_cast"/></StgValue>
</operation>

<operation id="6361" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1750">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6361" bw="0" op_0_bw="0">
<![CDATA[
.preheader429.preheader:8  br label %.preheader429

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6362" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1752">
<or_exp><and_exp><literal name="exitcond74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6419" bw="0" op_0_bw="0">
<![CDATA[
.preheader427.preheader:0  br label %.preheader427

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="6363" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6363" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader429:0  %ci68 = phi i5 [ 0, %.preheader429.preheader ], [ %ci_69, %.preheader429.loopexit ]

]]></Node>
<StgValue><ssdm name="ci68"/></StgValue>
</operation>

<operation id="6364" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6364" bw="8" op_0_bw="5">
<![CDATA[
.preheader429:1  %ci68_cast = zext i5 %ci68 to i8

]]></Node>
<StgValue><ssdm name="ci68_cast"/></StgValue>
</operation>

<operation id="6365" st_id="566" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6365" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader429:2  %exitcond73 = icmp eq i5 %ci68, -8

]]></Node>
<StgValue><ssdm name="exitcond73"/></StgValue>
</operation>

<operation id="6366" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6366" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader429:3  %empty_660 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_660"/></StgValue>
</operation>

<operation id="6367" st_id="566" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6367" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader429:4  %ci_69 = add i5 %ci68, 1

]]></Node>
<StgValue><ssdm name="ci_69"/></StgValue>
</operation>

<operation id="6368" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader429:5  br i1 %exitcond73, label %.loopexit841.loopexit, label %.preheader428.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6369" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1755">
<or_exp><and_exp><literal name="exitcond73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6370" bw="19" op_0_bw="5">
<![CDATA[
.preheader428.preheader:0  %tmp_731_cast = zext i5 %ci68 to i19

]]></Node>
<StgValue><ssdm name="tmp_731_cast"/></StgValue>
</operation>

<operation id="6370" st_id="566" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1755">
<or_exp><and_exp><literal name="exitcond73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader428.preheader:1  %tmp_732 = add i8 %tmp_723, %ci68_cast

]]></Node>
<StgValue><ssdm name="tmp_732"/></StgValue>
</operation>

<operation id="6371" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1755">
<or_exp><and_exp><literal name="exitcond73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6372" bw="15" op_0_bw="8">
<![CDATA[
.preheader428.preheader:2  %tmp_733_cast1 = sext i8 %tmp_732 to i15

]]></Node>
<StgValue><ssdm name="tmp_733_cast1"/></StgValue>
</operation>

<operation id="6372" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1755">
<or_exp><and_exp><literal name="exitcond73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6373" bw="0" op_0_bw="0">
<![CDATA[
.preheader428.preheader:3  br label %.preheader428

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6373" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1757">
<or_exp><and_exp><literal name="exitcond73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6417" bw="0" op_0_bw="0">
<![CDATA[
.loopexit841.loopexit:0  br label %.loopexit841

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="6374" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6375" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader428:0  %i158 = phi i5 [ %i_159, %181 ], [ 0, %.preheader428.preheader ]

]]></Node>
<StgValue><ssdm name="i158"/></StgValue>
</operation>

<operation id="6375" st_id="567" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6376" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader428:1  %exitcond72 = icmp eq i5 %i158, -16

]]></Node>
<StgValue><ssdm name="exitcond72"/></StgValue>
</operation>

<operation id="6376" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6377" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader428:2  %empty_661 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_661"/></StgValue>
</operation>

<operation id="6377" st_id="567" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6378" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader428:3  %i_159 = add i5 %i158, 1

]]></Node>
<StgValue><ssdm name="i_159"/></StgValue>
</operation>

<operation id="6378" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6379" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader428:4  br i1 %exitcond72, label %.preheader429.loopexit, label %181

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6379" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6381" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1560 = trunc i5 %i158 to i4

]]></Node>
<StgValue><ssdm name="tmp_1560"/></StgValue>
</operation>

<operation id="6380" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6382" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl213 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1560, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl213"/></StgValue>
</operation>

<operation id="6381" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6383" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl220_cast = zext i9 %p_shl213 to i10

]]></Node>
<StgValue><ssdm name="p_shl220_cast"/></StgValue>
</operation>

<operation id="6382" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6384" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl214 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1560, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl214"/></StgValue>
</operation>

<operation id="6383" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6385" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl221_cast1 = zext i7 %p_shl214 to i8

]]></Node>
<StgValue><ssdm name="p_shl221_cast1"/></StgValue>
</operation>

<operation id="6384" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6386" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl221_cast = zext i7 %p_shl214 to i10

]]></Node>
<StgValue><ssdm name="p_shl221_cast"/></StgValue>
</operation>

<operation id="6385" st_id="567" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6387" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_749 = sub i10 %p_shl220_cast, %p_shl221_cast

]]></Node>
<StgValue><ssdm name="tmp_749"/></StgValue>
</operation>

<operation id="6386" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6388" bw="12" op_0_bw="10">
<![CDATA[
:7  %tmp_1006_cast = sext i10 %tmp_749 to i12

]]></Node>
<StgValue><ssdm name="tmp_1006_cast"/></StgValue>
</operation>

<operation id="6387" st_id="567" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp71 = add i12 -1288, %tmp_1006_cast

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="6388" st_id="567" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_750 = add i12 %tmp71, %co165_cast

]]></Node>
<StgValue><ssdm name="tmp_750"/></StgValue>
</operation>

<operation id="6389" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6401" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20  %tmp_1565 = shl i5 %i158, 1

]]></Node>
<StgValue><ssdm name="tmp_1565"/></StgValue>
</operation>

<operation id="6390" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6402" bw="8" op_0_bw="5">
<![CDATA[
:21  %p_shl222_cast = zext i5 %tmp_1565 to i8

]]></Node>
<StgValue><ssdm name="p_shl222_cast"/></StgValue>
</operation>

<operation id="6391" st_id="567" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_751 = sub i8 %p_shl221_cast1, %p_shl222_cast

]]></Node>
<StgValue><ssdm name="tmp_751"/></StgValue>
</operation>

<operation id="6392" st_id="567" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %tmp_752 = add i8 %tmp_751, %tmp_983_cast

]]></Node>
<StgValue><ssdm name="tmp_752"/></StgValue>
</operation>

<operation id="6393" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6405" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:24  %tmp_1566 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_752, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1566"/></StgValue>
</operation>

<operation id="6394" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6406" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:25  %tmp_1567 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_752, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1567"/></StgValue>
</operation>

<operation id="6395" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6407" bw="15" op_0_bw="13">
<![CDATA[
:26  %p_shl596_cast = sext i13 %tmp_1567 to i15

]]></Node>
<StgValue><ssdm name="p_shl596_cast"/></StgValue>
</operation>

<operation id="6396" st_id="567" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6408" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1568 = sub i15 %tmp_1566, %p_shl596_cast

]]></Node>
<StgValue><ssdm name="tmp_1568"/></StgValue>
</operation>

<operation id="6397" st_id="567" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6409" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:28  %tmp_1569 = add i15 %tmp_733_cast1, %tmp_1568

]]></Node>
<StgValue><ssdm name="tmp_1569"/></StgValue>
</operation>

<operation id="6398" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1762">
<or_exp><and_exp><literal name="exitcond72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6415" bw="0" op_0_bw="0">
<![CDATA[
.preheader429.loopexit:0  br label %.preheader429

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="6399" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6391" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:10  %tmp_1561 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_750, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1561"/></StgValue>
</operation>

<operation id="6400" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6392" bw="18" op_0_bw="17">
<![CDATA[
:11  %p_shl597_cast = zext i17 %tmp_1561 to i18

]]></Node>
<StgValue><ssdm name="p_shl597_cast"/></StgValue>
</operation>

<operation id="6401" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6393" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:12  %tmp_1562 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_750, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1562"/></StgValue>
</operation>

<operation id="6402" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6394" bw="18" op_0_bw="15">
<![CDATA[
:13  %p_shl598_cast = zext i15 %tmp_1562 to i18

]]></Node>
<StgValue><ssdm name="p_shl598_cast"/></StgValue>
</operation>

<operation id="6403" st_id="568" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6395" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:14  %tmp_1563 = sub i18 %p_shl597_cast, %p_shl598_cast

]]></Node>
<StgValue><ssdm name="tmp_1563"/></StgValue>
</operation>

<operation id="6404" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6396" bw="19" op_0_bw="18">
<![CDATA[
:15  %tmp_1975_cast = sext i18 %tmp_1563 to i19

]]></Node>
<StgValue><ssdm name="tmp_1975_cast"/></StgValue>
</operation>

<operation id="6405" st_id="568" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6397" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:16  %tmp_1564 = add i19 %tmp_731_cast, %tmp_1975_cast

]]></Node>
<StgValue><ssdm name="tmp_1564"/></StgValue>
</operation>

<operation id="6406" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6398" bw="64" op_0_bw="19">
<![CDATA[
:17  %tmp_1976_cast = sext i19 %tmp_1564 to i64

]]></Node>
<StgValue><ssdm name="tmp_1976_cast"/></StgValue>
</operation>

<operation id="6407" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6399" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %shuffle_conv_1x1_add_30 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1976_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_30"/></StgValue>
</operation>

<operation id="6408" st_id="568" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6400" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_30 = load float* %shuffle_conv_1x1_add_30, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_30"/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="6409" st_id="569" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6400" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_30 = load float* %shuffle_conv_1x1_add_30, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_30"/></StgValue>
</operation>

<operation id="6410" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6410" bw="64" op_0_bw="15">
<![CDATA[
:29  %tmp_1983_cast = sext i15 %tmp_1569 to i64

]]></Node>
<StgValue><ssdm name="tmp_1983_cast"/></StgValue>
</operation>

<operation id="6411" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6411" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %weights_96_96_1x1_ad_2 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_1983_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_2"/></StgValue>
</operation>

<operation id="6412" st_id="569" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6412" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:31  store float %shuffle_conv_1x1_loa_30, float* %weights_96_96_1x1_ad_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6413" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6413" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %.preheader428

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="6414" st_id="570" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6421" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader427:0  %i154 = phi i5 [ %i_155, %.preheader427.loopexit ], [ 0, %.preheader427.preheader ]

]]></Node>
<StgValue><ssdm name="i154"/></StgValue>
</operation>

<operation id="6415" st_id="570" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6422" bw="8" op_0_bw="5">
<![CDATA[
.preheader427:1  %i155_cast = zext i5 %i154 to i8

]]></Node>
<StgValue><ssdm name="i155_cast"/></StgValue>
</operation>

<operation id="6416" st_id="570" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6423" bw="12" op_0_bw="5">
<![CDATA[
.preheader427:2  %i155_cast1 = zext i5 %i154 to i12

]]></Node>
<StgValue><ssdm name="i155_cast1"/></StgValue>
</operation>

<operation id="6417" st_id="570" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6424" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader427:3  %exitcond71 = icmp eq i5 %i154, -8

]]></Node>
<StgValue><ssdm name="exitcond71"/></StgValue>
</operation>

<operation id="6418" st_id="570" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6425" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader427:4  %empty_662 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_662"/></StgValue>
</operation>

<operation id="6419" st_id="570" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6426" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader427:5  %i_155 = add i5 %i154, 1

]]></Node>
<StgValue><ssdm name="i_155"/></StgValue>
</operation>

<operation id="6420" st_id="570" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader427:6  br i1 %exitcond71, label %183, label %.preheader426.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6421" st_id="570" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1767">
<or_exp><and_exp><literal name="exitcond71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6429" bw="0" op_0_bw="0">
<![CDATA[
.preheader426.preheader:0  br label %.preheader426

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6422" st_id="570" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1769">
<or_exp><and_exp><literal name="exitcond71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6458" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="6423" st_id="571" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6431" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader426:0  %k58 = phi i3 [ %k_59, %182 ], [ 0, %.preheader426.preheader ]

]]></Node>
<StgValue><ssdm name="k58"/></StgValue>
</operation>

<operation id="6424" st_id="571" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6432" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader426:1  %exitcond70 = icmp eq i3 %k58, -4

]]></Node>
<StgValue><ssdm name="exitcond70"/></StgValue>
</operation>

<operation id="6425" st_id="571" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6433" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader426:2  %empty_663 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_663"/></StgValue>
</operation>

<operation id="6426" st_id="571" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6434" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader426:3  %k_59 = add i3 %k58, 1

]]></Node>
<StgValue><ssdm name="k_59"/></StgValue>
</operation>

<operation id="6427" st_id="571" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader426:4  br i1 %exitcond70, label %.preheader427.loopexit, label %182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6428" st_id="571" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1772">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6437" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1559 = trunc i3 %k58 to i2

]]></Node>
<StgValue><ssdm name="tmp_1559"/></StgValue>
</operation>

<operation id="6429" st_id="571" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1772">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6438" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl211 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1559, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl211"/></StgValue>
</operation>

<operation id="6430" st_id="571" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1772">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6439" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl214_cast = zext i7 %p_shl211 to i8

]]></Node>
<StgValue><ssdm name="p_shl214_cast"/></StgValue>
</operation>

<operation id="6431" st_id="571" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1772">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6440" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl212 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1559, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl212"/></StgValue>
</operation>

<operation id="6432" st_id="571" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1772">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6441" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl215_cast = zext i5 %p_shl212 to i8

]]></Node>
<StgValue><ssdm name="p_shl215_cast"/></StgValue>
</operation>

<operation id="6433" st_id="571" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1772">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_742 = sub i8 %p_shl214_cast, %p_shl215_cast

]]></Node>
<StgValue><ssdm name="tmp_742"/></StgValue>
</operation>

<operation id="6434" st_id="571" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1772">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6443" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_985_cast = sext i8 %tmp_742 to i12

]]></Node>
<StgValue><ssdm name="tmp_985_cast"/></StgValue>
</operation>

<operation id="6435" st_id="571" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1772">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6444" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp72 = add i12 -1960, %tmp_985_cast

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="6436" st_id="571" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1772">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6445" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_745 = add i12 %i155_cast1, %tmp72

]]></Node>
<StgValue><ssdm name="tmp_745"/></StgValue>
</operation>

<operation id="6437" st_id="571" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1772">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_747 = add i8 %tmp_742, %i155_cast

]]></Node>
<StgValue><ssdm name="tmp_747"/></StgValue>
</operation>

<operation id="6438" st_id="571" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1774">
<or_exp><and_exp><literal name="exitcond70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6456" bw="0" op_0_bw="0">
<![CDATA[
.preheader427.loopexit:0  br label %.preheader427

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="6439" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6446" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_746 = zext i12 %tmp_745 to i64

]]></Node>
<StgValue><ssdm name="tmp_746"/></StgValue>
</operation>

<operation id="6440" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6447" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_50 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_746

]]></Node>
<StgValue><ssdm name="bias_addr_50"/></StgValue>
</operation>

<operation id="6441" st_id="572" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6448" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_50 = load float* %bias_addr_50, align 4

]]></Node>
<StgValue><ssdm name="bias_load_50"/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="6442" st_id="573" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6448" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_50 = load float* %bias_addr_50, align 4

]]></Node>
<StgValue><ssdm name="bias_load_50"/></StgValue>
</operation>

<operation id="6443" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6450" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_989_cast = sext i8 %tmp_747 to i32

]]></Node>
<StgValue><ssdm name="tmp_989_cast"/></StgValue>
</operation>

<operation id="6444" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6451" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_748 = zext i32 %tmp_989_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="6445" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6452" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_4 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_748

]]></Node>
<StgValue><ssdm name="bias_96_addr_4"/></StgValue>
</operation>

<operation id="6446" st_id="573" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6453" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_50, float* %bias_96_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6447" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6454" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader426

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="6448" st_id="574" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6458" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="6449" st_id="575" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6459" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_96_r_p([3456 x float]* @buffer1_1_96_4x4_p, [6912 x float]* @downsampleunit2_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="6450" st_id="576" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6459" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_96_r_p([3456 x float]* @buffer1_1_96_4x4_p, [6912 x float]* @downsampleunit2_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6451" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6460" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit840

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="6452" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6462" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit840:0  %co165 = phi i7 [ 0, %183 ], [ %co_166, %.loopexit840.loopexit ]

]]></Node>
<StgValue><ssdm name="co165"/></StgValue>
</operation>

<operation id="6453" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6463" bw="8" op_0_bw="7">
<![CDATA[
.loopexit840:1  %co167_cast = zext i7 %co165 to i8

]]></Node>
<StgValue><ssdm name="co167_cast"/></StgValue>
</operation>

<operation id="6454" st_id="577" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6464" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit840:2  %exitcond69 = icmp eq i7 %co165, -32

]]></Node>
<StgValue><ssdm name="exitcond69"/></StgValue>
</operation>

<operation id="6455" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6465" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit840:3  %empty_664 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_664"/></StgValue>
</operation>

<operation id="6456" st_id="577" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6466" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit840:4  %co_166 = add i7 %co165, 1

]]></Node>
<StgValue><ssdm name="co_166"/></StgValue>
</operation>

<operation id="6457" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit840:5  br i1 %exitcond69, label %.preheader423.preheader, label %.preheader425.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6458" st_id="577" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6469" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader425.preheader:0  %tmp_740 = add i8 %co167_cast, 96

]]></Node>
<StgValue><ssdm name="tmp_740"/></StgValue>
</operation>

<operation id="6459" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6470" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader425.preheader:1  %tmp_1553 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_740, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1553"/></StgValue>
</operation>

<operation id="6460" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6471" bw="12" op_0_bw="11">
<![CDATA[
.preheader425.preheader:2  %p_shl601_cast = zext i11 %tmp_1553 to i12

]]></Node>
<StgValue><ssdm name="p_shl601_cast"/></StgValue>
</operation>

<operation id="6461" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6472" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader425.preheader:3  %tmp_1554 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_740, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1554"/></StgValue>
</operation>

<operation id="6462" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6473" bw="12" op_0_bw="9">
<![CDATA[
.preheader425.preheader:4  %p_shl602_cast = zext i9 %tmp_1554 to i12

]]></Node>
<StgValue><ssdm name="p_shl602_cast"/></StgValue>
</operation>

<operation id="6463" st_id="577" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6474" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader425.preheader:5  %tmp_1555 = sub i12 %p_shl601_cast, %p_shl602_cast

]]></Node>
<StgValue><ssdm name="tmp_1555"/></StgValue>
</operation>

<operation id="6464" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6475" bw="13" op_0_bw="12">
<![CDATA[
.preheader425.preheader:6  %tmp_1965_cast = sext i12 %tmp_1555 to i13

]]></Node>
<StgValue><ssdm name="tmp_1965_cast"/></StgValue>
</operation>

<operation id="6465" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6476" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader425.preheader:7  %tmp_1556 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co165, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1556"/></StgValue>
</operation>

<operation id="6466" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6477" bw="11" op_0_bw="10">
<![CDATA[
.preheader425.preheader:8  %p_shl599_cast = zext i10 %tmp_1556 to i11

]]></Node>
<StgValue><ssdm name="p_shl599_cast"/></StgValue>
</operation>

<operation id="6467" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6478" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader425.preheader:9  %tmp_1557 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co165, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1557"/></StgValue>
</operation>

<operation id="6468" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6479" bw="11" op_0_bw="8">
<![CDATA[
.preheader425.preheader:10  %p_shl600_cast = zext i8 %tmp_1557 to i11

]]></Node>
<StgValue><ssdm name="p_shl600_cast"/></StgValue>
</operation>

<operation id="6469" st_id="577" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6480" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader425.preheader:11  %tmp_1558 = sub i11 %p_shl599_cast, %p_shl600_cast

]]></Node>
<StgValue><ssdm name="tmp_1558"/></StgValue>
</operation>

<operation id="6470" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6481" bw="12" op_0_bw="11">
<![CDATA[
.preheader425.preheader:12  %tmp_1968_cast = sext i11 %tmp_1558 to i12

]]></Node>
<StgValue><ssdm name="tmp_1968_cast"/></StgValue>
</operation>

<operation id="6471" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6482" bw="0" op_0_bw="0">
<![CDATA[
.preheader425.preheader:13  br label %.preheader425

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6472" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1784">
<or_exp><and_exp><literal name="exitcond69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6526" bw="0" op_0_bw="0">
<![CDATA[
.preheader423.preheader:0  br label %.preheader423

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="6473" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6484" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader425:0  %h116 = phi i3 [ 0, %.preheader425.preheader ], [ %h_117, %.preheader425.loopexit ]

]]></Node>
<StgValue><ssdm name="h116"/></StgValue>
</operation>

<operation id="6474" st_id="578" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6485" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader425:1  %exitcond68 = icmp eq i3 %h116, -4

]]></Node>
<StgValue><ssdm name="exitcond68"/></StgValue>
</operation>

<operation id="6475" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6486" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader425:2  %empty_665 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_665"/></StgValue>
</operation>

<operation id="6476" st_id="578" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6487" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader425:3  %h_117 = add i3 %h116, 1

]]></Node>
<StgValue><ssdm name="h_117"/></StgValue>
</operation>

<operation id="6477" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6488" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader425:4  br i1 %exitcond68, label %.loopexit840.loopexit, label %.preheader424.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6478" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6490" bw="12" op_0_bw="3">
<![CDATA[
.preheader424.preheader:0  %tmp_754_cast1 = zext i3 %h_117 to i12

]]></Node>
<StgValue><ssdm name="tmp_754_cast1"/></StgValue>
</operation>

<operation id="6479" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6491" bw="13" op_0_bw="3">
<![CDATA[
.preheader424.preheader:1  %tmp_754_cast = zext i3 %h_117 to i13

]]></Node>
<StgValue><ssdm name="tmp_754_cast"/></StgValue>
</operation>

<operation id="6480" st_id="578" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6492" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader424.preheader:2  %tmp_1572 = add i13 %tmp_754_cast, %tmp_1965_cast

]]></Node>
<StgValue><ssdm name="tmp_1572"/></StgValue>
</operation>

<operation id="6481" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6493" bw="11" op_0_bw="13">
<![CDATA[
.preheader424.preheader:3  %tmp_1573 = trunc i13 %tmp_1572 to i11

]]></Node>
<StgValue><ssdm name="tmp_1573"/></StgValue>
</operation>

<operation id="6482" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6494" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader424.preheader:4  %p_shl605_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1573, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl605_cast"/></StgValue>
</operation>

<operation id="6483" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6495" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
.preheader424.preheader:5  %p_shl606_cast = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_1572, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl606_cast"/></StgValue>
</operation>

<operation id="6484" st_id="578" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6496" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader424.preheader:6  %tmp_1574 = sub i14 %p_shl605_cast, %p_shl606_cast

]]></Node>
<StgValue><ssdm name="tmp_1574"/></StgValue>
</operation>

<operation id="6485" st_id="578" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6497" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader424.preheader:7  %tmp_1575 = add i12 %tmp_754_cast1, %tmp_1968_cast

]]></Node>
<StgValue><ssdm name="tmp_1575"/></StgValue>
</operation>

<operation id="6486" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6498" bw="10" op_0_bw="12">
<![CDATA[
.preheader424.preheader:8  %tmp_1576 = trunc i12 %tmp_1575 to i10

]]></Node>
<StgValue><ssdm name="tmp_1576"/></StgValue>
</operation>

<operation id="6487" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6499" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader424.preheader:9  %p_shl603_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1576, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl603_cast"/></StgValue>
</operation>

<operation id="6488" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6500" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader424.preheader:10  %p_shl604_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_1575, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl604_cast"/></StgValue>
</operation>

<operation id="6489" st_id="578" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6501" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader424.preheader:11  %tmp_1577 = sub i13 %p_shl603_cast, %p_shl604_cast

]]></Node>
<StgValue><ssdm name="tmp_1577"/></StgValue>
</operation>

<operation id="6490" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6502" bw="0" op_0_bw="0">
<![CDATA[
.preheader424.preheader:12  br label %.preheader424

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6491" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1789">
<or_exp><and_exp><literal name="exitcond68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6524" bw="0" op_0_bw="0">
<![CDATA[
.loopexit840.loopexit:0  br label %.loopexit840

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="6492" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6504" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader424:0  %w115 = phi i3 [ %w_116, %184 ], [ 0, %.preheader424.preheader ]

]]></Node>
<StgValue><ssdm name="w115"/></StgValue>
</operation>

<operation id="6493" st_id="579" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6505" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader424:1  %exitcond67 = icmp eq i3 %w115, -4

]]></Node>
<StgValue><ssdm name="exitcond67"/></StgValue>
</operation>

<operation id="6494" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6506" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader424:2  %empty_666 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_666"/></StgValue>
</operation>

<operation id="6495" st_id="579" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6507" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader424:3  %w_116 = add i3 %w115, 1

]]></Node>
<StgValue><ssdm name="w_116"/></StgValue>
</operation>

<operation id="6496" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader424:4  br i1 %exitcond67, label %.preheader425.loopexit, label %184

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6497" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6510" bw="13" op_0_bw="3">
<![CDATA[
:0  %tmp_758_cast1 = zext i3 %w_116 to i13

]]></Node>
<StgValue><ssdm name="tmp_758_cast1"/></StgValue>
</operation>

<operation id="6498" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6511" bw="14" op_0_bw="3">
<![CDATA[
:1  %tmp_758_cast = zext i3 %w_116 to i14

]]></Node>
<StgValue><ssdm name="tmp_758_cast"/></StgValue>
</operation>

<operation id="6499" st_id="579" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6512" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_1578 = add i14 %tmp_1574, %tmp_758_cast

]]></Node>
<StgValue><ssdm name="tmp_1578"/></StgValue>
</operation>

<operation id="6500" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6513" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1994_cast = zext i14 %tmp_1578 to i64

]]></Node>
<StgValue><ssdm name="tmp_1994_cast"/></StgValue>
</operation>

<operation id="6501" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6514" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %downsampleunit2_outp = getelementptr [6912 x float]* @downsampleunit2_outp, i64 0, i64 %tmp_1994_cast

]]></Node>
<StgValue><ssdm name="downsampleunit2_outp"/></StgValue>
</operation>

<operation id="6502" st_id="579" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6515" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %tmp_1579 = add i13 %tmp_1577, %tmp_758_cast1

]]></Node>
<StgValue><ssdm name="tmp_1579"/></StgValue>
</operation>

<operation id="6503" st_id="579" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6518" bw="32" op_0_bw="13">
<![CDATA[
:8  %downsampleunit2_outp_1 = load float* %downsampleunit2_outp, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit2_outp_1"/></StgValue>
</operation>

<operation id="6504" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1794">
<or_exp><and_exp><literal name="exitcond67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6522" bw="0" op_0_bw="0">
<![CDATA[
.preheader425.loopexit:0  br label %.preheader425

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="6505" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6516" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_1995_cast = zext i13 %tmp_1579 to i64

]]></Node>
<StgValue><ssdm name="tmp_1995_cast"/></StgValue>
</operation>

<operation id="6506" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6517" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_96_4x4_p_a = getelementptr [3456 x float]* @buffer0_1_96_4x4_p, i64 0, i64 %tmp_1995_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_96_4x4_p_a"/></StgValue>
</operation>

<operation id="6507" st_id="580" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6518" bw="32" op_0_bw="13">
<![CDATA[
:8  %downsampleunit2_outp_1 = load float* %downsampleunit2_outp, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit2_outp_1"/></StgValue>
</operation>

<operation id="6508" st_id="580" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6519" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:9  store float %downsampleunit2_outp_1, float* %buffer0_1_96_4x4_p_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6509" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6520" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader424

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="581" st_id="581">

<operation id="6510" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6528" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader423:0  %co167 = phi i5 [ %co_168, %.preheader423.loopexit ], [ 0, %.preheader423.preheader ]

]]></Node>
<StgValue><ssdm name="co167"/></StgValue>
</operation>

<operation id="6511" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6529" bw="12" op_0_bw="5">
<![CDATA[
.preheader423:1  %co168_cast = zext i5 %co167 to i12

]]></Node>
<StgValue><ssdm name="co168_cast"/></StgValue>
</operation>

<operation id="6512" st_id="581" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6530" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader423:2  %exitcond66 = icmp eq i5 %co167, -8

]]></Node>
<StgValue><ssdm name="exitcond66"/></StgValue>
</operation>

<operation id="6513" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6531" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader423:3  %empty_667 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_667"/></StgValue>
</operation>

<operation id="6514" st_id="581" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6532" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader423:4  %co_168 = add i5 %co167, 1

]]></Node>
<StgValue><ssdm name="co_168"/></StgValue>
</operation>

<operation id="6515" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader423:5  br i1 %exitcond66, label %.preheader420.preheader, label %.preheader422.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6516" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1798">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6535" bw="2" op_0_bw="5">
<![CDATA[
.preheader422.preheader:0  %tmp_1570 = trunc i5 %co167 to i2

]]></Node>
<StgValue><ssdm name="tmp_1570"/></StgValue>
</operation>

<operation id="6517" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1798">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6536" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader422.preheader:1  %p_shl215 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1570, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl215"/></StgValue>
</operation>

<operation id="6518" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1798">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6537" bw="8" op_0_bw="7">
<![CDATA[
.preheader422.preheader:2  %p_shl218_cast = zext i7 %p_shl215 to i8

]]></Node>
<StgValue><ssdm name="p_shl218_cast"/></StgValue>
</operation>

<operation id="6519" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1798">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6538" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader422.preheader:3  %tmp_1571 = shl i5 %co167, 3

]]></Node>
<StgValue><ssdm name="tmp_1571"/></StgValue>
</operation>

<operation id="6520" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1798">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6539" bw="8" op_0_bw="5">
<![CDATA[
.preheader422.preheader:4  %p_shl219_cast = zext i5 %tmp_1571 to i8

]]></Node>
<StgValue><ssdm name="p_shl219_cast"/></StgValue>
</operation>

<operation id="6521" st_id="581" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1798">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6540" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader422.preheader:5  %tmp_753 = sub i8 %p_shl218_cast, %p_shl219_cast

]]></Node>
<StgValue><ssdm name="tmp_753"/></StgValue>
</operation>

<operation id="6522" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1798">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6541" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader422.preheader:6  %p_lshr_f22_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co167, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f22_cast"/></StgValue>
</operation>

<operation id="6523" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1798">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6542" bw="8" op_0_bw="3">
<![CDATA[
.preheader422.preheader:7  %tmp_1005_cast = zext i3 %p_lshr_f22_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_1005_cast"/></StgValue>
</operation>

<operation id="6524" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1798">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6543" bw="0" op_0_bw="0">
<![CDATA[
.preheader422.preheader:8  br label %.preheader422

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6525" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1800">
<or_exp><and_exp><literal name="exitcond66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6601" bw="0" op_0_bw="0">
<![CDATA[
.preheader420.preheader:0  br label %.preheader420

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="582" st_id="582">

<operation id="6526" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6545" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader422:0  %ci70 = phi i5 [ 0, %.preheader422.preheader ], [ %ci_71, %.preheader422.loopexit ]

]]></Node>
<StgValue><ssdm name="ci70"/></StgValue>
</operation>

<operation id="6527" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6546" bw="8" op_0_bw="5">
<![CDATA[
.preheader422:1  %ci70_cast = zext i5 %ci70 to i8

]]></Node>
<StgValue><ssdm name="ci70_cast"/></StgValue>
</operation>

<operation id="6528" st_id="582" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6547" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader422:2  %exitcond65 = icmp eq i5 %ci70, -8

]]></Node>
<StgValue><ssdm name="exitcond65"/></StgValue>
</operation>

<operation id="6529" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6548" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader422:3  %empty_668 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_668"/></StgValue>
</operation>

<operation id="6530" st_id="582" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6549" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader422:4  %ci_71 = add i5 %ci70, 1

]]></Node>
<StgValue><ssdm name="ci_71"/></StgValue>
</operation>

<operation id="6531" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader422:5  br i1 %exitcond65, label %.preheader423.loopexit, label %.preheader421.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6532" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1803">
<or_exp><and_exp><literal name="exitcond65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6552" bw="19" op_0_bw="5">
<![CDATA[
.preheader421.preheader:0  %tmp_755_cast = zext i5 %ci70 to i19

]]></Node>
<StgValue><ssdm name="tmp_755_cast"/></StgValue>
</operation>

<operation id="6533" st_id="582" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1803">
<or_exp><and_exp><literal name="exitcond65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6553" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader421.preheader:1  %tmp_756 = add i8 %tmp_753, %ci70_cast

]]></Node>
<StgValue><ssdm name="tmp_756"/></StgValue>
</operation>

<operation id="6534" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1803">
<or_exp><and_exp><literal name="exitcond65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6554" bw="15" op_0_bw="8">
<![CDATA[
.preheader421.preheader:2  %tmp_757_cast = sext i8 %tmp_756 to i15

]]></Node>
<StgValue><ssdm name="tmp_757_cast"/></StgValue>
</operation>

<operation id="6535" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1803">
<or_exp><and_exp><literal name="exitcond65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6555" bw="0" op_0_bw="0">
<![CDATA[
.preheader421.preheader:3  br label %.preheader421

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6536" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1805">
<or_exp><and_exp><literal name="exitcond65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6599" bw="0" op_0_bw="0">
<![CDATA[
.preheader423.loopexit:0  br label %.preheader423

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="583" st_id="583">

<operation id="6537" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6557" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader421:0  %i162 = phi i5 [ %i_163, %185 ], [ 0, %.preheader421.preheader ]

]]></Node>
<StgValue><ssdm name="i162"/></StgValue>
</operation>

<operation id="6538" st_id="583" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6558" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader421:1  %exitcond64 = icmp eq i5 %i162, -16

]]></Node>
<StgValue><ssdm name="exitcond64"/></StgValue>
</operation>

<operation id="6539" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6559" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader421:2  %empty_669 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_669"/></StgValue>
</operation>

<operation id="6540" st_id="583" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6560" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader421:3  %i_163 = add i5 %i162, 1

]]></Node>
<StgValue><ssdm name="i_163"/></StgValue>
</operation>

<operation id="6541" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6561" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader421:4  br i1 %exitcond64, label %.preheader422.loopexit, label %185

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6542" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6563" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1581 = trunc i5 %i162 to i4

]]></Node>
<StgValue><ssdm name="tmp_1581"/></StgValue>
</operation>

<operation id="6543" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6564" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl218 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1581, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl218"/></StgValue>
</operation>

<operation id="6544" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6565" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl225_cast = zext i9 %p_shl218 to i10

]]></Node>
<StgValue><ssdm name="p_shl225_cast"/></StgValue>
</operation>

<operation id="6545" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6566" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl219 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1581, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl219"/></StgValue>
</operation>

<operation id="6546" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6567" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl226_cast1 = zext i7 %p_shl219 to i8

]]></Node>
<StgValue><ssdm name="p_shl226_cast1"/></StgValue>
</operation>

<operation id="6547" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6568" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl226_cast = zext i7 %p_shl219 to i10

]]></Node>
<StgValue><ssdm name="p_shl226_cast"/></StgValue>
</operation>

<operation id="6548" st_id="583" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6569" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_766 = sub i10 %p_shl225_cast, %p_shl226_cast

]]></Node>
<StgValue><ssdm name="tmp_766"/></StgValue>
</operation>

<operation id="6549" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6570" bw="12" op_0_bw="10">
<![CDATA[
:7  %tmp_1025_cast = sext i10 %tmp_766 to i12

]]></Node>
<StgValue><ssdm name="tmp_1025_cast"/></StgValue>
</operation>

<operation id="6550" st_id="583" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6571" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp73 = add i12 -904, %tmp_1025_cast

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="6551" st_id="583" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6572" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_767 = add i12 %tmp73, %co168_cast

]]></Node>
<StgValue><ssdm name="tmp_767"/></StgValue>
</operation>

<operation id="6552" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6583" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20  %tmp_1586 = shl i5 %i162, 1

]]></Node>
<StgValue><ssdm name="tmp_1586"/></StgValue>
</operation>

<operation id="6553" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6584" bw="8" op_0_bw="5">
<![CDATA[
:21  %p_shl227_cast = zext i5 %tmp_1586 to i8

]]></Node>
<StgValue><ssdm name="p_shl227_cast"/></StgValue>
</operation>

<operation id="6554" st_id="583" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6585" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_768 = sub i8 %p_shl226_cast1, %p_shl227_cast

]]></Node>
<StgValue><ssdm name="tmp_768"/></StgValue>
</operation>

<operation id="6555" st_id="583" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6586" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %tmp_769 = add i8 %tmp_768, %tmp_1005_cast

]]></Node>
<StgValue><ssdm name="tmp_769"/></StgValue>
</operation>

<operation id="6556" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6587" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:24  %tmp_1587 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_769, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1587"/></StgValue>
</operation>

<operation id="6557" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6588" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:25  %tmp_1588 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_769, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1588"/></StgValue>
</operation>

<operation id="6558" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6589" bw="15" op_0_bw="13">
<![CDATA[
:26  %p_shl608_cast = sext i13 %tmp_1588 to i15

]]></Node>
<StgValue><ssdm name="p_shl608_cast"/></StgValue>
</operation>

<operation id="6559" st_id="583" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6590" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1589 = sub i15 %tmp_1587, %p_shl608_cast

]]></Node>
<StgValue><ssdm name="tmp_1589"/></StgValue>
</operation>

<operation id="6560" st_id="583" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6591" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:28  %tmp_1590 = add i15 %tmp_757_cast, %tmp_1589

]]></Node>
<StgValue><ssdm name="tmp_1590"/></StgValue>
</operation>

<operation id="6561" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1810">
<or_exp><and_exp><literal name="exitcond64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6597" bw="0" op_0_bw="0">
<![CDATA[
.preheader422.loopexit:0  br label %.preheader422

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="584" st_id="584">

<operation id="6562" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6573" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:10  %tmp_1582 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_767, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1582"/></StgValue>
</operation>

<operation id="6563" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6574" bw="18" op_0_bw="17">
<![CDATA[
:11  %p_shl609_cast = zext i17 %tmp_1582 to i18

]]></Node>
<StgValue><ssdm name="p_shl609_cast"/></StgValue>
</operation>

<operation id="6564" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6575" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:12  %tmp_1583 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_767, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1583"/></StgValue>
</operation>

<operation id="6565" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6576" bw="18" op_0_bw="15">
<![CDATA[
:13  %p_shl610_cast = zext i15 %tmp_1583 to i18

]]></Node>
<StgValue><ssdm name="p_shl610_cast"/></StgValue>
</operation>

<operation id="6566" st_id="584" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6577" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:14  %tmp_1584 = sub i18 %p_shl609_cast, %p_shl610_cast

]]></Node>
<StgValue><ssdm name="tmp_1584"/></StgValue>
</operation>

<operation id="6567" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6578" bw="19" op_0_bw="18">
<![CDATA[
:15  %tmp_2002_cast = sext i18 %tmp_1584 to i19

]]></Node>
<StgValue><ssdm name="tmp_2002_cast"/></StgValue>
</operation>

<operation id="6568" st_id="584" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6579" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:16  %tmp_1585 = add i19 %tmp_755_cast, %tmp_2002_cast

]]></Node>
<StgValue><ssdm name="tmp_1585"/></StgValue>
</operation>

<operation id="6569" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6580" bw="64" op_0_bw="19">
<![CDATA[
:17  %tmp_2003_cast = sext i19 %tmp_1585 to i64

]]></Node>
<StgValue><ssdm name="tmp_2003_cast"/></StgValue>
</operation>

<operation id="6570" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6581" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %shuffle_conv_1x1_add_31 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_2003_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_31"/></StgValue>
</operation>

<operation id="6571" st_id="584" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6582" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_31 = load float* %shuffle_conv_1x1_add_31, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_31"/></StgValue>
</operation>
</state>

<state id="585" st_id="585">

<operation id="6572" st_id="585" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6582" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_31 = load float* %shuffle_conv_1x1_add_31, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_31"/></StgValue>
</operation>

<operation id="6573" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6592" bw="64" op_0_bw="15">
<![CDATA[
:29  %tmp_2010_cast = sext i15 %tmp_1590 to i64

]]></Node>
<StgValue><ssdm name="tmp_2010_cast"/></StgValue>
</operation>

<operation id="6574" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6593" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %weights_96_96_1x1_ad_3 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_2010_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_3"/></StgValue>
</operation>

<operation id="6575" st_id="585" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6594" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:31  store float %shuffle_conv_1x1_loa_31, float* %weights_96_96_1x1_ad_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6576" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6595" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %.preheader421

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="586" st_id="586">

<operation id="6577" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6603" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader420:0  %i160 = phi i5 [ %i_161, %.preheader420.loopexit ], [ 0, %.preheader420.preheader ]

]]></Node>
<StgValue><ssdm name="i160"/></StgValue>
</operation>

<operation id="6578" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6604" bw="8" op_0_bw="5">
<![CDATA[
.preheader420:1  %i161_cast = zext i5 %i160 to i8

]]></Node>
<StgValue><ssdm name="i161_cast"/></StgValue>
</operation>

<operation id="6579" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6605" bw="12" op_0_bw="5">
<![CDATA[
.preheader420:2  %i161_cast1 = zext i5 %i160 to i12

]]></Node>
<StgValue><ssdm name="i161_cast1"/></StgValue>
</operation>

<operation id="6580" st_id="586" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6606" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader420:3  %exitcond63 = icmp eq i5 %i160, -8

]]></Node>
<StgValue><ssdm name="exitcond63"/></StgValue>
</operation>

<operation id="6581" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6607" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader420:4  %empty_670 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_670"/></StgValue>
</operation>

<operation id="6582" st_id="586" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6608" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader420:5  %i_161 = add i5 %i160, 1

]]></Node>
<StgValue><ssdm name="i_161"/></StgValue>
</operation>

<operation id="6583" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6609" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader420:6  br i1 %exitcond63, label %187, label %.preheader419.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6584" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1815">
<or_exp><and_exp><literal name="exitcond63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6611" bw="0" op_0_bw="0">
<![CDATA[
.preheader419.preheader:0  br label %.preheader419

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6585" st_id="586" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1817">
<or_exp><and_exp><literal name="exitcond63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6640" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="587" st_id="587">

<operation id="6586" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6613" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader419:0  %k60 = phi i3 [ %k_61, %186 ], [ 0, %.preheader419.preheader ]

]]></Node>
<StgValue><ssdm name="k60"/></StgValue>
</operation>

<operation id="6587" st_id="587" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6614" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader419:1  %exitcond62 = icmp eq i3 %k60, -4

]]></Node>
<StgValue><ssdm name="exitcond62"/></StgValue>
</operation>

<operation id="6588" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6615" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader419:2  %empty_671 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_671"/></StgValue>
</operation>

<operation id="6589" st_id="587" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6616" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader419:3  %k_61 = add i3 %k60, 1

]]></Node>
<StgValue><ssdm name="k_61"/></StgValue>
</operation>

<operation id="6590" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6617" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader419:4  br i1 %exitcond62, label %.preheader420.loopexit, label %186

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6591" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6619" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1580 = trunc i3 %k60 to i2

]]></Node>
<StgValue><ssdm name="tmp_1580"/></StgValue>
</operation>

<operation id="6592" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6620" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl216 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1580, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl216"/></StgValue>
</operation>

<operation id="6593" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6621" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl223_cast = zext i7 %p_shl216 to i8

]]></Node>
<StgValue><ssdm name="p_shl223_cast"/></StgValue>
</operation>

<operation id="6594" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6622" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl217 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1580, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl217"/></StgValue>
</operation>

<operation id="6595" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6623" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl224_cast = zext i5 %p_shl217 to i8

]]></Node>
<StgValue><ssdm name="p_shl224_cast"/></StgValue>
</operation>

<operation id="6596" st_id="587" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6624" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_759 = sub i8 %p_shl223_cast, %p_shl224_cast

]]></Node>
<StgValue><ssdm name="tmp_759"/></StgValue>
</operation>

<operation id="6597" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6625" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_1014_cast = sext i8 %tmp_759 to i12

]]></Node>
<StgValue><ssdm name="tmp_1014_cast"/></StgValue>
</operation>

<operation id="6598" st_id="587" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6626" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp74 = add i12 -1864, %tmp_1014_cast

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="6599" st_id="587" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6627" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_761 = add i12 %i161_cast1, %tmp74

]]></Node>
<StgValue><ssdm name="tmp_761"/></StgValue>
</operation>

<operation id="6600" st_id="587" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_764 = add i8 %tmp_759, %i161_cast

]]></Node>
<StgValue><ssdm name="tmp_764"/></StgValue>
</operation>

<operation id="6601" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1822">
<or_exp><and_exp><literal name="exitcond62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6638" bw="0" op_0_bw="0">
<![CDATA[
.preheader420.loopexit:0  br label %.preheader420

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="588" st_id="588">

<operation id="6602" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6628" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_762 = zext i12 %tmp_761 to i64

]]></Node>
<StgValue><ssdm name="tmp_762"/></StgValue>
</operation>

<operation id="6603" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6629" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_51 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_762

]]></Node>
<StgValue><ssdm name="bias_addr_51"/></StgValue>
</operation>

<operation id="6604" st_id="588" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6630" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_51 = load float* %bias_addr_51, align 4

]]></Node>
<StgValue><ssdm name="bias_load_51"/></StgValue>
</operation>
</state>

<state id="589" st_id="589">

<operation id="6605" st_id="589" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6630" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_51 = load float* %bias_addr_51, align 4

]]></Node>
<StgValue><ssdm name="bias_load_51"/></StgValue>
</operation>

<operation id="6606" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6632" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_1018_cast = sext i8 %tmp_764 to i32

]]></Node>
<StgValue><ssdm name="tmp_1018_cast"/></StgValue>
</operation>

<operation id="6607" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6633" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_765 = zext i32 %tmp_1018_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_765"/></StgValue>
</operation>

<operation id="6608" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6634" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_5 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_765

]]></Node>
<StgValue><ssdm name="bias_96_addr_5"/></StgValue>
</operation>

<operation id="6609" st_id="589" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6635" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_51, float* %bias_96_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6610" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6636" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader419

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="590" st_id="590">

<operation id="6611" st_id="590" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6640" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6612" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6641" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit839

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="591" st_id="591">

<operation id="6613" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6643" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit839:0  %co169 = phi i5 [ 0, %187 ], [ %co_170, %.loopexit839.loopexit ]

]]></Node>
<StgValue><ssdm name="co169"/></StgValue>
</operation>

<operation id="6614" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6644" bw="8" op_0_bw="5">
<![CDATA[
.loopexit839:1  %co171_cast = zext i5 %co169 to i8

]]></Node>
<StgValue><ssdm name="co171_cast"/></StgValue>
</operation>

<operation id="6615" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6645" bw="10" op_0_bw="5">
<![CDATA[
.loopexit839:2  %co171_cast1 = zext i5 %co169 to i10

]]></Node>
<StgValue><ssdm name="co171_cast1"/></StgValue>
</operation>

<operation id="6616" st_id="591" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6646" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit839:3  %exitcond61 = icmp eq i5 %co169, -8

]]></Node>
<StgValue><ssdm name="exitcond61"/></StgValue>
</operation>

<operation id="6617" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6647" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit839:4  %empty_672 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_672"/></StgValue>
</operation>

<operation id="6618" st_id="591" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6648" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit839:5  %co_170 = add i5 %co169, 1

]]></Node>
<StgValue><ssdm name="co_170"/></StgValue>
</operation>

<operation id="6619" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6649" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit839:6  br i1 %exitcond61, label %.preheader415.preheader, label %.preheader418.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6620" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1828">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6651" bw="0" op_0_bw="0">
<![CDATA[
.preheader418.preheader:0  br label %.preheader418

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6621" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp><literal name="exitcond61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6725" bw="0" op_0_bw="0">
<![CDATA[
.preheader415.preheader:0  br label %.preheader415

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="592" st_id="592">

<operation id="6622" st_id="592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6653" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader418:0  %w117 = phi i2 [ %w_118, %.preheader418.loopexit ], [ 0, %.preheader418.preheader ]

]]></Node>
<StgValue><ssdm name="w117"/></StgValue>
</operation>

<operation id="6623" st_id="592" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6654" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader418:1  %exitcond60 = icmp eq i2 %w117, -1

]]></Node>
<StgValue><ssdm name="exitcond60"/></StgValue>
</operation>

<operation id="6624" st_id="592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6655" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader418:2  %empty_673 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_673"/></StgValue>
</operation>

<operation id="6625" st_id="592" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6656" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader418:3  %w_118 = add i2 %w117, 1

]]></Node>
<StgValue><ssdm name="w_118"/></StgValue>
</operation>

<operation id="6626" st_id="592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6657" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader418:4  br i1 %exitcond60, label %.loopexit839.loopexit, label %.preheader417.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6627" st_id="592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1833">
<or_exp><and_exp><literal name="exitcond60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6659" bw="36" op_0_bw="2">
<![CDATA[
.preheader417.preheader:0  %tmp_770_cast1 = zext i2 %w117 to i36

]]></Node>
<StgValue><ssdm name="tmp_770_cast1"/></StgValue>
</operation>

<operation id="6628" st_id="592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1833">
<or_exp><and_exp><literal name="exitcond60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6660" bw="13" op_0_bw="2">
<![CDATA[
.preheader417.preheader:1  %tmp_770_cast = zext i2 %w117 to i13

]]></Node>
<StgValue><ssdm name="tmp_770_cast"/></StgValue>
</operation>

<operation id="6629" st_id="592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1833">
<or_exp><and_exp><literal name="exitcond60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6661" bw="0" op_0_bw="0">
<![CDATA[
.preheader417.preheader:2  br label %.preheader417

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6630" st_id="592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1835">
<or_exp><and_exp><literal name="exitcond60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6723" bw="0" op_0_bw="0">
<![CDATA[
.loopexit839.loopexit:0  br label %.loopexit839

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="593" st_id="593">

<operation id="6631" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6663" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader417:0  %h118 = phi i2 [ 0, %.preheader417.preheader ], [ %h_119, %.preheader417.loopexit ]

]]></Node>
<StgValue><ssdm name="h118"/></StgValue>
</operation>

<operation id="6632" st_id="593" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6664" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader417:1  %exitcond59 = icmp eq i2 %h118, -1

]]></Node>
<StgValue><ssdm name="exitcond59"/></StgValue>
</operation>

<operation id="6633" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6665" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader417:2  %empty_674 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_674"/></StgValue>
</operation>

<operation id="6634" st_id="593" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6666" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader417:3  %h_119 = add i2 %h118, 1

]]></Node>
<StgValue><ssdm name="h_119"/></StgValue>
</operation>

<operation id="6635" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6667" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader417:4  br i1 %exitcond59, label %.preheader418.loopexit, label %.preheader416.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6636" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1838">
<or_exp><and_exp><literal name="exitcond59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6669" bw="11" op_0_bw="2">
<![CDATA[
.preheader416.preheader:0  %tmp_777_cast1 = zext i2 %h118 to i11

]]></Node>
<StgValue><ssdm name="tmp_777_cast1"/></StgValue>
</operation>

<operation id="6637" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1838">
<or_exp><and_exp><literal name="exitcond59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6670" bw="15" op_0_bw="2">
<![CDATA[
.preheader416.preheader:1  %tmp_777_cast2 = zext i2 %h118 to i15

]]></Node>
<StgValue><ssdm name="tmp_777_cast2"/></StgValue>
</operation>

<operation id="6638" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1838">
<or_exp><and_exp><literal name="exitcond59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6671" bw="0" op_0_bw="0">
<![CDATA[
.preheader416.preheader:2  br label %.preheader416

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6639" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1840">
<or_exp><and_exp><literal name="exitcond59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6721" bw="0" op_0_bw="0">
<![CDATA[
.preheader418.loopexit:0  br label %.preheader418

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="594" st_id="594">

<operation id="6640" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6673" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader416:0  %i168 = phi i3 [ %i_169, %188 ], [ 0, %.preheader416.preheader ]

]]></Node>
<StgValue><ssdm name="i168"/></StgValue>
</operation>

<operation id="6641" st_id="594" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6674" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader416:1  %exitcond58 = icmp eq i3 %i168, -4

]]></Node>
<StgValue><ssdm name="exitcond58"/></StgValue>
</operation>

<operation id="6642" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6675" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader416:2  %empty_675 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_675"/></StgValue>
</operation>

<operation id="6643" st_id="594" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6676" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader416:3  %i_169 = add i3 %i168, 1

]]></Node>
<StgValue><ssdm name="i_169"/></StgValue>
</operation>

<operation id="6644" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6677" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader416:4  br i1 %exitcond58, label %.preheader417.loopexit, label %188

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6645" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1843">
<or_exp><and_exp><literal name="exitcond58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6679" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1594 = trunc i3 %i168 to i2

]]></Node>
<StgValue><ssdm name="tmp_1594"/></StgValue>
</operation>

<operation id="6646" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1843">
<or_exp><and_exp><literal name="exitcond58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6680" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl223 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1594, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl223"/></StgValue>
</operation>

<operation id="6647" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1843">
<or_exp><and_exp><literal name="exitcond58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6681" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl234_cast = zext i7 %p_shl223 to i8

]]></Node>
<StgValue><ssdm name="p_shl234_cast"/></StgValue>
</operation>

<operation id="6648" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1843">
<or_exp><and_exp><literal name="exitcond58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6682" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl224 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1594, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl224"/></StgValue>
</operation>

<operation id="6649" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1843">
<or_exp><and_exp><literal name="exitcond58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6683" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl235_cast = zext i5 %p_shl224 to i8

]]></Node>
<StgValue><ssdm name="p_shl235_cast"/></StgValue>
</operation>

<operation id="6650" st_id="594" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1843">
<or_exp><and_exp><literal name="exitcond58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6684" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_782 = sub i8 %p_shl234_cast, %p_shl235_cast

]]></Node>
<StgValue><ssdm name="tmp_782"/></StgValue>
</operation>

<operation id="6651" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1843">
<or_exp><and_exp><literal name="exitcond58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6685" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_1051_cast = sext i8 %tmp_782 to i10

]]></Node>
<StgValue><ssdm name="tmp_1051_cast"/></StgValue>
</operation>

<operation id="6652" st_id="594" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1843">
<or_exp><and_exp><literal name="exitcond58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6686" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp75 = add i10 -232, %tmp_1051_cast

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="6653" st_id="594" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1843">
<or_exp><and_exp><literal name="exitcond58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6687" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_783 = add i10 %co171_cast1, %tmp75

]]></Node>
<StgValue><ssdm name="tmp_783"/></StgValue>
</operation>

<operation id="6654" st_id="594" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1843">
<or_exp><and_exp><literal name="exitcond58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6700" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_785 = add i8 %tmp_782, %co171_cast

]]></Node>
<StgValue><ssdm name="tmp_785"/></StgValue>
</operation>

<operation id="6655" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1845">
<or_exp><and_exp><literal name="exitcond58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6719" bw="0" op_0_bw="0">
<![CDATA[
.preheader417.loopexit:0  br label %.preheader417

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="595" st_id="595">

<operation id="6656" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6688" bw="13" op_0_bw="10">
<![CDATA[
:9  %tmp_784_cast = zext i10 %tmp_783 to i13

]]></Node>
<StgValue><ssdm name="tmp_784_cast"/></StgValue>
</operation>

<operation id="6657" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6689" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:10  %tmp_1595 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_783, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1595"/></StgValue>
</operation>

<operation id="6658" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6690" bw="13" op_0_bw="12">
<![CDATA[
:11  %p_shl614_cast = zext i12 %tmp_1595 to i13

]]></Node>
<StgValue><ssdm name="p_shl614_cast"/></StgValue>
</operation>

<operation id="6659" st_id="595" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6691" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:12  %tmp_1596 = sub i13 %p_shl614_cast, %tmp_784_cast

]]></Node>
<StgValue><ssdm name="tmp_1596"/></StgValue>
</operation>

<operation id="6660" st_id="595" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6692" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:13  %tmp_1597 = add i13 %tmp_1596, %tmp_770_cast

]]></Node>
<StgValue><ssdm name="tmp_1597"/></StgValue>
</operation>

<operation id="6661" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6693" bw="15" op_0_bw="13">
<![CDATA[
:14  %tmp_2019_cast = sext i13 %tmp_1597 to i15

]]></Node>
<StgValue><ssdm name="tmp_2019_cast"/></StgValue>
</operation>

<operation id="6662" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6694" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:15  %p_shl613_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1597, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl613_cast"/></StgValue>
</operation>

<operation id="6663" st_id="595" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6695" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_1598 = sub i15 %p_shl613_cast, %tmp_2019_cast

]]></Node>
<StgValue><ssdm name="tmp_1598"/></StgValue>
</operation>

<operation id="6664" st_id="595" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6696" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_1599 = add i15 %tmp_1598, %tmp_777_cast2

]]></Node>
<StgValue><ssdm name="tmp_1599"/></StgValue>
</operation>

<operation id="6665" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6701" bw="32" op_0_bw="8">
<![CDATA[
:22  %tmp_1055_cast = sext i8 %tmp_785 to i32

]]></Node>
<StgValue><ssdm name="tmp_1055_cast"/></StgValue>
</operation>

<operation id="6666" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6702" bw="35" op_0_bw="32">
<![CDATA[
:23  %tmp_786_cast = zext i32 %tmp_1055_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_786_cast"/></StgValue>
</operation>

<operation id="6667" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6703" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:24  %tmp_1600 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_785, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1600"/></StgValue>
</operation>

<operation id="6668" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6704" bw="34" op_0_bw="10">
<![CDATA[
:25  %tmp_1601 = sext i10 %tmp_1600 to i34

]]></Node>
<StgValue><ssdm name="tmp_1601"/></StgValue>
</operation>

<operation id="6669" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6705" bw="35" op_0_bw="34">
<![CDATA[
:26  %p_shl612_cast = zext i34 %tmp_1601 to i35

]]></Node>
<StgValue><ssdm name="p_shl612_cast"/></StgValue>
</operation>

<operation id="6670" st_id="595" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6706" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:27  %tmp_1602 = sub i35 %p_shl612_cast, %tmp_786_cast

]]></Node>
<StgValue><ssdm name="tmp_1602"/></StgValue>
</operation>

<operation id="6671" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6707" bw="36" op_0_bw="35">
<![CDATA[
:28  %tmp_2025_cast = sext i35 %tmp_1602 to i36

]]></Node>
<StgValue><ssdm name="tmp_2025_cast"/></StgValue>
</operation>

<operation id="6672" st_id="595" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6708" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:29  %tmp_1603 = add i36 %tmp_2025_cast, %tmp_770_cast1

]]></Node>
<StgValue><ssdm name="tmp_1603"/></StgValue>
</operation>

<operation id="6673" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6709" bw="11" op_0_bw="36">
<![CDATA[
:30  %tmp_1604 = trunc i36 %tmp_1603 to i11

]]></Node>
<StgValue><ssdm name="tmp_1604"/></StgValue>
</operation>

<operation id="6674" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6710" bw="9" op_0_bw="36">
<![CDATA[
:31  %tmp_1605 = trunc i36 %tmp_1603 to i9

]]></Node>
<StgValue><ssdm name="tmp_1605"/></StgValue>
</operation>
</state>

<state id="596" st_id="596">

<operation id="6675" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6697" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_2022_cast = zext i15 %tmp_1599 to i64

]]></Node>
<StgValue><ssdm name="tmp_2022_cast"/></StgValue>
</operation>

<operation id="6676" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6698" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_3x3_add_17 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_2022_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_17"/></StgValue>
</operation>

<operation id="6677" st_id="596" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6699" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_17 = load float* %shuffle_conv_3x3_add_17, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_17"/></StgValue>
</operation>

<operation id="6678" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6711" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:32  %p_shl611_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_1605, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl611_cast"/></StgValue>
</operation>

<operation id="6679" st_id="596" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6712" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  %tmp_1606 = sub i11 %p_shl611_cast, %tmp_1604

]]></Node>
<StgValue><ssdm name="tmp_1606"/></StgValue>
</operation>

<operation id="6680" st_id="596" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6713" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:34  %tmp_1607 = add i11 %tmp_1606, %tmp_777_cast1

]]></Node>
<StgValue><ssdm name="tmp_1607"/></StgValue>
</operation>
</state>

<state id="597" st_id="597">

<operation id="6681" st_id="597" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6699" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_17 = load float* %shuffle_conv_3x3_add_17, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_17"/></StgValue>
</operation>

<operation id="6682" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6714" bw="64" op_0_bw="11">
<![CDATA[
:35  %tmp_2029_cast = zext i11 %tmp_1607 to i64

]]></Node>
<StgValue><ssdm name="tmp_2029_cast"/></StgValue>
</operation>

<operation id="6683" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6715" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %weights_96_1_3x3_add_2 = getelementptr [864 x float]* @weights_96_1_3x3, i64 0, i64 %tmp_2029_cast

]]></Node>
<StgValue><ssdm name="weights_96_1_3x3_add_2"/></StgValue>
</operation>

<operation id="6684" st_id="597" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6716" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:37  store float %shuffle_conv_3x3_loa_17, float* %weights_96_1_3x3_add_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6685" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6717" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %.preheader416

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="598" st_id="598">

<operation id="6686" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6727" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader415:0  %i164 = phi i5 [ %i_165, %.preheader415.loopexit ], [ 0, %.preheader415.preheader ]

]]></Node>
<StgValue><ssdm name="i164"/></StgValue>
</operation>

<operation id="6687" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6728" bw="8" op_0_bw="5">
<![CDATA[
.preheader415:1  %i165_cast = zext i5 %i164 to i8

]]></Node>
<StgValue><ssdm name="i165_cast"/></StgValue>
</operation>

<operation id="6688" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6729" bw="12" op_0_bw="5">
<![CDATA[
.preheader415:2  %i165_cast1 = zext i5 %i164 to i12

]]></Node>
<StgValue><ssdm name="i165_cast1"/></StgValue>
</operation>

<operation id="6689" st_id="598" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6730" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader415:3  %exitcond57 = icmp eq i5 %i164, -8

]]></Node>
<StgValue><ssdm name="exitcond57"/></StgValue>
</operation>

<operation id="6690" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6731" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader415:4  %empty_676 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_676"/></StgValue>
</operation>

<operation id="6691" st_id="598" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6732" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader415:5  %i_165 = add i5 %i164, 1

]]></Node>
<StgValue><ssdm name="i_165"/></StgValue>
</operation>

<operation id="6692" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6733" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader415:6  br i1 %exitcond57, label %190, label %.preheader414.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6693" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1851">
<or_exp><and_exp><literal name="exitcond57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6735" bw="0" op_0_bw="0">
<![CDATA[
.preheader414.preheader:0  br label %.preheader414

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6694" st_id="598" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1853">
<or_exp><and_exp><literal name="exitcond57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6764" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_4_no_rel([3456 x float]* @buffer1_1_96_4x4_p, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [3456 x float]* @buffer0_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="599" st_id="599">

<operation id="6695" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6737" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader414:0  %k62 = phi i3 [ %k_63, %189 ], [ 0, %.preheader414.preheader ]

]]></Node>
<StgValue><ssdm name="k62"/></StgValue>
</operation>

<operation id="6696" st_id="599" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6738" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader414:1  %exitcond56 = icmp eq i3 %k62, -4

]]></Node>
<StgValue><ssdm name="exitcond56"/></StgValue>
</operation>

<operation id="6697" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6739" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader414:2  %empty_677 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_677"/></StgValue>
</operation>

<operation id="6698" st_id="599" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6740" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader414:3  %k_63 = add i3 %k62, 1

]]></Node>
<StgValue><ssdm name="k_63"/></StgValue>
</operation>

<operation id="6699" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6741" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader414:4  br i1 %exitcond56, label %.preheader415.loopexit, label %189

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6700" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1856">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6743" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1593 = trunc i3 %k62 to i2

]]></Node>
<StgValue><ssdm name="tmp_1593"/></StgValue>
</operation>

<operation id="6701" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1856">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6744" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl221 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1593, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl221"/></StgValue>
</operation>

<operation id="6702" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1856">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6745" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl228_cast = zext i7 %p_shl221 to i8

]]></Node>
<StgValue><ssdm name="p_shl228_cast"/></StgValue>
</operation>

<operation id="6703" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1856">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6746" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl222 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1593, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl222"/></StgValue>
</operation>

<operation id="6704" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1856">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6747" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl229_cast = zext i5 %p_shl222 to i8

]]></Node>
<StgValue><ssdm name="p_shl229_cast"/></StgValue>
</operation>

<operation id="6705" st_id="599" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1856">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6748" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_772 = sub i8 %p_shl228_cast, %p_shl229_cast

]]></Node>
<StgValue><ssdm name="tmp_772"/></StgValue>
</operation>

<operation id="6706" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1856">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6749" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_1032_cast = sext i8 %tmp_772 to i12

]]></Node>
<StgValue><ssdm name="tmp_1032_cast"/></StgValue>
</operation>

<operation id="6707" st_id="599" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1856">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6750" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp76 = add i12 -1768, %tmp_1032_cast

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="6708" st_id="599" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1856">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6751" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_773 = add i12 %i165_cast1, %tmp76

]]></Node>
<StgValue><ssdm name="tmp_773"/></StgValue>
</operation>

<operation id="6709" st_id="599" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1856">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6755" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_775 = add i8 %tmp_772, %i165_cast

]]></Node>
<StgValue><ssdm name="tmp_775"/></StgValue>
</operation>

<operation id="6710" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6762" bw="0" op_0_bw="0">
<![CDATA[
.preheader415.loopexit:0  br label %.preheader415

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="600" st_id="600">

<operation id="6711" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6752" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_774 = zext i12 %tmp_773 to i64

]]></Node>
<StgValue><ssdm name="tmp_774"/></StgValue>
</operation>

<operation id="6712" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6753" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_52 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_774

]]></Node>
<StgValue><ssdm name="bias_addr_52"/></StgValue>
</operation>

<operation id="6713" st_id="600" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6754" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_52 = load float* %bias_addr_52, align 4

]]></Node>
<StgValue><ssdm name="bias_load_52"/></StgValue>
</operation>
</state>

<state id="601" st_id="601">

<operation id="6714" st_id="601" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6754" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_52 = load float* %bias_addr_52, align 4

]]></Node>
<StgValue><ssdm name="bias_load_52"/></StgValue>
</operation>

<operation id="6715" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6756" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_1036_cast = sext i8 %tmp_775 to i32

]]></Node>
<StgValue><ssdm name="tmp_1036_cast"/></StgValue>
</operation>

<operation id="6716" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6757" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_776 = zext i32 %tmp_1036_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_776"/></StgValue>
</operation>

<operation id="6717" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6758" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_6 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_776

]]></Node>
<StgValue><ssdm name="bias_96_addr_6"/></StgValue>
</operation>

<operation id="6718" st_id="601" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6759" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_52, float* %bias_96_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6719" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6760" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader414

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="602" st_id="602">

<operation id="6720" st_id="602" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6764" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_4_no_rel([3456 x float]* @buffer1_1_96_4x4_p, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [3456 x float]* @buffer0_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6721" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6765" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit838

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="603" st_id="603">

<operation id="6722" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6767" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit838:0  %co171 = phi i5 [ 0, %190 ], [ %co_172, %.loopexit838.loopexit ]

]]></Node>
<StgValue><ssdm name="co171"/></StgValue>
</operation>

<operation id="6723" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6768" bw="11" op_0_bw="5">
<![CDATA[
.loopexit838:1  %co173_cast186_cast = zext i5 %co171 to i11

]]></Node>
<StgValue><ssdm name="co173_cast186_cast"/></StgValue>
</operation>

<operation id="6724" st_id="603" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6769" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit838:2  %exitcond55 = icmp eq i5 %co171, -8

]]></Node>
<StgValue><ssdm name="exitcond55"/></StgValue>
</operation>

<operation id="6725" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6770" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit838:3  %empty_678 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_678"/></StgValue>
</operation>

<operation id="6726" st_id="603" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6771" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit838:4  %co_172 = add i5 %co171, 1

]]></Node>
<StgValue><ssdm name="co_172"/></StgValue>
</operation>

<operation id="6727" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6772" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit838:5  br i1 %exitcond55, label %.preheader411.preheader, label %.preheader413.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6728" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1864">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6774" bw="2" op_0_bw="5">
<![CDATA[
.preheader413.preheader:0  %tmp_1591 = trunc i5 %co171 to i2

]]></Node>
<StgValue><ssdm name="tmp_1591"/></StgValue>
</operation>

<operation id="6729" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1864">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6775" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader413.preheader:1  %p_shl220 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1591, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl220"/></StgValue>
</operation>

<operation id="6730" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1864">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6776" bw="8" op_0_bw="7">
<![CDATA[
.preheader413.preheader:2  %p_shl230_cast = zext i7 %p_shl220 to i8

]]></Node>
<StgValue><ssdm name="p_shl230_cast"/></StgValue>
</operation>

<operation id="6731" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1864">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6777" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader413.preheader:3  %tmp_1592 = shl i5 %co171, 3

]]></Node>
<StgValue><ssdm name="tmp_1592"/></StgValue>
</operation>

<operation id="6732" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1864">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6778" bw="8" op_0_bw="5">
<![CDATA[
.preheader413.preheader:4  %p_shl231_cast = zext i5 %tmp_1592 to i8

]]></Node>
<StgValue><ssdm name="p_shl231_cast"/></StgValue>
</operation>

<operation id="6733" st_id="603" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1864">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6779" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader413.preheader:5  %tmp_771 = sub i8 %p_shl230_cast, %p_shl231_cast

]]></Node>
<StgValue><ssdm name="tmp_771"/></StgValue>
</operation>

<operation id="6734" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1864">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6780" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader413.preheader:6  %p_lshr_f23_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co171, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f23_cast"/></StgValue>
</operation>

<operation id="6735" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1864">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6781" bw="8" op_0_bw="3">
<![CDATA[
.preheader413.preheader:7  %tmp_1040_cast = zext i3 %p_lshr_f23_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_1040_cast"/></StgValue>
</operation>

<operation id="6736" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1864">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6782" bw="0" op_0_bw="0">
<![CDATA[
.preheader413.preheader:8  br label %.preheader413

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6737" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1866">
<or_exp><and_exp><literal name="exitcond55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6842" bw="0" op_0_bw="0">
<![CDATA[
.preheader411.preheader:0  br label %.preheader411

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="604" st_id="604">

<operation id="6738" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6784" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader413:0  %ci72 = phi i5 [ 0, %.preheader413.preheader ], [ %ci_73, %.preheader413.loopexit ]

]]></Node>
<StgValue><ssdm name="ci72"/></StgValue>
</operation>

<operation id="6739" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6785" bw="8" op_0_bw="5">
<![CDATA[
.preheader413:1  %ci72_cast = zext i5 %ci72 to i8

]]></Node>
<StgValue><ssdm name="ci72_cast"/></StgValue>
</operation>

<operation id="6740" st_id="604" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6786" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader413:2  %exitcond54 = icmp eq i5 %ci72, -8

]]></Node>
<StgValue><ssdm name="exitcond54"/></StgValue>
</operation>

<operation id="6741" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6787" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader413:3  %empty_679 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_679"/></StgValue>
</operation>

<operation id="6742" st_id="604" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6788" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader413:4  %ci_73 = add i5 %ci72, 1

]]></Node>
<StgValue><ssdm name="ci_73"/></StgValue>
</operation>

<operation id="6743" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6789" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader413:5  br i1 %exitcond54, label %.loopexit838.loopexit, label %.preheader412.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6744" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1869">
<or_exp><and_exp><literal name="exitcond54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6791" bw="19" op_0_bw="5">
<![CDATA[
.preheader412.preheader:0  %tmp_778_cast = zext i5 %ci72 to i19

]]></Node>
<StgValue><ssdm name="tmp_778_cast"/></StgValue>
</operation>

<operation id="6745" st_id="604" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1869">
<or_exp><and_exp><literal name="exitcond54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6792" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader412.preheader:1  %tmp_779 = add i8 %tmp_771, %ci72_cast

]]></Node>
<StgValue><ssdm name="tmp_779"/></StgValue>
</operation>

<operation id="6746" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1869">
<or_exp><and_exp><literal name="exitcond54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6793" bw="15" op_0_bw="8">
<![CDATA[
.preheader412.preheader:2  %tmp_781_cast1 = sext i8 %tmp_779 to i15

]]></Node>
<StgValue><ssdm name="tmp_781_cast1"/></StgValue>
</operation>

<operation id="6747" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1869">
<or_exp><and_exp><literal name="exitcond54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6794" bw="0" op_0_bw="0">
<![CDATA[
.preheader412.preheader:3  br label %.preheader412

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6748" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1871">
<or_exp><and_exp><literal name="exitcond54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6840" bw="0" op_0_bw="0">
<![CDATA[
.loopexit838.loopexit:0  br label %.loopexit838

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="605" st_id="605">

<operation id="6749" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6796" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader412:0  %i170 = phi i5 [ %i_171, %191 ], [ 0, %.preheader412.preheader ]

]]></Node>
<StgValue><ssdm name="i170"/></StgValue>
</operation>

<operation id="6750" st_id="605" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6797" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader412:1  %exitcond53 = icmp eq i5 %i170, -16

]]></Node>
<StgValue><ssdm name="exitcond53"/></StgValue>
</operation>

<operation id="6751" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6798" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader412:2  %empty_680 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_680"/></StgValue>
</operation>

<operation id="6752" st_id="605" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6799" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader412:3  %i_171 = add i5 %i170, 1

]]></Node>
<StgValue><ssdm name="i_171"/></StgValue>
</operation>

<operation id="6753" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6800" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader412:4  br i1 %exitcond53, label %.preheader413.loopexit, label %191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6754" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6802" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1612 = trunc i5 %i170 to i4

]]></Node>
<StgValue><ssdm name="tmp_1612"/></StgValue>
</operation>

<operation id="6755" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6803" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl227 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1612, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl227"/></StgValue>
</operation>

<operation id="6756" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6804" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl236_cast = zext i9 %p_shl227 to i10

]]></Node>
<StgValue><ssdm name="p_shl236_cast"/></StgValue>
</operation>

<operation id="6757" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6805" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl228 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1612, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl228"/></StgValue>
</operation>

<operation id="6758" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6806" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl237_cast1 = zext i7 %p_shl228 to i8

]]></Node>
<StgValue><ssdm name="p_shl237_cast1"/></StgValue>
</operation>

<operation id="6759" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6807" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl237_cast = zext i7 %p_shl228 to i10

]]></Node>
<StgValue><ssdm name="p_shl237_cast"/></StgValue>
</operation>

<operation id="6760" st_id="605" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6808" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_794 = sub i10 %p_shl236_cast, %p_shl237_cast

]]></Node>
<StgValue><ssdm name="tmp_794"/></StgValue>
</operation>

<operation id="6761" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6809" bw="11" op_0_bw="10">
<![CDATA[
:7  %tmp_1058_cast_cast = sext i10 %tmp_794 to i11

]]></Node>
<StgValue><ssdm name="tmp_1058_cast_cast"/></StgValue>
</operation>

<operation id="6762" st_id="605" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6810" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp77 = add i11 -520, %tmp_1058_cast_cast

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="6763" st_id="605" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6811" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %tmp_795 = add i11 %tmp77, %co173_cast186_cast

]]></Node>
<StgValue><ssdm name="tmp_795"/></StgValue>
</operation>

<operation id="6764" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6824" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:22  %tmp_1619 = shl i5 %i170, 1

]]></Node>
<StgValue><ssdm name="tmp_1619"/></StgValue>
</operation>

<operation id="6765" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6825" bw="8" op_0_bw="5">
<![CDATA[
:23  %p_shl238_cast = zext i5 %tmp_1619 to i8

]]></Node>
<StgValue><ssdm name="p_shl238_cast"/></StgValue>
</operation>

<operation id="6766" st_id="605" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6826" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24  %tmp_796 = sub i8 %p_shl237_cast1, %p_shl238_cast

]]></Node>
<StgValue><ssdm name="tmp_796"/></StgValue>
</operation>

<operation id="6767" st_id="605" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6827" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %tmp_797 = add i8 %tmp_796, %tmp_1040_cast

]]></Node>
<StgValue><ssdm name="tmp_797"/></StgValue>
</operation>

<operation id="6768" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6828" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:26  %tmp_1620 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_797, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1620"/></StgValue>
</operation>

<operation id="6769" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6829" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:27  %tmp_1621 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_797, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1621"/></StgValue>
</operation>

<operation id="6770" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6830" bw="15" op_0_bw="13">
<![CDATA[
:28  %p_shl616_cast = sext i13 %tmp_1621 to i15

]]></Node>
<StgValue><ssdm name="p_shl616_cast"/></StgValue>
</operation>

<operation id="6771" st_id="605" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6831" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:29  %tmp_1622 = sub i15 %tmp_1620, %p_shl616_cast

]]></Node>
<StgValue><ssdm name="tmp_1622"/></StgValue>
</operation>

<operation id="6772" st_id="605" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6832" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:30  %tmp_1623 = add i15 %tmp_781_cast1, %tmp_1622

]]></Node>
<StgValue><ssdm name="tmp_1623"/></StgValue>
</operation>

<operation id="6773" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1876">
<or_exp><and_exp><literal name="exitcond53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6838" bw="0" op_0_bw="0">
<![CDATA[
.preheader413.loopexit:0  br label %.preheader413

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="606" st_id="606">

<operation id="6774" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6812" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:10  %tmp_1613 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_795, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1613"/></StgValue>
</operation>

<operation id="6775" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6813" bw="17" op_0_bw="16">
<![CDATA[
:11  %tmp_1614 = sext i16 %tmp_1613 to i17

]]></Node>
<StgValue><ssdm name="tmp_1614"/></StgValue>
</operation>

<operation id="6776" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6814" bw="18" op_0_bw="17">
<![CDATA[
:12  %p_shl617_cast = zext i17 %tmp_1614 to i18

]]></Node>
<StgValue><ssdm name="p_shl617_cast"/></StgValue>
</operation>

<operation id="6777" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6815" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:13  %tmp_1615 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_795, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1615"/></StgValue>
</operation>

<operation id="6778" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6816" bw="15" op_0_bw="14">
<![CDATA[
:14  %tmp_1616 = sext i14 %tmp_1615 to i15

]]></Node>
<StgValue><ssdm name="tmp_1616"/></StgValue>
</operation>

<operation id="6779" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6817" bw="18" op_0_bw="15">
<![CDATA[
:15  %p_shl618_cast = zext i15 %tmp_1616 to i18

]]></Node>
<StgValue><ssdm name="p_shl618_cast"/></StgValue>
</operation>

<operation id="6780" st_id="606" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6818" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:16  %tmp_1617 = sub i18 %p_shl617_cast, %p_shl618_cast

]]></Node>
<StgValue><ssdm name="tmp_1617"/></StgValue>
</operation>

<operation id="6781" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6819" bw="19" op_0_bw="18">
<![CDATA[
:17  %tmp_2041_cast = sext i18 %tmp_1617 to i19

]]></Node>
<StgValue><ssdm name="tmp_2041_cast"/></StgValue>
</operation>

<operation id="6782" st_id="606" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6820" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:18  %tmp_1618 = add i19 %tmp_778_cast, %tmp_2041_cast

]]></Node>
<StgValue><ssdm name="tmp_1618"/></StgValue>
</operation>

<operation id="6783" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6821" bw="64" op_0_bw="19">
<![CDATA[
:19  %tmp_2042_cast = sext i19 %tmp_1618 to i64

]]></Node>
<StgValue><ssdm name="tmp_2042_cast"/></StgValue>
</operation>

<operation id="6784" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6822" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %shuffle_conv_1x1_add_32 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_2042_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_32"/></StgValue>
</operation>

<operation id="6785" st_id="606" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6823" bw="32" op_0_bw="18">
<![CDATA[
:21  %shuffle_conv_1x1_loa_32 = load float* %shuffle_conv_1x1_add_32, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_32"/></StgValue>
</operation>
</state>

<state id="607" st_id="607">

<operation id="6786" st_id="607" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6823" bw="32" op_0_bw="18">
<![CDATA[
:21  %shuffle_conv_1x1_loa_32 = load float* %shuffle_conv_1x1_add_32, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_32"/></StgValue>
</operation>

<operation id="6787" st_id="607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6833" bw="64" op_0_bw="15">
<![CDATA[
:31  %tmp_2049_cast = sext i15 %tmp_1623 to i64

]]></Node>
<StgValue><ssdm name="tmp_2049_cast"/></StgValue>
</operation>

<operation id="6788" st_id="607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6834" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %weights_96_96_1x1_ad_4 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_2049_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_4"/></StgValue>
</operation>

<operation id="6789" st_id="607" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6835" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:33  store float %shuffle_conv_1x1_loa_32, float* %weights_96_96_1x1_ad_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6790" st_id="607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6836" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %.preheader412

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="608" st_id="608">

<operation id="6791" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6844" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader411:0  %i166 = phi i5 [ %i_167, %.preheader411.loopexit ], [ 0, %.preheader411.preheader ]

]]></Node>
<StgValue><ssdm name="i166"/></StgValue>
</operation>

<operation id="6792" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6845" bw="8" op_0_bw="5">
<![CDATA[
.preheader411:1  %i167_cast = zext i5 %i166 to i8

]]></Node>
<StgValue><ssdm name="i167_cast"/></StgValue>
</operation>

<operation id="6793" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6846" bw="12" op_0_bw="5">
<![CDATA[
.preheader411:2  %i167_cast1 = zext i5 %i166 to i12

]]></Node>
<StgValue><ssdm name="i167_cast1"/></StgValue>
</operation>

<operation id="6794" st_id="608" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6847" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader411:3  %exitcond52 = icmp eq i5 %i166, -8

]]></Node>
<StgValue><ssdm name="exitcond52"/></StgValue>
</operation>

<operation id="6795" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6848" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader411:4  %empty_681 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_681"/></StgValue>
</operation>

<operation id="6796" st_id="608" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6849" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader411:5  %i_167 = add i5 %i166, 1

]]></Node>
<StgValue><ssdm name="i_167"/></StgValue>
</operation>

<operation id="6797" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6850" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader411:6  br i1 %exitcond52, label %193, label %.preheader410.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6798" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1881">
<or_exp><and_exp><literal name="exitcond52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6852" bw="0" op_0_bw="0">
<![CDATA[
.preheader410.preheader:0  br label %.preheader410

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6799" st_id="608" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1883">
<or_exp><and_exp><literal name="exitcond52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6881" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="609" st_id="609">

<operation id="6800" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6854" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader410:0  %k64 = phi i3 [ %k_65, %192 ], [ 0, %.preheader410.preheader ]

]]></Node>
<StgValue><ssdm name="k64"/></StgValue>
</operation>

<operation id="6801" st_id="609" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6855" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader410:1  %exitcond51 = icmp eq i3 %k64, -4

]]></Node>
<StgValue><ssdm name="exitcond51"/></StgValue>
</operation>

<operation id="6802" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6856" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader410:2  %empty_682 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_682"/></StgValue>
</operation>

<operation id="6803" st_id="609" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6857" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader410:3  %k_65 = add i3 %k64, 1

]]></Node>
<StgValue><ssdm name="k_65"/></StgValue>
</operation>

<operation id="6804" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6858" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader410:4  br i1 %exitcond51, label %.preheader411.loopexit, label %192

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6805" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6860" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1611 = trunc i3 %k64 to i2

]]></Node>
<StgValue><ssdm name="tmp_1611"/></StgValue>
</operation>

<operation id="6806" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6861" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl225 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1611, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl225"/></StgValue>
</operation>

<operation id="6807" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6862" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl232_cast = zext i7 %p_shl225 to i8

]]></Node>
<StgValue><ssdm name="p_shl232_cast"/></StgValue>
</operation>

<operation id="6808" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6863" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl226 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1611, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl226"/></StgValue>
</operation>

<operation id="6809" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6864" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl233_cast = zext i5 %p_shl226 to i8

]]></Node>
<StgValue><ssdm name="p_shl233_cast"/></StgValue>
</operation>

<operation id="6810" st_id="609" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6865" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_787 = sub i8 %p_shl232_cast, %p_shl233_cast

]]></Node>
<StgValue><ssdm name="tmp_787"/></StgValue>
</operation>

<operation id="6811" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6866" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_1042_cast = sext i8 %tmp_787 to i12

]]></Node>
<StgValue><ssdm name="tmp_1042_cast"/></StgValue>
</operation>

<operation id="6812" st_id="609" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6867" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp78 = add i12 -1672, %tmp_1042_cast

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="6813" st_id="609" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6868" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_789 = add i12 %i167_cast1, %tmp78

]]></Node>
<StgValue><ssdm name="tmp_789"/></StgValue>
</operation>

<operation id="6814" st_id="609" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6872" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_792 = add i8 %tmp_787, %i167_cast

]]></Node>
<StgValue><ssdm name="tmp_792"/></StgValue>
</operation>

<operation id="6815" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1888">
<or_exp><and_exp><literal name="exitcond51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6879" bw="0" op_0_bw="0">
<![CDATA[
.preheader411.loopexit:0  br label %.preheader411

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="610" st_id="610">

<operation id="6816" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6869" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_790 = zext i12 %tmp_789 to i64

]]></Node>
<StgValue><ssdm name="tmp_790"/></StgValue>
</operation>

<operation id="6817" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6870" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_53 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_790

]]></Node>
<StgValue><ssdm name="bias_addr_53"/></StgValue>
</operation>

<operation id="6818" st_id="610" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6871" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_53 = load float* %bias_addr_53, align 4

]]></Node>
<StgValue><ssdm name="bias_load_53"/></StgValue>
</operation>
</state>

<state id="611" st_id="611">

<operation id="6819" st_id="611" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6871" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_53 = load float* %bias_addr_53, align 4

]]></Node>
<StgValue><ssdm name="bias_load_53"/></StgValue>
</operation>

<operation id="6820" st_id="611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6873" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_1046_cast = sext i8 %tmp_792 to i32

]]></Node>
<StgValue><ssdm name="tmp_1046_cast"/></StgValue>
</operation>

<operation id="6821" st_id="611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6874" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_793 = zext i32 %tmp_1046_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_793"/></StgValue>
</operation>

<operation id="6822" st_id="611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6875" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_7 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_793

]]></Node>
<StgValue><ssdm name="bias_96_addr_7"/></StgValue>
</operation>

<operation id="6823" st_id="611" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6876" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_53, float* %bias_96_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6824" st_id="611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6877" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader410

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="612" st_id="612">

<operation id="6825" st_id="612" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6881" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6826" st_id="612" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6882" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit837

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="613" st_id="613">

<operation id="6827" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6884" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit837:0  %co173 = phi i7 [ 0, %193 ], [ %co_174, %.loopexit837.loopexit ]

]]></Node>
<StgValue><ssdm name="co173"/></StgValue>
</operation>

<operation id="6828" st_id="613" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6885" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit837:1  %exitcond50 = icmp eq i7 %co173, -32

]]></Node>
<StgValue><ssdm name="exitcond50"/></StgValue>
</operation>

<operation id="6829" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6886" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit837:2  %empty_683 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_683"/></StgValue>
</operation>

<operation id="6830" st_id="613" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6887" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit837:3  %co_174 = add i7 %co173, 1

]]></Node>
<StgValue><ssdm name="co_174"/></StgValue>
</operation>

<operation id="6831" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6888" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit837:4  br i1 %exitcond50, label %195, label %.preheader409.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6832" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1894">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6890" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader409.preheader:0  %tmp_1608 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co173, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1608"/></StgValue>
</operation>

<operation id="6833" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1894">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6891" bw="11" op_0_bw="10">
<![CDATA[
.preheader409.preheader:1  %p_shl619_cast = zext i10 %tmp_1608 to i11

]]></Node>
<StgValue><ssdm name="p_shl619_cast"/></StgValue>
</operation>

<operation id="6834" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1894">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6892" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader409.preheader:2  %tmp_1609 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co173, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1609"/></StgValue>
</operation>

<operation id="6835" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1894">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6893" bw="11" op_0_bw="8">
<![CDATA[
.preheader409.preheader:3  %p_shl620_cast = zext i8 %tmp_1609 to i11

]]></Node>
<StgValue><ssdm name="p_shl620_cast"/></StgValue>
</operation>

<operation id="6836" st_id="613" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1894">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6894" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader409.preheader:4  %tmp_1610 = sub i11 %p_shl619_cast, %p_shl620_cast

]]></Node>
<StgValue><ssdm name="tmp_1610"/></StgValue>
</operation>

<operation id="6837" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1894">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6895" bw="12" op_0_bw="11">
<![CDATA[
.preheader409.preheader:5  %tmp_2032_cast = sext i11 %tmp_1610 to i12

]]></Node>
<StgValue><ssdm name="tmp_2032_cast"/></StgValue>
</operation>

<operation id="6838" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1894">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6896" bw="0" op_0_bw="0">
<![CDATA[
.preheader409.preheader:6  br label %.preheader409

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6839" st_id="613" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1896">
<or_exp><and_exp><literal name="exitcond50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6932" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_96_p([3456 x float]* @buffer0_1_96_4x4_p, [6912 x float]* @shuffleunit2_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="614" st_id="614">

<operation id="6840" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6898" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader409:0  %h120 = phi i3 [ 0, %.preheader409.preheader ], [ %h_121, %.preheader409.loopexit ]

]]></Node>
<StgValue><ssdm name="h120"/></StgValue>
</operation>

<operation id="6841" st_id="614" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6899" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader409:1  %exitcond49 = icmp eq i3 %h120, -4

]]></Node>
<StgValue><ssdm name="exitcond49"/></StgValue>
</operation>

<operation id="6842" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6900" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader409:2  %empty_684 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_684"/></StgValue>
</operation>

<operation id="6843" st_id="614" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6901" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader409:3  %h_121 = add i3 %h120, 1

]]></Node>
<StgValue><ssdm name="h_121"/></StgValue>
</operation>

<operation id="6844" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6902" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader409:4  br i1 %exitcond49, label %.loopexit837.loopexit, label %.preheader408.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6845" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1899">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6904" bw="12" op_0_bw="3">
<![CDATA[
.preheader408.preheader:0  %tmp_799_cast = zext i3 %h_121 to i12

]]></Node>
<StgValue><ssdm name="tmp_799_cast"/></StgValue>
</operation>

<operation id="6846" st_id="614" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1899">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6905" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader408.preheader:1  %tmp_1630 = add i12 %tmp_2032_cast, %tmp_799_cast

]]></Node>
<StgValue><ssdm name="tmp_1630"/></StgValue>
</operation>

<operation id="6847" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1899">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6906" bw="11" op_0_bw="12">
<![CDATA[
.preheader408.preheader:2  %tmp_1631 = trunc i12 %tmp_1630 to i11

]]></Node>
<StgValue><ssdm name="tmp_1631"/></StgValue>
</operation>

<operation id="6848" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1899">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6907" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader408.preheader:3  %p_shl621_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1631, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl621_cast"/></StgValue>
</operation>

<operation id="6849" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1899">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6908" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader408.preheader:4  %tmp_1632 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_1630, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1632"/></StgValue>
</operation>

<operation id="6850" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1899">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6909" bw="14" op_0_bw="13">
<![CDATA[
.preheader408.preheader:5  %p_shl622_cast = sext i13 %tmp_1632 to i14

]]></Node>
<StgValue><ssdm name="p_shl622_cast"/></StgValue>
</operation>

<operation id="6851" st_id="614" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1899">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6910" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader408.preheader:6  %tmp_1633 = sub i14 %p_shl621_cast, %p_shl622_cast

]]></Node>
<StgValue><ssdm name="tmp_1633"/></StgValue>
</operation>

<operation id="6852" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1899">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6911" bw="0" op_0_bw="0">
<![CDATA[
.preheader408.preheader:7  br label %.preheader408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6853" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1901">
<or_exp><and_exp><literal name="exitcond49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6930" bw="0" op_0_bw="0">
<![CDATA[
.loopexit837.loopexit:0  br label %.loopexit837

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="615" st_id="615">

<operation id="6854" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6913" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader408:0  %w119 = phi i3 [ %w_120, %194 ], [ 0, %.preheader408.preheader ]

]]></Node>
<StgValue><ssdm name="w119"/></StgValue>
</operation>

<operation id="6855" st_id="615" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6914" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader408:1  %exitcond48 = icmp eq i3 %w119, -4

]]></Node>
<StgValue><ssdm name="exitcond48"/></StgValue>
</operation>

<operation id="6856" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6915" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader408:2  %empty_685 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_685"/></StgValue>
</operation>

<operation id="6857" st_id="615" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6916" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader408:3  %w_120 = add i3 %w119, 1

]]></Node>
<StgValue><ssdm name="w_120"/></StgValue>
</operation>

<operation id="6858" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6917" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader408:4  br i1 %exitcond48, label %.preheader409.loopexit, label %194

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6859" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1904">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6919" bw="14" op_0_bw="3">
<![CDATA[
:0  %tmp_802_cast = zext i3 %w_120 to i14

]]></Node>
<StgValue><ssdm name="tmp_802_cast"/></StgValue>
</operation>

<operation id="6860" st_id="615" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1904">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6920" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_1642 = add i14 %tmp_1633, %tmp_802_cast

]]></Node>
<StgValue><ssdm name="tmp_1642"/></StgValue>
</operation>

<operation id="6861" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1904">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6921" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_2070_cast = zext i14 %tmp_1642 to i64

]]></Node>
<StgValue><ssdm name="tmp_2070_cast"/></StgValue>
</operation>

<operation id="6862" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1904">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6922" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %downsampleunit2_outp_2 = getelementptr [6912 x float]* @downsampleunit2_outp, i64 0, i64 %tmp_2070_cast

]]></Node>
<StgValue><ssdm name="downsampleunit2_outp_2"/></StgValue>
</operation>

<operation id="6863" st_id="615" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1904">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6924" bw="32" op_0_bw="13">
<![CDATA[
:5  %downsampleunit2_outp_3 = load float* %downsampleunit2_outp_2, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit2_outp_3"/></StgValue>
</operation>

<operation id="6864" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1906">
<or_exp><and_exp><literal name="exitcond48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6928" bw="0" op_0_bw="0">
<![CDATA[
.preheader409.loopexit:0  br label %.preheader409

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="616" st_id="616">

<operation id="6865" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6923" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_96_4x4_p_a_1 = getelementptr [3456 x float]* @buffer0_1_96_4x4_p, i64 0, i64 %tmp_2070_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_96_4x4_p_a_1"/></StgValue>
</operation>

<operation id="6866" st_id="616" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6924" bw="32" op_0_bw="13">
<![CDATA[
:5  %downsampleunit2_outp_3 = load float* %downsampleunit2_outp_2, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit2_outp_3"/></StgValue>
</operation>

<operation id="6867" st_id="616" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6925" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:6  store float %downsampleunit2_outp_3, float* %buffer0_1_96_4x4_p_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6868" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6926" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="617" st_id="617">

<operation id="6869" st_id="617" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6932" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_96_p([3456 x float]* @buffer0_1_96_4x4_p, [6912 x float]* @shuffleunit2_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6870" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6933" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit836

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="618" st_id="618">

<operation id="6871" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6935" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit836:0  %co175 = phi i7 [ 0, %195 ], [ %co_176, %.loopexit836.loopexit ]

]]></Node>
<StgValue><ssdm name="co175"/></StgValue>
</operation>

<operation id="6872" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6936" bw="8" op_0_bw="7">
<![CDATA[
.loopexit836:1  %co176_cast = zext i7 %co175 to i8

]]></Node>
<StgValue><ssdm name="co176_cast"/></StgValue>
</operation>

<operation id="6873" st_id="618" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6937" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit836:2  %exitcond47 = icmp eq i7 %co175, -32

]]></Node>
<StgValue><ssdm name="exitcond47"/></StgValue>
</operation>

<operation id="6874" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6938" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit836:3  %empty_686 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_686"/></StgValue>
</operation>

<operation id="6875" st_id="618" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6939" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit836:4  %co_176 = add i7 %co175, 1

]]></Node>
<StgValue><ssdm name="co_176"/></StgValue>
</operation>

<operation id="6876" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6940" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit836:5  br i1 %exitcond47, label %.preheader405.preheader, label %.preheader407.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6877" st_id="618" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6942" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader407.preheader:0  %tmp_798 = add i8 %co176_cast, 96

]]></Node>
<StgValue><ssdm name="tmp_798"/></StgValue>
</operation>

<operation id="6878" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6943" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader407.preheader:1  %tmp_1624 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_798, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1624"/></StgValue>
</operation>

<operation id="6879" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6944" bw="12" op_0_bw="11">
<![CDATA[
.preheader407.preheader:2  %p_shl625_cast = zext i11 %tmp_1624 to i12

]]></Node>
<StgValue><ssdm name="p_shl625_cast"/></StgValue>
</operation>

<operation id="6880" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6945" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader407.preheader:3  %tmp_1625 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_798, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1625"/></StgValue>
</operation>

<operation id="6881" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6946" bw="12" op_0_bw="9">
<![CDATA[
.preheader407.preheader:4  %p_shl626_cast = zext i9 %tmp_1625 to i12

]]></Node>
<StgValue><ssdm name="p_shl626_cast"/></StgValue>
</operation>

<operation id="6882" st_id="618" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6947" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader407.preheader:5  %tmp_1626 = sub i12 %p_shl625_cast, %p_shl626_cast

]]></Node>
<StgValue><ssdm name="tmp_1626"/></StgValue>
</operation>

<operation id="6883" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6948" bw="13" op_0_bw="12">
<![CDATA[
.preheader407.preheader:6  %tmp_2052_cast = sext i12 %tmp_1626 to i13

]]></Node>
<StgValue><ssdm name="tmp_2052_cast"/></StgValue>
</operation>

<operation id="6884" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6949" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader407.preheader:7  %tmp_1627 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co175, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1627"/></StgValue>
</operation>

<operation id="6885" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6950" bw="11" op_0_bw="10">
<![CDATA[
.preheader407.preheader:8  %p_shl623_cast = zext i10 %tmp_1627 to i11

]]></Node>
<StgValue><ssdm name="p_shl623_cast"/></StgValue>
</operation>

<operation id="6886" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6951" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader407.preheader:9  %tmp_1628 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co175, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1628"/></StgValue>
</operation>

<operation id="6887" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6952" bw="11" op_0_bw="8">
<![CDATA[
.preheader407.preheader:10  %p_shl624_cast = zext i8 %tmp_1628 to i11

]]></Node>
<StgValue><ssdm name="p_shl624_cast"/></StgValue>
</operation>

<operation id="6888" st_id="618" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6953" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader407.preheader:11  %tmp_1629 = sub i11 %p_shl623_cast, %p_shl624_cast

]]></Node>
<StgValue><ssdm name="tmp_1629"/></StgValue>
</operation>

<operation id="6889" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6954" bw="12" op_0_bw="11">
<![CDATA[
.preheader407.preheader:12  %tmp_2055_cast = sext i11 %tmp_1629 to i12

]]></Node>
<StgValue><ssdm name="tmp_2055_cast"/></StgValue>
</operation>

<operation id="6890" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6955" bw="0" op_0_bw="0">
<![CDATA[
.preheader407.preheader:13  br label %.preheader407

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6891" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1913">
<or_exp><and_exp><literal name="exitcond47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6999" bw="0" op_0_bw="0">
<![CDATA[
.preheader405.preheader:0  br label %.preheader405

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="619" st_id="619">

<operation id="6892" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6957" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader407:0  %h122 = phi i3 [ 0, %.preheader407.preheader ], [ %h_123, %.preheader407.loopexit ]

]]></Node>
<StgValue><ssdm name="h122"/></StgValue>
</operation>

<operation id="6893" st_id="619" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6958" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader407:1  %exitcond46 = icmp eq i3 %h122, -4

]]></Node>
<StgValue><ssdm name="exitcond46"/></StgValue>
</operation>

<operation id="6894" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6959" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader407:2  %empty_687 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_687"/></StgValue>
</operation>

<operation id="6895" st_id="619" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6960" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader407:3  %h_123 = add i3 %h122, 1

]]></Node>
<StgValue><ssdm name="h_123"/></StgValue>
</operation>

<operation id="6896" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6961" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader407:4  br i1 %exitcond46, label %.loopexit836.loopexit, label %.preheader406.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6897" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6963" bw="12" op_0_bw="3">
<![CDATA[
.preheader406.preheader:0  %tmp_801_cast1 = zext i3 %h_123 to i12

]]></Node>
<StgValue><ssdm name="tmp_801_cast1"/></StgValue>
</operation>

<operation id="6898" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6964" bw="13" op_0_bw="3">
<![CDATA[
.preheader406.preheader:1  %tmp_801_cast = zext i3 %h_123 to i13

]]></Node>
<StgValue><ssdm name="tmp_801_cast"/></StgValue>
</operation>

<operation id="6899" st_id="619" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6965" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader406.preheader:2  %tmp_1636 = add i13 %tmp_801_cast, %tmp_2052_cast

]]></Node>
<StgValue><ssdm name="tmp_1636"/></StgValue>
</operation>

<operation id="6900" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6966" bw="11" op_0_bw="13">
<![CDATA[
.preheader406.preheader:3  %tmp_1637 = trunc i13 %tmp_1636 to i11

]]></Node>
<StgValue><ssdm name="tmp_1637"/></StgValue>
</operation>

<operation id="6901" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6967" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader406.preheader:4  %p_shl629_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1637, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl629_cast"/></StgValue>
</operation>

<operation id="6902" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6968" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
.preheader406.preheader:5  %p_shl630_cast = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_1636, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl630_cast"/></StgValue>
</operation>

<operation id="6903" st_id="619" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6969" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader406.preheader:6  %tmp_1638 = sub i14 %p_shl629_cast, %p_shl630_cast

]]></Node>
<StgValue><ssdm name="tmp_1638"/></StgValue>
</operation>

<operation id="6904" st_id="619" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6970" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader406.preheader:7  %tmp_1639 = add i12 %tmp_801_cast1, %tmp_2055_cast

]]></Node>
<StgValue><ssdm name="tmp_1639"/></StgValue>
</operation>

<operation id="6905" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6971" bw="10" op_0_bw="12">
<![CDATA[
.preheader406.preheader:8  %tmp_1640 = trunc i12 %tmp_1639 to i10

]]></Node>
<StgValue><ssdm name="tmp_1640"/></StgValue>
</operation>

<operation id="6906" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6972" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader406.preheader:9  %p_shl627_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1640, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl627_cast"/></StgValue>
</operation>

<operation id="6907" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6973" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader406.preheader:10  %p_shl628_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_1639, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl628_cast"/></StgValue>
</operation>

<operation id="6908" st_id="619" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6974" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader406.preheader:11  %tmp_1641 = sub i13 %p_shl627_cast, %p_shl628_cast

]]></Node>
<StgValue><ssdm name="tmp_1641"/></StgValue>
</operation>

<operation id="6909" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6975" bw="0" op_0_bw="0">
<![CDATA[
.preheader406.preheader:12  br label %.preheader406

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6910" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp><literal name="exitcond46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6997" bw="0" op_0_bw="0">
<![CDATA[
.loopexit836.loopexit:0  br label %.loopexit836

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="620" st_id="620">

<operation id="6911" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6977" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader406:0  %w121 = phi i3 [ %w_122, %196 ], [ 0, %.preheader406.preheader ]

]]></Node>
<StgValue><ssdm name="w121"/></StgValue>
</operation>

<operation id="6912" st_id="620" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6978" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader406:1  %exitcond45 = icmp eq i3 %w121, -4

]]></Node>
<StgValue><ssdm name="exitcond45"/></StgValue>
</operation>

<operation id="6913" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6979" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader406:2  %empty_688 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_688"/></StgValue>
</operation>

<operation id="6914" st_id="620" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6980" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader406:3  %w_122 = add i3 %w121, 1

]]></Node>
<StgValue><ssdm name="w_122"/></StgValue>
</operation>

<operation id="6915" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6981" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader406:4  br i1 %exitcond45, label %.preheader407.loopexit, label %196

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6916" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6983" bw="13" op_0_bw="3">
<![CDATA[
:0  %tmp_807_cast1 = zext i3 %w_122 to i13

]]></Node>
<StgValue><ssdm name="tmp_807_cast1"/></StgValue>
</operation>

<operation id="6917" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6984" bw="14" op_0_bw="3">
<![CDATA[
:1  %tmp_807_cast = zext i3 %w_122 to i14

]]></Node>
<StgValue><ssdm name="tmp_807_cast"/></StgValue>
</operation>

<operation id="6918" st_id="620" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6985" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_1643 = add i14 %tmp_1638, %tmp_807_cast

]]></Node>
<StgValue><ssdm name="tmp_1643"/></StgValue>
</operation>

<operation id="6919" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6986" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_2071_cast = zext i14 %tmp_1643 to i64

]]></Node>
<StgValue><ssdm name="tmp_2071_cast"/></StgValue>
</operation>

<operation id="6920" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6987" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit2_0_outpu = getelementptr [6912 x float]* @shuffleunit2_0_outpu, i64 0, i64 %tmp_2071_cast

]]></Node>
<StgValue><ssdm name="shuffleunit2_0_outpu"/></StgValue>
</operation>

<operation id="6921" st_id="620" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6988" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %tmp_1644 = add i13 %tmp_1641, %tmp_807_cast1

]]></Node>
<StgValue><ssdm name="tmp_1644"/></StgValue>
</operation>

<operation id="6922" st_id="620" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6991" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit2_0_outpu_1 = load float* %shuffleunit2_0_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_0_outpu_1"/></StgValue>
</operation>

<operation id="6923" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1923">
<or_exp><and_exp><literal name="exitcond45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6995" bw="0" op_0_bw="0">
<![CDATA[
.preheader407.loopexit:0  br label %.preheader407

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="621" st_id="621">

<operation id="6924" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6989" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_2072_cast = zext i13 %tmp_1644 to i64

]]></Node>
<StgValue><ssdm name="tmp_2072_cast"/></StgValue>
</operation>

<operation id="6925" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6990" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_96_4x4_p_a_2 = getelementptr [3456 x float]* @buffer0_1_96_4x4_p, i64 0, i64 %tmp_2072_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_96_4x4_p_a_2"/></StgValue>
</operation>

<operation id="6926" st_id="621" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6991" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit2_0_outpu_1 = load float* %shuffleunit2_0_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_0_outpu_1"/></StgValue>
</operation>

<operation id="6927" st_id="621" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6992" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:9  store float %shuffleunit2_0_outpu_1, float* %buffer0_1_96_4x4_p_a_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6928" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6993" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader406

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="622" st_id="622">

<operation id="6929" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7001" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader405:0  %co177 = phi i5 [ %co_178, %.preheader405.loopexit ], [ 0, %.preheader405.preheader ]

]]></Node>
<StgValue><ssdm name="co177"/></StgValue>
</operation>

<operation id="6930" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7002" bw="13" op_0_bw="5">
<![CDATA[
.preheader405:1  %co178_cast = zext i5 %co177 to i13

]]></Node>
<StgValue><ssdm name="co178_cast"/></StgValue>
</operation>

<operation id="6931" st_id="622" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7003" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader405:2  %exitcond44 = icmp eq i5 %co177, -8

]]></Node>
<StgValue><ssdm name="exitcond44"/></StgValue>
</operation>

<operation id="6932" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7004" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader405:3  %empty_689 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_689"/></StgValue>
</operation>

<operation id="6933" st_id="622" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7005" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader405:4  %co_178 = add i5 %co177, 1

]]></Node>
<StgValue><ssdm name="co_178"/></StgValue>
</operation>

<operation id="6934" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7006" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader405:5  br i1 %exitcond44, label %.preheader402.preheader, label %.preheader404.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6935" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1927">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7008" bw="2" op_0_bw="5">
<![CDATA[
.preheader404.preheader:0  %tmp_1634 = trunc i5 %co177 to i2

]]></Node>
<StgValue><ssdm name="tmp_1634"/></StgValue>
</operation>

<operation id="6936" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1927">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7009" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader404.preheader:1  %p_shl229 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1634, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl229"/></StgValue>
</operation>

<operation id="6937" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1927">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7010" bw="8" op_0_bw="7">
<![CDATA[
.preheader404.preheader:2  %p_shl239_cast = zext i7 %p_shl229 to i8

]]></Node>
<StgValue><ssdm name="p_shl239_cast"/></StgValue>
</operation>

<operation id="6938" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1927">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7011" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader404.preheader:3  %tmp_1635 = shl i5 %co177, 3

]]></Node>
<StgValue><ssdm name="tmp_1635"/></StgValue>
</operation>

<operation id="6939" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1927">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7012" bw="8" op_0_bw="5">
<![CDATA[
.preheader404.preheader:4  %p_shl240_cast = zext i5 %tmp_1635 to i8

]]></Node>
<StgValue><ssdm name="p_shl240_cast"/></StgValue>
</operation>

<operation id="6940" st_id="622" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1927">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7013" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader404.preheader:5  %tmp_800 = sub i8 %p_shl239_cast, %p_shl240_cast

]]></Node>
<StgValue><ssdm name="tmp_800"/></StgValue>
</operation>

<operation id="6941" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1927">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7014" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader404.preheader:6  %p_lshr_f24_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co177, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f24_cast"/></StgValue>
</operation>

<operation id="6942" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1927">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7015" bw="8" op_0_bw="3">
<![CDATA[
.preheader404.preheader:7  %tmp_1070_cast = zext i3 %p_lshr_f24_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_1070_cast"/></StgValue>
</operation>

<operation id="6943" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1927">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7016" bw="0" op_0_bw="0">
<![CDATA[
.preheader404.preheader:8  br label %.preheader404

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6944" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1929">
<or_exp><and_exp><literal name="exitcond44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7073" bw="0" op_0_bw="0">
<![CDATA[
.preheader402.preheader:0  br label %.preheader402

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="623" st_id="623">

<operation id="6945" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7018" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader404:0  %ci74 = phi i5 [ 0, %.preheader404.preheader ], [ %ci_75, %.preheader404.loopexit ]

]]></Node>
<StgValue><ssdm name="ci74"/></StgValue>
</operation>

<operation id="6946" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7019" bw="8" op_0_bw="5">
<![CDATA[
.preheader404:1  %ci74_cast = zext i5 %ci74 to i8

]]></Node>
<StgValue><ssdm name="ci74_cast"/></StgValue>
</operation>

<operation id="6947" st_id="623" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7020" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader404:2  %exitcond43 = icmp eq i5 %ci74, -8

]]></Node>
<StgValue><ssdm name="exitcond43"/></StgValue>
</operation>

<operation id="6948" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7021" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader404:3  %empty_690 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_690"/></StgValue>
</operation>

<operation id="6949" st_id="623" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7022" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader404:4  %ci_75 = add i5 %ci74, 1

]]></Node>
<StgValue><ssdm name="ci_75"/></StgValue>
</operation>

<operation id="6950" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7023" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader404:5  br i1 %exitcond43, label %.preheader405.loopexit, label %.preheader403.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6951" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1932">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7025" bw="19" op_0_bw="5">
<![CDATA[
.preheader403.preheader:0  %tmp_803_cast = zext i5 %ci74 to i19

]]></Node>
<StgValue><ssdm name="tmp_803_cast"/></StgValue>
</operation>

<operation id="6952" st_id="623" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1932">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7026" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader403.preheader:1  %tmp_804 = add i8 %tmp_800, %ci74_cast

]]></Node>
<StgValue><ssdm name="tmp_804"/></StgValue>
</operation>

<operation id="6953" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1932">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7027" bw="15" op_0_bw="8">
<![CDATA[
.preheader403.preheader:2  %tmp_806_cast = sext i8 %tmp_804 to i15

]]></Node>
<StgValue><ssdm name="tmp_806_cast"/></StgValue>
</operation>

<operation id="6954" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1932">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7028" bw="0" op_0_bw="0">
<![CDATA[
.preheader403.preheader:3  br label %.preheader403

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6955" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1934">
<or_exp><and_exp><literal name="exitcond43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7071" bw="0" op_0_bw="0">
<![CDATA[
.preheader405.loopexit:0  br label %.preheader405

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="624" st_id="624">

<operation id="6956" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7030" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader403:0  %i174 = phi i5 [ %i_175, %197 ], [ 0, %.preheader403.preheader ]

]]></Node>
<StgValue><ssdm name="i174"/></StgValue>
</operation>

<operation id="6957" st_id="624" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7031" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader403:1  %exitcond42 = icmp eq i5 %i174, -16

]]></Node>
<StgValue><ssdm name="exitcond42"/></StgValue>
</operation>

<operation id="6958" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7032" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader403:2  %empty_691 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_691"/></StgValue>
</operation>

<operation id="6959" st_id="624" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7033" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader403:3  %i_175 = add i5 %i174, 1

]]></Node>
<StgValue><ssdm name="i_175"/></StgValue>
</operation>

<operation id="6960" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7034" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader403:4  br i1 %exitcond42, label %.preheader404.loopexit, label %197

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6961" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7036" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1646 = trunc i5 %i174 to i4

]]></Node>
<StgValue><ssdm name="tmp_1646"/></StgValue>
</operation>

<operation id="6962" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7037" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl232 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1646, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl232"/></StgValue>
</operation>

<operation id="6963" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7038" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl243_cast = zext i9 %p_shl232 to i10

]]></Node>
<StgValue><ssdm name="p_shl243_cast"/></StgValue>
</operation>

<operation id="6964" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7039" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl233 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1646, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl233"/></StgValue>
</operation>

<operation id="6965" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7040" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl244_cast1 = zext i7 %p_shl233 to i8

]]></Node>
<StgValue><ssdm name="p_shl244_cast1"/></StgValue>
</operation>

<operation id="6966" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7041" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl244_cast = zext i7 %p_shl233 to i10

]]></Node>
<StgValue><ssdm name="p_shl244_cast"/></StgValue>
</operation>

<operation id="6967" st_id="624" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7042" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_814 = sub i10 %p_shl243_cast, %p_shl244_cast

]]></Node>
<StgValue><ssdm name="tmp_814"/></StgValue>
</operation>

<operation id="6968" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7043" bw="13" op_0_bw="10">
<![CDATA[
:7  %tmp_1085_cast = sext i10 %tmp_814 to i13

]]></Node>
<StgValue><ssdm name="tmp_1085_cast"/></StgValue>
</operation>

<operation id="6969" st_id="624" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7044" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8  %tmp79 = add i13 3960, %tmp_1085_cast

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="6970" st_id="624" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7045" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %tmp_815 = add i13 %tmp79, %co178_cast

]]></Node>
<StgValue><ssdm name="tmp_815"/></StgValue>
</operation>

<operation id="6971" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7055" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %tmp_1651 = shl i5 %i174, 1

]]></Node>
<StgValue><ssdm name="tmp_1651"/></StgValue>
</operation>

<operation id="6972" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7056" bw="8" op_0_bw="5">
<![CDATA[
:20  %p_shl245_cast = zext i5 %tmp_1651 to i8

]]></Node>
<StgValue><ssdm name="p_shl245_cast"/></StgValue>
</operation>

<operation id="6973" st_id="624" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7057" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_816 = sub i8 %p_shl244_cast1, %p_shl245_cast

]]></Node>
<StgValue><ssdm name="tmp_816"/></StgValue>
</operation>

<operation id="6974" st_id="624" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7058" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_817 = add i8 %tmp_816, %tmp_1070_cast

]]></Node>
<StgValue><ssdm name="tmp_817"/></StgValue>
</operation>

<operation id="6975" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7059" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:23  %tmp_1652 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_817, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1652"/></StgValue>
</operation>

<operation id="6976" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7060" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:24  %tmp_1653 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_817, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1653"/></StgValue>
</operation>

<operation id="6977" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7061" bw="15" op_0_bw="13">
<![CDATA[
:25  %p_shl632_cast = sext i13 %tmp_1653 to i15

]]></Node>
<StgValue><ssdm name="p_shl632_cast"/></StgValue>
</operation>

<operation id="6978" st_id="624" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7062" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:26  %tmp_1654 = sub i15 %tmp_1652, %p_shl632_cast

]]></Node>
<StgValue><ssdm name="tmp_1654"/></StgValue>
</operation>

<operation id="6979" st_id="624" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7063" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1655 = add i15 %tmp_806_cast, %tmp_1654

]]></Node>
<StgValue><ssdm name="tmp_1655"/></StgValue>
</operation>

<operation id="6980" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1939">
<or_exp><and_exp><literal name="exitcond42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7069" bw="0" op_0_bw="0">
<![CDATA[
.preheader404.loopexit:0  br label %.preheader404

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="625" st_id="625">

<operation id="6981" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7046" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="5">
<![CDATA[
:10  %tmp_1647 = call i18 @_ssdm_op_BitConcatenate.i18.i13.i5(i13 %tmp_815, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1647"/></StgValue>
</operation>

<operation id="6982" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7047" bw="19" op_0_bw="18">
<![CDATA[
:11  %p_shl633_cast = zext i18 %tmp_1647 to i19

]]></Node>
<StgValue><ssdm name="p_shl633_cast"/></StgValue>
</operation>

<operation id="6983" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7048" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
:12  %tmp_1648 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_815, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1648"/></StgValue>
</operation>

<operation id="6984" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7049" bw="19" op_0_bw="16">
<![CDATA[
:13  %p_shl634_cast = zext i16 %tmp_1648 to i19

]]></Node>
<StgValue><ssdm name="p_shl634_cast"/></StgValue>
</operation>

<operation id="6985" st_id="625" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7050" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:14  %tmp_1649 = sub i19 %p_shl633_cast, %p_shl634_cast

]]></Node>
<StgValue><ssdm name="tmp_1649"/></StgValue>
</operation>

<operation id="6986" st_id="625" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7051" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:15  %tmp_1650 = add i19 %tmp_803_cast, %tmp_1649

]]></Node>
<StgValue><ssdm name="tmp_1650"/></StgValue>
</operation>

<operation id="6987" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7052" bw="64" op_0_bw="19">
<![CDATA[
:16  %tmp_2080_cast = sext i19 %tmp_1650 to i64

]]></Node>
<StgValue><ssdm name="tmp_2080_cast"/></StgValue>
</operation>

<operation id="6988" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7053" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_33 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_2080_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_33"/></StgValue>
</operation>

<operation id="6989" st_id="625" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7054" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_33 = load float* %shuffle_conv_1x1_add_33, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_33"/></StgValue>
</operation>
</state>

<state id="626" st_id="626">

<operation id="6990" st_id="626" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7054" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_33 = load float* %shuffle_conv_1x1_add_33, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_33"/></StgValue>
</operation>

<operation id="6991" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7064" bw="64" op_0_bw="15">
<![CDATA[
:28  %tmp_2087_cast = sext i15 %tmp_1655 to i64

]]></Node>
<StgValue><ssdm name="tmp_2087_cast"/></StgValue>
</operation>

<operation id="6992" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7065" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %weights_96_96_1x1_ad_5 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_2087_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_5"/></StgValue>
</operation>

<operation id="6993" st_id="626" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7066" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:30  store float %shuffle_conv_1x1_loa_33, float* %weights_96_96_1x1_ad_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6994" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7067" bw="0" op_0_bw="0">
<![CDATA[
:31  br label %.preheader403

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="627" st_id="627">

<operation id="6995" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7075" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader402:0  %i172 = phi i5 [ %i_173, %.preheader402.loopexit ], [ 0, %.preheader402.preheader ]

]]></Node>
<StgValue><ssdm name="i172"/></StgValue>
</operation>

<operation id="6996" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7076" bw="8" op_0_bw="5">
<![CDATA[
.preheader402:1  %i173_cast = zext i5 %i172 to i8

]]></Node>
<StgValue><ssdm name="i173_cast"/></StgValue>
</operation>

<operation id="6997" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7077" bw="12" op_0_bw="5">
<![CDATA[
.preheader402:2  %i173_cast1 = zext i5 %i172 to i12

]]></Node>
<StgValue><ssdm name="i173_cast1"/></StgValue>
</operation>

<operation id="6998" st_id="627" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7078" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader402:3  %exitcond41 = icmp eq i5 %i172, -8

]]></Node>
<StgValue><ssdm name="exitcond41"/></StgValue>
</operation>

<operation id="6999" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7079" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader402:4  %empty_692 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_692"/></StgValue>
</operation>

<operation id="7000" st_id="627" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7080" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader402:5  %i_173 = add i5 %i172, 1

]]></Node>
<StgValue><ssdm name="i_173"/></StgValue>
</operation>

<operation id="7001" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7081" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader402:6  br i1 %exitcond41, label %199, label %.preheader401.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7002" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1944">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7083" bw="0" op_0_bw="0">
<![CDATA[
.preheader401.preheader:0  br label %.preheader401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7003" st_id="627" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1946">
<or_exp><and_exp><literal name="exitcond41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="628" st_id="628">

<operation id="7004" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7085" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader401:0  %k66 = phi i3 [ %k_67, %198 ], [ 0, %.preheader401.preheader ]

]]></Node>
<StgValue><ssdm name="k66"/></StgValue>
</operation>

<operation id="7005" st_id="628" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7086" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader401:1  %exitcond40 = icmp eq i3 %k66, -4

]]></Node>
<StgValue><ssdm name="exitcond40"/></StgValue>
</operation>

<operation id="7006" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7087" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader401:2  %empty_693 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_693"/></StgValue>
</operation>

<operation id="7007" st_id="628" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7088" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader401:3  %k_67 = add i3 %k66, 1

]]></Node>
<StgValue><ssdm name="k_67"/></StgValue>
</operation>

<operation id="7008" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7089" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader401:4  br i1 %exitcond40, label %.preheader402.loopexit, label %198

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7009" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7091" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1645 = trunc i3 %k66 to i2

]]></Node>
<StgValue><ssdm name="tmp_1645"/></StgValue>
</operation>

<operation id="7010" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7092" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl230 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1645, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl230"/></StgValue>
</operation>

<operation id="7011" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7093" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl241_cast = zext i7 %p_shl230 to i8

]]></Node>
<StgValue><ssdm name="p_shl241_cast"/></StgValue>
</operation>

<operation id="7012" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7094" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl231 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1645, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl231"/></StgValue>
</operation>

<operation id="7013" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7095" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl242_cast = zext i5 %p_shl231 to i8

]]></Node>
<StgValue><ssdm name="p_shl242_cast"/></StgValue>
</operation>

<operation id="7014" st_id="628" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7096" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_809 = sub i8 %p_shl241_cast, %p_shl242_cast

]]></Node>
<StgValue><ssdm name="tmp_809"/></StgValue>
</operation>

<operation id="7015" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7097" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_1074_cast = sext i8 %tmp_809 to i12

]]></Node>
<StgValue><ssdm name="tmp_1074_cast"/></StgValue>
</operation>

<operation id="7016" st_id="628" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7098" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp80 = add i12 -1576, %tmp_1074_cast

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="7017" st_id="628" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7099" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_810 = add i12 %i173_cast1, %tmp80

]]></Node>
<StgValue><ssdm name="tmp_810"/></StgValue>
</operation>

<operation id="7018" st_id="628" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_812 = add i8 %tmp_809, %i173_cast

]]></Node>
<StgValue><ssdm name="tmp_812"/></StgValue>
</operation>

<operation id="7019" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1951">
<or_exp><and_exp><literal name="exitcond40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7110" bw="0" op_0_bw="0">
<![CDATA[
.preheader402.loopexit:0  br label %.preheader402

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="629" st_id="629">

<operation id="7020" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7100" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_811 = zext i12 %tmp_810 to i64

]]></Node>
<StgValue><ssdm name="tmp_811"/></StgValue>
</operation>

<operation id="7021" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7101" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_54 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_811

]]></Node>
<StgValue><ssdm name="bias_addr_54"/></StgValue>
</operation>

<operation id="7022" st_id="629" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7102" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_54 = load float* %bias_addr_54, align 4

]]></Node>
<StgValue><ssdm name="bias_load_54"/></StgValue>
</operation>
</state>

<state id="630" st_id="630">

<operation id="7023" st_id="630" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7102" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_54 = load float* %bias_addr_54, align 4

]]></Node>
<StgValue><ssdm name="bias_load_54"/></StgValue>
</operation>

<operation id="7024" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7104" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_1078_cast = sext i8 %tmp_812 to i32

]]></Node>
<StgValue><ssdm name="tmp_1078_cast"/></StgValue>
</operation>

<operation id="7025" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7105" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_813 = zext i32 %tmp_1078_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_813"/></StgValue>
</operation>

<operation id="7026" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7106" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_8 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_813

]]></Node>
<StgValue><ssdm name="bias_96_addr_8"/></StgValue>
</operation>

<operation id="7027" st_id="630" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7107" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_54, float* %bias_96_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7028" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7108" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="631" st_id="631">

<operation id="7029" st_id="631" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7030" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7113" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit835

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="632" st_id="632">

<operation id="7031" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1955">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7115" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit835:0  %co179 = phi i5 [ 0, %199 ], [ %co_180, %.loopexit835.loopexit ]

]]></Node>
<StgValue><ssdm name="co179"/></StgValue>
</operation>

<operation id="7032" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1955">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7116" bw="8" op_0_bw="5">
<![CDATA[
.loopexit835:1  %co181_cast = zext i5 %co179 to i8

]]></Node>
<StgValue><ssdm name="co181_cast"/></StgValue>
</operation>

<operation id="7033" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1955">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7117" bw="9" op_0_bw="5">
<![CDATA[
.loopexit835:2  %co181_cast157_cast = zext i5 %co179 to i9

]]></Node>
<StgValue><ssdm name="co181_cast157_cast"/></StgValue>
</operation>

<operation id="7034" st_id="632" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1955">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7118" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit835:3  %exitcond39 = icmp eq i5 %co179, -8

]]></Node>
<StgValue><ssdm name="exitcond39"/></StgValue>
</operation>

<operation id="7035" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1955">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7119" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit835:4  %empty_694 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_694"/></StgValue>
</operation>

<operation id="7036" st_id="632" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1955">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7120" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit835:5  %co_180 = add i5 %co179, 1

]]></Node>
<StgValue><ssdm name="co_180"/></StgValue>
</operation>

<operation id="7037" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1955">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit835:6  br i1 %exitcond39, label %.preheader397.preheader, label %.preheader400.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7038" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1957">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7123" bw="0" op_0_bw="0">
<![CDATA[
.preheader400.preheader:0  br label %.preheader400

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7039" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp><literal name="exitcond39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7201" bw="0" op_0_bw="0">
<![CDATA[
.preheader397.preheader:0  br label %.preheader397

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="633" st_id="633">

<operation id="7040" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7125" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader400:0  %w123 = phi i2 [ %w_124, %.preheader400.loopexit ], [ 0, %.preheader400.preheader ]

]]></Node>
<StgValue><ssdm name="w123"/></StgValue>
</operation>

<operation id="7041" st_id="633" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7126" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader400:1  %exitcond38 = icmp eq i2 %w123, -1

]]></Node>
<StgValue><ssdm name="exitcond38"/></StgValue>
</operation>

<operation id="7042" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7127" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader400:2  %empty_695 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_695"/></StgValue>
</operation>

<operation id="7043" st_id="633" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader400:3  %w_124 = add i2 %w123, 1

]]></Node>
<StgValue><ssdm name="w_124"/></StgValue>
</operation>

<operation id="7044" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader400:4  br i1 %exitcond38, label %.loopexit835.loopexit, label %.preheader399.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7045" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1962">
<or_exp><and_exp><literal name="exitcond38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7131" bw="36" op_0_bw="2">
<![CDATA[
.preheader399.preheader:0  %tmp_818_cast1 = zext i2 %w123 to i36

]]></Node>
<StgValue><ssdm name="tmp_818_cast1"/></StgValue>
</operation>

<operation id="7046" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1962">
<or_exp><and_exp><literal name="exitcond38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7132" bw="14" op_0_bw="2">
<![CDATA[
.preheader399.preheader:1  %tmp_818_cast = zext i2 %w123 to i14

]]></Node>
<StgValue><ssdm name="tmp_818_cast"/></StgValue>
</operation>

<operation id="7047" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1962">
<or_exp><and_exp><literal name="exitcond38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7133" bw="0" op_0_bw="0">
<![CDATA[
.preheader399.preheader:2  br label %.preheader399

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7048" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1964">
<or_exp><and_exp><literal name="exitcond38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7199" bw="0" op_0_bw="0">
<![CDATA[
.loopexit835.loopexit:0  br label %.loopexit835

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="634" st_id="634">

<operation id="7049" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1965">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7135" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader399:0  %h124 = phi i2 [ 0, %.preheader399.preheader ], [ %h_125, %.preheader399.loopexit ]

]]></Node>
<StgValue><ssdm name="h124"/></StgValue>
</operation>

<operation id="7050" st_id="634" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1965">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7136" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader399:1  %exitcond37 = icmp eq i2 %h124, -1

]]></Node>
<StgValue><ssdm name="exitcond37"/></StgValue>
</operation>

<operation id="7051" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1965">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader399:2  %empty_696 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_696"/></StgValue>
</operation>

<operation id="7052" st_id="634" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1965">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7138" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader399:3  %h_125 = add i2 %h124, 1

]]></Node>
<StgValue><ssdm name="h_125"/></StgValue>
</operation>

<operation id="7053" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1965">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader399:4  br i1 %exitcond37, label %.preheader400.loopexit, label %.preheader398.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7054" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1967">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7141" bw="11" op_0_bw="2">
<![CDATA[
.preheader398.preheader:0  %tmp_825_cast1 = zext i2 %h124 to i11

]]></Node>
<StgValue><ssdm name="tmp_825_cast1"/></StgValue>
</operation>

<operation id="7055" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1967">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7142" bw="15" op_0_bw="2">
<![CDATA[
.preheader398.preheader:1  %tmp_825_cast = zext i2 %h124 to i15

]]></Node>
<StgValue><ssdm name="tmp_825_cast"/></StgValue>
</operation>

<operation id="7056" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1967">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7143" bw="0" op_0_bw="0">
<![CDATA[
.preheader398.preheader:2  br label %.preheader398

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7057" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1969">
<or_exp><and_exp><literal name="exitcond37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7197" bw="0" op_0_bw="0">
<![CDATA[
.preheader400.loopexit:0  br label %.preheader400

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="635" st_id="635">

<operation id="7058" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7145" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader398:0  %i180 = phi i3 [ %i_181, %200 ], [ 0, %.preheader398.preheader ]

]]></Node>
<StgValue><ssdm name="i180"/></StgValue>
</operation>

<operation id="7059" st_id="635" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7146" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader398:1  %exitcond36 = icmp eq i3 %i180, -4

]]></Node>
<StgValue><ssdm name="exitcond36"/></StgValue>
</operation>

<operation id="7060" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader398:2  %empty_697 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_697"/></StgValue>
</operation>

<operation id="7061" st_id="635" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7148" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader398:3  %i_181 = add i3 %i180, 1

]]></Node>
<StgValue><ssdm name="i_181"/></StgValue>
</operation>

<operation id="7062" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader398:4  br i1 %exitcond36, label %.preheader399.loopexit, label %200

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7063" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1972">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7151" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1659 = trunc i3 %i180 to i2

]]></Node>
<StgValue><ssdm name="tmp_1659"/></StgValue>
</operation>

<operation id="7064" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1972">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7152" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl237 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1659, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl237"/></StgValue>
</operation>

<operation id="7065" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1972">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7153" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl252_cast = zext i7 %p_shl237 to i8

]]></Node>
<StgValue><ssdm name="p_shl252_cast"/></StgValue>
</operation>

<operation id="7066" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1972">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7154" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl238 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1659, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl238"/></StgValue>
</operation>

<operation id="7067" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1972">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7155" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl253_cast = zext i5 %p_shl238 to i8

]]></Node>
<StgValue><ssdm name="p_shl253_cast"/></StgValue>
</operation>

<operation id="7068" st_id="635" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1972">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_829 = sub i8 %p_shl252_cast, %p_shl253_cast

]]></Node>
<StgValue><ssdm name="tmp_829"/></StgValue>
</operation>

<operation id="7069" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1972">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7157" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_1111_cast_cast = sext i8 %tmp_829 to i9

]]></Node>
<StgValue><ssdm name="tmp_1111_cast_cast"/></StgValue>
</operation>

<operation id="7070" st_id="635" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1972">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7158" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp81 = add i9 -136, %tmp_1111_cast_cast

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="7071" st_id="635" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1972">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7159" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_830 = add i9 %co181_cast157_cast, %tmp81

]]></Node>
<StgValue><ssdm name="tmp_830"/></StgValue>
</operation>

<operation id="7072" st_id="635" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1972">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %tmp_833 = add i8 %tmp_829, %co181_cast

]]></Node>
<StgValue><ssdm name="tmp_833"/></StgValue>
</operation>

<operation id="7073" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7195" bw="0" op_0_bw="0">
<![CDATA[
.preheader399.loopexit:0  br label %.preheader399

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="636" st_id="636">

<operation id="7074" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7160" bw="10" op_0_bw="9">
<![CDATA[
:9  %tmp_1113_cast = sext i9 %tmp_830 to i10

]]></Node>
<StgValue><ssdm name="tmp_1113_cast"/></StgValue>
</operation>

<operation id="7075" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7161" bw="13" op_0_bw="10">
<![CDATA[
:10  %tmp_831_cast1 = zext i10 %tmp_1113_cast to i13

]]></Node>
<StgValue><ssdm name="tmp_831_cast1"/></StgValue>
</operation>

<operation id="7076" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7162" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:11  %tmp_1660 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_830, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1660"/></StgValue>
</operation>

<operation id="7077" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7163" bw="12" op_0_bw="11">
<![CDATA[
:12  %tmp_1661 = sext i11 %tmp_1660 to i12

]]></Node>
<StgValue><ssdm name="tmp_1661"/></StgValue>
</operation>

<operation id="7078" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7164" bw="13" op_0_bw="12">
<![CDATA[
:13  %p_shl638_cast = zext i12 %tmp_1661 to i13

]]></Node>
<StgValue><ssdm name="p_shl638_cast"/></StgValue>
</operation>

<operation id="7079" st_id="636" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7165" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:14  %tmp_1662 = sub i13 %p_shl638_cast, %tmp_831_cast1

]]></Node>
<StgValue><ssdm name="tmp_1662"/></StgValue>
</operation>

<operation id="7080" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7166" bw="14" op_0_bw="13">
<![CDATA[
:15  %tmp_2096_cast = sext i13 %tmp_1662 to i14

]]></Node>
<StgValue><ssdm name="tmp_2096_cast"/></StgValue>
</operation>

<operation id="7081" st_id="636" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:16  %tmp_1663 = add i14 %tmp_2096_cast, %tmp_818_cast

]]></Node>
<StgValue><ssdm name="tmp_1663"/></StgValue>
</operation>

<operation id="7082" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7168" bw="15" op_0_bw="14">
<![CDATA[
:17  %tmp_2097_cast = sext i14 %tmp_1663 to i15

]]></Node>
<StgValue><ssdm name="tmp_2097_cast"/></StgValue>
</operation>

<operation id="7083" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7169" bw="13" op_0_bw="14">
<![CDATA[
:18  %tmp_1664 = trunc i14 %tmp_1663 to i13

]]></Node>
<StgValue><ssdm name="tmp_1664"/></StgValue>
</operation>

<operation id="7084" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7170" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:19  %p_shl637_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1664, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl637_cast"/></StgValue>
</operation>

<operation id="7085" st_id="636" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7171" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:20  %tmp_1665 = sub i15 %p_shl637_cast, %tmp_2097_cast

]]></Node>
<StgValue><ssdm name="tmp_1665"/></StgValue>
</operation>

<operation id="7086" st_id="636" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7172" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:21  %tmp_1666 = add i15 %tmp_1665, %tmp_825_cast

]]></Node>
<StgValue><ssdm name="tmp_1666"/></StgValue>
</operation>

<operation id="7087" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7177" bw="32" op_0_bw="8">
<![CDATA[
:26  %tmp_1115_cast = sext i8 %tmp_833 to i32

]]></Node>
<StgValue><ssdm name="tmp_1115_cast"/></StgValue>
</operation>

<operation id="7088" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7178" bw="35" op_0_bw="32">
<![CDATA[
:27  %tmp_834_cast = zext i32 %tmp_1115_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_834_cast"/></StgValue>
</operation>

<operation id="7089" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7179" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:28  %tmp_1667 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_833, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1667"/></StgValue>
</operation>

<operation id="7090" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7180" bw="34" op_0_bw="10">
<![CDATA[
:29  %tmp_1668 = sext i10 %tmp_1667 to i34

]]></Node>
<StgValue><ssdm name="tmp_1668"/></StgValue>
</operation>

<operation id="7091" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7181" bw="35" op_0_bw="34">
<![CDATA[
:30  %p_shl636_cast = zext i34 %tmp_1668 to i35

]]></Node>
<StgValue><ssdm name="p_shl636_cast"/></StgValue>
</operation>

<operation id="7092" st_id="636" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7182" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:31  %tmp_1669 = sub i35 %p_shl636_cast, %tmp_834_cast

]]></Node>
<StgValue><ssdm name="tmp_1669"/></StgValue>
</operation>

<operation id="7093" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7183" bw="36" op_0_bw="35">
<![CDATA[
:32  %tmp_2103_cast = sext i35 %tmp_1669 to i36

]]></Node>
<StgValue><ssdm name="tmp_2103_cast"/></StgValue>
</operation>

<operation id="7094" st_id="636" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7184" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:33  %tmp_1670 = add i36 %tmp_2103_cast, %tmp_818_cast1

]]></Node>
<StgValue><ssdm name="tmp_1670"/></StgValue>
</operation>

<operation id="7095" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7185" bw="11" op_0_bw="36">
<![CDATA[
:34  %tmp_1671 = trunc i36 %tmp_1670 to i11

]]></Node>
<StgValue><ssdm name="tmp_1671"/></StgValue>
</operation>

<operation id="7096" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7186" bw="9" op_0_bw="36">
<![CDATA[
:35  %tmp_1672 = trunc i36 %tmp_1670 to i9

]]></Node>
<StgValue><ssdm name="tmp_1672"/></StgValue>
</operation>
</state>

<state id="637" st_id="637">

<operation id="7097" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7173" bw="64" op_0_bw="15">
<![CDATA[
:22  %tmp_2100_cast = zext i15 %tmp_1666 to i64

]]></Node>
<StgValue><ssdm name="tmp_2100_cast"/></StgValue>
</operation>

<operation id="7098" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7174" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %shuffle_conv_3x3_add_18 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_2100_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_18"/></StgValue>
</operation>

<operation id="7099" st_id="637" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7175" bw="32" op_0_bw="14">
<![CDATA[
:24  %shuffle_conv_3x3_loa_18 = load float* %shuffle_conv_3x3_add_18, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_18"/></StgValue>
</operation>

<operation id="7100" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7187" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:36  %p_shl635_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_1672, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl635_cast"/></StgValue>
</operation>

<operation id="7101" st_id="637" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7188" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:37  %tmp_1673 = sub i11 %p_shl635_cast, %tmp_1671

]]></Node>
<StgValue><ssdm name="tmp_1673"/></StgValue>
</operation>

<operation id="7102" st_id="637" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7189" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:38  %tmp_1674 = add i11 %tmp_1673, %tmp_825_cast1

]]></Node>
<StgValue><ssdm name="tmp_1674"/></StgValue>
</operation>
</state>

<state id="638" st_id="638">

<operation id="7103" st_id="638" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7175" bw="32" op_0_bw="14">
<![CDATA[
:24  %shuffle_conv_3x3_loa_18 = load float* %shuffle_conv_3x3_add_18, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_18"/></StgValue>
</operation>

<operation id="7104" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7190" bw="64" op_0_bw="11">
<![CDATA[
:39  %tmp_2107_cast = zext i11 %tmp_1674 to i64

]]></Node>
<StgValue><ssdm name="tmp_2107_cast"/></StgValue>
</operation>

<operation id="7105" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7191" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %weights_96_1_3x3_add_3 = getelementptr [864 x float]* @weights_96_1_3x3, i64 0, i64 %tmp_2107_cast

]]></Node>
<StgValue><ssdm name="weights_96_1_3x3_add_3"/></StgValue>
</operation>

<operation id="7106" st_id="638" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7192" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:41  store float %shuffle_conv_3x3_loa_18, float* %weights_96_1_3x3_add_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7107" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7193" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %.preheader398

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="639" st_id="639">

<operation id="7108" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7203" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader397:0  %i176 = phi i5 [ %i_177, %.preheader397.loopexit ], [ 0, %.preheader397.preheader ]

]]></Node>
<StgValue><ssdm name="i176"/></StgValue>
</operation>

<operation id="7109" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7204" bw="8" op_0_bw="5">
<![CDATA[
.preheader397:1  %i177_cast = zext i5 %i176 to i8

]]></Node>
<StgValue><ssdm name="i177_cast"/></StgValue>
</operation>

<operation id="7110" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7205" bw="12" op_0_bw="5">
<![CDATA[
.preheader397:2  %i177_cast1 = zext i5 %i176 to i12

]]></Node>
<StgValue><ssdm name="i177_cast1"/></StgValue>
</operation>

<operation id="7111" st_id="639" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7206" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader397:3  %exitcond35 = icmp eq i5 %i176, -8

]]></Node>
<StgValue><ssdm name="exitcond35"/></StgValue>
</operation>

<operation id="7112" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7207" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader397:4  %empty_698 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_698"/></StgValue>
</operation>

<operation id="7113" st_id="639" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7208" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader397:5  %i_177 = add i5 %i176, 1

]]></Node>
<StgValue><ssdm name="i_177"/></StgValue>
</operation>

<operation id="7114" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader397:6  br i1 %exitcond35, label %202, label %.preheader396.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7115" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7211" bw="0" op_0_bw="0">
<![CDATA[
.preheader396.preheader:0  br label %.preheader396

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7116" st_id="639" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_4_no_rel([3456 x float]* @buffer1_1_96_4x4_p, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [3456 x float]* @buffer0_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="640" st_id="640">

<operation id="7117" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7213" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader396:0  %k68 = phi i3 [ %k_69, %201 ], [ 0, %.preheader396.preheader ]

]]></Node>
<StgValue><ssdm name="k68"/></StgValue>
</operation>

<operation id="7118" st_id="640" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7214" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader396:1  %exitcond34 = icmp eq i3 %k68, -4

]]></Node>
<StgValue><ssdm name="exitcond34"/></StgValue>
</operation>

<operation id="7119" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7215" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader396:2  %empty_699 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_699"/></StgValue>
</operation>

<operation id="7120" st_id="640" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7216" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader396:3  %k_69 = add i3 %k68, 1

]]></Node>
<StgValue><ssdm name="k_69"/></StgValue>
</operation>

<operation id="7121" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader396:4  br i1 %exitcond34, label %.preheader397.loopexit, label %201

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7122" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7219" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1658 = trunc i3 %k68 to i2

]]></Node>
<StgValue><ssdm name="tmp_1658"/></StgValue>
</operation>

<operation id="7123" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7220" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl235 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1658, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl235"/></StgValue>
</operation>

<operation id="7124" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7221" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl246_cast = zext i7 %p_shl235 to i8

]]></Node>
<StgValue><ssdm name="p_shl246_cast"/></StgValue>
</operation>

<operation id="7125" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7222" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl236 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1658, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl236"/></StgValue>
</operation>

<operation id="7126" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7223" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl247_cast = zext i5 %p_shl236 to i8

]]></Node>
<StgValue><ssdm name="p_shl247_cast"/></StgValue>
</operation>

<operation id="7127" st_id="640" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_820 = sub i8 %p_shl246_cast, %p_shl247_cast

]]></Node>
<StgValue><ssdm name="tmp_820"/></StgValue>
</operation>

<operation id="7128" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7225" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_1092_cast = sext i8 %tmp_820 to i12

]]></Node>
<StgValue><ssdm name="tmp_1092_cast"/></StgValue>
</operation>

<operation id="7129" st_id="640" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp82 = add i12 -1480, %tmp_1092_cast

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="7130" st_id="640" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_821 = add i12 %i177_cast1, %tmp82

]]></Node>
<StgValue><ssdm name="tmp_821"/></StgValue>
</operation>

<operation id="7131" st_id="640" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_823 = add i8 %tmp_820, %i177_cast

]]></Node>
<StgValue><ssdm name="tmp_823"/></StgValue>
</operation>

<operation id="7132" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7238" bw="0" op_0_bw="0">
<![CDATA[
.preheader397.loopexit:0  br label %.preheader397

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="641" st_id="641">

<operation id="7133" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7228" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_822 = zext i12 %tmp_821 to i64

]]></Node>
<StgValue><ssdm name="tmp_822"/></StgValue>
</operation>

<operation id="7134" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7229" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_55 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_822

]]></Node>
<StgValue><ssdm name="bias_addr_55"/></StgValue>
</operation>

<operation id="7135" st_id="641" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7230" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_55 = load float* %bias_addr_55, align 4

]]></Node>
<StgValue><ssdm name="bias_load_55"/></StgValue>
</operation>
</state>

<state id="642" st_id="642">

<operation id="7136" st_id="642" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7230" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_55 = load float* %bias_addr_55, align 4

]]></Node>
<StgValue><ssdm name="bias_load_55"/></StgValue>
</operation>

<operation id="7137" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7232" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_1096_cast = sext i8 %tmp_823 to i32

]]></Node>
<StgValue><ssdm name="tmp_1096_cast"/></StgValue>
</operation>

<operation id="7138" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7233" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_824 = zext i32 %tmp_1096_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_824"/></StgValue>
</operation>

<operation id="7139" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7234" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_9 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_824

]]></Node>
<StgValue><ssdm name="bias_96_addr_9"/></StgValue>
</operation>

<operation id="7140" st_id="642" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7235" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_55, float* %bias_96_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7141" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7236" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader396

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="643" st_id="643">

<operation id="7142" st_id="643" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_4_no_rel([3456 x float]* @buffer1_1_96_4x4_p, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [3456 x float]* @buffer0_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7143" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7241" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit834

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="644" st_id="644">

<operation id="7144" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7243" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit834:0  %co181 = phi i5 [ 0, %202 ], [ %co_182, %.loopexit834.loopexit ]

]]></Node>
<StgValue><ssdm name="co181"/></StgValue>
</operation>

<operation id="7145" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7244" bw="13" op_0_bw="5">
<![CDATA[
.loopexit834:1  %co183_cast = zext i5 %co181 to i13

]]></Node>
<StgValue><ssdm name="co183_cast"/></StgValue>
</operation>

<operation id="7146" st_id="644" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7245" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit834:2  %exitcond33 = icmp eq i5 %co181, -8

]]></Node>
<StgValue><ssdm name="exitcond33"/></StgValue>
</operation>

<operation id="7147" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7246" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit834:3  %empty_700 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_700"/></StgValue>
</operation>

<operation id="7148" st_id="644" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7247" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit834:4  %co_182 = add i5 %co181, 1

]]></Node>
<StgValue><ssdm name="co_182"/></StgValue>
</operation>

<operation id="7149" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit834:5  br i1 %exitcond33, label %.preheader393.preheader, label %.preheader395.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7150" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1993">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7250" bw="2" op_0_bw="5">
<![CDATA[
.preheader395.preheader:0  %tmp_1656 = trunc i5 %co181 to i2

]]></Node>
<StgValue><ssdm name="tmp_1656"/></StgValue>
</operation>

<operation id="7151" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1993">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7251" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader395.preheader:1  %p_shl234 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1656, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl234"/></StgValue>
</operation>

<operation id="7152" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1993">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7252" bw="8" op_0_bw="7">
<![CDATA[
.preheader395.preheader:2  %p_shl248_cast = zext i7 %p_shl234 to i8

]]></Node>
<StgValue><ssdm name="p_shl248_cast"/></StgValue>
</operation>

<operation id="7153" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1993">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7253" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader395.preheader:3  %tmp_1657 = shl i5 %co181, 3

]]></Node>
<StgValue><ssdm name="tmp_1657"/></StgValue>
</operation>

<operation id="7154" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1993">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7254" bw="8" op_0_bw="5">
<![CDATA[
.preheader395.preheader:4  %p_shl249_cast = zext i5 %tmp_1657 to i8

]]></Node>
<StgValue><ssdm name="p_shl249_cast"/></StgValue>
</operation>

<operation id="7155" st_id="644" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1993">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader395.preheader:5  %tmp_819 = sub i8 %p_shl248_cast, %p_shl249_cast

]]></Node>
<StgValue><ssdm name="tmp_819"/></StgValue>
</operation>

<operation id="7156" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1993">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7256" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader395.preheader:6  %p_lshr_f25_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co181, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f25_cast"/></StgValue>
</operation>

<operation id="7157" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1993">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7257" bw="8" op_0_bw="3">
<![CDATA[
.preheader395.preheader:7  %tmp_1100_cast = zext i3 %p_lshr_f25_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_1100_cast"/></StgValue>
</operation>

<operation id="7158" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1993">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7258" bw="0" op_0_bw="0">
<![CDATA[
.preheader395.preheader:8  br label %.preheader395

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7159" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1995">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7315" bw="0" op_0_bw="0">
<![CDATA[
.preheader393.preheader:0  br label %.preheader393

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="645" st_id="645">

<operation id="7160" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7260" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader395:0  %ci76 = phi i5 [ 0, %.preheader395.preheader ], [ %ci_77, %.preheader395.loopexit ]

]]></Node>
<StgValue><ssdm name="ci76"/></StgValue>
</operation>

<operation id="7161" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7261" bw="8" op_0_bw="5">
<![CDATA[
.preheader395:1  %ci76_cast = zext i5 %ci76 to i8

]]></Node>
<StgValue><ssdm name="ci76_cast"/></StgValue>
</operation>

<operation id="7162" st_id="645" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7262" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader395:2  %exitcond32 = icmp eq i5 %ci76, -8

]]></Node>
<StgValue><ssdm name="exitcond32"/></StgValue>
</operation>

<operation id="7163" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7263" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader395:3  %empty_701 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_701"/></StgValue>
</operation>

<operation id="7164" st_id="645" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7264" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader395:4  %ci_77 = add i5 %ci76, 1

]]></Node>
<StgValue><ssdm name="ci_77"/></StgValue>
</operation>

<operation id="7165" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader395:5  br i1 %exitcond32, label %.loopexit834.loopexit, label %.preheader394.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7166" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1998">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7267" bw="19" op_0_bw="5">
<![CDATA[
.preheader394.preheader:0  %tmp_826_cast = zext i5 %ci76 to i19

]]></Node>
<StgValue><ssdm name="tmp_826_cast"/></StgValue>
</operation>

<operation id="7167" st_id="645" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1998">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader394.preheader:1  %tmp_827 = add i8 %tmp_819, %ci76_cast

]]></Node>
<StgValue><ssdm name="tmp_827"/></StgValue>
</operation>

<operation id="7168" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1998">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7269" bw="15" op_0_bw="8">
<![CDATA[
.preheader394.preheader:2  %tmp_828_cast = sext i8 %tmp_827 to i15

]]></Node>
<StgValue><ssdm name="tmp_828_cast"/></StgValue>
</operation>

<operation id="7169" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1998">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7270" bw="0" op_0_bw="0">
<![CDATA[
.preheader394.preheader:3  br label %.preheader394

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7170" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2000">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7313" bw="0" op_0_bw="0">
<![CDATA[
.loopexit834.loopexit:0  br label %.loopexit834

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="646" st_id="646">

<operation id="7171" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7272" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader394:0  %i182 = phi i5 [ %i_183, %203 ], [ 0, %.preheader394.preheader ]

]]></Node>
<StgValue><ssdm name="i182"/></StgValue>
</operation>

<operation id="7172" st_id="646" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7273" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader394:1  %exitcond31 = icmp eq i5 %i182, -16

]]></Node>
<StgValue><ssdm name="exitcond31"/></StgValue>
</operation>

<operation id="7173" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7274" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader394:2  %empty_702 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_702"/></StgValue>
</operation>

<operation id="7174" st_id="646" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader394:3  %i_183 = add i5 %i182, 1

]]></Node>
<StgValue><ssdm name="i_183"/></StgValue>
</operation>

<operation id="7175" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader394:4  br i1 %exitcond31, label %.preheader395.loopexit, label %203

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7176" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7278" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1679 = trunc i5 %i182 to i4

]]></Node>
<StgValue><ssdm name="tmp_1679"/></StgValue>
</operation>

<operation id="7177" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7279" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl241 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1679, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl241"/></StgValue>
</operation>

<operation id="7178" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7280" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl254_cast = zext i9 %p_shl241 to i10

]]></Node>
<StgValue><ssdm name="p_shl254_cast"/></StgValue>
</operation>

<operation id="7179" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7281" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl242 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1679, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl242"/></StgValue>
</operation>

<operation id="7180" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7282" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl255_cast1 = zext i7 %p_shl242 to i8

]]></Node>
<StgValue><ssdm name="p_shl255_cast1"/></StgValue>
</operation>

<operation id="7181" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7283" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl255_cast = zext i7 %p_shl242 to i10

]]></Node>
<StgValue><ssdm name="p_shl255_cast"/></StgValue>
</operation>

<operation id="7182" st_id="646" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7284" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_841 = sub i10 %p_shl254_cast, %p_shl255_cast

]]></Node>
<StgValue><ssdm name="tmp_841"/></StgValue>
</operation>

<operation id="7183" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7285" bw="13" op_0_bw="10">
<![CDATA[
:7  %tmp_1118_cast = sext i10 %tmp_841 to i13

]]></Node>
<StgValue><ssdm name="tmp_1118_cast"/></StgValue>
</operation>

<operation id="7184" st_id="646" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7286" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8  %tmp83 = add i13 -3848, %tmp_1118_cast

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="7185" st_id="646" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7287" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %tmp_842 = add i13 %tmp83, %co183_cast

]]></Node>
<StgValue><ssdm name="tmp_842"/></StgValue>
</operation>

<operation id="7186" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7297" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %tmp_1684 = shl i5 %i182, 1

]]></Node>
<StgValue><ssdm name="tmp_1684"/></StgValue>
</operation>

<operation id="7187" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7298" bw="8" op_0_bw="5">
<![CDATA[
:20  %p_shl256_cast = zext i5 %tmp_1684 to i8

]]></Node>
<StgValue><ssdm name="p_shl256_cast"/></StgValue>
</operation>

<operation id="7188" st_id="646" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_843 = sub i8 %p_shl255_cast1, %p_shl256_cast

]]></Node>
<StgValue><ssdm name="tmp_843"/></StgValue>
</operation>

<operation id="7189" st_id="646" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_844 = add i8 %tmp_843, %tmp_1100_cast

]]></Node>
<StgValue><ssdm name="tmp_844"/></StgValue>
</operation>

<operation id="7190" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7301" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:23  %tmp_1685 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_844, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1685"/></StgValue>
</operation>

<operation id="7191" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7302" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:24  %tmp_1686 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_844, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1686"/></StgValue>
</operation>

<operation id="7192" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7303" bw="15" op_0_bw="13">
<![CDATA[
:25  %p_shl640_cast = sext i13 %tmp_1686 to i15

]]></Node>
<StgValue><ssdm name="p_shl640_cast"/></StgValue>
</operation>

<operation id="7193" st_id="646" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7304" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:26  %tmp_1687 = sub i15 %tmp_1685, %p_shl640_cast

]]></Node>
<StgValue><ssdm name="tmp_1687"/></StgValue>
</operation>

<operation id="7194" st_id="646" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7305" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1688 = add i15 %tmp_828_cast, %tmp_1687

]]></Node>
<StgValue><ssdm name="tmp_1688"/></StgValue>
</operation>

<operation id="7195" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp><literal name="exitcond31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7311" bw="0" op_0_bw="0">
<![CDATA[
.preheader395.loopexit:0  br label %.preheader395

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="647" st_id="647">

<operation id="7196" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7288" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="5">
<![CDATA[
:10  %tmp_1680 = call i18 @_ssdm_op_BitConcatenate.i18.i13.i5(i13 %tmp_842, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1680"/></StgValue>
</operation>

<operation id="7197" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7289" bw="19" op_0_bw="18">
<![CDATA[
:11  %p_shl641_cast = zext i18 %tmp_1680 to i19

]]></Node>
<StgValue><ssdm name="p_shl641_cast"/></StgValue>
</operation>

<operation id="7198" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7290" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
:12  %tmp_1681 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_842, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1681"/></StgValue>
</operation>

<operation id="7199" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7291" bw="19" op_0_bw="16">
<![CDATA[
:13  %p_shl642_cast = zext i16 %tmp_1681 to i19

]]></Node>
<StgValue><ssdm name="p_shl642_cast"/></StgValue>
</operation>

<operation id="7200" st_id="647" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7292" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:14  %tmp_1682 = sub i19 %p_shl641_cast, %p_shl642_cast

]]></Node>
<StgValue><ssdm name="tmp_1682"/></StgValue>
</operation>

<operation id="7201" st_id="647" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7293" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:15  %tmp_1683 = add i19 %tmp_826_cast, %tmp_1682

]]></Node>
<StgValue><ssdm name="tmp_1683"/></StgValue>
</operation>

<operation id="7202" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7294" bw="64" op_0_bw="19">
<![CDATA[
:16  %tmp_2118_cast = sext i19 %tmp_1683 to i64

]]></Node>
<StgValue><ssdm name="tmp_2118_cast"/></StgValue>
</operation>

<operation id="7203" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7295" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_34 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_2118_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_34"/></StgValue>
</operation>

<operation id="7204" st_id="647" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7296" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_34 = load float* %shuffle_conv_1x1_add_34, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_34"/></StgValue>
</operation>
</state>

<state id="648" st_id="648">

<operation id="7205" st_id="648" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7296" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_34 = load float* %shuffle_conv_1x1_add_34, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_34"/></StgValue>
</operation>

<operation id="7206" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7306" bw="64" op_0_bw="15">
<![CDATA[
:28  %tmp_2125_cast = sext i15 %tmp_1688 to i64

]]></Node>
<StgValue><ssdm name="tmp_2125_cast"/></StgValue>
</operation>

<operation id="7207" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7307" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %weights_96_96_1x1_ad_6 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_2125_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_6"/></StgValue>
</operation>

<operation id="7208" st_id="648" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7308" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:30  store float %shuffle_conv_1x1_loa_34, float* %weights_96_96_1x1_ad_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7209" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7309" bw="0" op_0_bw="0">
<![CDATA[
:31  br label %.preheader394

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="649" st_id="649">

<operation id="7210" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7317" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader393:0  %i178 = phi i5 [ %i_179, %.preheader393.loopexit ], [ 0, %.preheader393.preheader ]

]]></Node>
<StgValue><ssdm name="i178"/></StgValue>
</operation>

<operation id="7211" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7318" bw="8" op_0_bw="5">
<![CDATA[
.preheader393:1  %i179_cast = zext i5 %i178 to i8

]]></Node>
<StgValue><ssdm name="i179_cast"/></StgValue>
</operation>

<operation id="7212" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7319" bw="12" op_0_bw="5">
<![CDATA[
.preheader393:2  %i179_cast1 = zext i5 %i178 to i12

]]></Node>
<StgValue><ssdm name="i179_cast1"/></StgValue>
</operation>

<operation id="7213" st_id="649" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7320" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader393:3  %exitcond30 = icmp eq i5 %i178, -8

]]></Node>
<StgValue><ssdm name="exitcond30"/></StgValue>
</operation>

<operation id="7214" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7321" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader393:4  %empty_703 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_703"/></StgValue>
</operation>

<operation id="7215" st_id="649" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7322" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader393:5  %i_179 = add i5 %i178, 1

]]></Node>
<StgValue><ssdm name="i_179"/></StgValue>
</operation>

<operation id="7216" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader393:6  br i1 %exitcond30, label %205, label %.preheader392.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7217" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2010">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7325" bw="0" op_0_bw="0">
<![CDATA[
.preheader392.preheader:0  br label %.preheader392

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7218" st_id="649" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7354" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="650" st_id="650">

<operation id="7219" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7327" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader392:0  %k70 = phi i3 [ %k_71, %204 ], [ 0, %.preheader392.preheader ]

]]></Node>
<StgValue><ssdm name="k70"/></StgValue>
</operation>

<operation id="7220" st_id="650" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7328" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader392:1  %exitcond29 = icmp eq i3 %k70, -4

]]></Node>
<StgValue><ssdm name="exitcond29"/></StgValue>
</operation>

<operation id="7221" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7329" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader392:2  %empty_704 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>

<operation id="7222" st_id="650" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7330" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader392:3  %k_71 = add i3 %k70, 1

]]></Node>
<StgValue><ssdm name="k_71"/></StgValue>
</operation>

<operation id="7223" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader392:4  br i1 %exitcond29, label %.preheader393.loopexit, label %204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7224" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7333" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1678 = trunc i3 %k70 to i2

]]></Node>
<StgValue><ssdm name="tmp_1678"/></StgValue>
</operation>

<operation id="7225" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7334" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl239 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1678, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl239"/></StgValue>
</operation>

<operation id="7226" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7335" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl250_cast = zext i7 %p_shl239 to i8

]]></Node>
<StgValue><ssdm name="p_shl250_cast"/></StgValue>
</operation>

<operation id="7227" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7336" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl240 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1678, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl240"/></StgValue>
</operation>

<operation id="7228" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7337" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl251_cast = zext i5 %p_shl240 to i8

]]></Node>
<StgValue><ssdm name="p_shl251_cast"/></StgValue>
</operation>

<operation id="7229" st_id="650" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7338" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_836 = sub i8 %p_shl250_cast, %p_shl251_cast

]]></Node>
<StgValue><ssdm name="tmp_836"/></StgValue>
</operation>

<operation id="7230" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7339" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_1102_cast = sext i8 %tmp_836 to i12

]]></Node>
<StgValue><ssdm name="tmp_1102_cast"/></StgValue>
</operation>

<operation id="7231" st_id="650" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7340" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp84 = add i12 -1384, %tmp_1102_cast

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="7232" st_id="650" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7341" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_837 = add i12 %i179_cast1, %tmp84

]]></Node>
<StgValue><ssdm name="tmp_837"/></StgValue>
</operation>

<operation id="7233" st_id="650" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_839 = add i8 %tmp_836, %i179_cast

]]></Node>
<StgValue><ssdm name="tmp_839"/></StgValue>
</operation>

<operation id="7234" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2017">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7352" bw="0" op_0_bw="0">
<![CDATA[
.preheader393.loopexit:0  br label %.preheader393

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="651" st_id="651">

<operation id="7235" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7342" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_838 = zext i12 %tmp_837 to i64

]]></Node>
<StgValue><ssdm name="tmp_838"/></StgValue>
</operation>

<operation id="7236" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7343" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_56 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_838

]]></Node>
<StgValue><ssdm name="bias_addr_56"/></StgValue>
</operation>

<operation id="7237" st_id="651" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7344" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_56 = load float* %bias_addr_56, align 4

]]></Node>
<StgValue><ssdm name="bias_load_56"/></StgValue>
</operation>
</state>

<state id="652" st_id="652">

<operation id="7238" st_id="652" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7344" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_56 = load float* %bias_addr_56, align 4

]]></Node>
<StgValue><ssdm name="bias_load_56"/></StgValue>
</operation>

<operation id="7239" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7346" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_1106_cast = sext i8 %tmp_839 to i32

]]></Node>
<StgValue><ssdm name="tmp_1106_cast"/></StgValue>
</operation>

<operation id="7240" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7347" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_840 = zext i32 %tmp_1106_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_840"/></StgValue>
</operation>

<operation id="7241" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7348" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_10 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_840

]]></Node>
<StgValue><ssdm name="bias_96_addr_10"/></StgValue>
</operation>

<operation id="7242" st_id="652" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7349" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_56, float* %bias_96_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7243" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7350" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader392

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="653" st_id="653">

<operation id="7244" st_id="653" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7354" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7245" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7355" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit833

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="654" st_id="654">

<operation id="7246" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7357" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit833:0  %co183 = phi i7 [ 0, %205 ], [ %co_184, %.loopexit833.loopexit ]

]]></Node>
<StgValue><ssdm name="co183"/></StgValue>
</operation>

<operation id="7247" st_id="654" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7358" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit833:1  %exitcond28 = icmp eq i7 %co183, -32

]]></Node>
<StgValue><ssdm name="exitcond28"/></StgValue>
</operation>

<operation id="7248" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7359" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit833:2  %empty_705 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_705"/></StgValue>
</operation>

<operation id="7249" st_id="654" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7360" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit833:3  %co_184 = add i7 %co183, 1

]]></Node>
<StgValue><ssdm name="co_184"/></StgValue>
</operation>

<operation id="7250" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit833:4  br i1 %exitcond28, label %207, label %.preheader391.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7251" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2023">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7363" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader391.preheader:0  %tmp_1675 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co183, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1675"/></StgValue>
</operation>

<operation id="7252" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2023">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7364" bw="11" op_0_bw="10">
<![CDATA[
.preheader391.preheader:1  %p_shl643_cast = zext i10 %tmp_1675 to i11

]]></Node>
<StgValue><ssdm name="p_shl643_cast"/></StgValue>
</operation>

<operation id="7253" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2023">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7365" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader391.preheader:2  %tmp_1676 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co183, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1676"/></StgValue>
</operation>

<operation id="7254" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2023">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7366" bw="11" op_0_bw="8">
<![CDATA[
.preheader391.preheader:3  %p_shl644_cast = zext i8 %tmp_1676 to i11

]]></Node>
<StgValue><ssdm name="p_shl644_cast"/></StgValue>
</operation>

<operation id="7255" st_id="654" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2023">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7367" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader391.preheader:4  %tmp_1677 = sub i11 %p_shl643_cast, %p_shl644_cast

]]></Node>
<StgValue><ssdm name="tmp_1677"/></StgValue>
</operation>

<operation id="7256" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2023">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7368" bw="12" op_0_bw="11">
<![CDATA[
.preheader391.preheader:5  %tmp_2110_cast = sext i11 %tmp_1677 to i12

]]></Node>
<StgValue><ssdm name="tmp_2110_cast"/></StgValue>
</operation>

<operation id="7257" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2023">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7369" bw="0" op_0_bw="0">
<![CDATA[
.preheader391.preheader:6  br label %.preheader391

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7258" st_id="654" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2025">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7405" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_96_p([3456 x float]* @buffer0_1_96_4x4_p, [6912 x float]* @shuffleunit2_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="655" st_id="655">

<operation id="7259" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7371" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader391:0  %h126 = phi i3 [ 0, %.preheader391.preheader ], [ %h_127, %.preheader391.loopexit ]

]]></Node>
<StgValue><ssdm name="h126"/></StgValue>
</operation>

<operation id="7260" st_id="655" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7372" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader391:1  %exitcond27 = icmp eq i3 %h126, -4

]]></Node>
<StgValue><ssdm name="exitcond27"/></StgValue>
</operation>

<operation id="7261" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7373" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader391:2  %empty_706 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_706"/></StgValue>
</operation>

<operation id="7262" st_id="655" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7374" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader391:3  %h_127 = add i3 %h126, 1

]]></Node>
<StgValue><ssdm name="h_127"/></StgValue>
</operation>

<operation id="7263" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader391:4  br i1 %exitcond27, label %.loopexit833.loopexit, label %.preheader390.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7264" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2028">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7377" bw="12" op_0_bw="3">
<![CDATA[
.preheader390.preheader:0  %tmp_846_cast1 = zext i3 %h_127 to i12

]]></Node>
<StgValue><ssdm name="tmp_846_cast1"/></StgValue>
</operation>

<operation id="7265" st_id="655" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2028">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7378" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader390.preheader:1  %tmp_1695 = add i12 %tmp_2110_cast, %tmp_846_cast1

]]></Node>
<StgValue><ssdm name="tmp_1695"/></StgValue>
</operation>

<operation id="7266" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2028">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7379" bw="11" op_0_bw="12">
<![CDATA[
.preheader390.preheader:2  %tmp_1696 = trunc i12 %tmp_1695 to i11

]]></Node>
<StgValue><ssdm name="tmp_1696"/></StgValue>
</operation>

<operation id="7267" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2028">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7380" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader390.preheader:3  %p_shl645_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1696, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl645_cast"/></StgValue>
</operation>

<operation id="7268" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2028">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7381" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader390.preheader:4  %tmp_1697 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_1695, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1697"/></StgValue>
</operation>

<operation id="7269" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2028">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7382" bw="14" op_0_bw="13">
<![CDATA[
.preheader390.preheader:5  %p_shl646_cast = sext i13 %tmp_1697 to i14

]]></Node>
<StgValue><ssdm name="p_shl646_cast"/></StgValue>
</operation>

<operation id="7270" st_id="655" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2028">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7383" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader390.preheader:6  %tmp_1698 = sub i14 %p_shl645_cast, %p_shl646_cast

]]></Node>
<StgValue><ssdm name="tmp_1698"/></StgValue>
</operation>

<operation id="7271" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2028">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7384" bw="0" op_0_bw="0">
<![CDATA[
.preheader390.preheader:7  br label %.preheader390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7272" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2030">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7403" bw="0" op_0_bw="0">
<![CDATA[
.loopexit833.loopexit:0  br label %.loopexit833

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="656" st_id="656">

<operation id="7273" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7386" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader390:0  %w125 = phi i3 [ %w_126, %206 ], [ 0, %.preheader390.preheader ]

]]></Node>
<StgValue><ssdm name="w125"/></StgValue>
</operation>

<operation id="7274" st_id="656" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7387" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader390:1  %exitcond26 = icmp eq i3 %w125, -4

]]></Node>
<StgValue><ssdm name="exitcond26"/></StgValue>
</operation>

<operation id="7275" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7388" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader390:2  %empty_707 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_707"/></StgValue>
</operation>

<operation id="7276" st_id="656" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7389" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader390:3  %w_126 = add i3 %w125, 1

]]></Node>
<StgValue><ssdm name="w_126"/></StgValue>
</operation>

<operation id="7277" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader390:4  br i1 %exitcond26, label %.preheader391.loopexit, label %206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7278" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2033">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7392" bw="14" op_0_bw="3">
<![CDATA[
:0  %tmp_849_cast = zext i3 %w_126 to i14

]]></Node>
<StgValue><ssdm name="tmp_849_cast"/></StgValue>
</operation>

<operation id="7279" st_id="656" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2033">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7393" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_1707 = add i14 %tmp_1698, %tmp_849_cast

]]></Node>
<StgValue><ssdm name="tmp_1707"/></StgValue>
</operation>

<operation id="7280" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2033">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7394" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_2146_cast = zext i14 %tmp_1707 to i64

]]></Node>
<StgValue><ssdm name="tmp_2146_cast"/></StgValue>
</operation>

<operation id="7281" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2033">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7395" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffleunit2_0_outpu_2 = getelementptr [6912 x float]* @shuffleunit2_0_outpu, i64 0, i64 %tmp_2146_cast

]]></Node>
<StgValue><ssdm name="shuffleunit2_0_outpu_2"/></StgValue>
</operation>

<operation id="7282" st_id="656" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2033">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7397" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit2_0_outpu_3 = load float* %shuffleunit2_0_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_0_outpu_3"/></StgValue>
</operation>

<operation id="7283" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7401" bw="0" op_0_bw="0">
<![CDATA[
.preheader391.loopexit:0  br label %.preheader391

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="657" st_id="657">

<operation id="7284" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7396" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_96_4x4_p_a_3 = getelementptr [3456 x float]* @buffer0_1_96_4x4_p, i64 0, i64 %tmp_2146_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_96_4x4_p_a_3"/></StgValue>
</operation>

<operation id="7285" st_id="657" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7397" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit2_0_outpu_3 = load float* %shuffleunit2_0_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_0_outpu_3"/></StgValue>
</operation>

<operation id="7286" st_id="657" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7398" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:6  store float %shuffleunit2_0_outpu_3, float* %buffer0_1_96_4x4_p_a_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7287" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7399" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="658" st_id="658">

<operation id="7288" st_id="658" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7405" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_96_p([3456 x float]* @buffer0_1_96_4x4_p, [6912 x float]* @shuffleunit2_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7289" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7406" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit832

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="659" st_id="659">

<operation id="7290" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7408" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit832:0  %co185 = phi i7 [ 0, %207 ], [ %co_186, %.loopexit832.loopexit ]

]]></Node>
<StgValue><ssdm name="co185"/></StgValue>
</operation>

<operation id="7291" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7409" bw="8" op_0_bw="7">
<![CDATA[
.loopexit832:1  %co186_cast = zext i7 %co185 to i8

]]></Node>
<StgValue><ssdm name="co186_cast"/></StgValue>
</operation>

<operation id="7292" st_id="659" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7410" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit832:2  %exitcond25 = icmp eq i7 %co185, -32

]]></Node>
<StgValue><ssdm name="exitcond25"/></StgValue>
</operation>

<operation id="7293" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7411" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit832:3  %empty_708 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_708"/></StgValue>
</operation>

<operation id="7294" st_id="659" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7412" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit832:4  %co_186 = add i7 %co185, 1

]]></Node>
<StgValue><ssdm name="co_186"/></StgValue>
</operation>

<operation id="7295" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit832:5  br i1 %exitcond25, label %.preheader387.preheader, label %.preheader389.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7296" st_id="659" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader389.preheader:0  %tmp_845 = add i8 %co186_cast, 96

]]></Node>
<StgValue><ssdm name="tmp_845"/></StgValue>
</operation>

<operation id="7297" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7416" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader389.preheader:1  %tmp_1689 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_845, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1689"/></StgValue>
</operation>

<operation id="7298" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7417" bw="12" op_0_bw="11">
<![CDATA[
.preheader389.preheader:2  %p_shl649_cast = zext i11 %tmp_1689 to i12

]]></Node>
<StgValue><ssdm name="p_shl649_cast"/></StgValue>
</operation>

<operation id="7299" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7418" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader389.preheader:3  %tmp_1690 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_845, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1690"/></StgValue>
</operation>

<operation id="7300" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7419" bw="12" op_0_bw="9">
<![CDATA[
.preheader389.preheader:4  %p_shl650_cast = zext i9 %tmp_1690 to i12

]]></Node>
<StgValue><ssdm name="p_shl650_cast"/></StgValue>
</operation>

<operation id="7301" st_id="659" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7420" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader389.preheader:5  %tmp_1691 = sub i12 %p_shl649_cast, %p_shl650_cast

]]></Node>
<StgValue><ssdm name="tmp_1691"/></StgValue>
</operation>

<operation id="7302" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7421" bw="13" op_0_bw="12">
<![CDATA[
.preheader389.preheader:6  %tmp_2128_cast = sext i12 %tmp_1691 to i13

]]></Node>
<StgValue><ssdm name="tmp_2128_cast"/></StgValue>
</operation>

<operation id="7303" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7422" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader389.preheader:7  %tmp_1692 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co185, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1692"/></StgValue>
</operation>

<operation id="7304" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7423" bw="11" op_0_bw="10">
<![CDATA[
.preheader389.preheader:8  %p_shl647_cast = zext i10 %tmp_1692 to i11

]]></Node>
<StgValue><ssdm name="p_shl647_cast"/></StgValue>
</operation>

<operation id="7305" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7424" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader389.preheader:9  %tmp_1693 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co185, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1693"/></StgValue>
</operation>

<operation id="7306" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7425" bw="11" op_0_bw="8">
<![CDATA[
.preheader389.preheader:10  %p_shl648_cast = zext i8 %tmp_1693 to i11

]]></Node>
<StgValue><ssdm name="p_shl648_cast"/></StgValue>
</operation>

<operation id="7307" st_id="659" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7426" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader389.preheader:11  %tmp_1694 = sub i11 %p_shl647_cast, %p_shl648_cast

]]></Node>
<StgValue><ssdm name="tmp_1694"/></StgValue>
</operation>

<operation id="7308" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7427" bw="12" op_0_bw="11">
<![CDATA[
.preheader389.preheader:12  %tmp_2131_cast = sext i11 %tmp_1694 to i12

]]></Node>
<StgValue><ssdm name="tmp_2131_cast"/></StgValue>
</operation>

<operation id="7309" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7428" bw="0" op_0_bw="0">
<![CDATA[
.preheader389.preheader:13  br label %.preheader389

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7310" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2042">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7472" bw="0" op_0_bw="0">
<![CDATA[
.preheader387.preheader:0  br label %.preheader387

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="660" st_id="660">

<operation id="7311" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7430" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader389:0  %h128 = phi i3 [ 0, %.preheader389.preheader ], [ %h_129, %.preheader389.loopexit ]

]]></Node>
<StgValue><ssdm name="h128"/></StgValue>
</operation>

<operation id="7312" st_id="660" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7431" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader389:1  %exitcond24 = icmp eq i3 %h128, -4

]]></Node>
<StgValue><ssdm name="exitcond24"/></StgValue>
</operation>

<operation id="7313" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7432" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader389:2  %empty_709 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_709"/></StgValue>
</operation>

<operation id="7314" st_id="660" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7433" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader389:3  %h_129 = add i3 %h128, 1

]]></Node>
<StgValue><ssdm name="h_129"/></StgValue>
</operation>

<operation id="7315" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader389:4  br i1 %exitcond24, label %.loopexit832.loopexit, label %.preheader388.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7316" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7436" bw="12" op_0_bw="3">
<![CDATA[
.preheader388.preheader:0  %tmp_848_cast1 = zext i3 %h_129 to i12

]]></Node>
<StgValue><ssdm name="tmp_848_cast1"/></StgValue>
</operation>

<operation id="7317" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7437" bw="13" op_0_bw="3">
<![CDATA[
.preheader388.preheader:1  %tmp_848_cast = zext i3 %h_129 to i13

]]></Node>
<StgValue><ssdm name="tmp_848_cast"/></StgValue>
</operation>

<operation id="7318" st_id="660" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7438" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader388.preheader:2  %tmp_1701 = add i13 %tmp_848_cast, %tmp_2128_cast

]]></Node>
<StgValue><ssdm name="tmp_1701"/></StgValue>
</operation>

<operation id="7319" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7439" bw="11" op_0_bw="13">
<![CDATA[
.preheader388.preheader:3  %tmp_1702 = trunc i13 %tmp_1701 to i11

]]></Node>
<StgValue><ssdm name="tmp_1702"/></StgValue>
</operation>

<operation id="7320" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7440" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader388.preheader:4  %p_shl653_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1702, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl653_cast"/></StgValue>
</operation>

<operation id="7321" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7441" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
.preheader388.preheader:5  %p_shl654_cast = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_1701, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl654_cast"/></StgValue>
</operation>

<operation id="7322" st_id="660" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7442" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader388.preheader:6  %tmp_1703 = sub i14 %p_shl653_cast, %p_shl654_cast

]]></Node>
<StgValue><ssdm name="tmp_1703"/></StgValue>
</operation>

<operation id="7323" st_id="660" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7443" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader388.preheader:7  %tmp_1704 = add i12 %tmp_848_cast1, %tmp_2131_cast

]]></Node>
<StgValue><ssdm name="tmp_1704"/></StgValue>
</operation>

<operation id="7324" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7444" bw="10" op_0_bw="12">
<![CDATA[
.preheader388.preheader:8  %tmp_1705 = trunc i12 %tmp_1704 to i10

]]></Node>
<StgValue><ssdm name="tmp_1705"/></StgValue>
</operation>

<operation id="7325" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7445" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader388.preheader:9  %p_shl651_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1705, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl651_cast"/></StgValue>
</operation>

<operation id="7326" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7446" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader388.preheader:10  %p_shl652_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_1704, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl652_cast"/></StgValue>
</operation>

<operation id="7327" st_id="660" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7447" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader388.preheader:11  %tmp_1706 = sub i13 %p_shl651_cast, %p_shl652_cast

]]></Node>
<StgValue><ssdm name="tmp_1706"/></StgValue>
</operation>

<operation id="7328" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7448" bw="0" op_0_bw="0">
<![CDATA[
.preheader388.preheader:12  br label %.preheader388

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7329" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2047">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7470" bw="0" op_0_bw="0">
<![CDATA[
.loopexit832.loopexit:0  br label %.loopexit832

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="661" st_id="661">

<operation id="7330" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7450" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader388:0  %w127 = phi i3 [ %w_128, %208 ], [ 0, %.preheader388.preheader ]

]]></Node>
<StgValue><ssdm name="w127"/></StgValue>
</operation>

<operation id="7331" st_id="661" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7451" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader388:1  %exitcond23 = icmp eq i3 %w127, -4

]]></Node>
<StgValue><ssdm name="exitcond23"/></StgValue>
</operation>

<operation id="7332" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7452" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader388:2  %empty_710 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_710"/></StgValue>
</operation>

<operation id="7333" st_id="661" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7453" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader388:3  %w_128 = add i3 %w127, 1

]]></Node>
<StgValue><ssdm name="w_128"/></StgValue>
</operation>

<operation id="7334" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader388:4  br i1 %exitcond23, label %.preheader389.loopexit, label %208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7335" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7456" bw="13" op_0_bw="3">
<![CDATA[
:0  %tmp_855_cast1 = zext i3 %w_128 to i13

]]></Node>
<StgValue><ssdm name="tmp_855_cast1"/></StgValue>
</operation>

<operation id="7336" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7457" bw="14" op_0_bw="3">
<![CDATA[
:1  %tmp_855_cast = zext i3 %w_128 to i14

]]></Node>
<StgValue><ssdm name="tmp_855_cast"/></StgValue>
</operation>

<operation id="7337" st_id="661" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7458" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_1708 = add i14 %tmp_1703, %tmp_855_cast

]]></Node>
<StgValue><ssdm name="tmp_1708"/></StgValue>
</operation>

<operation id="7338" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7459" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_2147_cast = zext i14 %tmp_1708 to i64

]]></Node>
<StgValue><ssdm name="tmp_2147_cast"/></StgValue>
</operation>

<operation id="7339" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7460" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit2_1_outpu = getelementptr [6912 x float]* @shuffleunit2_1_outpu, i64 0, i64 %tmp_2147_cast

]]></Node>
<StgValue><ssdm name="shuffleunit2_1_outpu"/></StgValue>
</operation>

<operation id="7340" st_id="661" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7461" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %tmp_1709 = add i13 %tmp_1706, %tmp_855_cast1

]]></Node>
<StgValue><ssdm name="tmp_1709"/></StgValue>
</operation>

<operation id="7341" st_id="661" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7464" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit2_1_outpu_1 = load float* %shuffleunit2_1_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_1_outpu_1"/></StgValue>
</operation>

<operation id="7342" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2052">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7468" bw="0" op_0_bw="0">
<![CDATA[
.preheader389.loopexit:0  br label %.preheader389

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="662" st_id="662">

<operation id="7343" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7462" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_2148_cast = zext i13 %tmp_1709 to i64

]]></Node>
<StgValue><ssdm name="tmp_2148_cast"/></StgValue>
</operation>

<operation id="7344" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7463" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_96_4x4_p_a_4 = getelementptr [3456 x float]* @buffer0_1_96_4x4_p, i64 0, i64 %tmp_2148_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_96_4x4_p_a_4"/></StgValue>
</operation>

<operation id="7345" st_id="662" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7464" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit2_1_outpu_1 = load float* %shuffleunit2_1_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_1_outpu_1"/></StgValue>
</operation>

<operation id="7346" st_id="662" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7465" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:9  store float %shuffleunit2_1_outpu_1, float* %buffer0_1_96_4x4_p_a_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7347" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7466" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader388

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="663" st_id="663">

<operation id="7348" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7474" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader387:0  %co187 = phi i5 [ %co_188, %.preheader387.loopexit ], [ 0, %.preheader387.preheader ]

]]></Node>
<StgValue><ssdm name="co187"/></StgValue>
</operation>

<operation id="7349" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7475" bw="13" op_0_bw="5">
<![CDATA[
.preheader387:1  %co188_cast = zext i5 %co187 to i13

]]></Node>
<StgValue><ssdm name="co188_cast"/></StgValue>
</operation>

<operation id="7350" st_id="663" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7476" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader387:2  %exitcond22 = icmp eq i5 %co187, -8

]]></Node>
<StgValue><ssdm name="exitcond22"/></StgValue>
</operation>

<operation id="7351" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7477" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader387:3  %empty_711 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_711"/></StgValue>
</operation>

<operation id="7352" st_id="663" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7478" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader387:4  %co_188 = add i5 %co187, 1

]]></Node>
<StgValue><ssdm name="co_188"/></StgValue>
</operation>

<operation id="7353" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader387:5  br i1 %exitcond22, label %.preheader384.preheader, label %.preheader386.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7354" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2056">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7481" bw="2" op_0_bw="5">
<![CDATA[
.preheader386.preheader:0  %tmp_1699 = trunc i5 %co187 to i2

]]></Node>
<StgValue><ssdm name="tmp_1699"/></StgValue>
</operation>

<operation id="7355" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2056">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7482" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader386.preheader:1  %p_shl243 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1699, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl243"/></StgValue>
</operation>

<operation id="7356" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2056">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7483" bw="8" op_0_bw="7">
<![CDATA[
.preheader386.preheader:2  %p_shl257_cast = zext i7 %p_shl243 to i8

]]></Node>
<StgValue><ssdm name="p_shl257_cast"/></StgValue>
</operation>

<operation id="7357" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2056">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7484" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader386.preheader:3  %tmp_1700 = shl i5 %co187, 3

]]></Node>
<StgValue><ssdm name="tmp_1700"/></StgValue>
</operation>

<operation id="7358" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2056">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7485" bw="8" op_0_bw="5">
<![CDATA[
.preheader386.preheader:4  %p_shl258_cast = zext i5 %tmp_1700 to i8

]]></Node>
<StgValue><ssdm name="p_shl258_cast"/></StgValue>
</operation>

<operation id="7359" st_id="663" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2056">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7486" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader386.preheader:5  %tmp_847 = sub i8 %p_shl257_cast, %p_shl258_cast

]]></Node>
<StgValue><ssdm name="tmp_847"/></StgValue>
</operation>

<operation id="7360" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2056">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7487" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader386.preheader:6  %p_lshr_f26_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co187, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f26_cast"/></StgValue>
</operation>

<operation id="7361" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2056">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7488" bw="8" op_0_bw="3">
<![CDATA[
.preheader386.preheader:7  %tmp_1130_cast = zext i3 %p_lshr_f26_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_1130_cast"/></StgValue>
</operation>

<operation id="7362" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2056">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7489" bw="0" op_0_bw="0">
<![CDATA[
.preheader386.preheader:8  br label %.preheader386

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7363" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2058">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7546" bw="0" op_0_bw="0">
<![CDATA[
.preheader384.preheader:0  br label %.preheader384

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="664" st_id="664">

<operation id="7364" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7491" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader386:0  %ci78 = phi i5 [ 0, %.preheader386.preheader ], [ %ci_79, %.preheader386.loopexit ]

]]></Node>
<StgValue><ssdm name="ci78"/></StgValue>
</operation>

<operation id="7365" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7492" bw="8" op_0_bw="5">
<![CDATA[
.preheader386:1  %ci78_cast = zext i5 %ci78 to i8

]]></Node>
<StgValue><ssdm name="ci78_cast"/></StgValue>
</operation>

<operation id="7366" st_id="664" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7493" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader386:2  %exitcond21 = icmp eq i5 %ci78, -8

]]></Node>
<StgValue><ssdm name="exitcond21"/></StgValue>
</operation>

<operation id="7367" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7494" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader386:3  %empty_712 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_712"/></StgValue>
</operation>

<operation id="7368" st_id="664" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7495" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader386:4  %ci_79 = add i5 %ci78, 1

]]></Node>
<StgValue><ssdm name="ci_79"/></StgValue>
</operation>

<operation id="7369" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader386:5  br i1 %exitcond21, label %.preheader387.loopexit, label %.preheader385.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7370" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2061">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7498" bw="19" op_0_bw="5">
<![CDATA[
.preheader385.preheader:0  %tmp_850_cast1 = zext i5 %ci78 to i19

]]></Node>
<StgValue><ssdm name="tmp_850_cast1"/></StgValue>
</operation>

<operation id="7371" st_id="664" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2061">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7499" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader385.preheader:1  %tmp_851 = add i8 %tmp_847, %ci78_cast

]]></Node>
<StgValue><ssdm name="tmp_851"/></StgValue>
</operation>

<operation id="7372" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2061">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7500" bw="15" op_0_bw="8">
<![CDATA[
.preheader385.preheader:2  %tmp_852_cast = sext i8 %tmp_851 to i15

]]></Node>
<StgValue><ssdm name="tmp_852_cast"/></StgValue>
</operation>

<operation id="7373" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2061">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7501" bw="0" op_0_bw="0">
<![CDATA[
.preheader385.preheader:3  br label %.preheader385

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7374" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7544" bw="0" op_0_bw="0">
<![CDATA[
.preheader387.loopexit:0  br label %.preheader387

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="665" st_id="665">

<operation id="7375" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7503" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader385:0  %i186 = phi i5 [ %i_187, %209 ], [ 0, %.preheader385.preheader ]

]]></Node>
<StgValue><ssdm name="i186"/></StgValue>
</operation>

<operation id="7376" st_id="665" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7504" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader385:1  %exitcond20 = icmp eq i5 %i186, -16

]]></Node>
<StgValue><ssdm name="exitcond20"/></StgValue>
</operation>

<operation id="7377" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7505" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader385:2  %empty_713 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_713"/></StgValue>
</operation>

<operation id="7378" st_id="665" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7506" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader385:3  %i_187 = add i5 %i186, 1

]]></Node>
<StgValue><ssdm name="i_187"/></StgValue>
</operation>

<operation id="7379" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader385:4  br i1 %exitcond20, label %.preheader386.loopexit, label %209

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7380" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7509" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1711 = trunc i5 %i186 to i4

]]></Node>
<StgValue><ssdm name="tmp_1711"/></StgValue>
</operation>

<operation id="7381" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7510" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl246 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1711, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl246"/></StgValue>
</operation>

<operation id="7382" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7511" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl261_cast = zext i9 %p_shl246 to i10

]]></Node>
<StgValue><ssdm name="p_shl261_cast"/></StgValue>
</operation>

<operation id="7383" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7512" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl247 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1711, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl247"/></StgValue>
</operation>

<operation id="7384" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7513" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl262_cast1 = zext i7 %p_shl247 to i8

]]></Node>
<StgValue><ssdm name="p_shl262_cast1"/></StgValue>
</operation>

<operation id="7385" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7514" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl262_cast = zext i7 %p_shl247 to i10

]]></Node>
<StgValue><ssdm name="p_shl262_cast"/></StgValue>
</operation>

<operation id="7386" st_id="665" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7515" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_861 = sub i10 %p_shl261_cast, %p_shl262_cast

]]></Node>
<StgValue><ssdm name="tmp_861"/></StgValue>
</operation>

<operation id="7387" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7516" bw="13" op_0_bw="10">
<![CDATA[
:7  %tmp_1145_cast = sext i10 %tmp_861 to i13

]]></Node>
<StgValue><ssdm name="tmp_1145_cast"/></StgValue>
</operation>

<operation id="7388" st_id="665" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7517" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8  %tmp85 = add i13 -3464, %tmp_1145_cast

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="7389" st_id="665" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7518" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %tmp_863 = add i13 %tmp85, %co188_cast

]]></Node>
<StgValue><ssdm name="tmp_863"/></StgValue>
</operation>

<operation id="7390" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7528" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %tmp_1716 = shl i5 %i186, 1

]]></Node>
<StgValue><ssdm name="tmp_1716"/></StgValue>
</operation>

<operation id="7391" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7529" bw="8" op_0_bw="5">
<![CDATA[
:20  %p_shl263_cast = zext i5 %tmp_1716 to i8

]]></Node>
<StgValue><ssdm name="p_shl263_cast"/></StgValue>
</operation>

<operation id="7392" st_id="665" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7530" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_864 = sub i8 %p_shl262_cast1, %p_shl263_cast

]]></Node>
<StgValue><ssdm name="tmp_864"/></StgValue>
</operation>

<operation id="7393" st_id="665" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7531" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_866 = add i8 %tmp_864, %tmp_1130_cast

]]></Node>
<StgValue><ssdm name="tmp_866"/></StgValue>
</operation>

<operation id="7394" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7532" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:23  %tmp_1717 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_866, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1717"/></StgValue>
</operation>

<operation id="7395" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7533" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:24  %tmp_1718 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_866, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1718"/></StgValue>
</operation>

<operation id="7396" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7534" bw="15" op_0_bw="13">
<![CDATA[
:25  %p_shl656_cast = sext i13 %tmp_1718 to i15

]]></Node>
<StgValue><ssdm name="p_shl656_cast"/></StgValue>
</operation>

<operation id="7397" st_id="665" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7535" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:26  %tmp_1719 = sub i15 %tmp_1717, %p_shl656_cast

]]></Node>
<StgValue><ssdm name="tmp_1719"/></StgValue>
</operation>

<operation id="7398" st_id="665" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7536" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1720 = add i15 %tmp_852_cast, %tmp_1719

]]></Node>
<StgValue><ssdm name="tmp_1720"/></StgValue>
</operation>

<operation id="7399" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7542" bw="0" op_0_bw="0">
<![CDATA[
.preheader386.loopexit:0  br label %.preheader386

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="666" st_id="666">

<operation id="7400" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7519" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="5">
<![CDATA[
:10  %tmp_1712 = call i18 @_ssdm_op_BitConcatenate.i18.i13.i5(i13 %tmp_863, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1712"/></StgValue>
</operation>

<operation id="7401" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7520" bw="19" op_0_bw="18">
<![CDATA[
:11  %p_shl657_cast = zext i18 %tmp_1712 to i19

]]></Node>
<StgValue><ssdm name="p_shl657_cast"/></StgValue>
</operation>

<operation id="7402" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7521" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
:12  %tmp_1713 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_863, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1713"/></StgValue>
</operation>

<operation id="7403" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7522" bw="19" op_0_bw="16">
<![CDATA[
:13  %p_shl658_cast = zext i16 %tmp_1713 to i19

]]></Node>
<StgValue><ssdm name="p_shl658_cast"/></StgValue>
</operation>

<operation id="7404" st_id="666" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7523" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:14  %tmp_1714 = sub i19 %p_shl657_cast, %p_shl658_cast

]]></Node>
<StgValue><ssdm name="tmp_1714"/></StgValue>
</operation>

<operation id="7405" st_id="666" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7524" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:15  %tmp_1715 = add i19 %tmp_850_cast1, %tmp_1714

]]></Node>
<StgValue><ssdm name="tmp_1715"/></StgValue>
</operation>

<operation id="7406" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7525" bw="64" op_0_bw="19">
<![CDATA[
:16  %tmp_2156_cast = sext i19 %tmp_1715 to i64

]]></Node>
<StgValue><ssdm name="tmp_2156_cast"/></StgValue>
</operation>

<operation id="7407" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7526" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_35 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_2156_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_35"/></StgValue>
</operation>

<operation id="7408" st_id="666" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7527" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_35 = load float* %shuffle_conv_1x1_add_35, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_35"/></StgValue>
</operation>
</state>

<state id="667" st_id="667">

<operation id="7409" st_id="667" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7527" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_35 = load float* %shuffle_conv_1x1_add_35, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_35"/></StgValue>
</operation>

<operation id="7410" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7537" bw="64" op_0_bw="15">
<![CDATA[
:28  %tmp_2163_cast = sext i15 %tmp_1720 to i64

]]></Node>
<StgValue><ssdm name="tmp_2163_cast"/></StgValue>
</operation>

<operation id="7411" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7538" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %weights_96_96_1x1_ad_7 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_2163_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_7"/></StgValue>
</operation>

<operation id="7412" st_id="667" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7539" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:30  store float %shuffle_conv_1x1_loa_35, float* %weights_96_96_1x1_ad_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7413" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7540" bw="0" op_0_bw="0">
<![CDATA[
:31  br label %.preheader385

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="668" st_id="668">

<operation id="7414" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7548" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader384:0  %i184 = phi i5 [ %i_185, %.preheader384.loopexit ], [ 0, %.preheader384.preheader ]

]]></Node>
<StgValue><ssdm name="i184"/></StgValue>
</operation>

<operation id="7415" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7549" bw="8" op_0_bw="5">
<![CDATA[
.preheader384:1  %i185_cast = zext i5 %i184 to i8

]]></Node>
<StgValue><ssdm name="i185_cast"/></StgValue>
</operation>

<operation id="7416" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7550" bw="12" op_0_bw="5">
<![CDATA[
.preheader384:2  %i185_cast1 = zext i5 %i184 to i12

]]></Node>
<StgValue><ssdm name="i185_cast1"/></StgValue>
</operation>

<operation id="7417" st_id="668" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7551" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader384:3  %exitcond19 = icmp eq i5 %i184, -8

]]></Node>
<StgValue><ssdm name="exitcond19"/></StgValue>
</operation>

<operation id="7418" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7552" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader384:4  %empty_714 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_714"/></StgValue>
</operation>

<operation id="7419" st_id="668" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7553" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader384:5  %i_185 = add i5 %i184, 1

]]></Node>
<StgValue><ssdm name="i_185"/></StgValue>
</operation>

<operation id="7420" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7554" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader384:6  br i1 %exitcond19, label %211, label %.preheader383.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7421" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2073">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7556" bw="0" op_0_bw="0">
<![CDATA[
.preheader383.preheader:0  br label %.preheader383

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7422" st_id="668" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2075">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7585" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="669" st_id="669">

<operation id="7423" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7558" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader383:0  %k72 = phi i3 [ %k_73, %210 ], [ 0, %.preheader383.preheader ]

]]></Node>
<StgValue><ssdm name="k72"/></StgValue>
</operation>

<operation id="7424" st_id="669" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7559" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader383:1  %exitcond18 = icmp eq i3 %k72, -4

]]></Node>
<StgValue><ssdm name="exitcond18"/></StgValue>
</operation>

<operation id="7425" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7560" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader383:2  %empty_715 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_715"/></StgValue>
</operation>

<operation id="7426" st_id="669" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7561" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader383:3  %k_73 = add i3 %k72, 1

]]></Node>
<StgValue><ssdm name="k_73"/></StgValue>
</operation>

<operation id="7427" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader383:4  br i1 %exitcond18, label %.preheader384.loopexit, label %210

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7428" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7564" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1710 = trunc i3 %k72 to i2

]]></Node>
<StgValue><ssdm name="tmp_1710"/></StgValue>
</operation>

<operation id="7429" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7565" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl244 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1710, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl244"/></StgValue>
</operation>

<operation id="7430" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7566" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl259_cast = zext i7 %p_shl244 to i8

]]></Node>
<StgValue><ssdm name="p_shl259_cast"/></StgValue>
</operation>

<operation id="7431" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7567" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl245 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1710, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl245"/></StgValue>
</operation>

<operation id="7432" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7568" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl260_cast = zext i5 %p_shl245 to i8

]]></Node>
<StgValue><ssdm name="p_shl260_cast"/></StgValue>
</operation>

<operation id="7433" st_id="669" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7569" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_856 = sub i8 %p_shl259_cast, %p_shl260_cast

]]></Node>
<StgValue><ssdm name="tmp_856"/></StgValue>
</operation>

<operation id="7434" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7570" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_1134_cast = sext i8 %tmp_856 to i12

]]></Node>
<StgValue><ssdm name="tmp_1134_cast"/></StgValue>
</operation>

<operation id="7435" st_id="669" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7571" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp86 = add i12 -1288, %tmp_1134_cast

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="7436" st_id="669" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7572" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_857 = add i12 %i185_cast1, %tmp86

]]></Node>
<StgValue><ssdm name="tmp_857"/></StgValue>
</operation>

<operation id="7437" st_id="669" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7576" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_859 = add i8 %tmp_856, %i185_cast

]]></Node>
<StgValue><ssdm name="tmp_859"/></StgValue>
</operation>

<operation id="7438" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2080">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7583" bw="0" op_0_bw="0">
<![CDATA[
.preheader384.loopexit:0  br label %.preheader384

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="670" st_id="670">

<operation id="7439" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7573" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_858 = zext i12 %tmp_857 to i64

]]></Node>
<StgValue><ssdm name="tmp_858"/></StgValue>
</operation>

<operation id="7440" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7574" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_57 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_858

]]></Node>
<StgValue><ssdm name="bias_addr_57"/></StgValue>
</operation>

<operation id="7441" st_id="670" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7575" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_57 = load float* %bias_addr_57, align 4

]]></Node>
<StgValue><ssdm name="bias_load_57"/></StgValue>
</operation>
</state>

<state id="671" st_id="671">

<operation id="7442" st_id="671" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7575" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_57 = load float* %bias_addr_57, align 4

]]></Node>
<StgValue><ssdm name="bias_load_57"/></StgValue>
</operation>

<operation id="7443" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7577" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_1138_cast = sext i8 %tmp_859 to i32

]]></Node>
<StgValue><ssdm name="tmp_1138_cast"/></StgValue>
</operation>

<operation id="7444" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7578" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_860 = zext i32 %tmp_1138_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_860"/></StgValue>
</operation>

<operation id="7445" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7579" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_11 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_860

]]></Node>
<StgValue><ssdm name="bias_96_addr_11"/></StgValue>
</operation>

<operation id="7446" st_id="671" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7580" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_57, float* %bias_96_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7447" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7581" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader383

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="672" st_id="672">

<operation id="7448" st_id="672" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7585" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7449" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7586" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit831

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="673" st_id="673">

<operation id="7450" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7588" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit831:0  %co189 = phi i5 [ 0, %211 ], [ %co_190, %.loopexit831.loopexit ]

]]></Node>
<StgValue><ssdm name="co189"/></StgValue>
</operation>

<operation id="7451" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7589" bw="8" op_0_bw="5">
<![CDATA[
.loopexit831:1  %co191_cast = zext i5 %co189 to i8

]]></Node>
<StgValue><ssdm name="co191_cast"/></StgValue>
</operation>

<operation id="7452" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7590" bw="11" op_0_bw="5">
<![CDATA[
.loopexit831:2  %co191_cast1 = zext i5 %co189 to i11

]]></Node>
<StgValue><ssdm name="co191_cast1"/></StgValue>
</operation>

<operation id="7453" st_id="673" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7591" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit831:3  %exitcond17 = icmp eq i5 %co189, -8

]]></Node>
<StgValue><ssdm name="exitcond17"/></StgValue>
</operation>

<operation id="7454" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7592" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit831:4  %empty_716 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_716"/></StgValue>
</operation>

<operation id="7455" st_id="673" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7593" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit831:5  %co_190 = add i5 %co189, 1

]]></Node>
<StgValue><ssdm name="co_190"/></StgValue>
</operation>

<operation id="7456" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7594" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit831:6  br i1 %exitcond17, label %.preheader379.preheader, label %.preheader382.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7457" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2086">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7596" bw="0" op_0_bw="0">
<![CDATA[
.preheader382.preheader:0  br label %.preheader382

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7458" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7670" bw="0" op_0_bw="0">
<![CDATA[
.preheader379.preheader:0  br label %.preheader379

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="674" st_id="674">

<operation id="7459" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7598" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader382:0  %w129 = phi i2 [ %w_130, %.preheader382.loopexit ], [ 0, %.preheader382.preheader ]

]]></Node>
<StgValue><ssdm name="w129"/></StgValue>
</operation>

<operation id="7460" st_id="674" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7599" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader382:1  %exitcond16 = icmp eq i2 %w129, -1

]]></Node>
<StgValue><ssdm name="exitcond16"/></StgValue>
</operation>

<operation id="7461" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7600" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader382:2  %empty_717 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_717"/></StgValue>
</operation>

<operation id="7462" st_id="674" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7601" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader382:3  %w_130 = add i2 %w129, 1

]]></Node>
<StgValue><ssdm name="w_130"/></StgValue>
</operation>

<operation id="7463" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader382:4  br i1 %exitcond16, label %.loopexit831.loopexit, label %.preheader381.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7464" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7604" bw="36" op_0_bw="2">
<![CDATA[
.preheader381.preheader:0  %tmp_867_cast1 = zext i2 %w129 to i36

]]></Node>
<StgValue><ssdm name="tmp_867_cast1"/></StgValue>
</operation>

<operation id="7465" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7605" bw="15" op_0_bw="2">
<![CDATA[
.preheader381.preheader:1  %tmp_867_cast = zext i2 %w129 to i15

]]></Node>
<StgValue><ssdm name="tmp_867_cast"/></StgValue>
</operation>

<operation id="7466" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7606" bw="0" op_0_bw="0">
<![CDATA[
.preheader381.preheader:2  br label %.preheader381

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7467" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp><literal name="exitcond16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7668" bw="0" op_0_bw="0">
<![CDATA[
.loopexit831.loopexit:0  br label %.loopexit831

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="675" st_id="675">

<operation id="7468" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7608" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader381:0  %h130 = phi i2 [ 0, %.preheader381.preheader ], [ %h_131, %.preheader381.loopexit ]

]]></Node>
<StgValue><ssdm name="h130"/></StgValue>
</operation>

<operation id="7469" st_id="675" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7609" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader381:1  %exitcond15 = icmp eq i2 %h130, -1

]]></Node>
<StgValue><ssdm name="exitcond15"/></StgValue>
</operation>

<operation id="7470" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7610" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader381:2  %empty_718 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_718"/></StgValue>
</operation>

<operation id="7471" st_id="675" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7611" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader381:3  %h_131 = add i2 %h130, 1

]]></Node>
<StgValue><ssdm name="h_131"/></StgValue>
</operation>

<operation id="7472" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader381:4  br i1 %exitcond15, label %.preheader382.loopexit, label %.preheader380.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7473" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7614" bw="11" op_0_bw="2">
<![CDATA[
.preheader380.preheader:0  %tmp_874_cast1 = zext i2 %h130 to i11

]]></Node>
<StgValue><ssdm name="tmp_874_cast1"/></StgValue>
</operation>

<operation id="7474" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7615" bw="15" op_0_bw="2">
<![CDATA[
.preheader380.preheader:1  %tmp_874_cast = zext i2 %h130 to i15

]]></Node>
<StgValue><ssdm name="tmp_874_cast"/></StgValue>
</operation>

<operation id="7475" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7616" bw="0" op_0_bw="0">
<![CDATA[
.preheader380.preheader:2  br label %.preheader380

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7476" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7666" bw="0" op_0_bw="0">
<![CDATA[
.preheader382.loopexit:0  br label %.preheader382

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="676" st_id="676">

<operation id="7477" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7618" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader380:0  %i192 = phi i3 [ %i_193, %212 ], [ 0, %.preheader380.preheader ]

]]></Node>
<StgValue><ssdm name="i192"/></StgValue>
</operation>

<operation id="7478" st_id="676" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7619" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader380:1  %exitcond14 = icmp eq i3 %i192, -4

]]></Node>
<StgValue><ssdm name="exitcond14"/></StgValue>
</operation>

<operation id="7479" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7620" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader380:2  %empty_719 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_719"/></StgValue>
</operation>

<operation id="7480" st_id="676" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7621" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader380:3  %i_193 = add i3 %i192, 1

]]></Node>
<StgValue><ssdm name="i_193"/></StgValue>
</operation>

<operation id="7481" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7622" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader380:4  br i1 %exitcond14, label %.preheader381.loopexit, label %212

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7482" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7624" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1724 = trunc i3 %i192 to i2

]]></Node>
<StgValue><ssdm name="tmp_1724"/></StgValue>
</operation>

<operation id="7483" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7625" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl251 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1724, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl251"/></StgValue>
</operation>

<operation id="7484" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7626" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl270_cast = zext i7 %p_shl251 to i8

]]></Node>
<StgValue><ssdm name="p_shl270_cast"/></StgValue>
</operation>

<operation id="7485" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7627" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl252 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1724, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl252"/></StgValue>
</operation>

<operation id="7486" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7628" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl271_cast = zext i5 %p_shl252 to i8

]]></Node>
<StgValue><ssdm name="p_shl271_cast"/></StgValue>
</operation>

<operation id="7487" st_id="676" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7629" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_878 = sub i8 %p_shl270_cast, %p_shl271_cast

]]></Node>
<StgValue><ssdm name="tmp_878"/></StgValue>
</operation>

<operation id="7488" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7630" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_1171_cast = sext i8 %tmp_878 to i11

]]></Node>
<StgValue><ssdm name="tmp_1171_cast"/></StgValue>
</operation>

<operation id="7489" st_id="676" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7631" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp87 = add i11 984, %tmp_1171_cast

]]></Node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="7490" st_id="676" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7632" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_880 = add i11 %co191_cast1, %tmp87

]]></Node>
<StgValue><ssdm name="tmp_880"/></StgValue>
</operation>

<operation id="7491" st_id="676" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7645" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_883 = add i8 %tmp_878, %co191_cast

]]></Node>
<StgValue><ssdm name="tmp_883"/></StgValue>
</operation>

<operation id="7492" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2103">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7664" bw="0" op_0_bw="0">
<![CDATA[
.preheader381.loopexit:0  br label %.preheader381

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="677" st_id="677">

<operation id="7493" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7633" bw="14" op_0_bw="11">
<![CDATA[
:9  %tmp_881_cast = zext i11 %tmp_880 to i14

]]></Node>
<StgValue><ssdm name="tmp_881_cast"/></StgValue>
</operation>

<operation id="7494" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7634" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
:10  %tmp_1725 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_880, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1725"/></StgValue>
</operation>

<operation id="7495" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7635" bw="14" op_0_bw="13">
<![CDATA[
:11  %p_shl662_cast = zext i13 %tmp_1725 to i14

]]></Node>
<StgValue><ssdm name="p_shl662_cast"/></StgValue>
</operation>

<operation id="7496" st_id="677" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7636" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:12  %tmp_1726 = sub i14 %p_shl662_cast, %tmp_881_cast

]]></Node>
<StgValue><ssdm name="tmp_1726"/></StgValue>
</operation>

<operation id="7497" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7637" bw="15" op_0_bw="14">
<![CDATA[
:13  %tmp_2171_cast = sext i14 %tmp_1726 to i15

]]></Node>
<StgValue><ssdm name="tmp_2171_cast"/></StgValue>
</operation>

<operation id="7498" st_id="677" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7638" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:14  %tmp_1727 = add i15 %tmp_2171_cast, %tmp_867_cast

]]></Node>
<StgValue><ssdm name="tmp_1727"/></StgValue>
</operation>

<operation id="7499" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7639" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:15  %tmp_1728 = shl i15 %tmp_1727, 2

]]></Node>
<StgValue><ssdm name="tmp_1728"/></StgValue>
</operation>

<operation id="7500" st_id="677" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7640" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_1729 = sub i15 %tmp_1728, %tmp_1727

]]></Node>
<StgValue><ssdm name="tmp_1729"/></StgValue>
</operation>

<operation id="7501" st_id="677" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7641" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_1730 = add i15 %tmp_1729, %tmp_874_cast

]]></Node>
<StgValue><ssdm name="tmp_1730"/></StgValue>
</operation>

<operation id="7502" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7646" bw="32" op_0_bw="8">
<![CDATA[
:22  %tmp_1175_cast = sext i8 %tmp_883 to i32

]]></Node>
<StgValue><ssdm name="tmp_1175_cast"/></StgValue>
</operation>

<operation id="7503" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7647" bw="35" op_0_bw="32">
<![CDATA[
:23  %tmp_884_cast = zext i32 %tmp_1175_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_884_cast"/></StgValue>
</operation>

<operation id="7504" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7648" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:24  %tmp_1731 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_883, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1731"/></StgValue>
</operation>

<operation id="7505" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7649" bw="34" op_0_bw="10">
<![CDATA[
:25  %tmp_1732 = sext i10 %tmp_1731 to i34

]]></Node>
<StgValue><ssdm name="tmp_1732"/></StgValue>
</operation>

<operation id="7506" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7650" bw="35" op_0_bw="34">
<![CDATA[
:26  %p_shl660_cast = zext i34 %tmp_1732 to i35

]]></Node>
<StgValue><ssdm name="p_shl660_cast"/></StgValue>
</operation>

<operation id="7507" st_id="677" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7651" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:27  %tmp_1733 = sub i35 %p_shl660_cast, %tmp_884_cast

]]></Node>
<StgValue><ssdm name="tmp_1733"/></StgValue>
</operation>

<operation id="7508" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7652" bw="36" op_0_bw="35">
<![CDATA[
:28  %tmp_2178_cast = sext i35 %tmp_1733 to i36

]]></Node>
<StgValue><ssdm name="tmp_2178_cast"/></StgValue>
</operation>

<operation id="7509" st_id="677" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7653" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:29  %tmp_1734 = add i36 %tmp_2178_cast, %tmp_867_cast1

]]></Node>
<StgValue><ssdm name="tmp_1734"/></StgValue>
</operation>

<operation id="7510" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7654" bw="11" op_0_bw="36">
<![CDATA[
:30  %tmp_1735 = trunc i36 %tmp_1734 to i11

]]></Node>
<StgValue><ssdm name="tmp_1735"/></StgValue>
</operation>

<operation id="7511" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7655" bw="9" op_0_bw="36">
<![CDATA[
:31  %tmp_1736 = trunc i36 %tmp_1734 to i9

]]></Node>
<StgValue><ssdm name="tmp_1736"/></StgValue>
</operation>
</state>

<state id="678" st_id="678">

<operation id="7512" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7642" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_2175_cast = zext i15 %tmp_1730 to i64

]]></Node>
<StgValue><ssdm name="tmp_2175_cast"/></StgValue>
</operation>

<operation id="7513" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7643" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_3x3_add_19 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_2175_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_19"/></StgValue>
</operation>

<operation id="7514" st_id="678" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7644" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_19 = load float* %shuffle_conv_3x3_add_19, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_19"/></StgValue>
</operation>

<operation id="7515" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7656" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:32  %p_shl659_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_1736, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl659_cast"/></StgValue>
</operation>

<operation id="7516" st_id="678" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7657" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  %tmp_1737 = sub i11 %p_shl659_cast, %tmp_1735

]]></Node>
<StgValue><ssdm name="tmp_1737"/></StgValue>
</operation>

<operation id="7517" st_id="678" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7658" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:34  %tmp_1738 = add i11 %tmp_1737, %tmp_874_cast1

]]></Node>
<StgValue><ssdm name="tmp_1738"/></StgValue>
</operation>
</state>

<state id="679" st_id="679">

<operation id="7518" st_id="679" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7644" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_19 = load float* %shuffle_conv_3x3_add_19, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_19"/></StgValue>
</operation>

<operation id="7519" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7659" bw="64" op_0_bw="11">
<![CDATA[
:35  %tmp_2182_cast = zext i11 %tmp_1738 to i64

]]></Node>
<StgValue><ssdm name="tmp_2182_cast"/></StgValue>
</operation>

<operation id="7520" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7660" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %weights_96_1_3x3_add_4 = getelementptr [864 x float]* @weights_96_1_3x3, i64 0, i64 %tmp_2182_cast

]]></Node>
<StgValue><ssdm name="weights_96_1_3x3_add_4"/></StgValue>
</operation>

<operation id="7521" st_id="679" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7661" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:37  store float %shuffle_conv_3x3_loa_19, float* %weights_96_1_3x3_add_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7522" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7662" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %.preheader380

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="680" st_id="680">

<operation id="7523" st_id="680" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7672" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader379:0  %i188 = phi i5 [ %i_189, %.preheader379.loopexit ], [ 0, %.preheader379.preheader ]

]]></Node>
<StgValue><ssdm name="i188"/></StgValue>
</operation>

<operation id="7524" st_id="680" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7673" bw="8" op_0_bw="5">
<![CDATA[
.preheader379:1  %i189_cast = zext i5 %i188 to i8

]]></Node>
<StgValue><ssdm name="i189_cast"/></StgValue>
</operation>

<operation id="7525" st_id="680" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7674" bw="12" op_0_bw="5">
<![CDATA[
.preheader379:2  %i189_cast1 = zext i5 %i188 to i12

]]></Node>
<StgValue><ssdm name="i189_cast1"/></StgValue>
</operation>

<operation id="7526" st_id="680" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7675" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader379:3  %exitcond13 = icmp eq i5 %i188, -8

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="7527" st_id="680" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7676" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader379:4  %empty_720 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_720"/></StgValue>
</operation>

<operation id="7528" st_id="680" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7677" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader379:5  %i_189 = add i5 %i188, 1

]]></Node>
<StgValue><ssdm name="i_189"/></StgValue>
</operation>

<operation id="7529" st_id="680" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7678" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader379:6  br i1 %exitcond13, label %214, label %.preheader378.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7530" st_id="680" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2109">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7680" bw="0" op_0_bw="0">
<![CDATA[
.preheader378.preheader:0  br label %.preheader378

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7531" st_id="680" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2111">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7709" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_4_no_rel([3456 x float]* @buffer1_1_96_4x4_p, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [3456 x float]* @buffer0_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="681" st_id="681">

<operation id="7532" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7682" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader378:0  %k74 = phi i3 [ %k_75, %213 ], [ 0, %.preheader378.preheader ]

]]></Node>
<StgValue><ssdm name="k74"/></StgValue>
</operation>

<operation id="7533" st_id="681" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7683" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader378:1  %exitcond12 = icmp eq i3 %k74, -4

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="7534" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7684" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader378:2  %empty_721 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_721"/></StgValue>
</operation>

<operation id="7535" st_id="681" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7685" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader378:3  %k_75 = add i3 %k74, 1

]]></Node>
<StgValue><ssdm name="k_75"/></StgValue>
</operation>

<operation id="7536" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7686" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader378:4  br i1 %exitcond12, label %.preheader379.loopexit, label %213

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7537" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7688" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1723 = trunc i3 %k74 to i2

]]></Node>
<StgValue><ssdm name="tmp_1723"/></StgValue>
</operation>

<operation id="7538" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7689" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl249 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1723, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl249"/></StgValue>
</operation>

<operation id="7539" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7690" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl264_cast = zext i7 %p_shl249 to i8

]]></Node>
<StgValue><ssdm name="p_shl264_cast"/></StgValue>
</operation>

<operation id="7540" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7691" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl250 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1723, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl250"/></StgValue>
</operation>

<operation id="7541" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7692" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl265_cast = zext i5 %p_shl250 to i8

]]></Node>
<StgValue><ssdm name="p_shl265_cast"/></StgValue>
</operation>

<operation id="7542" st_id="681" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7693" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_869 = sub i8 %p_shl264_cast, %p_shl265_cast

]]></Node>
<StgValue><ssdm name="tmp_869"/></StgValue>
</operation>

<operation id="7543" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7694" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_1152_cast = sext i8 %tmp_869 to i12

]]></Node>
<StgValue><ssdm name="tmp_1152_cast"/></StgValue>
</operation>

<operation id="7544" st_id="681" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7695" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp88 = add i12 -1192, %tmp_1152_cast

]]></Node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="7545" st_id="681" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7696" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_870 = add i12 %i189_cast1, %tmp88

]]></Node>
<StgValue><ssdm name="tmp_870"/></StgValue>
</operation>

<operation id="7546" st_id="681" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7700" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_872 = add i8 %tmp_869, %i189_cast

]]></Node>
<StgValue><ssdm name="tmp_872"/></StgValue>
</operation>

<operation id="7547" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7707" bw="0" op_0_bw="0">
<![CDATA[
.preheader379.loopexit:0  br label %.preheader379

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="682" st_id="682">

<operation id="7548" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7697" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_871 = zext i12 %tmp_870 to i64

]]></Node>
<StgValue><ssdm name="tmp_871"/></StgValue>
</operation>

<operation id="7549" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7698" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_58 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_871

]]></Node>
<StgValue><ssdm name="bias_addr_58"/></StgValue>
</operation>

<operation id="7550" st_id="682" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7699" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_58 = load float* %bias_addr_58, align 4

]]></Node>
<StgValue><ssdm name="bias_load_58"/></StgValue>
</operation>
</state>

<state id="683" st_id="683">

<operation id="7551" st_id="683" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7699" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_58 = load float* %bias_addr_58, align 4

]]></Node>
<StgValue><ssdm name="bias_load_58"/></StgValue>
</operation>

<operation id="7552" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7701" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_1156_cast = sext i8 %tmp_872 to i32

]]></Node>
<StgValue><ssdm name="tmp_1156_cast"/></StgValue>
</operation>

<operation id="7553" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7702" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_873 = zext i32 %tmp_1156_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_873"/></StgValue>
</operation>

<operation id="7554" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7703" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_12 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_873

]]></Node>
<StgValue><ssdm name="bias_96_addr_12"/></StgValue>
</operation>

<operation id="7555" st_id="683" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7704" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_58, float* %bias_96_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7556" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7705" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader378

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="684" st_id="684">

<operation id="7557" st_id="684" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7709" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_4_no_rel([3456 x float]* @buffer1_1_96_4x4_p, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [3456 x float]* @buffer0_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7558" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7710" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit830

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="685" st_id="685">

<operation id="7559" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7712" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit830:0  %co191 = phi i5 [ 0, %214 ], [ %co_192, %.loopexit830.loopexit ]

]]></Node>
<StgValue><ssdm name="co191"/></StgValue>
</operation>

<operation id="7560" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7713" bw="13" op_0_bw="5">
<![CDATA[
.loopexit830:1  %co193_cast = zext i5 %co191 to i13

]]></Node>
<StgValue><ssdm name="co193_cast"/></StgValue>
</operation>

<operation id="7561" st_id="685" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7714" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit830:2  %exitcond11 = icmp eq i5 %co191, -8

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="7562" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7715" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit830:3  %empty_722 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_722"/></StgValue>
</operation>

<operation id="7563" st_id="685" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7716" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit830:4  %co_192 = add i5 %co191, 1

]]></Node>
<StgValue><ssdm name="co_192"/></StgValue>
</operation>

<operation id="7564" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7717" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit830:5  br i1 %exitcond11, label %.preheader375.preheader, label %.preheader377.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7565" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2122">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7719" bw="2" op_0_bw="5">
<![CDATA[
.preheader377.preheader:0  %tmp_1721 = trunc i5 %co191 to i2

]]></Node>
<StgValue><ssdm name="tmp_1721"/></StgValue>
</operation>

<operation id="7566" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2122">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7720" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader377.preheader:1  %p_shl248 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1721, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl248"/></StgValue>
</operation>

<operation id="7567" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2122">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7721" bw="8" op_0_bw="7">
<![CDATA[
.preheader377.preheader:2  %p_shl266_cast = zext i7 %p_shl248 to i8

]]></Node>
<StgValue><ssdm name="p_shl266_cast"/></StgValue>
</operation>

<operation id="7568" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2122">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7722" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader377.preheader:3  %tmp_1722 = shl i5 %co191, 3

]]></Node>
<StgValue><ssdm name="tmp_1722"/></StgValue>
</operation>

<operation id="7569" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2122">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7723" bw="8" op_0_bw="5">
<![CDATA[
.preheader377.preheader:4  %p_shl267_cast = zext i5 %tmp_1722 to i8

]]></Node>
<StgValue><ssdm name="p_shl267_cast"/></StgValue>
</operation>

<operation id="7570" st_id="685" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2122">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7724" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader377.preheader:5  %tmp_868 = sub i8 %p_shl266_cast, %p_shl267_cast

]]></Node>
<StgValue><ssdm name="tmp_868"/></StgValue>
</operation>

<operation id="7571" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2122">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7725" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader377.preheader:6  %p_lshr_f27_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co191, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f27_cast"/></StgValue>
</operation>

<operation id="7572" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2122">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7726" bw="8" op_0_bw="3">
<![CDATA[
.preheader377.preheader:7  %tmp_1160_cast = zext i3 %p_lshr_f27_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_1160_cast"/></StgValue>
</operation>

<operation id="7573" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2122">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7727" bw="0" op_0_bw="0">
<![CDATA[
.preheader377.preheader:8  br label %.preheader377

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7574" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2124">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7784" bw="0" op_0_bw="0">
<![CDATA[
.preheader375.preheader:0  br label %.preheader375

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="686" st_id="686">

<operation id="7575" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7729" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader377:0  %ci80 = phi i5 [ 0, %.preheader377.preheader ], [ %ci_81, %.preheader377.loopexit ]

]]></Node>
<StgValue><ssdm name="ci80"/></StgValue>
</operation>

<operation id="7576" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7730" bw="8" op_0_bw="5">
<![CDATA[
.preheader377:1  %ci80_cast = zext i5 %ci80 to i8

]]></Node>
<StgValue><ssdm name="ci80_cast"/></StgValue>
</operation>

<operation id="7577" st_id="686" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7731" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader377:2  %exitcond10 = icmp eq i5 %ci80, -8

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="7578" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7732" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader377:3  %empty_723 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_723"/></StgValue>
</operation>

<operation id="7579" st_id="686" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7733" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader377:4  %ci_81 = add i5 %ci80, 1

]]></Node>
<StgValue><ssdm name="ci_81"/></StgValue>
</operation>

<operation id="7580" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7734" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader377:5  br i1 %exitcond10, label %.loopexit830.loopexit, label %.preheader376.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7581" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2127">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7736" bw="19" op_0_bw="5">
<![CDATA[
.preheader376.preheader:0  %tmp_875_cast = zext i5 %ci80 to i19

]]></Node>
<StgValue><ssdm name="tmp_875_cast"/></StgValue>
</operation>

<operation id="7582" st_id="686" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2127">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7737" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader376.preheader:1  %tmp_876 = add i8 %tmp_868, %ci80_cast

]]></Node>
<StgValue><ssdm name="tmp_876"/></StgValue>
</operation>

<operation id="7583" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2127">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7738" bw="15" op_0_bw="8">
<![CDATA[
.preheader376.preheader:2  %tmp_877_cast = sext i8 %tmp_876 to i15

]]></Node>
<StgValue><ssdm name="tmp_877_cast"/></StgValue>
</operation>

<operation id="7584" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2127">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7739" bw="0" op_0_bw="0">
<![CDATA[
.preheader376.preheader:3  br label %.preheader376

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7585" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2129">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7782" bw="0" op_0_bw="0">
<![CDATA[
.loopexit830.loopexit:0  br label %.loopexit830

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="687" st_id="687">

<operation id="7586" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7741" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader376:0  %i194 = phi i5 [ %i_195, %215 ], [ 0, %.preheader376.preheader ]

]]></Node>
<StgValue><ssdm name="i194"/></StgValue>
</operation>

<operation id="7587" st_id="687" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7742" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader376:1  %exitcond9 = icmp eq i5 %i194, -16

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="7588" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7743" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader376:2  %empty_724 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_724"/></StgValue>
</operation>

<operation id="7589" st_id="687" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7744" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader376:3  %i_195 = add i5 %i194, 1

]]></Node>
<StgValue><ssdm name="i_195"/></StgValue>
</operation>

<operation id="7590" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7745" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader376:4  br i1 %exitcond9, label %.preheader377.loopexit, label %215

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7591" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7747" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1743 = trunc i5 %i194 to i4

]]></Node>
<StgValue><ssdm name="tmp_1743"/></StgValue>
</operation>

<operation id="7592" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7748" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl255 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1743, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl255"/></StgValue>
</operation>

<operation id="7593" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7749" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl272_cast = zext i9 %p_shl255 to i10

]]></Node>
<StgValue><ssdm name="p_shl272_cast"/></StgValue>
</operation>

<operation id="7594" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7750" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl256 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1743, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl256"/></StgValue>
</operation>

<operation id="7595" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7751" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl273_cast1 = zext i7 %p_shl256 to i8

]]></Node>
<StgValue><ssdm name="p_shl273_cast1"/></StgValue>
</operation>

<operation id="7596" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7752" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl273_cast = zext i7 %p_shl256 to i10

]]></Node>
<StgValue><ssdm name="p_shl273_cast"/></StgValue>
</operation>

<operation id="7597" st_id="687" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7753" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_890 = sub i10 %p_shl272_cast, %p_shl273_cast

]]></Node>
<StgValue><ssdm name="tmp_890"/></StgValue>
</operation>

<operation id="7598" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7754" bw="13" op_0_bw="10">
<![CDATA[
:7  %tmp_1178_cast = sext i10 %tmp_890 to i13

]]></Node>
<StgValue><ssdm name="tmp_1178_cast"/></StgValue>
</operation>

<operation id="7599" st_id="687" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7755" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8  %tmp89 = add i13 -3080, %tmp_1178_cast

]]></Node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="7600" st_id="687" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7756" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %tmp_891 = add i13 %tmp89, %co193_cast

]]></Node>
<StgValue><ssdm name="tmp_891"/></StgValue>
</operation>

<operation id="7601" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7766" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %tmp_1748 = shl i5 %i194, 1

]]></Node>
<StgValue><ssdm name="tmp_1748"/></StgValue>
</operation>

<operation id="7602" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7767" bw="8" op_0_bw="5">
<![CDATA[
:20  %p_shl274_cast = zext i5 %tmp_1748 to i8

]]></Node>
<StgValue><ssdm name="p_shl274_cast"/></StgValue>
</operation>

<operation id="7603" st_id="687" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7768" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_892 = sub i8 %p_shl273_cast1, %p_shl274_cast

]]></Node>
<StgValue><ssdm name="tmp_892"/></StgValue>
</operation>

<operation id="7604" st_id="687" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7769" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_893 = add i8 %tmp_892, %tmp_1160_cast

]]></Node>
<StgValue><ssdm name="tmp_893"/></StgValue>
</operation>

<operation id="7605" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7770" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:23  %tmp_1749 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_893, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1749"/></StgValue>
</operation>

<operation id="7606" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7771" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:24  %tmp_1750 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_893, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1750"/></StgValue>
</operation>

<operation id="7607" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7772" bw="15" op_0_bw="13">
<![CDATA[
:25  %p_shl664_cast = sext i13 %tmp_1750 to i15

]]></Node>
<StgValue><ssdm name="p_shl664_cast"/></StgValue>
</operation>

<operation id="7608" st_id="687" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7773" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:26  %tmp_1751 = sub i15 %tmp_1749, %p_shl664_cast

]]></Node>
<StgValue><ssdm name="tmp_1751"/></StgValue>
</operation>

<operation id="7609" st_id="687" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7774" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1752 = add i15 %tmp_877_cast, %tmp_1751

]]></Node>
<StgValue><ssdm name="tmp_1752"/></StgValue>
</operation>

<operation id="7610" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2134">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7780" bw="0" op_0_bw="0">
<![CDATA[
.preheader377.loopexit:0  br label %.preheader377

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="688" st_id="688">

<operation id="7611" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7757" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="5">
<![CDATA[
:10  %tmp_1744 = call i18 @_ssdm_op_BitConcatenate.i18.i13.i5(i13 %tmp_891, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1744"/></StgValue>
</operation>

<operation id="7612" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7758" bw="19" op_0_bw="18">
<![CDATA[
:11  %p_shl665_cast = zext i18 %tmp_1744 to i19

]]></Node>
<StgValue><ssdm name="p_shl665_cast"/></StgValue>
</operation>

<operation id="7613" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7759" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
:12  %tmp_1745 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_891, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1745"/></StgValue>
</operation>

<operation id="7614" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7760" bw="19" op_0_bw="16">
<![CDATA[
:13  %p_shl666_cast = zext i16 %tmp_1745 to i19

]]></Node>
<StgValue><ssdm name="p_shl666_cast"/></StgValue>
</operation>

<operation id="7615" st_id="688" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7761" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:14  %tmp_1746 = sub i19 %p_shl665_cast, %p_shl666_cast

]]></Node>
<StgValue><ssdm name="tmp_1746"/></StgValue>
</operation>

<operation id="7616" st_id="688" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7762" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:15  %tmp_1747 = add i19 %tmp_875_cast, %tmp_1746

]]></Node>
<StgValue><ssdm name="tmp_1747"/></StgValue>
</operation>

<operation id="7617" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7763" bw="64" op_0_bw="19">
<![CDATA[
:16  %tmp_2193_cast = sext i19 %tmp_1747 to i64

]]></Node>
<StgValue><ssdm name="tmp_2193_cast"/></StgValue>
</operation>

<operation id="7618" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7764" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_36 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_2193_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_36"/></StgValue>
</operation>

<operation id="7619" st_id="688" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7765" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_36 = load float* %shuffle_conv_1x1_add_36, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_36"/></StgValue>
</operation>
</state>

<state id="689" st_id="689">

<operation id="7620" st_id="689" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7765" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_36 = load float* %shuffle_conv_1x1_add_36, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_36"/></StgValue>
</operation>

<operation id="7621" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7775" bw="64" op_0_bw="15">
<![CDATA[
:28  %tmp_2200_cast = sext i15 %tmp_1752 to i64

]]></Node>
<StgValue><ssdm name="tmp_2200_cast"/></StgValue>
</operation>

<operation id="7622" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7776" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %weights_96_96_1x1_ad_8 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_2200_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_8"/></StgValue>
</operation>

<operation id="7623" st_id="689" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7777" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:30  store float %shuffle_conv_1x1_loa_36, float* %weights_96_96_1x1_ad_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7624" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7778" bw="0" op_0_bw="0">
<![CDATA[
:31  br label %.preheader376

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="690" st_id="690">

<operation id="7625" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7786" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader375:0  %i190 = phi i5 [ %i_191, %.preheader375.loopexit ], [ 0, %.preheader375.preheader ]

]]></Node>
<StgValue><ssdm name="i190"/></StgValue>
</operation>

<operation id="7626" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7787" bw="8" op_0_bw="5">
<![CDATA[
.preheader375:1  %i191_cast = zext i5 %i190 to i8

]]></Node>
<StgValue><ssdm name="i191_cast"/></StgValue>
</operation>

<operation id="7627" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7788" bw="12" op_0_bw="5">
<![CDATA[
.preheader375:2  %i191_cast1 = zext i5 %i190 to i12

]]></Node>
<StgValue><ssdm name="i191_cast1"/></StgValue>
</operation>

<operation id="7628" st_id="690" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7789" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader375:3  %exitcond8 = icmp eq i5 %i190, -8

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="7629" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7790" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader375:4  %empty_725 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_725"/></StgValue>
</operation>

<operation id="7630" st_id="690" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7791" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader375:5  %i_191 = add i5 %i190, 1

]]></Node>
<StgValue><ssdm name="i_191"/></StgValue>
</operation>

<operation id="7631" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7792" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader375:6  br i1 %exitcond8, label %217, label %.preheader374.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7632" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2139">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7794" bw="0" op_0_bw="0">
<![CDATA[
.preheader374.preheader:0  br label %.preheader374

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7633" st_id="690" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2141">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7823" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="691" st_id="691">

<operation id="7634" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7796" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader374:0  %k76 = phi i3 [ %k_77, %216 ], [ 0, %.preheader374.preheader ]

]]></Node>
<StgValue><ssdm name="k76"/></StgValue>
</operation>

<operation id="7635" st_id="691" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7797" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader374:1  %exitcond7 = icmp eq i3 %k76, -4

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="7636" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7798" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader374:2  %empty_726 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_726"/></StgValue>
</operation>

<operation id="7637" st_id="691" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7799" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader374:3  %k_77 = add i3 %k76, 1

]]></Node>
<StgValue><ssdm name="k_77"/></StgValue>
</operation>

<operation id="7638" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7800" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader374:4  br i1 %exitcond7, label %.preheader375.loopexit, label %216

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7639" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7802" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1742 = trunc i3 %k76 to i2

]]></Node>
<StgValue><ssdm name="tmp_1742"/></StgValue>
</operation>

<operation id="7640" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7803" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl253 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1742, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl253"/></StgValue>
</operation>

<operation id="7641" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7804" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl268_cast = zext i7 %p_shl253 to i8

]]></Node>
<StgValue><ssdm name="p_shl268_cast"/></StgValue>
</operation>

<operation id="7642" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7805" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl254 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1742, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl254"/></StgValue>
</operation>

<operation id="7643" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7806" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl269_cast = zext i5 %p_shl254 to i8

]]></Node>
<StgValue><ssdm name="p_shl269_cast"/></StgValue>
</operation>

<operation id="7644" st_id="691" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7807" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_885 = sub i8 %p_shl268_cast, %p_shl269_cast

]]></Node>
<StgValue><ssdm name="tmp_885"/></StgValue>
</operation>

<operation id="7645" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7808" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_1162_cast = sext i8 %tmp_885 to i12

]]></Node>
<StgValue><ssdm name="tmp_1162_cast"/></StgValue>
</operation>

<operation id="7646" st_id="691" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7809" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp90 = add i12 -1096, %tmp_1162_cast

]]></Node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="7647" st_id="691" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7810" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_886 = add i12 %i191_cast1, %tmp90

]]></Node>
<StgValue><ssdm name="tmp_886"/></StgValue>
</operation>

<operation id="7648" st_id="691" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7814" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_888 = add i8 %tmp_885, %i191_cast

]]></Node>
<StgValue><ssdm name="tmp_888"/></StgValue>
</operation>

<operation id="7649" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2146">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7821" bw="0" op_0_bw="0">
<![CDATA[
.preheader375.loopexit:0  br label %.preheader375

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="692" st_id="692">

<operation id="7650" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7811" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_887 = zext i12 %tmp_886 to i64

]]></Node>
<StgValue><ssdm name="tmp_887"/></StgValue>
</operation>

<operation id="7651" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7812" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_59 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_887

]]></Node>
<StgValue><ssdm name="bias_addr_59"/></StgValue>
</operation>

<operation id="7652" st_id="692" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7813" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_59 = load float* %bias_addr_59, align 4

]]></Node>
<StgValue><ssdm name="bias_load_59"/></StgValue>
</operation>
</state>

<state id="693" st_id="693">

<operation id="7653" st_id="693" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7813" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_59 = load float* %bias_addr_59, align 4

]]></Node>
<StgValue><ssdm name="bias_load_59"/></StgValue>
</operation>

<operation id="7654" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7815" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_1166_cast = sext i8 %tmp_888 to i32

]]></Node>
<StgValue><ssdm name="tmp_1166_cast"/></StgValue>
</operation>

<operation id="7655" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7816" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_889 = zext i32 %tmp_1166_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_889"/></StgValue>
</operation>

<operation id="7656" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7817" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_13 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_889

]]></Node>
<StgValue><ssdm name="bias_96_addr_13"/></StgValue>
</operation>

<operation id="7657" st_id="693" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7818" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_59, float* %bias_96_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7658" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7819" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader374

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="694" st_id="694">

<operation id="7659" st_id="694" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7823" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4_p([3456 x float]* @buffer0_1_96_4x4_p, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [3456 x float]* @buffer1_1_96_4x4_p) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7660" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7824" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit829

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="695" st_id="695">

<operation id="7661" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7826" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit829:0  %co193 = phi i7 [ 0, %217 ], [ %co_194, %.loopexit829.loopexit ]

]]></Node>
<StgValue><ssdm name="co193"/></StgValue>
</operation>

<operation id="7662" st_id="695" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7827" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit829:1  %exitcond6 = icmp eq i7 %co193, -32

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="7663" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7828" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit829:2  %empty_727 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_727"/></StgValue>
</operation>

<operation id="7664" st_id="695" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7829" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit829:3  %co_194 = add i7 %co193, 1

]]></Node>
<StgValue><ssdm name="co_194"/></StgValue>
</operation>

<operation id="7665" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit829:4  br i1 %exitcond6, label %219, label %.preheader373.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7666" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2152">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7832" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader373.preheader:0  %tmp_1739 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co193, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1739"/></StgValue>
</operation>

<operation id="7667" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2152">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7833" bw="11" op_0_bw="10">
<![CDATA[
.preheader373.preheader:1  %p_shl667_cast = zext i10 %tmp_1739 to i11

]]></Node>
<StgValue><ssdm name="p_shl667_cast"/></StgValue>
</operation>

<operation id="7668" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2152">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7834" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader373.preheader:2  %tmp_1740 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co193, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1740"/></StgValue>
</operation>

<operation id="7669" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2152">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7835" bw="11" op_0_bw="8">
<![CDATA[
.preheader373.preheader:3  %p_shl668_cast = zext i8 %tmp_1740 to i11

]]></Node>
<StgValue><ssdm name="p_shl668_cast"/></StgValue>
</operation>

<operation id="7670" st_id="695" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2152">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7836" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader373.preheader:4  %tmp_1741 = sub i11 %p_shl667_cast, %p_shl668_cast

]]></Node>
<StgValue><ssdm name="tmp_1741"/></StgValue>
</operation>

<operation id="7671" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2152">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7837" bw="12" op_0_bw="11">
<![CDATA[
.preheader373.preheader:5  %tmp_2185_cast = sext i11 %tmp_1741 to i12

]]></Node>
<StgValue><ssdm name="tmp_2185_cast"/></StgValue>
</operation>

<operation id="7672" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2152">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7838" bw="0" op_0_bw="0">
<![CDATA[
.preheader373.preheader:6  br label %.preheader373

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7673" st_id="695" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2154">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7874" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_96_p([3456 x float]* @buffer0_1_96_4x4_p, [6912 x float]* @shuffleunit2_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="696" st_id="696">

<operation id="7674" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7840" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader373:0  %h132 = phi i3 [ 0, %.preheader373.preheader ], [ %h_133, %.preheader373.loopexit ]

]]></Node>
<StgValue><ssdm name="h132"/></StgValue>
</operation>

<operation id="7675" st_id="696" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7841" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader373:1  %exitcond5 = icmp eq i3 %h132, -4

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="7676" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7842" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader373:2  %empty_728 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_728"/></StgValue>
</operation>

<operation id="7677" st_id="696" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7843" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader373:3  %h_133 = add i3 %h132, 1

]]></Node>
<StgValue><ssdm name="h_133"/></StgValue>
</operation>

<operation id="7678" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7844" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader373:4  br i1 %exitcond5, label %.loopexit829.loopexit, label %.preheader372.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7679" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2157">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7846" bw="12" op_0_bw="3">
<![CDATA[
.preheader372.preheader:0  %tmp_894_cast = zext i3 %h_133 to i12

]]></Node>
<StgValue><ssdm name="tmp_894_cast"/></StgValue>
</operation>

<operation id="7680" st_id="696" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2157">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7847" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader372.preheader:1  %tmp_1757 = add i12 %tmp_2185_cast, %tmp_894_cast

]]></Node>
<StgValue><ssdm name="tmp_1757"/></StgValue>
</operation>

<operation id="7681" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2157">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7848" bw="11" op_0_bw="12">
<![CDATA[
.preheader372.preheader:2  %tmp_1758 = trunc i12 %tmp_1757 to i11

]]></Node>
<StgValue><ssdm name="tmp_1758"/></StgValue>
</operation>

<operation id="7682" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2157">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7849" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader372.preheader:3  %p_shl669_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1758, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl669_cast"/></StgValue>
</operation>

<operation id="7683" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2157">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7850" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader372.preheader:4  %tmp_1759 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_1757, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1759"/></StgValue>
</operation>

<operation id="7684" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2157">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7851" bw="14" op_0_bw="13">
<![CDATA[
.preheader372.preheader:5  %p_shl670_cast = sext i13 %tmp_1759 to i14

]]></Node>
<StgValue><ssdm name="p_shl670_cast"/></StgValue>
</operation>

<operation id="7685" st_id="696" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2157">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7852" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader372.preheader:6  %tmp_1760 = sub i14 %p_shl669_cast, %p_shl670_cast

]]></Node>
<StgValue><ssdm name="tmp_1760"/></StgValue>
</operation>

<operation id="7686" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2157">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7853" bw="0" op_0_bw="0">
<![CDATA[
.preheader372.preheader:7  br label %.preheader372

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7687" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2159">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7872" bw="0" op_0_bw="0">
<![CDATA[
.loopexit829.loopexit:0  br label %.loopexit829

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="697" st_id="697">

<operation id="7688" st_id="697" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7855" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader372:0  %w132 = phi i3 [ %w_2, %218 ], [ 0, %.preheader372.preheader ]

]]></Node>
<StgValue><ssdm name="w132"/></StgValue>
</operation>

<operation id="7689" st_id="697" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7856" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader372:1  %exitcond4 = icmp eq i3 %w132, -4

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="7690" st_id="697" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7857" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader372:2  %empty_729 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_729"/></StgValue>
</operation>

<operation id="7691" st_id="697" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7858" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader372:3  %w_2 = add i3 %w132, 1

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="7692" st_id="697" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader372:4  br i1 %exitcond4, label %.preheader373.loopexit, label %218

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7693" st_id="697" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7861" bw="14" op_0_bw="3">
<![CDATA[
:0  %tmp_897_cast = zext i3 %w_2 to i14

]]></Node>
<StgValue><ssdm name="tmp_897_cast"/></StgValue>
</operation>

<operation id="7694" st_id="697" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7862" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_1797 = add i14 %tmp_1760, %tmp_897_cast

]]></Node>
<StgValue><ssdm name="tmp_1797"/></StgValue>
</operation>

<operation id="7695" st_id="697" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7863" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_2249_cast = zext i14 %tmp_1797 to i64

]]></Node>
<StgValue><ssdm name="tmp_2249_cast"/></StgValue>
</operation>

<operation id="7696" st_id="697" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7864" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffleunit2_1_outpu_2 = getelementptr [6912 x float]* @shuffleunit2_1_outpu, i64 0, i64 %tmp_2249_cast

]]></Node>
<StgValue><ssdm name="shuffleunit2_1_outpu_2"/></StgValue>
</operation>

<operation id="7697" st_id="697" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7866" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit2_1_outpu_3 = load float* %shuffleunit2_1_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_1_outpu_3"/></StgValue>
</operation>

<operation id="7698" st_id="697" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2164">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7870" bw="0" op_0_bw="0">
<![CDATA[
.preheader373.loopexit:0  br label %.preheader373

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="698" st_id="698">

<operation id="7699" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7865" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_96_4x4_p_a_5 = getelementptr [3456 x float]* @buffer0_1_96_4x4_p, i64 0, i64 %tmp_2249_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_96_4x4_p_a_5"/></StgValue>
</operation>

<operation id="7700" st_id="698" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7866" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit2_1_outpu_3 = load float* %shuffleunit2_1_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_1_outpu_3"/></StgValue>
</operation>

<operation id="7701" st_id="698" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7867" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:6  store float %shuffleunit2_1_outpu_3, float* %buffer0_1_96_4x4_p_a_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7702" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7868" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader372

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="699" st_id="699">

<operation id="7703" st_id="699" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7874" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_96_p([3456 x float]* @buffer0_1_96_4x4_p, [6912 x float]* @shuffleunit2_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7704" st_id="699" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7875" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="700" st_id="700">

<operation id="7705" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7877" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:0  %ci82 = phi i8 [ 0, %219 ], [ %ci_83, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="ci82"/></StgValue>
</operation>

<operation id="7706" st_id="700" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7878" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:1  %exitcond3 = icmp eq i8 %ci82, -64

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="7707" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7879" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_730 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192) nounwind

]]></Node>
<StgValue><ssdm name="empty_730"/></StgValue>
</operation>

<operation id="7708" st_id="700" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7880" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:3  %ci_83 = add i8 %ci82, 1

]]></Node>
<StgValue><ssdm name="ci_83"/></StgValue>
</operation>

<operation id="7709" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7881" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond3, label %221, label %.preheader371.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7710" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2169">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7883" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader371.preheader:0  %tmp_1753 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %ci82, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1753"/></StgValue>
</operation>

<operation id="7711" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2169">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7884" bw="12" op_0_bw="11">
<![CDATA[
.preheader371.preheader:1  %p_shl671_cast = zext i11 %tmp_1753 to i12

]]></Node>
<StgValue><ssdm name="p_shl671_cast"/></StgValue>
</operation>

<operation id="7712" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2169">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7885" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader371.preheader:2  %tmp_1754 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %ci82, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1754"/></StgValue>
</operation>

<operation id="7713" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2169">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7886" bw="12" op_0_bw="9">
<![CDATA[
.preheader371.preheader:3  %p_shl672_cast = zext i9 %tmp_1754 to i12

]]></Node>
<StgValue><ssdm name="p_shl672_cast"/></StgValue>
</operation>

<operation id="7714" st_id="700" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2169">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7887" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader371.preheader:4  %tmp_1755 = sub i12 %p_shl671_cast, %p_shl672_cast

]]></Node>
<StgValue><ssdm name="tmp_1755"/></StgValue>
</operation>

<operation id="7715" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2169">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7888" bw="13" op_0_bw="12">
<![CDATA[
.preheader371.preheader:5  %tmp_2203_cast = sext i12 %tmp_1755 to i13

]]></Node>
<StgValue><ssdm name="tmp_2203_cast"/></StgValue>
</operation>

<operation id="7716" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2169">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7889" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader371.preheader:6  %tmp_1756 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %ci82, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1756"/></StgValue>
</operation>

<operation id="7717" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2169">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7890" bw="11" op_0_bw="10">
<![CDATA[
.preheader371.preheader:7  %tmp_2205_cast = zext i10 %tmp_1756 to i11

]]></Node>
<StgValue><ssdm name="tmp_2205_cast"/></StgValue>
</operation>

<operation id="7718" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2169">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7891" bw="0" op_0_bw="0">
<![CDATA[
.preheader371.preheader:8  br label %.preheader371

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7719" st_id="700" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2171">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7932" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @conv_last([3072 x float]* @shuffleunit2_2_outpu_1, [98304 x float]* %conv_last_weight, [512 x float]* @conv_last_bias, [8192 x float]* @conv_last_output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="701" st_id="701">

<operation id="7720" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7893" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader371:0  %w131 = phi i3 [ 0, %.preheader371.preheader ], [ %w_133, %.preheader371.loopexit ]

]]></Node>
<StgValue><ssdm name="w131"/></StgValue>
</operation>

<operation id="7721" st_id="701" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7894" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader371:1  %exitcond2 = icmp eq i3 %w131, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="7722" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7895" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader371:2  %empty_731 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_731"/></StgValue>
</operation>

<operation id="7723" st_id="701" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7896" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader371:3  %w_133 = add i3 %w131, 1

]]></Node>
<StgValue><ssdm name="w_133"/></StgValue>
</operation>

<operation id="7724" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7897" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader371:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7725" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7899" bw="13" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_895_cast1 = zext i3 %w_133 to i13

]]></Node>
<StgValue><ssdm name="tmp_895_cast1"/></StgValue>
</operation>

<operation id="7726" st_id="701" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7900" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:1  %tmp_1793 = add i13 %tmp_895_cast1, %tmp_2203_cast

]]></Node>
<StgValue><ssdm name="tmp_1793"/></StgValue>
</operation>

<operation id="7727" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7901" bw="11" op_0_bw="13">
<![CDATA[
.preheader.preheader:2  %tmp_1794 = trunc i13 %tmp_1793 to i11

]]></Node>
<StgValue><ssdm name="tmp_1794"/></StgValue>
</operation>

<operation id="7728" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7902" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader.preheader:3  %p_shl673_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1794, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl673_cast"/></StgValue>
</operation>

<operation id="7729" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7903" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
.preheader.preheader:4  %p_shl674_cast = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_1793, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl674_cast"/></StgValue>
</operation>

<operation id="7730" st_id="701" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7904" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:5  %tmp_1795 = sub i14 %p_shl673_cast, %p_shl674_cast

]]></Node>
<StgValue><ssdm name="tmp_1795"/></StgValue>
</operation>

<operation id="7731" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7905" bw="11" op_0_bw="3">
<![CDATA[
.preheader.preheader:6  %tmp_896_cast = zext i3 %w131 to i11

]]></Node>
<StgValue><ssdm name="tmp_896_cast"/></StgValue>
</operation>

<operation id="7732" st_id="701" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7906" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:7  %tmp_1796 = add i11 %tmp_896_cast, %tmp_2205_cast

]]></Node>
<StgValue><ssdm name="tmp_1796"/></StgValue>
</operation>

<operation id="7733" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7907" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader.preheader:8  %tmp_2248_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_1796, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2248_cast"/></StgValue>
</operation>

<operation id="7734" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7908" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:9  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7735" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2176">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7930" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="702" st_id="702">

<operation id="7736" st_id="702" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7910" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %h134 = phi i3 [ %h_135, %220 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h134"/></StgValue>
</operation>

<operation id="7737" st_id="702" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7911" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i3 %h134, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="7738" st_id="702" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7912" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_732 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_732"/></StgValue>
</operation>

<operation id="7739" st_id="702" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7913" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %h_135 = add i3 %h134, 1

]]></Node>
<StgValue><ssdm name="h_135"/></StgValue>
</operation>

<operation id="7740" st_id="702" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7914" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond1, label %.preheader371.loopexit, label %220

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7741" st_id="702" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2179">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7916" bw="14" op_0_bw="3">
<![CDATA[
:0  %tmp_898_cast = zext i3 %h_135 to i14

]]></Node>
<StgValue><ssdm name="tmp_898_cast"/></StgValue>
</operation>

<operation id="7742" st_id="702" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2179">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7917" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_1799 = add i14 %tmp_1795, %tmp_898_cast

]]></Node>
<StgValue><ssdm name="tmp_1799"/></StgValue>
</operation>

<operation id="7743" st_id="702" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2179">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7918" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_2252_cast = zext i14 %tmp_1799 to i64

]]></Node>
<StgValue><ssdm name="tmp_2252_cast"/></StgValue>
</operation>

<operation id="7744" st_id="702" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2179">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7919" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffleunit2_2_outpu = getelementptr [6912 x float]* @shuffleunit2_2_outpu, i64 0, i64 %tmp_2252_cast

]]></Node>
<StgValue><ssdm name="shuffleunit2_2_outpu"/></StgValue>
</operation>

<operation id="7745" st_id="702" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2179">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7920" bw="32" op_0_bw="13">
<![CDATA[
:4  %shuffleunit2_2_outpu_2 = load float* %shuffleunit2_2_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_2_outpu_2"/></StgValue>
</operation>

<operation id="7746" st_id="702" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2179">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7921" bw="13" op_0_bw="3">
<![CDATA[
:5  %tmp_900_cast = zext i3 %h134 to i13

]]></Node>
<StgValue><ssdm name="tmp_900_cast"/></StgValue>
</operation>

<operation id="7747" st_id="702" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2179">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7922" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %tmp_1800 = add i13 %tmp_2248_cast, %tmp_900_cast

]]></Node>
<StgValue><ssdm name="tmp_1800"/></StgValue>
</operation>

<operation id="7748" st_id="702" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2181">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7928" bw="0" op_0_bw="0">
<![CDATA[
.preheader371.loopexit:0  br label %.preheader371

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="703" st_id="703">

<operation id="7749" st_id="703" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7920" bw="32" op_0_bw="13">
<![CDATA[
:4  %shuffleunit2_2_outpu_2 = load float* %shuffleunit2_2_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_2_outpu_2"/></StgValue>
</operation>

<operation id="7750" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7923" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_2253_cast = zext i13 %tmp_1800 to i64

]]></Node>
<StgValue><ssdm name="tmp_2253_cast"/></StgValue>
</operation>

<operation id="7751" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7924" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %shuffleunit2_2_outpu_3 = getelementptr [3072 x float]* @shuffleunit2_2_outpu_1, i64 0, i64 %tmp_2253_cast

]]></Node>
<StgValue><ssdm name="shuffleunit2_2_outpu_3"/></StgValue>
</operation>

<operation id="7752" st_id="703" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7925" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:9  store float %shuffleunit2_2_outpu_2, float* %shuffleunit2_2_outpu_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7753" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7926" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="704" st_id="704">

<operation id="7754" st_id="704" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7932" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @conv_last([3072 x float]* @shuffleunit2_2_outpu_1, [98304 x float]* %conv_last_weight, [512 x float]* @conv_last_bias, [8192 x float]* @conv_last_output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7755" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7933" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %222

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="705" st_id="705">

<operation id="7756" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7935" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %co_i1 = phi i10 [ 0, %221 ], [ %co_195, %223 ]

]]></Node>
<StgValue><ssdm name="co_i1"/></StgValue>
</operation>

<operation id="7757" st_id="705" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7936" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond_i2 = icmp eq i10 %co_i1, -512

]]></Node>
<StgValue><ssdm name="exitcond_i2"/></StgValue>
</operation>

<operation id="7758" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7937" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_733 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind

]]></Node>
<StgValue><ssdm name="empty_733"/></StgValue>
</operation>

<operation id="7759" st_id="705" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7938" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %co_195 = add i10 %co_i1, 1

]]></Node>
<StgValue><ssdm name="co_195"/></StgValue>
</operation>

<operation id="7760" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7939" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i2, label %avgpool.exit.preheader, label %223

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7761" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2186">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7942" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
:1  %tmp_1761 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %co_i1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1761"/></StgValue>
</operation>

<operation id="7762" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2186">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7943" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_1762 = zext i14 %tmp_1761 to i64

]]></Node>
<StgValue><ssdm name="tmp_1762"/></StgValue>
</operation>

<operation id="7763" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2186">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7944" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_last_output_add = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1762

]]></Node>
<StgValue><ssdm name="conv_last_output_add"/></StgValue>
</operation>

<operation id="7764" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2186">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7945" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_1763 = or i14 %tmp_1761, 1

]]></Node>
<StgValue><ssdm name="tmp_1763"/></StgValue>
</operation>

<operation id="7765" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2186">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7946" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:5  %tmp_1764 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %tmp_1763)

]]></Node>
<StgValue><ssdm name="tmp_1764"/></StgValue>
</operation>

<operation id="7766" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2186">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7947" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %conv_last_output_add_1 = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1764

]]></Node>
<StgValue><ssdm name="conv_last_output_add_1"/></StgValue>
</operation>

<operation id="7767" st_id="705" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2186">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7990" bw="32" op_0_bw="13">
<![CDATA[
:49  %conv_last_output_loa = load float* %conv_last_output_add, align 16

]]></Node>
<StgValue><ssdm name="conv_last_output_loa"/></StgValue>
</operation>

<operation id="7768" st_id="705" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2186">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7991" bw="32" op_0_bw="13">
<![CDATA[
:50  %conv_last_output_loa_1 = load float* %conv_last_output_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_1"/></StgValue>
</operation>

<operation id="7769" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2188">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8026" bw="0" op_0_bw="0">
<![CDATA[
avgpool.exit.preheader:0  br label %avgpool.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="706" st_id="706">

<operation id="7770" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7948" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %tmp_1765 = or i14 %tmp_1761, 2

]]></Node>
<StgValue><ssdm name="tmp_1765"/></StgValue>
</operation>

<operation id="7771" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7949" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:8  %tmp_1766 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %tmp_1765)

]]></Node>
<StgValue><ssdm name="tmp_1766"/></StgValue>
</operation>

<operation id="7772" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7950" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %conv_last_output_add_2 = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1766

]]></Node>
<StgValue><ssdm name="conv_last_output_add_2"/></StgValue>
</operation>

<operation id="7773" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7951" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:10  %tmp_1767 = or i14 %tmp_1761, 3

]]></Node>
<StgValue><ssdm name="tmp_1767"/></StgValue>
</operation>

<operation id="7774" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7952" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:11  %tmp_1768 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %tmp_1767)

]]></Node>
<StgValue><ssdm name="tmp_1768"/></StgValue>
</operation>

<operation id="7775" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7953" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %conv_last_output_add_3 = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1768

]]></Node>
<StgValue><ssdm name="conv_last_output_add_3"/></StgValue>
</operation>

<operation id="7776" st_id="706" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7990" bw="32" op_0_bw="13">
<![CDATA[
:49  %conv_last_output_loa = load float* %conv_last_output_add, align 16

]]></Node>
<StgValue><ssdm name="conv_last_output_loa"/></StgValue>
</operation>

<operation id="7777" st_id="706" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7991" bw="32" op_0_bw="13">
<![CDATA[
:50  %conv_last_output_loa_1 = load float* %conv_last_output_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_1"/></StgValue>
</operation>

<operation id="7778" st_id="706" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7992" bw="32" op_0_bw="13">
<![CDATA[
:51  %conv_last_output_loa_2 = load float* %conv_last_output_add_2, align 8

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_2"/></StgValue>
</operation>

<operation id="7779" st_id="706" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7993" bw="32" op_0_bw="13">
<![CDATA[
:52  %conv_last_output_loa_3 = load float* %conv_last_output_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_3"/></StgValue>
</operation>
</state>

<state id="707" st_id="707">

<operation id="7780" st_id="707" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7954" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:13  %tmp_1769 = or i14 %tmp_1761, 4

]]></Node>
<StgValue><ssdm name="tmp_1769"/></StgValue>
</operation>

<operation id="7781" st_id="707" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7955" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:14  %tmp_1770 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %tmp_1769)

]]></Node>
<StgValue><ssdm name="tmp_1770"/></StgValue>
</operation>

<operation id="7782" st_id="707" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7956" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %conv_last_output_add_4 = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1770

]]></Node>
<StgValue><ssdm name="conv_last_output_add_4"/></StgValue>
</operation>

<operation id="7783" st_id="707" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7957" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:16  %tmp_1771 = or i14 %tmp_1761, 5

]]></Node>
<StgValue><ssdm name="tmp_1771"/></StgValue>
</operation>

<operation id="7784" st_id="707" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7958" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:17  %tmp_1772 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %tmp_1771)

]]></Node>
<StgValue><ssdm name="tmp_1772"/></StgValue>
</operation>

<operation id="7785" st_id="707" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7959" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %conv_last_output_add_5 = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1772

]]></Node>
<StgValue><ssdm name="conv_last_output_add_5"/></StgValue>
</operation>

<operation id="7786" st_id="707" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7992" bw="32" op_0_bw="13">
<![CDATA[
:51  %conv_last_output_loa_2 = load float* %conv_last_output_add_2, align 8

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_2"/></StgValue>
</operation>

<operation id="7787" st_id="707" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7993" bw="32" op_0_bw="13">
<![CDATA[
:52  %conv_last_output_loa_3 = load float* %conv_last_output_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_3"/></StgValue>
</operation>

<operation id="7788" st_id="707" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7994" bw="32" op_0_bw="13">
<![CDATA[
:53  %conv_last_output_loa_4 = load float* %conv_last_output_add_4, align 16

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_4"/></StgValue>
</operation>

<operation id="7789" st_id="707" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7995" bw="32" op_0_bw="13">
<![CDATA[
:54  %conv_last_output_loa_5 = load float* %conv_last_output_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_5"/></StgValue>
</operation>

<operation id="7790" st_id="707" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %temp1 = fadd float %conv_last_output_loa, %conv_last_output_loa_1

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>
</state>

<state id="708" st_id="708">

<operation id="7791" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7960" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:19  %tmp_1773 = or i14 %tmp_1761, 6

]]></Node>
<StgValue><ssdm name="tmp_1773"/></StgValue>
</operation>

<operation id="7792" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7961" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:20  %tmp_1774 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %tmp_1773)

]]></Node>
<StgValue><ssdm name="tmp_1774"/></StgValue>
</operation>

<operation id="7793" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7962" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %conv_last_output_add_6 = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1774

]]></Node>
<StgValue><ssdm name="conv_last_output_add_6"/></StgValue>
</operation>

<operation id="7794" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7963" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:22  %tmp_1775 = or i14 %tmp_1761, 7

]]></Node>
<StgValue><ssdm name="tmp_1775"/></StgValue>
</operation>

<operation id="7795" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7964" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:23  %tmp_1776 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %tmp_1775)

]]></Node>
<StgValue><ssdm name="tmp_1776"/></StgValue>
</operation>

<operation id="7796" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7965" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %conv_last_output_add_7 = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1776

]]></Node>
<StgValue><ssdm name="conv_last_output_add_7"/></StgValue>
</operation>

<operation id="7797" st_id="708" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7994" bw="32" op_0_bw="13">
<![CDATA[
:53  %conv_last_output_loa_4 = load float* %conv_last_output_add_4, align 16

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_4"/></StgValue>
</operation>

<operation id="7798" st_id="708" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7995" bw="32" op_0_bw="13">
<![CDATA[
:54  %conv_last_output_loa_5 = load float* %conv_last_output_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_5"/></StgValue>
</operation>

<operation id="7799" st_id="708" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7996" bw="32" op_0_bw="13">
<![CDATA[
:55  %conv_last_output_loa_6 = load float* %conv_last_output_add_6, align 8

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_6"/></StgValue>
</operation>

<operation id="7800" st_id="708" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7997" bw="32" op_0_bw="13">
<![CDATA[
:56  %conv_last_output_loa_7 = load float* %conv_last_output_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_7"/></StgValue>
</operation>

<operation id="7801" st_id="708" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %temp1 = fadd float %conv_last_output_loa, %conv_last_output_loa_1

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>

<operation id="7802" st_id="708" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %temp2 = fadd float %conv_last_output_loa_2, %conv_last_output_loa_3

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>
</state>

<state id="709" st_id="709">

<operation id="7803" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7966" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:25  %tmp_1777 = or i14 %tmp_1761, 8

]]></Node>
<StgValue><ssdm name="tmp_1777"/></StgValue>
</operation>

<operation id="7804" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7967" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:26  %tmp_1778 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %tmp_1777)

]]></Node>
<StgValue><ssdm name="tmp_1778"/></StgValue>
</operation>

<operation id="7805" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7968" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %conv_last_output_add_8 = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1778

]]></Node>
<StgValue><ssdm name="conv_last_output_add_8"/></StgValue>
</operation>

<operation id="7806" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7969" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:28  %tmp_1779 = or i14 %tmp_1761, 9

]]></Node>
<StgValue><ssdm name="tmp_1779"/></StgValue>
</operation>

<operation id="7807" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7970" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:29  %tmp_1780 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %tmp_1779)

]]></Node>
<StgValue><ssdm name="tmp_1780"/></StgValue>
</operation>

<operation id="7808" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7971" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %conv_last_output_add_9 = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1780

]]></Node>
<StgValue><ssdm name="conv_last_output_add_9"/></StgValue>
</operation>

<operation id="7809" st_id="709" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7996" bw="32" op_0_bw="13">
<![CDATA[
:55  %conv_last_output_loa_6 = load float* %conv_last_output_add_6, align 8

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_6"/></StgValue>
</operation>

<operation id="7810" st_id="709" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7997" bw="32" op_0_bw="13">
<![CDATA[
:56  %conv_last_output_loa_7 = load float* %conv_last_output_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_7"/></StgValue>
</operation>

<operation id="7811" st_id="709" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7998" bw="32" op_0_bw="13">
<![CDATA[
:57  %conv_last_output_loa_8 = load float* %conv_last_output_add_8, align 16

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_8"/></StgValue>
</operation>

<operation id="7812" st_id="709" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7999" bw="32" op_0_bw="13">
<![CDATA[
:58  %conv_last_output_loa_9 = load float* %conv_last_output_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_9"/></StgValue>
</operation>

<operation id="7813" st_id="709" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %temp1 = fadd float %conv_last_output_loa, %conv_last_output_loa_1

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>

<operation id="7814" st_id="709" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %temp2 = fadd float %conv_last_output_loa_2, %conv_last_output_loa_3

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="7815" st_id="709" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %temp3 = fadd float %conv_last_output_loa_4, %conv_last_output_loa_5

]]></Node>
<StgValue><ssdm name="temp3"/></StgValue>
</operation>
</state>

<state id="710" st_id="710">

<operation id="7816" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7972" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:31  %tmp_1781 = or i14 %tmp_1761, 10

]]></Node>
<StgValue><ssdm name="tmp_1781"/></StgValue>
</operation>

<operation id="7817" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7973" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:32  %tmp_1782 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %tmp_1781)

]]></Node>
<StgValue><ssdm name="tmp_1782"/></StgValue>
</operation>

<operation id="7818" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7974" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %conv_last_output_add_10 = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1782

]]></Node>
<StgValue><ssdm name="conv_last_output_add_10"/></StgValue>
</operation>

<operation id="7819" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7975" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:34  %tmp_1783 = or i14 %tmp_1761, 11

]]></Node>
<StgValue><ssdm name="tmp_1783"/></StgValue>
</operation>

<operation id="7820" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7976" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:35  %tmp_1784 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %tmp_1783)

]]></Node>
<StgValue><ssdm name="tmp_1784"/></StgValue>
</operation>

<operation id="7821" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7977" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %conv_last_output_add_11 = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1784

]]></Node>
<StgValue><ssdm name="conv_last_output_add_11"/></StgValue>
</operation>

<operation id="7822" st_id="710" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7998" bw="32" op_0_bw="13">
<![CDATA[
:57  %conv_last_output_loa_8 = load float* %conv_last_output_add_8, align 16

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_8"/></StgValue>
</operation>

<operation id="7823" st_id="710" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7999" bw="32" op_0_bw="13">
<![CDATA[
:58  %conv_last_output_loa_9 = load float* %conv_last_output_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_9"/></StgValue>
</operation>

<operation id="7824" st_id="710" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8000" bw="32" op_0_bw="13">
<![CDATA[
:59  %conv_last_output_loa_10 = load float* %conv_last_output_add_10, align 8

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_10"/></StgValue>
</operation>

<operation id="7825" st_id="710" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8001" bw="32" op_0_bw="13">
<![CDATA[
:60  %conv_last_output_loa_11 = load float* %conv_last_output_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_11"/></StgValue>
</operation>

<operation id="7826" st_id="710" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %temp1 = fadd float %conv_last_output_loa, %conv_last_output_loa_1

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>

<operation id="7827" st_id="710" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %temp2 = fadd float %conv_last_output_loa_2, %conv_last_output_loa_3

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="7828" st_id="710" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %temp3 = fadd float %conv_last_output_loa_4, %conv_last_output_loa_5

]]></Node>
<StgValue><ssdm name="temp3"/></StgValue>
</operation>

<operation id="7829" st_id="710" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %temp4 = fadd float %conv_last_output_loa_6, %conv_last_output_loa_7

]]></Node>
<StgValue><ssdm name="temp4"/></StgValue>
</operation>
</state>

<state id="711" st_id="711">

<operation id="7830" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7978" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:37  %tmp_1785 = or i14 %tmp_1761, 12

]]></Node>
<StgValue><ssdm name="tmp_1785"/></StgValue>
</operation>

<operation id="7831" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7979" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:38  %tmp_1786 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %tmp_1785)

]]></Node>
<StgValue><ssdm name="tmp_1786"/></StgValue>
</operation>

<operation id="7832" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7980" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %conv_last_output_add_12 = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1786

]]></Node>
<StgValue><ssdm name="conv_last_output_add_12"/></StgValue>
</operation>

<operation id="7833" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7981" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:40  %tmp_1787 = or i14 %tmp_1761, 13

]]></Node>
<StgValue><ssdm name="tmp_1787"/></StgValue>
</operation>

<operation id="7834" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7982" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:41  %tmp_1788 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %tmp_1787)

]]></Node>
<StgValue><ssdm name="tmp_1788"/></StgValue>
</operation>

<operation id="7835" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7983" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %conv_last_output_add_13 = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1788

]]></Node>
<StgValue><ssdm name="conv_last_output_add_13"/></StgValue>
</operation>

<operation id="7836" st_id="711" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8000" bw="32" op_0_bw="13">
<![CDATA[
:59  %conv_last_output_loa_10 = load float* %conv_last_output_add_10, align 8

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_10"/></StgValue>
</operation>

<operation id="7837" st_id="711" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8001" bw="32" op_0_bw="13">
<![CDATA[
:60  %conv_last_output_loa_11 = load float* %conv_last_output_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_11"/></StgValue>
</operation>

<operation id="7838" st_id="711" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8002" bw="32" op_0_bw="13">
<![CDATA[
:61  %conv_last_output_loa_12 = load float* %conv_last_output_add_12, align 16

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_12"/></StgValue>
</operation>

<operation id="7839" st_id="711" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8003" bw="32" op_0_bw="13">
<![CDATA[
:62  %conv_last_output_loa_13 = load float* %conv_last_output_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_13"/></StgValue>
</operation>

<operation id="7840" st_id="711" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %temp1 = fadd float %conv_last_output_loa, %conv_last_output_loa_1

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>

<operation id="7841" st_id="711" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %temp2 = fadd float %conv_last_output_loa_2, %conv_last_output_loa_3

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="7842" st_id="711" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %temp3 = fadd float %conv_last_output_loa_4, %conv_last_output_loa_5

]]></Node>
<StgValue><ssdm name="temp3"/></StgValue>
</operation>

<operation id="7843" st_id="711" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %temp4 = fadd float %conv_last_output_loa_6, %conv_last_output_loa_7

]]></Node>
<StgValue><ssdm name="temp4"/></StgValue>
</operation>

<operation id="7844" st_id="711" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %temp5 = fadd float %conv_last_output_loa_8, %conv_last_output_loa_9

]]></Node>
<StgValue><ssdm name="temp5"/></StgValue>
</operation>
</state>

<state id="712" st_id="712">

<operation id="7845" st_id="712" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7984" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:43  %tmp_1789 = or i14 %tmp_1761, 14

]]></Node>
<StgValue><ssdm name="tmp_1789"/></StgValue>
</operation>

<operation id="7846" st_id="712" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7985" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:44  %tmp_1790 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %tmp_1789)

]]></Node>
<StgValue><ssdm name="tmp_1790"/></StgValue>
</operation>

<operation id="7847" st_id="712" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7986" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %conv_last_output_add_14 = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1790

]]></Node>
<StgValue><ssdm name="conv_last_output_add_14"/></StgValue>
</operation>

<operation id="7848" st_id="712" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7987" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:46  %tmp_1791 = or i14 %tmp_1761, 15

]]></Node>
<StgValue><ssdm name="tmp_1791"/></StgValue>
</operation>

<operation id="7849" st_id="712" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7988" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:47  %tmp_1792 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %tmp_1791)

]]></Node>
<StgValue><ssdm name="tmp_1792"/></StgValue>
</operation>

<operation id="7850" st_id="712" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7989" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %conv_last_output_add_15 = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_1792

]]></Node>
<StgValue><ssdm name="conv_last_output_add_15"/></StgValue>
</operation>

<operation id="7851" st_id="712" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8002" bw="32" op_0_bw="13">
<![CDATA[
:61  %conv_last_output_loa_12 = load float* %conv_last_output_add_12, align 16

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_12"/></StgValue>
</operation>

<operation id="7852" st_id="712" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8003" bw="32" op_0_bw="13">
<![CDATA[
:62  %conv_last_output_loa_13 = load float* %conv_last_output_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_13"/></StgValue>
</operation>

<operation id="7853" st_id="712" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8004" bw="32" op_0_bw="13">
<![CDATA[
:63  %conv_last_output_loa_14 = load float* %conv_last_output_add_14, align 8

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_14"/></StgValue>
</operation>

<operation id="7854" st_id="712" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8005" bw="32" op_0_bw="13">
<![CDATA[
:64  %conv_last_output_loa_15 = load float* %conv_last_output_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_15"/></StgValue>
</operation>

<operation id="7855" st_id="712" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %temp2 = fadd float %conv_last_output_loa_2, %conv_last_output_loa_3

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="7856" st_id="712" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %temp3 = fadd float %conv_last_output_loa_4, %conv_last_output_loa_5

]]></Node>
<StgValue><ssdm name="temp3"/></StgValue>
</operation>

<operation id="7857" st_id="712" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %temp4 = fadd float %conv_last_output_loa_6, %conv_last_output_loa_7

]]></Node>
<StgValue><ssdm name="temp4"/></StgValue>
</operation>

<operation id="7858" st_id="712" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %temp5 = fadd float %conv_last_output_loa_8, %conv_last_output_loa_9

]]></Node>
<StgValue><ssdm name="temp5"/></StgValue>
</operation>

<operation id="7859" st_id="712" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %temp6 = fadd float %conv_last_output_loa_10, %conv_last_output_loa_11

]]></Node>
<StgValue><ssdm name="temp6"/></StgValue>
</operation>
</state>

<state id="713" st_id="713">

<operation id="7860" st_id="713" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8004" bw="32" op_0_bw="13">
<![CDATA[
:63  %conv_last_output_loa_14 = load float* %conv_last_output_add_14, align 8

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_14"/></StgValue>
</operation>

<operation id="7861" st_id="713" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8005" bw="32" op_0_bw="13">
<![CDATA[
:64  %conv_last_output_loa_15 = load float* %conv_last_output_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_last_output_loa_15"/></StgValue>
</operation>

<operation id="7862" st_id="713" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %temp3 = fadd float %conv_last_output_loa_4, %conv_last_output_loa_5

]]></Node>
<StgValue><ssdm name="temp3"/></StgValue>
</operation>

<operation id="7863" st_id="713" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %temp4 = fadd float %conv_last_output_loa_6, %conv_last_output_loa_7

]]></Node>
<StgValue><ssdm name="temp4"/></StgValue>
</operation>

<operation id="7864" st_id="713" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %temp5 = fadd float %conv_last_output_loa_8, %conv_last_output_loa_9

]]></Node>
<StgValue><ssdm name="temp5"/></StgValue>
</operation>

<operation id="7865" st_id="713" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %temp6 = fadd float %conv_last_output_loa_10, %conv_last_output_loa_11

]]></Node>
<StgValue><ssdm name="temp6"/></StgValue>
</operation>

<operation id="7866" st_id="713" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %temp7 = fadd float %conv_last_output_loa_12, %conv_last_output_loa_13

]]></Node>
<StgValue><ssdm name="temp7"/></StgValue>
</operation>

<operation id="7867" st_id="713" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %temp9 = fadd float %temp1, %temp2

]]></Node>
<StgValue><ssdm name="temp9"/></StgValue>
</operation>
</state>

<state id="714" st_id="714">

<operation id="7868" st_id="714" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %temp4 = fadd float %conv_last_output_loa_6, %conv_last_output_loa_7

]]></Node>
<StgValue><ssdm name="temp4"/></StgValue>
</operation>

<operation id="7869" st_id="714" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %temp5 = fadd float %conv_last_output_loa_8, %conv_last_output_loa_9

]]></Node>
<StgValue><ssdm name="temp5"/></StgValue>
</operation>

<operation id="7870" st_id="714" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %temp6 = fadd float %conv_last_output_loa_10, %conv_last_output_loa_11

]]></Node>
<StgValue><ssdm name="temp6"/></StgValue>
</operation>

<operation id="7871" st_id="714" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %temp7 = fadd float %conv_last_output_loa_12, %conv_last_output_loa_13

]]></Node>
<StgValue><ssdm name="temp7"/></StgValue>
</operation>

<operation id="7872" st_id="714" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %temp8 = fadd float %conv_last_output_loa_14, %conv_last_output_loa_15

]]></Node>
<StgValue><ssdm name="temp8"/></StgValue>
</operation>

<operation id="7873" st_id="714" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %temp9 = fadd float %temp1, %temp2

]]></Node>
<StgValue><ssdm name="temp9"/></StgValue>
</operation>
</state>

<state id="715" st_id="715">

<operation id="7874" st_id="715" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %temp5 = fadd float %conv_last_output_loa_8, %conv_last_output_loa_9

]]></Node>
<StgValue><ssdm name="temp5"/></StgValue>
</operation>

<operation id="7875" st_id="715" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %temp6 = fadd float %conv_last_output_loa_10, %conv_last_output_loa_11

]]></Node>
<StgValue><ssdm name="temp6"/></StgValue>
</operation>

<operation id="7876" st_id="715" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %temp7 = fadd float %conv_last_output_loa_12, %conv_last_output_loa_13

]]></Node>
<StgValue><ssdm name="temp7"/></StgValue>
</operation>

<operation id="7877" st_id="715" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %temp8 = fadd float %conv_last_output_loa_14, %conv_last_output_loa_15

]]></Node>
<StgValue><ssdm name="temp8"/></StgValue>
</operation>

<operation id="7878" st_id="715" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %temp9 = fadd float %temp1, %temp2

]]></Node>
<StgValue><ssdm name="temp9"/></StgValue>
</operation>

<operation id="7879" st_id="715" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %temp10 = fadd float %temp3, %temp4

]]></Node>
<StgValue><ssdm name="temp10"/></StgValue>
</operation>
</state>

<state id="716" st_id="716">

<operation id="7880" st_id="716" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %temp6 = fadd float %conv_last_output_loa_10, %conv_last_output_loa_11

]]></Node>
<StgValue><ssdm name="temp6"/></StgValue>
</operation>

<operation id="7881" st_id="716" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %temp7 = fadd float %conv_last_output_loa_12, %conv_last_output_loa_13

]]></Node>
<StgValue><ssdm name="temp7"/></StgValue>
</operation>

<operation id="7882" st_id="716" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %temp8 = fadd float %conv_last_output_loa_14, %conv_last_output_loa_15

]]></Node>
<StgValue><ssdm name="temp8"/></StgValue>
</operation>

<operation id="7883" st_id="716" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %temp9 = fadd float %temp1, %temp2

]]></Node>
<StgValue><ssdm name="temp9"/></StgValue>
</operation>

<operation id="7884" st_id="716" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %temp10 = fadd float %temp3, %temp4

]]></Node>
<StgValue><ssdm name="temp10"/></StgValue>
</operation>
</state>

<state id="717" st_id="717">

<operation id="7885" st_id="717" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %temp7 = fadd float %conv_last_output_loa_12, %conv_last_output_loa_13

]]></Node>
<StgValue><ssdm name="temp7"/></StgValue>
</operation>

<operation id="7886" st_id="717" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %temp8 = fadd float %conv_last_output_loa_14, %conv_last_output_loa_15

]]></Node>
<StgValue><ssdm name="temp8"/></StgValue>
</operation>

<operation id="7887" st_id="717" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %temp9 = fadd float %temp1, %temp2

]]></Node>
<StgValue><ssdm name="temp9"/></StgValue>
</operation>

<operation id="7888" st_id="717" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %temp10 = fadd float %temp3, %temp4

]]></Node>
<StgValue><ssdm name="temp10"/></StgValue>
</operation>

<operation id="7889" st_id="717" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %temp11 = fadd float %temp5, %temp6

]]></Node>
<StgValue><ssdm name="temp11"/></StgValue>
</operation>
</state>

<state id="718" st_id="718">

<operation id="7890" st_id="718" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %temp8 = fadd float %conv_last_output_loa_14, %conv_last_output_loa_15

]]></Node>
<StgValue><ssdm name="temp8"/></StgValue>
</operation>

<operation id="7891" st_id="718" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %temp10 = fadd float %temp3, %temp4

]]></Node>
<StgValue><ssdm name="temp10"/></StgValue>
</operation>

<operation id="7892" st_id="718" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %temp11 = fadd float %temp5, %temp6

]]></Node>
<StgValue><ssdm name="temp11"/></StgValue>
</operation>
</state>

<state id="719" st_id="719">

<operation id="7893" st_id="719" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %temp10 = fadd float %temp3, %temp4

]]></Node>
<StgValue><ssdm name="temp10"/></StgValue>
</operation>

<operation id="7894" st_id="719" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %temp11 = fadd float %temp5, %temp6

]]></Node>
<StgValue><ssdm name="temp11"/></StgValue>
</operation>

<operation id="7895" st_id="719" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %temp12 = fadd float %temp7, %temp8

]]></Node>
<StgValue><ssdm name="temp12"/></StgValue>
</operation>
</state>

<state id="720" st_id="720">

<operation id="7896" st_id="720" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %temp11 = fadd float %temp5, %temp6

]]></Node>
<StgValue><ssdm name="temp11"/></StgValue>
</operation>

<operation id="7897" st_id="720" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %temp12 = fadd float %temp7, %temp8

]]></Node>
<StgValue><ssdm name="temp12"/></StgValue>
</operation>

<operation id="7898" st_id="720" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %temp13 = fadd float %temp9, %temp10

]]></Node>
<StgValue><ssdm name="temp13"/></StgValue>
</operation>
</state>

<state id="721" st_id="721">

<operation id="7899" st_id="721" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %temp11 = fadd float %temp5, %temp6

]]></Node>
<StgValue><ssdm name="temp11"/></StgValue>
</operation>

<operation id="7900" st_id="721" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %temp12 = fadd float %temp7, %temp8

]]></Node>
<StgValue><ssdm name="temp12"/></StgValue>
</operation>

<operation id="7901" st_id="721" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %temp13 = fadd float %temp9, %temp10

]]></Node>
<StgValue><ssdm name="temp13"/></StgValue>
</operation>
</state>

<state id="722" st_id="722">

<operation id="7902" st_id="722" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %temp12 = fadd float %temp7, %temp8

]]></Node>
<StgValue><ssdm name="temp12"/></StgValue>
</operation>

<operation id="7903" st_id="722" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %temp13 = fadd float %temp9, %temp10

]]></Node>
<StgValue><ssdm name="temp13"/></StgValue>
</operation>
</state>

<state id="723" st_id="723">

<operation id="7904" st_id="723" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %temp12 = fadd float %temp7, %temp8

]]></Node>
<StgValue><ssdm name="temp12"/></StgValue>
</operation>

<operation id="7905" st_id="723" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %temp13 = fadd float %temp9, %temp10

]]></Node>
<StgValue><ssdm name="temp13"/></StgValue>
</operation>
</state>

<state id="724" st_id="724">

<operation id="7906" st_id="724" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %temp13 = fadd float %temp9, %temp10

]]></Node>
<StgValue><ssdm name="temp13"/></StgValue>
</operation>

<operation id="7907" st_id="724" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %temp14 = fadd float %temp11, %temp12

]]></Node>
<StgValue><ssdm name="temp14"/></StgValue>
</operation>
</state>

<state id="725" st_id="725">

<operation id="7908" st_id="725" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %temp14 = fadd float %temp11, %temp12

]]></Node>
<StgValue><ssdm name="temp14"/></StgValue>
</operation>
</state>

<state id="726" st_id="726">

<operation id="7909" st_id="726" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %temp14 = fadd float %temp11, %temp12

]]></Node>
<StgValue><ssdm name="temp14"/></StgValue>
</operation>
</state>

<state id="727" st_id="727">

<operation id="7910" st_id="727" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %temp14 = fadd float %temp11, %temp12

]]></Node>
<StgValue><ssdm name="temp14"/></StgValue>
</operation>
</state>

<state id="728" st_id="728">

<operation id="7911" st_id="728" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %temp14 = fadd float %temp11, %temp12

]]></Node>
<StgValue><ssdm name="temp14"/></StgValue>
</operation>
</state>

<state id="729" st_id="729">

<operation id="7912" st_id="729" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %temp15 = fadd float %temp13, %temp14

]]></Node>
<StgValue><ssdm name="temp15"/></StgValue>
</operation>
</state>

<state id="730" st_id="730">

<operation id="7913" st_id="730" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %temp15 = fadd float %temp13, %temp14

]]></Node>
<StgValue><ssdm name="temp15"/></StgValue>
</operation>
</state>

<state id="731" st_id="731">

<operation id="7914" st_id="731" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %temp15 = fadd float %temp13, %temp14

]]></Node>
<StgValue><ssdm name="temp15"/></StgValue>
</operation>
</state>

<state id="732" st_id="732">

<operation id="7915" st_id="732" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %temp15 = fadd float %temp13, %temp14

]]></Node>
<StgValue><ssdm name="temp15"/></StgValue>
</operation>
</state>

<state id="733" st_id="733">

<operation id="7916" st_id="733" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %temp15 = fadd float %temp13, %temp14

]]></Node>
<StgValue><ssdm name="temp15"/></StgValue>
</operation>
</state>

<state id="734" st_id="734">

<operation id="7917" st_id="734" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_i4 = fmul float %temp15, 6.250000e-02

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="735" st_id="735">

<operation id="7918" st_id="735" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_i4 = fmul float %temp15, 6.250000e-02

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="736" st_id="736">

<operation id="7919" st_id="736" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_i4 = fmul float %temp15, 6.250000e-02

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="737" st_id="737">

<operation id="7920" st_id="737" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_i4 = fmul float %temp15, 6.250000e-02

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="738" st_id="738">

<operation id="7921" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7941" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_i3 = zext i10 %co_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="7922" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8022" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %avgpool_output_addr_1 = getelementptr [512 x float]* @avgpool_output, i64 0, i64 %tmp_i3

]]></Node>
<StgValue><ssdm name="avgpool_output_addr_1"/></StgValue>
</operation>

<operation id="7923" st_id="738" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8023" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:82  store float %tmp_i4, float* %avgpool_output_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7924" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8024" bw="0" op_0_bw="0">
<![CDATA[
:83  br label %222

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="739" st_id="739">

<operation id="7925" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8028" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
avgpool.exit:0  %co_i = phi i4 [ %co_196, %225 ], [ 0, %avgpool.exit.preheader ]

]]></Node>
<StgValue><ssdm name="co_i"/></StgValue>
</operation>

<operation id="7926" st_id="739" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8029" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
avgpool.exit:1  %exitcond1_i = icmp eq i4 %co_i, -6

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="7927" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8030" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
avgpool.exit:2  %empty_734 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_734"/></StgValue>
</operation>

<operation id="7928" st_id="739" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8031" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
avgpool.exit:3  %co_196 = add i4 %co_i, 1

]]></Node>
<StgValue><ssdm name="co_196"/></StgValue>
</operation>

<operation id="7929" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8032" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
avgpool.exit:4  br i1 %exitcond1_i, label %fc.exit.preheader_ifconv, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7930" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2224">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8034" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader.i:0  %tmp_i = zext i4 %co_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="7931" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2224">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8035" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
.preheader.preheader.i:1  %tmp_1798 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %co_i, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_1798"/></StgValue>
</operation>

<operation id="7932" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2224">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8036" bw="14" op_0_bw="13">
<![CDATA[
.preheader.preheader.i:2  %tmp_2251_cast = zext i13 %tmp_1798 to i14

]]></Node>
<StgValue><ssdm name="tmp_2251_cast"/></StgValue>
</operation>

<operation id="7933" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2224">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8037" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:3  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7934" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2226">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8065" bw="0">
<![CDATA[
fc.exit.preheader_ifconv:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="740" st_id="740">

<operation id="7935" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8039" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:0  %sum_i = phi float [ %sum, %224 ], [ 0.000000e+00, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="sum_i"/></StgValue>
</operation>

<operation id="7936" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8040" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.i:1  %ci_i = phi i10 [ %ci_84, %224 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="ci_i"/></StgValue>
</operation>

<operation id="7937" st_id="740" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8041" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:2  %exitcond_i = icmp eq i10 %ci_i, -512

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="7938" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8042" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_735 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind

]]></Node>
<StgValue><ssdm name="empty_735"/></StgValue>
</operation>

<operation id="7939" st_id="740" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8043" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:4  %ci_84 = add i10 %ci_i, 1

]]></Node>
<StgValue><ssdm name="ci_84"/></StgValue>
</operation>

<operation id="7940" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8044" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %exitcond_i, label %225, label %224

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7941" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2229">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8046" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_i_736 = zext i10 %ci_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i_736"/></StgValue>
</operation>

<operation id="7942" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2229">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8047" bw="14" op_0_bw="10">
<![CDATA[
:1  %tmp_i_cast = zext i10 %ci_i to i14

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="7943" st_id="740" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2229">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8048" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_1801 = add i14 %tmp_2251_cast, %tmp_i_cast

]]></Node>
<StgValue><ssdm name="tmp_1801"/></StgValue>
</operation>

<operation id="7944" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2229">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8049" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_2254_cast = zext i14 %tmp_1801 to i64

]]></Node>
<StgValue><ssdm name="tmp_2254_cast"/></StgValue>
</operation>

<operation id="7945" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2229">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8050" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fc_weight_addr = getelementptr [5120 x float]* %fc_weight, i64 0, i64 %tmp_2254_cast

]]></Node>
<StgValue><ssdm name="fc_weight_addr"/></StgValue>
</operation>

<operation id="7946" st_id="740" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2229">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8051" bw="32" op_0_bw="13">
<![CDATA[
:5  %fc_weight_load = load float* %fc_weight_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_weight_load"/></StgValue>
</operation>

<operation id="7947" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2229">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8052" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %avgpool_output_addr = getelementptr [512 x float]* @avgpool_output, i64 0, i64 %tmp_i_736

]]></Node>
<StgValue><ssdm name="avgpool_output_addr"/></StgValue>
</operation>

<operation id="7948" st_id="740" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2229">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8053" bw="32" op_0_bw="9">
<![CDATA[
:7  %avgpool_output_load = load float* %avgpool_output_addr, align 4

]]></Node>
<StgValue><ssdm name="avgpool_output_load"/></StgValue>
</operation>

<operation id="7949" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2231">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8058" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %fc_bias_addr_1 = getelementptr [10 x float]* @fc_bias, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="fc_bias_addr_1"/></StgValue>
</operation>

<operation id="7950" st_id="740" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2231">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8059" bw="32" op_0_bw="4">
<![CDATA[
:1  %fc_bias_load = load float* %fc_bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc_bias_load"/></StgValue>
</operation>
</state>

<state id="741" st_id="741">

<operation id="7951" st_id="741" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8051" bw="32" op_0_bw="13">
<![CDATA[
:5  %fc_weight_load = load float* %fc_weight_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_weight_load"/></StgValue>
</operation>

<operation id="7952" st_id="741" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8053" bw="32" op_0_bw="9">
<![CDATA[
:7  %avgpool_output_load = load float* %avgpool_output_addr, align 4

]]></Node>
<StgValue><ssdm name="avgpool_output_load"/></StgValue>
</operation>
</state>

<state id="742" st_id="742">

<operation id="7953" st_id="742" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_193_i = fmul float %fc_weight_load, %avgpool_output_load

]]></Node>
<StgValue><ssdm name="tmp_193_i"/></StgValue>
</operation>
</state>

<state id="743" st_id="743">

<operation id="7954" st_id="743" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_193_i = fmul float %fc_weight_load, %avgpool_output_load

]]></Node>
<StgValue><ssdm name="tmp_193_i"/></StgValue>
</operation>
</state>

<state id="744" st_id="744">

<operation id="7955" st_id="744" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_193_i = fmul float %fc_weight_load, %avgpool_output_load

]]></Node>
<StgValue><ssdm name="tmp_193_i"/></StgValue>
</operation>
</state>

<state id="745" st_id="745">

<operation id="7956" st_id="745" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_193_i = fmul float %fc_weight_load, %avgpool_output_load

]]></Node>
<StgValue><ssdm name="tmp_193_i"/></StgValue>
</operation>
</state>

<state id="746" st_id="746">

<operation id="7957" st_id="746" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_193_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="747" st_id="747">

<operation id="7958" st_id="747" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_193_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="748" st_id="748">

<operation id="7959" st_id="748" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_193_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="749" st_id="749">

<operation id="7960" st_id="749" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_193_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="750" st_id="750">

<operation id="7961" st_id="750" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_193_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="7962" st_id="750" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8056" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="751" st_id="751">

<operation id="7963" st_id="751" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8059" bw="32" op_0_bw="4">
<![CDATA[
:1  %fc_bias_load = load float* %fc_bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc_bias_load"/></StgValue>
</operation>
</state>

<state id="752" st_id="752">

<operation id="7964" st_id="752" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %result = fadd float %sum_i, %fc_bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="753" st_id="753">

<operation id="7965" st_id="753" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %result = fadd float %sum_i, %fc_bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="754" st_id="754">

<operation id="7966" st_id="754" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %result = fadd float %sum_i, %fc_bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="755" st_id="755">

<operation id="7967" st_id="755" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %result = fadd float %sum_i, %fc_bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="756" st_id="756">

<operation id="7968" st_id="756" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %result = fadd float %sum_i, %fc_bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="757" st_id="757">

<operation id="7969" st_id="757" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8061" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %fc_output_addr = getelementptr [1000 x float]* %fc_output, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="fc_output_addr"/></StgValue>
</operation>

<operation id="7970" st_id="757" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8062" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %result, float* %fc_output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7971" st_id="757" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8063" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %avgpool.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
