
motor_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008bb8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08008cc4  08008cc4  00009cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d30  08008d30  0000a184  2**0
                  CONTENTS
  4 .ARM          00000000  08008d30  08008d30  0000a184  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008d30  08008d30  0000a184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d30  08008d30  00009d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008d34  08008d34  00009d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000184  20000000  08008d38  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000128c  20000184  08008ebc  0000a184  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001410  08008ebc  0000a410  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a184  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011219  00000000  00000000  0000a1ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003064  00000000  00000000  0001b3c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001010  00000000  00000000  0001e430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c2b  00000000  00000000  0001f440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ee6  00000000  00000000  0002006b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013a71  00000000  00000000  00039f51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008cb5e  00000000  00000000  0004d9c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da520  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042ec  00000000  00000000  000da564  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000de850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000184 	.word	0x20000184
 8000128:	00000000 	.word	0x00000000
 800012c:	08008cac 	.word	0x08008cac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000188 	.word	0x20000188
 8000148:	08008cac 	.word	0x08008cac

0800014c <__aeabi_fmul>:
 800014c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000150:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000154:	bf1e      	ittt	ne
 8000156:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015a:	ea92 0f0c 	teqne	r2, ip
 800015e:	ea93 0f0c 	teqne	r3, ip
 8000162:	d06f      	beq.n	8000244 <__aeabi_fmul+0xf8>
 8000164:	441a      	add	r2, r3
 8000166:	ea80 0c01 	eor.w	ip, r0, r1
 800016a:	0240      	lsls	r0, r0, #9
 800016c:	bf18      	it	ne
 800016e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000172:	d01e      	beq.n	80001b2 <__aeabi_fmul+0x66>
 8000174:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000178:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800017c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000180:	fba0 3101 	umull	r3, r1, r0, r1
 8000184:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000188:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 800018c:	bf3e      	ittt	cc
 800018e:	0049      	lslcc	r1, r1, #1
 8000190:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000194:	005b      	lslcc	r3, r3, #1
 8000196:	ea40 0001 	orr.w	r0, r0, r1
 800019a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 800019e:	2afd      	cmp	r2, #253	@ 0xfd
 80001a0:	d81d      	bhi.n	80001de <__aeabi_fmul+0x92>
 80001a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001a6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001aa:	bf08      	it	eq
 80001ac:	f020 0001 	biceq.w	r0, r0, #1
 80001b0:	4770      	bx	lr
 80001b2:	f090 0f00 	teq	r0, #0
 80001b6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ba:	bf08      	it	eq
 80001bc:	0249      	lsleq	r1, r1, #9
 80001be:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001c6:	3a7f      	subs	r2, #127	@ 0x7f
 80001c8:	bfc2      	ittt	gt
 80001ca:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001ce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d2:	4770      	bxgt	lr
 80001d4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001d8:	f04f 0300 	mov.w	r3, #0
 80001dc:	3a01      	subs	r2, #1
 80001de:	dc5d      	bgt.n	800029c <__aeabi_fmul+0x150>
 80001e0:	f112 0f19 	cmn.w	r2, #25
 80001e4:	bfdc      	itt	le
 80001e6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001ea:	4770      	bxle	lr
 80001ec:	f1c2 0200 	rsb	r2, r2, #0
 80001f0:	0041      	lsls	r1, r0, #1
 80001f2:	fa21 f102 	lsr.w	r1, r1, r2
 80001f6:	f1c2 0220 	rsb	r2, r2, #32
 80001fa:	fa00 fc02 	lsl.w	ip, r0, r2
 80001fe:	ea5f 0031 	movs.w	r0, r1, rrx
 8000202:	f140 0000 	adc.w	r0, r0, #0
 8000206:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020a:	bf08      	it	eq
 800020c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000210:	4770      	bx	lr
 8000212:	f092 0f00 	teq	r2, #0
 8000216:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800021a:	bf02      	ittt	eq
 800021c:	0040      	lsleq	r0, r0, #1
 800021e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000222:	3a01      	subeq	r2, #1
 8000224:	d0f9      	beq.n	800021a <__aeabi_fmul+0xce>
 8000226:	ea40 000c 	orr.w	r0, r0, ip
 800022a:	f093 0f00 	teq	r3, #0
 800022e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000232:	bf02      	ittt	eq
 8000234:	0049      	lsleq	r1, r1, #1
 8000236:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800023a:	3b01      	subeq	r3, #1
 800023c:	d0f9      	beq.n	8000232 <__aeabi_fmul+0xe6>
 800023e:	ea41 010c 	orr.w	r1, r1, ip
 8000242:	e78f      	b.n	8000164 <__aeabi_fmul+0x18>
 8000244:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000248:	ea92 0f0c 	teq	r2, ip
 800024c:	bf18      	it	ne
 800024e:	ea93 0f0c 	teqne	r3, ip
 8000252:	d00a      	beq.n	800026a <__aeabi_fmul+0x11e>
 8000254:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000258:	bf18      	it	ne
 800025a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800025e:	d1d8      	bne.n	8000212 <__aeabi_fmul+0xc6>
 8000260:	ea80 0001 	eor.w	r0, r0, r1
 8000264:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000268:	4770      	bx	lr
 800026a:	f090 0f00 	teq	r0, #0
 800026e:	bf17      	itett	ne
 8000270:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000274:	4608      	moveq	r0, r1
 8000276:	f091 0f00 	teqne	r1, #0
 800027a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800027e:	d014      	beq.n	80002aa <__aeabi_fmul+0x15e>
 8000280:	ea92 0f0c 	teq	r2, ip
 8000284:	d101      	bne.n	800028a <__aeabi_fmul+0x13e>
 8000286:	0242      	lsls	r2, r0, #9
 8000288:	d10f      	bne.n	80002aa <__aeabi_fmul+0x15e>
 800028a:	ea93 0f0c 	teq	r3, ip
 800028e:	d103      	bne.n	8000298 <__aeabi_fmul+0x14c>
 8000290:	024b      	lsls	r3, r1, #9
 8000292:	bf18      	it	ne
 8000294:	4608      	movne	r0, r1
 8000296:	d108      	bne.n	80002aa <__aeabi_fmul+0x15e>
 8000298:	ea80 0001 	eor.w	r0, r0, r1
 800029c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002a0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002a4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002a8:	4770      	bx	lr
 80002aa:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002ae:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002b2:	4770      	bx	lr

080002b4 <__aeabi_frsub>:
 80002b4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80002b8:	e002      	b.n	80002c0 <__addsf3>
 80002ba:	bf00      	nop

080002bc <__aeabi_fsub>:
 80002bc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080002c0 <__addsf3>:
 80002c0:	0042      	lsls	r2, r0, #1
 80002c2:	bf1f      	itttt	ne
 80002c4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002c8:	ea92 0f03 	teqne	r2, r3
 80002cc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002d0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002d4:	d06a      	beq.n	80003ac <__addsf3+0xec>
 80002d6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80002da:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80002de:	bfc1      	itttt	gt
 80002e0:	18d2      	addgt	r2, r2, r3
 80002e2:	4041      	eorgt	r1, r0
 80002e4:	4048      	eorgt	r0, r1
 80002e6:	4041      	eorgt	r1, r0
 80002e8:	bfb8      	it	lt
 80002ea:	425b      	neglt	r3, r3
 80002ec:	2b19      	cmp	r3, #25
 80002ee:	bf88      	it	hi
 80002f0:	4770      	bxhi	lr
 80002f2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80002f6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002fa:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80002fe:	bf18      	it	ne
 8000300:	4240      	negne	r0, r0
 8000302:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000306:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800030a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800030e:	bf18      	it	ne
 8000310:	4249      	negne	r1, r1
 8000312:	ea92 0f03 	teq	r2, r3
 8000316:	d03f      	beq.n	8000398 <__addsf3+0xd8>
 8000318:	f1a2 0201 	sub.w	r2, r2, #1
 800031c:	fa41 fc03 	asr.w	ip, r1, r3
 8000320:	eb10 000c 	adds.w	r0, r0, ip
 8000324:	f1c3 0320 	rsb	r3, r3, #32
 8000328:	fa01 f103 	lsl.w	r1, r1, r3
 800032c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000330:	d502      	bpl.n	8000338 <__addsf3+0x78>
 8000332:	4249      	negs	r1, r1
 8000334:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000338:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 800033c:	d313      	bcc.n	8000366 <__addsf3+0xa6>
 800033e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000342:	d306      	bcc.n	8000352 <__addsf3+0x92>
 8000344:	0840      	lsrs	r0, r0, #1
 8000346:	ea4f 0131 	mov.w	r1, r1, rrx
 800034a:	f102 0201 	add.w	r2, r2, #1
 800034e:	2afe      	cmp	r2, #254	@ 0xfe
 8000350:	d251      	bcs.n	80003f6 <__addsf3+0x136>
 8000352:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000356:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800035a:	bf08      	it	eq
 800035c:	f020 0001 	biceq.w	r0, r0, #1
 8000360:	ea40 0003 	orr.w	r0, r0, r3
 8000364:	4770      	bx	lr
 8000366:	0049      	lsls	r1, r1, #1
 8000368:	eb40 0000 	adc.w	r0, r0, r0
 800036c:	3a01      	subs	r2, #1
 800036e:	bf28      	it	cs
 8000370:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000374:	d2ed      	bcs.n	8000352 <__addsf3+0x92>
 8000376:	fab0 fc80 	clz	ip, r0
 800037a:	f1ac 0c08 	sub.w	ip, ip, #8
 800037e:	ebb2 020c 	subs.w	r2, r2, ip
 8000382:	fa00 f00c 	lsl.w	r0, r0, ip
 8000386:	bfaa      	itet	ge
 8000388:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800038c:	4252      	neglt	r2, r2
 800038e:	4318      	orrge	r0, r3
 8000390:	bfbc      	itt	lt
 8000392:	40d0      	lsrlt	r0, r2
 8000394:	4318      	orrlt	r0, r3
 8000396:	4770      	bx	lr
 8000398:	f092 0f00 	teq	r2, #0
 800039c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80003a0:	bf06      	itte	eq
 80003a2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80003a6:	3201      	addeq	r2, #1
 80003a8:	3b01      	subne	r3, #1
 80003aa:	e7b5      	b.n	8000318 <__addsf3+0x58>
 80003ac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003b4:	bf18      	it	ne
 80003b6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003ba:	d021      	beq.n	8000400 <__addsf3+0x140>
 80003bc:	ea92 0f03 	teq	r2, r3
 80003c0:	d004      	beq.n	80003cc <__addsf3+0x10c>
 80003c2:	f092 0f00 	teq	r2, #0
 80003c6:	bf08      	it	eq
 80003c8:	4608      	moveq	r0, r1
 80003ca:	4770      	bx	lr
 80003cc:	ea90 0f01 	teq	r0, r1
 80003d0:	bf1c      	itt	ne
 80003d2:	2000      	movne	r0, #0
 80003d4:	4770      	bxne	lr
 80003d6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80003da:	d104      	bne.n	80003e6 <__addsf3+0x126>
 80003dc:	0040      	lsls	r0, r0, #1
 80003de:	bf28      	it	cs
 80003e0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80003e4:	4770      	bx	lr
 80003e6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80003ea:	bf3c      	itt	cc
 80003ec:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80003f0:	4770      	bxcc	lr
 80003f2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80003f6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80003fa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003fe:	4770      	bx	lr
 8000400:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000404:	bf16      	itet	ne
 8000406:	4608      	movne	r0, r1
 8000408:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800040c:	4601      	movne	r1, r0
 800040e:	0242      	lsls	r2, r0, #9
 8000410:	bf06      	itte	eq
 8000412:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000416:	ea90 0f01 	teqeq	r0, r1
 800041a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800041e:	4770      	bx	lr

08000420 <__aeabi_ui2f>:
 8000420:	f04f 0300 	mov.w	r3, #0
 8000424:	e004      	b.n	8000430 <__aeabi_i2f+0x8>
 8000426:	bf00      	nop

08000428 <__aeabi_i2f>:
 8000428:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	ea5f 0c00 	movs.w	ip, r0
 8000434:	bf08      	it	eq
 8000436:	4770      	bxeq	lr
 8000438:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 800043c:	4601      	mov	r1, r0
 800043e:	f04f 0000 	mov.w	r0, #0
 8000442:	e01c      	b.n	800047e <__aeabi_l2f+0x2a>

08000444 <__aeabi_ul2f>:
 8000444:	ea50 0201 	orrs.w	r2, r0, r1
 8000448:	bf08      	it	eq
 800044a:	4770      	bxeq	lr
 800044c:	f04f 0300 	mov.w	r3, #0
 8000450:	e00a      	b.n	8000468 <__aeabi_l2f+0x14>
 8000452:	bf00      	nop

08000454 <__aeabi_l2f>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000460:	d502      	bpl.n	8000468 <__aeabi_l2f+0x14>
 8000462:	4240      	negs	r0, r0
 8000464:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000468:	ea5f 0c01 	movs.w	ip, r1
 800046c:	bf02      	ittt	eq
 800046e:	4684      	moveq	ip, r0
 8000470:	4601      	moveq	r1, r0
 8000472:	2000      	moveq	r0, #0
 8000474:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000478:	bf08      	it	eq
 800047a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800047e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000482:	fabc f28c 	clz	r2, ip
 8000486:	3a08      	subs	r2, #8
 8000488:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800048c:	db10      	blt.n	80004b0 <__aeabi_l2f+0x5c>
 800048e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000492:	4463      	add	r3, ip
 8000494:	fa00 fc02 	lsl.w	ip, r0, r2
 8000498:	f1c2 0220 	rsb	r2, r2, #32
 800049c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004a0:	fa20 f202 	lsr.w	r2, r0, r2
 80004a4:	eb43 0002 	adc.w	r0, r3, r2
 80004a8:	bf08      	it	eq
 80004aa:	f020 0001 	biceq.w	r0, r0, #1
 80004ae:	4770      	bx	lr
 80004b0:	f102 0220 	add.w	r2, r2, #32
 80004b4:	fa01 fc02 	lsl.w	ip, r1, r2
 80004b8:	f1c2 0220 	rsb	r2, r2, #32
 80004bc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004c0:	fa21 f202 	lsr.w	r2, r1, r2
 80004c4:	eb43 0002 	adc.w	r0, r3, r2
 80004c8:	bf08      	it	eq
 80004ca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004ce:	4770      	bx	lr

080004d0 <__gesf2>:
 80004d0:	f04f 3cff 	mov.w	ip, #4294967295
 80004d4:	e006      	b.n	80004e4 <__cmpsf2+0x4>
 80004d6:	bf00      	nop

080004d8 <__lesf2>:
 80004d8:	f04f 0c01 	mov.w	ip, #1
 80004dc:	e002      	b.n	80004e4 <__cmpsf2+0x4>
 80004de:	bf00      	nop

080004e0 <__cmpsf2>:
 80004e0:	f04f 0c01 	mov.w	ip, #1
 80004e4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80004e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80004ec:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80004f0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80004f4:	bf18      	it	ne
 80004f6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80004fa:	d011      	beq.n	8000520 <__cmpsf2+0x40>
 80004fc:	b001      	add	sp, #4
 80004fe:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000502:	bf18      	it	ne
 8000504:	ea90 0f01 	teqne	r0, r1
 8000508:	bf58      	it	pl
 800050a:	ebb2 0003 	subspl.w	r0, r2, r3
 800050e:	bf88      	it	hi
 8000510:	17c8      	asrhi	r0, r1, #31
 8000512:	bf38      	it	cc
 8000514:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000518:	bf18      	it	ne
 800051a:	f040 0001 	orrne.w	r0, r0, #1
 800051e:	4770      	bx	lr
 8000520:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000524:	d102      	bne.n	800052c <__cmpsf2+0x4c>
 8000526:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800052a:	d105      	bne.n	8000538 <__cmpsf2+0x58>
 800052c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000530:	d1e4      	bne.n	80004fc <__cmpsf2+0x1c>
 8000532:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000536:	d0e1      	beq.n	80004fc <__cmpsf2+0x1c>
 8000538:	f85d 0b04 	ldr.w	r0, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <__aeabi_cfrcmple>:
 8000540:	4684      	mov	ip, r0
 8000542:	4608      	mov	r0, r1
 8000544:	4661      	mov	r1, ip
 8000546:	e7ff      	b.n	8000548 <__aeabi_cfcmpeq>

08000548 <__aeabi_cfcmpeq>:
 8000548:	b50f      	push	{r0, r1, r2, r3, lr}
 800054a:	f7ff ffc9 	bl	80004e0 <__cmpsf2>
 800054e:	2800      	cmp	r0, #0
 8000550:	bf48      	it	mi
 8000552:	f110 0f00 	cmnmi.w	r0, #0
 8000556:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000558 <__aeabi_fcmpeq>:
 8000558:	f84d ed08 	str.w	lr, [sp, #-8]!
 800055c:	f7ff fff4 	bl	8000548 <__aeabi_cfcmpeq>
 8000560:	bf0c      	ite	eq
 8000562:	2001      	moveq	r0, #1
 8000564:	2000      	movne	r0, #0
 8000566:	f85d fb08 	ldr.w	pc, [sp], #8
 800056a:	bf00      	nop

0800056c <__aeabi_fcmplt>:
 800056c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000570:	f7ff ffea 	bl	8000548 <__aeabi_cfcmpeq>
 8000574:	bf34      	ite	cc
 8000576:	2001      	movcc	r0, #1
 8000578:	2000      	movcs	r0, #0
 800057a:	f85d fb08 	ldr.w	pc, [sp], #8
 800057e:	bf00      	nop

08000580 <__aeabi_fcmple>:
 8000580:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000584:	f7ff ffe0 	bl	8000548 <__aeabi_cfcmpeq>
 8000588:	bf94      	ite	ls
 800058a:	2001      	movls	r0, #1
 800058c:	2000      	movhi	r0, #0
 800058e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000592:	bf00      	nop

08000594 <__aeabi_fcmpge>:
 8000594:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000598:	f7ff ffd2 	bl	8000540 <__aeabi_cfrcmple>
 800059c:	bf94      	ite	ls
 800059e:	2001      	movls	r0, #1
 80005a0:	2000      	movhi	r0, #0
 80005a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005a6:	bf00      	nop

080005a8 <__aeabi_fcmpgt>:
 80005a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005ac:	f7ff ffc8 	bl	8000540 <__aeabi_cfrcmple>
 80005b0:	bf34      	ite	cc
 80005b2:	2001      	movcc	r0, #1
 80005b4:	2000      	movcs	r0, #0
 80005b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005ba:	bf00      	nop

080005bc <SendMotorStatus>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */
void SendMotorStatus(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
	char status;
	if(motorStopFlag)
 80005c2:	4b09      	ldr	r3, [pc, #36]	@ (80005e8 <SendMotorStatus+0x2c>)
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	b2db      	uxtb	r3, r3
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d002      	beq.n	80005d2 <SendMotorStatus+0x16>
	{
		status = 'Y';
 80005cc:	2359      	movs	r3, #89	@ 0x59
 80005ce:	71fb      	strb	r3, [r7, #7]
 80005d0:	e001      	b.n	80005d6 <SendMotorStatus+0x1a>
	}
	else
	{
		status = 'N';
 80005d2:	234e      	movs	r3, #78	@ 0x4e
 80005d4:	71fb      	strb	r3, [r7, #7]
	}
	CDC_Transmit_FS((uint8_t *)&status, 1);
 80005d6:	1dfb      	adds	r3, r7, #7
 80005d8:	2101      	movs	r1, #1
 80005da:	4618      	mov	r0, r3
 80005dc:	f007 ff4e 	bl	800847c <CDC_Transmit_FS>
}
 80005e0:	bf00      	nop
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20000229 	.word	0x20000229

080005ec <SetMotorSpeed>:

void SetMotorSpeed(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
	uint32_t arr = (SystemCoreClock / (TIM2->PSC + 1)) / speed - 1;
 80005f2:	4b20      	ldr	r3, [pc, #128]	@ (8000674 <SetMotorSpeed+0x88>)
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80005fc:	3301      	adds	r3, #1
 80005fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000602:	4a1d      	ldr	r2, [pc, #116]	@ (8000678 <SetMotorSpeed+0x8c>)
 8000604:	8812      	ldrh	r2, [r2, #0]
 8000606:	b292      	uxth	r2, r2
 8000608:	fbb3 f3f2 	udiv	r3, r3, r2
 800060c:	3b01      	subs	r3, #1
 800060e:	607b      	str	r3, [r7, #4]

	__HAL_TIM_DISABLE(&htim2);
 8000610:	4b1a      	ldr	r3, [pc, #104]	@ (800067c <SetMotorSpeed+0x90>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	6a1a      	ldr	r2, [r3, #32]
 8000616:	f241 1311 	movw	r3, #4369	@ 0x1111
 800061a:	4013      	ands	r3, r2
 800061c:	2b00      	cmp	r3, #0
 800061e:	d10f      	bne.n	8000640 <SetMotorSpeed+0x54>
 8000620:	4b16      	ldr	r3, [pc, #88]	@ (800067c <SetMotorSpeed+0x90>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	6a1a      	ldr	r2, [r3, #32]
 8000626:	f240 4344 	movw	r3, #1092	@ 0x444
 800062a:	4013      	ands	r3, r2
 800062c:	2b00      	cmp	r3, #0
 800062e:	d107      	bne.n	8000640 <SetMotorSpeed+0x54>
 8000630:	4b12      	ldr	r3, [pc, #72]	@ (800067c <SetMotorSpeed+0x90>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	681a      	ldr	r2, [r3, #0]
 8000636:	4b11      	ldr	r3, [pc, #68]	@ (800067c <SetMotorSpeed+0x90>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f022 0201 	bic.w	r2, r2, #1
 800063e:	601a      	str	r2, [r3, #0]

	// Обновление ARR
	__HAL_TIM_SET_AUTORELOAD(&htim2, arr);
 8000640:	4b0e      	ldr	r3, [pc, #56]	@ (800067c <SetMotorSpeed+0x90>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	687a      	ldr	r2, [r7, #4]
 8000646:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000648:	4a0c      	ldr	r2, [pc, #48]	@ (800067c <SetMotorSpeed+0x90>)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	60d3      	str	r3, [r2, #12]

	// Установка скважности PWM на 50%
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, arr / 2);
 800064e:	4b0b      	ldr	r3, [pc, #44]	@ (800067c <SetMotorSpeed+0x90>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	687a      	ldr	r2, [r7, #4]
 8000654:	0852      	lsrs	r2, r2, #1
 8000656:	63da      	str	r2, [r3, #60]	@ 0x3c

	// Включение таймера после обновления ARR и CCR
	__HAL_TIM_ENABLE(&htim2);
 8000658:	4b08      	ldr	r3, [pc, #32]	@ (800067c <SetMotorSpeed+0x90>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	681a      	ldr	r2, [r3, #0]
 800065e:	4b07      	ldr	r3, [pc, #28]	@ (800067c <SetMotorSpeed+0x90>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f042 0201 	orr.w	r2, r2, #1
 8000666:	601a      	str	r2, [r3, #0]
}
 8000668:	bf00      	nop
 800066a:	370c      	adds	r7, #12
 800066c:	46bd      	mov	sp, r7
 800066e:	bc80      	pop	{r7}
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	20000008 	.word	0x20000008
 8000678:	20000000 	.word	0x20000000
 800067c:	200001a0 	.word	0x200001a0

08000680 <SetTimeRotation>:

void SetTimeRotation(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
	stepsRemaining = timeRotation * speed;
 8000684:	4b09      	ldr	r3, [pc, #36]	@ (80006ac <SetTimeRotation+0x2c>)
 8000686:	881b      	ldrh	r3, [r3, #0]
 8000688:	b29b      	uxth	r3, r3
 800068a:	4618      	mov	r0, r3
 800068c:	f7ff fecc 	bl	8000428 <__aeabi_i2f>
 8000690:	4602      	mov	r2, r0
 8000692:	4b07      	ldr	r3, [pc, #28]	@ (80006b0 <SetTimeRotation+0x30>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4619      	mov	r1, r3
 8000698:	4610      	mov	r0, r2
 800069a:	f7ff fd57 	bl	800014c <__aeabi_fmul>
 800069e:	4603      	mov	r3, r0
 80006a0:	461a      	mov	r2, r3
 80006a2:	4b04      	ldr	r3, [pc, #16]	@ (80006b4 <SetTimeRotation+0x34>)
 80006a4:	601a      	str	r2, [r3, #0]
}
 80006a6:	bf00      	nop
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	20000000 	.word	0x20000000
 80006b0:	20000004 	.word	0x20000004
 80006b4:	2000022c 	.word	0x2000022c

080006b8 <StartMotorInfinite>:

void StartMotorInfinite(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
	SetMotorSpeed();
 80006bc:	f7ff ff96 	bl	80005ec <SetMotorSpeed>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80006c0:	2108      	movs	r1, #8
 80006c2:	4804      	ldr	r0, [pc, #16]	@ (80006d4 <StartMotorInfinite+0x1c>)
 80006c4:	f003 f98a 	bl	80039dc <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim2);
 80006c8:	4802      	ldr	r0, [pc, #8]	@ (80006d4 <StartMotorInfinite+0x1c>)
 80006ca:	f003 f8b7 	bl	800383c <HAL_TIM_Base_Start_IT>
}
 80006ce:	bf00      	nop
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	200001a0 	.word	0x200001a0

080006d8 <StartMotorTimeRotation>:

void StartMotorTimeRotation(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	SetMotorSpeed();
 80006dc:	f7ff ff86 	bl	80005ec <SetMotorSpeed>
	SetTimeRotation();
 80006e0:	f7ff ffce 	bl	8000680 <SetTimeRotation>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80006e4:	2108      	movs	r1, #8
 80006e6:	4804      	ldr	r0, [pc, #16]	@ (80006f8 <StartMotorTimeRotation+0x20>)
 80006e8:	f003 f978 	bl	80039dc <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim2);
 80006ec:	4802      	ldr	r0, [pc, #8]	@ (80006f8 <StartMotorTimeRotation+0x20>)
 80006ee:	f003 f8a5 	bl	800383c <HAL_TIM_Base_Start_IT>
}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	200001a0 	.word	0x200001a0

080006fc <StopAndResetMotor>:

void StopAndResetMotor(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
    // Остановка PWM и базового таймера
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8000700:	2108      	movs	r1, #8
 8000702:	481b      	ldr	r0, [pc, #108]	@ (8000770 <StopAndResetMotor+0x74>)
 8000704:	f003 fa0c 	bl	8003b20 <HAL_TIM_PWM_Stop>
    HAL_TIM_Base_Stop_IT(&htim2);
 8000708:	4819      	ldr	r0, [pc, #100]	@ (8000770 <StopAndResetMotor+0x74>)
 800070a:	f003 f8e9 	bl	80038e0 <HAL_TIM_Base_Stop_IT>

    __HAL_TIM_DISABLE(&htim2);
 800070e:	4b18      	ldr	r3, [pc, #96]	@ (8000770 <StopAndResetMotor+0x74>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	6a1a      	ldr	r2, [r3, #32]
 8000714:	f241 1311 	movw	r3, #4369	@ 0x1111
 8000718:	4013      	ands	r3, r2
 800071a:	2b00      	cmp	r3, #0
 800071c:	d10f      	bne.n	800073e <StopAndResetMotor+0x42>
 800071e:	4b14      	ldr	r3, [pc, #80]	@ (8000770 <StopAndResetMotor+0x74>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	6a1a      	ldr	r2, [r3, #32]
 8000724:	f240 4344 	movw	r3, #1092	@ 0x444
 8000728:	4013      	ands	r3, r2
 800072a:	2b00      	cmp	r3, #0
 800072c:	d107      	bne.n	800073e <StopAndResetMotor+0x42>
 800072e:	4b10      	ldr	r3, [pc, #64]	@ (8000770 <StopAndResetMotor+0x74>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	681a      	ldr	r2, [r3, #0]
 8000734:	4b0e      	ldr	r3, [pc, #56]	@ (8000770 <StopAndResetMotor+0x74>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	f022 0201 	bic.w	r2, r2, #1
 800073c:	601a      	str	r2, [r3, #0]
    // Сброс счетчика таймера
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 800073e:	4b0c      	ldr	r3, [pc, #48]	@ (8000770 <StopAndResetMotor+0x74>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	2200      	movs	r2, #0
 8000744:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_TIM_ENABLE(&htim2);
 8000746:	4b0a      	ldr	r3, [pc, #40]	@ (8000770 <StopAndResetMotor+0x74>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b08      	ldr	r3, [pc, #32]	@ (8000770 <StopAndResetMotor+0x74>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	f042 0201 	orr.w	r2, r2, #1
 8000754:	601a      	str	r2, [r3, #0]

    stepsRemaining = 0.0;
 8000756:	4b07      	ldr	r3, [pc, #28]	@ (8000774 <StopAndResetMotor+0x78>)
 8000758:	f04f 0200 	mov.w	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
    SendMotorStatus();
 800075e:	f7ff ff2d 	bl	80005bc <SendMotorStatus>
    HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000762:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000766:	4804      	ldr	r0, [pc, #16]	@ (8000778 <StopAndResetMotor+0x7c>)
 8000768:	f000 fe4e 	bl	8001408 <HAL_GPIO_TogglePin>
}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}
 8000770:	200001a0 	.word	0x200001a0
 8000774:	2000022c 	.word	0x2000022c
 8000778:	40011000 	.word	0x40011000

0800077c <ProcessVCPCommand>:

void ProcessVCPCommand(void)
{
 800077c:	b590      	push	{r4, r7, lr}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
    switch (receivedDataBuf[0])
 8000782:	4b4d      	ldr	r3, [pc, #308]	@ (80008b8 <ProcessVCPCommand+0x13c>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	3b44      	subs	r3, #68	@ 0x44
 8000788:	2b10      	cmp	r3, #16
 800078a:	f200 808e 	bhi.w	80008aa <ProcessVCPCommand+0x12e>
 800078e:	a201      	add	r2, pc, #4	@ (adr r2, 8000794 <ProcessVCPCommand+0x18>)
 8000790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000794:	080008a1 	.word	0x080008a1
 8000798:	080008ab 	.word	0x080008ab
 800079c:	080008ab 	.word	0x080008ab
 80007a0:	080008ab 	.word	0x080008ab
 80007a4:	080008ab 	.word	0x080008ab
 80007a8:	080007d9 	.word	0x080007d9
 80007ac:	080008ab 	.word	0x080008ab
 80007b0:	080008ab 	.word	0x080008ab
 80007b4:	080008ab 	.word	0x080008ab
 80007b8:	080008ab 	.word	0x080008ab
 80007bc:	080008ab 	.word	0x080008ab
 80007c0:	080008ab 	.word	0x080008ab
 80007c4:	0800083f 	.word	0x0800083f
 80007c8:	080008ab 	.word	0x080008ab
 80007cc:	080007e5 	.word	0x080007e5
 80007d0:	080007f1 	.word	0x080007f1
 80007d4:	08000847 	.word	0x08000847
    {
        case 'I':  // Бесконечное вращение
            infiniteRotationFlag = 1;
 80007d8:	4b38      	ldr	r3, [pc, #224]	@ (80008bc <ProcessVCPCommand+0x140>)
 80007da:	2201      	movs	r2, #1
 80007dc:	701a      	strb	r2, [r3, #0]
            StartMotorInfinite();
 80007de:	f7ff ff6b 	bl	80006b8 <StartMotorInfinite>
            break;
 80007e2:	e065      	b.n	80008b0 <ProcessVCPCommand+0x134>

        case 'R':  // Вращение по времени
            timeRotationFlag = 1;
 80007e4:	4b36      	ldr	r3, [pc, #216]	@ (80008c0 <ProcessVCPCommand+0x144>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	701a      	strb	r2, [r3, #0]
            StartMotorTimeRotation();
 80007ea:	f7ff ff75 	bl	80006d8 <StartMotorTimeRotation>
            break;
 80007ee:	e05f      	b.n	80008b0 <ProcessVCPCommand+0x134>

        case 'S': // Скорость<значение> S6400
            speed = 0;
 80007f0:	4b34      	ldr	r3, [pc, #208]	@ (80008c4 <ProcessVCPCommand+0x148>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	801a      	strh	r2, [r3, #0]
            for (int i = 1; i < sizeof(receivedDataBuf) && receivedDataBuf[i] != '\0'; i++)
 80007f6:	2301      	movs	r3, #1
 80007f8:	607b      	str	r3, [r7, #4]
 80007fa:	e014      	b.n	8000826 <ProcessVCPCommand+0xaa>
            {
                speed = speed * 10 + (receivedDataBuf[i] - '0');
 80007fc:	4b31      	ldr	r3, [pc, #196]	@ (80008c4 <ProcessVCPCommand+0x148>)
 80007fe:	881b      	ldrh	r3, [r3, #0]
 8000800:	b29b      	uxth	r3, r3
 8000802:	461a      	mov	r2, r3
 8000804:	0092      	lsls	r2, r2, #2
 8000806:	4413      	add	r3, r2
 8000808:	005b      	lsls	r3, r3, #1
 800080a:	b29b      	uxth	r3, r3
 800080c:	492a      	ldr	r1, [pc, #168]	@ (80008b8 <ProcessVCPCommand+0x13c>)
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	440a      	add	r2, r1
 8000812:	7812      	ldrb	r2, [r2, #0]
 8000814:	4413      	add	r3, r2
 8000816:	b29b      	uxth	r3, r3
 8000818:	3b30      	subs	r3, #48	@ 0x30
 800081a:	b29a      	uxth	r2, r3
 800081c:	4b29      	ldr	r3, [pc, #164]	@ (80008c4 <ProcessVCPCommand+0x148>)
 800081e:	801a      	strh	r2, [r3, #0]
            for (int i = 1; i < sizeof(receivedDataBuf) && receivedDataBuf[i] != '\0'; i++)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	3301      	adds	r3, #1
 8000824:	607b      	str	r3, [r7, #4]
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	2b3f      	cmp	r3, #63	@ 0x3f
 800082a:	d805      	bhi.n	8000838 <ProcessVCPCommand+0xbc>
 800082c:	4a22      	ldr	r2, [pc, #136]	@ (80008b8 <ProcessVCPCommand+0x13c>)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	4413      	add	r3, r2
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d1e1      	bne.n	80007fc <ProcessVCPCommand+0x80>
            }
            SetMotorSpeed();
 8000838:	f7ff fed8 	bl	80005ec <SetMotorSpeed>
            break;
 800083c:	e038      	b.n	80008b0 <ProcessVCPCommand+0x134>

        case 'P':  // Остановка мотора
            motorStopFlag = 1;
 800083e:	4b22      	ldr	r3, [pc, #136]	@ (80008c8 <ProcessVCPCommand+0x14c>)
 8000840:	2201      	movs	r2, #1
 8000842:	701a      	strb	r2, [r3, #0]
            break;
 8000844:	e034      	b.n	80008b0 <ProcessVCPCommand+0x134>

        case 'T':  // Время вращения в секундах T10
            timeRotation = 0.0;
 8000846:	4b21      	ldr	r3, [pc, #132]	@ (80008cc <ProcessVCPCommand+0x150>)
 8000848:	f04f 0200 	mov.w	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
            for (int i = 1; i < sizeof(receivedDataBuf) && receivedDataBuf[i] != '\0'; i++)
 800084e:	2301      	movs	r3, #1
 8000850:	603b      	str	r3, [r7, #0]
 8000852:	e01b      	b.n	800088c <ProcessVCPCommand+0x110>
            	{
            		timeRotation = timeRotation * 10 + (receivedDataBuf[i] - '0');
 8000854:	4b1d      	ldr	r3, [pc, #116]	@ (80008cc <ProcessVCPCommand+0x150>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	491d      	ldr	r1, [pc, #116]	@ (80008d0 <ProcessVCPCommand+0x154>)
 800085a:	4618      	mov	r0, r3
 800085c:	f7ff fc76 	bl	800014c <__aeabi_fmul>
 8000860:	4603      	mov	r3, r0
 8000862:	461c      	mov	r4, r3
 8000864:	4a14      	ldr	r2, [pc, #80]	@ (80008b8 <ProcessVCPCommand+0x13c>)
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	4413      	add	r3, r2
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	3b30      	subs	r3, #48	@ 0x30
 800086e:	4618      	mov	r0, r3
 8000870:	f7ff fdda 	bl	8000428 <__aeabi_i2f>
 8000874:	4603      	mov	r3, r0
 8000876:	4619      	mov	r1, r3
 8000878:	4620      	mov	r0, r4
 800087a:	f7ff fd21 	bl	80002c0 <__addsf3>
 800087e:	4603      	mov	r3, r0
 8000880:	461a      	mov	r2, r3
 8000882:	4b12      	ldr	r3, [pc, #72]	@ (80008cc <ProcessVCPCommand+0x150>)
 8000884:	601a      	str	r2, [r3, #0]
            for (int i = 1; i < sizeof(receivedDataBuf) && receivedDataBuf[i] != '\0'; i++)
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	3301      	adds	r3, #1
 800088a:	603b      	str	r3, [r7, #0]
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000890:	d80d      	bhi.n	80008ae <ProcessVCPCommand+0x132>
 8000892:	4a09      	ldr	r2, [pc, #36]	@ (80008b8 <ProcessVCPCommand+0x13c>)
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	4413      	add	r3, r2
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d1da      	bne.n	8000854 <ProcessVCPCommand+0xd8>
                }
            break;
 800089e:	e006      	b.n	80008ae <ProcessVCPCommand+0x132>

        case 'D': // Смена направления вращения
            HAL_GPIO_TogglePin(DIRECTION_GPIO_Port, DIRECTION_Pin);
 80008a0:	2120      	movs	r1, #32
 80008a2:	480c      	ldr	r0, [pc, #48]	@ (80008d4 <ProcessVCPCommand+0x158>)
 80008a4:	f000 fdb0 	bl	8001408 <HAL_GPIO_TogglePin>
            break;
 80008a8:	e002      	b.n	80008b0 <ProcessVCPCommand+0x134>

        default:
            break;
 80008aa:	bf00      	nop
 80008ac:	e000      	b.n	80008b0 <ProcessVCPCommand+0x134>
            break;
 80008ae:	bf00      	nop
    }
}
 80008b0:	bf00      	nop
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd90      	pop	{r4, r7, pc}
 80008b8:	200001e8 	.word	0x200001e8
 80008bc:	20000230 	.word	0x20000230
 80008c0:	20000231 	.word	0x20000231
 80008c4:	20000000 	.word	0x20000000
 80008c8:	20000229 	.word	0x20000229
 80008cc:	20000004 	.word	0x20000004
 80008d0:	41200000 	.word	0x41200000
 80008d4:	40010c00 	.word	0x40010c00

080008d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008dc:	f000 fa88 	bl	8000df0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008e0:	f000 f826 	bl	8000930 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008e4:	f000 f8d6 	bl	8000a94 <MX_GPIO_Init>
  MX_TIM2_Init();
 80008e8:	f000 f87c 	bl	80009e4 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 80008ec:	f007 fcee 	bl	80082cc <MX_USB_DEVICE_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (receiveDataFlag)
 80008f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000924 <main+0x4c>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d009      	beq.n	800090c <main+0x34>
	  {
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80008f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008fc:	480a      	ldr	r0, [pc, #40]	@ (8000928 <main+0x50>)
 80008fe:	f000 fd83 	bl	8001408 <HAL_GPIO_TogglePin>
		  receiveDataFlag = 0;
 8000902:	4b08      	ldr	r3, [pc, #32]	@ (8000924 <main+0x4c>)
 8000904:	2200      	movs	r2, #0
 8000906:	701a      	strb	r2, [r3, #0]
		  ProcessVCPCommand();
 8000908:	f7ff ff38 	bl	800077c <ProcessVCPCommand>
	  }

	  if (motorStopFlag)
 800090c:	4b07      	ldr	r3, [pc, #28]	@ (800092c <main+0x54>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	b2db      	uxtb	r3, r3
 8000912:	2b00      	cmp	r3, #0
 8000914:	d0ec      	beq.n	80008f0 <main+0x18>
	  {
		  StopAndResetMotor();
 8000916:	f7ff fef1 	bl	80006fc <StopAndResetMotor>
		  motorStopFlag = 0;
 800091a:	4b04      	ldr	r3, [pc, #16]	@ (800092c <main+0x54>)
 800091c:	2200      	movs	r2, #0
 800091e:	701a      	strb	r2, [r3, #0]
	  if (receiveDataFlag)
 8000920:	e7e6      	b.n	80008f0 <main+0x18>
 8000922:	bf00      	nop
 8000924:	20000228 	.word	0x20000228
 8000928:	40011000 	.word	0x40011000
 800092c:	20000229 	.word	0x20000229

08000930 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b094      	sub	sp, #80	@ 0x50
 8000934:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000936:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800093a:	2228      	movs	r2, #40	@ 0x28
 800093c:	2100      	movs	r1, #0
 800093e:	4618      	mov	r0, r3
 8000940:	f008 f97a 	bl	8008c38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000944:	f107 0314 	add.w	r3, r7, #20
 8000948:	2200      	movs	r2, #0
 800094a:	601a      	str	r2, [r3, #0]
 800094c:	605a      	str	r2, [r3, #4]
 800094e:	609a      	str	r2, [r3, #8]
 8000950:	60da      	str	r2, [r3, #12]
 8000952:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000954:	1d3b      	adds	r3, r7, #4
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	605a      	str	r2, [r3, #4]
 800095c:	609a      	str	r2, [r3, #8]
 800095e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000960:	2301      	movs	r3, #1
 8000962:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000964:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000968:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800096a:	2300      	movs	r3, #0
 800096c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800096e:	2301      	movs	r3, #1
 8000970:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000972:	2302      	movs	r3, #2
 8000974:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000976:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800097a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800097c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000980:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000982:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000986:	4618      	mov	r0, r3
 8000988:	f002 fac4 	bl	8002f14 <HAL_RCC_OscConfig>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000992:	f000 f935 	bl	8000c00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000996:	230f      	movs	r3, #15
 8000998:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800099a:	2302      	movs	r3, #2
 800099c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800099e:	2300      	movs	r3, #0
 80009a0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009a6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009a8:	2300      	movs	r3, #0
 80009aa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009ac:	f107 0314 	add.w	r3, r7, #20
 80009b0:	2102      	movs	r1, #2
 80009b2:	4618      	mov	r0, r3
 80009b4:	f002 fd30 	bl	8003418 <HAL_RCC_ClockConfig>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80009be:	f000 f91f 	bl	8000c00 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80009c2:	2310      	movs	r3, #16
 80009c4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80009c6:	2300      	movs	r3, #0
 80009c8:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	4618      	mov	r0, r3
 80009ce:	f002 fe7f 	bl	80036d0 <HAL_RCCEx_PeriphCLKConfig>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <SystemClock_Config+0xac>
  {
    Error_Handler();
 80009d8:	f000 f912 	bl	8000c00 <Error_Handler>
  }
}
 80009dc:	bf00      	nop
 80009de:	3750      	adds	r7, #80	@ 0x50
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b08a      	sub	sp, #40	@ 0x28
 80009e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ea:	f107 0320 	add.w	r3, r7, #32
 80009ee:	2200      	movs	r2, #0
 80009f0:	601a      	str	r2, [r3, #0]
 80009f2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009f4:	1d3b      	adds	r3, r7, #4
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
 80009fa:	605a      	str	r2, [r3, #4]
 80009fc:	609a      	str	r2, [r3, #8]
 80009fe:	60da      	str	r2, [r3, #12]
 8000a00:	611a      	str	r2, [r3, #16]
 8000a02:	615a      	str	r2, [r3, #20]
 8000a04:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a06:	4b22      	ldr	r3, [pc, #136]	@ (8000a90 <MX_TIM2_Init+0xac>)
 8000a08:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a0c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8000a0e:	4b20      	ldr	r3, [pc, #128]	@ (8000a90 <MX_TIM2_Init+0xac>)
 8000a10:	2247      	movs	r2, #71	@ 0x47
 8000a12:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a14:	4b1e      	ldr	r3, [pc, #120]	@ (8000a90 <MX_TIM2_Init+0xac>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 360-1;
 8000a1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000a90 <MX_TIM2_Init+0xac>)
 8000a1c:	f240 1267 	movw	r2, #359	@ 0x167
 8000a20:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a22:	4b1b      	ldr	r3, [pc, #108]	@ (8000a90 <MX_TIM2_Init+0xac>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a28:	4b19      	ldr	r3, [pc, #100]	@ (8000a90 <MX_TIM2_Init+0xac>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000a2e:	4818      	ldr	r0, [pc, #96]	@ (8000a90 <MX_TIM2_Init+0xac>)
 8000a30:	f002 ff84 	bl	800393c <HAL_TIM_PWM_Init>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000a3a:	f000 f8e1 	bl	8000c00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a42:	2300      	movs	r3, #0
 8000a44:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a46:	f107 0320 	add.w	r3, r7, #32
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4810      	ldr	r0, [pc, #64]	@ (8000a90 <MX_TIM2_Init+0xac>)
 8000a4e:	f003 fcc7 	bl	80043e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000a58:	f000 f8d2 	bl	8000c00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a5c:	2360      	movs	r3, #96	@ 0x60
 8000a5e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a60:	2300      	movs	r3, #0
 8000a62:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a64:	2300      	movs	r3, #0
 8000a66:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a6c:	1d3b      	adds	r3, r7, #4
 8000a6e:	2208      	movs	r2, #8
 8000a70:	4619      	mov	r1, r3
 8000a72:	4807      	ldr	r0, [pc, #28]	@ (8000a90 <MX_TIM2_Init+0xac>)
 8000a74:	f003 f9c0 	bl	8003df8 <HAL_TIM_PWM_ConfigChannel>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000a7e:	f000 f8bf 	bl	8000c00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000a82:	4803      	ldr	r0, [pc, #12]	@ (8000a90 <MX_TIM2_Init+0xac>)
 8000a84:	f000 f918 	bl	8000cb8 <HAL_TIM_MspPostInit>

}
 8000a88:	bf00      	nop
 8000a8a:	3728      	adds	r7, #40	@ 0x28
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	200001a0 	.word	0x200001a0

08000a94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b088      	sub	sp, #32
 8000a98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a9a:	f107 0310 	add.w	r3, r7, #16
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
 8000aa2:	605a      	str	r2, [r3, #4]
 8000aa4:	609a      	str	r2, [r3, #8]
 8000aa6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa8:	4b2d      	ldr	r3, [pc, #180]	@ (8000b60 <MX_GPIO_Init+0xcc>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	4a2c      	ldr	r2, [pc, #176]	@ (8000b60 <MX_GPIO_Init+0xcc>)
 8000aae:	f043 0310 	orr.w	r3, r3, #16
 8000ab2:	6193      	str	r3, [r2, #24]
 8000ab4:	4b2a      	ldr	r3, [pc, #168]	@ (8000b60 <MX_GPIO_Init+0xcc>)
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	f003 0310 	and.w	r3, r3, #16
 8000abc:	60fb      	str	r3, [r7, #12]
 8000abe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ac0:	4b27      	ldr	r3, [pc, #156]	@ (8000b60 <MX_GPIO_Init+0xcc>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	4a26      	ldr	r2, [pc, #152]	@ (8000b60 <MX_GPIO_Init+0xcc>)
 8000ac6:	f043 0320 	orr.w	r3, r3, #32
 8000aca:	6193      	str	r3, [r2, #24]
 8000acc:	4b24      	ldr	r3, [pc, #144]	@ (8000b60 <MX_GPIO_Init+0xcc>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	f003 0320 	and.w	r3, r3, #32
 8000ad4:	60bb      	str	r3, [r7, #8]
 8000ad6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad8:	4b21      	ldr	r3, [pc, #132]	@ (8000b60 <MX_GPIO_Init+0xcc>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	4a20      	ldr	r2, [pc, #128]	@ (8000b60 <MX_GPIO_Init+0xcc>)
 8000ade:	f043 0304 	orr.w	r3, r3, #4
 8000ae2:	6193      	str	r3, [r2, #24]
 8000ae4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b60 <MX_GPIO_Init+0xcc>)
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	f003 0304 	and.w	r3, r3, #4
 8000aec:	607b      	str	r3, [r7, #4]
 8000aee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000af0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b60 <MX_GPIO_Init+0xcc>)
 8000af2:	699b      	ldr	r3, [r3, #24]
 8000af4:	4a1a      	ldr	r2, [pc, #104]	@ (8000b60 <MX_GPIO_Init+0xcc>)
 8000af6:	f043 0308 	orr.w	r3, r3, #8
 8000afa:	6193      	str	r3, [r2, #24]
 8000afc:	4b18      	ldr	r3, [pc, #96]	@ (8000b60 <MX_GPIO_Init+0xcc>)
 8000afe:	699b      	ldr	r3, [r3, #24]
 8000b00:	f003 0308 	and.w	r3, r3, #8
 8000b04:	603b      	str	r3, [r7, #0]
 8000b06:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000b08:	2200      	movs	r2, #0
 8000b0a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b0e:	4815      	ldr	r0, [pc, #84]	@ (8000b64 <MX_GPIO_Init+0xd0>)
 8000b10:	f000 fc62 	bl	80013d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIRECTION_GPIO_Port, DIRECTION_Pin, GPIO_PIN_RESET);
 8000b14:	2200      	movs	r2, #0
 8000b16:	2120      	movs	r1, #32
 8000b18:	4813      	ldr	r0, [pc, #76]	@ (8000b68 <MX_GPIO_Init+0xd4>)
 8000b1a:	f000 fc5d 	bl	80013d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000b1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b24:	2301      	movs	r3, #1
 8000b26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000b30:	f107 0310 	add.w	r3, r7, #16
 8000b34:	4619      	mov	r1, r3
 8000b36:	480b      	ldr	r0, [pc, #44]	@ (8000b64 <MX_GPIO_Init+0xd0>)
 8000b38:	f000 faca 	bl	80010d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIRECTION_Pin */
  GPIO_InitStruct.Pin = DIRECTION_Pin;
 8000b3c:	2320      	movs	r3, #32
 8000b3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b40:	2301      	movs	r3, #1
 8000b42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b44:	2300      	movs	r3, #0
 8000b46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b48:	2302      	movs	r3, #2
 8000b4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIRECTION_GPIO_Port, &GPIO_InitStruct);
 8000b4c:	f107 0310 	add.w	r3, r7, #16
 8000b50:	4619      	mov	r1, r3
 8000b52:	4805      	ldr	r0, [pc, #20]	@ (8000b68 <MX_GPIO_Init+0xd4>)
 8000b54:	f000 fabc 	bl	80010d0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b58:	bf00      	nop
 8000b5a:	3720      	adds	r7, #32
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	40021000 	.word	0x40021000
 8000b64:	40011000 	.word	0x40011000
 8000b68:	40010c00 	.word	0x40010c00

08000b6c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b7c:	d132      	bne.n	8000be4 <HAL_TIM_PeriodElapsedCallback+0x78>
    {
        if (stepsRemaining > 0)
 8000b7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bec <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	f04f 0100 	mov.w	r1, #0
 8000b86:	4618      	mov	r0, r3
 8000b88:	f7ff fd0e 	bl	80005a8 <__aeabi_fcmpgt>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d00b      	beq.n	8000baa <HAL_TIM_PeriodElapsedCallback+0x3e>
        {
        	stepsRemaining--;
 8000b92:	4b16      	ldr	r3, [pc, #88]	@ (8000bec <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f7ff fb8e 	bl	80002bc <__aeabi_fsub>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	4b11      	ldr	r3, [pc, #68]	@ (8000bec <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000ba6:	601a      	str	r2, [r3, #0]
            // Остановка таймера и PWM после завершения заданного количества шагов
       	    motorStopFlag = 1;
            HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
        }
    }
}
 8000ba8:	e01c      	b.n	8000be4 <HAL_TIM_PeriodElapsedCallback+0x78>
        else if (stepsRemaining <= 0.0 && !infiniteRotationFlag && timeRotationFlag)
 8000baa:	4b10      	ldr	r3, [pc, #64]	@ (8000bec <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f04f 0100 	mov.w	r1, #0
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff fce4 	bl	8000580 <__aeabi_fcmple>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d100      	bne.n	8000bc0 <HAL_TIM_PeriodElapsedCallback+0x54>
}
 8000bbe:	e011      	b.n	8000be4 <HAL_TIM_PeriodElapsedCallback+0x78>
        else if (stepsRemaining <= 0.0 && !infiniteRotationFlag && timeRotationFlag)
 8000bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d10c      	bne.n	8000be4 <HAL_TIM_PeriodElapsedCallback+0x78>
 8000bca:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d007      	beq.n	8000be4 <HAL_TIM_PeriodElapsedCallback+0x78>
       	    motorStopFlag = 1;
 8000bd4:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000bda:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bde:	4807      	ldr	r0, [pc, #28]	@ (8000bfc <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000be0:	f000 fc12 	bl	8001408 <HAL_GPIO_TogglePin>
}
 8000be4:	bf00      	nop
 8000be6:	3708      	adds	r7, #8
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	2000022c 	.word	0x2000022c
 8000bf0:	20000230 	.word	0x20000230
 8000bf4:	20000231 	.word	0x20000231
 8000bf8:	20000229 	.word	0x20000229
 8000bfc:	40011000 	.word	0x40011000

08000c00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c04:	b672      	cpsid	i
}
 8000c06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c08:	bf00      	nop
 8000c0a:	e7fd      	b.n	8000c08 <Error_Handler+0x8>

08000c0c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b085      	sub	sp, #20
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c12:	4b15      	ldr	r3, [pc, #84]	@ (8000c68 <HAL_MspInit+0x5c>)
 8000c14:	699b      	ldr	r3, [r3, #24]
 8000c16:	4a14      	ldr	r2, [pc, #80]	@ (8000c68 <HAL_MspInit+0x5c>)
 8000c18:	f043 0301 	orr.w	r3, r3, #1
 8000c1c:	6193      	str	r3, [r2, #24]
 8000c1e:	4b12      	ldr	r3, [pc, #72]	@ (8000c68 <HAL_MspInit+0x5c>)
 8000c20:	699b      	ldr	r3, [r3, #24]
 8000c22:	f003 0301 	and.w	r3, r3, #1
 8000c26:	60bb      	str	r3, [r7, #8]
 8000c28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c68 <HAL_MspInit+0x5c>)
 8000c2c:	69db      	ldr	r3, [r3, #28]
 8000c2e:	4a0e      	ldr	r2, [pc, #56]	@ (8000c68 <HAL_MspInit+0x5c>)
 8000c30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c34:	61d3      	str	r3, [r2, #28]
 8000c36:	4b0c      	ldr	r3, [pc, #48]	@ (8000c68 <HAL_MspInit+0x5c>)
 8000c38:	69db      	ldr	r3, [r3, #28]
 8000c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c3e:	607b      	str	r3, [r7, #4]
 8000c40:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c42:	4b0a      	ldr	r3, [pc, #40]	@ (8000c6c <HAL_MspInit+0x60>)
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	60fb      	str	r3, [r7, #12]
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c4e:	60fb      	str	r3, [r7, #12]
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	4a04      	ldr	r2, [pc, #16]	@ (8000c6c <HAL_MspInit+0x60>)
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	3714      	adds	r7, #20
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bc80      	pop	{r7}
 8000c66:	4770      	bx	lr
 8000c68:	40021000 	.word	0x40021000
 8000c6c:	40010000 	.word	0x40010000

08000c70 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c80:	d113      	bne.n	8000caa <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c82:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb4 <HAL_TIM_PWM_MspInit+0x44>)
 8000c84:	69db      	ldr	r3, [r3, #28]
 8000c86:	4a0b      	ldr	r2, [pc, #44]	@ (8000cb4 <HAL_TIM_PWM_MspInit+0x44>)
 8000c88:	f043 0301 	orr.w	r3, r3, #1
 8000c8c:	61d3      	str	r3, [r2, #28]
 8000c8e:	4b09      	ldr	r3, [pc, #36]	@ (8000cb4 <HAL_TIM_PWM_MspInit+0x44>)
 8000c90:	69db      	ldr	r3, [r3, #28]
 8000c92:	f003 0301 	and.w	r3, r3, #1
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	201c      	movs	r0, #28
 8000ca0:	f000 f9df 	bl	8001062 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000ca4:	201c      	movs	r0, #28
 8000ca6:	f000 f9f8 	bl	800109a <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000caa:	bf00      	nop
 8000cac:	3710      	adds	r7, #16
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	40021000 	.word	0x40021000

08000cb8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b088      	sub	sp, #32
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc0:	f107 0310 	add.w	r3, r7, #16
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	605a      	str	r2, [r3, #4]
 8000cca:	609a      	str	r2, [r3, #8]
 8000ccc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000cd6:	d117      	bne.n	8000d08 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd8:	4b0d      	ldr	r3, [pc, #52]	@ (8000d10 <HAL_TIM_MspPostInit+0x58>)
 8000cda:	699b      	ldr	r3, [r3, #24]
 8000cdc:	4a0c      	ldr	r2, [pc, #48]	@ (8000d10 <HAL_TIM_MspPostInit+0x58>)
 8000cde:	f043 0304 	orr.w	r3, r3, #4
 8000ce2:	6193      	str	r3, [r2, #24]
 8000ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8000d10 <HAL_TIM_MspPostInit+0x58>)
 8000ce6:	699b      	ldr	r3, [r3, #24]
 8000ce8:	f003 0304 	and.w	r3, r3, #4
 8000cec:	60fb      	str	r3, [r7, #12]
 8000cee:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000cf0:	2304      	movs	r3, #4
 8000cf2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfc:	f107 0310 	add.w	r3, r7, #16
 8000d00:	4619      	mov	r1, r3
 8000d02:	4804      	ldr	r0, [pc, #16]	@ (8000d14 <HAL_TIM_MspPostInit+0x5c>)
 8000d04:	f000 f9e4 	bl	80010d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000d08:	bf00      	nop
 8000d0a:	3720      	adds	r7, #32
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	40021000 	.word	0x40021000
 8000d14:	40010800 	.word	0x40010800

08000d18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <NMI_Handler+0x4>

08000d20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d24:	bf00      	nop
 8000d26:	e7fd      	b.n	8000d24 <HardFault_Handler+0x4>

08000d28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d2c:	bf00      	nop
 8000d2e:	e7fd      	b.n	8000d2c <MemManage_Handler+0x4>

08000d30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d34:	bf00      	nop
 8000d36:	e7fd      	b.n	8000d34 <BusFault_Handler+0x4>

08000d38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d3c:	bf00      	nop
 8000d3e:	e7fd      	b.n	8000d3c <UsageFault_Handler+0x4>

08000d40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d44:	bf00      	nop
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bc80      	pop	{r7}
 8000d4a:	4770      	bx	lr

08000d4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d50:	bf00      	nop
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bc80      	pop	{r7}
 8000d56:	4770      	bx	lr

08000d58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bc80      	pop	{r7}
 8000d62:	4770      	bx	lr

08000d64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d68:	f000 f888 	bl	8000e7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d6c:	bf00      	nop
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000d74:	4802      	ldr	r0, [pc, #8]	@ (8000d80 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000d76:	f000 fc85 	bl	8001684 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20000f00 	.word	0x20000f00

08000d84 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d88:	4802      	ldr	r0, [pc, #8]	@ (8000d94 <TIM2_IRQHandler+0x10>)
 8000d8a:	f002 ff2d 	bl	8003be8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d8e:	bf00      	nop
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	200001a0 	.word	0x200001a0

08000d98 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc80      	pop	{r7}
 8000da2:	4770      	bx	lr

08000da4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000da4:	f7ff fff8 	bl	8000d98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000da8:	480b      	ldr	r0, [pc, #44]	@ (8000dd8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000daa:	490c      	ldr	r1, [pc, #48]	@ (8000ddc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000dac:	4a0c      	ldr	r2, [pc, #48]	@ (8000de0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000dae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000db0:	e002      	b.n	8000db8 <LoopCopyDataInit>

08000db2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000db2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000db4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000db6:	3304      	adds	r3, #4

08000db8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000db8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dbc:	d3f9      	bcc.n	8000db2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dbe:	4a09      	ldr	r2, [pc, #36]	@ (8000de4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000dc0:	4c09      	ldr	r4, [pc, #36]	@ (8000de8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000dc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dc4:	e001      	b.n	8000dca <LoopFillZerobss>

08000dc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dc8:	3204      	adds	r2, #4

08000dca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dcc:	d3fb      	bcc.n	8000dc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dce:	f007 ff3b 	bl	8008c48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000dd2:	f7ff fd81 	bl	80008d8 <main>
  bx lr
 8000dd6:	4770      	bx	lr
  ldr r0, =_sdata
 8000dd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ddc:	20000184 	.word	0x20000184
  ldr r2, =_sidata
 8000de0:	08008d38 	.word	0x08008d38
  ldr r2, =_sbss
 8000de4:	20000184 	.word	0x20000184
  ldr r4, =_ebss
 8000de8:	20001410 	.word	0x20001410

08000dec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dec:	e7fe      	b.n	8000dec <ADC1_2_IRQHandler>
	...

08000df0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000df4:	4b08      	ldr	r3, [pc, #32]	@ (8000e18 <HAL_Init+0x28>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a07      	ldr	r2, [pc, #28]	@ (8000e18 <HAL_Init+0x28>)
 8000dfa:	f043 0310 	orr.w	r3, r3, #16
 8000dfe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e00:	2003      	movs	r0, #3
 8000e02:	f000 f923 	bl	800104c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e06:	200f      	movs	r0, #15
 8000e08:	f000 f808 	bl	8000e1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e0c:	f7ff fefe 	bl	8000c0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e10:	2300      	movs	r3, #0
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40022000 	.word	0x40022000

08000e1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e24:	4b12      	ldr	r3, [pc, #72]	@ (8000e70 <HAL_InitTick+0x54>)
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	4b12      	ldr	r3, [pc, #72]	@ (8000e74 <HAL_InitTick+0x58>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e32:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f000 f93b 	bl	80010b6 <HAL_SYSTICK_Config>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
 8000e48:	e00e      	b.n	8000e68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2b0f      	cmp	r3, #15
 8000e4e:	d80a      	bhi.n	8000e66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e50:	2200      	movs	r2, #0
 8000e52:	6879      	ldr	r1, [r7, #4]
 8000e54:	f04f 30ff 	mov.w	r0, #4294967295
 8000e58:	f000 f903 	bl	8001062 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e5c:	4a06      	ldr	r2, [pc, #24]	@ (8000e78 <HAL_InitTick+0x5c>)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e62:	2300      	movs	r3, #0
 8000e64:	e000      	b.n	8000e68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000008 	.word	0x20000008
 8000e74:	20000010 	.word	0x20000010
 8000e78:	2000000c 	.word	0x2000000c

08000e7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e80:	4b05      	ldr	r3, [pc, #20]	@ (8000e98 <HAL_IncTick+0x1c>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	461a      	mov	r2, r3
 8000e86:	4b05      	ldr	r3, [pc, #20]	@ (8000e9c <HAL_IncTick+0x20>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	4a03      	ldr	r2, [pc, #12]	@ (8000e9c <HAL_IncTick+0x20>)
 8000e8e:	6013      	str	r3, [r2, #0]
}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr
 8000e98:	20000010 	.word	0x20000010
 8000e9c:	20000234 	.word	0x20000234

08000ea0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ea4:	4b02      	ldr	r3, [pc, #8]	@ (8000eb0 <HAL_GetTick+0x10>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr
 8000eb0:	20000234 	.word	0x20000234

08000eb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b085      	sub	sp, #20
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	f003 0307 	and.w	r3, r3, #7
 8000ec2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eca:	68ba      	ldr	r2, [r7, #8]
 8000ecc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000edc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ee0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ee4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ee6:	4a04      	ldr	r2, [pc, #16]	@ (8000ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	60d3      	str	r3, [r2, #12]
}
 8000eec:	bf00      	nop
 8000eee:	3714      	adds	r7, #20
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bc80      	pop	{r7}
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	e000ed00 	.word	0xe000ed00

08000efc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f00:	4b04      	ldr	r3, [pc, #16]	@ (8000f14 <__NVIC_GetPriorityGrouping+0x18>)
 8000f02:	68db      	ldr	r3, [r3, #12]
 8000f04:	0a1b      	lsrs	r3, r3, #8
 8000f06:	f003 0307 	and.w	r3, r3, #7
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bc80      	pop	{r7}
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	e000ed00 	.word	0xe000ed00

08000f18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	db0b      	blt.n	8000f42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	f003 021f 	and.w	r2, r3, #31
 8000f30:	4906      	ldr	r1, [pc, #24]	@ (8000f4c <__NVIC_EnableIRQ+0x34>)
 8000f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f36:	095b      	lsrs	r3, r3, #5
 8000f38:	2001      	movs	r0, #1
 8000f3a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f42:	bf00      	nop
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr
 8000f4c:	e000e100 	.word	0xe000e100

08000f50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	6039      	str	r1, [r7, #0]
 8000f5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	db0a      	blt.n	8000f7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	490c      	ldr	r1, [pc, #48]	@ (8000f9c <__NVIC_SetPriority+0x4c>)
 8000f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6e:	0112      	lsls	r2, r2, #4
 8000f70:	b2d2      	uxtb	r2, r2
 8000f72:	440b      	add	r3, r1
 8000f74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f78:	e00a      	b.n	8000f90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	4908      	ldr	r1, [pc, #32]	@ (8000fa0 <__NVIC_SetPriority+0x50>)
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	f003 030f 	and.w	r3, r3, #15
 8000f86:	3b04      	subs	r3, #4
 8000f88:	0112      	lsls	r2, r2, #4
 8000f8a:	b2d2      	uxtb	r2, r2
 8000f8c:	440b      	add	r3, r1
 8000f8e:	761a      	strb	r2, [r3, #24]
}
 8000f90:	bf00      	nop
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bc80      	pop	{r7}
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	e000e100 	.word	0xe000e100
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b089      	sub	sp, #36	@ 0x24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	f003 0307 	and.w	r3, r3, #7
 8000fb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	f1c3 0307 	rsb	r3, r3, #7
 8000fbe:	2b04      	cmp	r3, #4
 8000fc0:	bf28      	it	cs
 8000fc2:	2304      	movcs	r3, #4
 8000fc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	3304      	adds	r3, #4
 8000fca:	2b06      	cmp	r3, #6
 8000fcc:	d902      	bls.n	8000fd4 <NVIC_EncodePriority+0x30>
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	3b03      	subs	r3, #3
 8000fd2:	e000      	b.n	8000fd6 <NVIC_EncodePriority+0x32>
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	43da      	mvns	r2, r3
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	401a      	ands	r2, r3
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fec:	f04f 31ff 	mov.w	r1, #4294967295
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff6:	43d9      	mvns	r1, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ffc:	4313      	orrs	r3, r2
         );
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3724      	adds	r7, #36	@ 0x24
 8001002:	46bd      	mov	sp, r7
 8001004:	bc80      	pop	{r7}
 8001006:	4770      	bx	lr

08001008 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	3b01      	subs	r3, #1
 8001014:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001018:	d301      	bcc.n	800101e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800101a:	2301      	movs	r3, #1
 800101c:	e00f      	b.n	800103e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800101e:	4a0a      	ldr	r2, [pc, #40]	@ (8001048 <SysTick_Config+0x40>)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3b01      	subs	r3, #1
 8001024:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001026:	210f      	movs	r1, #15
 8001028:	f04f 30ff 	mov.w	r0, #4294967295
 800102c:	f7ff ff90 	bl	8000f50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001030:	4b05      	ldr	r3, [pc, #20]	@ (8001048 <SysTick_Config+0x40>)
 8001032:	2200      	movs	r2, #0
 8001034:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001036:	4b04      	ldr	r3, [pc, #16]	@ (8001048 <SysTick_Config+0x40>)
 8001038:	2207      	movs	r2, #7
 800103a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800103c:	2300      	movs	r3, #0
}
 800103e:	4618      	mov	r0, r3
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	e000e010 	.word	0xe000e010

0800104c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f7ff ff2d 	bl	8000eb4 <__NVIC_SetPriorityGrouping>
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001062:	b580      	push	{r7, lr}
 8001064:	b086      	sub	sp, #24
 8001066:	af00      	add	r7, sp, #0
 8001068:	4603      	mov	r3, r0
 800106a:	60b9      	str	r1, [r7, #8]
 800106c:	607a      	str	r2, [r7, #4]
 800106e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001070:	2300      	movs	r3, #0
 8001072:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001074:	f7ff ff42 	bl	8000efc <__NVIC_GetPriorityGrouping>
 8001078:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	68b9      	ldr	r1, [r7, #8]
 800107e:	6978      	ldr	r0, [r7, #20]
 8001080:	f7ff ff90 	bl	8000fa4 <NVIC_EncodePriority>
 8001084:	4602      	mov	r2, r0
 8001086:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800108a:	4611      	mov	r1, r2
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff ff5f 	bl	8000f50 <__NVIC_SetPriority>
}
 8001092:	bf00      	nop
 8001094:	3718      	adds	r7, #24
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b082      	sub	sp, #8
 800109e:	af00      	add	r7, sp, #0
 80010a0:	4603      	mov	r3, r0
 80010a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff ff35 	bl	8000f18 <__NVIC_EnableIRQ>
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b082      	sub	sp, #8
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff ffa2 	bl	8001008 <SysTick_Config>
 80010c4:	4603      	mov	r3, r0
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
	...

080010d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b08b      	sub	sp, #44	@ 0x2c
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010da:	2300      	movs	r3, #0
 80010dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80010de:	2300      	movs	r3, #0
 80010e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010e2:	e169      	b.n	80013b8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80010e4:	2201      	movs	r2, #1
 80010e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	69fa      	ldr	r2, [r7, #28]
 80010f4:	4013      	ands	r3, r2
 80010f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	429a      	cmp	r2, r3
 80010fe:	f040 8158 	bne.w	80013b2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	4a9a      	ldr	r2, [pc, #616]	@ (8001370 <HAL_GPIO_Init+0x2a0>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d05e      	beq.n	80011ca <HAL_GPIO_Init+0xfa>
 800110c:	4a98      	ldr	r2, [pc, #608]	@ (8001370 <HAL_GPIO_Init+0x2a0>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d875      	bhi.n	80011fe <HAL_GPIO_Init+0x12e>
 8001112:	4a98      	ldr	r2, [pc, #608]	@ (8001374 <HAL_GPIO_Init+0x2a4>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d058      	beq.n	80011ca <HAL_GPIO_Init+0xfa>
 8001118:	4a96      	ldr	r2, [pc, #600]	@ (8001374 <HAL_GPIO_Init+0x2a4>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d86f      	bhi.n	80011fe <HAL_GPIO_Init+0x12e>
 800111e:	4a96      	ldr	r2, [pc, #600]	@ (8001378 <HAL_GPIO_Init+0x2a8>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d052      	beq.n	80011ca <HAL_GPIO_Init+0xfa>
 8001124:	4a94      	ldr	r2, [pc, #592]	@ (8001378 <HAL_GPIO_Init+0x2a8>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d869      	bhi.n	80011fe <HAL_GPIO_Init+0x12e>
 800112a:	4a94      	ldr	r2, [pc, #592]	@ (800137c <HAL_GPIO_Init+0x2ac>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d04c      	beq.n	80011ca <HAL_GPIO_Init+0xfa>
 8001130:	4a92      	ldr	r2, [pc, #584]	@ (800137c <HAL_GPIO_Init+0x2ac>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d863      	bhi.n	80011fe <HAL_GPIO_Init+0x12e>
 8001136:	4a92      	ldr	r2, [pc, #584]	@ (8001380 <HAL_GPIO_Init+0x2b0>)
 8001138:	4293      	cmp	r3, r2
 800113a:	d046      	beq.n	80011ca <HAL_GPIO_Init+0xfa>
 800113c:	4a90      	ldr	r2, [pc, #576]	@ (8001380 <HAL_GPIO_Init+0x2b0>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d85d      	bhi.n	80011fe <HAL_GPIO_Init+0x12e>
 8001142:	2b12      	cmp	r3, #18
 8001144:	d82a      	bhi.n	800119c <HAL_GPIO_Init+0xcc>
 8001146:	2b12      	cmp	r3, #18
 8001148:	d859      	bhi.n	80011fe <HAL_GPIO_Init+0x12e>
 800114a:	a201      	add	r2, pc, #4	@ (adr r2, 8001150 <HAL_GPIO_Init+0x80>)
 800114c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001150:	080011cb 	.word	0x080011cb
 8001154:	080011a5 	.word	0x080011a5
 8001158:	080011b7 	.word	0x080011b7
 800115c:	080011f9 	.word	0x080011f9
 8001160:	080011ff 	.word	0x080011ff
 8001164:	080011ff 	.word	0x080011ff
 8001168:	080011ff 	.word	0x080011ff
 800116c:	080011ff 	.word	0x080011ff
 8001170:	080011ff 	.word	0x080011ff
 8001174:	080011ff 	.word	0x080011ff
 8001178:	080011ff 	.word	0x080011ff
 800117c:	080011ff 	.word	0x080011ff
 8001180:	080011ff 	.word	0x080011ff
 8001184:	080011ff 	.word	0x080011ff
 8001188:	080011ff 	.word	0x080011ff
 800118c:	080011ff 	.word	0x080011ff
 8001190:	080011ff 	.word	0x080011ff
 8001194:	080011ad 	.word	0x080011ad
 8001198:	080011c1 	.word	0x080011c1
 800119c:	4a79      	ldr	r2, [pc, #484]	@ (8001384 <HAL_GPIO_Init+0x2b4>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d013      	beq.n	80011ca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80011a2:	e02c      	b.n	80011fe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	623b      	str	r3, [r7, #32]
          break;
 80011aa:	e029      	b.n	8001200 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	3304      	adds	r3, #4
 80011b2:	623b      	str	r3, [r7, #32]
          break;
 80011b4:	e024      	b.n	8001200 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	68db      	ldr	r3, [r3, #12]
 80011ba:	3308      	adds	r3, #8
 80011bc:	623b      	str	r3, [r7, #32]
          break;
 80011be:	e01f      	b.n	8001200 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	330c      	adds	r3, #12
 80011c6:	623b      	str	r3, [r7, #32]
          break;
 80011c8:	e01a      	b.n	8001200 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d102      	bne.n	80011d8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80011d2:	2304      	movs	r3, #4
 80011d4:	623b      	str	r3, [r7, #32]
          break;
 80011d6:	e013      	b.n	8001200 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d105      	bne.n	80011ec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011e0:	2308      	movs	r3, #8
 80011e2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	69fa      	ldr	r2, [r7, #28]
 80011e8:	611a      	str	r2, [r3, #16]
          break;
 80011ea:	e009      	b.n	8001200 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011ec:	2308      	movs	r3, #8
 80011ee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	69fa      	ldr	r2, [r7, #28]
 80011f4:	615a      	str	r2, [r3, #20]
          break;
 80011f6:	e003      	b.n	8001200 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80011f8:	2300      	movs	r3, #0
 80011fa:	623b      	str	r3, [r7, #32]
          break;
 80011fc:	e000      	b.n	8001200 <HAL_GPIO_Init+0x130>
          break;
 80011fe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	2bff      	cmp	r3, #255	@ 0xff
 8001204:	d801      	bhi.n	800120a <HAL_GPIO_Init+0x13a>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	e001      	b.n	800120e <HAL_GPIO_Init+0x13e>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	3304      	adds	r3, #4
 800120e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001210:	69bb      	ldr	r3, [r7, #24]
 8001212:	2bff      	cmp	r3, #255	@ 0xff
 8001214:	d802      	bhi.n	800121c <HAL_GPIO_Init+0x14c>
 8001216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	e002      	b.n	8001222 <HAL_GPIO_Init+0x152>
 800121c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800121e:	3b08      	subs	r3, #8
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	210f      	movs	r1, #15
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	fa01 f303 	lsl.w	r3, r1, r3
 8001230:	43db      	mvns	r3, r3
 8001232:	401a      	ands	r2, r3
 8001234:	6a39      	ldr	r1, [r7, #32]
 8001236:	693b      	ldr	r3, [r7, #16]
 8001238:	fa01 f303 	lsl.w	r3, r1, r3
 800123c:	431a      	orrs	r2, r3
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800124a:	2b00      	cmp	r3, #0
 800124c:	f000 80b1 	beq.w	80013b2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001250:	4b4d      	ldr	r3, [pc, #308]	@ (8001388 <HAL_GPIO_Init+0x2b8>)
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	4a4c      	ldr	r2, [pc, #304]	@ (8001388 <HAL_GPIO_Init+0x2b8>)
 8001256:	f043 0301 	orr.w	r3, r3, #1
 800125a:	6193      	str	r3, [r2, #24]
 800125c:	4b4a      	ldr	r3, [pc, #296]	@ (8001388 <HAL_GPIO_Init+0x2b8>)
 800125e:	699b      	ldr	r3, [r3, #24]
 8001260:	f003 0301 	and.w	r3, r3, #1
 8001264:	60bb      	str	r3, [r7, #8]
 8001266:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001268:	4a48      	ldr	r2, [pc, #288]	@ (800138c <HAL_GPIO_Init+0x2bc>)
 800126a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800126c:	089b      	lsrs	r3, r3, #2
 800126e:	3302      	adds	r3, #2
 8001270:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001274:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001278:	f003 0303 	and.w	r3, r3, #3
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	220f      	movs	r2, #15
 8001280:	fa02 f303 	lsl.w	r3, r2, r3
 8001284:	43db      	mvns	r3, r3
 8001286:	68fa      	ldr	r2, [r7, #12]
 8001288:	4013      	ands	r3, r2
 800128a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	4a40      	ldr	r2, [pc, #256]	@ (8001390 <HAL_GPIO_Init+0x2c0>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d013      	beq.n	80012bc <HAL_GPIO_Init+0x1ec>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	4a3f      	ldr	r2, [pc, #252]	@ (8001394 <HAL_GPIO_Init+0x2c4>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d00d      	beq.n	80012b8 <HAL_GPIO_Init+0x1e8>
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	4a3e      	ldr	r2, [pc, #248]	@ (8001398 <HAL_GPIO_Init+0x2c8>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d007      	beq.n	80012b4 <HAL_GPIO_Init+0x1e4>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	4a3d      	ldr	r2, [pc, #244]	@ (800139c <HAL_GPIO_Init+0x2cc>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d101      	bne.n	80012b0 <HAL_GPIO_Init+0x1e0>
 80012ac:	2303      	movs	r3, #3
 80012ae:	e006      	b.n	80012be <HAL_GPIO_Init+0x1ee>
 80012b0:	2304      	movs	r3, #4
 80012b2:	e004      	b.n	80012be <HAL_GPIO_Init+0x1ee>
 80012b4:	2302      	movs	r3, #2
 80012b6:	e002      	b.n	80012be <HAL_GPIO_Init+0x1ee>
 80012b8:	2301      	movs	r3, #1
 80012ba:	e000      	b.n	80012be <HAL_GPIO_Init+0x1ee>
 80012bc:	2300      	movs	r3, #0
 80012be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012c0:	f002 0203 	and.w	r2, r2, #3
 80012c4:	0092      	lsls	r2, r2, #2
 80012c6:	4093      	lsls	r3, r2
 80012c8:	68fa      	ldr	r2, [r7, #12]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80012ce:	492f      	ldr	r1, [pc, #188]	@ (800138c <HAL_GPIO_Init+0x2bc>)
 80012d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012d2:	089b      	lsrs	r3, r3, #2
 80012d4:	3302      	adds	r3, #2
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d006      	beq.n	80012f6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80012e8:	4b2d      	ldr	r3, [pc, #180]	@ (80013a0 <HAL_GPIO_Init+0x2d0>)
 80012ea:	689a      	ldr	r2, [r3, #8]
 80012ec:	492c      	ldr	r1, [pc, #176]	@ (80013a0 <HAL_GPIO_Init+0x2d0>)
 80012ee:	69bb      	ldr	r3, [r7, #24]
 80012f0:	4313      	orrs	r3, r2
 80012f2:	608b      	str	r3, [r1, #8]
 80012f4:	e006      	b.n	8001304 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012f6:	4b2a      	ldr	r3, [pc, #168]	@ (80013a0 <HAL_GPIO_Init+0x2d0>)
 80012f8:	689a      	ldr	r2, [r3, #8]
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	43db      	mvns	r3, r3
 80012fe:	4928      	ldr	r1, [pc, #160]	@ (80013a0 <HAL_GPIO_Init+0x2d0>)
 8001300:	4013      	ands	r3, r2
 8001302:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800130c:	2b00      	cmp	r3, #0
 800130e:	d006      	beq.n	800131e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001310:	4b23      	ldr	r3, [pc, #140]	@ (80013a0 <HAL_GPIO_Init+0x2d0>)
 8001312:	68da      	ldr	r2, [r3, #12]
 8001314:	4922      	ldr	r1, [pc, #136]	@ (80013a0 <HAL_GPIO_Init+0x2d0>)
 8001316:	69bb      	ldr	r3, [r7, #24]
 8001318:	4313      	orrs	r3, r2
 800131a:	60cb      	str	r3, [r1, #12]
 800131c:	e006      	b.n	800132c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800131e:	4b20      	ldr	r3, [pc, #128]	@ (80013a0 <HAL_GPIO_Init+0x2d0>)
 8001320:	68da      	ldr	r2, [r3, #12]
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	43db      	mvns	r3, r3
 8001326:	491e      	ldr	r1, [pc, #120]	@ (80013a0 <HAL_GPIO_Init+0x2d0>)
 8001328:	4013      	ands	r3, r2
 800132a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001334:	2b00      	cmp	r3, #0
 8001336:	d006      	beq.n	8001346 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001338:	4b19      	ldr	r3, [pc, #100]	@ (80013a0 <HAL_GPIO_Init+0x2d0>)
 800133a:	685a      	ldr	r2, [r3, #4]
 800133c:	4918      	ldr	r1, [pc, #96]	@ (80013a0 <HAL_GPIO_Init+0x2d0>)
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	4313      	orrs	r3, r2
 8001342:	604b      	str	r3, [r1, #4]
 8001344:	e006      	b.n	8001354 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001346:	4b16      	ldr	r3, [pc, #88]	@ (80013a0 <HAL_GPIO_Init+0x2d0>)
 8001348:	685a      	ldr	r2, [r3, #4]
 800134a:	69bb      	ldr	r3, [r7, #24]
 800134c:	43db      	mvns	r3, r3
 800134e:	4914      	ldr	r1, [pc, #80]	@ (80013a0 <HAL_GPIO_Init+0x2d0>)
 8001350:	4013      	ands	r3, r2
 8001352:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d021      	beq.n	80013a4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001360:	4b0f      	ldr	r3, [pc, #60]	@ (80013a0 <HAL_GPIO_Init+0x2d0>)
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	490e      	ldr	r1, [pc, #56]	@ (80013a0 <HAL_GPIO_Init+0x2d0>)
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	4313      	orrs	r3, r2
 800136a:	600b      	str	r3, [r1, #0]
 800136c:	e021      	b.n	80013b2 <HAL_GPIO_Init+0x2e2>
 800136e:	bf00      	nop
 8001370:	10320000 	.word	0x10320000
 8001374:	10310000 	.word	0x10310000
 8001378:	10220000 	.word	0x10220000
 800137c:	10210000 	.word	0x10210000
 8001380:	10120000 	.word	0x10120000
 8001384:	10110000 	.word	0x10110000
 8001388:	40021000 	.word	0x40021000
 800138c:	40010000 	.word	0x40010000
 8001390:	40010800 	.word	0x40010800
 8001394:	40010c00 	.word	0x40010c00
 8001398:	40011000 	.word	0x40011000
 800139c:	40011400 	.word	0x40011400
 80013a0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80013a4:	4b0b      	ldr	r3, [pc, #44]	@ (80013d4 <HAL_GPIO_Init+0x304>)
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	43db      	mvns	r3, r3
 80013ac:	4909      	ldr	r1, [pc, #36]	@ (80013d4 <HAL_GPIO_Init+0x304>)
 80013ae:	4013      	ands	r3, r2
 80013b0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80013b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b4:	3301      	adds	r3, #1
 80013b6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013be:	fa22 f303 	lsr.w	r3, r2, r3
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	f47f ae8e 	bne.w	80010e4 <HAL_GPIO_Init+0x14>
  }
}
 80013c8:	bf00      	nop
 80013ca:	bf00      	nop
 80013cc:	372c      	adds	r7, #44	@ 0x2c
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bc80      	pop	{r7}
 80013d2:	4770      	bx	lr
 80013d4:	40010400 	.word	0x40010400

080013d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	460b      	mov	r3, r1
 80013e2:	807b      	strh	r3, [r7, #2]
 80013e4:	4613      	mov	r3, r2
 80013e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013e8:	787b      	ldrb	r3, [r7, #1]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d003      	beq.n	80013f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013ee:	887a      	ldrh	r2, [r7, #2]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80013f4:	e003      	b.n	80013fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80013f6:	887b      	ldrh	r3, [r7, #2]
 80013f8:	041a      	lsls	r2, r3, #16
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	611a      	str	r2, [r3, #16]
}
 80013fe:	bf00      	nop
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr

08001408 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	460b      	mov	r3, r1
 8001412:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800141a:	887a      	ldrh	r2, [r7, #2]
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	4013      	ands	r3, r2
 8001420:	041a      	lsls	r2, r3, #16
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	43d9      	mvns	r1, r3
 8001426:	887b      	ldrh	r3, [r7, #2]
 8001428:	400b      	ands	r3, r1
 800142a:	431a      	orrs	r2, r3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	611a      	str	r2, [r3, #16]
}
 8001430:	bf00      	nop
 8001432:	3714      	adds	r7, #20
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr

0800143a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800143a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800143c:	b08b      	sub	sp, #44	@ 0x2c
 800143e:	af06      	add	r7, sp, #24
 8001440:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d101      	bne.n	800144c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001448:	2301      	movs	r3, #1
 800144a:	e0f1      	b.n	8001630 <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f893 32a9 	ldrb.w	r3, [r3, #681]	@ 0x2a9
 8001452:	b2db      	uxtb	r3, r3
 8001454:	2b00      	cmp	r3, #0
 8001456:	d106      	bne.n	8001466 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2200      	movs	r2, #0
 800145c:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f007 f93f 	bl	80086e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2203      	movs	r2, #3
 800146a:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4618      	mov	r0, r3
 8001474:	f003 f84a 	bl	800450c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	603b      	str	r3, [r7, #0]
 800147e:	687e      	ldr	r6, [r7, #4]
 8001480:	466d      	mov	r5, sp
 8001482:	f106 0410 	add.w	r4, r6, #16
 8001486:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001488:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800148a:	6823      	ldr	r3, [r4, #0]
 800148c:	602b      	str	r3, [r5, #0]
 800148e:	1d33      	adds	r3, r6, #4
 8001490:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001492:	6838      	ldr	r0, [r7, #0]
 8001494:	f003 f814 	bl	80044c0 <USB_CoreInit>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d005      	beq.n	80014aa <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2202      	movs	r2, #2
 80014a2:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
    return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e0c2      	b.n	8001630 <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2100      	movs	r1, #0
 80014b0:	4618      	mov	r0, r3
 80014b2:	f003 f845 	bl	8004540 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014b6:	2300      	movs	r3, #0
 80014b8:	73fb      	strb	r3, [r7, #15]
 80014ba:	e040      	b.n	800153e <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80014bc:	7bfb      	ldrb	r3, [r7, #15]
 80014be:	6879      	ldr	r1, [r7, #4]
 80014c0:	1c5a      	adds	r2, r3, #1
 80014c2:	4613      	mov	r3, r2
 80014c4:	009b      	lsls	r3, r3, #2
 80014c6:	4413      	add	r3, r2
 80014c8:	00db      	lsls	r3, r3, #3
 80014ca:	440b      	add	r3, r1
 80014cc:	3301      	adds	r3, #1
 80014ce:	2201      	movs	r2, #1
 80014d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80014d2:	7bfb      	ldrb	r3, [r7, #15]
 80014d4:	6879      	ldr	r1, [r7, #4]
 80014d6:	1c5a      	adds	r2, r3, #1
 80014d8:	4613      	mov	r3, r2
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	4413      	add	r3, r2
 80014de:	00db      	lsls	r3, r3, #3
 80014e0:	440b      	add	r3, r1
 80014e2:	7bfa      	ldrb	r2, [r7, #15]
 80014e4:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80014e6:	7bfb      	ldrb	r3, [r7, #15]
 80014e8:	6879      	ldr	r1, [r7, #4]
 80014ea:	1c5a      	adds	r2, r3, #1
 80014ec:	4613      	mov	r3, r2
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	4413      	add	r3, r2
 80014f2:	00db      	lsls	r3, r3, #3
 80014f4:	440b      	add	r3, r1
 80014f6:	3303      	adds	r3, #3
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80014fc:	7bfa      	ldrb	r2, [r7, #15]
 80014fe:	6879      	ldr	r1, [r7, #4]
 8001500:	4613      	mov	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4413      	add	r3, r2
 8001506:	00db      	lsls	r3, r3, #3
 8001508:	440b      	add	r3, r1
 800150a:	3338      	adds	r3, #56	@ 0x38
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001510:	7bfa      	ldrb	r2, [r7, #15]
 8001512:	6879      	ldr	r1, [r7, #4]
 8001514:	4613      	mov	r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	4413      	add	r3, r2
 800151a:	00db      	lsls	r3, r3, #3
 800151c:	440b      	add	r3, r1
 800151e:	333c      	adds	r3, #60	@ 0x3c
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001524:	7bfa      	ldrb	r2, [r7, #15]
 8001526:	6879      	ldr	r1, [r7, #4]
 8001528:	4613      	mov	r3, r2
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	4413      	add	r3, r2
 800152e:	00db      	lsls	r3, r3, #3
 8001530:	440b      	add	r3, r1
 8001532:	3340      	adds	r3, #64	@ 0x40
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001538:	7bfb      	ldrb	r3, [r7, #15]
 800153a:	3301      	adds	r3, #1
 800153c:	73fb      	strb	r3, [r7, #15]
 800153e:	7bfa      	ldrb	r2, [r7, #15]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	429a      	cmp	r2, r3
 8001546:	d3b9      	bcc.n	80014bc <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001548:	2300      	movs	r3, #0
 800154a:	73fb      	strb	r3, [r7, #15]
 800154c:	e044      	b.n	80015d8 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800154e:	7bfa      	ldrb	r2, [r7, #15]
 8001550:	6879      	ldr	r1, [r7, #4]
 8001552:	4613      	mov	r3, r2
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	4413      	add	r3, r2
 8001558:	00db      	lsls	r3, r3, #3
 800155a:	440b      	add	r3, r1
 800155c:	f203 1369 	addw	r3, r3, #361	@ 0x169
 8001560:	2200      	movs	r2, #0
 8001562:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001564:	7bfa      	ldrb	r2, [r7, #15]
 8001566:	6879      	ldr	r1, [r7, #4]
 8001568:	4613      	mov	r3, r2
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	4413      	add	r3, r2
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	440b      	add	r3, r1
 8001572:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001576:	7bfa      	ldrb	r2, [r7, #15]
 8001578:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800157a:	7bfa      	ldrb	r2, [r7, #15]
 800157c:	6879      	ldr	r1, [r7, #4]
 800157e:	4613      	mov	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	4413      	add	r3, r2
 8001584:	00db      	lsls	r3, r3, #3
 8001586:	440b      	add	r3, r1
 8001588:	f203 136b 	addw	r3, r3, #363	@ 0x16b
 800158c:	2200      	movs	r2, #0
 800158e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001590:	7bfa      	ldrb	r2, [r7, #15]
 8001592:	6879      	ldr	r1, [r7, #4]
 8001594:	4613      	mov	r3, r2
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	4413      	add	r3, r2
 800159a:	00db      	lsls	r3, r3, #3
 800159c:	440b      	add	r3, r1
 800159e:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80015a6:	7bfa      	ldrb	r2, [r7, #15]
 80015a8:	6879      	ldr	r1, [r7, #4]
 80015aa:	4613      	mov	r3, r2
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	4413      	add	r3, r2
 80015b0:	00db      	lsls	r3, r3, #3
 80015b2:	440b      	add	r3, r1
 80015b4:	f503 73be 	add.w	r3, r3, #380	@ 0x17c
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80015bc:	7bfa      	ldrb	r2, [r7, #15]
 80015be:	6879      	ldr	r1, [r7, #4]
 80015c0:	4613      	mov	r3, r2
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	4413      	add	r3, r2
 80015c6:	00db      	lsls	r3, r3, #3
 80015c8:	440b      	add	r3, r1
 80015ca:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015d2:	7bfb      	ldrb	r3, [r7, #15]
 80015d4:	3301      	adds	r3, #1
 80015d6:	73fb      	strb	r3, [r7, #15]
 80015d8:	7bfa      	ldrb	r2, [r7, #15]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d3b5      	bcc.n	800154e <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	603b      	str	r3, [r7, #0]
 80015e8:	687e      	ldr	r6, [r7, #4]
 80015ea:	466d      	mov	r5, sp
 80015ec:	f106 0410 	add.w	r4, r6, #16
 80015f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015f4:	6823      	ldr	r3, [r4, #0]
 80015f6:	602b      	str	r3, [r5, #0]
 80015f8:	1d33      	adds	r3, r6, #4
 80015fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015fc:	6838      	ldr	r0, [r7, #0]
 80015fe:	f002 ffab 	bl	8004558 <USB_DevInit>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d005      	beq.n	8001614 <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2202      	movs	r2, #2
 800160c:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
    return HAL_ERROR;
 8001610:	2301      	movs	r3, #1
 8001612:	e00d      	b.n	8001630 <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2200      	movs	r2, #0
 8001618:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2201      	movs	r2, #1
 8001620:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4618      	mov	r0, r3
 800162a:	f005 fa2c 	bl	8006a86 <USB_DevDisconnect>

  return HAL_OK;
 800162e:	2300      	movs	r3, #0
}
 8001630:	4618      	mov	r0, r3
 8001632:	3714      	adds	r7, #20
 8001634:	46bd      	mov	sp, r7
 8001636:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001638 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8001646:	2b01      	cmp	r3, #1
 8001648:	d101      	bne.n	800164e <HAL_PCD_Start+0x16>
 800164a:	2302      	movs	r3, #2
 800164c:	e016      	b.n	800167c <HAL_PCD_Start+0x44>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2201      	movs	r2, #1
 8001652:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4618      	mov	r0, r3
 800165c:	f002 ff40 	bl	80044e0 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001660:	2101      	movs	r1, #1
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f007 fab1 	bl	8008bca <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f005 fa00 	bl	8006a72 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 800167a:	2300      	movs	r3, #0
}
 800167c:	4618      	mov	r0, r3
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b088      	sub	sp, #32
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4618      	mov	r0, r3
 8001692:	f005 fa02 	bl	8006a9a <USB_ReadInterrupts>
 8001696:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d003      	beq.n	80016aa <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f000 fb1b 	bl	8001cde <PCD_EP_ISR_Handler>

    return;
 80016a8:	e119      	b.n	80018de <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d013      	beq.n	80016dc <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80016bc:	b29a      	uxth	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80016c6:	b292      	uxth	r2, r2
 80016c8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f007 f884 	bl	80087da <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80016d2:	2100      	movs	r1, #0
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f000 f905 	bl	80018e4 <HAL_PCD_SetAddress>

    return;
 80016da:	e100      	b.n	80018de <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d00c      	beq.n	8001700 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80016ee:	b29a      	uxth	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80016f8:	b292      	uxth	r2, r2
 80016fa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80016fe:	e0ee      	b.n	80018de <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d00c      	beq.n	8001724 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001712:	b29a      	uxth	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800171c:	b292      	uxth	r2, r2
 800171e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001722:	e0dc      	b.n	80018de <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001724:	69bb      	ldr	r3, [r7, #24]
 8001726:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d027      	beq.n	800177e <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001736:	b29a      	uxth	r2, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f022 0204 	bic.w	r2, r2, #4
 8001740:	b292      	uxth	r2, r2
 8001742:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800174e:	b29a      	uxth	r2, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f022 0208 	bic.w	r2, r2, #8
 8001758:	b292      	uxth	r2, r2
 800175a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f007 f874 	bl	800884c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800176c:	b29a      	uxth	r2, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001776:	b292      	uxth	r2, r2
 8001778:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800177c:	e0af      	b.n	80018de <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001784:	2b00      	cmp	r3, #0
 8001786:	f000 8083 	beq.w	8001890 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 800178a:	2300      	movs	r3, #0
 800178c:	77fb      	strb	r3, [r7, #31]
 800178e:	e010      	b.n	80017b2 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	461a      	mov	r2, r3
 8001796:	7ffb      	ldrb	r3, [r7, #31]
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	441a      	add	r2, r3
 800179c:	7ffb      	ldrb	r3, [r7, #31]
 800179e:	8812      	ldrh	r2, [r2, #0]
 80017a0:	b292      	uxth	r2, r2
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	3320      	adds	r3, #32
 80017a6:	443b      	add	r3, r7
 80017a8:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 80017ac:	7ffb      	ldrb	r3, [r7, #31]
 80017ae:	3301      	adds	r3, #1
 80017b0:	77fb      	strb	r3, [r7, #31]
 80017b2:	7ffb      	ldrb	r3, [r7, #31]
 80017b4:	2b07      	cmp	r3, #7
 80017b6:	d9eb      	bls.n	8001790 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f042 0201 	orr.w	r2, r2, #1
 80017ca:	b292      	uxth	r2, r2
 80017cc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80017d8:	b29a      	uxth	r2, r3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f022 0201 	bic.w	r2, r2, #1
 80017e2:	b292      	uxth	r2, r2
 80017e4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80017e8:	bf00      	nop
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d0f6      	beq.n	80017ea <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001804:	b29a      	uxth	r2, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800180e:	b292      	uxth	r2, r2
 8001810:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001814:	2300      	movs	r3, #0
 8001816:	77fb      	strb	r3, [r7, #31]
 8001818:	e00f      	b.n	800183a <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 800181a:	7ffb      	ldrb	r3, [r7, #31]
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	6812      	ldr	r2, [r2, #0]
 8001820:	4611      	mov	r1, r2
 8001822:	7ffa      	ldrb	r2, [r7, #31]
 8001824:	0092      	lsls	r2, r2, #2
 8001826:	440a      	add	r2, r1
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	3320      	adds	r3, #32
 800182c:	443b      	add	r3, r7
 800182e:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001832:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001834:	7ffb      	ldrb	r3, [r7, #31]
 8001836:	3301      	adds	r3, #1
 8001838:	77fb      	strb	r3, [r7, #31]
 800183a:	7ffb      	ldrb	r3, [r7, #31]
 800183c:	2b07      	cmp	r3, #7
 800183e:	d9ec      	bls.n	800181a <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001848:	b29a      	uxth	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f042 0208 	orr.w	r2, r2, #8
 8001852:	b292      	uxth	r2, r2
 8001854:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001860:	b29a      	uxth	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800186a:	b292      	uxth	r2, r2
 800186c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001878:	b29a      	uxth	r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f042 0204 	orr.w	r2, r2, #4
 8001882:	b292      	uxth	r2, r2
 8001884:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f006 ffc5 	bl	8008818 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800188e:	e026      	b.n	80018de <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001896:	2b00      	cmp	r3, #0
 8001898:	d00f      	beq.n	80018ba <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80018a2:	b29a      	uxth	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80018ac:	b292      	uxth	r2, r2
 80018ae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f006 ff83 	bl	80087be <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80018b8:	e011      	b.n	80018de <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d00c      	beq.n	80018de <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80018d6:	b292      	uxth	r2, r2
 80018d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80018dc:	bf00      	nop
  }
}
 80018de:	3720      	adds	r7, #32
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	460b      	mov	r3, r1
 80018ee:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d101      	bne.n	80018fe <HAL_PCD_SetAddress+0x1a>
 80018fa:	2302      	movs	r3, #2
 80018fc:	e013      	b.n	8001926 <HAL_PCD_SetAddress+0x42>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2201      	movs	r2, #1
 8001902:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  hpcd->USB_Address = address;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	78fa      	ldrb	r2, [r7, #3]
 800190a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	78fa      	ldrb	r2, [r7, #3]
 8001914:	4611      	mov	r1, r2
 8001916:	4618      	mov	r0, r3
 8001918:	f005 f898 	bl	8006a4c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 8001924:	2300      	movs	r3, #0
}
 8001926:	4618      	mov	r0, r3
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b084      	sub	sp, #16
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
 8001936:	4608      	mov	r0, r1
 8001938:	4611      	mov	r1, r2
 800193a:	461a      	mov	r2, r3
 800193c:	4603      	mov	r3, r0
 800193e:	70fb      	strb	r3, [r7, #3]
 8001940:	460b      	mov	r3, r1
 8001942:	803b      	strh	r3, [r7, #0]
 8001944:	4613      	mov	r3, r2
 8001946:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001948:	2300      	movs	r3, #0
 800194a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800194c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001950:	2b00      	cmp	r3, #0
 8001952:	da0e      	bge.n	8001972 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001954:	78fb      	ldrb	r3, [r7, #3]
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	1c5a      	adds	r2, r3, #1
 800195c:	4613      	mov	r3, r2
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	4413      	add	r3, r2
 8001962:	00db      	lsls	r3, r3, #3
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	4413      	add	r3, r2
 8001968:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	2201      	movs	r2, #1
 800196e:	705a      	strb	r2, [r3, #1]
 8001970:	e00e      	b.n	8001990 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001972:	78fb      	ldrb	r3, [r7, #3]
 8001974:	f003 0207 	and.w	r2, r3, #7
 8001978:	4613      	mov	r3, r2
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	4413      	add	r3, r2
 800197e:	00db      	lsls	r3, r3, #3
 8001980:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	4413      	add	r3, r2
 8001988:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2200      	movs	r2, #0
 800198e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001990:	78fb      	ldrb	r3, [r7, #3]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	b2da      	uxtb	r2, r3
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800199c:	883a      	ldrh	r2, [r7, #0]
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	78ba      	ldrb	r2, [r7, #2]
 80019a6:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80019a8:	78bb      	ldrb	r3, [r7, #2]
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d102      	bne.n	80019b4 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	2200      	movs	r2, #0
 80019b2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d101      	bne.n	80019c2 <HAL_PCD_EP_Open+0x94>
 80019be:	2302      	movs	r3, #2
 80019c0:	e00e      	b.n	80019e0 <HAL_PCD_EP_Open+0xb2>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2201      	movs	r2, #1
 80019c6:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	68f9      	ldr	r1, [r7, #12]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f002 fde1 	bl	8004598 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2200      	movs	r2, #0
 80019da:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return ret;
 80019de:	7afb      	ldrb	r3, [r7, #11]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	460b      	mov	r3, r1
 80019f2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80019f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	da0e      	bge.n	8001a1a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80019fc:	78fb      	ldrb	r3, [r7, #3]
 80019fe:	f003 0307 	and.w	r3, r3, #7
 8001a02:	1c5a      	adds	r2, r3, #1
 8001a04:	4613      	mov	r3, r2
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	4413      	add	r3, r2
 8001a0a:	00db      	lsls	r3, r3, #3
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	4413      	add	r3, r2
 8001a10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	2201      	movs	r2, #1
 8001a16:	705a      	strb	r2, [r3, #1]
 8001a18:	e00e      	b.n	8001a38 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a1a:	78fb      	ldrb	r3, [r7, #3]
 8001a1c:	f003 0207 	and.w	r2, r3, #7
 8001a20:	4613      	mov	r3, r2
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4413      	add	r3, r2
 8001a26:	00db      	lsls	r3, r3, #3
 8001a28:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	4413      	add	r3, r2
 8001a30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2200      	movs	r2, #0
 8001a36:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001a38:	78fb      	ldrb	r3, [r7, #3]
 8001a3a:	f003 0307 	and.w	r3, r3, #7
 8001a3e:	b2da      	uxtb	r2, r3
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d101      	bne.n	8001a52 <HAL_PCD_EP_Close+0x6a>
 8001a4e:	2302      	movs	r3, #2
 8001a50:	e00e      	b.n	8001a70 <HAL_PCD_EP_Close+0x88>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2201      	movs	r2, #1
 8001a56:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	68f9      	ldr	r1, [r7, #12]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f003 f959 	bl	8004d18 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  return HAL_OK;
 8001a6e:	2300      	movs	r3, #0
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3710      	adds	r7, #16
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b086      	sub	sp, #24
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	607a      	str	r2, [r7, #4]
 8001a82:	603b      	str	r3, [r7, #0]
 8001a84:	460b      	mov	r3, r1
 8001a86:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a88:	7afb      	ldrb	r3, [r7, #11]
 8001a8a:	f003 0207 	and.w	r2, r3, #7
 8001a8e:	4613      	mov	r3, r2
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	4413      	add	r3, r2
 8001a94:	00db      	lsls	r3, r3, #3
 8001a96:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	687a      	ldr	r2, [r7, #4]
 8001aa4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	683a      	ldr	r2, [r7, #0]
 8001aaa:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ab8:	7afb      	ldrb	r3, [r7, #11]
 8001aba:	f003 0307 	and.w	r3, r3, #7
 8001abe:	b2da      	uxtb	r2, r3
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	6979      	ldr	r1, [r7, #20]
 8001aca:	4618      	mov	r0, r3
 8001acc:	f003 fb10 	bl	80050f0 <USB_EPStartXfer>

  return HAL_OK;
 8001ad0:	2300      	movs	r3, #0
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3718      	adds	r7, #24
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001ada:	b480      	push	{r7}
 8001adc:	b083      	sub	sp, #12
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001ae6:	78fb      	ldrb	r3, [r7, #3]
 8001ae8:	f003 0207 	and.w	r2, r3, #7
 8001aec:	6879      	ldr	r1, [r7, #4]
 8001aee:	4613      	mov	r3, r2
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	4413      	add	r3, r2
 8001af4:	00db      	lsls	r3, r3, #3
 8001af6:	440b      	add	r3, r1
 8001af8:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8001afc:	681b      	ldr	r3, [r3, #0]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr

08001b08 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	607a      	str	r2, [r7, #4]
 8001b12:	603b      	str	r3, [r7, #0]
 8001b14:	460b      	mov	r3, r1
 8001b16:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b18:	7afb      	ldrb	r3, [r7, #11]
 8001b1a:	f003 0307 	and.w	r3, r3, #7
 8001b1e:	1c5a      	adds	r2, r3, #1
 8001b20:	4613      	mov	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	4413      	add	r3, r2
 8001b26:	00db      	lsls	r3, r3, #3
 8001b28:	68fa      	ldr	r2, [r7, #12]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	683a      	ldr	r2, [r7, #0]
 8001b38:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	683a      	ldr	r2, [r7, #0]
 8001b46:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	2201      	movs	r2, #1
 8001b52:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b54:	7afb      	ldrb	r3, [r7, #11]
 8001b56:	f003 0307 	and.w	r3, r3, #7
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	6979      	ldr	r1, [r7, #20]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f003 fac2 	bl	80050f0 <USB_EPStartXfer>

  return HAL_OK;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3718      	adds	r7, #24
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b084      	sub	sp, #16
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
 8001b7e:	460b      	mov	r3, r1
 8001b80:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001b82:	78fb      	ldrb	r3, [r7, #3]
 8001b84:	f003 0207 	and.w	r2, r3, #7
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d901      	bls.n	8001b94 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e04c      	b.n	8001c2e <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001b94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	da0e      	bge.n	8001bba <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b9c:	78fb      	ldrb	r3, [r7, #3]
 8001b9e:	f003 0307 	and.w	r3, r3, #7
 8001ba2:	1c5a      	adds	r2, r3, #1
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	4413      	add	r3, r2
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	4413      	add	r3, r2
 8001bb0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	705a      	strb	r2, [r3, #1]
 8001bb8:	e00c      	b.n	8001bd4 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001bba:	78fa      	ldrb	r2, [r7, #3]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	4413      	add	r3, r2
 8001bc2:	00db      	lsls	r3, r3, #3
 8001bc4:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	4413      	add	r3, r2
 8001bcc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001bda:	78fb      	ldrb	r3, [r7, #3]
 8001bdc:	f003 0307 	and.w	r3, r3, #7
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d101      	bne.n	8001bf4 <HAL_PCD_EP_SetStall+0x7e>
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	e01c      	b.n	8001c2e <HAL_PCD_EP_SetStall+0xb8>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	68f9      	ldr	r1, [r7, #12]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f004 fe25 	bl	8006852 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001c08:	78fb      	ldrb	r3, [r7, #3]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d108      	bne.n	8001c24 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	f503 732c 	add.w	r3, r3, #688	@ 0x2b0
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4610      	mov	r0, r2
 8001c20:	f004 ff4a 	bl	8006ab8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2200      	movs	r2, #0
 8001c28:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	b084      	sub	sp, #16
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
 8001c3e:	460b      	mov	r3, r1
 8001c40:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001c42:	78fb      	ldrb	r3, [r7, #3]
 8001c44:	f003 020f 	and.w	r2, r3, #15
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d901      	bls.n	8001c54 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	e040      	b.n	8001cd6 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001c54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	da0e      	bge.n	8001c7a <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c5c:	78fb      	ldrb	r3, [r7, #3]
 8001c5e:	f003 0307 	and.w	r3, r3, #7
 8001c62:	1c5a      	adds	r2, r3, #1
 8001c64:	4613      	mov	r3, r2
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	4413      	add	r3, r2
 8001c6a:	00db      	lsls	r3, r3, #3
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	4413      	add	r3, r2
 8001c70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	2201      	movs	r2, #1
 8001c76:	705a      	strb	r2, [r3, #1]
 8001c78:	e00e      	b.n	8001c98 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c7a:	78fb      	ldrb	r3, [r7, #3]
 8001c7c:	f003 0207 	and.w	r2, r3, #7
 8001c80:	4613      	mov	r3, r2
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	4413      	add	r3, r2
 8001c86:	00db      	lsls	r3, r3, #3
 8001c88:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	4413      	add	r3, r2
 8001c90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2200      	movs	r2, #0
 8001c96:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c9e:	78fb      	ldrb	r3, [r7, #3]
 8001ca0:	f003 0307 	and.w	r3, r3, #7
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d101      	bne.n	8001cb8 <HAL_PCD_EP_ClrStall+0x82>
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	e00e      	b.n	8001cd6 <HAL_PCD_EP_ClrStall+0xa0>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	68f9      	ldr	r1, [r7, #12]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f004 fe13 	bl	80068f2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 8001cd4:	2300      	movs	r3, #0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3710      	adds	r7, #16
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}

08001cde <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b096      	sub	sp, #88	@ 0x58
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001ce6:	e3be      	b.n	8002466 <PCD_EP_ISR_Handler+0x788>
  {
    wIstr = hpcd->Instance->ISTR;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001cf0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001cf4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	f003 030f 	and.w	r3, r3, #15
 8001cfe:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8001d02:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	f040 8178 	bne.w	8001ffc <PCD_EP_ISR_Handler+0x31e>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001d0c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001d10:	f003 0310 	and.w	r3, r3, #16
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d151      	bne.n	8001dbc <PCD_EP_ISR_Handler+0xde>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	881b      	ldrh	r3, [r3, #0]
 8001d1e:	b29b      	uxth	r3, r3
 8001d20:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001d24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d28:	81fb      	strh	r3, [r7, #14]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	89fb      	ldrh	r3, [r7, #14]
 8001d30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001d34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3328      	adds	r3, #40	@ 0x28
 8001d40:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	00db      	lsls	r3, r3, #3
 8001d54:	4413      	add	r3, r2
 8001d56:	3302      	adds	r3, #2
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	6812      	ldr	r2, [r2, #0]
 8001d5e:	4413      	add	r3, r2
 8001d60:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001d64:	881b      	ldrh	r3, [r3, #0]
 8001d66:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001d6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d6c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001d6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d70:	695a      	ldr	r2, [r3, #20]
 8001d72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d74:	69db      	ldr	r3, [r3, #28]
 8001d76:	441a      	add	r2, r3
 8001d78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d7a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f006 fd03 	bl	800878a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	f000 836a 	beq.w	8002466 <PCD_EP_ISR_Handler+0x788>
 8001d92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d94:	699b      	ldr	r3, [r3, #24]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	f040 8365 	bne.w	8002466 <PCD_EP_ISR_Handler+0x788>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001da8:	b2da      	uxtb	r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8001dba:	e354      	b.n	8002466 <PCD_EP_ISR_Handler+0x788>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001dc2:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	881b      	ldrh	r3, [r3, #0]
 8001dca:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001dce:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001dd2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d034      	beq.n	8001e44 <PCD_EP_ISR_Handler+0x166>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	461a      	mov	r2, r3
 8001de6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	00db      	lsls	r3, r3, #3
 8001dec:	4413      	add	r3, r2
 8001dee:	3306      	adds	r3, #6
 8001df0:	005b      	lsls	r3, r3, #1
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	6812      	ldr	r2, [r2, #0]
 8001df6:	4413      	add	r3, r2
 8001df8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001e02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e04:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6818      	ldr	r0, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f503 712c 	add.w	r1, r3, #688	@ 0x2b0
 8001e10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e12:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001e14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e16:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	f004 fe9d 	bl	8006b58 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	881b      	ldrh	r3, [r3, #0]
 8001e24:	b29a      	uxth	r2, r3
 8001e26:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	823b      	strh	r3, [r7, #16]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	8a3a      	ldrh	r2, [r7, #16]
 8001e34:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001e38:	b292      	uxth	r2, r2
 8001e3a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f006 fc77 	bl	8008730 <HAL_PCD_SetupStageCallback>
 8001e42:	e310      	b.n	8002466 <PCD_EP_ISR_Handler+0x788>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001e44:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	f280 830c 	bge.w	8002466 <PCD_EP_ISR_Handler+0x788>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	881b      	ldrh	r3, [r3, #0]
 8001e54:	b29a      	uxth	r2, r3
 8001e56:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	83fb      	strh	r3, [r7, #30]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	8bfa      	ldrh	r2, [r7, #30]
 8001e64:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001e68:	b292      	uxth	r2, r2
 8001e6a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	461a      	mov	r2, r3
 8001e78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	00db      	lsls	r3, r3, #3
 8001e7e:	4413      	add	r3, r2
 8001e80:	3306      	adds	r3, #6
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	6812      	ldr	r2, [r2, #0]
 8001e88:	4413      	add	r3, r2
 8001e8a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001e8e:	881b      	ldrh	r3, [r3, #0]
 8001e90:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001e94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e96:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001e98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e9a:	69db      	ldr	r3, [r3, #28]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d019      	beq.n	8001ed4 <PCD_EP_ISR_Handler+0x1f6>
 8001ea0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ea2:	695b      	ldr	r3, [r3, #20]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d015      	beq.n	8001ed4 <PCD_EP_ISR_Handler+0x1f6>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6818      	ldr	r0, [r3, #0]
 8001eac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001eae:	6959      	ldr	r1, [r3, #20]
 8001eb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001eb2:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001eb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001eb6:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	f004 fe4d 	bl	8006b58 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001ebe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ec0:	695a      	ldr	r2, [r3, #20]
 8001ec2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	441a      	add	r2, r3
 8001ec8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001eca:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001ecc:	2100      	movs	r1, #0
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f006 fc40 	bl	8008754 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	881b      	ldrh	r3, [r3, #0]
 8001eda:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8001ede:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001ee2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	f040 82bd 	bne.w	8002466 <PCD_EP_ISR_Handler+0x788>
 8001eec:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001ef0:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001ef4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001ef8:	f000 82b5 	beq.w	8002466 <PCD_EP_ISR_Handler+0x788>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	61bb      	str	r3, [r7, #24]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	4413      	add	r3, r2
 8001f12:	61bb      	str	r3, [r7, #24]
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8001f1a:	617b      	str	r3, [r7, #20]
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	881b      	ldrh	r3, [r3, #0]
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	801a      	strh	r2, [r3, #0]
 8001f2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f2e:	691b      	ldr	r3, [r3, #16]
 8001f30:	2b3e      	cmp	r3, #62	@ 0x3e
 8001f32:	d91d      	bls.n	8001f70 <PCD_EP_ISR_Handler+0x292>
 8001f34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f36:	691b      	ldr	r3, [r3, #16]
 8001f38:	095b      	lsrs	r3, r3, #5
 8001f3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f3e:	691b      	ldr	r3, [r3, #16]
 8001f40:	f003 031f 	and.w	r3, r3, #31
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d102      	bne.n	8001f4e <PCD_EP_ISR_Handler+0x270>
 8001f48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	881b      	ldrh	r3, [r3, #0]
 8001f52:	b29a      	uxth	r2, r3
 8001f54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	029b      	lsls	r3, r3, #10
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	801a      	strh	r2, [r3, #0]
 8001f6e:	e026      	b.n	8001fbe <PCD_EP_ISR_Handler+0x2e0>
 8001f70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f72:	691b      	ldr	r3, [r3, #16]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d10a      	bne.n	8001f8e <PCD_EP_ISR_Handler+0x2b0>
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	881b      	ldrh	r3, [r3, #0]
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f86:	b29a      	uxth	r2, r3
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	801a      	strh	r2, [r3, #0]
 8001f8c:	e017      	b.n	8001fbe <PCD_EP_ISR_Handler+0x2e0>
 8001f8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	085b      	lsrs	r3, r3, #1
 8001f94:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d002      	beq.n	8001fa8 <PCD_EP_ISR_Handler+0x2ca>
 8001fa2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	647b      	str	r3, [r7, #68]	@ 0x44
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	881b      	ldrh	r3, [r3, #0]
 8001fac:	b29a      	uxth	r2, r3
 8001fae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	029b      	lsls	r3, r3, #10
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	b29a      	uxth	r2, r3
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	881b      	ldrh	r3, [r3, #0]
 8001fc4:	b29b      	uxth	r3, r3
 8001fc6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001fca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001fce:	827b      	strh	r3, [r7, #18]
 8001fd0:	8a7b      	ldrh	r3, [r7, #18]
 8001fd2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8001fd6:	827b      	strh	r3, [r7, #18]
 8001fd8:	8a7b      	ldrh	r3, [r7, #18]
 8001fda:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001fde:	827b      	strh	r3, [r7, #18]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	8a7b      	ldrh	r3, [r7, #18]
 8001fe6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001fea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001fee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ff2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ff6:	b29b      	uxth	r3, r3
 8001ff8:	8013      	strh	r3, [r2, #0]
 8001ffa:	e234      	b.n	8002466 <PCD_EP_ISR_Handler+0x788>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	461a      	mov	r2, r3
 8002002:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	4413      	add	r3, r2
 800200a:	881b      	ldrh	r3, [r3, #0]
 800200c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002010:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002014:	2b00      	cmp	r3, #0
 8002016:	f280 80fc 	bge.w	8002212 <PCD_EP_ISR_Handler+0x534>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	461a      	mov	r2, r3
 8002020:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	4413      	add	r3, r2
 8002028:	881b      	ldrh	r3, [r3, #0]
 800202a:	b29a      	uxth	r2, r3
 800202c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002030:	4013      	ands	r3, r2
 8002032:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	461a      	mov	r2, r3
 800203c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	4413      	add	r3, r2
 8002044:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8002048:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800204c:	b292      	uxth	r2, r2
 800204e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002050:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002054:	4613      	mov	r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	4413      	add	r3, r2
 800205a:	00db      	lsls	r3, r3, #3
 800205c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	4413      	add	r3, r2
 8002064:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002066:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002068:	7b1b      	ldrb	r3, [r3, #12]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d125      	bne.n	80020ba <PCD_EP_ISR_Handler+0x3dc>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002076:	b29b      	uxth	r3, r3
 8002078:	461a      	mov	r2, r3
 800207a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	00db      	lsls	r3, r3, #3
 8002080:	4413      	add	r3, r2
 8002082:	3306      	adds	r3, #6
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	6812      	ldr	r2, [r2, #0]
 800208a:	4413      	add	r3, r2
 800208c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002090:	881b      	ldrh	r3, [r3, #0]
 8002092:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002096:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 800209a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800209e:	2b00      	cmp	r3, #0
 80020a0:	f000 8092 	beq.w	80021c8 <PCD_EP_ISR_Handler+0x4ea>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6818      	ldr	r0, [r3, #0]
 80020a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020aa:	6959      	ldr	r1, [r3, #20]
 80020ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020ae:	88da      	ldrh	r2, [r3, #6]
 80020b0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80020b4:	f004 fd50 	bl	8006b58 <USB_ReadPMA>
 80020b8:	e086      	b.n	80021c8 <PCD_EP_ISR_Handler+0x4ea>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80020ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020bc:	78db      	ldrb	r3, [r3, #3]
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d10a      	bne.n	80020d8 <PCD_EP_ISR_Handler+0x3fa>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80020c2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80020c6:	461a      	mov	r2, r3
 80020c8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 f9d9 	bl	8002482 <HAL_PCD_EP_DB_Receive>
 80020d0:	4603      	mov	r3, r0
 80020d2:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 80020d6:	e077      	b.n	80021c8 <PCD_EP_ISR_Handler+0x4ea>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	461a      	mov	r2, r3
 80020de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	4413      	add	r3, r2
 80020e6:	881b      	ldrh	r3, [r3, #0]
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80020ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020f2:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	461a      	mov	r2, r3
 80020fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	441a      	add	r2, r3
 8002104:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002108:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800210c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002110:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002114:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002118:	b29b      	uxth	r3, r3
 800211a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	461a      	mov	r2, r3
 8002122:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	4413      	add	r3, r2
 800212a:	881b      	ldrh	r3, [r3, #0]
 800212c:	b29b      	uxth	r3, r3
 800212e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002132:	2b00      	cmp	r3, #0
 8002134:	d024      	beq.n	8002180 <PCD_EP_ISR_Handler+0x4a2>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800213e:	b29b      	uxth	r3, r3
 8002140:	461a      	mov	r2, r3
 8002142:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	00db      	lsls	r3, r3, #3
 8002148:	4413      	add	r3, r2
 800214a:	3302      	adds	r3, #2
 800214c:	005b      	lsls	r3, r3, #1
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	6812      	ldr	r2, [r2, #0]
 8002152:	4413      	add	r3, r2
 8002154:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002158:	881b      	ldrh	r3, [r3, #0]
 800215a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800215e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002162:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002166:	2b00      	cmp	r3, #0
 8002168:	d02e      	beq.n	80021c8 <PCD_EP_ISR_Handler+0x4ea>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6818      	ldr	r0, [r3, #0]
 800216e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002170:	6959      	ldr	r1, [r3, #20]
 8002172:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002174:	891a      	ldrh	r2, [r3, #8]
 8002176:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800217a:	f004 fced 	bl	8006b58 <USB_ReadPMA>
 800217e:	e023      	b.n	80021c8 <PCD_EP_ISR_Handler+0x4ea>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002188:	b29b      	uxth	r3, r3
 800218a:	461a      	mov	r2, r3
 800218c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	00db      	lsls	r3, r3, #3
 8002192:	4413      	add	r3, r2
 8002194:	3306      	adds	r3, #6
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	6812      	ldr	r2, [r2, #0]
 800219c:	4413      	add	r3, r2
 800219e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80021a2:	881b      	ldrh	r3, [r3, #0]
 80021a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021a8:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80021ac:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d009      	beq.n	80021c8 <PCD_EP_ISR_Handler+0x4ea>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6818      	ldr	r0, [r3, #0]
 80021b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021ba:	6959      	ldr	r1, [r3, #20]
 80021bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021be:	895a      	ldrh	r2, [r3, #10]
 80021c0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80021c4:	f004 fcc8 	bl	8006b58 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80021c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021ca:	69da      	ldr	r2, [r3, #28]
 80021cc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80021d0:	441a      	add	r2, r3
 80021d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021d4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80021d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021d8:	695a      	ldr	r2, [r3, #20]
 80021da:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80021de:	441a      	add	r2, r3
 80021e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021e2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80021e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d005      	beq.n	80021f8 <PCD_EP_ISR_Handler+0x51a>
 80021ec:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80021f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021f2:	691b      	ldr	r3, [r3, #16]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d206      	bcs.n	8002206 <PCD_EP_ISR_Handler+0x528>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80021f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	4619      	mov	r1, r3
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f006 faa8 	bl	8008754 <HAL_PCD_DataOutStageCallback>
 8002204:	e005      	b.n	8002212 <PCD_EP_ISR_Handler+0x534>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800220c:	4618      	mov	r0, r3
 800220e:	f002 ff6f 	bl	80050f0 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002212:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002216:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800221a:	2b00      	cmp	r3, #0
 800221c:	f000 8123 	beq.w	8002466 <PCD_EP_ISR_Handler+0x788>
      {
        ep = &hpcd->IN_ep[epindex];
 8002220:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002224:	1c5a      	adds	r2, r3, #1
 8002226:	4613      	mov	r3, r2
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	4413      	add	r3, r2
 800222c:	00db      	lsls	r3, r3, #3
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	4413      	add	r3, r2
 8002232:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	461a      	mov	r2, r3
 800223a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	4413      	add	r3, r2
 8002242:	881b      	ldrh	r3, [r3, #0]
 8002244:	b29b      	uxth	r3, r3
 8002246:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800224a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800224e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	461a      	mov	r2, r3
 8002258:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	441a      	add	r2, r3
 8002260:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002264:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002268:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800226c:	b29b      	uxth	r3, r3
 800226e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002270:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002272:	78db      	ldrb	r3, [r3, #3]
 8002274:	2b01      	cmp	r3, #1
 8002276:	f040 80a2 	bne.w	80023be <PCD_EP_ISR_Handler+0x6e0>
        {
          ep->xfer_len = 0U;
 800227a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800227c:	2200      	movs	r2, #0
 800227e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002280:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002282:	7b1b      	ldrb	r3, [r3, #12]
 8002284:	2b00      	cmp	r3, #0
 8002286:	f000 8093 	beq.w	80023b0 <PCD_EP_ISR_Handler+0x6d2>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800228a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800228e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002292:	2b00      	cmp	r3, #0
 8002294:	d046      	beq.n	8002324 <PCD_EP_ISR_Handler+0x646>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002296:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002298:	785b      	ldrb	r3, [r3, #1]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d126      	bne.n	80022ec <PCD_EP_ISR_Handler+0x60e>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	461a      	mov	r2, r3
 80022b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b2:	4413      	add	r3, r2
 80022b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80022b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	011a      	lsls	r2, r3, #4
 80022bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022be:	4413      	add	r3, r2
 80022c0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80022c4:	623b      	str	r3, [r7, #32]
 80022c6:	6a3b      	ldr	r3, [r7, #32]
 80022c8:	881b      	ldrh	r3, [r3, #0]
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022d0:	b29a      	uxth	r2, r3
 80022d2:	6a3b      	ldr	r3, [r7, #32]
 80022d4:	801a      	strh	r2, [r3, #0]
 80022d6:	6a3b      	ldr	r3, [r7, #32]
 80022d8:	881b      	ldrh	r3, [r3, #0]
 80022da:	b29b      	uxth	r3, r3
 80022dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80022e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80022e4:	b29a      	uxth	r2, r3
 80022e6:	6a3b      	ldr	r3, [r7, #32]
 80022e8:	801a      	strh	r2, [r3, #0]
 80022ea:	e061      	b.n	80023b0 <PCD_EP_ISR_Handler+0x6d2>
 80022ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022ee:	785b      	ldrb	r3, [r3, #1]
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d15d      	bne.n	80023b0 <PCD_EP_ISR_Handler+0x6d2>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002302:	b29b      	uxth	r3, r3
 8002304:	461a      	mov	r2, r3
 8002306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002308:	4413      	add	r3, r2
 800230a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800230c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	011a      	lsls	r2, r3, #4
 8002312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002314:	4413      	add	r3, r2
 8002316:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800231a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800231c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800231e:	2200      	movs	r2, #0
 8002320:	801a      	strh	r2, [r3, #0]
 8002322:	e045      	b.n	80023b0 <PCD_EP_ISR_Handler+0x6d2>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800232a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800232c:	785b      	ldrb	r3, [r3, #1]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d126      	bne.n	8002380 <PCD_EP_ISR_Handler+0x6a2>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	637b      	str	r3, [r7, #52]	@ 0x34
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002340:	b29b      	uxth	r3, r3
 8002342:	461a      	mov	r2, r3
 8002344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002346:	4413      	add	r3, r2
 8002348:	637b      	str	r3, [r7, #52]	@ 0x34
 800234a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	011a      	lsls	r2, r3, #4
 8002350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002352:	4413      	add	r3, r2
 8002354:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002358:	633b      	str	r3, [r7, #48]	@ 0x30
 800235a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800235c:	881b      	ldrh	r3, [r3, #0]
 800235e:	b29b      	uxth	r3, r3
 8002360:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002364:	b29a      	uxth	r2, r3
 8002366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002368:	801a      	strh	r2, [r3, #0]
 800236a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800236c:	881b      	ldrh	r3, [r3, #0]
 800236e:	b29b      	uxth	r3, r3
 8002370:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002374:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002378:	b29a      	uxth	r2, r3
 800237a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800237c:	801a      	strh	r2, [r3, #0]
 800237e:	e017      	b.n	80023b0 <PCD_EP_ISR_Handler+0x6d2>
 8002380:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002382:	785b      	ldrb	r3, [r3, #1]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d113      	bne.n	80023b0 <PCD_EP_ISR_Handler+0x6d2>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002390:	b29b      	uxth	r3, r3
 8002392:	461a      	mov	r2, r3
 8002394:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002396:	4413      	add	r3, r2
 8002398:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800239a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	011a      	lsls	r2, r3, #4
 80023a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80023a2:	4413      	add	r3, r2
 80023a4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80023a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80023aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023ac:	2200      	movs	r2, #0
 80023ae:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80023b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	4619      	mov	r1, r3
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f006 f9e7 	bl	800878a <HAL_PCD_DataInStageCallback>
 80023bc:	e053      	b.n	8002466 <PCD_EP_ISR_Handler+0x788>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80023be:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80023c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d146      	bne.n	8002458 <PCD_EP_ISR_Handler+0x77a>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	461a      	mov	r2, r3
 80023d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	00db      	lsls	r3, r3, #3
 80023dc:	4413      	add	r3, r2
 80023de:	3302      	adds	r3, #2
 80023e0:	005b      	lsls	r3, r3, #1
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	6812      	ldr	r2, [r2, #0]
 80023e6:	4413      	add	r3, r2
 80023e8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80023ec:	881b      	ldrh	r3, [r3, #0]
 80023ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023f2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 80023f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023f8:	699a      	ldr	r2, [r3, #24]
 80023fa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80023fe:	429a      	cmp	r2, r3
 8002400:	d907      	bls.n	8002412 <PCD_EP_ISR_Handler+0x734>
            {
              ep->xfer_len -= TxPctSize;
 8002402:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002404:	699a      	ldr	r2, [r3, #24]
 8002406:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800240a:	1ad2      	subs	r2, r2, r3
 800240c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800240e:	619a      	str	r2, [r3, #24]
 8002410:	e002      	b.n	8002418 <PCD_EP_ISR_Handler+0x73a>
            }
            else
            {
              ep->xfer_len = 0U;
 8002412:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002414:	2200      	movs	r2, #0
 8002416:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002418:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d106      	bne.n	800242e <PCD_EP_ISR_Handler+0x750>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002420:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	4619      	mov	r1, r3
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f006 f9af 	bl	800878a <HAL_PCD_DataInStageCallback>
 800242c:	e01b      	b.n	8002466 <PCD_EP_ISR_Handler+0x788>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800242e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002430:	695a      	ldr	r2, [r3, #20]
 8002432:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002436:	441a      	add	r2, r3
 8002438:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800243a:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800243c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800243e:	69da      	ldr	r2, [r3, #28]
 8002440:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002444:	441a      	add	r2, r3
 8002446:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002448:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002450:	4618      	mov	r0, r3
 8002452:	f002 fe4d 	bl	80050f0 <USB_EPStartXfer>
 8002456:	e006      	b.n	8002466 <PCD_EP_ISR_Handler+0x788>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002458:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800245c:	461a      	mov	r2, r3
 800245e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	f000 f91b 	bl	800269c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800246e:	b29b      	uxth	r3, r3
 8002470:	b21b      	sxth	r3, r3
 8002472:	2b00      	cmp	r3, #0
 8002474:	f6ff ac38 	blt.w	8001ce8 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3758      	adds	r7, #88	@ 0x58
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}

08002482 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002482:	b580      	push	{r7, lr}
 8002484:	b088      	sub	sp, #32
 8002486:	af00      	add	r7, sp, #0
 8002488:	60f8      	str	r0, [r7, #12]
 800248a:	60b9      	str	r1, [r7, #8]
 800248c:	4613      	mov	r3, r2
 800248e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002490:	88fb      	ldrh	r3, [r7, #6]
 8002492:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d07e      	beq.n	8002598 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	461a      	mov	r2, r3
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	00db      	lsls	r3, r3, #3
 80024ac:	4413      	add	r3, r2
 80024ae:	3302      	adds	r3, #2
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	6812      	ldr	r2, [r2, #0]
 80024b6:	4413      	add	r3, r2
 80024b8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80024bc:	881b      	ldrh	r3, [r3, #0]
 80024be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80024c2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	699a      	ldr	r2, [r3, #24]
 80024c8:	8b7b      	ldrh	r3, [r7, #26]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d306      	bcc.n	80024dc <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	699a      	ldr	r2, [r3, #24]
 80024d2:	8b7b      	ldrh	r3, [r7, #26]
 80024d4:	1ad2      	subs	r2, r2, r3
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	619a      	str	r2, [r3, #24]
 80024da:	e002      	b.n	80024e2 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	2200      	movs	r2, #0
 80024e0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d123      	bne.n	8002532 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	461a      	mov	r2, r3
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	4413      	add	r3, r2
 80024f8:	881b      	ldrh	r3, [r3, #0]
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002500:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002504:	833b      	strh	r3, [r7, #24]
 8002506:	8b3b      	ldrh	r3, [r7, #24]
 8002508:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800250c:	833b      	strh	r3, [r7, #24]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	461a      	mov	r2, r3
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	441a      	add	r2, r3
 800251c:	8b3b      	ldrh	r3, [r7, #24]
 800251e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002522:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002526:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800252a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800252e:	b29b      	uxth	r3, r3
 8002530:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002532:	88fb      	ldrh	r3, [r7, #6]
 8002534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002538:	2b00      	cmp	r3, #0
 800253a:	d01f      	beq.n	800257c <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	461a      	mov	r2, r3
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	4413      	add	r3, r2
 800254a:	881b      	ldrh	r3, [r3, #0]
 800254c:	b29b      	uxth	r3, r3
 800254e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002552:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002556:	82fb      	strh	r3, [r7, #22]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	461a      	mov	r2, r3
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	441a      	add	r2, r3
 8002566:	8afb      	ldrh	r3, [r7, #22]
 8002568:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800256c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002570:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002574:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002578:	b29b      	uxth	r3, r3
 800257a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800257c:	8b7b      	ldrh	r3, [r7, #26]
 800257e:	2b00      	cmp	r3, #0
 8002580:	f000 8087 	beq.w	8002692 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6818      	ldr	r0, [r3, #0]
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	6959      	ldr	r1, [r3, #20]
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	891a      	ldrh	r2, [r3, #8]
 8002590:	8b7b      	ldrh	r3, [r7, #26]
 8002592:	f004 fae1 	bl	8006b58 <USB_ReadPMA>
 8002596:	e07c      	b.n	8002692 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	461a      	mov	r2, r3
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	00db      	lsls	r3, r3, #3
 80025aa:	4413      	add	r3, r2
 80025ac:	3306      	adds	r3, #6
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	68fa      	ldr	r2, [r7, #12]
 80025b2:	6812      	ldr	r2, [r2, #0]
 80025b4:	4413      	add	r3, r2
 80025b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80025ba:	881b      	ldrh	r3, [r3, #0]
 80025bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025c0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	699a      	ldr	r2, [r3, #24]
 80025c6:	8b7b      	ldrh	r3, [r7, #26]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d306      	bcc.n	80025da <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	699a      	ldr	r2, [r3, #24]
 80025d0:	8b7b      	ldrh	r3, [r7, #26]
 80025d2:	1ad2      	subs	r2, r2, r3
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	619a      	str	r2, [r3, #24]
 80025d8:	e002      	b.n	80025e0 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	2200      	movs	r2, #0
 80025de:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d123      	bne.n	8002630 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	461a      	mov	r2, r3
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	4413      	add	r3, r2
 80025f6:	881b      	ldrh	r3, [r3, #0]
 80025f8:	b29b      	uxth	r3, r3
 80025fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80025fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002602:	83fb      	strh	r3, [r7, #30]
 8002604:	8bfb      	ldrh	r3, [r7, #30]
 8002606:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800260a:	83fb      	strh	r3, [r7, #30]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	461a      	mov	r2, r3
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	441a      	add	r2, r3
 800261a:	8bfb      	ldrh	r3, [r7, #30]
 800261c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002620:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002624:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002628:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800262c:	b29b      	uxth	r3, r3
 800262e:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002630:	88fb      	ldrh	r3, [r7, #6]
 8002632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002636:	2b00      	cmp	r3, #0
 8002638:	d11f      	bne.n	800267a <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	461a      	mov	r2, r3
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	4413      	add	r3, r2
 8002648:	881b      	ldrh	r3, [r3, #0]
 800264a:	b29b      	uxth	r3, r3
 800264c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002650:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002654:	83bb      	strh	r3, [r7, #28]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	461a      	mov	r2, r3
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	441a      	add	r2, r3
 8002664:	8bbb      	ldrh	r3, [r7, #28]
 8002666:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800266a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800266e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002672:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002676:	b29b      	uxth	r3, r3
 8002678:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800267a:	8b7b      	ldrh	r3, [r7, #26]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d008      	beq.n	8002692 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	6818      	ldr	r0, [r3, #0]
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	6959      	ldr	r1, [r3, #20]
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	895a      	ldrh	r2, [r3, #10]
 800268c:	8b7b      	ldrh	r3, [r7, #26]
 800268e:	f004 fa63 	bl	8006b58 <USB_ReadPMA>
    }
  }

  return count;
 8002692:	8b7b      	ldrh	r3, [r7, #26]
}
 8002694:	4618      	mov	r0, r3
 8002696:	3720      	adds	r7, #32
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b0a4      	sub	sp, #144	@ 0x90
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	4613      	mov	r3, r2
 80026a8:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80026aa:	88fb      	ldrh	r3, [r7, #6]
 80026ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	f000 81dd 	beq.w	8002a70 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80026be:	b29b      	uxth	r3, r3
 80026c0:	461a      	mov	r2, r3
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	00db      	lsls	r3, r3, #3
 80026c8:	4413      	add	r3, r2
 80026ca:	3302      	adds	r3, #2
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	6812      	ldr	r2, [r2, #0]
 80026d2:	4413      	add	r3, r2
 80026d4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80026d8:	881b      	ldrh	r3, [r3, #0]
 80026da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026de:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	699a      	ldr	r2, [r3, #24]
 80026e6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d907      	bls.n	80026fe <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	699a      	ldr	r2, [r3, #24]
 80026f2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80026f6:	1ad2      	subs	r2, r2, r3
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	619a      	str	r2, [r3, #24]
 80026fc:	e002      	b.n	8002704 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	2200      	movs	r2, #0
 8002702:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	2b00      	cmp	r3, #0
 800270a:	f040 80b9 	bne.w	8002880 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	785b      	ldrb	r3, [r3, #1]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d126      	bne.n	8002764 <HAL_PCD_EP_DB_Transmit+0xc8>
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002724:	b29b      	uxth	r3, r3
 8002726:	461a      	mov	r2, r3
 8002728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800272a:	4413      	add	r3, r2
 800272c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	011a      	lsls	r2, r3, #4
 8002734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002736:	4413      	add	r3, r2
 8002738:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800273c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800273e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002740:	881b      	ldrh	r3, [r3, #0]
 8002742:	b29b      	uxth	r3, r3
 8002744:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002748:	b29a      	uxth	r2, r3
 800274a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800274c:	801a      	strh	r2, [r3, #0]
 800274e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002750:	881b      	ldrh	r3, [r3, #0]
 8002752:	b29b      	uxth	r3, r3
 8002754:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002758:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800275c:	b29a      	uxth	r2, r3
 800275e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002760:	801a      	strh	r2, [r3, #0]
 8002762:	e01a      	b.n	800279a <HAL_PCD_EP_DB_Transmit+0xfe>
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	785b      	ldrb	r3, [r3, #1]
 8002768:	2b01      	cmp	r3, #1
 800276a:	d116      	bne.n	800279a <HAL_PCD_EP_DB_Transmit+0xfe>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	637b      	str	r3, [r7, #52]	@ 0x34
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800277a:	b29b      	uxth	r3, r3
 800277c:	461a      	mov	r2, r3
 800277e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002780:	4413      	add	r3, r2
 8002782:	637b      	str	r3, [r7, #52]	@ 0x34
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	011a      	lsls	r2, r3, #4
 800278a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800278c:	4413      	add	r3, r2
 800278e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002792:	633b      	str	r3, [r7, #48]	@ 0x30
 8002794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002796:	2200      	movs	r2, #0
 8002798:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	627b      	str	r3, [r7, #36]	@ 0x24
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	785b      	ldrb	r3, [r3, #1]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d126      	bne.n	80027f6 <HAL_PCD_EP_DB_Transmit+0x15a>
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	61fb      	str	r3, [r7, #28]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	461a      	mov	r2, r3
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	4413      	add	r3, r2
 80027be:	61fb      	str	r3, [r7, #28]
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	011a      	lsls	r2, r3, #4
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	4413      	add	r3, r2
 80027ca:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80027ce:	61bb      	str	r3, [r7, #24]
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	881b      	ldrh	r3, [r3, #0]
 80027d4:	b29b      	uxth	r3, r3
 80027d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027da:	b29a      	uxth	r2, r3
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	801a      	strh	r2, [r3, #0]
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	881b      	ldrh	r3, [r3, #0]
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80027ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80027ee:	b29a      	uxth	r2, r3
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	801a      	strh	r2, [r3, #0]
 80027f4:	e017      	b.n	8002826 <HAL_PCD_EP_DB_Transmit+0x18a>
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	785b      	ldrb	r3, [r3, #1]
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d113      	bne.n	8002826 <HAL_PCD_EP_DB_Transmit+0x18a>
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002806:	b29b      	uxth	r3, r3
 8002808:	461a      	mov	r2, r3
 800280a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280c:	4413      	add	r3, r2
 800280e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	011a      	lsls	r2, r3, #4
 8002816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002818:	4413      	add	r3, r2
 800281a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800281e:	623b      	str	r3, [r7, #32]
 8002820:	6a3b      	ldr	r3, [r7, #32]
 8002822:	2200      	movs	r2, #0
 8002824:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	4619      	mov	r1, r3
 800282c:	68f8      	ldr	r0, [r7, #12]
 800282e:	f005 ffac 	bl	800878a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002832:	88fb      	ldrh	r3, [r7, #6]
 8002834:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002838:	2b00      	cmp	r3, #0
 800283a:	f000 82fc 	beq.w	8002e36 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	461a      	mov	r2, r3
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	4413      	add	r3, r2
 800284c:	881b      	ldrh	r3, [r3, #0]
 800284e:	b29b      	uxth	r3, r3
 8002850:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002854:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002858:	82fb      	strh	r3, [r7, #22]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	461a      	mov	r2, r3
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	441a      	add	r2, r3
 8002868:	8afb      	ldrh	r3, [r7, #22]
 800286a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800286e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002872:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002876:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800287a:	b29b      	uxth	r3, r3
 800287c:	8013      	strh	r3, [r2, #0]
 800287e:	e2da      	b.n	8002e36 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002880:	88fb      	ldrh	r3, [r7, #6]
 8002882:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d021      	beq.n	80028ce <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	461a      	mov	r2, r3
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	4413      	add	r3, r2
 8002898:	881b      	ldrh	r3, [r3, #0]
 800289a:	b29b      	uxth	r3, r3
 800289c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80028a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028a4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	461a      	mov	r2, r3
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	441a      	add	r2, r3
 80028b6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80028ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80028be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80028c2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80028c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	f040 82ae 	bne.w	8002e36 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	695a      	ldr	r2, [r3, #20]
 80028de:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80028e2:	441a      	add	r2, r3
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	69da      	ldr	r2, [r3, #28]
 80028ec:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80028f0:	441a      	add	r2, r3
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	6a1a      	ldr	r2, [r3, #32]
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d30b      	bcc.n	800291a <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	6a1a      	ldr	r2, [r3, #32]
 800290e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002912:	1ad2      	subs	r2, r2, r3
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	621a      	str	r2, [r3, #32]
 8002918:	e017      	b.n	800294a <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	6a1b      	ldr	r3, [r3, #32]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d108      	bne.n	8002934 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8002922:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002926:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002932:	e00a      	b.n	800294a <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	2200      	movs	r2, #0
 8002938:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	6a1b      	ldr	r3, [r3, #32]
 8002940:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	2200      	movs	r2, #0
 8002948:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	785b      	ldrb	r3, [r3, #1]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d165      	bne.n	8002a1e <HAL_PCD_EP_DB_Transmit+0x382>
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002960:	b29b      	uxth	r3, r3
 8002962:	461a      	mov	r2, r3
 8002964:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002966:	4413      	add	r3, r2
 8002968:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	011a      	lsls	r2, r3, #4
 8002970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002972:	4413      	add	r3, r2
 8002974:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002978:	63bb      	str	r3, [r7, #56]	@ 0x38
 800297a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800297c:	881b      	ldrh	r3, [r3, #0]
 800297e:	b29b      	uxth	r3, r3
 8002980:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002984:	b29a      	uxth	r2, r3
 8002986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002988:	801a      	strh	r2, [r3, #0]
 800298a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800298e:	2b3e      	cmp	r3, #62	@ 0x3e
 8002990:	d91d      	bls.n	80029ce <HAL_PCD_EP_DB_Transmit+0x332>
 8002992:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002996:	095b      	lsrs	r3, r3, #5
 8002998:	64bb      	str	r3, [r7, #72]	@ 0x48
 800299a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800299e:	f003 031f 	and.w	r3, r3, #31
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d102      	bne.n	80029ac <HAL_PCD_EP_DB_Transmit+0x310>
 80029a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029a8:	3b01      	subs	r3, #1
 80029aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029ae:	881b      	ldrh	r3, [r3, #0]
 80029b0:	b29a      	uxth	r2, r3
 80029b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	029b      	lsls	r3, r3, #10
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	4313      	orrs	r3, r2
 80029bc:	b29b      	uxth	r3, r3
 80029be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80029c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80029c6:	b29a      	uxth	r2, r3
 80029c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029ca:	801a      	strh	r2, [r3, #0]
 80029cc:	e044      	b.n	8002a58 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80029ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d10a      	bne.n	80029ec <HAL_PCD_EP_DB_Transmit+0x350>
 80029d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029d8:	881b      	ldrh	r3, [r3, #0]
 80029da:	b29b      	uxth	r3, r3
 80029dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80029e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80029e4:	b29a      	uxth	r2, r3
 80029e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029e8:	801a      	strh	r2, [r3, #0]
 80029ea:	e035      	b.n	8002a58 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80029ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029f0:	085b      	lsrs	r3, r3, #1
 80029f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029f8:	f003 0301 	and.w	r3, r3, #1
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d002      	beq.n	8002a06 <HAL_PCD_EP_DB_Transmit+0x36a>
 8002a00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a02:	3301      	adds	r3, #1
 8002a04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a08:	881b      	ldrh	r3, [r3, #0]
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	029b      	lsls	r3, r3, #10
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	4313      	orrs	r3, r2
 8002a16:	b29a      	uxth	r2, r3
 8002a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a1a:	801a      	strh	r2, [r3, #0]
 8002a1c:	e01c      	b.n	8002a58 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	785b      	ldrb	r3, [r3, #1]
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d118      	bne.n	8002a58 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	461a      	mov	r2, r3
 8002a38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a3a:	4413      	add	r3, r2
 8002a3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	011a      	lsls	r2, r3, #4
 8002a44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a46:	4413      	add	r3, r2
 8002a48:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002a4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002a4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a56:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6818      	ldr	r0, [r3, #0]
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	6959      	ldr	r1, [r3, #20]
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	891a      	ldrh	r2, [r3, #8]
 8002a64:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	f004 f830 	bl	8006ace <USB_WritePMA>
 8002a6e:	e1e2      	b.n	8002e36 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	00db      	lsls	r3, r3, #3
 8002a82:	4413      	add	r3, r2
 8002a84:	3306      	adds	r3, #6
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	68fa      	ldr	r2, [r7, #12]
 8002a8a:	6812      	ldr	r2, [r2, #0]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002a92:	881b      	ldrh	r3, [r3, #0]
 8002a94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a98:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	699a      	ldr	r2, [r3, #24]
 8002aa0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d307      	bcc.n	8002ab8 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	699a      	ldr	r2, [r3, #24]
 8002aac:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002ab0:	1ad2      	subs	r2, r2, r3
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	619a      	str	r2, [r3, #24]
 8002ab6:	e002      	b.n	8002abe <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	2200      	movs	r2, #0
 8002abc:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	699b      	ldr	r3, [r3, #24]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	f040 80c0 	bne.w	8002c48 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	785b      	ldrb	r3, [r3, #1]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d126      	bne.n	8002b1e <HAL_PCD_EP_DB_Transmit+0x482>
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ae4:	4413      	add	r3, r2
 8002ae6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	011a      	lsls	r2, r3, #4
 8002aee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002af0:	4413      	add	r3, r2
 8002af2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002af6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002af8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002afa:	881b      	ldrh	r3, [r3, #0]
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b06:	801a      	strh	r2, [r3, #0]
 8002b08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b0a:	881b      	ldrh	r3, [r3, #0]
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b1a:	801a      	strh	r2, [r3, #0]
 8002b1c:	e01a      	b.n	8002b54 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	785b      	ldrb	r3, [r3, #1]
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d116      	bne.n	8002b54 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	667b      	str	r3, [r7, #100]	@ 0x64
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	461a      	mov	r2, r3
 8002b38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b3a:	4413      	add	r3, r2
 8002b3c:	667b      	str	r3, [r7, #100]	@ 0x64
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	011a      	lsls	r2, r3, #4
 8002b44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b46:	4413      	add	r3, r2
 8002b48:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002b4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b50:	2200      	movs	r2, #0
 8002b52:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	677b      	str	r3, [r7, #116]	@ 0x74
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	785b      	ldrb	r3, [r3, #1]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d12b      	bne.n	8002bba <HAL_PCD_EP_DB_Transmit+0x51e>
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	461a      	mov	r2, r3
 8002b74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b76:	4413      	add	r3, r2
 8002b78:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	011a      	lsls	r2, r3, #4
 8002b80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b82:	4413      	add	r3, r2
 8002b84:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002b88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002b8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b90:	881b      	ldrh	r3, [r3, #0]
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b98:	b29a      	uxth	r2, r3
 8002b9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b9e:	801a      	strh	r2, [r3, #0]
 8002ba0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002ba4:	881b      	ldrh	r3, [r3, #0]
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002bac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002bb0:	b29a      	uxth	r2, r3
 8002bb2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002bb6:	801a      	strh	r2, [r3, #0]
 8002bb8:	e017      	b.n	8002bea <HAL_PCD_EP_DB_Transmit+0x54e>
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	785b      	ldrb	r3, [r3, #1]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d113      	bne.n	8002bea <HAL_PCD_EP_DB_Transmit+0x54e>
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	461a      	mov	r2, r3
 8002bce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bd0:	4413      	add	r3, r2
 8002bd2:	677b      	str	r3, [r7, #116]	@ 0x74
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	011a      	lsls	r2, r3, #4
 8002bda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bdc:	4413      	add	r3, r2
 8002bde:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002be2:	673b      	str	r3, [r7, #112]	@ 0x70
 8002be4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002be6:	2200      	movs	r2, #0
 8002be8:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	4619      	mov	r1, r3
 8002bf0:	68f8      	ldr	r0, [r7, #12]
 8002bf2:	f005 fdca 	bl	800878a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002bf6:	88fb      	ldrh	r3, [r7, #6]
 8002bf8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f040 811a 	bne.w	8002e36 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	461a      	mov	r2, r3
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	4413      	add	r3, r2
 8002c10:	881b      	ldrh	r3, [r3, #0]
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002c18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c1c:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	461a      	mov	r2, r3
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	441a      	add	r2, r3
 8002c2e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002c32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002c36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c3a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	8013      	strh	r3, [r2, #0]
 8002c46:	e0f6      	b.n	8002e36 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002c48:	88fb      	ldrh	r3, [r7, #6]
 8002c4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d121      	bne.n	8002c96 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	461a      	mov	r2, r3
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	4413      	add	r3, r2
 8002c60:	881b      	ldrh	r3, [r3, #0]
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002c68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c6c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	461a      	mov	r2, r3
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	441a      	add	r2, r3
 8002c7e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002c82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002c86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c8a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	f040 80ca 	bne.w	8002e36 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	695a      	ldr	r2, [r3, #20]
 8002ca6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002caa:	441a      	add	r2, r3
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	69da      	ldr	r2, [r3, #28]
 8002cb4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002cb8:	441a      	add	r2, r3
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	6a1a      	ldr	r2, [r3, #32]
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	691b      	ldr	r3, [r3, #16]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d30b      	bcc.n	8002ce2 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	691b      	ldr	r3, [r3, #16]
 8002cce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	6a1a      	ldr	r2, [r3, #32]
 8002cd6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cda:	1ad2      	subs	r2, r2, r3
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	621a      	str	r2, [r3, #32]
 8002ce0:	e017      	b.n	8002d12 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	6a1b      	ldr	r3, [r3, #32]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d108      	bne.n	8002cfc <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8002cea:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002cee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002cfa:	e00a      	b.n	8002d12 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	6a1b      	ldr	r3, [r3, #32]
 8002d00:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	2200      	movs	r2, #0
 8002d08:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	785b      	ldrb	r3, [r3, #1]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d165      	bne.n	8002dec <HAL_PCD_EP_DB_Transmit+0x750>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	461a      	mov	r2, r3
 8002d32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d34:	4413      	add	r3, r2
 8002d36:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	011a      	lsls	r2, r3, #4
 8002d3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d40:	4413      	add	r3, r2
 8002d42:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002d46:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002d48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d4a:	881b      	ldrh	r3, [r3, #0]
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d56:	801a      	strh	r2, [r3, #0]
 8002d58:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d5c:	2b3e      	cmp	r3, #62	@ 0x3e
 8002d5e:	d91d      	bls.n	8002d9c <HAL_PCD_EP_DB_Transmit+0x700>
 8002d60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d64:	095b      	lsrs	r3, r3, #5
 8002d66:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d6c:	f003 031f 	and.w	r3, r3, #31
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d102      	bne.n	8002d7a <HAL_PCD_EP_DB_Transmit+0x6de>
 8002d74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d76:	3b01      	subs	r3, #1
 8002d78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d7c:	881b      	ldrh	r3, [r3, #0]
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	029b      	lsls	r3, r3, #10
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d94:	b29a      	uxth	r2, r3
 8002d96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d98:	801a      	strh	r2, [r3, #0]
 8002d9a:	e041      	b.n	8002e20 <HAL_PCD_EP_DB_Transmit+0x784>
 8002d9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d10a      	bne.n	8002dba <HAL_PCD_EP_DB_Transmit+0x71e>
 8002da4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002da6:	881b      	ldrh	r3, [r3, #0]
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002dae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002db6:	801a      	strh	r2, [r3, #0]
 8002db8:	e032      	b.n	8002e20 <HAL_PCD_EP_DB_Transmit+0x784>
 8002dba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002dbe:	085b      	lsrs	r3, r3, #1
 8002dc0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002dc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d002      	beq.n	8002dd4 <HAL_PCD_EP_DB_Transmit+0x738>
 8002dce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002dd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002dd6:	881b      	ldrh	r3, [r3, #0]
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	029b      	lsls	r3, r3, #10
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	4313      	orrs	r3, r2
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002de8:	801a      	strh	r2, [r3, #0]
 8002dea:	e019      	b.n	8002e20 <HAL_PCD_EP_DB_Transmit+0x784>
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	785b      	ldrb	r3, [r3, #1]
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d115      	bne.n	8002e20 <HAL_PCD_EP_DB_Transmit+0x784>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	461a      	mov	r2, r3
 8002e00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e02:	4413      	add	r3, r2
 8002e04:	657b      	str	r3, [r7, #84]	@ 0x54
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	011a      	lsls	r2, r3, #4
 8002e0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e0e:	4413      	add	r3, r2
 8002e10:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002e14:	653b      	str	r3, [r7, #80]	@ 0x50
 8002e16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e1a:	b29a      	uxth	r2, r3
 8002e1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e1e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6818      	ldr	r0, [r3, #0]
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	6959      	ldr	r1, [r3, #20]
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	895a      	ldrh	r2, [r3, #10]
 8002e2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	f003 fe4c 	bl	8006ace <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	4413      	add	r3, r2
 8002e44:	881b      	ldrh	r3, [r3, #0]
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002e50:	82bb      	strh	r3, [r7, #20]
 8002e52:	8abb      	ldrh	r3, [r7, #20]
 8002e54:	f083 0310 	eor.w	r3, r3, #16
 8002e58:	82bb      	strh	r3, [r7, #20]
 8002e5a:	8abb      	ldrh	r3, [r7, #20]
 8002e5c:	f083 0320 	eor.w	r3, r3, #32
 8002e60:	82bb      	strh	r3, [r7, #20]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	461a      	mov	r2, r3
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	781b      	ldrb	r3, [r3, #0]
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	441a      	add	r2, r3
 8002e70:	8abb      	ldrh	r3, [r7, #20]
 8002e72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3790      	adds	r7, #144	@ 0x90
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b087      	sub	sp, #28
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	607b      	str	r3, [r7, #4]
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	817b      	strh	r3, [r7, #10]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002ea2:	897b      	ldrh	r3, [r7, #10]
 8002ea4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00b      	beq.n	8002ec6 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002eae:	897b      	ldrh	r3, [r7, #10]
 8002eb0:	f003 0307 	and.w	r3, r3, #7
 8002eb4:	1c5a      	adds	r2, r3, #1
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	4413      	add	r3, r2
 8002ebc:	00db      	lsls	r3, r3, #3
 8002ebe:	68fa      	ldr	r2, [r7, #12]
 8002ec0:	4413      	add	r3, r2
 8002ec2:	617b      	str	r3, [r7, #20]
 8002ec4:	e009      	b.n	8002eda <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002ec6:	897a      	ldrh	r2, [r7, #10]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	4413      	add	r3, r2
 8002ece:	00db      	lsls	r3, r3, #3
 8002ed0:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002ed4:	68fa      	ldr	r2, [r7, #12]
 8002ed6:	4413      	add	r3, r2
 8002ed8:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002eda:	893b      	ldrh	r3, [r7, #8]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d107      	bne.n	8002ef0 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	b29a      	uxth	r2, r3
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	80da      	strh	r2, [r3, #6]
 8002eee:	e00b      	b.n	8002f08 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	0c1b      	lsrs	r3, r3, #16
 8002f02:	b29a      	uxth	r2, r3
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	371c      	adds	r7, #28
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bc80      	pop	{r7}
 8002f12:	4770      	bx	lr

08002f14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d101      	bne.n	8002f26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e272      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	f000 8087 	beq.w	8003042 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f34:	4b92      	ldr	r3, [pc, #584]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f003 030c 	and.w	r3, r3, #12
 8002f3c:	2b04      	cmp	r3, #4
 8002f3e:	d00c      	beq.n	8002f5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f40:	4b8f      	ldr	r3, [pc, #572]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f003 030c 	and.w	r3, r3, #12
 8002f48:	2b08      	cmp	r3, #8
 8002f4a:	d112      	bne.n	8002f72 <HAL_RCC_OscConfig+0x5e>
 8002f4c:	4b8c      	ldr	r3, [pc, #560]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f58:	d10b      	bne.n	8002f72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f5a:	4b89      	ldr	r3, [pc, #548]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d06c      	beq.n	8003040 <HAL_RCC_OscConfig+0x12c>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d168      	bne.n	8003040 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e24c      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f7a:	d106      	bne.n	8002f8a <HAL_RCC_OscConfig+0x76>
 8002f7c:	4b80      	ldr	r3, [pc, #512]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a7f      	ldr	r2, [pc, #508]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f86:	6013      	str	r3, [r2, #0]
 8002f88:	e02e      	b.n	8002fe8 <HAL_RCC_OscConfig+0xd4>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10c      	bne.n	8002fac <HAL_RCC_OscConfig+0x98>
 8002f92:	4b7b      	ldr	r3, [pc, #492]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a7a      	ldr	r2, [pc, #488]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f9c:	6013      	str	r3, [r2, #0]
 8002f9e:	4b78      	ldr	r3, [pc, #480]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a77      	ldr	r2, [pc, #476]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fa4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fa8:	6013      	str	r3, [r2, #0]
 8002faa:	e01d      	b.n	8002fe8 <HAL_RCC_OscConfig+0xd4>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fb4:	d10c      	bne.n	8002fd0 <HAL_RCC_OscConfig+0xbc>
 8002fb6:	4b72      	ldr	r3, [pc, #456]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a71      	ldr	r2, [pc, #452]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fc0:	6013      	str	r3, [r2, #0]
 8002fc2:	4b6f      	ldr	r3, [pc, #444]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a6e      	ldr	r2, [pc, #440]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fcc:	6013      	str	r3, [r2, #0]
 8002fce:	e00b      	b.n	8002fe8 <HAL_RCC_OscConfig+0xd4>
 8002fd0:	4b6b      	ldr	r3, [pc, #428]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a6a      	ldr	r2, [pc, #424]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fda:	6013      	str	r3, [r2, #0]
 8002fdc:	4b68      	ldr	r3, [pc, #416]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a67      	ldr	r2, [pc, #412]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fe2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fe6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d013      	beq.n	8003018 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ff0:	f7fd ff56 	bl	8000ea0 <HAL_GetTick>
 8002ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ff6:	e008      	b.n	800300a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ff8:	f7fd ff52 	bl	8000ea0 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	2b64      	cmp	r3, #100	@ 0x64
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e200      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800300a:	4b5d      	ldr	r3, [pc, #372]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d0f0      	beq.n	8002ff8 <HAL_RCC_OscConfig+0xe4>
 8003016:	e014      	b.n	8003042 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003018:	f7fd ff42 	bl	8000ea0 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003020:	f7fd ff3e 	bl	8000ea0 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b64      	cmp	r3, #100	@ 0x64
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e1ec      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003032:	4b53      	ldr	r3, [pc, #332]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d1f0      	bne.n	8003020 <HAL_RCC_OscConfig+0x10c>
 800303e:	e000      	b.n	8003042 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003040:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d063      	beq.n	8003116 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800304e:	4b4c      	ldr	r3, [pc, #304]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	f003 030c 	and.w	r3, r3, #12
 8003056:	2b00      	cmp	r3, #0
 8003058:	d00b      	beq.n	8003072 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800305a:	4b49      	ldr	r3, [pc, #292]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f003 030c 	and.w	r3, r3, #12
 8003062:	2b08      	cmp	r3, #8
 8003064:	d11c      	bne.n	80030a0 <HAL_RCC_OscConfig+0x18c>
 8003066:	4b46      	ldr	r3, [pc, #280]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d116      	bne.n	80030a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003072:	4b43      	ldr	r3, [pc, #268]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d005      	beq.n	800308a <HAL_RCC_OscConfig+0x176>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d001      	beq.n	800308a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e1c0      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800308a:	4b3d      	ldr	r3, [pc, #244]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	695b      	ldr	r3, [r3, #20]
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	4939      	ldr	r1, [pc, #228]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 800309a:	4313      	orrs	r3, r2
 800309c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800309e:	e03a      	b.n	8003116 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	691b      	ldr	r3, [r3, #16]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d020      	beq.n	80030ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030a8:	4b36      	ldr	r3, [pc, #216]	@ (8003184 <HAL_RCC_OscConfig+0x270>)
 80030aa:	2201      	movs	r2, #1
 80030ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ae:	f7fd fef7 	bl	8000ea0 <HAL_GetTick>
 80030b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030b4:	e008      	b.n	80030c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030b6:	f7fd fef3 	bl	8000ea0 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d901      	bls.n	80030c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	e1a1      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030c8:	4b2d      	ldr	r3, [pc, #180]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0302 	and.w	r3, r3, #2
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d0f0      	beq.n	80030b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030d4:	4b2a      	ldr	r3, [pc, #168]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	00db      	lsls	r3, r3, #3
 80030e2:	4927      	ldr	r1, [pc, #156]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	600b      	str	r3, [r1, #0]
 80030e8:	e015      	b.n	8003116 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030ea:	4b26      	ldr	r3, [pc, #152]	@ (8003184 <HAL_RCC_OscConfig+0x270>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f0:	f7fd fed6 	bl	8000ea0 <HAL_GetTick>
 80030f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030f6:	e008      	b.n	800310a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030f8:	f7fd fed2 	bl	8000ea0 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	2b02      	cmp	r3, #2
 8003104:	d901      	bls.n	800310a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e180      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800310a:	4b1d      	ldr	r3, [pc, #116]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0302 	and.w	r3, r3, #2
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1f0      	bne.n	80030f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0308 	and.w	r3, r3, #8
 800311e:	2b00      	cmp	r3, #0
 8003120:	d03a      	beq.n	8003198 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d019      	beq.n	800315e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800312a:	4b17      	ldr	r3, [pc, #92]	@ (8003188 <HAL_RCC_OscConfig+0x274>)
 800312c:	2201      	movs	r2, #1
 800312e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003130:	f7fd feb6 	bl	8000ea0 <HAL_GetTick>
 8003134:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003136:	e008      	b.n	800314a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003138:	f7fd feb2 	bl	8000ea0 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	2b02      	cmp	r3, #2
 8003144:	d901      	bls.n	800314a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e160      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800314a:	4b0d      	ldr	r3, [pc, #52]	@ (8003180 <HAL_RCC_OscConfig+0x26c>)
 800314c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	2b00      	cmp	r3, #0
 8003154:	d0f0      	beq.n	8003138 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003156:	2001      	movs	r0, #1
 8003158:	f000 fa9c 	bl	8003694 <RCC_Delay>
 800315c:	e01c      	b.n	8003198 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800315e:	4b0a      	ldr	r3, [pc, #40]	@ (8003188 <HAL_RCC_OscConfig+0x274>)
 8003160:	2200      	movs	r2, #0
 8003162:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003164:	f7fd fe9c 	bl	8000ea0 <HAL_GetTick>
 8003168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800316a:	e00f      	b.n	800318c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800316c:	f7fd fe98 	bl	8000ea0 <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	2b02      	cmp	r3, #2
 8003178:	d908      	bls.n	800318c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e146      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
 800317e:	bf00      	nop
 8003180:	40021000 	.word	0x40021000
 8003184:	42420000 	.word	0x42420000
 8003188:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800318c:	4b92      	ldr	r3, [pc, #584]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800318e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003190:	f003 0302 	and.w	r3, r3, #2
 8003194:	2b00      	cmp	r3, #0
 8003196:	d1e9      	bne.n	800316c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0304 	and.w	r3, r3, #4
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	f000 80a6 	beq.w	80032f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031a6:	2300      	movs	r3, #0
 80031a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031aa:	4b8b      	ldr	r3, [pc, #556]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d10d      	bne.n	80031d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031b6:	4b88      	ldr	r3, [pc, #544]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80031b8:	69db      	ldr	r3, [r3, #28]
 80031ba:	4a87      	ldr	r2, [pc, #540]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80031bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031c0:	61d3      	str	r3, [r2, #28]
 80031c2:	4b85      	ldr	r3, [pc, #532]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80031c4:	69db      	ldr	r3, [r3, #28]
 80031c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ca:	60bb      	str	r3, [r7, #8]
 80031cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031ce:	2301      	movs	r3, #1
 80031d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d2:	4b82      	ldr	r3, [pc, #520]	@ (80033dc <HAL_RCC_OscConfig+0x4c8>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d118      	bne.n	8003210 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031de:	4b7f      	ldr	r3, [pc, #508]	@ (80033dc <HAL_RCC_OscConfig+0x4c8>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a7e      	ldr	r2, [pc, #504]	@ (80033dc <HAL_RCC_OscConfig+0x4c8>)
 80031e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031ea:	f7fd fe59 	bl	8000ea0 <HAL_GetTick>
 80031ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031f0:	e008      	b.n	8003204 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031f2:	f7fd fe55 	bl	8000ea0 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b64      	cmp	r3, #100	@ 0x64
 80031fe:	d901      	bls.n	8003204 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e103      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003204:	4b75      	ldr	r3, [pc, #468]	@ (80033dc <HAL_RCC_OscConfig+0x4c8>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800320c:	2b00      	cmp	r3, #0
 800320e:	d0f0      	beq.n	80031f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	2b01      	cmp	r3, #1
 8003216:	d106      	bne.n	8003226 <HAL_RCC_OscConfig+0x312>
 8003218:	4b6f      	ldr	r3, [pc, #444]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	4a6e      	ldr	r2, [pc, #440]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800321e:	f043 0301 	orr.w	r3, r3, #1
 8003222:	6213      	str	r3, [r2, #32]
 8003224:	e02d      	b.n	8003282 <HAL_RCC_OscConfig+0x36e>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d10c      	bne.n	8003248 <HAL_RCC_OscConfig+0x334>
 800322e:	4b6a      	ldr	r3, [pc, #424]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	4a69      	ldr	r2, [pc, #420]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003234:	f023 0301 	bic.w	r3, r3, #1
 8003238:	6213      	str	r3, [r2, #32]
 800323a:	4b67      	ldr	r3, [pc, #412]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800323c:	6a1b      	ldr	r3, [r3, #32]
 800323e:	4a66      	ldr	r2, [pc, #408]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003240:	f023 0304 	bic.w	r3, r3, #4
 8003244:	6213      	str	r3, [r2, #32]
 8003246:	e01c      	b.n	8003282 <HAL_RCC_OscConfig+0x36e>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	2b05      	cmp	r3, #5
 800324e:	d10c      	bne.n	800326a <HAL_RCC_OscConfig+0x356>
 8003250:	4b61      	ldr	r3, [pc, #388]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003252:	6a1b      	ldr	r3, [r3, #32]
 8003254:	4a60      	ldr	r2, [pc, #384]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003256:	f043 0304 	orr.w	r3, r3, #4
 800325a:	6213      	str	r3, [r2, #32]
 800325c:	4b5e      	ldr	r3, [pc, #376]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800325e:	6a1b      	ldr	r3, [r3, #32]
 8003260:	4a5d      	ldr	r2, [pc, #372]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003262:	f043 0301 	orr.w	r3, r3, #1
 8003266:	6213      	str	r3, [r2, #32]
 8003268:	e00b      	b.n	8003282 <HAL_RCC_OscConfig+0x36e>
 800326a:	4b5b      	ldr	r3, [pc, #364]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800326c:	6a1b      	ldr	r3, [r3, #32]
 800326e:	4a5a      	ldr	r2, [pc, #360]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003270:	f023 0301 	bic.w	r3, r3, #1
 8003274:	6213      	str	r3, [r2, #32]
 8003276:	4b58      	ldr	r3, [pc, #352]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003278:	6a1b      	ldr	r3, [r3, #32]
 800327a:	4a57      	ldr	r2, [pc, #348]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800327c:	f023 0304 	bic.w	r3, r3, #4
 8003280:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d015      	beq.n	80032b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800328a:	f7fd fe09 	bl	8000ea0 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003290:	e00a      	b.n	80032a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003292:	f7fd fe05 	bl	8000ea0 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d901      	bls.n	80032a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e0b1      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032a8:	4b4b      	ldr	r3, [pc, #300]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d0ee      	beq.n	8003292 <HAL_RCC_OscConfig+0x37e>
 80032b4:	e014      	b.n	80032e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032b6:	f7fd fdf3 	bl	8000ea0 <HAL_GetTick>
 80032ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032bc:	e00a      	b.n	80032d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032be:	f7fd fdef 	bl	8000ea0 <HAL_GetTick>
 80032c2:	4602      	mov	r2, r0
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d901      	bls.n	80032d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e09b      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032d4:	4b40      	ldr	r3, [pc, #256]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80032d6:	6a1b      	ldr	r3, [r3, #32]
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d1ee      	bne.n	80032be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032e0:	7dfb      	ldrb	r3, [r7, #23]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d105      	bne.n	80032f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032e6:	4b3c      	ldr	r3, [pc, #240]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80032e8:	69db      	ldr	r3, [r3, #28]
 80032ea:	4a3b      	ldr	r2, [pc, #236]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80032ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	69db      	ldr	r3, [r3, #28]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	f000 8087 	beq.w	800340a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032fc:	4b36      	ldr	r3, [pc, #216]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f003 030c 	and.w	r3, r3, #12
 8003304:	2b08      	cmp	r3, #8
 8003306:	d061      	beq.n	80033cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	69db      	ldr	r3, [r3, #28]
 800330c:	2b02      	cmp	r3, #2
 800330e:	d146      	bne.n	800339e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003310:	4b33      	ldr	r3, [pc, #204]	@ (80033e0 <HAL_RCC_OscConfig+0x4cc>)
 8003312:	2200      	movs	r2, #0
 8003314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003316:	f7fd fdc3 	bl	8000ea0 <HAL_GetTick>
 800331a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800331c:	e008      	b.n	8003330 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800331e:	f7fd fdbf 	bl	8000ea0 <HAL_GetTick>
 8003322:	4602      	mov	r2, r0
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	1ad3      	subs	r3, r2, r3
 8003328:	2b02      	cmp	r3, #2
 800332a:	d901      	bls.n	8003330 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800332c:	2303      	movs	r3, #3
 800332e:	e06d      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003330:	4b29      	ldr	r3, [pc, #164]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003338:	2b00      	cmp	r3, #0
 800333a:	d1f0      	bne.n	800331e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6a1b      	ldr	r3, [r3, #32]
 8003340:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003344:	d108      	bne.n	8003358 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003346:	4b24      	ldr	r3, [pc, #144]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	4921      	ldr	r1, [pc, #132]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003354:	4313      	orrs	r3, r2
 8003356:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003358:	4b1f      	ldr	r3, [pc, #124]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6a19      	ldr	r1, [r3, #32]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003368:	430b      	orrs	r3, r1
 800336a:	491b      	ldr	r1, [pc, #108]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800336c:	4313      	orrs	r3, r2
 800336e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003370:	4b1b      	ldr	r3, [pc, #108]	@ (80033e0 <HAL_RCC_OscConfig+0x4cc>)
 8003372:	2201      	movs	r2, #1
 8003374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003376:	f7fd fd93 	bl	8000ea0 <HAL_GetTick>
 800337a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800337c:	e008      	b.n	8003390 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800337e:	f7fd fd8f 	bl	8000ea0 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	2b02      	cmp	r3, #2
 800338a:	d901      	bls.n	8003390 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e03d      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003390:	4b11      	ldr	r3, [pc, #68]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0f0      	beq.n	800337e <HAL_RCC_OscConfig+0x46a>
 800339c:	e035      	b.n	800340a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800339e:	4b10      	ldr	r3, [pc, #64]	@ (80033e0 <HAL_RCC_OscConfig+0x4cc>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a4:	f7fd fd7c 	bl	8000ea0 <HAL_GetTick>
 80033a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033aa:	e008      	b.n	80033be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033ac:	f7fd fd78 	bl	8000ea0 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d901      	bls.n	80033be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	e026      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033be:	4b06      	ldr	r3, [pc, #24]	@ (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1f0      	bne.n	80033ac <HAL_RCC_OscConfig+0x498>
 80033ca:	e01e      	b.n	800340a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	69db      	ldr	r3, [r3, #28]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d107      	bne.n	80033e4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e019      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
 80033d8:	40021000 	.word	0x40021000
 80033dc:	40007000 	.word	0x40007000
 80033e0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003414 <HAL_RCC_OscConfig+0x500>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a1b      	ldr	r3, [r3, #32]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d106      	bne.n	8003406 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003402:	429a      	cmp	r2, r3
 8003404:	d001      	beq.n	800340a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e000      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3718      	adds	r7, #24
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	40021000 	.word	0x40021000

08003418 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d101      	bne.n	800342c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e0d0      	b.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800342c:	4b6a      	ldr	r3, [pc, #424]	@ (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0307 	and.w	r3, r3, #7
 8003434:	683a      	ldr	r2, [r7, #0]
 8003436:	429a      	cmp	r2, r3
 8003438:	d910      	bls.n	800345c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800343a:	4b67      	ldr	r3, [pc, #412]	@ (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f023 0207 	bic.w	r2, r3, #7
 8003442:	4965      	ldr	r1, [pc, #404]	@ (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	4313      	orrs	r3, r2
 8003448:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800344a:	4b63      	ldr	r3, [pc, #396]	@ (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0307 	and.w	r3, r3, #7
 8003452:	683a      	ldr	r2, [r7, #0]
 8003454:	429a      	cmp	r2, r3
 8003456:	d001      	beq.n	800345c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e0b8      	b.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0302 	and.w	r3, r3, #2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d020      	beq.n	80034aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0304 	and.w	r3, r3, #4
 8003470:	2b00      	cmp	r3, #0
 8003472:	d005      	beq.n	8003480 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003474:	4b59      	ldr	r3, [pc, #356]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	4a58      	ldr	r2, [pc, #352]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 800347a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800347e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0308 	and.w	r3, r3, #8
 8003488:	2b00      	cmp	r3, #0
 800348a:	d005      	beq.n	8003498 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800348c:	4b53      	ldr	r3, [pc, #332]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	4a52      	ldr	r2, [pc, #328]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 8003492:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003496:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003498:	4b50      	ldr	r3, [pc, #320]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	494d      	ldr	r1, [pc, #308]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0301 	and.w	r3, r3, #1
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d040      	beq.n	8003538 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d107      	bne.n	80034ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034be:	4b47      	ldr	r3, [pc, #284]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d115      	bne.n	80034f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e07f      	b.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d107      	bne.n	80034e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034d6:	4b41      	ldr	r3, [pc, #260]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d109      	bne.n	80034f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e073      	b.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034e6:	4b3d      	ldr	r3, [pc, #244]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e06b      	b.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034f6:	4b39      	ldr	r3, [pc, #228]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f023 0203 	bic.w	r2, r3, #3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	4936      	ldr	r1, [pc, #216]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 8003504:	4313      	orrs	r3, r2
 8003506:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003508:	f7fd fcca 	bl	8000ea0 <HAL_GetTick>
 800350c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800350e:	e00a      	b.n	8003526 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003510:	f7fd fcc6 	bl	8000ea0 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800351e:	4293      	cmp	r3, r2
 8003520:	d901      	bls.n	8003526 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e053      	b.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003526:	4b2d      	ldr	r3, [pc, #180]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f003 020c 	and.w	r2, r3, #12
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	429a      	cmp	r2, r3
 8003536:	d1eb      	bne.n	8003510 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003538:	4b27      	ldr	r3, [pc, #156]	@ (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0307 	and.w	r3, r3, #7
 8003540:	683a      	ldr	r2, [r7, #0]
 8003542:	429a      	cmp	r2, r3
 8003544:	d210      	bcs.n	8003568 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003546:	4b24      	ldr	r3, [pc, #144]	@ (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f023 0207 	bic.w	r2, r3, #7
 800354e:	4922      	ldr	r1, [pc, #136]	@ (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	4313      	orrs	r3, r2
 8003554:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003556:	4b20      	ldr	r3, [pc, #128]	@ (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0307 	and.w	r3, r3, #7
 800355e:	683a      	ldr	r2, [r7, #0]
 8003560:	429a      	cmp	r2, r3
 8003562:	d001      	beq.n	8003568 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e032      	b.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0304 	and.w	r3, r3, #4
 8003570:	2b00      	cmp	r3, #0
 8003572:	d008      	beq.n	8003586 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003574:	4b19      	ldr	r3, [pc, #100]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	4916      	ldr	r1, [pc, #88]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 8003582:	4313      	orrs	r3, r2
 8003584:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0308 	and.w	r3, r3, #8
 800358e:	2b00      	cmp	r3, #0
 8003590:	d009      	beq.n	80035a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003592:	4b12      	ldr	r3, [pc, #72]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	00db      	lsls	r3, r3, #3
 80035a0:	490e      	ldr	r1, [pc, #56]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 80035a2:	4313      	orrs	r3, r2
 80035a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035a6:	f000 f821 	bl	80035ec <HAL_RCC_GetSysClockFreq>
 80035aa:	4602      	mov	r2, r0
 80035ac:	4b0b      	ldr	r3, [pc, #44]	@ (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	091b      	lsrs	r3, r3, #4
 80035b2:	f003 030f 	and.w	r3, r3, #15
 80035b6:	490a      	ldr	r1, [pc, #40]	@ (80035e0 <HAL_RCC_ClockConfig+0x1c8>)
 80035b8:	5ccb      	ldrb	r3, [r1, r3]
 80035ba:	fa22 f303 	lsr.w	r3, r2, r3
 80035be:	4a09      	ldr	r2, [pc, #36]	@ (80035e4 <HAL_RCC_ClockConfig+0x1cc>)
 80035c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035c2:	4b09      	ldr	r3, [pc, #36]	@ (80035e8 <HAL_RCC_ClockConfig+0x1d0>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7fd fc28 	bl	8000e1c <HAL_InitTick>

  return HAL_OK;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3710      	adds	r7, #16
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	40022000 	.word	0x40022000
 80035dc:	40021000 	.word	0x40021000
 80035e0:	08008d0c 	.word	0x08008d0c
 80035e4:	20000008 	.word	0x20000008
 80035e8:	2000000c 	.word	0x2000000c

080035ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b087      	sub	sp, #28
 80035f0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035f2:	2300      	movs	r3, #0
 80035f4:	60fb      	str	r3, [r7, #12]
 80035f6:	2300      	movs	r3, #0
 80035f8:	60bb      	str	r3, [r7, #8]
 80035fa:	2300      	movs	r3, #0
 80035fc:	617b      	str	r3, [r7, #20]
 80035fe:	2300      	movs	r3, #0
 8003600:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003602:	2300      	movs	r3, #0
 8003604:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003606:	4b1e      	ldr	r3, [pc, #120]	@ (8003680 <HAL_RCC_GetSysClockFreq+0x94>)
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f003 030c 	and.w	r3, r3, #12
 8003612:	2b04      	cmp	r3, #4
 8003614:	d002      	beq.n	800361c <HAL_RCC_GetSysClockFreq+0x30>
 8003616:	2b08      	cmp	r3, #8
 8003618:	d003      	beq.n	8003622 <HAL_RCC_GetSysClockFreq+0x36>
 800361a:	e027      	b.n	800366c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800361c:	4b19      	ldr	r3, [pc, #100]	@ (8003684 <HAL_RCC_GetSysClockFreq+0x98>)
 800361e:	613b      	str	r3, [r7, #16]
      break;
 8003620:	e027      	b.n	8003672 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	0c9b      	lsrs	r3, r3, #18
 8003626:	f003 030f 	and.w	r3, r3, #15
 800362a:	4a17      	ldr	r2, [pc, #92]	@ (8003688 <HAL_RCC_GetSysClockFreq+0x9c>)
 800362c:	5cd3      	ldrb	r3, [r2, r3]
 800362e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d010      	beq.n	800365c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800363a:	4b11      	ldr	r3, [pc, #68]	@ (8003680 <HAL_RCC_GetSysClockFreq+0x94>)
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	0c5b      	lsrs	r3, r3, #17
 8003640:	f003 0301 	and.w	r3, r3, #1
 8003644:	4a11      	ldr	r2, [pc, #68]	@ (800368c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003646:	5cd3      	ldrb	r3, [r2, r3]
 8003648:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a0d      	ldr	r2, [pc, #52]	@ (8003684 <HAL_RCC_GetSysClockFreq+0x98>)
 800364e:	fb03 f202 	mul.w	r2, r3, r2
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	fbb2 f3f3 	udiv	r3, r2, r3
 8003658:	617b      	str	r3, [r7, #20]
 800365a:	e004      	b.n	8003666 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	4a0c      	ldr	r2, [pc, #48]	@ (8003690 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003660:	fb02 f303 	mul.w	r3, r2, r3
 8003664:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	613b      	str	r3, [r7, #16]
      break;
 800366a:	e002      	b.n	8003672 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800366c:	4b05      	ldr	r3, [pc, #20]	@ (8003684 <HAL_RCC_GetSysClockFreq+0x98>)
 800366e:	613b      	str	r3, [r7, #16]
      break;
 8003670:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003672:	693b      	ldr	r3, [r7, #16]
}
 8003674:	4618      	mov	r0, r3
 8003676:	371c      	adds	r7, #28
 8003678:	46bd      	mov	sp, r7
 800367a:	bc80      	pop	{r7}
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop
 8003680:	40021000 	.word	0x40021000
 8003684:	007a1200 	.word	0x007a1200
 8003688:	08008d1c 	.word	0x08008d1c
 800368c:	08008d2c 	.word	0x08008d2c
 8003690:	003d0900 	.word	0x003d0900

08003694 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003694:	b480      	push	{r7}
 8003696:	b085      	sub	sp, #20
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800369c:	4b0a      	ldr	r3, [pc, #40]	@ (80036c8 <RCC_Delay+0x34>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a0a      	ldr	r2, [pc, #40]	@ (80036cc <RCC_Delay+0x38>)
 80036a2:	fba2 2303 	umull	r2, r3, r2, r3
 80036a6:	0a5b      	lsrs	r3, r3, #9
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	fb02 f303 	mul.w	r3, r2, r3
 80036ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036b0:	bf00      	nop
  }
  while (Delay --);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	1e5a      	subs	r2, r3, #1
 80036b6:	60fa      	str	r2, [r7, #12]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1f9      	bne.n	80036b0 <RCC_Delay+0x1c>
}
 80036bc:	bf00      	nop
 80036be:	bf00      	nop
 80036c0:	3714      	adds	r7, #20
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bc80      	pop	{r7}
 80036c6:	4770      	bx	lr
 80036c8:	20000008 	.word	0x20000008
 80036cc:	10624dd3 	.word	0x10624dd3

080036d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b086      	sub	sp, #24
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80036d8:	2300      	movs	r3, #0
 80036da:	613b      	str	r3, [r7, #16]
 80036dc:	2300      	movs	r3, #0
 80036de:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0301 	and.w	r3, r3, #1
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d07d      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80036ec:	2300      	movs	r3, #0
 80036ee:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036f0:	4b4f      	ldr	r3, [pc, #316]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036f2:	69db      	ldr	r3, [r3, #28]
 80036f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d10d      	bne.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036fc:	4b4c      	ldr	r3, [pc, #304]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036fe:	69db      	ldr	r3, [r3, #28]
 8003700:	4a4b      	ldr	r2, [pc, #300]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003702:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003706:	61d3      	str	r3, [r2, #28]
 8003708:	4b49      	ldr	r3, [pc, #292]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800370a:	69db      	ldr	r3, [r3, #28]
 800370c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003710:	60bb      	str	r3, [r7, #8]
 8003712:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003714:	2301      	movs	r3, #1
 8003716:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003718:	4b46      	ldr	r3, [pc, #280]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003720:	2b00      	cmp	r3, #0
 8003722:	d118      	bne.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003724:	4b43      	ldr	r3, [pc, #268]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a42      	ldr	r2, [pc, #264]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800372a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800372e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003730:	f7fd fbb6 	bl	8000ea0 <HAL_GetTick>
 8003734:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003736:	e008      	b.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003738:	f7fd fbb2 	bl	8000ea0 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b64      	cmp	r3, #100	@ 0x64
 8003744:	d901      	bls.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e06d      	b.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800374a:	4b3a      	ldr	r3, [pc, #232]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003752:	2b00      	cmp	r3, #0
 8003754:	d0f0      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003756:	4b36      	ldr	r3, [pc, #216]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003758:	6a1b      	ldr	r3, [r3, #32]
 800375a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800375e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d02e      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	429a      	cmp	r2, r3
 8003772:	d027      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003774:	4b2e      	ldr	r3, [pc, #184]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003776:	6a1b      	ldr	r3, [r3, #32]
 8003778:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800377c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800377e:	4b2e      	ldr	r3, [pc, #184]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003780:	2201      	movs	r2, #1
 8003782:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003784:	4b2c      	ldr	r3, [pc, #176]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003786:	2200      	movs	r2, #0
 8003788:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800378a:	4a29      	ldr	r2, [pc, #164]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	2b00      	cmp	r3, #0
 8003798:	d014      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800379a:	f7fd fb81 	bl	8000ea0 <HAL_GetTick>
 800379e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037a0:	e00a      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037a2:	f7fd fb7d 	bl	8000ea0 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d901      	bls.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80037b4:	2303      	movs	r3, #3
 80037b6:	e036      	b.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037b8:	4b1d      	ldr	r3, [pc, #116]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ba:	6a1b      	ldr	r3, [r3, #32]
 80037bc:	f003 0302 	and.w	r3, r3, #2
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0ee      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037c4:	4b1a      	ldr	r3, [pc, #104]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037c6:	6a1b      	ldr	r3, [r3, #32]
 80037c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	4917      	ldr	r1, [pc, #92]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037d2:	4313      	orrs	r3, r2
 80037d4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037d6:	7dfb      	ldrb	r3, [r7, #23]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d105      	bne.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037dc:	4b14      	ldr	r3, [pc, #80]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037de:	69db      	ldr	r3, [r3, #28]
 80037e0:	4a13      	ldr	r2, [pc, #76]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037e6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0302 	and.w	r3, r3, #2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d008      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80037f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	490b      	ldr	r1, [pc, #44]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003802:	4313      	orrs	r3, r2
 8003804:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0310 	and.w	r3, r3, #16
 800380e:	2b00      	cmp	r3, #0
 8003810:	d008      	beq.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003812:	4b07      	ldr	r3, [pc, #28]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	4904      	ldr	r1, [pc, #16]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003820:	4313      	orrs	r3, r2
 8003822:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3718      	adds	r7, #24
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	40021000 	.word	0x40021000
 8003834:	40007000 	.word	0x40007000
 8003838:	42420440 	.word	0x42420440

0800383c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800383c:	b480      	push	{r7}
 800383e:	b085      	sub	sp, #20
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b01      	cmp	r3, #1
 800384e:	d001      	beq.n	8003854 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e03a      	b.n	80038ca <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2202      	movs	r2, #2
 8003858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68da      	ldr	r2, [r3, #12]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f042 0201 	orr.w	r2, r2, #1
 800386a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a18      	ldr	r2, [pc, #96]	@ (80038d4 <HAL_TIM_Base_Start_IT+0x98>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d00e      	beq.n	8003894 <HAL_TIM_Base_Start_IT+0x58>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800387e:	d009      	beq.n	8003894 <HAL_TIM_Base_Start_IT+0x58>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a14      	ldr	r2, [pc, #80]	@ (80038d8 <HAL_TIM_Base_Start_IT+0x9c>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d004      	beq.n	8003894 <HAL_TIM_Base_Start_IT+0x58>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a13      	ldr	r2, [pc, #76]	@ (80038dc <HAL_TIM_Base_Start_IT+0xa0>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d111      	bne.n	80038b8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f003 0307 	and.w	r3, r3, #7
 800389e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2b06      	cmp	r3, #6
 80038a4:	d010      	beq.n	80038c8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f042 0201 	orr.w	r2, r2, #1
 80038b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038b6:	e007      	b.n	80038c8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f042 0201 	orr.w	r2, r2, #1
 80038c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3714      	adds	r7, #20
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bc80      	pop	{r7}
 80038d2:	4770      	bx	lr
 80038d4:	40012c00 	.word	0x40012c00
 80038d8:	40000400 	.word	0x40000400
 80038dc:	40000800 	.word	0x40000800

080038e0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	68da      	ldr	r2, [r3, #12]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f022 0201 	bic.w	r2, r2, #1
 80038f6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	6a1a      	ldr	r2, [r3, #32]
 80038fe:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003902:	4013      	ands	r3, r2
 8003904:	2b00      	cmp	r3, #0
 8003906:	d10f      	bne.n	8003928 <HAL_TIM_Base_Stop_IT+0x48>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	6a1a      	ldr	r2, [r3, #32]
 800390e:	f240 4344 	movw	r3, #1092	@ 0x444
 8003912:	4013      	ands	r3, r2
 8003914:	2b00      	cmp	r3, #0
 8003916:	d107      	bne.n	8003928 <HAL_TIM_Base_Stop_IT+0x48>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f022 0201 	bic.w	r2, r2, #1
 8003926:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	370c      	adds	r7, #12
 8003936:	46bd      	mov	sp, r7
 8003938:	bc80      	pop	{r7}
 800393a:	4770      	bx	lr

0800393c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e041      	b.n	80039d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b00      	cmp	r3, #0
 8003958:	d106      	bne.n	8003968 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f7fd f984 	bl	8000c70 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2202      	movs	r2, #2
 800396c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	3304      	adds	r3, #4
 8003978:	4619      	mov	r1, r3
 800397a:	4610      	mov	r0, r2
 800397c:	f000 fb22 	bl	8003fc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
	...

080039dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
 80039e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d109      	bne.n	8003a00 <HAL_TIM_PWM_Start+0x24>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	bf14      	ite	ne
 80039f8:	2301      	movne	r3, #1
 80039fa:	2300      	moveq	r3, #0
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	e022      	b.n	8003a46 <HAL_TIM_PWM_Start+0x6a>
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	2b04      	cmp	r3, #4
 8003a04:	d109      	bne.n	8003a1a <HAL_TIM_PWM_Start+0x3e>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	bf14      	ite	ne
 8003a12:	2301      	movne	r3, #1
 8003a14:	2300      	moveq	r3, #0
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	e015      	b.n	8003a46 <HAL_TIM_PWM_Start+0x6a>
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	2b08      	cmp	r3, #8
 8003a1e:	d109      	bne.n	8003a34 <HAL_TIM_PWM_Start+0x58>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	bf14      	ite	ne
 8003a2c:	2301      	movne	r3, #1
 8003a2e:	2300      	moveq	r3, #0
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	e008      	b.n	8003a46 <HAL_TIM_PWM_Start+0x6a>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	bf14      	ite	ne
 8003a40:	2301      	movne	r3, #1
 8003a42:	2300      	moveq	r3, #0
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d001      	beq.n	8003a4e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e05e      	b.n	8003b0c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d104      	bne.n	8003a5e <HAL_TIM_PWM_Start+0x82>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2202      	movs	r2, #2
 8003a58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a5c:	e013      	b.n	8003a86 <HAL_TIM_PWM_Start+0xaa>
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	2b04      	cmp	r3, #4
 8003a62:	d104      	bne.n	8003a6e <HAL_TIM_PWM_Start+0x92>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2202      	movs	r2, #2
 8003a68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a6c:	e00b      	b.n	8003a86 <HAL_TIM_PWM_Start+0xaa>
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	2b08      	cmp	r3, #8
 8003a72:	d104      	bne.n	8003a7e <HAL_TIM_PWM_Start+0xa2>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2202      	movs	r2, #2
 8003a78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a7c:	e003      	b.n	8003a86 <HAL_TIM_PWM_Start+0xaa>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2202      	movs	r2, #2
 8003a82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	6839      	ldr	r1, [r7, #0]
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f000 fc82 	bl	8004398 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a1e      	ldr	r2, [pc, #120]	@ (8003b14 <HAL_TIM_PWM_Start+0x138>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d107      	bne.n	8003aae <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003aac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a18      	ldr	r2, [pc, #96]	@ (8003b14 <HAL_TIM_PWM_Start+0x138>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d00e      	beq.n	8003ad6 <HAL_TIM_PWM_Start+0xfa>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ac0:	d009      	beq.n	8003ad6 <HAL_TIM_PWM_Start+0xfa>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a14      	ldr	r2, [pc, #80]	@ (8003b18 <HAL_TIM_PWM_Start+0x13c>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d004      	beq.n	8003ad6 <HAL_TIM_PWM_Start+0xfa>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a12      	ldr	r2, [pc, #72]	@ (8003b1c <HAL_TIM_PWM_Start+0x140>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d111      	bne.n	8003afa <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	f003 0307 	and.w	r3, r3, #7
 8003ae0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2b06      	cmp	r3, #6
 8003ae6:	d010      	beq.n	8003b0a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f042 0201 	orr.w	r2, r2, #1
 8003af6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003af8:	e007      	b.n	8003b0a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f042 0201 	orr.w	r2, r2, #1
 8003b08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3710      	adds	r7, #16
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	40012c00 	.word	0x40012c00
 8003b18:	40000400 	.word	0x40000400
 8003b1c:	40000800 	.word	0x40000800

08003b20 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	6839      	ldr	r1, [r7, #0]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f000 fc30 	bl	8004398 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a29      	ldr	r2, [pc, #164]	@ (8003be4 <HAL_TIM_PWM_Stop+0xc4>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d117      	bne.n	8003b72 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	6a1a      	ldr	r2, [r3, #32]
 8003b48:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d10f      	bne.n	8003b72 <HAL_TIM_PWM_Stop+0x52>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	6a1a      	ldr	r2, [r3, #32]
 8003b58:	f240 4344 	movw	r3, #1092	@ 0x444
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d107      	bne.n	8003b72 <HAL_TIM_PWM_Stop+0x52>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b70:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	6a1a      	ldr	r2, [r3, #32]
 8003b78:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d10f      	bne.n	8003ba2 <HAL_TIM_PWM_Stop+0x82>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	6a1a      	ldr	r2, [r3, #32]
 8003b88:	f240 4344 	movw	r3, #1092	@ 0x444
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d107      	bne.n	8003ba2 <HAL_TIM_PWM_Stop+0x82>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f022 0201 	bic.w	r2, r2, #1
 8003ba0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d104      	bne.n	8003bb2 <HAL_TIM_PWM_Stop+0x92>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003bb0:	e013      	b.n	8003bda <HAL_TIM_PWM_Stop+0xba>
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d104      	bne.n	8003bc2 <HAL_TIM_PWM_Stop+0xa2>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003bc0:	e00b      	b.n	8003bda <HAL_TIM_PWM_Stop+0xba>
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	2b08      	cmp	r3, #8
 8003bc6:	d104      	bne.n	8003bd2 <HAL_TIM_PWM_Stop+0xb2>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bd0:	e003      	b.n	8003bda <HAL_TIM_PWM_Stop+0xba>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8003bda:	2300      	movs	r3, #0
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3708      	adds	r7, #8
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	40012c00 	.word	0x40012c00

08003be8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	691b      	ldr	r3, [r3, #16]
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d122      	bne.n	8003c44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	f003 0302 	and.w	r3, r3, #2
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d11b      	bne.n	8003c44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f06f 0202 	mvn.w	r2, #2
 8003c14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	699b      	ldr	r3, [r3, #24]
 8003c22:	f003 0303 	and.w	r3, r3, #3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d003      	beq.n	8003c32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 f9af 	bl	8003f8e <HAL_TIM_IC_CaptureCallback>
 8003c30:	e005      	b.n	8003c3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f000 f9a2 	bl	8003f7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f000 f9b1 	bl	8003fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	691b      	ldr	r3, [r3, #16]
 8003c4a:	f003 0304 	and.w	r3, r3, #4
 8003c4e:	2b04      	cmp	r3, #4
 8003c50:	d122      	bne.n	8003c98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	f003 0304 	and.w	r3, r3, #4
 8003c5c:	2b04      	cmp	r3, #4
 8003c5e:	d11b      	bne.n	8003c98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f06f 0204 	mvn.w	r2, #4
 8003c68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2202      	movs	r2, #2
 8003c6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	699b      	ldr	r3, [r3, #24]
 8003c76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d003      	beq.n	8003c86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f000 f985 	bl	8003f8e <HAL_TIM_IC_CaptureCallback>
 8003c84:	e005      	b.n	8003c92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 f978 	bl	8003f7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f000 f987 	bl	8003fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	691b      	ldr	r3, [r3, #16]
 8003c9e:	f003 0308 	and.w	r3, r3, #8
 8003ca2:	2b08      	cmp	r3, #8
 8003ca4:	d122      	bne.n	8003cec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	f003 0308 	and.w	r3, r3, #8
 8003cb0:	2b08      	cmp	r3, #8
 8003cb2:	d11b      	bne.n	8003cec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f06f 0208 	mvn.w	r2, #8
 8003cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2204      	movs	r2, #4
 8003cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	69db      	ldr	r3, [r3, #28]
 8003cca:	f003 0303 	and.w	r3, r3, #3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d003      	beq.n	8003cda <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 f95b 	bl	8003f8e <HAL_TIM_IC_CaptureCallback>
 8003cd8:	e005      	b.n	8003ce6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f000 f94e 	bl	8003f7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f000 f95d 	bl	8003fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	691b      	ldr	r3, [r3, #16]
 8003cf2:	f003 0310 	and.w	r3, r3, #16
 8003cf6:	2b10      	cmp	r3, #16
 8003cf8:	d122      	bne.n	8003d40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	f003 0310 	and.w	r3, r3, #16
 8003d04:	2b10      	cmp	r3, #16
 8003d06:	d11b      	bne.n	8003d40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f06f 0210 	mvn.w	r2, #16
 8003d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2208      	movs	r2, #8
 8003d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	69db      	ldr	r3, [r3, #28]
 8003d1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d003      	beq.n	8003d2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f000 f931 	bl	8003f8e <HAL_TIM_IC_CaptureCallback>
 8003d2c:	e005      	b.n	8003d3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f000 f924 	bl	8003f7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f000 f933 	bl	8003fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	f003 0301 	and.w	r3, r3, #1
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d10e      	bne.n	8003d6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	f003 0301 	and.w	r3, r3, #1
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d107      	bne.n	8003d6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f06f 0201 	mvn.w	r2, #1
 8003d64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f7fc ff00 	bl	8000b6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	691b      	ldr	r3, [r3, #16]
 8003d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d76:	2b80      	cmp	r3, #128	@ 0x80
 8003d78:	d10e      	bne.n	8003d98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d84:	2b80      	cmp	r3, #128	@ 0x80
 8003d86:	d107      	bne.n	8003d98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 fb8b 	bl	80044ae <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	691b      	ldr	r3, [r3, #16]
 8003d9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003da2:	2b40      	cmp	r3, #64	@ 0x40
 8003da4:	d10e      	bne.n	8003dc4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003db0:	2b40      	cmp	r3, #64	@ 0x40
 8003db2:	d107      	bne.n	8003dc4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003dbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 f8f7 	bl	8003fb2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	f003 0320 	and.w	r3, r3, #32
 8003dce:	2b20      	cmp	r3, #32
 8003dd0:	d10e      	bne.n	8003df0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	f003 0320 	and.w	r3, r3, #32
 8003ddc:	2b20      	cmp	r3, #32
 8003dde:	d107      	bne.n	8003df0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f06f 0220 	mvn.w	r2, #32
 8003de8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 fb56 	bl	800449c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003df0:	bf00      	nop
 8003df2:	3708      	adds	r7, #8
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b086      	sub	sp, #24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e04:	2300      	movs	r3, #0
 8003e06:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d101      	bne.n	8003e16 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003e12:	2302      	movs	r3, #2
 8003e14:	e0ae      	b.n	8003f74 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2b0c      	cmp	r3, #12
 8003e22:	f200 809f 	bhi.w	8003f64 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003e26:	a201      	add	r2, pc, #4	@ (adr r2, 8003e2c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e2c:	08003e61 	.word	0x08003e61
 8003e30:	08003f65 	.word	0x08003f65
 8003e34:	08003f65 	.word	0x08003f65
 8003e38:	08003f65 	.word	0x08003f65
 8003e3c:	08003ea1 	.word	0x08003ea1
 8003e40:	08003f65 	.word	0x08003f65
 8003e44:	08003f65 	.word	0x08003f65
 8003e48:	08003f65 	.word	0x08003f65
 8003e4c:	08003ee3 	.word	0x08003ee3
 8003e50:	08003f65 	.word	0x08003f65
 8003e54:	08003f65 	.word	0x08003f65
 8003e58:	08003f65 	.word	0x08003f65
 8003e5c:	08003f23 	.word	0x08003f23
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68b9      	ldr	r1, [r7, #8]
 8003e66:	4618      	mov	r0, r3
 8003e68:	f000 f90e 	bl	8004088 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	699a      	ldr	r2, [r3, #24]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f042 0208 	orr.w	r2, r2, #8
 8003e7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	699a      	ldr	r2, [r3, #24]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 0204 	bic.w	r2, r2, #4
 8003e8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6999      	ldr	r1, [r3, #24]
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	691a      	ldr	r2, [r3, #16]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	619a      	str	r2, [r3, #24]
      break;
 8003e9e:	e064      	b.n	8003f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	68b9      	ldr	r1, [r7, #8]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f000 f954 	bl	8004154 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	699a      	ldr	r2, [r3, #24]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003eba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	699a      	ldr	r2, [r3, #24]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003eca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	6999      	ldr	r1, [r3, #24]
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	021a      	lsls	r2, r3, #8
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	430a      	orrs	r2, r1
 8003ede:	619a      	str	r2, [r3, #24]
      break;
 8003ee0:	e043      	b.n	8003f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	68b9      	ldr	r1, [r7, #8]
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f000 f99d 	bl	8004228 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	69da      	ldr	r2, [r3, #28]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f042 0208 	orr.w	r2, r2, #8
 8003efc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	69da      	ldr	r2, [r3, #28]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f022 0204 	bic.w	r2, r2, #4
 8003f0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	69d9      	ldr	r1, [r3, #28]
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	691a      	ldr	r2, [r3, #16]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	61da      	str	r2, [r3, #28]
      break;
 8003f20:	e023      	b.n	8003f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	68b9      	ldr	r1, [r7, #8]
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f000 f9e7 	bl	80042fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	69da      	ldr	r2, [r3, #28]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	69da      	ldr	r2, [r3, #28]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	69d9      	ldr	r1, [r3, #28]
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	691b      	ldr	r3, [r3, #16]
 8003f58:	021a      	lsls	r2, r3, #8
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	430a      	orrs	r2, r1
 8003f60:	61da      	str	r2, [r3, #28]
      break;
 8003f62:	e002      	b.n	8003f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	75fb      	strb	r3, [r7, #23]
      break;
 8003f68:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003f72:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3718      	adds	r7, #24
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bc80      	pop	{r7}
 8003f8c:	4770      	bx	lr

08003f8e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f8e:	b480      	push	{r7}
 8003f90:	b083      	sub	sp, #12
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f96:	bf00      	nop
 8003f98:	370c      	adds	r7, #12
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bc80      	pop	{r7}
 8003f9e:	4770      	bx	lr

08003fa0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003fa8:	bf00      	nop
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bc80      	pop	{r7}
 8003fb0:	4770      	bx	lr

08003fb2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003fb2:	b480      	push	{r7}
 8003fb4:	b083      	sub	sp, #12
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003fba:	bf00      	nop
 8003fbc:	370c      	adds	r7, #12
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bc80      	pop	{r7}
 8003fc2:	4770      	bx	lr

08003fc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b085      	sub	sp, #20
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	4a29      	ldr	r2, [pc, #164]	@ (800407c <TIM_Base_SetConfig+0xb8>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d00b      	beq.n	8003ff4 <TIM_Base_SetConfig+0x30>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fe2:	d007      	beq.n	8003ff4 <TIM_Base_SetConfig+0x30>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	4a26      	ldr	r2, [pc, #152]	@ (8004080 <TIM_Base_SetConfig+0xbc>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d003      	beq.n	8003ff4 <TIM_Base_SetConfig+0x30>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	4a25      	ldr	r2, [pc, #148]	@ (8004084 <TIM_Base_SetConfig+0xc0>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d108      	bne.n	8004006 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ffa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	4313      	orrs	r3, r2
 8004004:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a1c      	ldr	r2, [pc, #112]	@ (800407c <TIM_Base_SetConfig+0xb8>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d00b      	beq.n	8004026 <TIM_Base_SetConfig+0x62>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004014:	d007      	beq.n	8004026 <TIM_Base_SetConfig+0x62>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a19      	ldr	r2, [pc, #100]	@ (8004080 <TIM_Base_SetConfig+0xbc>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d003      	beq.n	8004026 <TIM_Base_SetConfig+0x62>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a18      	ldr	r2, [pc, #96]	@ (8004084 <TIM_Base_SetConfig+0xc0>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d108      	bne.n	8004038 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800402c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	68fa      	ldr	r2, [r7, #12]
 8004034:	4313      	orrs	r3, r2
 8004036:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	4313      	orrs	r3, r2
 8004044:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	689a      	ldr	r2, [r3, #8]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	4a07      	ldr	r2, [pc, #28]	@ (800407c <TIM_Base_SetConfig+0xb8>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d103      	bne.n	800406c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	691a      	ldr	r2, [r3, #16]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	615a      	str	r2, [r3, #20]
}
 8004072:	bf00      	nop
 8004074:	3714      	adds	r7, #20
 8004076:	46bd      	mov	sp, r7
 8004078:	bc80      	pop	{r7}
 800407a:	4770      	bx	lr
 800407c:	40012c00 	.word	0x40012c00
 8004080:	40000400 	.word	0x40000400
 8004084:	40000800 	.word	0x40000800

08004088 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004088:	b480      	push	{r7}
 800408a:	b087      	sub	sp, #28
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a1b      	ldr	r3, [r3, #32]
 800409c:	f023 0201 	bic.w	r2, r3, #1
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f023 0303 	bic.w	r3, r3, #3
 80040be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68fa      	ldr	r2, [r7, #12]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	f023 0302 	bic.w	r3, r3, #2
 80040d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	4313      	orrs	r3, r2
 80040da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a1c      	ldr	r2, [pc, #112]	@ (8004150 <TIM_OC1_SetConfig+0xc8>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d10c      	bne.n	80040fe <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	f023 0308 	bic.w	r3, r3, #8
 80040ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	697a      	ldr	r2, [r7, #20]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	f023 0304 	bic.w	r3, r3, #4
 80040fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4a13      	ldr	r2, [pc, #76]	@ (8004150 <TIM_OC1_SetConfig+0xc8>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d111      	bne.n	800412a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800410c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004114:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	693a      	ldr	r2, [r7, #16]
 800411c:	4313      	orrs	r3, r2
 800411e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	699b      	ldr	r3, [r3, #24]
 8004124:	693a      	ldr	r2, [r7, #16]
 8004126:	4313      	orrs	r3, r2
 8004128:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	693a      	ldr	r2, [r7, #16]
 800412e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	685a      	ldr	r2, [r3, #4]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	697a      	ldr	r2, [r7, #20]
 8004142:	621a      	str	r2, [r3, #32]
}
 8004144:	bf00      	nop
 8004146:	371c      	adds	r7, #28
 8004148:	46bd      	mov	sp, r7
 800414a:	bc80      	pop	{r7}
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	40012c00 	.word	0x40012c00

08004154 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004154:	b480      	push	{r7}
 8004156:	b087      	sub	sp, #28
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a1b      	ldr	r3, [r3, #32]
 8004162:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a1b      	ldr	r3, [r3, #32]
 8004168:	f023 0210 	bic.w	r2, r3, #16
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	699b      	ldr	r3, [r3, #24]
 800417a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004182:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800418a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	021b      	lsls	r3, r3, #8
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	4313      	orrs	r3, r2
 8004196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	f023 0320 	bic.w	r3, r3, #32
 800419e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	697a      	ldr	r2, [r7, #20]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	4a1d      	ldr	r2, [pc, #116]	@ (8004224 <TIM_OC2_SetConfig+0xd0>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d10d      	bne.n	80041d0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	011b      	lsls	r3, r3, #4
 80041c2:	697a      	ldr	r2, [r7, #20]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041ce:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a14      	ldr	r2, [pc, #80]	@ (8004224 <TIM_OC2_SetConfig+0xd0>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d113      	bne.n	8004200 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80041de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80041e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	695b      	ldr	r3, [r3, #20]
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	4313      	orrs	r3, r2
 80041fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	693a      	ldr	r2, [r7, #16]
 8004204:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	68fa      	ldr	r2, [r7, #12]
 800420a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	685a      	ldr	r2, [r3, #4]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	621a      	str	r2, [r3, #32]
}
 800421a:	bf00      	nop
 800421c:	371c      	adds	r7, #28
 800421e:	46bd      	mov	sp, r7
 8004220:	bc80      	pop	{r7}
 8004222:	4770      	bx	lr
 8004224:	40012c00 	.word	0x40012c00

08004228 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004228:	b480      	push	{r7}
 800422a:	b087      	sub	sp, #28
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a1b      	ldr	r3, [r3, #32]
 8004236:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a1b      	ldr	r3, [r3, #32]
 800423c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	69db      	ldr	r3, [r3, #28]
 800424e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f023 0303 	bic.w	r3, r3, #3
 800425e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68fa      	ldr	r2, [r7, #12]
 8004266:	4313      	orrs	r3, r2
 8004268:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004270:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	021b      	lsls	r3, r3, #8
 8004278:	697a      	ldr	r2, [r7, #20]
 800427a:	4313      	orrs	r3, r2
 800427c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a1d      	ldr	r2, [pc, #116]	@ (80042f8 <TIM_OC3_SetConfig+0xd0>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d10d      	bne.n	80042a2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800428c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	021b      	lsls	r3, r3, #8
 8004294:	697a      	ldr	r2, [r7, #20]
 8004296:	4313      	orrs	r3, r2
 8004298:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80042a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a14      	ldr	r2, [pc, #80]	@ (80042f8 <TIM_OC3_SetConfig+0xd0>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d113      	bne.n	80042d2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80042b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	011b      	lsls	r3, r3, #4
 80042c0:	693a      	ldr	r2, [r7, #16]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	011b      	lsls	r3, r3, #4
 80042cc:	693a      	ldr	r2, [r7, #16]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	693a      	ldr	r2, [r7, #16]
 80042d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	685a      	ldr	r2, [r3, #4]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	697a      	ldr	r2, [r7, #20]
 80042ea:	621a      	str	r2, [r3, #32]
}
 80042ec:	bf00      	nop
 80042ee:	371c      	adds	r7, #28
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bc80      	pop	{r7}
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	40012c00 	.word	0x40012c00

080042fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b087      	sub	sp, #28
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a1b      	ldr	r3, [r3, #32]
 800430a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800432a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004332:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	021b      	lsls	r3, r3, #8
 800433a:	68fa      	ldr	r2, [r7, #12]
 800433c:	4313      	orrs	r3, r2
 800433e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004346:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	031b      	lsls	r3, r3, #12
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	4313      	orrs	r3, r2
 8004352:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a0f      	ldr	r2, [pc, #60]	@ (8004394 <TIM_OC4_SetConfig+0x98>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d109      	bne.n	8004370 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004362:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	695b      	ldr	r3, [r3, #20]
 8004368:	019b      	lsls	r3, r3, #6
 800436a:	697a      	ldr	r2, [r7, #20]
 800436c:	4313      	orrs	r3, r2
 800436e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	697a      	ldr	r2, [r7, #20]
 8004374:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	68fa      	ldr	r2, [r7, #12]
 800437a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	621a      	str	r2, [r3, #32]
}
 800438a:	bf00      	nop
 800438c:	371c      	adds	r7, #28
 800438e:	46bd      	mov	sp, r7
 8004390:	bc80      	pop	{r7}
 8004392:	4770      	bx	lr
 8004394:	40012c00 	.word	0x40012c00

08004398 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004398:	b480      	push	{r7}
 800439a:	b087      	sub	sp, #28
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	f003 031f 	and.w	r3, r3, #31
 80043aa:	2201      	movs	r2, #1
 80043ac:	fa02 f303 	lsl.w	r3, r2, r3
 80043b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6a1a      	ldr	r2, [r3, #32]
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	43db      	mvns	r3, r3
 80043ba:	401a      	ands	r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6a1a      	ldr	r2, [r3, #32]
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	f003 031f 	and.w	r3, r3, #31
 80043ca:	6879      	ldr	r1, [r7, #4]
 80043cc:	fa01 f303 	lsl.w	r3, r1, r3
 80043d0:	431a      	orrs	r2, r3
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	621a      	str	r2, [r3, #32]
}
 80043d6:	bf00      	nop
 80043d8:	371c      	adds	r7, #28
 80043da:	46bd      	mov	sp, r7
 80043dc:	bc80      	pop	{r7}
 80043de:	4770      	bx	lr

080043e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b085      	sub	sp, #20
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d101      	bne.n	80043f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043f4:	2302      	movs	r3, #2
 80043f6:	e046      	b.n	8004486 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2202      	movs	r2, #2
 8004404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800441e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	68fa      	ldr	r2, [r7, #12]
 8004426:	4313      	orrs	r3, r2
 8004428:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68fa      	ldr	r2, [r7, #12]
 8004430:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a16      	ldr	r2, [pc, #88]	@ (8004490 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d00e      	beq.n	800445a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004444:	d009      	beq.n	800445a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a12      	ldr	r2, [pc, #72]	@ (8004494 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d004      	beq.n	800445a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a10      	ldr	r2, [pc, #64]	@ (8004498 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d10c      	bne.n	8004474 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004460:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	68ba      	ldr	r2, [r7, #8]
 8004468:	4313      	orrs	r3, r2
 800446a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68ba      	ldr	r2, [r7, #8]
 8004472:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004484:	2300      	movs	r3, #0
}
 8004486:	4618      	mov	r0, r3
 8004488:	3714      	adds	r7, #20
 800448a:	46bd      	mov	sp, r7
 800448c:	bc80      	pop	{r7}
 800448e:	4770      	bx	lr
 8004490:	40012c00 	.word	0x40012c00
 8004494:	40000400 	.word	0x40000400
 8004498:	40000800 	.word	0x40000800

0800449c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800449c:	b480      	push	{r7}
 800449e:	b083      	sub	sp, #12
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80044a4:	bf00      	nop
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bc80      	pop	{r7}
 80044ac:	4770      	bx	lr

080044ae <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80044ae:	b480      	push	{r7}
 80044b0:	b083      	sub	sp, #12
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044b6:	bf00      	nop
 80044b8:	370c      	adds	r7, #12
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bc80      	pop	{r7}
 80044be:	4770      	bx	lr

080044c0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80044c0:	b084      	sub	sp, #16
 80044c2:	b480      	push	{r7}
 80044c4:	b083      	sub	sp, #12
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	6078      	str	r0, [r7, #4]
 80044ca:	f107 0014 	add.w	r0, r7, #20
 80044ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80044d2:	2300      	movs	r3, #0
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	bc80      	pop	{r7}
 80044dc:	b004      	add	sp, #16
 80044de:	4770      	bx	lr

080044e0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80044f0:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80044f4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	b29a      	uxth	r2, r3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004500:	2300      	movs	r3, #0
}
 8004502:	4618      	mov	r0, r3
 8004504:	3714      	adds	r7, #20
 8004506:	46bd      	mov	sp, r7
 8004508:	bc80      	pop	{r7}
 800450a:	4770      	bx	lr

0800450c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800450c:	b480      	push	{r7}
 800450e:	b085      	sub	sp, #20
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004514:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8004518:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004520:	b29a      	uxth	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	b29b      	uxth	r3, r3
 8004526:	43db      	mvns	r3, r3
 8004528:	b29b      	uxth	r3, r3
 800452a:	4013      	ands	r3, r2
 800452c:	b29a      	uxth	r2, r3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004534:	2300      	movs	r3, #0
}
 8004536:	4618      	mov	r0, r3
 8004538:	3714      	adds	r7, #20
 800453a:	46bd      	mov	sp, r7
 800453c:	bc80      	pop	{r7}
 800453e:	4770      	bx	lr

08004540 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	460b      	mov	r3, r1
 800454a:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	370c      	adds	r7, #12
 8004552:	46bd      	mov	sp, r7
 8004554:	bc80      	pop	{r7}
 8004556:	4770      	bx	lr

08004558 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004558:	b084      	sub	sp, #16
 800455a:	b480      	push	{r7}
 800455c:	b083      	sub	sp, #12
 800455e:	af00      	add	r7, sp, #0
 8004560:	6078      	str	r0, [r7, #4]
 8004562:	f107 0014 	add.w	r0, r7, #20
 8004566:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2201      	movs	r2, #1
 800456e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800458a:	2300      	movs	r3, #0
}
 800458c:	4618      	mov	r0, r3
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	bc80      	pop	{r7}
 8004594:	b004      	add	sp, #16
 8004596:	4770      	bx	lr

08004598 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004598:	b480      	push	{r7}
 800459a:	b09d      	sub	sp, #116	@ 0x74
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80045a2:	2300      	movs	r3, #0
 80045a4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	4413      	add	r3, r2
 80045b2:	881b      	ldrh	r3, [r3, #0]
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80045ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045be:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	78db      	ldrb	r3, [r3, #3]
 80045c6:	2b03      	cmp	r3, #3
 80045c8:	d81f      	bhi.n	800460a <USB_ActivateEndpoint+0x72>
 80045ca:	a201      	add	r2, pc, #4	@ (adr r2, 80045d0 <USB_ActivateEndpoint+0x38>)
 80045cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d0:	080045e1 	.word	0x080045e1
 80045d4:	080045fd 	.word	0x080045fd
 80045d8:	08004613 	.word	0x08004613
 80045dc:	080045ef 	.word	0x080045ef
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80045e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80045e4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80045e8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80045ec:	e012      	b.n	8004614 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80045ee:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80045f2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80045f6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80045fa:	e00b      	b.n	8004614 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80045fc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004600:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004604:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004608:	e004      	b.n	8004614 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8004610:	e000      	b.n	8004614 <USB_ActivateEndpoint+0x7c>
      break;
 8004612:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	441a      	add	r2, r3
 800461e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004622:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004626:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800462a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800462e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004632:	b29b      	uxth	r3, r3
 8004634:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	781b      	ldrb	r3, [r3, #0]
 800463c:	009b      	lsls	r3, r3, #2
 800463e:	4413      	add	r3, r2
 8004640:	881b      	ldrh	r3, [r3, #0]
 8004642:	b29b      	uxth	r3, r3
 8004644:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004648:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800464c:	b29b      	uxth	r3, r3
 800464e:	683a      	ldr	r2, [r7, #0]
 8004650:	7812      	ldrb	r2, [r2, #0]
 8004652:	4313      	orrs	r3, r2
 8004654:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	441a      	add	r2, r3
 8004662:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004666:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800466a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800466e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004672:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004676:	b29b      	uxth	r3, r3
 8004678:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	7b1b      	ldrb	r3, [r3, #12]
 800467e:	2b00      	cmp	r3, #0
 8004680:	f040 8178 	bne.w	8004974 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	785b      	ldrb	r3, [r3, #1]
 8004688:	2b00      	cmp	r3, #0
 800468a:	f000 8084 	beq.w	8004796 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	61bb      	str	r3, [r7, #24]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004698:	b29b      	uxth	r3, r3
 800469a:	461a      	mov	r2, r3
 800469c:	69bb      	ldr	r3, [r7, #24]
 800469e:	4413      	add	r3, r2
 80046a0:	61bb      	str	r3, [r7, #24]
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	011a      	lsls	r2, r3, #4
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	4413      	add	r3, r2
 80046ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80046b0:	617b      	str	r3, [r7, #20]
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	88db      	ldrh	r3, [r3, #6]
 80046b6:	085b      	lsrs	r3, r3, #1
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	005b      	lsls	r3, r3, #1
 80046bc:	b29a      	uxth	r2, r3
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	781b      	ldrb	r3, [r3, #0]
 80046c8:	009b      	lsls	r3, r3, #2
 80046ca:	4413      	add	r3, r2
 80046cc:	881b      	ldrh	r3, [r3, #0]
 80046ce:	827b      	strh	r3, [r7, #18]
 80046d0:	8a7b      	ldrh	r3, [r7, #18]
 80046d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d01b      	beq.n	8004712 <USB_ActivateEndpoint+0x17a>
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	4413      	add	r3, r2
 80046e4:	881b      	ldrh	r3, [r3, #0]
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046f0:	823b      	strh	r3, [r7, #16]
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	441a      	add	r2, r3
 80046fc:	8a3b      	ldrh	r3, [r7, #16]
 80046fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004702:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004706:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800470a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800470e:	b29b      	uxth	r3, r3
 8004710:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	78db      	ldrb	r3, [r3, #3]
 8004716:	2b01      	cmp	r3, #1
 8004718:	d020      	beq.n	800475c <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	4413      	add	r3, r2
 8004724:	881b      	ldrh	r3, [r3, #0]
 8004726:	b29b      	uxth	r3, r3
 8004728:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800472c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004730:	81bb      	strh	r3, [r7, #12]
 8004732:	89bb      	ldrh	r3, [r7, #12]
 8004734:	f083 0320 	eor.w	r3, r3, #32
 8004738:	81bb      	strh	r3, [r7, #12]
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	441a      	add	r2, r3
 8004744:	89bb      	ldrh	r3, [r7, #12]
 8004746:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800474a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800474e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004752:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004756:	b29b      	uxth	r3, r3
 8004758:	8013      	strh	r3, [r2, #0]
 800475a:	e2d5      	b.n	8004d08 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	781b      	ldrb	r3, [r3, #0]
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	4413      	add	r3, r2
 8004766:	881b      	ldrh	r3, [r3, #0]
 8004768:	b29b      	uxth	r3, r3
 800476a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800476e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004772:	81fb      	strh	r3, [r7, #14]
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	441a      	add	r2, r3
 800477e:	89fb      	ldrh	r3, [r7, #14]
 8004780:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004784:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004788:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800478c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004790:	b29b      	uxth	r3, r3
 8004792:	8013      	strh	r3, [r2, #0]
 8004794:	e2b8      	b.n	8004d08 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	633b      	str	r3, [r7, #48]	@ 0x30
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	461a      	mov	r2, r3
 80047a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047a6:	4413      	add	r3, r2
 80047a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	011a      	lsls	r2, r3, #4
 80047b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b2:	4413      	add	r3, r2
 80047b4:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80047b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	88db      	ldrh	r3, [r3, #6]
 80047be:	085b      	lsrs	r3, r3, #1
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	005b      	lsls	r3, r3, #1
 80047c4:	b29a      	uxth	r2, r3
 80047c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047c8:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	461a      	mov	r2, r3
 80047d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047da:	4413      	add	r3, r2
 80047dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	011a      	lsls	r2, r3, #4
 80047e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e6:	4413      	add	r3, r2
 80047e8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80047ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80047ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f0:	881b      	ldrh	r3, [r3, #0]
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047f8:	b29a      	uxth	r2, r3
 80047fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047fc:	801a      	strh	r2, [r3, #0]
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	2b3e      	cmp	r3, #62	@ 0x3e
 8004804:	d91d      	bls.n	8004842 <USB_ActivateEndpoint+0x2aa>
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	691b      	ldr	r3, [r3, #16]
 800480a:	095b      	lsrs	r3, r3, #5
 800480c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	f003 031f 	and.w	r3, r3, #31
 8004816:	2b00      	cmp	r3, #0
 8004818:	d102      	bne.n	8004820 <USB_ActivateEndpoint+0x288>
 800481a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800481c:	3b01      	subs	r3, #1
 800481e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004822:	881b      	ldrh	r3, [r3, #0]
 8004824:	b29a      	uxth	r2, r3
 8004826:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004828:	b29b      	uxth	r3, r3
 800482a:	029b      	lsls	r3, r3, #10
 800482c:	b29b      	uxth	r3, r3
 800482e:	4313      	orrs	r3, r2
 8004830:	b29b      	uxth	r3, r3
 8004832:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004836:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800483a:	b29a      	uxth	r2, r3
 800483c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800483e:	801a      	strh	r2, [r3, #0]
 8004840:	e026      	b.n	8004890 <USB_ActivateEndpoint+0x2f8>
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	691b      	ldr	r3, [r3, #16]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10a      	bne.n	8004860 <USB_ActivateEndpoint+0x2c8>
 800484a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484c:	881b      	ldrh	r3, [r3, #0]
 800484e:	b29b      	uxth	r3, r3
 8004850:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004854:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004858:	b29a      	uxth	r2, r3
 800485a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485c:	801a      	strh	r2, [r3, #0]
 800485e:	e017      	b.n	8004890 <USB_ActivateEndpoint+0x2f8>
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	085b      	lsrs	r3, r3, #1
 8004866:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	691b      	ldr	r3, [r3, #16]
 800486c:	f003 0301 	and.w	r3, r3, #1
 8004870:	2b00      	cmp	r3, #0
 8004872:	d002      	beq.n	800487a <USB_ActivateEndpoint+0x2e2>
 8004874:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004876:	3301      	adds	r3, #1
 8004878:	66bb      	str	r3, [r7, #104]	@ 0x68
 800487a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487c:	881b      	ldrh	r3, [r3, #0]
 800487e:	b29a      	uxth	r2, r3
 8004880:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004882:	b29b      	uxth	r3, r3
 8004884:	029b      	lsls	r3, r3, #10
 8004886:	b29b      	uxth	r3, r3
 8004888:	4313      	orrs	r3, r2
 800488a:	b29a      	uxth	r2, r3
 800488c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800488e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	4413      	add	r3, r2
 800489a:	881b      	ldrh	r3, [r3, #0]
 800489c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800489e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80048a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d01b      	beq.n	80048e0 <USB_ActivateEndpoint+0x348>
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	781b      	ldrb	r3, [r3, #0]
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	4413      	add	r3, r2
 80048b2:	881b      	ldrh	r3, [r3, #0]
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048be:	843b      	strh	r3, [r7, #32]
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	441a      	add	r2, r3
 80048ca:	8c3b      	ldrh	r3, [r7, #32]
 80048cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80048d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048dc:	b29b      	uxth	r3, r3
 80048de:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d124      	bne.n	8004932 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80048e8:	687a      	ldr	r2, [r7, #4]
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4413      	add	r3, r2
 80048f2:	881b      	ldrh	r3, [r3, #0]
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048fe:	83bb      	strh	r3, [r7, #28]
 8004900:	8bbb      	ldrh	r3, [r7, #28]
 8004902:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004906:	83bb      	strh	r3, [r7, #28]
 8004908:	8bbb      	ldrh	r3, [r7, #28]
 800490a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800490e:	83bb      	strh	r3, [r7, #28]
 8004910:	687a      	ldr	r2, [r7, #4]
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	781b      	ldrb	r3, [r3, #0]
 8004916:	009b      	lsls	r3, r3, #2
 8004918:	441a      	add	r2, r3
 800491a:	8bbb      	ldrh	r3, [r7, #28]
 800491c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004920:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004924:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004928:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800492c:	b29b      	uxth	r3, r3
 800492e:	8013      	strh	r3, [r2, #0]
 8004930:	e1ea      	b.n	8004d08 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	4413      	add	r3, r2
 800493c:	881b      	ldrh	r3, [r3, #0]
 800493e:	b29b      	uxth	r3, r3
 8004940:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004944:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004948:	83fb      	strh	r3, [r7, #30]
 800494a:	8bfb      	ldrh	r3, [r7, #30]
 800494c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004950:	83fb      	strh	r3, [r7, #30]
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	441a      	add	r2, r3
 800495c:	8bfb      	ldrh	r3, [r7, #30]
 800495e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004962:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004966:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800496a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800496e:	b29b      	uxth	r3, r3
 8004970:	8013      	strh	r3, [r2, #0]
 8004972:	e1c9      	b.n	8004d08 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	78db      	ldrb	r3, [r3, #3]
 8004978:	2b02      	cmp	r3, #2
 800497a:	d11e      	bne.n	80049ba <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	4413      	add	r3, r2
 8004986:	881b      	ldrh	r3, [r3, #0]
 8004988:	b29b      	uxth	r3, r3
 800498a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800498e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004992:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	781b      	ldrb	r3, [r3, #0]
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	441a      	add	r2, r3
 80049a0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80049a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049ac:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80049b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	8013      	strh	r3, [r2, #0]
 80049b8:	e01d      	b.n	80049f6 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	4413      	add	r3, r2
 80049c4:	881b      	ldrh	r3, [r3, #0]
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80049cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049d0:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	441a      	add	r2, r3
 80049de:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80049e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	461a      	mov	r2, r3
 8004a04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a06:	4413      	add	r3, r2
 8004a08:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	781b      	ldrb	r3, [r3, #0]
 8004a0e:	011a      	lsls	r2, r3, #4
 8004a10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a12:	4413      	add	r3, r2
 8004a14:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004a18:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	891b      	ldrh	r3, [r3, #8]
 8004a1e:	085b      	lsrs	r3, r3, #1
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	005b      	lsls	r3, r3, #1
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004a28:	801a      	strh	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	461a      	mov	r2, r3
 8004a38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a3a:	4413      	add	r3, r2
 8004a3c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	781b      	ldrb	r3, [r3, #0]
 8004a42:	011a      	lsls	r2, r3, #4
 8004a44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a46:	4413      	add	r3, r2
 8004a48:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004a4c:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	895b      	ldrh	r3, [r3, #10]
 8004a52:	085b      	lsrs	r3, r3, #1
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	005b      	lsls	r3, r3, #1
 8004a58:	b29a      	uxth	r2, r3
 8004a5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a5c:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	785b      	ldrb	r3, [r3, #1]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	f040 8093 	bne.w	8004b8e <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004a68:	687a      	ldr	r2, [r7, #4]
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	4413      	add	r3, r2
 8004a72:	881b      	ldrh	r3, [r3, #0]
 8004a74:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8004a78:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004a7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d01b      	beq.n	8004abc <USB_ActivateEndpoint+0x524>
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	4413      	add	r3, r2
 8004a8e:	881b      	ldrh	r3, [r3, #0]
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a9a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8004a9c:	687a      	ldr	r2, [r7, #4]
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	781b      	ldrb	r3, [r3, #0]
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	441a      	add	r2, r3
 8004aa6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8004aa8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004aac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ab0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ab4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004abc:	687a      	ldr	r2, [r7, #4]
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	4413      	add	r3, r2
 8004ac6:	881b      	ldrh	r3, [r3, #0]
 8004ac8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8004aca:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d01b      	beq.n	8004b0c <USB_ActivateEndpoint+0x574>
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	781b      	ldrb	r3, [r3, #0]
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	4413      	add	r3, r2
 8004ade:	881b      	ldrh	r3, [r3, #0]
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ae6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aea:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	441a      	add	r2, r3
 8004af6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004af8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004afc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b04:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	4413      	add	r3, r2
 8004b16:	881b      	ldrh	r3, [r3, #0]
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b22:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004b24:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004b26:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004b2a:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004b2c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004b2e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004b32:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004b34:	687a      	ldr	r2, [r7, #4]
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	781b      	ldrb	r3, [r3, #0]
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	441a      	add	r2, r3
 8004b3e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004b40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	781b      	ldrb	r3, [r3, #0]
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	4413      	add	r3, r2
 8004b5e:	881b      	ldrh	r3, [r3, #0]
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b6a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004b6c:	687a      	ldr	r2, [r7, #4]
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	781b      	ldrb	r3, [r3, #0]
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	441a      	add	r2, r3
 8004b76:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004b78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	8013      	strh	r3, [r2, #0]
 8004b8c:	e0bc      	b.n	8004d08 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	4413      	add	r3, r2
 8004b98:	881b      	ldrh	r3, [r3, #0]
 8004b9a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004b9e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004ba2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d01d      	beq.n	8004be6 <USB_ActivateEndpoint+0x64e>
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	4413      	add	r3, r2
 8004bb4:	881b      	ldrh	r3, [r3, #0]
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bc0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8004bc4:	687a      	ldr	r2, [r7, #4]
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	781b      	ldrb	r3, [r3, #0]
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	441a      	add	r2, r3
 8004bce:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004bd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004bd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004bda:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004bde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	781b      	ldrb	r3, [r3, #0]
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	4413      	add	r3, r2
 8004bf0:	881b      	ldrh	r3, [r3, #0]
 8004bf2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8004bf6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d01d      	beq.n	8004c3e <USB_ActivateEndpoint+0x6a6>
 8004c02:	687a      	ldr	r2, [r7, #4]
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	781b      	ldrb	r3, [r3, #0]
 8004c08:	009b      	lsls	r3, r3, #2
 8004c0a:	4413      	add	r3, r2
 8004c0c:	881b      	ldrh	r3, [r3, #0]
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c18:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	441a      	add	r2, r3
 8004c26:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8004c2a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c2e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c36:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	78db      	ldrb	r3, [r3, #3]
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d024      	beq.n	8004c90 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	4413      	add	r3, r2
 8004c50:	881b      	ldrh	r3, [r3, #0]
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c5c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8004c60:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8004c64:	f083 0320 	eor.w	r3, r3, #32
 8004c68:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8004c6c:	687a      	ldr	r2, [r7, #4]
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	441a      	add	r2, r3
 8004c76:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8004c7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	8013      	strh	r3, [r2, #0]
 8004c8e:	e01d      	b.n	8004ccc <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004c90:	687a      	ldr	r2, [r7, #4]
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	781b      	ldrb	r3, [r3, #0]
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	4413      	add	r3, r2
 8004c9a:	881b      	ldrh	r3, [r3, #0]
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ca2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ca6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	441a      	add	r2, r3
 8004cb4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004cb8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004cbc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004cc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	781b      	ldrb	r3, [r3, #0]
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	4413      	add	r3, r2
 8004cd6:	881b      	ldrh	r3, [r3, #0]
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004cde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ce2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	441a      	add	r2, r3
 8004cf0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004cf4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004cf8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004cfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8004d08:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3774      	adds	r7, #116	@ 0x74
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bc80      	pop	{r7}
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop

08004d18 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b08d      	sub	sp, #52	@ 0x34
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	7b1b      	ldrb	r3, [r3, #12]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	f040 808e 	bne.w	8004e48 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	785b      	ldrb	r3, [r3, #1]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d044      	beq.n	8004dbe <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	4413      	add	r3, r2
 8004d3e:	881b      	ldrh	r3, [r3, #0]
 8004d40:	81bb      	strh	r3, [r7, #12]
 8004d42:	89bb      	ldrh	r3, [r7, #12]
 8004d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d01b      	beq.n	8004d84 <USB_DeactivateEndpoint+0x6c>
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	781b      	ldrb	r3, [r3, #0]
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	4413      	add	r3, r2
 8004d56:	881b      	ldrh	r3, [r3, #0]
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d62:	817b      	strh	r3, [r7, #10]
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	441a      	add	r2, r3
 8004d6e:	897b      	ldrh	r3, [r7, #10]
 8004d70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d7c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	781b      	ldrb	r3, [r3, #0]
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	4413      	add	r3, r2
 8004d8e:	881b      	ldrh	r3, [r3, #0]
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d9a:	813b      	strh	r3, [r7, #8]
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	441a      	add	r2, r3
 8004da6:	893b      	ldrh	r3, [r7, #8]
 8004da8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004dac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004db0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004db4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	8013      	strh	r3, [r2, #0]
 8004dbc:	e192      	b.n	80050e4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	781b      	ldrb	r3, [r3, #0]
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	4413      	add	r3, r2
 8004dc8:	881b      	ldrh	r3, [r3, #0]
 8004dca:	827b      	strh	r3, [r7, #18]
 8004dcc:	8a7b      	ldrh	r3, [r7, #18]
 8004dce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d01b      	beq.n	8004e0e <USB_DeactivateEndpoint+0xf6>
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	781b      	ldrb	r3, [r3, #0]
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	4413      	add	r3, r2
 8004de0:	881b      	ldrh	r3, [r3, #0]
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004de8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dec:	823b      	strh	r3, [r7, #16]
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	781b      	ldrb	r3, [r3, #0]
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	441a      	add	r2, r3
 8004df8:	8a3b      	ldrh	r3, [r7, #16]
 8004dfa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004dfe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e02:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	781b      	ldrb	r3, [r3, #0]
 8004e14:	009b      	lsls	r3, r3, #2
 8004e16:	4413      	add	r3, r2
 8004e18:	881b      	ldrh	r3, [r3, #0]
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e24:	81fb      	strh	r3, [r7, #14]
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	441a      	add	r2, r3
 8004e30:	89fb      	ldrh	r3, [r7, #14]
 8004e32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	8013      	strh	r3, [r2, #0]
 8004e46:	e14d      	b.n	80050e4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	785b      	ldrb	r3, [r3, #1]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	f040 80a5 	bne.w	8004f9c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	4413      	add	r3, r2
 8004e5c:	881b      	ldrh	r3, [r3, #0]
 8004e5e:	843b      	strh	r3, [r7, #32]
 8004e60:	8c3b      	ldrh	r3, [r7, #32]
 8004e62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d01b      	beq.n	8004ea2 <USB_DeactivateEndpoint+0x18a>
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	781b      	ldrb	r3, [r3, #0]
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	4413      	add	r3, r2
 8004e74:	881b      	ldrh	r3, [r3, #0]
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e80:	83fb      	strh	r3, [r7, #30]
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	441a      	add	r2, r3
 8004e8c:	8bfb      	ldrh	r3, [r7, #30]
 8004e8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	4413      	add	r3, r2
 8004eac:	881b      	ldrh	r3, [r3, #0]
 8004eae:	83bb      	strh	r3, [r7, #28]
 8004eb0:	8bbb      	ldrh	r3, [r7, #28]
 8004eb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d01b      	beq.n	8004ef2 <USB_DeactivateEndpoint+0x1da>
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	781b      	ldrb	r3, [r3, #0]
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	4413      	add	r3, r2
 8004ec4:	881b      	ldrh	r3, [r3, #0]
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ecc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ed0:	837b      	strh	r3, [r7, #26]
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	441a      	add	r2, r3
 8004edc:	8b7b      	ldrh	r3, [r7, #26]
 8004ede:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ee2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ee6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004eea:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	4413      	add	r3, r2
 8004efc:	881b      	ldrh	r3, [r3, #0]
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f08:	833b      	strh	r3, [r7, #24]
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	781b      	ldrb	r3, [r3, #0]
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	441a      	add	r2, r3
 8004f14:	8b3b      	ldrh	r3, [r7, #24]
 8004f16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f22:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004f26:	b29b      	uxth	r3, r3
 8004f28:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	781b      	ldrb	r3, [r3, #0]
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	4413      	add	r3, r2
 8004f34:	881b      	ldrh	r3, [r3, #0]
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f40:	82fb      	strh	r3, [r7, #22]
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	781b      	ldrb	r3, [r3, #0]
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	441a      	add	r2, r3
 8004f4c:	8afb      	ldrh	r3, [r7, #22]
 8004f4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	781b      	ldrb	r3, [r3, #0]
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	4413      	add	r3, r2
 8004f6c:	881b      	ldrh	r3, [r3, #0]
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f78:	82bb      	strh	r3, [r7, #20]
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	441a      	add	r2, r3
 8004f84:	8abb      	ldrh	r3, [r7, #20]
 8004f86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	8013      	strh	r3, [r2, #0]
 8004f9a:	e0a3      	b.n	80050e4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	781b      	ldrb	r3, [r3, #0]
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	4413      	add	r3, r2
 8004fa6:	881b      	ldrh	r3, [r3, #0]
 8004fa8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8004faa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004fac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d01b      	beq.n	8004fec <USB_DeactivateEndpoint+0x2d4>
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	781b      	ldrb	r3, [r3, #0]
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	4413      	add	r3, r2
 8004fbe:	881b      	ldrh	r3, [r3, #0]
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004fc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fca:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	781b      	ldrb	r3, [r3, #0]
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	441a      	add	r2, r3
 8004fd6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8004fd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004fdc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004fe0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004fe4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004fec:	687a      	ldr	r2, [r7, #4]
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	4413      	add	r3, r2
 8004ff6:	881b      	ldrh	r3, [r3, #0]
 8004ff8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8004ffa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005000:	2b00      	cmp	r3, #0
 8005002:	d01b      	beq.n	800503c <USB_DeactivateEndpoint+0x324>
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	781b      	ldrb	r3, [r3, #0]
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	4413      	add	r3, r2
 800500e:	881b      	ldrh	r3, [r3, #0]
 8005010:	b29b      	uxth	r3, r3
 8005012:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005016:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800501a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800501c:	687a      	ldr	r2, [r7, #4]
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	781b      	ldrb	r3, [r3, #0]
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	441a      	add	r2, r3
 8005026:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005028:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800502c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005030:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005034:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005038:	b29b      	uxth	r3, r3
 800503a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	4413      	add	r3, r2
 8005046:	881b      	ldrh	r3, [r3, #0]
 8005048:	b29b      	uxth	r3, r3
 800504a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800504e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005052:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	441a      	add	r2, r3
 800505e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005060:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005064:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005068:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800506c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005070:	b29b      	uxth	r3, r3
 8005072:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005074:	687a      	ldr	r2, [r7, #4]
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	781b      	ldrb	r3, [r3, #0]
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	4413      	add	r3, r2
 800507e:	881b      	ldrh	r3, [r3, #0]
 8005080:	b29b      	uxth	r3, r3
 8005082:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005086:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800508a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800508c:	687a      	ldr	r2, [r7, #4]
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	781b      	ldrb	r3, [r3, #0]
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	441a      	add	r2, r3
 8005096:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005098:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800509c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	781b      	ldrb	r3, [r3, #0]
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	4413      	add	r3, r2
 80050b6:	881b      	ldrh	r3, [r3, #0]
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80050be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050c2:	847b      	strh	r3, [r7, #34]	@ 0x22
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	781b      	ldrb	r3, [r3, #0]
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	441a      	add	r2, r3
 80050ce:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80050d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80050e4:	2300      	movs	r3, #0
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3734      	adds	r7, #52	@ 0x34
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bc80      	pop	{r7}
 80050ee:	4770      	bx	lr

080050f0 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b0c2      	sub	sp, #264	@ 0x108
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80050fe:	6018      	str	r0, [r3, #0]
 8005100:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005104:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005108:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800510a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800510e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	785b      	ldrb	r3, [r3, #1]
 8005116:	2b01      	cmp	r3, #1
 8005118:	f040 86b7 	bne.w	8005e8a <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800511c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005120:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	699a      	ldr	r2, [r3, #24]
 8005128:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800512c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	691b      	ldr	r3, [r3, #16]
 8005134:	429a      	cmp	r2, r3
 8005136:	d908      	bls.n	800514a <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8005138:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800513c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	691b      	ldr	r3, [r3, #16]
 8005144:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005148:	e007      	b.n	800515a <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800514a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800514e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	699b      	ldr	r3, [r3, #24]
 8005156:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800515a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800515e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	7b1b      	ldrb	r3, [r3, #12]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d13a      	bne.n	80051e0 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800516a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800516e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	6959      	ldr	r1, [r3, #20]
 8005176:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800517a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	88da      	ldrh	r2, [r3, #6]
 8005182:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005186:	b29b      	uxth	r3, r3
 8005188:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800518c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005190:	6800      	ldr	r0, [r0, #0]
 8005192:	f001 fc9c 	bl	8006ace <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005196:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800519a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	613b      	str	r3, [r7, #16]
 80051a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	461a      	mov	r2, r3
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	4413      	add	r3, r2
 80051b8:	613b      	str	r3, [r7, #16]
 80051ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	781b      	ldrb	r3, [r3, #0]
 80051c6:	011a      	lsls	r2, r3, #4
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	4413      	add	r3, r2
 80051cc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80051d0:	60fb      	str	r3, [r7, #12]
 80051d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	801a      	strh	r2, [r3, #0]
 80051dc:	f000 be1f 	b.w	8005e1e <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80051e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	78db      	ldrb	r3, [r3, #3]
 80051ec:	2b02      	cmp	r3, #2
 80051ee:	f040 8462 	bne.w	8005ab6 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80051f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	6a1a      	ldr	r2, [r3, #32]
 80051fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005202:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	691b      	ldr	r3, [r3, #16]
 800520a:	429a      	cmp	r2, r3
 800520c:	f240 83df 	bls.w	80059ce <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005210:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005214:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800521e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	4413      	add	r3, r2
 800522a:	881b      	ldrh	r3, [r3, #0]
 800522c:	b29b      	uxth	r3, r3
 800522e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005232:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005236:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800523a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800523e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005248:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	009b      	lsls	r3, r3, #2
 8005252:	441a      	add	r2, r3
 8005254:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8005258:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800525c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005260:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005264:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005268:	b29b      	uxth	r3, r3
 800526a:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800526c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005270:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	6a1a      	ldr	r2, [r3, #32]
 8005278:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800527c:	1ad2      	subs	r2, r2, r3
 800527e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005282:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800528a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800528e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005298:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	781b      	ldrb	r3, [r3, #0]
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	4413      	add	r3, r2
 80052a4:	881b      	ldrh	r3, [r3, #0]
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f000 81c7 	beq.w	8005640 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80052b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80052be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	785b      	ldrb	r3, [r3, #1]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d177      	bne.n	80053be <USB_EPStartXfer+0x2ce>
 80052ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052d2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80052da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052de:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	461a      	mov	r2, r3
 80052ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ee:	4413      	add	r3, r2
 80052f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80052f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	781b      	ldrb	r3, [r3, #0]
 80052fe:	011a      	lsls	r2, r3, #4
 8005300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005302:	4413      	add	r3, r2
 8005304:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005308:	627b      	str	r3, [r7, #36]	@ 0x24
 800530a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530c:	881b      	ldrh	r3, [r3, #0]
 800530e:	b29b      	uxth	r3, r3
 8005310:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005314:	b29a      	uxth	r2, r3
 8005316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005318:	801a      	strh	r2, [r3, #0]
 800531a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800531e:	2b3e      	cmp	r3, #62	@ 0x3e
 8005320:	d921      	bls.n	8005366 <USB_EPStartXfer+0x276>
 8005322:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005326:	095b      	lsrs	r3, r3, #5
 8005328:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800532c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005330:	f003 031f 	and.w	r3, r3, #31
 8005334:	2b00      	cmp	r3, #0
 8005336:	d104      	bne.n	8005342 <USB_EPStartXfer+0x252>
 8005338:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800533c:	3b01      	subs	r3, #1
 800533e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005344:	881b      	ldrh	r3, [r3, #0]
 8005346:	b29a      	uxth	r2, r3
 8005348:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800534c:	b29b      	uxth	r3, r3
 800534e:	029b      	lsls	r3, r3, #10
 8005350:	b29b      	uxth	r3, r3
 8005352:	4313      	orrs	r3, r2
 8005354:	b29b      	uxth	r3, r3
 8005356:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800535a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800535e:	b29a      	uxth	r2, r3
 8005360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005362:	801a      	strh	r2, [r3, #0]
 8005364:	e050      	b.n	8005408 <USB_EPStartXfer+0x318>
 8005366:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800536a:	2b00      	cmp	r3, #0
 800536c:	d10a      	bne.n	8005384 <USB_EPStartXfer+0x294>
 800536e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005370:	881b      	ldrh	r3, [r3, #0]
 8005372:	b29b      	uxth	r3, r3
 8005374:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005378:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800537c:	b29a      	uxth	r2, r3
 800537e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005380:	801a      	strh	r2, [r3, #0]
 8005382:	e041      	b.n	8005408 <USB_EPStartXfer+0x318>
 8005384:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005388:	085b      	lsrs	r3, r3, #1
 800538a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800538e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005392:	f003 0301 	and.w	r3, r3, #1
 8005396:	2b00      	cmp	r3, #0
 8005398:	d004      	beq.n	80053a4 <USB_EPStartXfer+0x2b4>
 800539a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800539e:	3301      	adds	r3, #1
 80053a0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80053a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a6:	881b      	ldrh	r3, [r3, #0]
 80053a8:	b29a      	uxth	r2, r3
 80053aa:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	029b      	lsls	r3, r3, #10
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	4313      	orrs	r3, r2
 80053b6:	b29a      	uxth	r2, r3
 80053b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ba:	801a      	strh	r2, [r3, #0]
 80053bc:	e024      	b.n	8005408 <USB_EPStartXfer+0x318>
 80053be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	785b      	ldrb	r3, [r3, #1]
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d11c      	bne.n	8005408 <USB_EPStartXfer+0x318>
 80053ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053d2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80053dc:	b29b      	uxth	r3, r3
 80053de:	461a      	mov	r2, r3
 80053e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e2:	4413      	add	r3, r2
 80053e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80053e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	011a      	lsls	r2, r3, #4
 80053f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f6:	4413      	add	r3, r2
 80053f8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80053fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005402:	b29a      	uxth	r2, r3
 8005404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005406:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005408:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800540c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	895b      	ldrh	r3, [r3, #10]
 8005414:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005418:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800541c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	6959      	ldr	r1, [r3, #20]
 8005424:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005428:	b29b      	uxth	r3, r3
 800542a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800542e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005432:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005436:	6800      	ldr	r0, [r0, #0]
 8005438:	f001 fb49 	bl	8006ace <USB_WritePMA>
            ep->xfer_buff += len;
 800543c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005440:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	695a      	ldr	r2, [r3, #20]
 8005448:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800544c:	441a      	add	r2, r3
 800544e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005452:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800545a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800545e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	6a1a      	ldr	r2, [r3, #32]
 8005466:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800546a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	429a      	cmp	r2, r3
 8005474:	d90f      	bls.n	8005496 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8005476:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800547a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	6a1a      	ldr	r2, [r3, #32]
 8005482:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005486:	1ad2      	subs	r2, r2, r3
 8005488:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800548c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	621a      	str	r2, [r3, #32]
 8005494:	e00e      	b.n	80054b4 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8005496:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800549a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	6a1b      	ldr	r3, [r3, #32]
 80054a2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80054a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	2200      	movs	r2, #0
 80054b2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80054b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	785b      	ldrb	r3, [r3, #1]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d177      	bne.n	80055b4 <USB_EPStartXfer+0x4c4>
 80054c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	61bb      	str	r3, [r7, #24]
 80054d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054d4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80054de:	b29b      	uxth	r3, r3
 80054e0:	461a      	mov	r2, r3
 80054e2:	69bb      	ldr	r3, [r7, #24]
 80054e4:	4413      	add	r3, r2
 80054e6:	61bb      	str	r3, [r7, #24]
 80054e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	781b      	ldrb	r3, [r3, #0]
 80054f4:	011a      	lsls	r2, r3, #4
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	4413      	add	r3, r2
 80054fa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80054fe:	617b      	str	r3, [r7, #20]
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	881b      	ldrh	r3, [r3, #0]
 8005504:	b29b      	uxth	r3, r3
 8005506:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800550a:	b29a      	uxth	r2, r3
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	801a      	strh	r2, [r3, #0]
 8005510:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005514:	2b3e      	cmp	r3, #62	@ 0x3e
 8005516:	d921      	bls.n	800555c <USB_EPStartXfer+0x46c>
 8005518:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800551c:	095b      	lsrs	r3, r3, #5
 800551e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005522:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005526:	f003 031f 	and.w	r3, r3, #31
 800552a:	2b00      	cmp	r3, #0
 800552c:	d104      	bne.n	8005538 <USB_EPStartXfer+0x448>
 800552e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005532:	3b01      	subs	r3, #1
 8005534:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	881b      	ldrh	r3, [r3, #0]
 800553c:	b29a      	uxth	r2, r3
 800553e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005542:	b29b      	uxth	r3, r3
 8005544:	029b      	lsls	r3, r3, #10
 8005546:	b29b      	uxth	r3, r3
 8005548:	4313      	orrs	r3, r2
 800554a:	b29b      	uxth	r3, r3
 800554c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005550:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005554:	b29a      	uxth	r2, r3
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	801a      	strh	r2, [r3, #0]
 800555a:	e056      	b.n	800560a <USB_EPStartXfer+0x51a>
 800555c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005560:	2b00      	cmp	r3, #0
 8005562:	d10a      	bne.n	800557a <USB_EPStartXfer+0x48a>
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	881b      	ldrh	r3, [r3, #0]
 8005568:	b29b      	uxth	r3, r3
 800556a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800556e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005572:	b29a      	uxth	r2, r3
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	801a      	strh	r2, [r3, #0]
 8005578:	e047      	b.n	800560a <USB_EPStartXfer+0x51a>
 800557a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800557e:	085b      	lsrs	r3, r3, #1
 8005580:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005584:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005588:	f003 0301 	and.w	r3, r3, #1
 800558c:	2b00      	cmp	r3, #0
 800558e:	d004      	beq.n	800559a <USB_EPStartXfer+0x4aa>
 8005590:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005594:	3301      	adds	r3, #1
 8005596:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	881b      	ldrh	r3, [r3, #0]
 800559e:	b29a      	uxth	r2, r3
 80055a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	029b      	lsls	r3, r3, #10
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	4313      	orrs	r3, r2
 80055ac:	b29a      	uxth	r2, r3
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	801a      	strh	r2, [r3, #0]
 80055b2:	e02a      	b.n	800560a <USB_EPStartXfer+0x51a>
 80055b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	785b      	ldrb	r3, [r3, #1]
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d122      	bne.n	800560a <USB_EPStartXfer+0x51a>
 80055c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	623b      	str	r3, [r7, #32]
 80055d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055d4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80055de:	b29b      	uxth	r3, r3
 80055e0:	461a      	mov	r2, r3
 80055e2:	6a3b      	ldr	r3, [r7, #32]
 80055e4:	4413      	add	r3, r2
 80055e6:	623b      	str	r3, [r7, #32]
 80055e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	781b      	ldrb	r3, [r3, #0]
 80055f4:	011a      	lsls	r2, r3, #4
 80055f6:	6a3b      	ldr	r3, [r7, #32]
 80055f8:	4413      	add	r3, r2
 80055fa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80055fe:	61fb      	str	r3, [r7, #28]
 8005600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005604:	b29a      	uxth	r2, r3
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800560a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800560e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	891b      	ldrh	r3, [r3, #8]
 8005616:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800561a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800561e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	6959      	ldr	r1, [r3, #20]
 8005626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800562a:	b29b      	uxth	r3, r3
 800562c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005630:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005634:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005638:	6800      	ldr	r0, [r0, #0]
 800563a:	f001 fa48 	bl	8006ace <USB_WritePMA>
 800563e:	e3ee      	b.n	8005e1e <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005640:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005644:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	785b      	ldrb	r3, [r3, #1]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d177      	bne.n	8005740 <USB_EPStartXfer+0x650>
 8005650:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005654:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800565c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005660:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800566a:	b29b      	uxth	r3, r3
 800566c:	461a      	mov	r2, r3
 800566e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005670:	4413      	add	r3, r2
 8005672:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005674:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005678:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	781b      	ldrb	r3, [r3, #0]
 8005680:	011a      	lsls	r2, r3, #4
 8005682:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005684:	4413      	add	r3, r2
 8005686:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800568a:	647b      	str	r3, [r7, #68]	@ 0x44
 800568c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800568e:	881b      	ldrh	r3, [r3, #0]
 8005690:	b29b      	uxth	r3, r3
 8005692:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005696:	b29a      	uxth	r2, r3
 8005698:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800569a:	801a      	strh	r2, [r3, #0]
 800569c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056a0:	2b3e      	cmp	r3, #62	@ 0x3e
 80056a2:	d921      	bls.n	80056e8 <USB_EPStartXfer+0x5f8>
 80056a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056a8:	095b      	lsrs	r3, r3, #5
 80056aa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80056ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056b2:	f003 031f 	and.w	r3, r3, #31
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d104      	bne.n	80056c4 <USB_EPStartXfer+0x5d4>
 80056ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80056be:	3b01      	subs	r3, #1
 80056c0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80056c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056c6:	881b      	ldrh	r3, [r3, #0]
 80056c8:	b29a      	uxth	r2, r3
 80056ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	029b      	lsls	r3, r3, #10
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	4313      	orrs	r3, r2
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056e0:	b29a      	uxth	r2, r3
 80056e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056e4:	801a      	strh	r2, [r3, #0]
 80056e6:	e056      	b.n	8005796 <USB_EPStartXfer+0x6a6>
 80056e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d10a      	bne.n	8005706 <USB_EPStartXfer+0x616>
 80056f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056f2:	881b      	ldrh	r3, [r3, #0]
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056fe:	b29a      	uxth	r2, r3
 8005700:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005702:	801a      	strh	r2, [r3, #0]
 8005704:	e047      	b.n	8005796 <USB_EPStartXfer+0x6a6>
 8005706:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800570a:	085b      	lsrs	r3, r3, #1
 800570c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005710:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005714:	f003 0301 	and.w	r3, r3, #1
 8005718:	2b00      	cmp	r3, #0
 800571a:	d004      	beq.n	8005726 <USB_EPStartXfer+0x636>
 800571c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005720:	3301      	adds	r3, #1
 8005722:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005726:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005728:	881b      	ldrh	r3, [r3, #0]
 800572a:	b29a      	uxth	r2, r3
 800572c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005730:	b29b      	uxth	r3, r3
 8005732:	029b      	lsls	r3, r3, #10
 8005734:	b29b      	uxth	r3, r3
 8005736:	4313      	orrs	r3, r2
 8005738:	b29a      	uxth	r2, r3
 800573a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800573c:	801a      	strh	r2, [r3, #0]
 800573e:	e02a      	b.n	8005796 <USB_EPStartXfer+0x6a6>
 8005740:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005744:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	785b      	ldrb	r3, [r3, #1]
 800574c:	2b01      	cmp	r3, #1
 800574e:	d122      	bne.n	8005796 <USB_EPStartXfer+0x6a6>
 8005750:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005754:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	653b      	str	r3, [r7, #80]	@ 0x50
 800575c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005760:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800576a:	b29b      	uxth	r3, r3
 800576c:	461a      	mov	r2, r3
 800576e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005770:	4413      	add	r3, r2
 8005772:	653b      	str	r3, [r7, #80]	@ 0x50
 8005774:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005778:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	781b      	ldrb	r3, [r3, #0]
 8005780:	011a      	lsls	r2, r3, #4
 8005782:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005784:	4413      	add	r3, r2
 8005786:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800578a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800578c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005790:	b29a      	uxth	r2, r3
 8005792:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005794:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005796:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800579a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	891b      	ldrh	r3, [r3, #8]
 80057a2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80057a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	6959      	ldr	r1, [r3, #20]
 80057b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80057bc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80057c0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80057c4:	6800      	ldr	r0, [r0, #0]
 80057c6:	f001 f982 	bl	8006ace <USB_WritePMA>
            ep->xfer_buff += len;
 80057ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	695a      	ldr	r2, [r3, #20]
 80057d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057da:	441a      	add	r2, r3
 80057dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80057e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	6a1a      	ldr	r2, [r3, #32]
 80057f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	691b      	ldr	r3, [r3, #16]
 8005800:	429a      	cmp	r2, r3
 8005802:	d90f      	bls.n	8005824 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8005804:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005808:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	6a1a      	ldr	r2, [r3, #32]
 8005810:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005814:	1ad2      	subs	r2, r2, r3
 8005816:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800581a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	621a      	str	r2, [r3, #32]
 8005822:	e00e      	b.n	8005842 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8005824:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005828:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	6a1b      	ldr	r3, [r3, #32]
 8005830:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8005834:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005838:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	2200      	movs	r2, #0
 8005840:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005842:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005846:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	643b      	str	r3, [r7, #64]	@ 0x40
 800584e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005852:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	785b      	ldrb	r3, [r3, #1]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d177      	bne.n	800594e <USB_EPStartXfer+0x85e>
 800585e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005862:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	63bb      	str	r3, [r7, #56]	@ 0x38
 800586a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800586e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005878:	b29b      	uxth	r3, r3
 800587a:	461a      	mov	r2, r3
 800587c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800587e:	4413      	add	r3, r2
 8005880:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005882:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005886:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	781b      	ldrb	r3, [r3, #0]
 800588e:	011a      	lsls	r2, r3, #4
 8005890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005892:	4413      	add	r3, r2
 8005894:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005898:	637b      	str	r3, [r7, #52]	@ 0x34
 800589a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800589c:	881b      	ldrh	r3, [r3, #0]
 800589e:	b29b      	uxth	r3, r3
 80058a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80058a4:	b29a      	uxth	r2, r3
 80058a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058a8:	801a      	strh	r2, [r3, #0]
 80058aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058ae:	2b3e      	cmp	r3, #62	@ 0x3e
 80058b0:	d921      	bls.n	80058f6 <USB_EPStartXfer+0x806>
 80058b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058b6:	095b      	lsrs	r3, r3, #5
 80058b8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80058bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058c0:	f003 031f 	and.w	r3, r3, #31
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d104      	bne.n	80058d2 <USB_EPStartXfer+0x7e2>
 80058c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058cc:	3b01      	subs	r3, #1
 80058ce:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80058d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058d4:	881b      	ldrh	r3, [r3, #0]
 80058d6:	b29a      	uxth	r2, r3
 80058d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058dc:	b29b      	uxth	r3, r3
 80058de:	029b      	lsls	r3, r3, #10
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	4313      	orrs	r3, r2
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058ee:	b29a      	uxth	r2, r3
 80058f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058f2:	801a      	strh	r2, [r3, #0]
 80058f4:	e050      	b.n	8005998 <USB_EPStartXfer+0x8a8>
 80058f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d10a      	bne.n	8005914 <USB_EPStartXfer+0x824>
 80058fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005900:	881b      	ldrh	r3, [r3, #0]
 8005902:	b29b      	uxth	r3, r3
 8005904:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005908:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800590c:	b29a      	uxth	r2, r3
 800590e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005910:	801a      	strh	r2, [r3, #0]
 8005912:	e041      	b.n	8005998 <USB_EPStartXfer+0x8a8>
 8005914:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005918:	085b      	lsrs	r3, r3, #1
 800591a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800591e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005922:	f003 0301 	and.w	r3, r3, #1
 8005926:	2b00      	cmp	r3, #0
 8005928:	d004      	beq.n	8005934 <USB_EPStartXfer+0x844>
 800592a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800592e:	3301      	adds	r3, #1
 8005930:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005936:	881b      	ldrh	r3, [r3, #0]
 8005938:	b29a      	uxth	r2, r3
 800593a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800593e:	b29b      	uxth	r3, r3
 8005940:	029b      	lsls	r3, r3, #10
 8005942:	b29b      	uxth	r3, r3
 8005944:	4313      	orrs	r3, r2
 8005946:	b29a      	uxth	r2, r3
 8005948:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800594a:	801a      	strh	r2, [r3, #0]
 800594c:	e024      	b.n	8005998 <USB_EPStartXfer+0x8a8>
 800594e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005952:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	785b      	ldrb	r3, [r3, #1]
 800595a:	2b01      	cmp	r3, #1
 800595c:	d11c      	bne.n	8005998 <USB_EPStartXfer+0x8a8>
 800595e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005962:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800596c:	b29b      	uxth	r3, r3
 800596e:	461a      	mov	r2, r3
 8005970:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005972:	4413      	add	r3, r2
 8005974:	643b      	str	r3, [r7, #64]	@ 0x40
 8005976:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800597a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	781b      	ldrb	r3, [r3, #0]
 8005982:	011a      	lsls	r2, r3, #4
 8005984:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005986:	4413      	add	r3, r2
 8005988:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800598c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800598e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005992:	b29a      	uxth	r2, r3
 8005994:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005996:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005998:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800599c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	895b      	ldrh	r3, [r3, #10]
 80059a4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80059a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	6959      	ldr	r1, [r3, #20]
 80059b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80059be:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80059c2:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80059c6:	6800      	ldr	r0, [r0, #0]
 80059c8:	f001 f881 	bl	8006ace <USB_WritePMA>
 80059cc:	e227      	b.n	8005e1e <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80059ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80059de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	781b      	ldrb	r3, [r3, #0]
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	4413      	add	r3, r2
 80059f8:	881b      	ldrh	r3, [r3, #0]
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005a00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a04:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8005a08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a0c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	441a      	add	r2, r3
 8005a22:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8005a26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005a3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a3e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	461a      	mov	r2, r3
 8005a58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a5a:	4413      	add	r3, r2
 8005a5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a62:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	011a      	lsls	r2, r3, #4
 8005a6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a6e:	4413      	add	r3, r2
 8005a70:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005a74:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a7a:	b29a      	uxth	r2, r3
 8005a7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005a7e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005a80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	891b      	ldrh	r3, [r3, #8]
 8005a8c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005a90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	6959      	ldr	r1, [r3, #20]
 8005a9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005aa6:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005aaa:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005aae:	6800      	ldr	r0, [r0, #0]
 8005ab0:	f001 f80d 	bl	8006ace <USB_WritePMA>
 8005ab4:	e1b3      	b.n	8005e1e <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8005ab6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005aba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	6a1a      	ldr	r2, [r3, #32]
 8005ac2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ac6:	1ad2      	subs	r2, r2, r3
 8005ac8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005acc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005ad4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ad8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ae2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	781b      	ldrb	r3, [r3, #0]
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	4413      	add	r3, r2
 8005aee:	881b      	ldrh	r3, [r3, #0]
 8005af0:	b29b      	uxth	r3, r3
 8005af2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	f000 80c6 	beq.w	8005c88 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005afc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b00:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	673b      	str	r3, [r7, #112]	@ 0x70
 8005b08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	785b      	ldrb	r3, [r3, #1]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d177      	bne.n	8005c08 <USB_EPStartXfer+0xb18>
 8005b18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b1c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b28:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	461a      	mov	r2, r3
 8005b36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005b38:	4413      	add	r3, r2
 8005b3a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	011a      	lsls	r2, r3, #4
 8005b4a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005b4c:	4413      	add	r3, r2
 8005b4e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005b52:	667b      	str	r3, [r7, #100]	@ 0x64
 8005b54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b56:	881b      	ldrh	r3, [r3, #0]
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b5e:	b29a      	uxth	r2, r3
 8005b60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b62:	801a      	strh	r2, [r3, #0]
 8005b64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b68:	2b3e      	cmp	r3, #62	@ 0x3e
 8005b6a:	d921      	bls.n	8005bb0 <USB_EPStartXfer+0xac0>
 8005b6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b70:	095b      	lsrs	r3, r3, #5
 8005b72:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005b76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b7a:	f003 031f 	and.w	r3, r3, #31
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d104      	bne.n	8005b8c <USB_EPStartXfer+0xa9c>
 8005b82:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005b86:	3b01      	subs	r3, #1
 8005b88:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005b8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b8e:	881b      	ldrh	r3, [r3, #0]
 8005b90:	b29a      	uxth	r2, r3
 8005b92:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	029b      	lsls	r3, r3, #10
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ba4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bac:	801a      	strh	r2, [r3, #0]
 8005bae:	e050      	b.n	8005c52 <USB_EPStartXfer+0xb62>
 8005bb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d10a      	bne.n	8005bce <USB_EPStartXfer+0xade>
 8005bb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bba:	881b      	ldrh	r3, [r3, #0]
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bc6:	b29a      	uxth	r2, r3
 8005bc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bca:	801a      	strh	r2, [r3, #0]
 8005bcc:	e041      	b.n	8005c52 <USB_EPStartXfer+0xb62>
 8005bce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bd2:	085b      	lsrs	r3, r3, #1
 8005bd4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005bd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bdc:	f003 0301 	and.w	r3, r3, #1
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d004      	beq.n	8005bee <USB_EPStartXfer+0xafe>
 8005be4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005be8:	3301      	adds	r3, #1
 8005bea:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005bee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bf0:	881b      	ldrh	r3, [r3, #0]
 8005bf2:	b29a      	uxth	r2, r3
 8005bf4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005bf8:	b29b      	uxth	r3, r3
 8005bfa:	029b      	lsls	r3, r3, #10
 8005bfc:	b29b      	uxth	r3, r3
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	b29a      	uxth	r2, r3
 8005c02:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005c04:	801a      	strh	r2, [r3, #0]
 8005c06:	e024      	b.n	8005c52 <USB_EPStartXfer+0xb62>
 8005c08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	785b      	ldrb	r3, [r3, #1]
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d11c      	bne.n	8005c52 <USB_EPStartXfer+0xb62>
 8005c18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c1c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	461a      	mov	r2, r3
 8005c2a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c2c:	4413      	add	r3, r2
 8005c2e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005c30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	781b      	ldrb	r3, [r3, #0]
 8005c3c:	011a      	lsls	r2, r3, #4
 8005c3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c40:	4413      	add	r3, r2
 8005c42:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005c46:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005c48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c4c:	b29a      	uxth	r2, r3
 8005c4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c50:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005c52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	895b      	ldrh	r3, [r3, #10]
 8005c5e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005c62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6959      	ldr	r1, [r3, #20]
 8005c6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005c78:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005c7c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005c80:	6800      	ldr	r0, [r0, #0]
 8005c82:	f000 ff24 	bl	8006ace <USB_WritePMA>
 8005c86:	e0ca      	b.n	8005e1e <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005c88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	785b      	ldrb	r3, [r3, #1]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d177      	bne.n	8005d88 <USB_EPStartXfer+0xc98>
 8005c98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c9c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005ca4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ca8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	461a      	mov	r2, r3
 8005cb6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005cb8:	4413      	add	r3, r2
 8005cba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005cbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	781b      	ldrb	r3, [r3, #0]
 8005cc8:	011a      	lsls	r2, r3, #4
 8005cca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005ccc:	4413      	add	r3, r2
 8005cce:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005cd2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005cd4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005cd6:	881b      	ldrh	r3, [r3, #0]
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005cde:	b29a      	uxth	r2, r3
 8005ce0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ce2:	801a      	strh	r2, [r3, #0]
 8005ce4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ce8:	2b3e      	cmp	r3, #62	@ 0x3e
 8005cea:	d921      	bls.n	8005d30 <USB_EPStartXfer+0xc40>
 8005cec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cf0:	095b      	lsrs	r3, r3, #5
 8005cf2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005cf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cfa:	f003 031f 	and.w	r3, r3, #31
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d104      	bne.n	8005d0c <USB_EPStartXfer+0xc1c>
 8005d02:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005d06:	3b01      	subs	r3, #1
 8005d08:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005d0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d0e:	881b      	ldrh	r3, [r3, #0]
 8005d10:	b29a      	uxth	r2, r3
 8005d12:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	029b      	lsls	r3, r3, #10
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d28:	b29a      	uxth	r2, r3
 8005d2a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d2c:	801a      	strh	r2, [r3, #0]
 8005d2e:	e05c      	b.n	8005dea <USB_EPStartXfer+0xcfa>
 8005d30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d10a      	bne.n	8005d4e <USB_EPStartXfer+0xc5e>
 8005d38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d3a:	881b      	ldrh	r3, [r3, #0]
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d46:	b29a      	uxth	r2, r3
 8005d48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d4a:	801a      	strh	r2, [r3, #0]
 8005d4c:	e04d      	b.n	8005dea <USB_EPStartXfer+0xcfa>
 8005d4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d52:	085b      	lsrs	r3, r3, #1
 8005d54:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005d58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d5c:	f003 0301 	and.w	r3, r3, #1
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d004      	beq.n	8005d6e <USB_EPStartXfer+0xc7e>
 8005d64:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005d68:	3301      	adds	r3, #1
 8005d6a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005d6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d70:	881b      	ldrh	r3, [r3, #0]
 8005d72:	b29a      	uxth	r2, r3
 8005d74:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	029b      	lsls	r3, r3, #10
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	b29a      	uxth	r2, r3
 8005d82:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d84:	801a      	strh	r2, [r3, #0]
 8005d86:	e030      	b.n	8005dea <USB_EPStartXfer+0xcfa>
 8005d88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	785b      	ldrb	r3, [r3, #1]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d128      	bne.n	8005dea <USB_EPStartXfer+0xcfa>
 8005d98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d9c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005da6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005daa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005db4:	b29b      	uxth	r3, r3
 8005db6:	461a      	mov	r2, r3
 8005db8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005dbc:	4413      	add	r3, r2
 8005dbe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005dc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	781b      	ldrb	r3, [r3, #0]
 8005dce:	011a      	lsls	r2, r3, #4
 8005dd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005dd4:	4413      	add	r3, r2
 8005dd6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005dda:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005dde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005de2:	b29a      	uxth	r2, r3
 8005de4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005de8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005dea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	891b      	ldrh	r3, [r3, #8]
 8005df6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005dfa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dfe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	6959      	ldr	r1, [r3, #20]
 8005e06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005e10:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005e14:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005e18:	6800      	ldr	r0, [r0, #0]
 8005e1a:	f000 fe58 	bl	8006ace <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005e1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e22:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	009b      	lsls	r3, r3, #2
 8005e36:	4413      	add	r3, r2
 8005e38:	881b      	ldrh	r3, [r3, #0]
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e44:	817b      	strh	r3, [r7, #10]
 8005e46:	897b      	ldrh	r3, [r7, #10]
 8005e48:	f083 0310 	eor.w	r3, r3, #16
 8005e4c:	817b      	strh	r3, [r7, #10]
 8005e4e:	897b      	ldrh	r3, [r7, #10]
 8005e50:	f083 0320 	eor.w	r3, r3, #32
 8005e54:	817b      	strh	r3, [r7, #10]
 8005e56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e5a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	009b      	lsls	r3, r3, #2
 8005e6e:	441a      	add	r2, r3
 8005e70:	897b      	ldrh	r3, [r7, #10]
 8005e72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	8013      	strh	r3, [r2, #0]
 8005e86:	f000 bcde 	b.w	8006846 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8005e8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	7b1b      	ldrb	r3, [r3, #12]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	f040 80bb 	bne.w	8006012 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8005e9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ea0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	699a      	ldr	r2, [r3, #24]
 8005ea8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d917      	bls.n	8005ee8 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8005eb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ebc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	691b      	ldr	r3, [r3, #16]
 8005ec4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8005ec8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ecc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	699a      	ldr	r2, [r3, #24]
 8005ed4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ed8:	1ad2      	subs	r2, r2, r3
 8005eda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ede:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	619a      	str	r2, [r3, #24]
 8005ee6:	e00e      	b.n	8005f06 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8005ee8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	699b      	ldr	r3, [r3, #24]
 8005ef4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8005ef8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005efc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2200      	movs	r2, #0
 8005f04:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8005f06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005f14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f18:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	461a      	mov	r2, r3
 8005f26:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005f2a:	4413      	add	r3, r2
 8005f2c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005f30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	781b      	ldrb	r3, [r3, #0]
 8005f3c:	011a      	lsls	r2, r3, #4
 8005f3e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005f42:	4413      	add	r3, r2
 8005f44:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005f48:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005f4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005f50:	881b      	ldrh	r3, [r3, #0]
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005f58:	b29a      	uxth	r2, r3
 8005f5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005f5e:	801a      	strh	r2, [r3, #0]
 8005f60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f64:	2b3e      	cmp	r3, #62	@ 0x3e
 8005f66:	d924      	bls.n	8005fb2 <USB_EPStartXfer+0xec2>
 8005f68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f6c:	095b      	lsrs	r3, r3, #5
 8005f6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005f72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f76:	f003 031f 	and.w	r3, r3, #31
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d104      	bne.n	8005f88 <USB_EPStartXfer+0xe98>
 8005f7e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005f82:	3b01      	subs	r3, #1
 8005f84:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005f88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005f8c:	881b      	ldrh	r3, [r3, #0]
 8005f8e:	b29a      	uxth	r2, r3
 8005f90:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005f94:	b29b      	uxth	r3, r3
 8005f96:	029b      	lsls	r3, r3, #10
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005fa2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fa6:	b29a      	uxth	r2, r3
 8005fa8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005fac:	801a      	strh	r2, [r3, #0]
 8005fae:	f000 bc10 	b.w	80067d2 <USB_EPStartXfer+0x16e2>
 8005fb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d10c      	bne.n	8005fd4 <USB_EPStartXfer+0xee4>
 8005fba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005fbe:	881b      	ldrh	r3, [r3, #0]
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005fc6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fca:	b29a      	uxth	r2, r3
 8005fcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005fd0:	801a      	strh	r2, [r3, #0]
 8005fd2:	e3fe      	b.n	80067d2 <USB_EPStartXfer+0x16e2>
 8005fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fd8:	085b      	lsrs	r3, r3, #1
 8005fda:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005fde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fe2:	f003 0301 	and.w	r3, r3, #1
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d004      	beq.n	8005ff4 <USB_EPStartXfer+0xf04>
 8005fea:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005fee:	3301      	adds	r3, #1
 8005ff0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005ff4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ff8:	881b      	ldrh	r3, [r3, #0]
 8005ffa:	b29a      	uxth	r2, r3
 8005ffc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006000:	b29b      	uxth	r3, r3
 8006002:	029b      	lsls	r3, r3, #10
 8006004:	b29b      	uxth	r3, r3
 8006006:	4313      	orrs	r3, r2
 8006008:	b29a      	uxth	r2, r3
 800600a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800600e:	801a      	strh	r2, [r3, #0]
 8006010:	e3df      	b.n	80067d2 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006012:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006016:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	78db      	ldrb	r3, [r3, #3]
 800601e:	2b02      	cmp	r3, #2
 8006020:	f040 8218 	bne.w	8006454 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006024:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006028:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	785b      	ldrb	r3, [r3, #1]
 8006030:	2b00      	cmp	r3, #0
 8006032:	f040 809d 	bne.w	8006170 <USB_EPStartXfer+0x1080>
 8006036:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800603a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006044:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006048:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006052:	b29b      	uxth	r3, r3
 8006054:	461a      	mov	r2, r3
 8006056:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800605a:	4413      	add	r3, r2
 800605c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006060:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006064:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	781b      	ldrb	r3, [r3, #0]
 800606c:	011a      	lsls	r2, r3, #4
 800606e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006072:	4413      	add	r3, r2
 8006074:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006078:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800607c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006080:	881b      	ldrh	r3, [r3, #0]
 8006082:	b29b      	uxth	r3, r3
 8006084:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006088:	b29a      	uxth	r2, r3
 800608a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800608e:	801a      	strh	r2, [r3, #0]
 8006090:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006094:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	691b      	ldr	r3, [r3, #16]
 800609c:	2b3e      	cmp	r3, #62	@ 0x3e
 800609e:	d92b      	bls.n	80060f8 <USB_EPStartXfer+0x1008>
 80060a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	691b      	ldr	r3, [r3, #16]
 80060ac:	095b      	lsrs	r3, r3, #5
 80060ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80060b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	691b      	ldr	r3, [r3, #16]
 80060be:	f003 031f 	and.w	r3, r3, #31
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d104      	bne.n	80060d0 <USB_EPStartXfer+0xfe0>
 80060c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060ca:	3b01      	subs	r3, #1
 80060cc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80060d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80060d4:	881b      	ldrh	r3, [r3, #0]
 80060d6:	b29a      	uxth	r2, r3
 80060d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060dc:	b29b      	uxth	r3, r3
 80060de:	029b      	lsls	r3, r3, #10
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	4313      	orrs	r3, r2
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060ee:	b29a      	uxth	r2, r3
 80060f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80060f4:	801a      	strh	r2, [r3, #0]
 80060f6:	e070      	b.n	80061da <USB_EPStartXfer+0x10ea>
 80060f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	691b      	ldr	r3, [r3, #16]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d10c      	bne.n	8006122 <USB_EPStartXfer+0x1032>
 8006108:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800610c:	881b      	ldrh	r3, [r3, #0]
 800610e:	b29b      	uxth	r3, r3
 8006110:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006114:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006118:	b29a      	uxth	r2, r3
 800611a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800611e:	801a      	strh	r2, [r3, #0]
 8006120:	e05b      	b.n	80061da <USB_EPStartXfer+0x10ea>
 8006122:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006126:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	691b      	ldr	r3, [r3, #16]
 800612e:	085b      	lsrs	r3, r3, #1
 8006130:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006134:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006138:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	691b      	ldr	r3, [r3, #16]
 8006140:	f003 0301 	and.w	r3, r3, #1
 8006144:	2b00      	cmp	r3, #0
 8006146:	d004      	beq.n	8006152 <USB_EPStartXfer+0x1062>
 8006148:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800614c:	3301      	adds	r3, #1
 800614e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006152:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006156:	881b      	ldrh	r3, [r3, #0]
 8006158:	b29a      	uxth	r2, r3
 800615a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800615e:	b29b      	uxth	r3, r3
 8006160:	029b      	lsls	r3, r3, #10
 8006162:	b29b      	uxth	r3, r3
 8006164:	4313      	orrs	r3, r2
 8006166:	b29a      	uxth	r2, r3
 8006168:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800616c:	801a      	strh	r2, [r3, #0]
 800616e:	e034      	b.n	80061da <USB_EPStartXfer+0x10ea>
 8006170:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006174:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	785b      	ldrb	r3, [r3, #1]
 800617c:	2b01      	cmp	r3, #1
 800617e:	d12c      	bne.n	80061da <USB_EPStartXfer+0x10ea>
 8006180:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006184:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800618e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006192:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800619c:	b29b      	uxth	r3, r3
 800619e:	461a      	mov	r2, r3
 80061a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80061a4:	4413      	add	r3, r2
 80061a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	011a      	lsls	r2, r3, #4
 80061b8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80061bc:	4413      	add	r3, r2
 80061be:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80061c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80061c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	b29a      	uxth	r2, r3
 80061d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80061d8:	801a      	strh	r2, [r3, #0]
 80061da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061de:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80061e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	785b      	ldrb	r3, [r3, #1]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f040 809d 	bne.w	8006334 <USB_EPStartXfer+0x1244>
 80061fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006208:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800620c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006216:	b29b      	uxth	r3, r3
 8006218:	461a      	mov	r2, r3
 800621a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800621e:	4413      	add	r3, r2
 8006220:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006224:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006228:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	781b      	ldrb	r3, [r3, #0]
 8006230:	011a      	lsls	r2, r3, #4
 8006232:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006236:	4413      	add	r3, r2
 8006238:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800623c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006240:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006244:	881b      	ldrh	r3, [r3, #0]
 8006246:	b29b      	uxth	r3, r3
 8006248:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800624c:	b29a      	uxth	r2, r3
 800624e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006252:	801a      	strh	r2, [r3, #0]
 8006254:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006258:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	691b      	ldr	r3, [r3, #16]
 8006260:	2b3e      	cmp	r3, #62	@ 0x3e
 8006262:	d92b      	bls.n	80062bc <USB_EPStartXfer+0x11cc>
 8006264:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006268:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	691b      	ldr	r3, [r3, #16]
 8006270:	095b      	lsrs	r3, r3, #5
 8006272:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006276:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800627a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	691b      	ldr	r3, [r3, #16]
 8006282:	f003 031f 	and.w	r3, r3, #31
 8006286:	2b00      	cmp	r3, #0
 8006288:	d104      	bne.n	8006294 <USB_EPStartXfer+0x11a4>
 800628a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800628e:	3b01      	subs	r3, #1
 8006290:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006294:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006298:	881b      	ldrh	r3, [r3, #0]
 800629a:	b29a      	uxth	r2, r3
 800629c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	029b      	lsls	r3, r3, #10
 80062a4:	b29b      	uxth	r3, r3
 80062a6:	4313      	orrs	r3, r2
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062b2:	b29a      	uxth	r2, r3
 80062b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80062b8:	801a      	strh	r2, [r3, #0]
 80062ba:	e069      	b.n	8006390 <USB_EPStartXfer+0x12a0>
 80062bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	691b      	ldr	r3, [r3, #16]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d10c      	bne.n	80062e6 <USB_EPStartXfer+0x11f6>
 80062cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80062d0:	881b      	ldrh	r3, [r3, #0]
 80062d2:	b29b      	uxth	r3, r3
 80062d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062dc:	b29a      	uxth	r2, r3
 80062de:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80062e2:	801a      	strh	r2, [r3, #0]
 80062e4:	e054      	b.n	8006390 <USB_EPStartXfer+0x12a0>
 80062e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	691b      	ldr	r3, [r3, #16]
 80062f2:	085b      	lsrs	r3, r3, #1
 80062f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80062f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	691b      	ldr	r3, [r3, #16]
 8006304:	f003 0301 	and.w	r3, r3, #1
 8006308:	2b00      	cmp	r3, #0
 800630a:	d004      	beq.n	8006316 <USB_EPStartXfer+0x1226>
 800630c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006310:	3301      	adds	r3, #1
 8006312:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006316:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800631a:	881b      	ldrh	r3, [r3, #0]
 800631c:	b29a      	uxth	r2, r3
 800631e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006322:	b29b      	uxth	r3, r3
 8006324:	029b      	lsls	r3, r3, #10
 8006326:	b29b      	uxth	r3, r3
 8006328:	4313      	orrs	r3, r2
 800632a:	b29a      	uxth	r2, r3
 800632c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006330:	801a      	strh	r2, [r3, #0]
 8006332:	e02d      	b.n	8006390 <USB_EPStartXfer+0x12a0>
 8006334:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006338:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	785b      	ldrb	r3, [r3, #1]
 8006340:	2b01      	cmp	r3, #1
 8006342:	d125      	bne.n	8006390 <USB_EPStartXfer+0x12a0>
 8006344:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006348:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006352:	b29b      	uxth	r3, r3
 8006354:	461a      	mov	r2, r3
 8006356:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800635a:	4413      	add	r3, r2
 800635c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006360:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006364:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	781b      	ldrb	r3, [r3, #0]
 800636c:	011a      	lsls	r2, r3, #4
 800636e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006372:	4413      	add	r3, r2
 8006374:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006378:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800637c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006380:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	691b      	ldr	r3, [r3, #16]
 8006388:	b29a      	uxth	r2, r3
 800638a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800638e:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006390:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006394:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	69db      	ldr	r3, [r3, #28]
 800639c:	2b00      	cmp	r3, #0
 800639e:	f000 8218 	beq.w	80067d2 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80063a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	781b      	ldrb	r3, [r3, #0]
 80063b8:	009b      	lsls	r3, r3, #2
 80063ba:	4413      	add	r3, r2
 80063bc:	881b      	ldrh	r3, [r3, #0]
 80063be:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80063c2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80063c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d005      	beq.n	80063da <USB_EPStartXfer+0x12ea>
 80063ce:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80063d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d10d      	bne.n	80063f6 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80063da:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80063de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	f040 81f5 	bne.w	80067d2 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80063e8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80063ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	f040 81ee 	bne.w	80067d2 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80063f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80063fe:	681a      	ldr	r2, [r3, #0]
 8006400:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006404:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	781b      	ldrb	r3, [r3, #0]
 800640c:	009b      	lsls	r3, r3, #2
 800640e:	4413      	add	r3, r2
 8006410:	881b      	ldrh	r3, [r3, #0]
 8006412:	b29b      	uxth	r3, r3
 8006414:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006418:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800641c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006420:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006424:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800642e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	781b      	ldrb	r3, [r3, #0]
 8006436:	009b      	lsls	r3, r3, #2
 8006438:	441a      	add	r2, r3
 800643a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800643e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006442:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006446:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800644a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800644e:	b29b      	uxth	r3, r3
 8006450:	8013      	strh	r3, [r2, #0]
 8006452:	e1be      	b.n	80067d2 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006454:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006458:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	78db      	ldrb	r3, [r3, #3]
 8006460:	2b01      	cmp	r3, #1
 8006462:	f040 81b4 	bne.w	80067ce <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8006466:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800646a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	699a      	ldr	r2, [r3, #24]
 8006472:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006476:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	691b      	ldr	r3, [r3, #16]
 800647e:	429a      	cmp	r2, r3
 8006480:	d917      	bls.n	80064b2 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8006482:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006486:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	691b      	ldr	r3, [r3, #16]
 800648e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8006492:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006496:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	699a      	ldr	r2, [r3, #24]
 800649e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064a2:	1ad2      	subs	r2, r2, r3
 80064a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	619a      	str	r2, [r3, #24]
 80064b0:	e00e      	b.n	80064d0 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 80064b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	699b      	ldr	r3, [r3, #24]
 80064be:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 80064c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	2200      	movs	r2, #0
 80064ce:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80064d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	785b      	ldrb	r3, [r3, #1]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f040 8085 	bne.w	80065ec <USB_EPStartXfer+0x14fc>
 80064e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064e6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80064f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064fe:	b29b      	uxth	r3, r3
 8006500:	461a      	mov	r2, r3
 8006502:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006506:	4413      	add	r3, r2
 8006508:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800650c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006510:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	011a      	lsls	r2, r3, #4
 800651a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800651e:	4413      	add	r3, r2
 8006520:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006524:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006528:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800652c:	881b      	ldrh	r3, [r3, #0]
 800652e:	b29b      	uxth	r3, r3
 8006530:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006534:	b29a      	uxth	r2, r3
 8006536:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800653a:	801a      	strh	r2, [r3, #0]
 800653c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006540:	2b3e      	cmp	r3, #62	@ 0x3e
 8006542:	d923      	bls.n	800658c <USB_EPStartXfer+0x149c>
 8006544:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006548:	095b      	lsrs	r3, r3, #5
 800654a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800654e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006552:	f003 031f 	and.w	r3, r3, #31
 8006556:	2b00      	cmp	r3, #0
 8006558:	d104      	bne.n	8006564 <USB_EPStartXfer+0x1474>
 800655a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800655e:	3b01      	subs	r3, #1
 8006560:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006564:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006568:	881b      	ldrh	r3, [r3, #0]
 800656a:	b29a      	uxth	r2, r3
 800656c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006570:	b29b      	uxth	r3, r3
 8006572:	029b      	lsls	r3, r3, #10
 8006574:	b29b      	uxth	r3, r3
 8006576:	4313      	orrs	r3, r2
 8006578:	b29b      	uxth	r3, r3
 800657a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800657e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006582:	b29a      	uxth	r2, r3
 8006584:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006588:	801a      	strh	r2, [r3, #0]
 800658a:	e060      	b.n	800664e <USB_EPStartXfer+0x155e>
 800658c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006590:	2b00      	cmp	r3, #0
 8006592:	d10c      	bne.n	80065ae <USB_EPStartXfer+0x14be>
 8006594:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006598:	881b      	ldrh	r3, [r3, #0]
 800659a:	b29b      	uxth	r3, r3
 800659c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065a4:	b29a      	uxth	r2, r3
 80065a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80065aa:	801a      	strh	r2, [r3, #0]
 80065ac:	e04f      	b.n	800664e <USB_EPStartXfer+0x155e>
 80065ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065b2:	085b      	lsrs	r3, r3, #1
 80065b4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80065b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065bc:	f003 0301 	and.w	r3, r3, #1
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d004      	beq.n	80065ce <USB_EPStartXfer+0x14de>
 80065c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065c8:	3301      	adds	r3, #1
 80065ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80065ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80065d2:	881b      	ldrh	r3, [r3, #0]
 80065d4:	b29a      	uxth	r2, r3
 80065d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065da:	b29b      	uxth	r3, r3
 80065dc:	029b      	lsls	r3, r3, #10
 80065de:	b29b      	uxth	r3, r3
 80065e0:	4313      	orrs	r3, r2
 80065e2:	b29a      	uxth	r2, r3
 80065e4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80065e8:	801a      	strh	r2, [r3, #0]
 80065ea:	e030      	b.n	800664e <USB_EPStartXfer+0x155e>
 80065ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	785b      	ldrb	r3, [r3, #1]
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d128      	bne.n	800664e <USB_EPStartXfer+0x155e>
 80065fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006600:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800660a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800660e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006618:	b29b      	uxth	r3, r3
 800661a:	461a      	mov	r2, r3
 800661c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006620:	4413      	add	r3, r2
 8006622:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006626:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800662a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	781b      	ldrb	r3, [r3, #0]
 8006632:	011a      	lsls	r2, r3, #4
 8006634:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006638:	4413      	add	r3, r2
 800663a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800663e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006642:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006646:	b29a      	uxth	r2, r3
 8006648:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800664c:	801a      	strh	r2, [r3, #0]
 800664e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006652:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800665c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006660:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	785b      	ldrb	r3, [r3, #1]
 8006668:	2b00      	cmp	r3, #0
 800666a:	f040 8085 	bne.w	8006778 <USB_EPStartXfer+0x1688>
 800666e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006672:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800667c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006680:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800668a:	b29b      	uxth	r3, r3
 800668c:	461a      	mov	r2, r3
 800668e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006692:	4413      	add	r3, r2
 8006694:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006698:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800669c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	781b      	ldrb	r3, [r3, #0]
 80066a4:	011a      	lsls	r2, r3, #4
 80066a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80066aa:	4413      	add	r3, r2
 80066ac:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80066b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80066b4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80066b8:	881b      	ldrh	r3, [r3, #0]
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066c0:	b29a      	uxth	r2, r3
 80066c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80066c6:	801a      	strh	r2, [r3, #0]
 80066c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066cc:	2b3e      	cmp	r3, #62	@ 0x3e
 80066ce:	d923      	bls.n	8006718 <USB_EPStartXfer+0x1628>
 80066d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066d4:	095b      	lsrs	r3, r3, #5
 80066d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80066da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066de:	f003 031f 	and.w	r3, r3, #31
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d104      	bne.n	80066f0 <USB_EPStartXfer+0x1600>
 80066e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80066ea:	3b01      	subs	r3, #1
 80066ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80066f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80066f4:	881b      	ldrh	r3, [r3, #0]
 80066f6:	b29a      	uxth	r2, r3
 80066f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	029b      	lsls	r3, r3, #10
 8006700:	b29b      	uxth	r3, r3
 8006702:	4313      	orrs	r3, r2
 8006704:	b29b      	uxth	r3, r3
 8006706:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800670a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800670e:	b29a      	uxth	r2, r3
 8006710:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006714:	801a      	strh	r2, [r3, #0]
 8006716:	e05c      	b.n	80067d2 <USB_EPStartXfer+0x16e2>
 8006718:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800671c:	2b00      	cmp	r3, #0
 800671e:	d10c      	bne.n	800673a <USB_EPStartXfer+0x164a>
 8006720:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006724:	881b      	ldrh	r3, [r3, #0]
 8006726:	b29b      	uxth	r3, r3
 8006728:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800672c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006730:	b29a      	uxth	r2, r3
 8006732:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006736:	801a      	strh	r2, [r3, #0]
 8006738:	e04b      	b.n	80067d2 <USB_EPStartXfer+0x16e2>
 800673a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800673e:	085b      	lsrs	r3, r3, #1
 8006740:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006744:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006748:	f003 0301 	and.w	r3, r3, #1
 800674c:	2b00      	cmp	r3, #0
 800674e:	d004      	beq.n	800675a <USB_EPStartXfer+0x166a>
 8006750:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006754:	3301      	adds	r3, #1
 8006756:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800675a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800675e:	881b      	ldrh	r3, [r3, #0]
 8006760:	b29a      	uxth	r2, r3
 8006762:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006766:	b29b      	uxth	r3, r3
 8006768:	029b      	lsls	r3, r3, #10
 800676a:	b29b      	uxth	r3, r3
 800676c:	4313      	orrs	r3, r2
 800676e:	b29a      	uxth	r2, r3
 8006770:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006774:	801a      	strh	r2, [r3, #0]
 8006776:	e02c      	b.n	80067d2 <USB_EPStartXfer+0x16e2>
 8006778:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800677c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	785b      	ldrb	r3, [r3, #1]
 8006784:	2b01      	cmp	r3, #1
 8006786:	d124      	bne.n	80067d2 <USB_EPStartXfer+0x16e2>
 8006788:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800678c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006796:	b29b      	uxth	r3, r3
 8006798:	461a      	mov	r2, r3
 800679a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800679e:	4413      	add	r3, r2
 80067a0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80067a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	781b      	ldrb	r3, [r3, #0]
 80067b0:	011a      	lsls	r2, r3, #4
 80067b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80067b6:	4413      	add	r3, r2
 80067b8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80067bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80067c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067c4:	b29a      	uxth	r2, r3
 80067c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80067ca:	801a      	strh	r2, [r3, #0]
 80067cc:	e001      	b.n	80067d2 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 80067ce:	2301      	movs	r3, #1
 80067d0:	e03a      	b.n	8006848 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80067d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	781b      	ldrb	r3, [r3, #0]
 80067e8:	009b      	lsls	r3, r3, #2
 80067ea:	4413      	add	r3, r2
 80067ec:	881b      	ldrh	r3, [r3, #0]
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80067f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067f8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80067fc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006800:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006804:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006808:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800680c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006810:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006814:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006818:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006822:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	781b      	ldrb	r3, [r3, #0]
 800682a:	009b      	lsls	r3, r3, #2
 800682c:	441a      	add	r2, r3
 800682e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006832:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006836:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800683a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800683e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006842:	b29b      	uxth	r3, r3
 8006844:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006846:	2300      	movs	r3, #0
}
 8006848:	4618      	mov	r0, r3
 800684a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}

08006852 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006852:	b480      	push	{r7}
 8006854:	b085      	sub	sp, #20
 8006856:	af00      	add	r7, sp, #0
 8006858:	6078      	str	r0, [r7, #4]
 800685a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	785b      	ldrb	r3, [r3, #1]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d020      	beq.n	80068a6 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006864:	687a      	ldr	r2, [r7, #4]
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	781b      	ldrb	r3, [r3, #0]
 800686a:	009b      	lsls	r3, r3, #2
 800686c:	4413      	add	r3, r2
 800686e:	881b      	ldrh	r3, [r3, #0]
 8006870:	b29b      	uxth	r3, r3
 8006872:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006876:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800687a:	81bb      	strh	r3, [r7, #12]
 800687c:	89bb      	ldrh	r3, [r7, #12]
 800687e:	f083 0310 	eor.w	r3, r3, #16
 8006882:	81bb      	strh	r3, [r7, #12]
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	781b      	ldrb	r3, [r3, #0]
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	441a      	add	r2, r3
 800688e:	89bb      	ldrh	r3, [r7, #12]
 8006890:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006894:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006898:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800689c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	8013      	strh	r3, [r2, #0]
 80068a4:	e01f      	b.n	80068e6 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80068a6:	687a      	ldr	r2, [r7, #4]
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	009b      	lsls	r3, r3, #2
 80068ae:	4413      	add	r3, r2
 80068b0:	881b      	ldrh	r3, [r3, #0]
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068bc:	81fb      	strh	r3, [r7, #14]
 80068be:	89fb      	ldrh	r3, [r7, #14]
 80068c0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80068c4:	81fb      	strh	r3, [r7, #14]
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	781b      	ldrb	r3, [r3, #0]
 80068cc:	009b      	lsls	r3, r3, #2
 80068ce:	441a      	add	r2, r3
 80068d0:	89fb      	ldrh	r3, [r7, #14]
 80068d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068e2:	b29b      	uxth	r3, r3
 80068e4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80068e6:	2300      	movs	r3, #0
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3714      	adds	r7, #20
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bc80      	pop	{r7}
 80068f0:	4770      	bx	lr

080068f2 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80068f2:	b480      	push	{r7}
 80068f4:	b087      	sub	sp, #28
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
 80068fa:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	7b1b      	ldrb	r3, [r3, #12]
 8006900:	2b00      	cmp	r3, #0
 8006902:	f040 809d 	bne.w	8006a40 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	785b      	ldrb	r3, [r3, #1]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d04c      	beq.n	80069a8 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800690e:	687a      	ldr	r2, [r7, #4]
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	4413      	add	r3, r2
 8006918:	881b      	ldrh	r3, [r3, #0]
 800691a:	823b      	strh	r3, [r7, #16]
 800691c:	8a3b      	ldrh	r3, [r7, #16]
 800691e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006922:	2b00      	cmp	r3, #0
 8006924:	d01b      	beq.n	800695e <USB_EPClearStall+0x6c>
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	781b      	ldrb	r3, [r3, #0]
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	4413      	add	r3, r2
 8006930:	881b      	ldrh	r3, [r3, #0]
 8006932:	b29b      	uxth	r3, r3
 8006934:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006938:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800693c:	81fb      	strh	r3, [r7, #14]
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	441a      	add	r2, r3
 8006948:	89fb      	ldrh	r3, [r7, #14]
 800694a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800694e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006952:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006956:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800695a:	b29b      	uxth	r3, r3
 800695c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	78db      	ldrb	r3, [r3, #3]
 8006962:	2b01      	cmp	r3, #1
 8006964:	d06c      	beq.n	8006a40 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006966:	687a      	ldr	r2, [r7, #4]
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	009b      	lsls	r3, r3, #2
 800696e:	4413      	add	r3, r2
 8006970:	881b      	ldrh	r3, [r3, #0]
 8006972:	b29b      	uxth	r3, r3
 8006974:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006978:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800697c:	81bb      	strh	r3, [r7, #12]
 800697e:	89bb      	ldrh	r3, [r7, #12]
 8006980:	f083 0320 	eor.w	r3, r3, #32
 8006984:	81bb      	strh	r3, [r7, #12]
 8006986:	687a      	ldr	r2, [r7, #4]
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	009b      	lsls	r3, r3, #2
 800698e:	441a      	add	r2, r3
 8006990:	89bb      	ldrh	r3, [r7, #12]
 8006992:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006996:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800699a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800699e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069a2:	b29b      	uxth	r3, r3
 80069a4:	8013      	strh	r3, [r2, #0]
 80069a6:	e04b      	b.n	8006a40 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	781b      	ldrb	r3, [r3, #0]
 80069ae:	009b      	lsls	r3, r3, #2
 80069b0:	4413      	add	r3, r2
 80069b2:	881b      	ldrh	r3, [r3, #0]
 80069b4:	82fb      	strh	r3, [r7, #22]
 80069b6:	8afb      	ldrh	r3, [r7, #22]
 80069b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d01b      	beq.n	80069f8 <USB_EPClearStall+0x106>
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	781b      	ldrb	r3, [r3, #0]
 80069c6:	009b      	lsls	r3, r3, #2
 80069c8:	4413      	add	r3, r2
 80069ca:	881b      	ldrh	r3, [r3, #0]
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069d6:	82bb      	strh	r3, [r7, #20]
 80069d8:	687a      	ldr	r2, [r7, #4]
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	781b      	ldrb	r3, [r3, #0]
 80069de:	009b      	lsls	r3, r3, #2
 80069e0:	441a      	add	r2, r3
 80069e2:	8abb      	ldrh	r3, [r7, #20]
 80069e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80069f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	781b      	ldrb	r3, [r3, #0]
 80069fe:	009b      	lsls	r3, r3, #2
 8006a00:	4413      	add	r3, r2
 8006a02:	881b      	ldrh	r3, [r3, #0]
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a0e:	827b      	strh	r3, [r7, #18]
 8006a10:	8a7b      	ldrh	r3, [r7, #18]
 8006a12:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006a16:	827b      	strh	r3, [r7, #18]
 8006a18:	8a7b      	ldrh	r3, [r7, #18]
 8006a1a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006a1e:	827b      	strh	r3, [r7, #18]
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	781b      	ldrb	r3, [r3, #0]
 8006a26:	009b      	lsls	r3, r3, #2
 8006a28:	441a      	add	r2, r3
 8006a2a:	8a7b      	ldrh	r3, [r7, #18]
 8006a2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006a40:	2300      	movs	r3, #0
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	371c      	adds	r7, #28
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bc80      	pop	{r7}
 8006a4a:	4770      	bx	lr

08006a4c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b083      	sub	sp, #12
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	460b      	mov	r3, r1
 8006a56:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8006a58:	78fb      	ldrb	r3, [r7, #3]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d103      	bne.n	8006a66 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2280      	movs	r2, #128	@ 0x80
 8006a62:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8006a66:	2300      	movs	r3, #0
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	370c      	adds	r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bc80      	pop	{r7}
 8006a70:	4770      	bx	lr

08006a72 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8006a72:	b480      	push	{r7}
 8006a74:	b083      	sub	sp, #12
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006a7a:	2300      	movs	r3, #0
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	370c      	adds	r7, #12
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bc80      	pop	{r7}
 8006a84:	4770      	bx	lr

08006a86 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8006a86:	b480      	push	{r7}
 8006a88:	b083      	sub	sp, #12
 8006a8a:	af00      	add	r7, sp, #0
 8006a8c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006a8e:	2300      	movs	r3, #0
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	370c      	adds	r7, #12
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bc80      	pop	{r7}
 8006a98:	4770      	bx	lr

08006a9a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8006a9a:	b480      	push	{r7}
 8006a9c:	b085      	sub	sp, #20
 8006a9e:	af00      	add	r7, sp, #0
 8006aa0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006aa8:	b29b      	uxth	r3, r3
 8006aaa:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006aac:	68fb      	ldr	r3, [r7, #12]
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3714      	adds	r7, #20
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bc80      	pop	{r7}
 8006ab6:	4770      	bx	lr

08006ab8 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b083      	sub	sp, #12
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	370c      	adds	r7, #12
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bc80      	pop	{r7}
 8006acc:	4770      	bx	lr

08006ace <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006ace:	b480      	push	{r7}
 8006ad0:	b08b      	sub	sp, #44	@ 0x2c
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	60f8      	str	r0, [r7, #12]
 8006ad6:	60b9      	str	r1, [r7, #8]
 8006ad8:	4611      	mov	r1, r2
 8006ada:	461a      	mov	r2, r3
 8006adc:	460b      	mov	r3, r1
 8006ade:	80fb      	strh	r3, [r7, #6]
 8006ae0:	4613      	mov	r3, r2
 8006ae2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006ae4:	88bb      	ldrh	r3, [r7, #4]
 8006ae6:	3301      	adds	r3, #1
 8006ae8:	085b      	lsrs	r3, r3, #1
 8006aea:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006af4:	88fb      	ldrh	r3, [r7, #6]
 8006af6:	005a      	lsls	r2, r3, #1
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	4413      	add	r3, r2
 8006afc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006b00:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006b02:	69bb      	ldr	r3, [r7, #24]
 8006b04:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b06:	e01e      	b.n	8006b46 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8006b08:	69fb      	ldr	r3, [r7, #28]
 8006b0a:	781b      	ldrb	r3, [r3, #0]
 8006b0c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8006b0e:	69fb      	ldr	r3, [r7, #28]
 8006b10:	3301      	adds	r3, #1
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	021b      	lsls	r3, r3, #8
 8006b16:	b21a      	sxth	r2, r3
 8006b18:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	b21b      	sxth	r3, r3
 8006b20:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8006b22:	6a3b      	ldr	r3, [r7, #32]
 8006b24:	8a7a      	ldrh	r2, [r7, #18]
 8006b26:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006b28:	6a3b      	ldr	r3, [r7, #32]
 8006b2a:	3302      	adds	r3, #2
 8006b2c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006b2e:	6a3b      	ldr	r3, [r7, #32]
 8006b30:	3302      	adds	r3, #2
 8006b32:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	3301      	adds	r3, #1
 8006b38:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8006b3a:	69fb      	ldr	r3, [r7, #28]
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8006b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b42:	3b01      	subs	r3, #1
 8006b44:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d1dd      	bne.n	8006b08 <USB_WritePMA+0x3a>
  }
}
 8006b4c:	bf00      	nop
 8006b4e:	bf00      	nop
 8006b50:	372c      	adds	r7, #44	@ 0x2c
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bc80      	pop	{r7}
 8006b56:	4770      	bx	lr

08006b58 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b08b      	sub	sp, #44	@ 0x2c
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	4611      	mov	r1, r2
 8006b64:	461a      	mov	r2, r3
 8006b66:	460b      	mov	r3, r1
 8006b68:	80fb      	strh	r3, [r7, #6]
 8006b6a:	4613      	mov	r3, r2
 8006b6c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006b6e:	88bb      	ldrh	r3, [r7, #4]
 8006b70:	085b      	lsrs	r3, r3, #1
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006b7e:	88fb      	ldrh	r3, [r7, #6]
 8006b80:	005a      	lsls	r2, r3, #1
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	4413      	add	r3, r2
 8006b86:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006b8a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b90:	e01b      	b.n	8006bca <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8006b92:	6a3b      	ldr	r3, [r7, #32]
 8006b94:	881b      	ldrh	r3, [r3, #0]
 8006b96:	b29b      	uxth	r3, r3
 8006b98:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8006b9a:	6a3b      	ldr	r3, [r7, #32]
 8006b9c:	3302      	adds	r3, #2
 8006b9e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	b2da      	uxtb	r2, r3
 8006ba4:	69fb      	ldr	r3, [r7, #28]
 8006ba6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006ba8:	69fb      	ldr	r3, [r7, #28]
 8006baa:	3301      	adds	r3, #1
 8006bac:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	0a1b      	lsrs	r3, r3, #8
 8006bb2:	b2da      	uxtb	r2, r3
 8006bb4:	69fb      	ldr	r3, [r7, #28]
 8006bb6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	3301      	adds	r3, #1
 8006bbc:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006bbe:	6a3b      	ldr	r3, [r7, #32]
 8006bc0:	3302      	adds	r3, #2
 8006bc2:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8006bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc6:	3b01      	subs	r3, #1
 8006bc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d1e0      	bne.n	8006b92 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8006bd0:	88bb      	ldrh	r3, [r7, #4]
 8006bd2:	f003 0301 	and.w	r3, r3, #1
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d007      	beq.n	8006bec <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8006bdc:	6a3b      	ldr	r3, [r7, #32]
 8006bde:	881b      	ldrh	r3, [r3, #0]
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	b2da      	uxtb	r2, r3
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	701a      	strb	r2, [r3, #0]
  }
}
 8006bec:	bf00      	nop
 8006bee:	372c      	adds	r7, #44	@ 0x2c
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bc80      	pop	{r7}
 8006bf4:	4770      	bx	lr

08006bf6 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006bf6:	b580      	push	{r7, lr}
 8006bf8:	b084      	sub	sp, #16
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6078      	str	r0, [r7, #4]
 8006bfe:	460b      	mov	r3, r1
 8006c00:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006c02:	2300      	movs	r3, #0
 8006c04:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	7c1b      	ldrb	r3, [r3, #16]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d115      	bne.n	8006c3a <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006c0e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006c12:	2202      	movs	r2, #2
 8006c14:	2181      	movs	r1, #129	@ 0x81
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f001 fe9b 	bl	8008952 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006c22:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006c26:	2202      	movs	r2, #2
 8006c28:	2101      	movs	r1, #1
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f001 fe91 	bl	8008952 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8006c38:	e012      	b.n	8006c60 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006c3a:	2340      	movs	r3, #64	@ 0x40
 8006c3c:	2202      	movs	r2, #2
 8006c3e:	2181      	movs	r1, #129	@ 0x81
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f001 fe86 	bl	8008952 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2201      	movs	r2, #1
 8006c4a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006c4c:	2340      	movs	r3, #64	@ 0x40
 8006c4e:	2202      	movs	r2, #2
 8006c50:	2101      	movs	r1, #1
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f001 fe7d 	bl	8008952 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006c60:	2308      	movs	r3, #8
 8006c62:	2203      	movs	r2, #3
 8006c64:	2182      	movs	r1, #130	@ 0x82
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f001 fe73 	bl	8008952 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006c72:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006c76:	f001 ff93 	bl	8008ba0 <USBD_static_malloc>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d102      	bne.n	8006c92 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	73fb      	strb	r3, [r7, #15]
 8006c90:	e026      	b.n	8006ce0 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c98:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	7c1b      	ldrb	r3, [r3, #16]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d109      	bne.n	8006cd0 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006cc2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006cc6:	2101      	movs	r1, #1
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f001 ff33 	bl	8008b34 <USBD_LL_PrepareReceive>
 8006cce:	e007      	b.n	8006ce0 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006cd6:	2340      	movs	r3, #64	@ 0x40
 8006cd8:	2101      	movs	r1, #1
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f001 ff2a 	bl	8008b34 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8006ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3710      	adds	r7, #16
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}

08006cea <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006cea:	b580      	push	{r7, lr}
 8006cec:	b084      	sub	sp, #16
 8006cee:	af00      	add	r7, sp, #0
 8006cf0:	6078      	str	r0, [r7, #4]
 8006cf2:	460b      	mov	r3, r1
 8006cf4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006cfa:	2181      	movs	r1, #129	@ 0x81
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f001 fe4e 	bl	800899e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006d08:	2101      	movs	r1, #1
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f001 fe47 	bl	800899e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2200      	movs	r2, #0
 8006d14:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006d18:	2182      	movs	r1, #130	@ 0x82
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f001 fe3f 	bl	800899e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d00e      	beq.n	8006d4e <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d40:	4618      	mov	r0, r3
 8006d42:	f001 ff39 	bl	8008bb8 <USBD_static_free>
    pdev->pClassData = NULL;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8006d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3710      	adds	r7, #16
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}

08006d58 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b086      	sub	sp, #24
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d68:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8006d72:	2300      	movs	r3, #0
 8006d74:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	781b      	ldrb	r3, [r3, #0]
 8006d7a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d039      	beq.n	8006df6 <USBD_CDC_Setup+0x9e>
 8006d82:	2b20      	cmp	r3, #32
 8006d84:	d17f      	bne.n	8006e86 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	88db      	ldrh	r3, [r3, #6]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d029      	beq.n	8006de2 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	781b      	ldrb	r3, [r3, #0]
 8006d92:	b25b      	sxtb	r3, r3
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	da11      	bge.n	8006dbc <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	683a      	ldr	r2, [r7, #0]
 8006da2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8006da4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006da6:	683a      	ldr	r2, [r7, #0]
 8006da8:	88d2      	ldrh	r2, [r2, #6]
 8006daa:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006dac:	6939      	ldr	r1, [r7, #16]
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	88db      	ldrh	r3, [r3, #6]
 8006db2:	461a      	mov	r2, r3
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f001 fa05 	bl	80081c4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8006dba:	e06b      	b.n	8006e94 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	785a      	ldrb	r2, [r3, #1]
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	88db      	ldrh	r3, [r3, #6]
 8006dca:	b2da      	uxtb	r2, r3
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006dd2:	6939      	ldr	r1, [r7, #16]
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	88db      	ldrh	r3, [r3, #6]
 8006dd8:	461a      	mov	r2, r3
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f001 fa20 	bl	8008220 <USBD_CtlPrepareRx>
      break;
 8006de0:	e058      	b.n	8006e94 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	683a      	ldr	r2, [r7, #0]
 8006dec:	7850      	ldrb	r0, [r2, #1]
 8006dee:	2200      	movs	r2, #0
 8006df0:	6839      	ldr	r1, [r7, #0]
 8006df2:	4798      	blx	r3
      break;
 8006df4:	e04e      	b.n	8006e94 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	785b      	ldrb	r3, [r3, #1]
 8006dfa:	2b0b      	cmp	r3, #11
 8006dfc:	d02e      	beq.n	8006e5c <USBD_CDC_Setup+0x104>
 8006dfe:	2b0b      	cmp	r3, #11
 8006e00:	dc38      	bgt.n	8006e74 <USBD_CDC_Setup+0x11c>
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d002      	beq.n	8006e0c <USBD_CDC_Setup+0xb4>
 8006e06:	2b0a      	cmp	r3, #10
 8006e08:	d014      	beq.n	8006e34 <USBD_CDC_Setup+0xdc>
 8006e0a:	e033      	b.n	8006e74 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e12:	2b03      	cmp	r3, #3
 8006e14:	d107      	bne.n	8006e26 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006e16:	f107 030c 	add.w	r3, r7, #12
 8006e1a:	2202      	movs	r2, #2
 8006e1c:	4619      	mov	r1, r3
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f001 f9d0 	bl	80081c4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006e24:	e02e      	b.n	8006e84 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006e26:	6839      	ldr	r1, [r7, #0]
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f001 f961 	bl	80080f0 <USBD_CtlError>
            ret = USBD_FAIL;
 8006e2e:	2302      	movs	r3, #2
 8006e30:	75fb      	strb	r3, [r7, #23]
          break;
 8006e32:	e027      	b.n	8006e84 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e3a:	2b03      	cmp	r3, #3
 8006e3c:	d107      	bne.n	8006e4e <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8006e3e:	f107 030f 	add.w	r3, r7, #15
 8006e42:	2201      	movs	r2, #1
 8006e44:	4619      	mov	r1, r3
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f001 f9bc 	bl	80081c4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006e4c:	e01a      	b.n	8006e84 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006e4e:	6839      	ldr	r1, [r7, #0]
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f001 f94d 	bl	80080f0 <USBD_CtlError>
            ret = USBD_FAIL;
 8006e56:	2302      	movs	r3, #2
 8006e58:	75fb      	strb	r3, [r7, #23]
          break;
 8006e5a:	e013      	b.n	8006e84 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e62:	2b03      	cmp	r3, #3
 8006e64:	d00d      	beq.n	8006e82 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8006e66:	6839      	ldr	r1, [r7, #0]
 8006e68:	6878      	ldr	r0, [r7, #4]
 8006e6a:	f001 f941 	bl	80080f0 <USBD_CtlError>
            ret = USBD_FAIL;
 8006e6e:	2302      	movs	r3, #2
 8006e70:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006e72:	e006      	b.n	8006e82 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8006e74:	6839      	ldr	r1, [r7, #0]
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f001 f93a 	bl	80080f0 <USBD_CtlError>
          ret = USBD_FAIL;
 8006e7c:	2302      	movs	r3, #2
 8006e7e:	75fb      	strb	r3, [r7, #23]
          break;
 8006e80:	e000      	b.n	8006e84 <USBD_CDC_Setup+0x12c>
          break;
 8006e82:	bf00      	nop
      }
      break;
 8006e84:	e006      	b.n	8006e94 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8006e86:	6839      	ldr	r1, [r7, #0]
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f001 f931 	bl	80080f0 <USBD_CtlError>
      ret = USBD_FAIL;
 8006e8e:	2302      	movs	r3, #2
 8006e90:	75fb      	strb	r3, [r7, #23]
      break;
 8006e92:	bf00      	nop
  }

  return ret;
 8006e94:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3718      	adds	r7, #24
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}

08006e9e <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006e9e:	b580      	push	{r7, lr}
 8006ea0:	b084      	sub	sp, #16
 8006ea2:	af00      	add	r7, sp, #0
 8006ea4:	6078      	str	r0, [r7, #4]
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006eb0:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006eb8:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d03a      	beq.n	8006f3a <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006ec4:	78fa      	ldrb	r2, [r7, #3]
 8006ec6:	6879      	ldr	r1, [r7, #4]
 8006ec8:	4613      	mov	r3, r2
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	4413      	add	r3, r2
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	440b      	add	r3, r1
 8006ed2:	331c      	adds	r3, #28
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d029      	beq.n	8006f2e <USBD_CDC_DataIn+0x90>
 8006eda:	78fa      	ldrb	r2, [r7, #3]
 8006edc:	6879      	ldr	r1, [r7, #4]
 8006ede:	4613      	mov	r3, r2
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	4413      	add	r3, r2
 8006ee4:	009b      	lsls	r3, r3, #2
 8006ee6:	440b      	add	r3, r1
 8006ee8:	331c      	adds	r3, #28
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	78f9      	ldrb	r1, [r7, #3]
 8006eee:	68b8      	ldr	r0, [r7, #8]
 8006ef0:	460b      	mov	r3, r1
 8006ef2:	009b      	lsls	r3, r3, #2
 8006ef4:	440b      	add	r3, r1
 8006ef6:	00db      	lsls	r3, r3, #3
 8006ef8:	4403      	add	r3, r0
 8006efa:	3338      	adds	r3, #56	@ 0x38
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	fbb2 f1f3 	udiv	r1, r2, r3
 8006f02:	fb01 f303 	mul.w	r3, r1, r3
 8006f06:	1ad3      	subs	r3, r2, r3
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d110      	bne.n	8006f2e <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8006f0c:	78fa      	ldrb	r2, [r7, #3]
 8006f0e:	6879      	ldr	r1, [r7, #4]
 8006f10:	4613      	mov	r3, r2
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	4413      	add	r3, r2
 8006f16:	009b      	lsls	r3, r3, #2
 8006f18:	440b      	add	r3, r1
 8006f1a:	331c      	adds	r3, #28
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006f20:	78f9      	ldrb	r1, [r7, #3]
 8006f22:	2300      	movs	r3, #0
 8006f24:	2200      	movs	r2, #0
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f001 fde1 	bl	8008aee <USBD_LL_Transmit>
 8006f2c:	e003      	b.n	8006f36 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8006f36:	2300      	movs	r3, #0
 8006f38:	e000      	b.n	8006f3c <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8006f3a:	2302      	movs	r3, #2
  }
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3710      	adds	r7, #16
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}

08006f44 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	460b      	mov	r3, r1
 8006f4e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f56:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006f58:	78fb      	ldrb	r3, [r7, #3]
 8006f5a:	4619      	mov	r1, r3
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f001 fe0c 	bl	8008b7a <USBD_LL_GetRxDataSize>
 8006f62:	4602      	mov	r2, r0
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d00d      	beq.n	8006f90 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006f7a:	68db      	ldr	r3, [r3, #12]
 8006f7c:	68fa      	ldr	r2, [r7, #12]
 8006f7e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006f82:	68fa      	ldr	r2, [r7, #12]
 8006f84:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006f88:	4611      	mov	r1, r2
 8006f8a:	4798      	blx	r3

    return USBD_OK;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	e000      	b.n	8006f92 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8006f90:	2302      	movs	r3, #2
  }
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3710      	adds	r7, #16
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}

08006f9a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006f9a:	b580      	push	{r7, lr}
 8006f9c:	b084      	sub	sp, #16
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fa8:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d014      	beq.n	8006fde <USBD_CDC_EP0_RxReady+0x44>
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006fba:	2bff      	cmp	r3, #255	@ 0xff
 8006fbc:	d00f      	beq.n	8006fde <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	68fa      	ldr	r2, [r7, #12]
 8006fc8:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8006fcc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8006fce:	68fa      	ldr	r2, [r7, #12]
 8006fd0:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006fd4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	22ff      	movs	r2, #255	@ 0xff
 8006fda:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8006fde:	2300      	movs	r3, #0
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3710      	adds	r7, #16
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}

08006fe8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b083      	sub	sp, #12
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2243      	movs	r2, #67	@ 0x43
 8006ff4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8006ff6:	4b03      	ldr	r3, [pc, #12]	@ (8007004 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	370c      	adds	r7, #12
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bc80      	pop	{r7}
 8007000:	4770      	bx	lr
 8007002:	bf00      	nop
 8007004:	2000009c 	.word	0x2000009c

08007008 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007008:	b480      	push	{r7}
 800700a:	b083      	sub	sp, #12
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2243      	movs	r2, #67	@ 0x43
 8007014:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007016:	4b03      	ldr	r3, [pc, #12]	@ (8007024 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007018:	4618      	mov	r0, r3
 800701a:	370c      	adds	r7, #12
 800701c:	46bd      	mov	sp, r7
 800701e:	bc80      	pop	{r7}
 8007020:	4770      	bx	lr
 8007022:	bf00      	nop
 8007024:	20000058 	.word	0x20000058

08007028 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007028:	b480      	push	{r7}
 800702a:	b083      	sub	sp, #12
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2243      	movs	r2, #67	@ 0x43
 8007034:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007036:	4b03      	ldr	r3, [pc, #12]	@ (8007044 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007038:	4618      	mov	r0, r3
 800703a:	370c      	adds	r7, #12
 800703c:	46bd      	mov	sp, r7
 800703e:	bc80      	pop	{r7}
 8007040:	4770      	bx	lr
 8007042:	bf00      	nop
 8007044:	200000e0 	.word	0x200000e0

08007048 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	220a      	movs	r2, #10
 8007054:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007056:	4b03      	ldr	r3, [pc, #12]	@ (8007064 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007058:	4618      	mov	r0, r3
 800705a:	370c      	adds	r7, #12
 800705c:	46bd      	mov	sp, r7
 800705e:	bc80      	pop	{r7}
 8007060:	4770      	bx	lr
 8007062:	bf00      	nop
 8007064:	20000014 	.word	0x20000014

08007068 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007068:	b480      	push	{r7}
 800706a:	b085      	sub	sp, #20
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
 8007070:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007072:	2302      	movs	r3, #2
 8007074:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d005      	beq.n	8007088 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	683a      	ldr	r2, [r7, #0]
 8007080:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8007084:	2300      	movs	r3, #0
 8007086:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007088:	7bfb      	ldrb	r3, [r7, #15]
}
 800708a:	4618      	mov	r0, r3
 800708c:	3714      	adds	r7, #20
 800708e:	46bd      	mov	sp, r7
 8007090:	bc80      	pop	{r7}
 8007092:	4770      	bx	lr

08007094 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007094:	b480      	push	{r7}
 8007096:	b087      	sub	sp, #28
 8007098:	af00      	add	r7, sp, #0
 800709a:	60f8      	str	r0, [r7, #12]
 800709c:	60b9      	str	r1, [r7, #8]
 800709e:	4613      	mov	r3, r2
 80070a0:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070a8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	68ba      	ldr	r2, [r7, #8]
 80070ae:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80070b2:	88fa      	ldrh	r2, [r7, #6]
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 80070ba:	2300      	movs	r3, #0
}
 80070bc:	4618      	mov	r0, r3
 80070be:	371c      	adds	r7, #28
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bc80      	pop	{r7}
 80070c4:	4770      	bx	lr

080070c6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80070c6:	b480      	push	{r7}
 80070c8:	b085      	sub	sp, #20
 80070ca:	af00      	add	r7, sp, #0
 80070cc:	6078      	str	r0, [r7, #4]
 80070ce:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070d6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	683a      	ldr	r2, [r7, #0]
 80070dc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 80070e0:	2300      	movs	r3, #0
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	3714      	adds	r7, #20
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bc80      	pop	{r7}
 80070ea:	4770      	bx	lr

080070ec <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b084      	sub	sp, #16
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070fa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007102:	2b00      	cmp	r3, #0
 8007104:	d01c      	beq.n	8007140 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800710c:	2b00      	cmp	r3, #0
 800710e:	d115      	bne.n	800713c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2201      	movs	r2, #1
 8007114:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800712e:	b29b      	uxth	r3, r3
 8007130:	2181      	movs	r1, #129	@ 0x81
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f001 fcdb 	bl	8008aee <USBD_LL_Transmit>

      return USBD_OK;
 8007138:	2300      	movs	r3, #0
 800713a:	e002      	b.n	8007142 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800713c:	2301      	movs	r3, #1
 800713e:	e000      	b.n	8007142 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007140:	2302      	movs	r3, #2
  }
}
 8007142:	4618      	mov	r0, r3
 8007144:	3710      	adds	r7, #16
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}

0800714a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800714a:	b580      	push	{r7, lr}
 800714c:	b084      	sub	sp, #16
 800714e:	af00      	add	r7, sp, #0
 8007150:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007158:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007160:	2b00      	cmp	r3, #0
 8007162:	d017      	beq.n	8007194 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	7c1b      	ldrb	r3, [r3, #16]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d109      	bne.n	8007180 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007172:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007176:	2101      	movs	r1, #1
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f001 fcdb 	bl	8008b34 <USBD_LL_PrepareReceive>
 800717e:	e007      	b.n	8007190 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007186:	2340      	movs	r3, #64	@ 0x40
 8007188:	2101      	movs	r1, #1
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f001 fcd2 	bl	8008b34 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007190:	2300      	movs	r3, #0
 8007192:	e000      	b.n	8007196 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007194:	2302      	movs	r3, #2
  }
}
 8007196:	4618      	mov	r0, r3
 8007198:	3710      	adds	r7, #16
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}

0800719e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800719e:	b580      	push	{r7, lr}
 80071a0:	b084      	sub	sp, #16
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	60f8      	str	r0, [r7, #12]
 80071a6:	60b9      	str	r1, [r7, #8]
 80071a8:	4613      	mov	r3, r2
 80071aa:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d101      	bne.n	80071b6 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80071b2:	2302      	movs	r3, #2
 80071b4:	e01a      	b.n	80071ec <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d003      	beq.n	80071c8 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2200      	movs	r2, #0
 80071c4:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d003      	beq.n	80071d6 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	68ba      	ldr	r2, [r7, #8]
 80071d2:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2201      	movs	r2, #1
 80071da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	79fa      	ldrb	r2, [r7, #7]
 80071e2:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80071e4:	68f8      	ldr	r0, [r7, #12]
 80071e6:	f001 fb3f 	bl	8008868 <USBD_LL_Init>

  return USBD_OK;
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3710      	adds	r7, #16
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b085      	sub	sp, #20
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80071fe:	2300      	movs	r3, #0
 8007200:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d006      	beq.n	8007216 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	683a      	ldr	r2, [r7, #0]
 800720c:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8007210:	2300      	movs	r3, #0
 8007212:	73fb      	strb	r3, [r7, #15]
 8007214:	e001      	b.n	800721a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007216:	2302      	movs	r3, #2
 8007218:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800721a:	7bfb      	ldrb	r3, [r7, #15]
}
 800721c:	4618      	mov	r0, r3
 800721e:	3714      	adds	r7, #20
 8007220:	46bd      	mov	sp, r7
 8007222:	bc80      	pop	{r7}
 8007224:	4770      	bx	lr

08007226 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007226:	b580      	push	{r7, lr}
 8007228:	b082      	sub	sp, #8
 800722a:	af00      	add	r7, sp, #0
 800722c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	f001 fb74 	bl	800891c <USBD_LL_Start>

  return USBD_OK;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	3708      	adds	r7, #8
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}

0800723e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800723e:	b480      	push	{r7}
 8007240:	b083      	sub	sp, #12
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007246:	2300      	movs	r3, #0
}
 8007248:	4618      	mov	r0, r3
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	bc80      	pop	{r7}
 8007250:	4770      	bx	lr

08007252 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007252:	b580      	push	{r7, lr}
 8007254:	b084      	sub	sp, #16
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
 800725a:	460b      	mov	r3, r1
 800725c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800725e:	2302      	movs	r3, #2
 8007260:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007268:	2b00      	cmp	r3, #0
 800726a:	d00c      	beq.n	8007286 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	78fa      	ldrb	r2, [r7, #3]
 8007276:	4611      	mov	r1, r2
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	4798      	blx	r3
 800727c:	4603      	mov	r3, r0
 800727e:	2b00      	cmp	r3, #0
 8007280:	d101      	bne.n	8007286 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007282:	2300      	movs	r3, #0
 8007284:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007286:	7bfb      	ldrb	r3, [r7, #15]
}
 8007288:	4618      	mov	r0, r3
 800728a:	3710      	adds	r7, #16
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}

08007290 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b082      	sub	sp, #8
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	460b      	mov	r3, r1
 800729a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	78fa      	ldrb	r2, [r7, #3]
 80072a6:	4611      	mov	r1, r2
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	4798      	blx	r3

  return USBD_OK;
 80072ac:	2300      	movs	r3, #0
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3708      	adds	r7, #8
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}

080072b6 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80072b6:	b580      	push	{r7, lr}
 80072b8:	b082      	sub	sp, #8
 80072ba:	af00      	add	r7, sp, #0
 80072bc:	6078      	str	r0, [r7, #4]
 80072be:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80072c6:	6839      	ldr	r1, [r7, #0]
 80072c8:	4618      	mov	r0, r3
 80072ca:	f000 fed8 	bl	800807e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2201      	movs	r2, #1
 80072d2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80072dc:	461a      	mov	r2, r3
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80072ea:	f003 031f 	and.w	r3, r3, #31
 80072ee:	2b02      	cmp	r3, #2
 80072f0:	d016      	beq.n	8007320 <USBD_LL_SetupStage+0x6a>
 80072f2:	2b02      	cmp	r3, #2
 80072f4:	d81c      	bhi.n	8007330 <USBD_LL_SetupStage+0x7a>
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d002      	beq.n	8007300 <USBD_LL_SetupStage+0x4a>
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d008      	beq.n	8007310 <USBD_LL_SetupStage+0x5a>
 80072fe:	e017      	b.n	8007330 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007306:	4619      	mov	r1, r3
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f000 f9cb 	bl	80076a4 <USBD_StdDevReq>
      break;
 800730e:	e01a      	b.n	8007346 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007316:	4619      	mov	r1, r3
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f000 fa2d 	bl	8007778 <USBD_StdItfReq>
      break;
 800731e:	e012      	b.n	8007346 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007326:	4619      	mov	r1, r3
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 fa6d 	bl	8007808 <USBD_StdEPReq>
      break;
 800732e:	e00a      	b.n	8007346 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007336:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800733a:	b2db      	uxtb	r3, r3
 800733c:	4619      	mov	r1, r3
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f001 fb4c 	bl	80089dc <USBD_LL_StallEP>
      break;
 8007344:	bf00      	nop
  }

  return USBD_OK;
 8007346:	2300      	movs	r3, #0
}
 8007348:	4618      	mov	r0, r3
 800734a:	3708      	adds	r7, #8
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}

08007350 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b086      	sub	sp, #24
 8007354:	af00      	add	r7, sp, #0
 8007356:	60f8      	str	r0, [r7, #12]
 8007358:	460b      	mov	r3, r1
 800735a:	607a      	str	r2, [r7, #4]
 800735c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800735e:	7afb      	ldrb	r3, [r7, #11]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d14b      	bne.n	80073fc <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800736a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007372:	2b03      	cmp	r3, #3
 8007374:	d134      	bne.n	80073e0 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	68da      	ldr	r2, [r3, #12]
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	429a      	cmp	r2, r3
 8007380:	d919      	bls.n	80073b6 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	68da      	ldr	r2, [r3, #12]
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	691b      	ldr	r3, [r3, #16]
 800738a:	1ad2      	subs	r2, r2, r3
 800738c:	697b      	ldr	r3, [r7, #20]
 800738e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	68da      	ldr	r2, [r3, #12]
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007398:	429a      	cmp	r2, r3
 800739a:	d203      	bcs.n	80073a4 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	e002      	b.n	80073aa <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80073a8:	b29b      	uxth	r3, r3
 80073aa:	461a      	mov	r2, r3
 80073ac:	6879      	ldr	r1, [r7, #4]
 80073ae:	68f8      	ldr	r0, [r7, #12]
 80073b0:	f000 ff54 	bl	800825c <USBD_CtlContinueRx>
 80073b4:	e038      	b.n	8007428 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073bc:	691b      	ldr	r3, [r3, #16]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d00a      	beq.n	80073d8 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80073c8:	2b03      	cmp	r3, #3
 80073ca:	d105      	bne.n	80073d8 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073d2:	691b      	ldr	r3, [r3, #16]
 80073d4:	68f8      	ldr	r0, [r7, #12]
 80073d6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80073d8:	68f8      	ldr	r0, [r7, #12]
 80073da:	f000 ff51 	bl	8008280 <USBD_CtlSendStatus>
 80073de:	e023      	b.n	8007428 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80073e6:	2b05      	cmp	r3, #5
 80073e8:	d11e      	bne.n	8007428 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2200      	movs	r2, #0
 80073ee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 80073f2:	2100      	movs	r1, #0
 80073f4:	68f8      	ldr	r0, [r7, #12]
 80073f6:	f001 faf1 	bl	80089dc <USBD_LL_StallEP>
 80073fa:	e015      	b.n	8007428 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007402:	699b      	ldr	r3, [r3, #24]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d00d      	beq.n	8007424 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800740e:	2b03      	cmp	r3, #3
 8007410:	d108      	bne.n	8007424 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007418:	699b      	ldr	r3, [r3, #24]
 800741a:	7afa      	ldrb	r2, [r7, #11]
 800741c:	4611      	mov	r1, r2
 800741e:	68f8      	ldr	r0, [r7, #12]
 8007420:	4798      	blx	r3
 8007422:	e001      	b.n	8007428 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007424:	2302      	movs	r3, #2
 8007426:	e000      	b.n	800742a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007428:	2300      	movs	r3, #0
}
 800742a:	4618      	mov	r0, r3
 800742c:	3718      	adds	r7, #24
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007432:	b580      	push	{r7, lr}
 8007434:	b086      	sub	sp, #24
 8007436:	af00      	add	r7, sp, #0
 8007438:	60f8      	str	r0, [r7, #12]
 800743a:	460b      	mov	r3, r1
 800743c:	607a      	str	r2, [r7, #4]
 800743e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007440:	7afb      	ldrb	r3, [r7, #11]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d17f      	bne.n	8007546 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	3314      	adds	r3, #20
 800744a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007452:	2b02      	cmp	r3, #2
 8007454:	d15c      	bne.n	8007510 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	68da      	ldr	r2, [r3, #12]
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	691b      	ldr	r3, [r3, #16]
 800745e:	429a      	cmp	r2, r3
 8007460:	d915      	bls.n	800748e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	68da      	ldr	r2, [r3, #12]
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	691b      	ldr	r3, [r3, #16]
 800746a:	1ad2      	subs	r2, r2, r3
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	68db      	ldr	r3, [r3, #12]
 8007474:	b29b      	uxth	r3, r3
 8007476:	461a      	mov	r2, r3
 8007478:	6879      	ldr	r1, [r7, #4]
 800747a:	68f8      	ldr	r0, [r7, #12]
 800747c:	f000 febe 	bl	80081fc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007480:	2300      	movs	r3, #0
 8007482:	2200      	movs	r2, #0
 8007484:	2100      	movs	r1, #0
 8007486:	68f8      	ldr	r0, [r7, #12]
 8007488:	f001 fb54 	bl	8008b34 <USBD_LL_PrepareReceive>
 800748c:	e04e      	b.n	800752c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800748e:	697b      	ldr	r3, [r7, #20]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	697a      	ldr	r2, [r7, #20]
 8007494:	6912      	ldr	r2, [r2, #16]
 8007496:	fbb3 f1f2 	udiv	r1, r3, r2
 800749a:	fb01 f202 	mul.w	r2, r1, r2
 800749e:	1a9b      	subs	r3, r3, r2
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d11c      	bne.n	80074de <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	689a      	ldr	r2, [r3, #8]
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80074ac:	429a      	cmp	r2, r3
 80074ae:	d316      	bcc.n	80074de <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	689a      	ldr	r2, [r3, #8]
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d20f      	bcs.n	80074de <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80074be:	2200      	movs	r2, #0
 80074c0:	2100      	movs	r1, #0
 80074c2:	68f8      	ldr	r0, [r7, #12]
 80074c4:	f000 fe9a 	bl	80081fc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2200      	movs	r2, #0
 80074cc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80074d0:	2300      	movs	r3, #0
 80074d2:	2200      	movs	r2, #0
 80074d4:	2100      	movs	r1, #0
 80074d6:	68f8      	ldr	r0, [r7, #12]
 80074d8:	f001 fb2c 	bl	8008b34 <USBD_LL_PrepareReceive>
 80074dc:	e026      	b.n	800752c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d00a      	beq.n	8007500 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80074f0:	2b03      	cmp	r3, #3
 80074f2:	d105      	bne.n	8007500 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80074fa:	68db      	ldr	r3, [r3, #12]
 80074fc:	68f8      	ldr	r0, [r7, #12]
 80074fe:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007500:	2180      	movs	r1, #128	@ 0x80
 8007502:	68f8      	ldr	r0, [r7, #12]
 8007504:	f001 fa6a 	bl	80089dc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007508:	68f8      	ldr	r0, [r7, #12]
 800750a:	f000 fecc 	bl	80082a6 <USBD_CtlReceiveStatus>
 800750e:	e00d      	b.n	800752c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007516:	2b04      	cmp	r3, #4
 8007518:	d004      	beq.n	8007524 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007520:	2b00      	cmp	r3, #0
 8007522:	d103      	bne.n	800752c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007524:	2180      	movs	r1, #128	@ 0x80
 8007526:	68f8      	ldr	r0, [r7, #12]
 8007528:	f001 fa58 	bl	80089dc <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007532:	2b01      	cmp	r3, #1
 8007534:	d11d      	bne.n	8007572 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007536:	68f8      	ldr	r0, [r7, #12]
 8007538:	f7ff fe81 	bl	800723e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2200      	movs	r2, #0
 8007540:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007544:	e015      	b.n	8007572 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800754c:	695b      	ldr	r3, [r3, #20]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d00d      	beq.n	800756e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007558:	2b03      	cmp	r3, #3
 800755a:	d108      	bne.n	800756e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007562:	695b      	ldr	r3, [r3, #20]
 8007564:	7afa      	ldrb	r2, [r7, #11]
 8007566:	4611      	mov	r1, r2
 8007568:	68f8      	ldr	r0, [r7, #12]
 800756a:	4798      	blx	r3
 800756c:	e001      	b.n	8007572 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800756e:	2302      	movs	r3, #2
 8007570:	e000      	b.n	8007574 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007572:	2300      	movs	r3, #0
}
 8007574:	4618      	mov	r0, r3
 8007576:	3718      	adds	r7, #24
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b082      	sub	sp, #8
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007584:	2340      	movs	r3, #64	@ 0x40
 8007586:	2200      	movs	r2, #0
 8007588:	2100      	movs	r1, #0
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f001 f9e1 	bl	8008952 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2201      	movs	r2, #1
 8007594:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2240      	movs	r2, #64	@ 0x40
 800759c:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80075a0:	2340      	movs	r3, #64	@ 0x40
 80075a2:	2200      	movs	r2, #0
 80075a4:	2180      	movs	r1, #128	@ 0x80
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f001 f9d3 	bl	8008952 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2201      	movs	r2, #1
 80075b0:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2240      	movs	r2, #64	@ 0x40
 80075b6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2201      	movs	r2, #1
 80075bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2200      	movs	r2, #0
 80075cc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d009      	beq.n	80075f4 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	687a      	ldr	r2, [r7, #4]
 80075ea:	6852      	ldr	r2, [r2, #4]
 80075ec:	b2d2      	uxtb	r2, r2
 80075ee:	4611      	mov	r1, r2
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	4798      	blx	r3
  }

  return USBD_OK;
 80075f4:	2300      	movs	r3, #0
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3708      	adds	r7, #8
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}

080075fe <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80075fe:	b480      	push	{r7}
 8007600:	b083      	sub	sp, #12
 8007602:	af00      	add	r7, sp, #0
 8007604:	6078      	str	r0, [r7, #4]
 8007606:	460b      	mov	r3, r1
 8007608:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	78fa      	ldrb	r2, [r7, #3]
 800760e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007610:	2300      	movs	r3, #0
}
 8007612:	4618      	mov	r0, r3
 8007614:	370c      	adds	r7, #12
 8007616:	46bd      	mov	sp, r7
 8007618:	bc80      	pop	{r7}
 800761a:	4770      	bx	lr

0800761c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800761c:	b480      	push	{r7}
 800761e:	b083      	sub	sp, #12
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2204      	movs	r2, #4
 8007634:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007638:	2300      	movs	r3, #0
}
 800763a:	4618      	mov	r0, r3
 800763c:	370c      	adds	r7, #12
 800763e:	46bd      	mov	sp, r7
 8007640:	bc80      	pop	{r7}
 8007642:	4770      	bx	lr

08007644 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007644:	b480      	push	{r7}
 8007646:	b083      	sub	sp, #12
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007652:	2b04      	cmp	r3, #4
 8007654:	d105      	bne.n	8007662 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007662:	2300      	movs	r3, #0
}
 8007664:	4618      	mov	r0, r3
 8007666:	370c      	adds	r7, #12
 8007668:	46bd      	mov	sp, r7
 800766a:	bc80      	pop	{r7}
 800766c:	4770      	bx	lr

0800766e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800766e:	b580      	push	{r7, lr}
 8007670:	b082      	sub	sp, #8
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800767c:	2b03      	cmp	r3, #3
 800767e:	d10b      	bne.n	8007698 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007686:	69db      	ldr	r3, [r3, #28]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d005      	beq.n	8007698 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007692:	69db      	ldr	r3, [r3, #28]
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007698:	2300      	movs	r3, #0
}
 800769a:	4618      	mov	r0, r3
 800769c:	3708      	adds	r7, #8
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}
	...

080076a4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b084      	sub	sp, #16
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
 80076ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80076ae:	2300      	movs	r3, #0
 80076b0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	781b      	ldrb	r3, [r3, #0]
 80076b6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80076ba:	2b40      	cmp	r3, #64	@ 0x40
 80076bc:	d005      	beq.n	80076ca <USBD_StdDevReq+0x26>
 80076be:	2b40      	cmp	r3, #64	@ 0x40
 80076c0:	d84f      	bhi.n	8007762 <USBD_StdDevReq+0xbe>
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d009      	beq.n	80076da <USBD_StdDevReq+0x36>
 80076c6:	2b20      	cmp	r3, #32
 80076c8:	d14b      	bne.n	8007762 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	6839      	ldr	r1, [r7, #0]
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	4798      	blx	r3
      break;
 80076d8:	e048      	b.n	800776c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	785b      	ldrb	r3, [r3, #1]
 80076de:	2b09      	cmp	r3, #9
 80076e0:	d839      	bhi.n	8007756 <USBD_StdDevReq+0xb2>
 80076e2:	a201      	add	r2, pc, #4	@ (adr r2, 80076e8 <USBD_StdDevReq+0x44>)
 80076e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076e8:	08007739 	.word	0x08007739
 80076ec:	0800774d 	.word	0x0800774d
 80076f0:	08007757 	.word	0x08007757
 80076f4:	08007743 	.word	0x08007743
 80076f8:	08007757 	.word	0x08007757
 80076fc:	0800771b 	.word	0x0800771b
 8007700:	08007711 	.word	0x08007711
 8007704:	08007757 	.word	0x08007757
 8007708:	0800772f 	.word	0x0800772f
 800770c:	08007725 	.word	0x08007725
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007710:	6839      	ldr	r1, [r7, #0]
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 f9dc 	bl	8007ad0 <USBD_GetDescriptor>
          break;
 8007718:	e022      	b.n	8007760 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800771a:	6839      	ldr	r1, [r7, #0]
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f000 fb3f 	bl	8007da0 <USBD_SetAddress>
          break;
 8007722:	e01d      	b.n	8007760 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007724:	6839      	ldr	r1, [r7, #0]
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 fb7e 	bl	8007e28 <USBD_SetConfig>
          break;
 800772c:	e018      	b.n	8007760 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800772e:	6839      	ldr	r1, [r7, #0]
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	f000 fc07 	bl	8007f44 <USBD_GetConfig>
          break;
 8007736:	e013      	b.n	8007760 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007738:	6839      	ldr	r1, [r7, #0]
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 fc37 	bl	8007fae <USBD_GetStatus>
          break;
 8007740:	e00e      	b.n	8007760 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007742:	6839      	ldr	r1, [r7, #0]
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f000 fc65 	bl	8008014 <USBD_SetFeature>
          break;
 800774a:	e009      	b.n	8007760 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800774c:	6839      	ldr	r1, [r7, #0]
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 fc74 	bl	800803c <USBD_ClrFeature>
          break;
 8007754:	e004      	b.n	8007760 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007756:	6839      	ldr	r1, [r7, #0]
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f000 fcc9 	bl	80080f0 <USBD_CtlError>
          break;
 800775e:	bf00      	nop
      }
      break;
 8007760:	e004      	b.n	800776c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007762:	6839      	ldr	r1, [r7, #0]
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 fcc3 	bl	80080f0 <USBD_CtlError>
      break;
 800776a:	bf00      	nop
  }

  return ret;
 800776c:	7bfb      	ldrb	r3, [r7, #15]
}
 800776e:	4618      	mov	r0, r3
 8007770:	3710      	adds	r7, #16
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
 8007776:	bf00      	nop

08007778 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b084      	sub	sp, #16
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
 8007780:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007782:	2300      	movs	r3, #0
 8007784:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	781b      	ldrb	r3, [r3, #0]
 800778a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800778e:	2b40      	cmp	r3, #64	@ 0x40
 8007790:	d005      	beq.n	800779e <USBD_StdItfReq+0x26>
 8007792:	2b40      	cmp	r3, #64	@ 0x40
 8007794:	d82e      	bhi.n	80077f4 <USBD_StdItfReq+0x7c>
 8007796:	2b00      	cmp	r3, #0
 8007798:	d001      	beq.n	800779e <USBD_StdItfReq+0x26>
 800779a:	2b20      	cmp	r3, #32
 800779c:	d12a      	bne.n	80077f4 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077a4:	3b01      	subs	r3, #1
 80077a6:	2b02      	cmp	r3, #2
 80077a8:	d81d      	bhi.n	80077e6 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	889b      	ldrh	r3, [r3, #4]
 80077ae:	b2db      	uxtb	r3, r3
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d813      	bhi.n	80077dc <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	6839      	ldr	r1, [r7, #0]
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	4798      	blx	r3
 80077c2:	4603      	mov	r3, r0
 80077c4:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	88db      	ldrh	r3, [r3, #6]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d110      	bne.n	80077f0 <USBD_StdItfReq+0x78>
 80077ce:	7bfb      	ldrb	r3, [r7, #15]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d10d      	bne.n	80077f0 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f000 fd53 	bl	8008280 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80077da:	e009      	b.n	80077f0 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80077dc:	6839      	ldr	r1, [r7, #0]
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f000 fc86 	bl	80080f0 <USBD_CtlError>
          break;
 80077e4:	e004      	b.n	80077f0 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80077e6:	6839      	ldr	r1, [r7, #0]
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 fc81 	bl	80080f0 <USBD_CtlError>
          break;
 80077ee:	e000      	b.n	80077f2 <USBD_StdItfReq+0x7a>
          break;
 80077f0:	bf00      	nop
      }
      break;
 80077f2:	e004      	b.n	80077fe <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80077f4:	6839      	ldr	r1, [r7, #0]
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 fc7a 	bl	80080f0 <USBD_CtlError>
      break;
 80077fc:	bf00      	nop
  }

  return USBD_OK;
 80077fe:	2300      	movs	r3, #0
}
 8007800:	4618      	mov	r0, r3
 8007802:	3710      	adds	r7, #16
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}

08007808 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007812:	2300      	movs	r3, #0
 8007814:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	889b      	ldrh	r3, [r3, #4]
 800781a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	781b      	ldrb	r3, [r3, #0]
 8007820:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007824:	2b40      	cmp	r3, #64	@ 0x40
 8007826:	d007      	beq.n	8007838 <USBD_StdEPReq+0x30>
 8007828:	2b40      	cmp	r3, #64	@ 0x40
 800782a:	f200 8146 	bhi.w	8007aba <USBD_StdEPReq+0x2b2>
 800782e:	2b00      	cmp	r3, #0
 8007830:	d00a      	beq.n	8007848 <USBD_StdEPReq+0x40>
 8007832:	2b20      	cmp	r3, #32
 8007834:	f040 8141 	bne.w	8007aba <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800783e:	689b      	ldr	r3, [r3, #8]
 8007840:	6839      	ldr	r1, [r7, #0]
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	4798      	blx	r3
      break;
 8007846:	e13d      	b.n	8007ac4 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	781b      	ldrb	r3, [r3, #0]
 800784c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007850:	2b20      	cmp	r3, #32
 8007852:	d10a      	bne.n	800786a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800785a:	689b      	ldr	r3, [r3, #8]
 800785c:	6839      	ldr	r1, [r7, #0]
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	4798      	blx	r3
 8007862:	4603      	mov	r3, r0
 8007864:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007866:	7bfb      	ldrb	r3, [r7, #15]
 8007868:	e12d      	b.n	8007ac6 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	785b      	ldrb	r3, [r3, #1]
 800786e:	2b03      	cmp	r3, #3
 8007870:	d007      	beq.n	8007882 <USBD_StdEPReq+0x7a>
 8007872:	2b03      	cmp	r3, #3
 8007874:	f300 811b 	bgt.w	8007aae <USBD_StdEPReq+0x2a6>
 8007878:	2b00      	cmp	r3, #0
 800787a:	d072      	beq.n	8007962 <USBD_StdEPReq+0x15a>
 800787c:	2b01      	cmp	r3, #1
 800787e:	d03a      	beq.n	80078f6 <USBD_StdEPReq+0xee>
 8007880:	e115      	b.n	8007aae <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007888:	2b02      	cmp	r3, #2
 800788a:	d002      	beq.n	8007892 <USBD_StdEPReq+0x8a>
 800788c:	2b03      	cmp	r3, #3
 800788e:	d015      	beq.n	80078bc <USBD_StdEPReq+0xb4>
 8007890:	e02b      	b.n	80078ea <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007892:	7bbb      	ldrb	r3, [r7, #14]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d00c      	beq.n	80078b2 <USBD_StdEPReq+0xaa>
 8007898:	7bbb      	ldrb	r3, [r7, #14]
 800789a:	2b80      	cmp	r3, #128	@ 0x80
 800789c:	d009      	beq.n	80078b2 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800789e:	7bbb      	ldrb	r3, [r7, #14]
 80078a0:	4619      	mov	r1, r3
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f001 f89a 	bl	80089dc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80078a8:	2180      	movs	r1, #128	@ 0x80
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f001 f896 	bl	80089dc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80078b0:	e020      	b.n	80078f4 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80078b2:	6839      	ldr	r1, [r7, #0]
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 fc1b 	bl	80080f0 <USBD_CtlError>
              break;
 80078ba:	e01b      	b.n	80078f4 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	885b      	ldrh	r3, [r3, #2]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d10e      	bne.n	80078e2 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80078c4:	7bbb      	ldrb	r3, [r7, #14]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d00b      	beq.n	80078e2 <USBD_StdEPReq+0xda>
 80078ca:	7bbb      	ldrb	r3, [r7, #14]
 80078cc:	2b80      	cmp	r3, #128	@ 0x80
 80078ce:	d008      	beq.n	80078e2 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	88db      	ldrh	r3, [r3, #6]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d104      	bne.n	80078e2 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80078d8:	7bbb      	ldrb	r3, [r7, #14]
 80078da:	4619      	mov	r1, r3
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f001 f87d 	bl	80089dc <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f000 fccc 	bl	8008280 <USBD_CtlSendStatus>

              break;
 80078e8:	e004      	b.n	80078f4 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80078ea:	6839      	ldr	r1, [r7, #0]
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f000 fbff 	bl	80080f0 <USBD_CtlError>
              break;
 80078f2:	bf00      	nop
          }
          break;
 80078f4:	e0e0      	b.n	8007ab8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80078fc:	2b02      	cmp	r3, #2
 80078fe:	d002      	beq.n	8007906 <USBD_StdEPReq+0xfe>
 8007900:	2b03      	cmp	r3, #3
 8007902:	d015      	beq.n	8007930 <USBD_StdEPReq+0x128>
 8007904:	e026      	b.n	8007954 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007906:	7bbb      	ldrb	r3, [r7, #14]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d00c      	beq.n	8007926 <USBD_StdEPReq+0x11e>
 800790c:	7bbb      	ldrb	r3, [r7, #14]
 800790e:	2b80      	cmp	r3, #128	@ 0x80
 8007910:	d009      	beq.n	8007926 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007912:	7bbb      	ldrb	r3, [r7, #14]
 8007914:	4619      	mov	r1, r3
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f001 f860 	bl	80089dc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800791c:	2180      	movs	r1, #128	@ 0x80
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f001 f85c 	bl	80089dc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007924:	e01c      	b.n	8007960 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8007926:	6839      	ldr	r1, [r7, #0]
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f000 fbe1 	bl	80080f0 <USBD_CtlError>
              break;
 800792e:	e017      	b.n	8007960 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	885b      	ldrh	r3, [r3, #2]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d112      	bne.n	800795e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007938:	7bbb      	ldrb	r3, [r7, #14]
 800793a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800793e:	2b00      	cmp	r3, #0
 8007940:	d004      	beq.n	800794c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007942:	7bbb      	ldrb	r3, [r7, #14]
 8007944:	4619      	mov	r1, r3
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f001 f867 	bl	8008a1a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f000 fc97 	bl	8008280 <USBD_CtlSendStatus>
              }
              break;
 8007952:	e004      	b.n	800795e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8007954:	6839      	ldr	r1, [r7, #0]
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f000 fbca 	bl	80080f0 <USBD_CtlError>
              break;
 800795c:	e000      	b.n	8007960 <USBD_StdEPReq+0x158>
              break;
 800795e:	bf00      	nop
          }
          break;
 8007960:	e0aa      	b.n	8007ab8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007968:	2b02      	cmp	r3, #2
 800796a:	d002      	beq.n	8007972 <USBD_StdEPReq+0x16a>
 800796c:	2b03      	cmp	r3, #3
 800796e:	d032      	beq.n	80079d6 <USBD_StdEPReq+0x1ce>
 8007970:	e097      	b.n	8007aa2 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007972:	7bbb      	ldrb	r3, [r7, #14]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d007      	beq.n	8007988 <USBD_StdEPReq+0x180>
 8007978:	7bbb      	ldrb	r3, [r7, #14]
 800797a:	2b80      	cmp	r3, #128	@ 0x80
 800797c:	d004      	beq.n	8007988 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800797e:	6839      	ldr	r1, [r7, #0]
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f000 fbb5 	bl	80080f0 <USBD_CtlError>
                break;
 8007986:	e091      	b.n	8007aac <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007988:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800798c:	2b00      	cmp	r3, #0
 800798e:	da0b      	bge.n	80079a8 <USBD_StdEPReq+0x1a0>
 8007990:	7bbb      	ldrb	r3, [r7, #14]
 8007992:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007996:	4613      	mov	r3, r2
 8007998:	009b      	lsls	r3, r3, #2
 800799a:	4413      	add	r3, r2
 800799c:	009b      	lsls	r3, r3, #2
 800799e:	3310      	adds	r3, #16
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	4413      	add	r3, r2
 80079a4:	3304      	adds	r3, #4
 80079a6:	e00b      	b.n	80079c0 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80079a8:	7bbb      	ldrb	r3, [r7, #14]
 80079aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80079ae:	4613      	mov	r3, r2
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	4413      	add	r3, r2
 80079b4:	009b      	lsls	r3, r3, #2
 80079b6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80079ba:	687a      	ldr	r2, [r7, #4]
 80079bc:	4413      	add	r3, r2
 80079be:	3304      	adds	r3, #4
 80079c0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	2200      	movs	r2, #0
 80079c6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	2202      	movs	r2, #2
 80079cc:	4619      	mov	r1, r3
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f000 fbf8 	bl	80081c4 <USBD_CtlSendData>
              break;
 80079d4:	e06a      	b.n	8007aac <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80079d6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	da11      	bge.n	8007a02 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80079de:	7bbb      	ldrb	r3, [r7, #14]
 80079e0:	f003 020f 	and.w	r2, r3, #15
 80079e4:	6879      	ldr	r1, [r7, #4]
 80079e6:	4613      	mov	r3, r2
 80079e8:	009b      	lsls	r3, r3, #2
 80079ea:	4413      	add	r3, r2
 80079ec:	009b      	lsls	r3, r3, #2
 80079ee:	440b      	add	r3, r1
 80079f0:	3318      	adds	r3, #24
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d117      	bne.n	8007a28 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80079f8:	6839      	ldr	r1, [r7, #0]
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f000 fb78 	bl	80080f0 <USBD_CtlError>
                  break;
 8007a00:	e054      	b.n	8007aac <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007a02:	7bbb      	ldrb	r3, [r7, #14]
 8007a04:	f003 020f 	and.w	r2, r3, #15
 8007a08:	6879      	ldr	r1, [r7, #4]
 8007a0a:	4613      	mov	r3, r2
 8007a0c:	009b      	lsls	r3, r3, #2
 8007a0e:	4413      	add	r3, r2
 8007a10:	009b      	lsls	r3, r3, #2
 8007a12:	440b      	add	r3, r1
 8007a14:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d104      	bne.n	8007a28 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007a1e:	6839      	ldr	r1, [r7, #0]
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f000 fb65 	bl	80080f0 <USBD_CtlError>
                  break;
 8007a26:	e041      	b.n	8007aac <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	da0b      	bge.n	8007a48 <USBD_StdEPReq+0x240>
 8007a30:	7bbb      	ldrb	r3, [r7, #14]
 8007a32:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007a36:	4613      	mov	r3, r2
 8007a38:	009b      	lsls	r3, r3, #2
 8007a3a:	4413      	add	r3, r2
 8007a3c:	009b      	lsls	r3, r3, #2
 8007a3e:	3310      	adds	r3, #16
 8007a40:	687a      	ldr	r2, [r7, #4]
 8007a42:	4413      	add	r3, r2
 8007a44:	3304      	adds	r3, #4
 8007a46:	e00b      	b.n	8007a60 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007a48:	7bbb      	ldrb	r3, [r7, #14]
 8007a4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a4e:	4613      	mov	r3, r2
 8007a50:	009b      	lsls	r3, r3, #2
 8007a52:	4413      	add	r3, r2
 8007a54:	009b      	lsls	r3, r3, #2
 8007a56:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	4413      	add	r3, r2
 8007a5e:	3304      	adds	r3, #4
 8007a60:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007a62:	7bbb      	ldrb	r3, [r7, #14]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d002      	beq.n	8007a6e <USBD_StdEPReq+0x266>
 8007a68:	7bbb      	ldrb	r3, [r7, #14]
 8007a6a:	2b80      	cmp	r3, #128	@ 0x80
 8007a6c:	d103      	bne.n	8007a76 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	2200      	movs	r2, #0
 8007a72:	601a      	str	r2, [r3, #0]
 8007a74:	e00e      	b.n	8007a94 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007a76:	7bbb      	ldrb	r3, [r7, #14]
 8007a78:	4619      	mov	r1, r3
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 ffec 	bl	8008a58 <USBD_LL_IsStallEP>
 8007a80:	4603      	mov	r3, r0
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d003      	beq.n	8007a8e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	2201      	movs	r2, #1
 8007a8a:	601a      	str	r2, [r3, #0]
 8007a8c:	e002      	b.n	8007a94 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	2200      	movs	r2, #0
 8007a92:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	2202      	movs	r2, #2
 8007a98:	4619      	mov	r1, r3
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 fb92 	bl	80081c4 <USBD_CtlSendData>
              break;
 8007aa0:	e004      	b.n	8007aac <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8007aa2:	6839      	ldr	r1, [r7, #0]
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f000 fb23 	bl	80080f0 <USBD_CtlError>
              break;
 8007aaa:	bf00      	nop
          }
          break;
 8007aac:	e004      	b.n	8007ab8 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8007aae:	6839      	ldr	r1, [r7, #0]
 8007ab0:	6878      	ldr	r0, [r7, #4]
 8007ab2:	f000 fb1d 	bl	80080f0 <USBD_CtlError>
          break;
 8007ab6:	bf00      	nop
      }
      break;
 8007ab8:	e004      	b.n	8007ac4 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8007aba:	6839      	ldr	r1, [r7, #0]
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 fb17 	bl	80080f0 <USBD_CtlError>
      break;
 8007ac2:	bf00      	nop
  }

  return ret;
 8007ac4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3710      	adds	r7, #16
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}
	...

08007ad0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b084      	sub	sp, #16
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
 8007ad8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007ada:	2300      	movs	r3, #0
 8007adc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	885b      	ldrh	r3, [r3, #2]
 8007aea:	0a1b      	lsrs	r3, r3, #8
 8007aec:	b29b      	uxth	r3, r3
 8007aee:	3b01      	subs	r3, #1
 8007af0:	2b06      	cmp	r3, #6
 8007af2:	f200 8128 	bhi.w	8007d46 <USBD_GetDescriptor+0x276>
 8007af6:	a201      	add	r2, pc, #4	@ (adr r2, 8007afc <USBD_GetDescriptor+0x2c>)
 8007af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007afc:	08007b19 	.word	0x08007b19
 8007b00:	08007b31 	.word	0x08007b31
 8007b04:	08007b71 	.word	0x08007b71
 8007b08:	08007d47 	.word	0x08007d47
 8007b0c:	08007d47 	.word	0x08007d47
 8007b10:	08007ce7 	.word	0x08007ce7
 8007b14:	08007d13 	.word	0x08007d13
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	687a      	ldr	r2, [r7, #4]
 8007b22:	7c12      	ldrb	r2, [r2, #16]
 8007b24:	f107 0108 	add.w	r1, r7, #8
 8007b28:	4610      	mov	r0, r2
 8007b2a:	4798      	blx	r3
 8007b2c:	60f8      	str	r0, [r7, #12]
      break;
 8007b2e:	e112      	b.n	8007d56 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	7c1b      	ldrb	r3, [r3, #16]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d10d      	bne.n	8007b54 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b40:	f107 0208 	add.w	r2, r7, #8
 8007b44:	4610      	mov	r0, r2
 8007b46:	4798      	blx	r3
 8007b48:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	3301      	adds	r3, #1
 8007b4e:	2202      	movs	r2, #2
 8007b50:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007b52:	e100      	b.n	8007d56 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b5c:	f107 0208 	add.w	r2, r7, #8
 8007b60:	4610      	mov	r0, r2
 8007b62:	4798      	blx	r3
 8007b64:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	3301      	adds	r3, #1
 8007b6a:	2202      	movs	r2, #2
 8007b6c:	701a      	strb	r2, [r3, #0]
      break;
 8007b6e:	e0f2      	b.n	8007d56 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	885b      	ldrh	r3, [r3, #2]
 8007b74:	b2db      	uxtb	r3, r3
 8007b76:	2b05      	cmp	r3, #5
 8007b78:	f200 80ac 	bhi.w	8007cd4 <USBD_GetDescriptor+0x204>
 8007b7c:	a201      	add	r2, pc, #4	@ (adr r2, 8007b84 <USBD_GetDescriptor+0xb4>)
 8007b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b82:	bf00      	nop
 8007b84:	08007b9d 	.word	0x08007b9d
 8007b88:	08007bd1 	.word	0x08007bd1
 8007b8c:	08007c05 	.word	0x08007c05
 8007b90:	08007c39 	.word	0x08007c39
 8007b94:	08007c6d 	.word	0x08007c6d
 8007b98:	08007ca1 	.word	0x08007ca1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d00b      	beq.n	8007bc0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	7c12      	ldrb	r2, [r2, #16]
 8007bb4:	f107 0108 	add.w	r1, r7, #8
 8007bb8:	4610      	mov	r0, r2
 8007bba:	4798      	blx	r3
 8007bbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007bbe:	e091      	b.n	8007ce4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007bc0:	6839      	ldr	r1, [r7, #0]
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 fa94 	bl	80080f0 <USBD_CtlError>
            err++;
 8007bc8:	7afb      	ldrb	r3, [r7, #11]
 8007bca:	3301      	adds	r3, #1
 8007bcc:	72fb      	strb	r3, [r7, #11]
          break;
 8007bce:	e089      	b.n	8007ce4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d00b      	beq.n	8007bf4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007be2:	689b      	ldr	r3, [r3, #8]
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	7c12      	ldrb	r2, [r2, #16]
 8007be8:	f107 0108 	add.w	r1, r7, #8
 8007bec:	4610      	mov	r0, r2
 8007bee:	4798      	blx	r3
 8007bf0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007bf2:	e077      	b.n	8007ce4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007bf4:	6839      	ldr	r1, [r7, #0]
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f000 fa7a 	bl	80080f0 <USBD_CtlError>
            err++;
 8007bfc:	7afb      	ldrb	r3, [r7, #11]
 8007bfe:	3301      	adds	r3, #1
 8007c00:	72fb      	strb	r3, [r7, #11]
          break;
 8007c02:	e06f      	b.n	8007ce4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d00b      	beq.n	8007c28 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	687a      	ldr	r2, [r7, #4]
 8007c1a:	7c12      	ldrb	r2, [r2, #16]
 8007c1c:	f107 0108 	add.w	r1, r7, #8
 8007c20:	4610      	mov	r0, r2
 8007c22:	4798      	blx	r3
 8007c24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007c26:	e05d      	b.n	8007ce4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007c28:	6839      	ldr	r1, [r7, #0]
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 fa60 	bl	80080f0 <USBD_CtlError>
            err++;
 8007c30:	7afb      	ldrb	r3, [r7, #11]
 8007c32:	3301      	adds	r3, #1
 8007c34:	72fb      	strb	r3, [r7, #11]
          break;
 8007c36:	e055      	b.n	8007ce4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007c3e:	691b      	ldr	r3, [r3, #16]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d00b      	beq.n	8007c5c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007c4a:	691b      	ldr	r3, [r3, #16]
 8007c4c:	687a      	ldr	r2, [r7, #4]
 8007c4e:	7c12      	ldrb	r2, [r2, #16]
 8007c50:	f107 0108 	add.w	r1, r7, #8
 8007c54:	4610      	mov	r0, r2
 8007c56:	4798      	blx	r3
 8007c58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007c5a:	e043      	b.n	8007ce4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007c5c:	6839      	ldr	r1, [r7, #0]
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f000 fa46 	bl	80080f0 <USBD_CtlError>
            err++;
 8007c64:	7afb      	ldrb	r3, [r7, #11]
 8007c66:	3301      	adds	r3, #1
 8007c68:	72fb      	strb	r3, [r7, #11]
          break;
 8007c6a:	e03b      	b.n	8007ce4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007c72:	695b      	ldr	r3, [r3, #20]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d00b      	beq.n	8007c90 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007c7e:	695b      	ldr	r3, [r3, #20]
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	7c12      	ldrb	r2, [r2, #16]
 8007c84:	f107 0108 	add.w	r1, r7, #8
 8007c88:	4610      	mov	r0, r2
 8007c8a:	4798      	blx	r3
 8007c8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007c8e:	e029      	b.n	8007ce4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007c90:	6839      	ldr	r1, [r7, #0]
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f000 fa2c 	bl	80080f0 <USBD_CtlError>
            err++;
 8007c98:	7afb      	ldrb	r3, [r7, #11]
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	72fb      	strb	r3, [r7, #11]
          break;
 8007c9e:	e021      	b.n	8007ce4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007ca6:	699b      	ldr	r3, [r3, #24]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d00b      	beq.n	8007cc4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007cb2:	699b      	ldr	r3, [r3, #24]
 8007cb4:	687a      	ldr	r2, [r7, #4]
 8007cb6:	7c12      	ldrb	r2, [r2, #16]
 8007cb8:	f107 0108 	add.w	r1, r7, #8
 8007cbc:	4610      	mov	r0, r2
 8007cbe:	4798      	blx	r3
 8007cc0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007cc2:	e00f      	b.n	8007ce4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007cc4:	6839      	ldr	r1, [r7, #0]
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f000 fa12 	bl	80080f0 <USBD_CtlError>
            err++;
 8007ccc:	7afb      	ldrb	r3, [r7, #11]
 8007cce:	3301      	adds	r3, #1
 8007cd0:	72fb      	strb	r3, [r7, #11]
          break;
 8007cd2:	e007      	b.n	8007ce4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8007cd4:	6839      	ldr	r1, [r7, #0]
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f000 fa0a 	bl	80080f0 <USBD_CtlError>
          err++;
 8007cdc:	7afb      	ldrb	r3, [r7, #11]
 8007cde:	3301      	adds	r3, #1
 8007ce0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8007ce2:	e038      	b.n	8007d56 <USBD_GetDescriptor+0x286>
 8007ce4:	e037      	b.n	8007d56 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	7c1b      	ldrb	r3, [r3, #16]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d109      	bne.n	8007d02 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cf6:	f107 0208 	add.w	r2, r7, #8
 8007cfa:	4610      	mov	r0, r2
 8007cfc:	4798      	blx	r3
 8007cfe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007d00:	e029      	b.n	8007d56 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007d02:	6839      	ldr	r1, [r7, #0]
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	f000 f9f3 	bl	80080f0 <USBD_CtlError>
        err++;
 8007d0a:	7afb      	ldrb	r3, [r7, #11]
 8007d0c:	3301      	adds	r3, #1
 8007d0e:	72fb      	strb	r3, [r7, #11]
      break;
 8007d10:	e021      	b.n	8007d56 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	7c1b      	ldrb	r3, [r3, #16]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d10d      	bne.n	8007d36 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d22:	f107 0208 	add.w	r2, r7, #8
 8007d26:	4610      	mov	r0, r2
 8007d28:	4798      	blx	r3
 8007d2a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	3301      	adds	r3, #1
 8007d30:	2207      	movs	r2, #7
 8007d32:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007d34:	e00f      	b.n	8007d56 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007d36:	6839      	ldr	r1, [r7, #0]
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 f9d9 	bl	80080f0 <USBD_CtlError>
        err++;
 8007d3e:	7afb      	ldrb	r3, [r7, #11]
 8007d40:	3301      	adds	r3, #1
 8007d42:	72fb      	strb	r3, [r7, #11]
      break;
 8007d44:	e007      	b.n	8007d56 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007d46:	6839      	ldr	r1, [r7, #0]
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f000 f9d1 	bl	80080f0 <USBD_CtlError>
      err++;
 8007d4e:	7afb      	ldrb	r3, [r7, #11]
 8007d50:	3301      	adds	r3, #1
 8007d52:	72fb      	strb	r3, [r7, #11]
      break;
 8007d54:	bf00      	nop
  }

  if (err != 0U)
 8007d56:	7afb      	ldrb	r3, [r7, #11]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d11c      	bne.n	8007d96 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8007d5c:	893b      	ldrh	r3, [r7, #8]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d011      	beq.n	8007d86 <USBD_GetDescriptor+0x2b6>
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	88db      	ldrh	r3, [r3, #6]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d00d      	beq.n	8007d86 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	88da      	ldrh	r2, [r3, #6]
 8007d6e:	893b      	ldrh	r3, [r7, #8]
 8007d70:	4293      	cmp	r3, r2
 8007d72:	bf28      	it	cs
 8007d74:	4613      	movcs	r3, r2
 8007d76:	b29b      	uxth	r3, r3
 8007d78:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007d7a:	893b      	ldrh	r3, [r7, #8]
 8007d7c:	461a      	mov	r2, r3
 8007d7e:	68f9      	ldr	r1, [r7, #12]
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f000 fa1f 	bl	80081c4 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	88db      	ldrh	r3, [r3, #6]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d104      	bne.n	8007d98 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 fa76 	bl	8008280 <USBD_CtlSendStatus>
 8007d94:	e000      	b.n	8007d98 <USBD_GetDescriptor+0x2c8>
    return;
 8007d96:	bf00      	nop
    }
  }
}
 8007d98:	3710      	adds	r7, #16
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
 8007d9e:	bf00      	nop

08007da0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b084      	sub	sp, #16
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	889b      	ldrh	r3, [r3, #4]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d130      	bne.n	8007e14 <USBD_SetAddress+0x74>
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	88db      	ldrh	r3, [r3, #6]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d12c      	bne.n	8007e14 <USBD_SetAddress+0x74>
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	885b      	ldrh	r3, [r3, #2]
 8007dbe:	2b7f      	cmp	r3, #127	@ 0x7f
 8007dc0:	d828      	bhi.n	8007e14 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	885b      	ldrh	r3, [r3, #2]
 8007dc6:	b2db      	uxtb	r3, r3
 8007dc8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007dcc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007dd4:	2b03      	cmp	r3, #3
 8007dd6:	d104      	bne.n	8007de2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8007dd8:	6839      	ldr	r1, [r7, #0]
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f000 f988 	bl	80080f0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007de0:	e01d      	b.n	8007e1e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	7bfa      	ldrb	r2, [r7, #15]
 8007de6:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007dea:	7bfb      	ldrb	r3, [r7, #15]
 8007dec:	4619      	mov	r1, r3
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 fe5e 	bl	8008ab0 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f000 fa43 	bl	8008280 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007dfa:	7bfb      	ldrb	r3, [r7, #15]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d004      	beq.n	8007e0a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2202      	movs	r2, #2
 8007e04:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e08:	e009      	b.n	8007e1e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2201      	movs	r2, #1
 8007e0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e12:	e004      	b.n	8007e1e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007e14:	6839      	ldr	r1, [r7, #0]
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f000 f96a 	bl	80080f0 <USBD_CtlError>
  }
}
 8007e1c:	bf00      	nop
 8007e1e:	bf00      	nop
 8007e20:	3710      	adds	r7, #16
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
	...

08007e28 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	885b      	ldrh	r3, [r3, #2]
 8007e36:	b2da      	uxtb	r2, r3
 8007e38:	4b41      	ldr	r3, [pc, #260]	@ (8007f40 <USBD_SetConfig+0x118>)
 8007e3a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007e3c:	4b40      	ldr	r3, [pc, #256]	@ (8007f40 <USBD_SetConfig+0x118>)
 8007e3e:	781b      	ldrb	r3, [r3, #0]
 8007e40:	2b01      	cmp	r3, #1
 8007e42:	d904      	bls.n	8007e4e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8007e44:	6839      	ldr	r1, [r7, #0]
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 f952 	bl	80080f0 <USBD_CtlError>
 8007e4c:	e075      	b.n	8007f3a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e54:	2b02      	cmp	r3, #2
 8007e56:	d002      	beq.n	8007e5e <USBD_SetConfig+0x36>
 8007e58:	2b03      	cmp	r3, #3
 8007e5a:	d023      	beq.n	8007ea4 <USBD_SetConfig+0x7c>
 8007e5c:	e062      	b.n	8007f24 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8007e5e:	4b38      	ldr	r3, [pc, #224]	@ (8007f40 <USBD_SetConfig+0x118>)
 8007e60:	781b      	ldrb	r3, [r3, #0]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d01a      	beq.n	8007e9c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8007e66:	4b36      	ldr	r3, [pc, #216]	@ (8007f40 <USBD_SetConfig+0x118>)
 8007e68:	781b      	ldrb	r3, [r3, #0]
 8007e6a:	461a      	mov	r2, r3
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2203      	movs	r2, #3
 8007e74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007e78:	4b31      	ldr	r3, [pc, #196]	@ (8007f40 <USBD_SetConfig+0x118>)
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f7ff f9e7 	bl	8007252 <USBD_SetClassConfig>
 8007e84:	4603      	mov	r3, r0
 8007e86:	2b02      	cmp	r3, #2
 8007e88:	d104      	bne.n	8007e94 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8007e8a:	6839      	ldr	r1, [r7, #0]
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f000 f92f 	bl	80080f0 <USBD_CtlError>
            return;
 8007e92:	e052      	b.n	8007f3a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f000 f9f3 	bl	8008280 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007e9a:	e04e      	b.n	8007f3a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f000 f9ef 	bl	8008280 <USBD_CtlSendStatus>
        break;
 8007ea2:	e04a      	b.n	8007f3a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8007ea4:	4b26      	ldr	r3, [pc, #152]	@ (8007f40 <USBD_SetConfig+0x118>)
 8007ea6:	781b      	ldrb	r3, [r3, #0]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d112      	bne.n	8007ed2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2202      	movs	r2, #2
 8007eb0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8007eb4:	4b22      	ldr	r3, [pc, #136]	@ (8007f40 <USBD_SetConfig+0x118>)
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	461a      	mov	r2, r3
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8007ebe:	4b20      	ldr	r3, [pc, #128]	@ (8007f40 <USBD_SetConfig+0x118>)
 8007ec0:	781b      	ldrb	r3, [r3, #0]
 8007ec2:	4619      	mov	r1, r3
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f7ff f9e3 	bl	8007290 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 f9d8 	bl	8008280 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007ed0:	e033      	b.n	8007f3a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8007ed2:	4b1b      	ldr	r3, [pc, #108]	@ (8007f40 <USBD_SetConfig+0x118>)
 8007ed4:	781b      	ldrb	r3, [r3, #0]
 8007ed6:	461a      	mov	r2, r3
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d01d      	beq.n	8007f1c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	b2db      	uxtb	r3, r3
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f7ff f9d1 	bl	8007290 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8007eee:	4b14      	ldr	r3, [pc, #80]	@ (8007f40 <USBD_SetConfig+0x118>)
 8007ef0:	781b      	ldrb	r3, [r3, #0]
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007ef8:	4b11      	ldr	r3, [pc, #68]	@ (8007f40 <USBD_SetConfig+0x118>)
 8007efa:	781b      	ldrb	r3, [r3, #0]
 8007efc:	4619      	mov	r1, r3
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f7ff f9a7 	bl	8007252 <USBD_SetClassConfig>
 8007f04:	4603      	mov	r3, r0
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	d104      	bne.n	8007f14 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8007f0a:	6839      	ldr	r1, [r7, #0]
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 f8ef 	bl	80080f0 <USBD_CtlError>
            return;
 8007f12:	e012      	b.n	8007f3a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f000 f9b3 	bl	8008280 <USBD_CtlSendStatus>
        break;
 8007f1a:	e00e      	b.n	8007f3a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007f1c:	6878      	ldr	r0, [r7, #4]
 8007f1e:	f000 f9af 	bl	8008280 <USBD_CtlSendStatus>
        break;
 8007f22:	e00a      	b.n	8007f3a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8007f24:	6839      	ldr	r1, [r7, #0]
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	f000 f8e2 	bl	80080f0 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8007f2c:	4b04      	ldr	r3, [pc, #16]	@ (8007f40 <USBD_SetConfig+0x118>)
 8007f2e:	781b      	ldrb	r3, [r3, #0]
 8007f30:	4619      	mov	r1, r3
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	f7ff f9ac 	bl	8007290 <USBD_ClrClassConfig>
        break;
 8007f38:	bf00      	nop
    }
  }
}
 8007f3a:	3708      	adds	r7, #8
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}
 8007f40:	20000238 	.word	0x20000238

08007f44 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b082      	sub	sp, #8
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
 8007f4c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	88db      	ldrh	r3, [r3, #6]
 8007f52:	2b01      	cmp	r3, #1
 8007f54:	d004      	beq.n	8007f60 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007f56:	6839      	ldr	r1, [r7, #0]
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f000 f8c9 	bl	80080f0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007f5e:	e022      	b.n	8007fa6 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f66:	2b02      	cmp	r3, #2
 8007f68:	dc02      	bgt.n	8007f70 <USBD_GetConfig+0x2c>
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	dc03      	bgt.n	8007f76 <USBD_GetConfig+0x32>
 8007f6e:	e015      	b.n	8007f9c <USBD_GetConfig+0x58>
 8007f70:	2b03      	cmp	r3, #3
 8007f72:	d00b      	beq.n	8007f8c <USBD_GetConfig+0x48>
 8007f74:	e012      	b.n	8007f9c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	3308      	adds	r3, #8
 8007f80:	2201      	movs	r2, #1
 8007f82:	4619      	mov	r1, r3
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f000 f91d 	bl	80081c4 <USBD_CtlSendData>
        break;
 8007f8a:	e00c      	b.n	8007fa6 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	3304      	adds	r3, #4
 8007f90:	2201      	movs	r2, #1
 8007f92:	4619      	mov	r1, r3
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f000 f915 	bl	80081c4 <USBD_CtlSendData>
        break;
 8007f9a:	e004      	b.n	8007fa6 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8007f9c:	6839      	ldr	r1, [r7, #0]
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f000 f8a6 	bl	80080f0 <USBD_CtlError>
        break;
 8007fa4:	bf00      	nop
}
 8007fa6:	bf00      	nop
 8007fa8:	3708      	adds	r7, #8
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}

08007fae <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007fae:	b580      	push	{r7, lr}
 8007fb0:	b082      	sub	sp, #8
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	6078      	str	r0, [r7, #4]
 8007fb6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fbe:	3b01      	subs	r3, #1
 8007fc0:	2b02      	cmp	r3, #2
 8007fc2:	d81e      	bhi.n	8008002 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	88db      	ldrh	r3, [r3, #6]
 8007fc8:	2b02      	cmp	r3, #2
 8007fca:	d004      	beq.n	8007fd6 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8007fcc:	6839      	ldr	r1, [r7, #0]
 8007fce:	6878      	ldr	r0, [r7, #4]
 8007fd0:	f000 f88e 	bl	80080f0 <USBD_CtlError>
        break;
 8007fd4:	e01a      	b.n	800800c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2201      	movs	r2, #1
 8007fda:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d005      	beq.n	8007ff2 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	68db      	ldr	r3, [r3, #12]
 8007fea:	f043 0202 	orr.w	r2, r3, #2
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	330c      	adds	r3, #12
 8007ff6:	2202      	movs	r2, #2
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f000 f8e2 	bl	80081c4 <USBD_CtlSendData>
      break;
 8008000:	e004      	b.n	800800c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008002:	6839      	ldr	r1, [r7, #0]
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f000 f873 	bl	80080f0 <USBD_CtlError>
      break;
 800800a:	bf00      	nop
  }
}
 800800c:	bf00      	nop
 800800e:	3708      	adds	r7, #8
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}

08008014 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b082      	sub	sp, #8
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	885b      	ldrh	r3, [r3, #2]
 8008022:	2b01      	cmp	r3, #1
 8008024:	d106      	bne.n	8008034 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2201      	movs	r2, #1
 800802a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f000 f926 	bl	8008280 <USBD_CtlSendStatus>
  }
}
 8008034:	bf00      	nop
 8008036:	3708      	adds	r7, #8
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b082      	sub	sp, #8
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800804c:	3b01      	subs	r3, #1
 800804e:	2b02      	cmp	r3, #2
 8008050:	d80b      	bhi.n	800806a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	885b      	ldrh	r3, [r3, #2]
 8008056:	2b01      	cmp	r3, #1
 8008058:	d10c      	bne.n	8008074 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2200      	movs	r2, #0
 800805e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f000 f90c 	bl	8008280 <USBD_CtlSendStatus>
      }
      break;
 8008068:	e004      	b.n	8008074 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800806a:	6839      	ldr	r1, [r7, #0]
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f000 f83f 	bl	80080f0 <USBD_CtlError>
      break;
 8008072:	e000      	b.n	8008076 <USBD_ClrFeature+0x3a>
      break;
 8008074:	bf00      	nop
  }
}
 8008076:	bf00      	nop
 8008078:	3708      	adds	r7, #8
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}

0800807e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800807e:	b480      	push	{r7}
 8008080:	b083      	sub	sp, #12
 8008082:	af00      	add	r7, sp, #0
 8008084:	6078      	str	r0, [r7, #4]
 8008086:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	781a      	ldrb	r2, [r3, #0]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	785a      	ldrb	r2, [r3, #1]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	3302      	adds	r3, #2
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	461a      	mov	r2, r3
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	3303      	adds	r3, #3
 80080a4:	781b      	ldrb	r3, [r3, #0]
 80080a6:	021b      	lsls	r3, r3, #8
 80080a8:	b29b      	uxth	r3, r3
 80080aa:	4413      	add	r3, r2
 80080ac:	b29a      	uxth	r2, r3
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	3304      	adds	r3, #4
 80080b6:	781b      	ldrb	r3, [r3, #0]
 80080b8:	461a      	mov	r2, r3
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	3305      	adds	r3, #5
 80080be:	781b      	ldrb	r3, [r3, #0]
 80080c0:	021b      	lsls	r3, r3, #8
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	4413      	add	r3, r2
 80080c6:	b29a      	uxth	r2, r3
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	3306      	adds	r3, #6
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	461a      	mov	r2, r3
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	3307      	adds	r3, #7
 80080d8:	781b      	ldrb	r3, [r3, #0]
 80080da:	021b      	lsls	r3, r3, #8
 80080dc:	b29b      	uxth	r3, r3
 80080de:	4413      	add	r3, r2
 80080e0:	b29a      	uxth	r2, r3
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	80da      	strh	r2, [r3, #6]

}
 80080e6:	bf00      	nop
 80080e8:	370c      	adds	r7, #12
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bc80      	pop	{r7}
 80080ee:	4770      	bx	lr

080080f0 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b082      	sub	sp, #8
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80080fa:	2180      	movs	r1, #128	@ 0x80
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f000 fc6d 	bl	80089dc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008102:	2100      	movs	r1, #0
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f000 fc69 	bl	80089dc <USBD_LL_StallEP>
}
 800810a:	bf00      	nop
 800810c:	3708      	adds	r7, #8
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}

08008112 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008112:	b580      	push	{r7, lr}
 8008114:	b086      	sub	sp, #24
 8008116:	af00      	add	r7, sp, #0
 8008118:	60f8      	str	r0, [r7, #12]
 800811a:	60b9      	str	r1, [r7, #8]
 800811c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800811e:	2300      	movs	r3, #0
 8008120:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d032      	beq.n	800818e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008128:	68f8      	ldr	r0, [r7, #12]
 800812a:	f000 f834 	bl	8008196 <USBD_GetLen>
 800812e:	4603      	mov	r3, r0
 8008130:	3301      	adds	r3, #1
 8008132:	b29b      	uxth	r3, r3
 8008134:	005b      	lsls	r3, r3, #1
 8008136:	b29a      	uxth	r2, r3
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800813c:	7dfb      	ldrb	r3, [r7, #23]
 800813e:	1c5a      	adds	r2, r3, #1
 8008140:	75fa      	strb	r2, [r7, #23]
 8008142:	461a      	mov	r2, r3
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	4413      	add	r3, r2
 8008148:	687a      	ldr	r2, [r7, #4]
 800814a:	7812      	ldrb	r2, [r2, #0]
 800814c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800814e:	7dfb      	ldrb	r3, [r7, #23]
 8008150:	1c5a      	adds	r2, r3, #1
 8008152:	75fa      	strb	r2, [r7, #23]
 8008154:	461a      	mov	r2, r3
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	4413      	add	r3, r2
 800815a:	2203      	movs	r2, #3
 800815c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800815e:	e012      	b.n	8008186 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	1c5a      	adds	r2, r3, #1
 8008164:	60fa      	str	r2, [r7, #12]
 8008166:	7dfa      	ldrb	r2, [r7, #23]
 8008168:	1c51      	adds	r1, r2, #1
 800816a:	75f9      	strb	r1, [r7, #23]
 800816c:	4611      	mov	r1, r2
 800816e:	68ba      	ldr	r2, [r7, #8]
 8008170:	440a      	add	r2, r1
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008176:	7dfb      	ldrb	r3, [r7, #23]
 8008178:	1c5a      	adds	r2, r3, #1
 800817a:	75fa      	strb	r2, [r7, #23]
 800817c:	461a      	mov	r2, r3
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	4413      	add	r3, r2
 8008182:	2200      	movs	r2, #0
 8008184:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	781b      	ldrb	r3, [r3, #0]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d1e8      	bne.n	8008160 <USBD_GetString+0x4e>
    }
  }
}
 800818e:	bf00      	nop
 8008190:	3718      	adds	r7, #24
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}

08008196 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008196:	b480      	push	{r7}
 8008198:	b085      	sub	sp, #20
 800819a:	af00      	add	r7, sp, #0
 800819c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800819e:	2300      	movs	r3, #0
 80081a0:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80081a2:	e005      	b.n	80081b0 <USBD_GetLen+0x1a>
  {
    len++;
 80081a4:	7bfb      	ldrb	r3, [r7, #15]
 80081a6:	3301      	adds	r3, #1
 80081a8:	73fb      	strb	r3, [r7, #15]
    buf++;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	3301      	adds	r3, #1
 80081ae:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	781b      	ldrb	r3, [r3, #0]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d1f5      	bne.n	80081a4 <USBD_GetLen+0xe>
  }

  return len;
 80081b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3714      	adds	r7, #20
 80081be:	46bd      	mov	sp, r7
 80081c0:	bc80      	pop	{r7}
 80081c2:	4770      	bx	lr

080081c4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b084      	sub	sp, #16
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	60f8      	str	r0, [r7, #12]
 80081cc:	60b9      	str	r1, [r7, #8]
 80081ce:	4613      	mov	r3, r2
 80081d0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	2202      	movs	r2, #2
 80081d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80081da:	88fa      	ldrh	r2, [r7, #6]
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80081e0:	88fa      	ldrh	r2, [r7, #6]
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80081e6:	88fb      	ldrh	r3, [r7, #6]
 80081e8:	68ba      	ldr	r2, [r7, #8]
 80081ea:	2100      	movs	r1, #0
 80081ec:	68f8      	ldr	r0, [r7, #12]
 80081ee:	f000 fc7e 	bl	8008aee <USBD_LL_Transmit>

  return USBD_OK;
 80081f2:	2300      	movs	r3, #0
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3710      	adds	r7, #16
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}

080081fc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b084      	sub	sp, #16
 8008200:	af00      	add	r7, sp, #0
 8008202:	60f8      	str	r0, [r7, #12]
 8008204:	60b9      	str	r1, [r7, #8]
 8008206:	4613      	mov	r3, r2
 8008208:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800820a:	88fb      	ldrh	r3, [r7, #6]
 800820c:	68ba      	ldr	r2, [r7, #8]
 800820e:	2100      	movs	r1, #0
 8008210:	68f8      	ldr	r0, [r7, #12]
 8008212:	f000 fc6c 	bl	8008aee <USBD_LL_Transmit>

  return USBD_OK;
 8008216:	2300      	movs	r3, #0
}
 8008218:	4618      	mov	r0, r3
 800821a:	3710      	adds	r7, #16
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}

08008220 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b084      	sub	sp, #16
 8008224:	af00      	add	r7, sp, #0
 8008226:	60f8      	str	r0, [r7, #12]
 8008228:	60b9      	str	r1, [r7, #8]
 800822a:	4613      	mov	r3, r2
 800822c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2203      	movs	r2, #3
 8008232:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008236:	88fa      	ldrh	r2, [r7, #6]
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800823e:	88fa      	ldrh	r2, [r7, #6]
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008246:	88fb      	ldrh	r3, [r7, #6]
 8008248:	68ba      	ldr	r2, [r7, #8]
 800824a:	2100      	movs	r1, #0
 800824c:	68f8      	ldr	r0, [r7, #12]
 800824e:	f000 fc71 	bl	8008b34 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008252:	2300      	movs	r3, #0
}
 8008254:	4618      	mov	r0, r3
 8008256:	3710      	adds	r7, #16
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}

0800825c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b084      	sub	sp, #16
 8008260:	af00      	add	r7, sp, #0
 8008262:	60f8      	str	r0, [r7, #12]
 8008264:	60b9      	str	r1, [r7, #8]
 8008266:	4613      	mov	r3, r2
 8008268:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800826a:	88fb      	ldrh	r3, [r7, #6]
 800826c:	68ba      	ldr	r2, [r7, #8]
 800826e:	2100      	movs	r1, #0
 8008270:	68f8      	ldr	r0, [r7, #12]
 8008272:	f000 fc5f 	bl	8008b34 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008276:	2300      	movs	r3, #0
}
 8008278:	4618      	mov	r0, r3
 800827a:	3710      	adds	r7, #16
 800827c:	46bd      	mov	sp, r7
 800827e:	bd80      	pop	{r7, pc}

08008280 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b082      	sub	sp, #8
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2204      	movs	r2, #4
 800828c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008290:	2300      	movs	r3, #0
 8008292:	2200      	movs	r2, #0
 8008294:	2100      	movs	r1, #0
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f000 fc29 	bl	8008aee <USBD_LL_Transmit>

  return USBD_OK;
 800829c:	2300      	movs	r3, #0
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3708      	adds	r7, #8
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}

080082a6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80082a6:	b580      	push	{r7, lr}
 80082a8:	b082      	sub	sp, #8
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2205      	movs	r2, #5
 80082b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80082b6:	2300      	movs	r3, #0
 80082b8:	2200      	movs	r2, #0
 80082ba:	2100      	movs	r1, #0
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f000 fc39 	bl	8008b34 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80082c2:	2300      	movs	r3, #0
}
 80082c4:	4618      	mov	r0, r3
 80082c6:	3708      	adds	r7, #8
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}

080082cc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80082d0:	2200      	movs	r2, #0
 80082d2:	4912      	ldr	r1, [pc, #72]	@ (800831c <MX_USB_DEVICE_Init+0x50>)
 80082d4:	4812      	ldr	r0, [pc, #72]	@ (8008320 <MX_USB_DEVICE_Init+0x54>)
 80082d6:	f7fe ff62 	bl	800719e <USBD_Init>
 80082da:	4603      	mov	r3, r0
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d001      	beq.n	80082e4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80082e0:	f7f8 fc8e 	bl	8000c00 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80082e4:	490f      	ldr	r1, [pc, #60]	@ (8008324 <MX_USB_DEVICE_Init+0x58>)
 80082e6:	480e      	ldr	r0, [pc, #56]	@ (8008320 <MX_USB_DEVICE_Init+0x54>)
 80082e8:	f7fe ff84 	bl	80071f4 <USBD_RegisterClass>
 80082ec:	4603      	mov	r3, r0
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d001      	beq.n	80082f6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80082f2:	f7f8 fc85 	bl	8000c00 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80082f6:	490c      	ldr	r1, [pc, #48]	@ (8008328 <MX_USB_DEVICE_Init+0x5c>)
 80082f8:	4809      	ldr	r0, [pc, #36]	@ (8008320 <MX_USB_DEVICE_Init+0x54>)
 80082fa:	f7fe feb5 	bl	8007068 <USBD_CDC_RegisterInterface>
 80082fe:	4603      	mov	r3, r0
 8008300:	2b00      	cmp	r3, #0
 8008302:	d001      	beq.n	8008308 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008304:	f7f8 fc7c 	bl	8000c00 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008308:	4805      	ldr	r0, [pc, #20]	@ (8008320 <MX_USB_DEVICE_Init+0x54>)
 800830a:	f7fe ff8c 	bl	8007226 <USBD_Start>
 800830e:	4603      	mov	r3, r0
 8008310:	2b00      	cmp	r3, #0
 8008312:	d001      	beq.n	8008318 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008314:	f7f8 fc74 	bl	8000c00 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008318:	bf00      	nop
 800831a:	bd80      	pop	{r7, pc}
 800831c:	20000134 	.word	0x20000134
 8008320:	2000023c 	.word	0x2000023c
 8008324:	20000020 	.word	0x20000020
 8008328:	20000124 	.word	0x20000124

0800832c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008330:	2200      	movs	r2, #0
 8008332:	4905      	ldr	r1, [pc, #20]	@ (8008348 <CDC_Init_FS+0x1c>)
 8008334:	4805      	ldr	r0, [pc, #20]	@ (800834c <CDC_Init_FS+0x20>)
 8008336:	f7fe fead 	bl	8007094 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800833a:	4905      	ldr	r1, [pc, #20]	@ (8008350 <CDC_Init_FS+0x24>)
 800833c:	4803      	ldr	r0, [pc, #12]	@ (800834c <CDC_Init_FS+0x20>)
 800833e:	f7fe fec2 	bl	80070c6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008342:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008344:	4618      	mov	r0, r3
 8008346:	bd80      	pop	{r7, pc}
 8008348:	20000900 	.word	0x20000900
 800834c:	2000023c 	.word	0x2000023c
 8008350:	20000500 	.word	0x20000500

08008354 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008354:	b480      	push	{r7}
 8008356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008358:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800835a:	4618      	mov	r0, r3
 800835c:	46bd      	mov	sp, r7
 800835e:	bc80      	pop	{r7}
 8008360:	4770      	bx	lr
	...

08008364 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008364:	b480      	push	{r7}
 8008366:	b083      	sub	sp, #12
 8008368:	af00      	add	r7, sp, #0
 800836a:	4603      	mov	r3, r0
 800836c:	6039      	str	r1, [r7, #0]
 800836e:	71fb      	strb	r3, [r7, #7]
 8008370:	4613      	mov	r3, r2
 8008372:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008374:	79fb      	ldrb	r3, [r7, #7]
 8008376:	2b23      	cmp	r3, #35	@ 0x23
 8008378:	d84a      	bhi.n	8008410 <CDC_Control_FS+0xac>
 800837a:	a201      	add	r2, pc, #4	@ (adr r2, 8008380 <CDC_Control_FS+0x1c>)
 800837c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008380:	08008411 	.word	0x08008411
 8008384:	08008411 	.word	0x08008411
 8008388:	08008411 	.word	0x08008411
 800838c:	08008411 	.word	0x08008411
 8008390:	08008411 	.word	0x08008411
 8008394:	08008411 	.word	0x08008411
 8008398:	08008411 	.word	0x08008411
 800839c:	08008411 	.word	0x08008411
 80083a0:	08008411 	.word	0x08008411
 80083a4:	08008411 	.word	0x08008411
 80083a8:	08008411 	.word	0x08008411
 80083ac:	08008411 	.word	0x08008411
 80083b0:	08008411 	.word	0x08008411
 80083b4:	08008411 	.word	0x08008411
 80083b8:	08008411 	.word	0x08008411
 80083bc:	08008411 	.word	0x08008411
 80083c0:	08008411 	.word	0x08008411
 80083c4:	08008411 	.word	0x08008411
 80083c8:	08008411 	.word	0x08008411
 80083cc:	08008411 	.word	0x08008411
 80083d0:	08008411 	.word	0x08008411
 80083d4:	08008411 	.word	0x08008411
 80083d8:	08008411 	.word	0x08008411
 80083dc:	08008411 	.word	0x08008411
 80083e0:	08008411 	.word	0x08008411
 80083e4:	08008411 	.word	0x08008411
 80083e8:	08008411 	.word	0x08008411
 80083ec:	08008411 	.word	0x08008411
 80083f0:	08008411 	.word	0x08008411
 80083f4:	08008411 	.word	0x08008411
 80083f8:	08008411 	.word	0x08008411
 80083fc:	08008411 	.word	0x08008411
 8008400:	08008411 	.word	0x08008411
 8008404:	08008411 	.word	0x08008411
 8008408:	08008411 	.word	0x08008411
 800840c:	08008411 	.word	0x08008411
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008410:	bf00      	nop
  }

  return (USBD_OK);
 8008412:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008414:	4618      	mov	r0, r3
 8008416:	370c      	adds	r7, #12
 8008418:	46bd      	mov	sp, r7
 800841a:	bc80      	pop	{r7}
 800841c:	4770      	bx	lr
 800841e:	bf00      	nop

08008420 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b084      	sub	sp, #16
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800842a:	6879      	ldr	r1, [r7, #4]
 800842c:	4810      	ldr	r0, [pc, #64]	@ (8008470 <CDC_Receive_FS+0x50>)
 800842e:	f7fe fe4a 	bl	80070c6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008432:	480f      	ldr	r0, [pc, #60]	@ (8008470 <CDC_Receive_FS+0x50>)
 8008434:	f7fe fe89 	bl	800714a <USBD_CDC_ReceivePacket>
  uint8_t len = (uint8_t) Len;
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	73fb      	strb	r3, [r7, #15]
  memset(receivedDataBuf, '\0', 64);
 800843c:	2240      	movs	r2, #64	@ 0x40
 800843e:	2100      	movs	r1, #0
 8008440:	480c      	ldr	r0, [pc, #48]	@ (8008474 <CDC_Receive_FS+0x54>)
 8008442:	f000 fbf9 	bl	8008c38 <memset>
  memcpy(receivedDataBuf, Buf, len);
 8008446:	7bfb      	ldrb	r3, [r7, #15]
 8008448:	461a      	mov	r2, r3
 800844a:	6879      	ldr	r1, [r7, #4]
 800844c:	4809      	ldr	r0, [pc, #36]	@ (8008474 <CDC_Receive_FS+0x54>)
 800844e:	f000 fc1f 	bl	8008c90 <memcpy>
  memset(Buf, '\0', len);
 8008452:	7bfb      	ldrb	r3, [r7, #15]
 8008454:	461a      	mov	r2, r3
 8008456:	2100      	movs	r1, #0
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f000 fbed 	bl	8008c38 <memset>
  receiveDataFlag = 1;
 800845e:	4b06      	ldr	r3, [pc, #24]	@ (8008478 <CDC_Receive_FS+0x58>)
 8008460:	2201      	movs	r2, #1
 8008462:	701a      	strb	r2, [r3, #0]
  return (USBD_OK);
 8008464:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008466:	4618      	mov	r0, r3
 8008468:	3710      	adds	r7, #16
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}
 800846e:	bf00      	nop
 8008470:	2000023c 	.word	0x2000023c
 8008474:	200001e8 	.word	0x200001e8
 8008478:	20000228 	.word	0x20000228

0800847c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b084      	sub	sp, #16
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	460b      	mov	r3, r1
 8008486:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008488:	2300      	movs	r3, #0
 800848a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800848c:	4b0d      	ldr	r3, [pc, #52]	@ (80084c4 <CDC_Transmit_FS+0x48>)
 800848e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008492:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800849a:	2b00      	cmp	r3, #0
 800849c:	d001      	beq.n	80084a2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800849e:	2301      	movs	r3, #1
 80084a0:	e00b      	b.n	80084ba <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80084a2:	887b      	ldrh	r3, [r7, #2]
 80084a4:	461a      	mov	r2, r3
 80084a6:	6879      	ldr	r1, [r7, #4]
 80084a8:	4806      	ldr	r0, [pc, #24]	@ (80084c4 <CDC_Transmit_FS+0x48>)
 80084aa:	f7fe fdf3 	bl	8007094 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80084ae:	4805      	ldr	r0, [pc, #20]	@ (80084c4 <CDC_Transmit_FS+0x48>)
 80084b0:	f7fe fe1c 	bl	80070ec <USBD_CDC_TransmitPacket>
 80084b4:	4603      	mov	r3, r0
 80084b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80084b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ba:	4618      	mov	r0, r3
 80084bc:	3710      	adds	r7, #16
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	2000023c 	.word	0x2000023c

080084c8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80084c8:	b480      	push	{r7}
 80084ca:	b083      	sub	sp, #12
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	4603      	mov	r3, r0
 80084d0:	6039      	str	r1, [r7, #0]
 80084d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	2212      	movs	r2, #18
 80084d8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80084da:	4b03      	ldr	r3, [pc, #12]	@ (80084e8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80084dc:	4618      	mov	r0, r3
 80084de:	370c      	adds	r7, #12
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bc80      	pop	{r7}
 80084e4:	4770      	bx	lr
 80084e6:	bf00      	nop
 80084e8:	20000150 	.word	0x20000150

080084ec <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b083      	sub	sp, #12
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	4603      	mov	r3, r0
 80084f4:	6039      	str	r1, [r7, #0]
 80084f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	2204      	movs	r2, #4
 80084fc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80084fe:	4b03      	ldr	r3, [pc, #12]	@ (800850c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008500:	4618      	mov	r0, r3
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	bc80      	pop	{r7}
 8008508:	4770      	bx	lr
 800850a:	bf00      	nop
 800850c:	20000164 	.word	0x20000164

08008510 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b082      	sub	sp, #8
 8008514:	af00      	add	r7, sp, #0
 8008516:	4603      	mov	r3, r0
 8008518:	6039      	str	r1, [r7, #0]
 800851a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800851c:	79fb      	ldrb	r3, [r7, #7]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d105      	bne.n	800852e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008522:	683a      	ldr	r2, [r7, #0]
 8008524:	4907      	ldr	r1, [pc, #28]	@ (8008544 <USBD_FS_ProductStrDescriptor+0x34>)
 8008526:	4808      	ldr	r0, [pc, #32]	@ (8008548 <USBD_FS_ProductStrDescriptor+0x38>)
 8008528:	f7ff fdf3 	bl	8008112 <USBD_GetString>
 800852c:	e004      	b.n	8008538 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800852e:	683a      	ldr	r2, [r7, #0]
 8008530:	4904      	ldr	r1, [pc, #16]	@ (8008544 <USBD_FS_ProductStrDescriptor+0x34>)
 8008532:	4805      	ldr	r0, [pc, #20]	@ (8008548 <USBD_FS_ProductStrDescriptor+0x38>)
 8008534:	f7ff fded 	bl	8008112 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008538:	4b02      	ldr	r3, [pc, #8]	@ (8008544 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800853a:	4618      	mov	r0, r3
 800853c:	3708      	adds	r7, #8
 800853e:	46bd      	mov	sp, r7
 8008540:	bd80      	pop	{r7, pc}
 8008542:	bf00      	nop
 8008544:	20000d00 	.word	0x20000d00
 8008548:	08008cc4 	.word	0x08008cc4

0800854c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b082      	sub	sp, #8
 8008550:	af00      	add	r7, sp, #0
 8008552:	4603      	mov	r3, r0
 8008554:	6039      	str	r1, [r7, #0]
 8008556:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008558:	683a      	ldr	r2, [r7, #0]
 800855a:	4904      	ldr	r1, [pc, #16]	@ (800856c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800855c:	4804      	ldr	r0, [pc, #16]	@ (8008570 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800855e:	f7ff fdd8 	bl	8008112 <USBD_GetString>
  return USBD_StrDesc;
 8008562:	4b02      	ldr	r3, [pc, #8]	@ (800856c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008564:	4618      	mov	r0, r3
 8008566:	3708      	adds	r7, #8
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}
 800856c:	20000d00 	.word	0x20000d00
 8008570:	08008cdc 	.word	0x08008cdc

08008574 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b082      	sub	sp, #8
 8008578:	af00      	add	r7, sp, #0
 800857a:	4603      	mov	r3, r0
 800857c:	6039      	str	r1, [r7, #0]
 800857e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	221a      	movs	r2, #26
 8008584:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008586:	f000 f843 	bl	8008610 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800858a:	4b02      	ldr	r3, [pc, #8]	@ (8008594 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800858c:	4618      	mov	r0, r3
 800858e:	3708      	adds	r7, #8
 8008590:	46bd      	mov	sp, r7
 8008592:	bd80      	pop	{r7, pc}
 8008594:	20000168 	.word	0x20000168

08008598 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b082      	sub	sp, #8
 800859c:	af00      	add	r7, sp, #0
 800859e:	4603      	mov	r3, r0
 80085a0:	6039      	str	r1, [r7, #0]
 80085a2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80085a4:	79fb      	ldrb	r3, [r7, #7]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d105      	bne.n	80085b6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80085aa:	683a      	ldr	r2, [r7, #0]
 80085ac:	4907      	ldr	r1, [pc, #28]	@ (80085cc <USBD_FS_ConfigStrDescriptor+0x34>)
 80085ae:	4808      	ldr	r0, [pc, #32]	@ (80085d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80085b0:	f7ff fdaf 	bl	8008112 <USBD_GetString>
 80085b4:	e004      	b.n	80085c0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80085b6:	683a      	ldr	r2, [r7, #0]
 80085b8:	4904      	ldr	r1, [pc, #16]	@ (80085cc <USBD_FS_ConfigStrDescriptor+0x34>)
 80085ba:	4805      	ldr	r0, [pc, #20]	@ (80085d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80085bc:	f7ff fda9 	bl	8008112 <USBD_GetString>
  }
  return USBD_StrDesc;
 80085c0:	4b02      	ldr	r3, [pc, #8]	@ (80085cc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	3708      	adds	r7, #8
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}
 80085ca:	bf00      	nop
 80085cc:	20000d00 	.word	0x20000d00
 80085d0:	08008cf0 	.word	0x08008cf0

080085d4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b082      	sub	sp, #8
 80085d8:	af00      	add	r7, sp, #0
 80085da:	4603      	mov	r3, r0
 80085dc:	6039      	str	r1, [r7, #0]
 80085de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80085e0:	79fb      	ldrb	r3, [r7, #7]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d105      	bne.n	80085f2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80085e6:	683a      	ldr	r2, [r7, #0]
 80085e8:	4907      	ldr	r1, [pc, #28]	@ (8008608 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80085ea:	4808      	ldr	r0, [pc, #32]	@ (800860c <USBD_FS_InterfaceStrDescriptor+0x38>)
 80085ec:	f7ff fd91 	bl	8008112 <USBD_GetString>
 80085f0:	e004      	b.n	80085fc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80085f2:	683a      	ldr	r2, [r7, #0]
 80085f4:	4904      	ldr	r1, [pc, #16]	@ (8008608 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80085f6:	4805      	ldr	r0, [pc, #20]	@ (800860c <USBD_FS_InterfaceStrDescriptor+0x38>)
 80085f8:	f7ff fd8b 	bl	8008112 <USBD_GetString>
  }
  return USBD_StrDesc;
 80085fc:	4b02      	ldr	r3, [pc, #8]	@ (8008608 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3708      	adds	r7, #8
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}
 8008606:	bf00      	nop
 8008608:	20000d00 	.word	0x20000d00
 800860c:	08008cfc 	.word	0x08008cfc

08008610 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b084      	sub	sp, #16
 8008614:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008616:	4b0f      	ldr	r3, [pc, #60]	@ (8008654 <Get_SerialNum+0x44>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800861c:	4b0e      	ldr	r3, [pc, #56]	@ (8008658 <Get_SerialNum+0x48>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008622:	4b0e      	ldr	r3, [pc, #56]	@ (800865c <Get_SerialNum+0x4c>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008628:	68fa      	ldr	r2, [r7, #12]
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	4413      	add	r3, r2
 800862e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d009      	beq.n	800864a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008636:	2208      	movs	r2, #8
 8008638:	4909      	ldr	r1, [pc, #36]	@ (8008660 <Get_SerialNum+0x50>)
 800863a:	68f8      	ldr	r0, [r7, #12]
 800863c:	f000 f814 	bl	8008668 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008640:	2204      	movs	r2, #4
 8008642:	4908      	ldr	r1, [pc, #32]	@ (8008664 <Get_SerialNum+0x54>)
 8008644:	68b8      	ldr	r0, [r7, #8]
 8008646:	f000 f80f 	bl	8008668 <IntToUnicode>
  }
}
 800864a:	bf00      	nop
 800864c:	3710      	adds	r7, #16
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}
 8008652:	bf00      	nop
 8008654:	1ffff7e8 	.word	0x1ffff7e8
 8008658:	1ffff7ec 	.word	0x1ffff7ec
 800865c:	1ffff7f0 	.word	0x1ffff7f0
 8008660:	2000016a 	.word	0x2000016a
 8008664:	2000017a 	.word	0x2000017a

08008668 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008668:	b480      	push	{r7}
 800866a:	b087      	sub	sp, #28
 800866c:	af00      	add	r7, sp, #0
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	4613      	mov	r3, r2
 8008674:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008676:	2300      	movs	r3, #0
 8008678:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800867a:	2300      	movs	r3, #0
 800867c:	75fb      	strb	r3, [r7, #23]
 800867e:	e027      	b.n	80086d0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	0f1b      	lsrs	r3, r3, #28
 8008684:	2b09      	cmp	r3, #9
 8008686:	d80b      	bhi.n	80086a0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	0f1b      	lsrs	r3, r3, #28
 800868c:	b2da      	uxtb	r2, r3
 800868e:	7dfb      	ldrb	r3, [r7, #23]
 8008690:	005b      	lsls	r3, r3, #1
 8008692:	4619      	mov	r1, r3
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	440b      	add	r3, r1
 8008698:	3230      	adds	r2, #48	@ 0x30
 800869a:	b2d2      	uxtb	r2, r2
 800869c:	701a      	strb	r2, [r3, #0]
 800869e:	e00a      	b.n	80086b6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	0f1b      	lsrs	r3, r3, #28
 80086a4:	b2da      	uxtb	r2, r3
 80086a6:	7dfb      	ldrb	r3, [r7, #23]
 80086a8:	005b      	lsls	r3, r3, #1
 80086aa:	4619      	mov	r1, r3
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	440b      	add	r3, r1
 80086b0:	3237      	adds	r2, #55	@ 0x37
 80086b2:	b2d2      	uxtb	r2, r2
 80086b4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	011b      	lsls	r3, r3, #4
 80086ba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80086bc:	7dfb      	ldrb	r3, [r7, #23]
 80086be:	005b      	lsls	r3, r3, #1
 80086c0:	3301      	adds	r3, #1
 80086c2:	68ba      	ldr	r2, [r7, #8]
 80086c4:	4413      	add	r3, r2
 80086c6:	2200      	movs	r2, #0
 80086c8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80086ca:	7dfb      	ldrb	r3, [r7, #23]
 80086cc:	3301      	adds	r3, #1
 80086ce:	75fb      	strb	r3, [r7, #23]
 80086d0:	7dfa      	ldrb	r2, [r7, #23]
 80086d2:	79fb      	ldrb	r3, [r7, #7]
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d3d3      	bcc.n	8008680 <IntToUnicode+0x18>
  }
}
 80086d8:	bf00      	nop
 80086da:	bf00      	nop
 80086dc:	371c      	adds	r7, #28
 80086de:	46bd      	mov	sp, r7
 80086e0:	bc80      	pop	{r7}
 80086e2:	4770      	bx	lr

080086e4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b084      	sub	sp, #16
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	4a0d      	ldr	r2, [pc, #52]	@ (8008728 <HAL_PCD_MspInit+0x44>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d113      	bne.n	800871e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80086f6:	4b0d      	ldr	r3, [pc, #52]	@ (800872c <HAL_PCD_MspInit+0x48>)
 80086f8:	69db      	ldr	r3, [r3, #28]
 80086fa:	4a0c      	ldr	r2, [pc, #48]	@ (800872c <HAL_PCD_MspInit+0x48>)
 80086fc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008700:	61d3      	str	r3, [r2, #28]
 8008702:	4b0a      	ldr	r3, [pc, #40]	@ (800872c <HAL_PCD_MspInit+0x48>)
 8008704:	69db      	ldr	r3, [r3, #28]
 8008706:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800870a:	60fb      	str	r3, [r7, #12]
 800870c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800870e:	2200      	movs	r2, #0
 8008710:	2100      	movs	r1, #0
 8008712:	2014      	movs	r0, #20
 8008714:	f7f8 fca5 	bl	8001062 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8008718:	2014      	movs	r0, #20
 800871a:	f7f8 fcbe 	bl	800109a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800871e:	bf00      	nop
 8008720:	3710      	adds	r7, #16
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}
 8008726:	bf00      	nop
 8008728:	40005c00 	.word	0x40005c00
 800872c:	40021000 	.word	0x40021000

08008730 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b082      	sub	sp, #8
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8d3 22ec 	ldr.w	r2, [r3, #748]	@ 0x2ec
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f503 732c 	add.w	r3, r3, #688	@ 0x2b0
 8008744:	4619      	mov	r1, r3
 8008746:	4610      	mov	r0, r2
 8008748:	f7fe fdb5 	bl	80072b6 <USBD_LL_SetupStage>
}
 800874c:	bf00      	nop
 800874e:	3708      	adds	r7, #8
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}

08008754 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b082      	sub	sp, #8
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
 800875c:	460b      	mov	r3, r1
 800875e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8008766:	78fa      	ldrb	r2, [r7, #3]
 8008768:	6879      	ldr	r1, [r7, #4]
 800876a:	4613      	mov	r3, r2
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	4413      	add	r3, r2
 8008770:	00db      	lsls	r3, r3, #3
 8008772:	440b      	add	r3, r1
 8008774:	f503 73be 	add.w	r3, r3, #380	@ 0x17c
 8008778:	681a      	ldr	r2, [r3, #0]
 800877a:	78fb      	ldrb	r3, [r7, #3]
 800877c:	4619      	mov	r1, r3
 800877e:	f7fe fde7 	bl	8007350 <USBD_LL_DataOutStage>
}
 8008782:	bf00      	nop
 8008784:	3708      	adds	r7, #8
 8008786:	46bd      	mov	sp, r7
 8008788:	bd80      	pop	{r7, pc}

0800878a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800878a:	b580      	push	{r7, lr}
 800878c:	b082      	sub	sp, #8
 800878e:	af00      	add	r7, sp, #0
 8008790:	6078      	str	r0, [r7, #4]
 8008792:	460b      	mov	r3, r1
 8008794:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 800879c:	78fa      	ldrb	r2, [r7, #3]
 800879e:	6879      	ldr	r1, [r7, #4]
 80087a0:	4613      	mov	r3, r2
 80087a2:	009b      	lsls	r3, r3, #2
 80087a4:	4413      	add	r3, r2
 80087a6:	00db      	lsls	r3, r3, #3
 80087a8:	440b      	add	r3, r1
 80087aa:	333c      	adds	r3, #60	@ 0x3c
 80087ac:	681a      	ldr	r2, [r3, #0]
 80087ae:	78fb      	ldrb	r3, [r7, #3]
 80087b0:	4619      	mov	r1, r3
 80087b2:	f7fe fe3e 	bl	8007432 <USBD_LL_DataInStage>
}
 80087b6:	bf00      	nop
 80087b8:	3708      	adds	r7, #8
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}

080087be <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80087be:	b580      	push	{r7, lr}
 80087c0:	b082      	sub	sp, #8
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 80087cc:	4618      	mov	r0, r3
 80087ce:	f7fe ff4e 	bl	800766e <USBD_LL_SOF>
}
 80087d2:	bf00      	nop
 80087d4:	3708      	adds	r7, #8
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}

080087da <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80087da:	b580      	push	{r7, lr}
 80087dc:	b084      	sub	sp, #16
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80087e2:	2301      	movs	r3, #1
 80087e4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	689b      	ldr	r3, [r3, #8]
 80087ea:	2b02      	cmp	r3, #2
 80087ec:	d001      	beq.n	80087f2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80087ee:	f7f8 fa07 	bl	8000c00 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 80087f8:	7bfa      	ldrb	r2, [r7, #15]
 80087fa:	4611      	mov	r1, r2
 80087fc:	4618      	mov	r0, r3
 80087fe:	f7fe fefe 	bl	80075fe <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8008808:	4618      	mov	r0, r3
 800880a:	f7fe feb7 	bl	800757c <USBD_LL_Reset>
}
 800880e:	bf00      	nop
 8008810:	3710      	adds	r7, #16
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}
	...

08008818 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b082      	sub	sp, #8
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8008826:	4618      	mov	r0, r3
 8008828:	f7fe fef8 	bl	800761c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	699b      	ldr	r3, [r3, #24]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d005      	beq.n	8008840 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008834:	4b04      	ldr	r3, [pc, #16]	@ (8008848 <HAL_PCD_SuspendCallback+0x30>)
 8008836:	691b      	ldr	r3, [r3, #16]
 8008838:	4a03      	ldr	r2, [pc, #12]	@ (8008848 <HAL_PCD_SuspendCallback+0x30>)
 800883a:	f043 0306 	orr.w	r3, r3, #6
 800883e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008840:	bf00      	nop
 8008842:	3708      	adds	r7, #8
 8008844:	46bd      	mov	sp, r7
 8008846:	bd80      	pop	{r7, pc}
 8008848:	e000ed00 	.word	0xe000ed00

0800884c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b082      	sub	sp, #8
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 800885a:	4618      	mov	r0, r3
 800885c:	f7fe fef2 	bl	8007644 <USBD_LL_Resume>
}
 8008860:	bf00      	nop
 8008862:	3708      	adds	r7, #8
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}

08008868 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b082      	sub	sp, #8
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8008870:	4a28      	ldr	r2, [pc, #160]	@ (8008914 <USBD_LL_Init+0xac>)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f8c2 32ec 	str.w	r3, [r2, #748]	@ 0x2ec
  pdev->pData = &hpcd_USB_FS;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	4a26      	ldr	r2, [pc, #152]	@ (8008914 <USBD_LL_Init+0xac>)
 800887c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 8008880:	4b24      	ldr	r3, [pc, #144]	@ (8008914 <USBD_LL_Init+0xac>)
 8008882:	4a25      	ldr	r2, [pc, #148]	@ (8008918 <USBD_LL_Init+0xb0>)
 8008884:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008886:	4b23      	ldr	r3, [pc, #140]	@ (8008914 <USBD_LL_Init+0xac>)
 8008888:	2208      	movs	r2, #8
 800888a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800888c:	4b21      	ldr	r3, [pc, #132]	@ (8008914 <USBD_LL_Init+0xac>)
 800888e:	2202      	movs	r2, #2
 8008890:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008892:	4b20      	ldr	r3, [pc, #128]	@ (8008914 <USBD_LL_Init+0xac>)
 8008894:	2200      	movs	r2, #0
 8008896:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008898:	4b1e      	ldr	r3, [pc, #120]	@ (8008914 <USBD_LL_Init+0xac>)
 800889a:	2200      	movs	r2, #0
 800889c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800889e:	4b1d      	ldr	r3, [pc, #116]	@ (8008914 <USBD_LL_Init+0xac>)
 80088a0:	2200      	movs	r2, #0
 80088a2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80088a4:	481b      	ldr	r0, [pc, #108]	@ (8008914 <USBD_LL_Init+0xac>)
 80088a6:	f7f8 fdc8 	bl	800143a <HAL_PCD_Init>
 80088aa:	4603      	mov	r3, r0
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d001      	beq.n	80088b4 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 80088b0:	f7f8 f9a6 	bl	8000c00 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80088ba:	2318      	movs	r3, #24
 80088bc:	2200      	movs	r2, #0
 80088be:	2100      	movs	r1, #0
 80088c0:	f7fa fae6 	bl	8002e90 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80088ca:	2358      	movs	r3, #88	@ 0x58
 80088cc:	2200      	movs	r2, #0
 80088ce:	2180      	movs	r1, #128	@ 0x80
 80088d0:	f7fa fade 	bl	8002e90 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80088da:	23c0      	movs	r3, #192	@ 0xc0
 80088dc:	2200      	movs	r2, #0
 80088de:	2181      	movs	r1, #129	@ 0x81
 80088e0:	f7fa fad6 	bl	8002e90 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80088ea:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80088ee:	2200      	movs	r2, #0
 80088f0:	2101      	movs	r1, #1
 80088f2:	f7fa facd 	bl	8002e90 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80088fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008900:	2200      	movs	r2, #0
 8008902:	2182      	movs	r1, #130	@ 0x82
 8008904:	f7fa fac4 	bl	8002e90 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8008908:	2300      	movs	r3, #0
}
 800890a:	4618      	mov	r0, r3
 800890c:	3708      	adds	r7, #8
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}
 8008912:	bf00      	nop
 8008914:	20000f00 	.word	0x20000f00
 8008918:	40005c00 	.word	0x40005c00

0800891c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b084      	sub	sp, #16
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008924:	2300      	movs	r3, #0
 8008926:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008928:	2300      	movs	r3, #0
 800892a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008932:	4618      	mov	r0, r3
 8008934:	f7f8 fe80 	bl	8001638 <HAL_PCD_Start>
 8008938:	4603      	mov	r3, r0
 800893a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800893c:	7bfb      	ldrb	r3, [r7, #15]
 800893e:	4618      	mov	r0, r3
 8008940:	f000 f94e 	bl	8008be0 <USBD_Get_USB_Status>
 8008944:	4603      	mov	r3, r0
 8008946:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008948:	7bbb      	ldrb	r3, [r7, #14]
}
 800894a:	4618      	mov	r0, r3
 800894c:	3710      	adds	r7, #16
 800894e:	46bd      	mov	sp, r7
 8008950:	bd80      	pop	{r7, pc}

08008952 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008952:	b580      	push	{r7, lr}
 8008954:	b084      	sub	sp, #16
 8008956:	af00      	add	r7, sp, #0
 8008958:	6078      	str	r0, [r7, #4]
 800895a:	4608      	mov	r0, r1
 800895c:	4611      	mov	r1, r2
 800895e:	461a      	mov	r2, r3
 8008960:	4603      	mov	r3, r0
 8008962:	70fb      	strb	r3, [r7, #3]
 8008964:	460b      	mov	r3, r1
 8008966:	70bb      	strb	r3, [r7, #2]
 8008968:	4613      	mov	r3, r2
 800896a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800896c:	2300      	movs	r3, #0
 800896e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008970:	2300      	movs	r3, #0
 8008972:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800897a:	78bb      	ldrb	r3, [r7, #2]
 800897c:	883a      	ldrh	r2, [r7, #0]
 800897e:	78f9      	ldrb	r1, [r7, #3]
 8008980:	f7f8 ffd5 	bl	800192e <HAL_PCD_EP_Open>
 8008984:	4603      	mov	r3, r0
 8008986:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008988:	7bfb      	ldrb	r3, [r7, #15]
 800898a:	4618      	mov	r0, r3
 800898c:	f000 f928 	bl	8008be0 <USBD_Get_USB_Status>
 8008990:	4603      	mov	r3, r0
 8008992:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008994:	7bbb      	ldrb	r3, [r7, #14]
}
 8008996:	4618      	mov	r0, r3
 8008998:	3710      	adds	r7, #16
 800899a:	46bd      	mov	sp, r7
 800899c:	bd80      	pop	{r7, pc}

0800899e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800899e:	b580      	push	{r7, lr}
 80089a0:	b084      	sub	sp, #16
 80089a2:	af00      	add	r7, sp, #0
 80089a4:	6078      	str	r0, [r7, #4]
 80089a6:	460b      	mov	r3, r1
 80089a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089aa:	2300      	movs	r3, #0
 80089ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80089ae:	2300      	movs	r3, #0
 80089b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80089b8:	78fa      	ldrb	r2, [r7, #3]
 80089ba:	4611      	mov	r1, r2
 80089bc:	4618      	mov	r0, r3
 80089be:	f7f9 f813 	bl	80019e8 <HAL_PCD_EP_Close>
 80089c2:	4603      	mov	r3, r0
 80089c4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80089c6:	7bfb      	ldrb	r3, [r7, #15]
 80089c8:	4618      	mov	r0, r3
 80089ca:	f000 f909 	bl	8008be0 <USBD_Get_USB_Status>
 80089ce:	4603      	mov	r3, r0
 80089d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80089d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3710      	adds	r7, #16
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}

080089dc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b084      	sub	sp, #16
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
 80089e4:	460b      	mov	r3, r1
 80089e6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089e8:	2300      	movs	r3, #0
 80089ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80089ec:	2300      	movs	r3, #0
 80089ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80089f6:	78fa      	ldrb	r2, [r7, #3]
 80089f8:	4611      	mov	r1, r2
 80089fa:	4618      	mov	r0, r3
 80089fc:	f7f9 f8bb 	bl	8001b76 <HAL_PCD_EP_SetStall>
 8008a00:	4603      	mov	r3, r0
 8008a02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008a04:	7bfb      	ldrb	r3, [r7, #15]
 8008a06:	4618      	mov	r0, r3
 8008a08:	f000 f8ea 	bl	8008be0 <USBD_Get_USB_Status>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a10:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a12:	4618      	mov	r0, r3
 8008a14:	3710      	adds	r7, #16
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}

08008a1a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008a1a:	b580      	push	{r7, lr}
 8008a1c:	b084      	sub	sp, #16
 8008a1e:	af00      	add	r7, sp, #0
 8008a20:	6078      	str	r0, [r7, #4]
 8008a22:	460b      	mov	r3, r1
 8008a24:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a26:	2300      	movs	r3, #0
 8008a28:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008a34:	78fa      	ldrb	r2, [r7, #3]
 8008a36:	4611      	mov	r1, r2
 8008a38:	4618      	mov	r0, r3
 8008a3a:	f7f9 f8fc 	bl	8001c36 <HAL_PCD_EP_ClrStall>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008a42:	7bfb      	ldrb	r3, [r7, #15]
 8008a44:	4618      	mov	r0, r3
 8008a46:	f000 f8cb 	bl	8008be0 <USBD_Get_USB_Status>
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a4e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3710      	adds	r7, #16
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b085      	sub	sp, #20
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	460b      	mov	r3, r1
 8008a62:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008a6a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008a6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	da0c      	bge.n	8008a8e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008a74:	78fb      	ldrb	r3, [r7, #3]
 8008a76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a7a:	68f9      	ldr	r1, [r7, #12]
 8008a7c:	1c5a      	adds	r2, r3, #1
 8008a7e:	4613      	mov	r3, r2
 8008a80:	009b      	lsls	r3, r3, #2
 8008a82:	4413      	add	r3, r2
 8008a84:	00db      	lsls	r3, r3, #3
 8008a86:	440b      	add	r3, r1
 8008a88:	3302      	adds	r3, #2
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	e00b      	b.n	8008aa6 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008a8e:	78fb      	ldrb	r3, [r7, #3]
 8008a90:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008a94:	68f9      	ldr	r1, [r7, #12]
 8008a96:	4613      	mov	r3, r2
 8008a98:	009b      	lsls	r3, r3, #2
 8008a9a:	4413      	add	r3, r2
 8008a9c:	00db      	lsls	r3, r3, #3
 8008a9e:	440b      	add	r3, r1
 8008aa0:	f503 73b5 	add.w	r3, r3, #362	@ 0x16a
 8008aa4:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3714      	adds	r7, #20
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bc80      	pop	{r7}
 8008aae:	4770      	bx	lr

08008ab0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b084      	sub	sp, #16
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
 8008ab8:	460b      	mov	r3, r1
 8008aba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008abc:	2300      	movs	r3, #0
 8008abe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008aca:	78fa      	ldrb	r2, [r7, #3]
 8008acc:	4611      	mov	r1, r2
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f7f8 ff08 	bl	80018e4 <HAL_PCD_SetAddress>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ad8:	7bfb      	ldrb	r3, [r7, #15]
 8008ada:	4618      	mov	r0, r3
 8008adc:	f000 f880 	bl	8008be0 <USBD_Get_USB_Status>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ae4:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3710      	adds	r7, #16
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}

08008aee <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008aee:	b580      	push	{r7, lr}
 8008af0:	b086      	sub	sp, #24
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	60f8      	str	r0, [r7, #12]
 8008af6:	607a      	str	r2, [r7, #4]
 8008af8:	461a      	mov	r2, r3
 8008afa:	460b      	mov	r3, r1
 8008afc:	72fb      	strb	r3, [r7, #11]
 8008afe:	4613      	mov	r3, r2
 8008b00:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b02:	2300      	movs	r3, #0
 8008b04:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b06:	2300      	movs	r3, #0
 8008b08:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008b10:	893b      	ldrh	r3, [r7, #8]
 8008b12:	7af9      	ldrb	r1, [r7, #11]
 8008b14:	687a      	ldr	r2, [r7, #4]
 8008b16:	f7f8 fff7 	bl	8001b08 <HAL_PCD_EP_Transmit>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b1e:	7dfb      	ldrb	r3, [r7, #23]
 8008b20:	4618      	mov	r0, r3
 8008b22:	f000 f85d 	bl	8008be0 <USBD_Get_USB_Status>
 8008b26:	4603      	mov	r3, r0
 8008b28:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008b2a:	7dbb      	ldrb	r3, [r7, #22]
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3718      	adds	r7, #24
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}

08008b34 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b086      	sub	sp, #24
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	60f8      	str	r0, [r7, #12]
 8008b3c:	607a      	str	r2, [r7, #4]
 8008b3e:	461a      	mov	r2, r3
 8008b40:	460b      	mov	r3, r1
 8008b42:	72fb      	strb	r3, [r7, #11]
 8008b44:	4613      	mov	r3, r2
 8008b46:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b48:	2300      	movs	r3, #0
 8008b4a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008b56:	893b      	ldrh	r3, [r7, #8]
 8008b58:	7af9      	ldrb	r1, [r7, #11]
 8008b5a:	687a      	ldr	r2, [r7, #4]
 8008b5c:	f7f8 ff8c 	bl	8001a78 <HAL_PCD_EP_Receive>
 8008b60:	4603      	mov	r3, r0
 8008b62:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b64:	7dfb      	ldrb	r3, [r7, #23]
 8008b66:	4618      	mov	r0, r3
 8008b68:	f000 f83a 	bl	8008be0 <USBD_Get_USB_Status>
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008b70:	7dbb      	ldrb	r3, [r7, #22]
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3718      	adds	r7, #24
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}

08008b7a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008b7a:	b580      	push	{r7, lr}
 8008b7c:	b082      	sub	sp, #8
 8008b7e:	af00      	add	r7, sp, #0
 8008b80:	6078      	str	r0, [r7, #4]
 8008b82:	460b      	mov	r3, r1
 8008b84:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008b8c:	78fa      	ldrb	r2, [r7, #3]
 8008b8e:	4611      	mov	r1, r2
 8008b90:	4618      	mov	r0, r3
 8008b92:	f7f8 ffa2 	bl	8001ada <HAL_PCD_EP_GetRxCount>
 8008b96:	4603      	mov	r3, r0
}
 8008b98:	4618      	mov	r0, r3
 8008b9a:	3708      	adds	r7, #8
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	bd80      	pop	{r7, pc}

08008ba0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008ba8:	4b02      	ldr	r3, [pc, #8]	@ (8008bb4 <USBD_static_malloc+0x14>)
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	370c      	adds	r7, #12
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bc80      	pop	{r7}
 8008bb2:	4770      	bx	lr
 8008bb4:	200011f0 	.word	0x200011f0

08008bb8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b083      	sub	sp, #12
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]

}
 8008bc0:	bf00      	nop
 8008bc2:	370c      	adds	r7, #12
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bc80      	pop	{r7}
 8008bc8:	4770      	bx	lr

08008bca <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bca:	b480      	push	{r7}
 8008bcc:	b083      	sub	sp, #12
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	6078      	str	r0, [r7, #4]
 8008bd2:	460b      	mov	r3, r1
 8008bd4:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8008bd6:	bf00      	nop
 8008bd8:	370c      	adds	r7, #12
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bc80      	pop	{r7}
 8008bde:	4770      	bx	lr

08008be0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b085      	sub	sp, #20
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	4603      	mov	r3, r0
 8008be8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008bea:	2300      	movs	r3, #0
 8008bec:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008bee:	79fb      	ldrb	r3, [r7, #7]
 8008bf0:	2b03      	cmp	r3, #3
 8008bf2:	d817      	bhi.n	8008c24 <USBD_Get_USB_Status+0x44>
 8008bf4:	a201      	add	r2, pc, #4	@ (adr r2, 8008bfc <USBD_Get_USB_Status+0x1c>)
 8008bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bfa:	bf00      	nop
 8008bfc:	08008c0d 	.word	0x08008c0d
 8008c00:	08008c13 	.word	0x08008c13
 8008c04:	08008c19 	.word	0x08008c19
 8008c08:	08008c1f 	.word	0x08008c1f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	73fb      	strb	r3, [r7, #15]
    break;
 8008c10:	e00b      	b.n	8008c2a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008c12:	2302      	movs	r3, #2
 8008c14:	73fb      	strb	r3, [r7, #15]
    break;
 8008c16:	e008      	b.n	8008c2a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008c18:	2301      	movs	r3, #1
 8008c1a:	73fb      	strb	r3, [r7, #15]
    break;
 8008c1c:	e005      	b.n	8008c2a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008c1e:	2302      	movs	r3, #2
 8008c20:	73fb      	strb	r3, [r7, #15]
    break;
 8008c22:	e002      	b.n	8008c2a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008c24:	2302      	movs	r3, #2
 8008c26:	73fb      	strb	r3, [r7, #15]
    break;
 8008c28:	bf00      	nop
  }
  return usb_status;
 8008c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	3714      	adds	r7, #20
 8008c30:	46bd      	mov	sp, r7
 8008c32:	bc80      	pop	{r7}
 8008c34:	4770      	bx	lr
 8008c36:	bf00      	nop

08008c38 <memset>:
 8008c38:	4603      	mov	r3, r0
 8008c3a:	4402      	add	r2, r0
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d100      	bne.n	8008c42 <memset+0xa>
 8008c40:	4770      	bx	lr
 8008c42:	f803 1b01 	strb.w	r1, [r3], #1
 8008c46:	e7f9      	b.n	8008c3c <memset+0x4>

08008c48 <__libc_init_array>:
 8008c48:	b570      	push	{r4, r5, r6, lr}
 8008c4a:	2600      	movs	r6, #0
 8008c4c:	4d0c      	ldr	r5, [pc, #48]	@ (8008c80 <__libc_init_array+0x38>)
 8008c4e:	4c0d      	ldr	r4, [pc, #52]	@ (8008c84 <__libc_init_array+0x3c>)
 8008c50:	1b64      	subs	r4, r4, r5
 8008c52:	10a4      	asrs	r4, r4, #2
 8008c54:	42a6      	cmp	r6, r4
 8008c56:	d109      	bne.n	8008c6c <__libc_init_array+0x24>
 8008c58:	f000 f828 	bl	8008cac <_init>
 8008c5c:	2600      	movs	r6, #0
 8008c5e:	4d0a      	ldr	r5, [pc, #40]	@ (8008c88 <__libc_init_array+0x40>)
 8008c60:	4c0a      	ldr	r4, [pc, #40]	@ (8008c8c <__libc_init_array+0x44>)
 8008c62:	1b64      	subs	r4, r4, r5
 8008c64:	10a4      	asrs	r4, r4, #2
 8008c66:	42a6      	cmp	r6, r4
 8008c68:	d105      	bne.n	8008c76 <__libc_init_array+0x2e>
 8008c6a:	bd70      	pop	{r4, r5, r6, pc}
 8008c6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c70:	4798      	blx	r3
 8008c72:	3601      	adds	r6, #1
 8008c74:	e7ee      	b.n	8008c54 <__libc_init_array+0xc>
 8008c76:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c7a:	4798      	blx	r3
 8008c7c:	3601      	adds	r6, #1
 8008c7e:	e7f2      	b.n	8008c66 <__libc_init_array+0x1e>
 8008c80:	08008d30 	.word	0x08008d30
 8008c84:	08008d30 	.word	0x08008d30
 8008c88:	08008d30 	.word	0x08008d30
 8008c8c:	08008d34 	.word	0x08008d34

08008c90 <memcpy>:
 8008c90:	440a      	add	r2, r1
 8008c92:	4291      	cmp	r1, r2
 8008c94:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c98:	d100      	bne.n	8008c9c <memcpy+0xc>
 8008c9a:	4770      	bx	lr
 8008c9c:	b510      	push	{r4, lr}
 8008c9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ca2:	4291      	cmp	r1, r2
 8008ca4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ca8:	d1f9      	bne.n	8008c9e <memcpy+0xe>
 8008caa:	bd10      	pop	{r4, pc}

08008cac <_init>:
 8008cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cae:	bf00      	nop
 8008cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cb2:	bc08      	pop	{r3}
 8008cb4:	469e      	mov	lr, r3
 8008cb6:	4770      	bx	lr

08008cb8 <_fini>:
 8008cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cba:	bf00      	nop
 8008cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cbe:	bc08      	pop	{r3}
 8008cc0:	469e      	mov	lr, r3
 8008cc2:	4770      	bx	lr
