<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="reference"/>
<meta name="DC.Title" content="Report Design Analysis"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="concept_bqj_lqr_b5"/>
<link rel="stylesheet" type="text/css" href="../../commonltr.css"/>
<title>Report Design Analysis</title>
</head>
<body id="concept_bqj_lqr_b5">


 <h1 class="title topictitle1">Report Design Analysis</h1>

    <div class="body refbody">
        <div class="section">
            <p class="p">The Report Design Analysis command provides three modes of operation: timing analysis
                and physical characteristics of timing paths, complexity analysis of the design to
                identify timing issues due to routing complexity and LUT distribution, and routing
                congestion.</p>

            <p class="p">The Report Design Analysis dialog box includes the following tabs and common options: </p>

            <ul class="ul" id="concept_bqj_lqr_b5__ul_wgf_k2p_v5">
                <li class="li"><a class="xref" href="#concept_bqj_lqr_b5__options">Options</a></li>

                <li class="li"><a class="xref" href="#concept_bqj_lqr_b5__advanced">Advanced</a></li>

                <li class="li"><a class="xref" href="#concept_bqj_lqr_b5__settings">Timer
                    Settings</a></li>

                <li class="li"><a class="xref" href="#concept_bqj_lqr_b5__common">Common Options</a></li>

            </ul>

        </div>

        <div class="section" id="concept_bqj_lqr_b5__options"><h2 class="title sectiontitle">Options Tab</h2>
            
            <p class="p">The Options tab provides the following fields to configure the types of analysis
                performed by the report: </p>

            <ul class="ul" id="concept_bqj_lqr_b5__ul_qnz_bhp_v5">
                <li class="li"><span Class="uicontrol">Timing</span>: Performs timing analysis of all the critical
                    paths, or of the specified paths of the design. <ul class="ul">
                        <li class="li"><span Class="uicontrol">All paths</span>: A radio button to return timing data
                            for all critical paths in the design. <ul class="ul">
                                <li class="li"><span Class="uicontrol">Path delay type</span>: Specifies the type of
                                    delay to analyze for all paths. Max delay is for setup analysis
                                    of timing paths only. Min delay is for hold analysis only.
                                    Choose min_max delay for both setup and hold analysis. </li>

                                <li class="li"><span Class="uicontrol">Maximum number of paths</span>: Specifies the
                                    number of paths returned by the report. By default, the GUI
                                    report includes the 10 worst timing paths.</li>

                            </ul>
</li>

                        <li class="li"><span Class="uicontrol">Specific paths</span>: A radio button to perform
                            analysis of the specified timing paths. <div Class="note_tip"><span class="tiptitle">Tip:</span> When this
                                option is selected, the entry field to define the timing paths is
                                enabled. You can enter Tcl commands to define the timing path
                                directly, or use the <a class="xref" href="find_timing_paths_dialog.html">Find Timing Paths</a> command to define the
                                timing paths to report.</div>
</li>

                        <li class="li"><span Class="uicontrol">Extend Analysis</span>: Perform an extended setup
                            analysis of the specified timing paths. The extended analysis includes
                            the path that ends at the start point of the specified timing path, the
                            specified timing path, and the path that starts at the end point of the
                            specified timing path. <div Class="note_tip"><span class="tiptitle">Tip:</span> When <span Class="uicontrol">Path delay
                                    type</span> of min (hold) is specified with the
                                    <span class="keyword parmname">Extend Analysis</span> option, this generates the
                                setup report showing the worst setup paths, and the corresponding
                                hold report for those same paths. This shows hold characteristics
                                with the setup characteristics of the same start and endpoints to
                                make it easier to see if hold and setup fixing are affecting one
                                another.</div>
</li>

                        <li class="li"><span Class="uicontrol">Include logic level distribution</span>:  To help
                            identify the longer paths in the design. <div Class="note_tip"><span class="tiptitle">Tip:</span> Remember that
                                    <span class="keyword parmname">logic level distribution</span> is only performed
                                on critical timing paths identified by the tool, or specified by
                                you. If you want the analysis to identify all paths with the
                                greatest number of logic levels in the design, you should use
                                    <span Class="uicontrol">Specific paths</span> to define the timing paths
                                of interest. In addition, you can use the LOGIC_LEVELS property on
                                timing paths to obtain this information.</div>
<ul class="ul" id="concept_bqj_lqr_b5__ul_afs_tbx_vw">
                                <li class="li"><span Class="uicontrol">Number of paths</span>: Specifies the number of
                                    paths to include in the logic level distribution. </li>

                            </ul>
</li>

                    </ul>
</li>

                <li class="li"><span Class="uicontrol">Complexity</span>: Enables the complexity analysis reporting the
                    Rent exponent, the average fanout, and a primitive histogram.<ul class="ul">
                        <li class="li"><span Class="uicontrol">Cells to analyze</span>: Specify one or more
                            hierarchical modules to perform complexity analysis on. By default the
                            top-level cell of the design is analyzed. <div Class="note_tip"><span class="tiptitle">Tip:</span> When this
                                option is selected, the entry field to specify cells to analyze is
                                enabled. You can enter Tcl commands to specify the cells directly,
                                or use the <a class="xref" href="specify_top_level_cell_dialog.html">Specify Top Level Cell</a> command to define the
                                cells.</div>
</li>

                        <li class="li"><span Class="uicontrol">Hierarchical depth</span>: Specify the levels of
                            hierarchy to include in the complexity anlysis. </li>

                    </ul>
</li>

                <li class="li"><span Class="uicontrol">Congestion</span>: Reports the vertical and horizontal routing
                    congestion of a placed or routed design, reported on a per tile basis for the
                    whole design. Congestion analysis is performed on the whole design, even if
                    Complexity analysis is performed on specified cells.</li>

            </ul>

        </div>

        <div class="section" id="concept_bqj_lqr_b5__advanced"><h2 class="title sectiontitle">Advanced Tab</h2>
            
            <ul class="ul" id="concept_bqj_lqr_b5__ul_ymb_c3p_v5">
                <li class="li"><span Class="uicontrol">Write results to file</span>: Writes the results of the Design
                    Analysis report into the specified file. The default is to
                        <span Class="uicontrol">Overwrite</span> an existing file of the same name. Use
                        <span Class="uicontrol">Append</span> to append the new report to the specified
                    file.</li>

                <li class="li"><span Class="uicontrol">Ignore command errors (quiet mode)</span>: Suppresses errors
                    when running the Design Analysis report. </li>

                <li class="li"><span Class="uicontrol">Suspend message limits during command</span>: Ignores message
                    limits that are defined when running this report.</li>

            </ul>

        </div>

        <div class="section" id="concept_bqj_lqr_b5__settings"><h2 class="title sectiontitle">Timer Settings Tab</h2>
            
            <p class="p">The Timer Settings tab provides the following fields to configure the timing engine
                prior to generating the report:</p>

            <ul class="ul" id="concept_bqj_lqr_b5__ul_ww4_b3p_v5">
                <li class="li"><span Class="uicontrol">Interconnect</span>: Specifies the interconnect delays to use in
                    the timing analysis. You can use the full routed delays from an implemented
                    design, estimated delays in the synthesized (or implemented) design, or use no
                    interconnect delays to examine just the logic delays. </li>

                <li class="li"><span Class="uicontrol">Speed grade</span>: Changes the speed grade of the device during
                    timing analysis, without actually changing the target part. </li>

                <li class="li"><span Class="uicontrol">Multi-corner configuration</span>: Configures the Slow and Fast
                    timing corners in the current design. Variables in the manufacturing process,
                    voltage, and temperature (PVT) determine the delay across the device, and
                    combine to define a timing corner. This option relates to the <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug835-vivado-tcl-commands.pdf;a=xconfig_timing_corners" target="_blank">config_timing_corners</a> Tcl command. <ul class="ul" id="concept_bqj_lqr_b5__ul_ivx_fkp_v5">
                        <li class="li"><span Class="uicontrol">Slow</span>: Specifies the type of delay to analyze for
                            the Slow corner. Use max delay for setup analysis, min delay for hold
                            analysis, or min_max delay for both setup and hold analysis. Use none to
                            exclude this corner from timing analysis.</li>

                        <li class="li"><span Class="uicontrol">Fast</span>: Specifies the type of delay to analyze for
                            the Fast corner. Use max delay for setup analysis, min delay for hold
                            analysis, or min_max delay for both setup and hold analysis. Use none to
                            exclude this corner from timing analysis.</li>

                    </ul>
</li>

                <li class="li"><span Class="uicontrol">Disable flight delays</span>:  Ignores the package delay in I/O
                    delay calculations. The flight delay is the package delay that occurs between
                    the package pin and the die pad. This option relates to the <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug835-vivado-tcl-commands.pdf;a=xconfig_timing_analysis" target="_blank">config_timing_analysis</a> Tcl command. </li>

            </ul>

        </div>

        <div class="section" id="concept_bqj_lqr_b5__common"><h2 class="title sectiontitle">Common Options</h2>
            
            <p class="p">The common options do not appear in a tab but are present on the dialog box at all
                times.</p>

            <ul class="ul" id="concept_bqj_lqr_b5__ul_gc5_ccp_v5">
                <li class="li"><span Class="uicontrol">Results name</span>: Specifies the name to apply to the report
                    in Timing Results window in the Vivado<sup>®</sup> IDE.</li>

                <li class="li"><span Class="uicontrol">Command</span>: Displays the Tcl command with all of the
                    specified options, which is used to generate the report. </li>

                <li class="li"><span Class="uicontrol">Open in a new tab</span>: Opens the Timing Summary in a new tab
                    of the <a class="xref" href="design_analysis_window.html">Design
                        Analysis</a> window in the Vivado IDE. If this checkbox is not enabled,
                    the new report overwrites the last report that was opened. </li>

            </ul>

            <p class="p">Click <span Class="uicontrol">OK</span> to run the displayed Tcl command, and generate the
                report. </p>

        </div>

        <div class="section"><h2 class="title sectiontitle">See Also</h2>
            
            <table cellpadding="4" cellspacing="0" summary="" id="concept_bqj_lqr_b5__simpletable_clj_v5r_b5" border="0" class="simpletable"><tr class="strow">
                    <td valign="top" class="stentry" width="4.761904761904762%"><img class="image" id="concept_bqj_lqr_b5__image_lf4_qvj_p5" src="../../images/book_icon.png" alt="Icon"/></td>

                    <td valign="top" class="stentry" width="95.23809523809524%"><cite class="cite">Vivado Design Suite User Guide: Design Analysis and Closure
                            Techniques</cite> (UG906), <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug906-vivado-design-analysis.pdf;a=xReportDesignAnalysis" target="_blank">Report Design Analysis</a></td>

                </tr>
<tr class="strow">
                    <td valign="top" class="stentry"><img class="image" id="concept_bqj_lqr_b5__image_w4f_4kv_vw" src="../../images/play.png" alt="Icon"/></td>

                    <td valign="top" class="stentry"><a class="xref" href="http://www.xilinx.com/video/hardware/vivado-report-design-analysis.html" target="_blank">Vivado Design Suite QuickTake Video:
                            Vivado Report Design Analysis</a></td>

                </tr>
<tr class="strow">
                    <td valign="top" class="stentry"><img class="image" id="concept_bqj_lqr_b5__image_y3g_hbj_dv" src="../../images/book_icon.png" alt="Icon"/></td>

                    <td valign="top" class="stentry"><cite class="cite">Vivado Design Suite Tcl Command Reference Guide</cite> (UG835),
                            <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug835-vivado-tcl-commands.pdf;a=xreport_design_analysis" target="_blank">report_design_analysis</a></td>

                </tr>
</table>

        </div>

    </div>


</body>
</html>