
lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000271c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08002828  08002828  00003828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002898  08002898  00004060  2**0
                  CONTENTS
  4 .ARM          00000000  08002898  08002898  00004060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002898  08002898  00004060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002898  08002898  00003898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800289c  0800289c  0000389c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080028a0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a8  20000060  08002900  00004060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  08002900  00004208  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000593f  00000000  00000000  00004089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001afc  00000000  00000000  000099c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000658  00000000  00000000  0000b4c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000497  00000000  00000000  0000bb20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f3b  00000000  00000000  0000bfb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008df4  00000000  00000000  00022ef2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008355c  00000000  00000000  0002bce6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000af242  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b94  00000000  00000000  000af288  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000b0e1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	08002810 	.word	0x08002810

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	08002810 	.word	0x08002810

0800014c <LCD_init>:
#define LCD_SFT_MOV   0x14



void LCD_init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
//	 LCD_Write_Command(0x08);
//	 LCD_Write_Command(0x01);
//	 LCD_Write_Command(0x04);
	// ---------------------------------------------------------

	 HAL_Delay(15);
 8000150:	200f      	movs	r0, #15
 8000152:	f000 fc3d 	bl	80009d0 <HAL_Delay>
	 LCD_Write_Command(LCD_2_LINE_8_BITS);//8-bit display
 8000156:	2038      	movs	r0, #56	@ 0x38
 8000158:	f000 f834 	bl	80001c4 <LCD_Write_Command>
	 HAL_Delay(5);
 800015c:	2005      	movs	r0, #5
 800015e:	f000 fc37 	bl	80009d0 <HAL_Delay>
	 LCD_Write_Command(LCD_2_LINE_8_BITS);
 8000162:	2038      	movs	r0, #56	@ 0x38
 8000164:	f000 f82e 	bl	80001c4 <LCD_Write_Command>
	 HAL_Delay(5);
 8000168:	2005      	movs	r0, #5
 800016a:	f000 fc31 	bl	80009d0 <HAL_Delay>
	 LCD_Write_Command(LCD_2_LINE_8_BITS);
 800016e:	2038      	movs	r0, #56	@ 0x38
 8000170:	f000 f828 	bl	80001c4 <LCD_Write_Command>
	 HAL_Delay(5);
 8000174:	2005      	movs	r0, #5
 8000176:	f000 fc2b 	bl	80009d0 <HAL_Delay>
	 LCD_Write_Command(LCD_2_LINE_8_BITS);
 800017a:	2038      	movs	r0, #56	@ 0x38
 800017c:	f000 f822 	bl	80001c4 <LCD_Write_Command>

	 //LCD_Write_Command(0x08);
	 //LCD_Write_Command(LCD_2_LINE_8_BITS);

	 //LCD_Write_Command(0x01);
	 LCD_Write_Command(0x3F); // sets lines
 8000180:	203f      	movs	r0, #63	@ 0x3f
 8000182:	f000 f81f 	bl	80001c4 <LCD_Write_Command>
	 HAL_Delay(1);
 8000186:	2001      	movs	r0, #1
 8000188:	f000 fc22 	bl	80009d0 <HAL_Delay>
	 //LCD_Write_Command(0x06);
	 LCD_Write_Command(0x08); // display off
 800018c:	2008      	movs	r0, #8
 800018e:	f000 f819 	bl	80001c4 <LCD_Write_Command>
	 HAL_Delay(1);
 8000192:	2001      	movs	r0, #1
 8000194:	f000 fc1c 	bl	80009d0 <HAL_Delay>
	 //LCD_Write_Command(0x0c);
	 LCD_Write_Command(0x01); // display clear
 8000198:	2001      	movs	r0, #1
 800019a:	f000 f813 	bl	80001c4 <LCD_Write_Command>
	 HAL_Delay(1);
 800019e:	2001      	movs	r0, #1
 80001a0:	f000 fc16 	bl	80009d0 <HAL_Delay>

	 LCD_Write_Command(0x06); // entry mode set
 80001a4:	2006      	movs	r0, #6
 80001a6:	f000 f80d 	bl	80001c4 <LCD_Write_Command>
	 // HAL_Delay(1);
	 // turn on display:
	 LCD_Write_Command(0x0C); // display on ?
 80001aa:	200c      	movs	r0, #12
 80001ac:	f000 f80a 	bl	80001c4 <LCD_Write_Command>


}
 80001b0:	bf00      	nop
 80001b2:	bd80      	pop	{r7, pc}

080001b4 <LCD_Clear>:

void LCD_Clear(void)
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	af00      	add	r7, sp, #0
 LCD_Write_Command(0x01);//
 80001b8:	2001      	movs	r0, #1
 80001ba:	f000 f803 	bl	80001c4 <LCD_Write_Command>
}
 80001be:	bf00      	nop
 80001c0:	bd80      	pop	{r7, pc}
	...

080001c4 <LCD_Write_Command>:


void LCD_Write_Command(uchar Com)
{
 80001c4:	b580      	push	{r7, lr}
 80001c6:	b082      	sub	sp, #8
 80001c8:	af00      	add	r7, sp, #0
 80001ca:	4603      	mov	r3, r0
 80001cc:	71fb      	strb	r3, [r7, #7]
 // while(LCD_Read_State());
 //	 HAL_Delay(10);
 //	 unsigned int Read_Dat = 0; //BJ


	HAL_Delay(10);
 80001ce:	200a      	movs	r0, #10
 80001d0:	f000 fbfe 	bl	80009d0 <HAL_Delay>
	// unsigned int Read_Dat = 0; //BJ

	 HAL_GPIO_WritePin(GPIOB,LCD_RS_Pin, GPIO_PIN_RESET); // LCD_RS = 0;
 80001d4:	2200      	movs	r2, #0
 80001d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80001da:	4811      	ldr	r0, [pc, #68]	@ (8000220 <LCD_Write_Command+0x5c>)
 80001dc:	f001 f99a 	bl	8001514 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOB,LCD_RW_Pin, GPIO_PIN_RESET); // LCD_RW = 0;
 80001e0:	2200      	movs	r2, #0
 80001e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001e6:	480e      	ldr	r0, [pc, #56]	@ (8000220 <LCD_Write_Command+0x5c>)
 80001e8:	f001 f994 	bl	8001514 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOB,LCD_E_Pin, GPIO_PIN_SET); //LCD_E_Pin = 1;
 80001ec:	2201      	movs	r2, #1
 80001ee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80001f2:	480b      	ldr	r0, [pc, #44]	@ (8000220 <LCD_Write_Command+0x5c>)
 80001f4:	f001 f98e 	bl	8001514 <HAL_GPIO_WritePin>
	 HAL_Delay(1);
 80001f8:	2001      	movs	r0, #1
 80001fa:	f000 fbe9 	bl	80009d0 <HAL_Delay>

	 LCD_PORT = Com;
 80001fe:	4a09      	ldr	r2, [pc, #36]	@ (8000224 <LCD_Write_Command+0x60>)
 8000200:	79fb      	ldrb	r3, [r7, #7]
 8000202:	60d3      	str	r3, [r2, #12]

	 HAL_GPIO_WritePin(GPIOB,LCD_E_Pin, GPIO_PIN_RESET);  //LCD_E_Pin =0;
 8000204:	2200      	movs	r2, #0
 8000206:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800020a:	4805      	ldr	r0, [pc, #20]	@ (8000220 <LCD_Write_Command+0x5c>)
 800020c:	f001 f982 	bl	8001514 <HAL_GPIO_WritePin>
	 HAL_Delay(1);
 8000210:	2001      	movs	r0, #1
 8000212:	f000 fbdd 	bl	80009d0 <HAL_Delay>
}
 8000216:	bf00      	nop
 8000218:	3708      	adds	r7, #8
 800021a:	46bd      	mov	sp, r7
 800021c:	bd80      	pop	{r7, pc}
 800021e:	bf00      	nop
 8000220:	40010c00 	.word	0x40010c00
 8000224:	40010800 	.word	0x40010800

08000228 <LCD_Write_Data>:

void LCD_Write_Data(uchar dat)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af00      	add	r7, sp, #0
 800022e:	4603      	mov	r3, r0
 8000230:	71fb      	strb	r3, [r7, #7]
 //while(LCD_Read_State());
	 HAL_Delay(1);
 8000232:	2001      	movs	r0, #1
 8000234:	f000 fbcc 	bl	80009d0 <HAL_Delay>

	 HAL_GPIO_WritePin(GPIOB,LCD_RS_Pin, GPIO_PIN_SET); //LCD_RS = 1;
 8000238:	2201      	movs	r2, #1
 800023a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800023e:	4811      	ldr	r0, [pc, #68]	@ (8000284 <LCD_Write_Data+0x5c>)
 8000240:	f001 f968 	bl	8001514 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOB,LCD_RW_Pin, GPIO_PIN_RESET); // LCD_RW = 0;
 8000244:	2200      	movs	r2, #0
 8000246:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800024a:	480e      	ldr	r0, [pc, #56]	@ (8000284 <LCD_Write_Data+0x5c>)
 800024c:	f001 f962 	bl	8001514 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOB,LCD_E_Pin, GPIO_PIN_SET); //LCD_E_Pin = 1;
 8000250:	2201      	movs	r2, #1
 8000252:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000256:	480b      	ldr	r0, [pc, #44]	@ (8000284 <LCD_Write_Data+0x5c>)
 8000258:	f001 f95c 	bl	8001514 <HAL_GPIO_WritePin>

	 HAL_Delay(1);
 800025c:	2001      	movs	r0, #1
 800025e:	f000 fbb7 	bl	80009d0 <HAL_Delay>
	 //Delay_ms(1);

	 LCD_PORT = dat;
 8000262:	4a09      	ldr	r2, [pc, #36]	@ (8000288 <LCD_Write_Data+0x60>)
 8000264:	79fb      	ldrb	r3, [r7, #7]
 8000266:	60d3      	str	r3, [r2, #12]

	 HAL_GPIO_WritePin(GPIOB,LCD_E_Pin, GPIO_PIN_RESET);  //Set LCD_E = 0;
 8000268:	2200      	movs	r2, #0
 800026a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800026e:	4805      	ldr	r0, [pc, #20]	@ (8000284 <LCD_Write_Data+0x5c>)
 8000270:	f001 f950 	bl	8001514 <HAL_GPIO_WritePin>

	 HAL_Delay(1);
 8000274:	2001      	movs	r0, #1
 8000276:	f000 fbab 	bl	80009d0 <HAL_Delay>

}
 800027a:	bf00      	nop
 800027c:	3708      	adds	r7, #8
 800027e:	46bd      	mov	sp, r7
 8000280:	bd80      	pop	{r7, pc}
 8000282:	bf00      	nop
 8000284:	40010c00 	.word	0x40010c00
 8000288:	40010800 	.word	0x40010800

0800028c <LCD_Set_Position>:

 return state;
}

void LCD_Set_Position(uchar x,uchar y)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b082      	sub	sp, #8
 8000290:	af00      	add	r7, sp, #0
 8000292:	4603      	mov	r3, r0
 8000294:	460a      	mov	r2, r1
 8000296:	71fb      	strb	r3, [r7, #7]
 8000298:	4613      	mov	r3, r2
 800029a:	71bb      	strb	r3, [r7, #6]
	 if(y==0)
 800029c:	79bb      	ldrb	r3, [r7, #6]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d106      	bne.n	80002b0 <LCD_Set_Position+0x24>
	 {
		 LCD_Write_Command(0x80+x);
 80002a2:	79fb      	ldrb	r3, [r7, #7]
 80002a4:	3b80      	subs	r3, #128	@ 0x80
 80002a6:	b2db      	uxtb	r3, r3
 80002a8:	4618      	mov	r0, r3
 80002aa:	f7ff ff8b 	bl	80001c4 <LCD_Write_Command>
	 {
		 LCD_Write_Command(0xc0+x);
	 }
	 else;

}
 80002ae:	e008      	b.n	80002c2 <LCD_Set_Position+0x36>
	 else if(y==1)
 80002b0:	79bb      	ldrb	r3, [r7, #6]
 80002b2:	2b01      	cmp	r3, #1
 80002b4:	d105      	bne.n	80002c2 <LCD_Set_Position+0x36>
		 LCD_Write_Command(0xc0+x);
 80002b6:	79fb      	ldrb	r3, [r7, #7]
 80002b8:	3b40      	subs	r3, #64	@ 0x40
 80002ba:	b2db      	uxtb	r3, r3
 80002bc:	4618      	mov	r0, r3
 80002be:	f7ff ff81 	bl	80001c4 <LCD_Write_Command>
}
 80002c2:	bf00      	nop
 80002c4:	3708      	adds	r7, #8
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd80      	pop	{r7, pc}

080002ca <LCD_Display_Char>:

void LCD_Display_Char(uchar Char,uchar x,uchar y)
{
 80002ca:	b580      	push	{r7, lr}
 80002cc:	b082      	sub	sp, #8
 80002ce:	af00      	add	r7, sp, #0
 80002d0:	4603      	mov	r3, r0
 80002d2:	71fb      	strb	r3, [r7, #7]
 80002d4:	460b      	mov	r3, r1
 80002d6:	71bb      	strb	r3, [r7, #6]
 80002d8:	4613      	mov	r3, r2
 80002da:	717b      	strb	r3, [r7, #5]
	LCD_Set_Position(x,y);
 80002dc:	797a      	ldrb	r2, [r7, #5]
 80002de:	79bb      	ldrb	r3, [r7, #6]
 80002e0:	4611      	mov	r1, r2
 80002e2:	4618      	mov	r0, r3
 80002e4:	f7ff ffd2 	bl	800028c <LCD_Set_Position>
	LCD_Write_Data(Char);
 80002e8:	79fb      	ldrb	r3, [r7, #7]
 80002ea:	4618      	mov	r0, r3
 80002ec:	f7ff ff9c 	bl	8000228 <LCD_Write_Data>
}
 80002f0:	bf00      	nop
 80002f2:	3708      	adds	r7, #8
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bd80      	pop	{r7, pc}

080002f8 <LCD_Display_String>:

void LCD_Display_String(uchar x,uchar y,uchar *str)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b082      	sub	sp, #8
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	4603      	mov	r3, r0
 8000300:	603a      	str	r2, [r7, #0]
 8000302:	71fb      	strb	r3, [r7, #7]
 8000304:	460b      	mov	r3, r1
 8000306:	71bb      	strb	r3, [r7, #6]
	LCD_Set_Position(x,y);
 8000308:	79ba      	ldrb	r2, [r7, #6]
 800030a:	79fb      	ldrb	r3, [r7, #7]
 800030c:	4611      	mov	r1, r2
 800030e:	4618      	mov	r0, r3
 8000310:	f7ff ffbc 	bl	800028c <LCD_Set_Position>
	while(*str !='\0')
 8000314:	e009      	b.n	800032a <LCD_Display_String+0x32>
	{
		LCD_Write_Data(*str++);
 8000316:	683b      	ldr	r3, [r7, #0]
 8000318:	1c5a      	adds	r2, r3, #1
 800031a:	603a      	str	r2, [r7, #0]
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	4618      	mov	r0, r3
 8000320:	f7ff ff82 	bl	8000228 <LCD_Write_Data>
		HAL_Delay(1);
 8000324:	2001      	movs	r0, #1
 8000326:	f000 fb53 	bl	80009d0 <HAL_Delay>
	while(*str !='\0')
 800032a:	683b      	ldr	r3, [r7, #0]
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	2b00      	cmp	r3, #0
 8000330:	d1f1      	bne.n	8000316 <LCD_Display_String+0x1e>
	}
}
 8000332:	bf00      	nop
 8000334:	bf00      	nop
 8000336:	3708      	adds	r7, #8
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}

0800033c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b084      	sub	sp, #16
 8000340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000342:	1d3b      	adds	r3, r7, #4
 8000344:	2200      	movs	r2, #0
 8000346:	601a      	str	r2, [r3, #0]
 8000348:	605a      	str	r2, [r3, #4]
 800034a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800034c:	4b18      	ldr	r3, [pc, #96]	@ (80003b0 <MX_ADC1_Init+0x74>)
 800034e:	4a19      	ldr	r2, [pc, #100]	@ (80003b4 <MX_ADC1_Init+0x78>)
 8000350:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000352:	4b17      	ldr	r3, [pc, #92]	@ (80003b0 <MX_ADC1_Init+0x74>)
 8000354:	2200      	movs	r2, #0
 8000356:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000358:	4b15      	ldr	r3, [pc, #84]	@ (80003b0 <MX_ADC1_Init+0x74>)
 800035a:	2200      	movs	r2, #0
 800035c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800035e:	4b14      	ldr	r3, [pc, #80]	@ (80003b0 <MX_ADC1_Init+0x74>)
 8000360:	2200      	movs	r2, #0
 8000362:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000364:	4b12      	ldr	r3, [pc, #72]	@ (80003b0 <MX_ADC1_Init+0x74>)
 8000366:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800036a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800036c:	4b10      	ldr	r3, [pc, #64]	@ (80003b0 <MX_ADC1_Init+0x74>)
 800036e:	2200      	movs	r2, #0
 8000370:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000372:	4b0f      	ldr	r3, [pc, #60]	@ (80003b0 <MX_ADC1_Init+0x74>)
 8000374:	2201      	movs	r2, #1
 8000376:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000378:	480d      	ldr	r0, [pc, #52]	@ (80003b0 <MX_ADC1_Init+0x74>)
 800037a:	f000 fb4d 	bl	8000a18 <HAL_ADC_Init>
 800037e:	4603      	mov	r3, r0
 8000380:	2b00      	cmp	r3, #0
 8000382:	d001      	beq.n	8000388 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000384:	f000 f9d0 	bl	8000728 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000388:	2308      	movs	r3, #8
 800038a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800038c:	2301      	movs	r3, #1
 800038e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000390:	2300      	movs	r3, #0
 8000392:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000394:	1d3b      	adds	r3, r7, #4
 8000396:	4619      	mov	r1, r3
 8000398:	4805      	ldr	r0, [pc, #20]	@ (80003b0 <MX_ADC1_Init+0x74>)
 800039a:	f000 fce7 	bl	8000d6c <HAL_ADC_ConfigChannel>
 800039e:	4603      	mov	r3, r0
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d001      	beq.n	80003a8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80003a4:	f000 f9c0 	bl	8000728 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003a8:	bf00      	nop
 80003aa:	3710      	adds	r7, #16
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	2000007c 	.word	0x2000007c
 80003b4:	40012400 	.word	0x40012400

080003b8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b088      	sub	sp, #32
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003c0:	f107 0310 	add.w	r3, r7, #16
 80003c4:	2200      	movs	r2, #0
 80003c6:	601a      	str	r2, [r3, #0]
 80003c8:	605a      	str	r2, [r3, #4]
 80003ca:	609a      	str	r2, [r3, #8]
 80003cc:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	4a18      	ldr	r2, [pc, #96]	@ (8000434 <HAL_ADC_MspInit+0x7c>)
 80003d4:	4293      	cmp	r3, r2
 80003d6:	d129      	bne.n	800042c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80003d8:	4b17      	ldr	r3, [pc, #92]	@ (8000438 <HAL_ADC_MspInit+0x80>)
 80003da:	699b      	ldr	r3, [r3, #24]
 80003dc:	4a16      	ldr	r2, [pc, #88]	@ (8000438 <HAL_ADC_MspInit+0x80>)
 80003de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80003e2:	6193      	str	r3, [r2, #24]
 80003e4:	4b14      	ldr	r3, [pc, #80]	@ (8000438 <HAL_ADC_MspInit+0x80>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80003ec:	60fb      	str	r3, [r7, #12]
 80003ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f0:	4b11      	ldr	r3, [pc, #68]	@ (8000438 <HAL_ADC_MspInit+0x80>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	4a10      	ldr	r2, [pc, #64]	@ (8000438 <HAL_ADC_MspInit+0x80>)
 80003f6:	f043 0308 	orr.w	r3, r3, #8
 80003fa:	6193      	str	r3, [r2, #24]
 80003fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000438 <HAL_ADC_MspInit+0x80>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	f003 0308 	and.w	r3, r3, #8
 8000404:	60bb      	str	r3, [r7, #8]
 8000406:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = load_cell_Pin;
 8000408:	2301      	movs	r3, #1
 800040a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800040c:	2303      	movs	r3, #3
 800040e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(load_cell_GPIO_Port, &GPIO_InitStruct);
 8000410:	f107 0310 	add.w	r3, r7, #16
 8000414:	4619      	mov	r1, r3
 8000416:	4809      	ldr	r0, [pc, #36]	@ (800043c <HAL_ADC_MspInit+0x84>)
 8000418:	f000 fef8 	bl	800120c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800041c:	2200      	movs	r2, #0
 800041e:	2100      	movs	r1, #0
 8000420:	2012      	movs	r0, #18
 8000422:	f000 febc 	bl	800119e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000426:	2012      	movs	r0, #18
 8000428:	f000 fed5 	bl	80011d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800042c:	bf00      	nop
 800042e:	3720      	adds	r7, #32
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	40012400 	.word	0x40012400
 8000438:	40021000 	.word	0x40021000
 800043c:	40010c00 	.word	0x40010c00

08000440 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b088      	sub	sp, #32
 8000444:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000446:	f107 0310 	add.w	r3, r7, #16
 800044a:	2200      	movs	r2, #0
 800044c:	601a      	str	r2, [r3, #0]
 800044e:	605a      	str	r2, [r3, #4]
 8000450:	609a      	str	r2, [r3, #8]
 8000452:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000454:	4b47      	ldr	r3, [pc, #284]	@ (8000574 <MX_GPIO_Init+0x134>)
 8000456:	699b      	ldr	r3, [r3, #24]
 8000458:	4a46      	ldr	r2, [pc, #280]	@ (8000574 <MX_GPIO_Init+0x134>)
 800045a:	f043 0310 	orr.w	r3, r3, #16
 800045e:	6193      	str	r3, [r2, #24]
 8000460:	4b44      	ldr	r3, [pc, #272]	@ (8000574 <MX_GPIO_Init+0x134>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	f003 0310 	and.w	r3, r3, #16
 8000468:	60fb      	str	r3, [r7, #12]
 800046a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800046c:	4b41      	ldr	r3, [pc, #260]	@ (8000574 <MX_GPIO_Init+0x134>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	4a40      	ldr	r2, [pc, #256]	@ (8000574 <MX_GPIO_Init+0x134>)
 8000472:	f043 0320 	orr.w	r3, r3, #32
 8000476:	6193      	str	r3, [r2, #24]
 8000478:	4b3e      	ldr	r3, [pc, #248]	@ (8000574 <MX_GPIO_Init+0x134>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	f003 0320 	and.w	r3, r3, #32
 8000480:	60bb      	str	r3, [r7, #8]
 8000482:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000484:	4b3b      	ldr	r3, [pc, #236]	@ (8000574 <MX_GPIO_Init+0x134>)
 8000486:	699b      	ldr	r3, [r3, #24]
 8000488:	4a3a      	ldr	r2, [pc, #232]	@ (8000574 <MX_GPIO_Init+0x134>)
 800048a:	f043 0304 	orr.w	r3, r3, #4
 800048e:	6193      	str	r3, [r2, #24]
 8000490:	4b38      	ldr	r3, [pc, #224]	@ (8000574 <MX_GPIO_Init+0x134>)
 8000492:	699b      	ldr	r3, [r3, #24]
 8000494:	f003 0304 	and.w	r3, r3, #4
 8000498:	607b      	str	r3, [r7, #4]
 800049a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800049c:	4b35      	ldr	r3, [pc, #212]	@ (8000574 <MX_GPIO_Init+0x134>)
 800049e:	699b      	ldr	r3, [r3, #24]
 80004a0:	4a34      	ldr	r2, [pc, #208]	@ (8000574 <MX_GPIO_Init+0x134>)
 80004a2:	f043 0308 	orr.w	r3, r3, #8
 80004a6:	6193      	str	r3, [r2, #24]
 80004a8:	4b32      	ldr	r3, [pc, #200]	@ (8000574 <MX_GPIO_Init+0x134>)
 80004aa:	699b      	ldr	r3, [r3, #24]
 80004ac:	f003 0308 	and.w	r3, r3, #8
 80004b0:	603b      	str	r3, [r7, #0]
 80004b2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_DB0_Pin|LCD_DB1_Pin|LCD_DB2_Pin|LCD_DB3_Pin
 80004b4:	2200      	movs	r2, #0
 80004b6:	21ff      	movs	r1, #255	@ 0xff
 80004b8:	482f      	ldr	r0, [pc, #188]	@ (8000578 <MX_GPIO_Init+0x138>)
 80004ba:	f001 f82b 	bl	8001514 <HAL_GPIO_WritePin>
                          |LCD_DB4_Pin|LCD_DB5_Pin|LCD_DB6_Pin|LCD_DB7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin, GPIO_PIN_RESET);
 80004be:	2200      	movs	r2, #0
 80004c0:	f44f 41e8 	mov.w	r1, #29696	@ 0x7400
 80004c4:	482d      	ldr	r0, [pc, #180]	@ (800057c <MX_GPIO_Init+0x13c>)
 80004c6:	f001 f825 	bl	8001514 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LCD_DB0_Pin|LCD_DB1_Pin|LCD_DB2_Pin|LCD_DB3_Pin
 80004ca:	23ff      	movs	r3, #255	@ 0xff
 80004cc:	613b      	str	r3, [r7, #16]
                          |LCD_DB4_Pin|LCD_DB5_Pin|LCD_DB6_Pin|LCD_DB7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ce:	2301      	movs	r3, #1
 80004d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d2:	2300      	movs	r3, #0
 80004d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80004d6:	2301      	movs	r3, #1
 80004d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004da:	f107 0310 	add.w	r3, r7, #16
 80004de:	4619      	mov	r1, r3
 80004e0:	4825      	ldr	r0, [pc, #148]	@ (8000578 <MX_GPIO_Init+0x138>)
 80004e2:	f000 fe93 	bl	800120c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = mode_set_Pin|inc_Pin|dec_Pin;
 80004e6:	231c      	movs	r3, #28
 80004e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80004ea:	4b25      	ldr	r3, [pc, #148]	@ (8000580 <MX_GPIO_Init+0x140>)
 80004ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ee:	2300      	movs	r3, #0
 80004f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004f2:	f107 0310 	add.w	r3, r7, #16
 80004f6:	4619      	mov	r1, r3
 80004f8:	4820      	ldr	r0, [pc, #128]	@ (800057c <MX_GPIO_Init+0x13c>)
 80004fa:	f000 fe87 	bl	800120c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80004fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000502:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000504:	2301      	movs	r3, #1
 8000506:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000508:	2300      	movs	r3, #0
 800050a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800050c:	2302      	movs	r3, #2
 800050e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000510:	f107 0310 	add.w	r3, r7, #16
 8000514:	4619      	mov	r1, r3
 8000516:	4819      	ldr	r0, [pc, #100]	@ (800057c <MX_GPIO_Init+0x13c>)
 8000518:	f000 fe78 	bl	800120c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin;
 800051c:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8000520:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000522:	2301      	movs	r3, #1
 8000524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000526:	2300      	movs	r3, #0
 8000528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800052a:	2301      	movs	r3, #1
 800052c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800052e:	f107 0310 	add.w	r3, r7, #16
 8000532:	4619      	mov	r1, r3
 8000534:	4811      	ldr	r0, [pc, #68]	@ (800057c <MX_GPIO_Init+0x13c>)
 8000536:	f000 fe69 	bl	800120c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800053a:	2200      	movs	r2, #0
 800053c:	2100      	movs	r1, #0
 800053e:	2008      	movs	r0, #8
 8000540:	f000 fe2d 	bl	800119e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000544:	2008      	movs	r0, #8
 8000546:	f000 fe46 	bl	80011d6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800054a:	2200      	movs	r2, #0
 800054c:	2100      	movs	r1, #0
 800054e:	2009      	movs	r0, #9
 8000550:	f000 fe25 	bl	800119e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000554:	2009      	movs	r0, #9
 8000556:	f000 fe3e 	bl	80011d6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800055a:	2200      	movs	r2, #0
 800055c:	2100      	movs	r1, #0
 800055e:	200a      	movs	r0, #10
 8000560:	f000 fe1d 	bl	800119e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000564:	200a      	movs	r0, #10
 8000566:	f000 fe36 	bl	80011d6 <HAL_NVIC_EnableIRQ>

}
 800056a:	bf00      	nop
 800056c:	3720      	adds	r7, #32
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	40021000 	.word	0x40021000
 8000578:	40010800 	.word	0x40010800
 800057c:	40010c00 	.word	0x40010c00
 8000580:	10110000 	.word	0x10110000

08000584 <inc_time>:
int h = 0; // hours
int m = 0; // minutes
int s = 0; // seconds
char mode = 't';// t = timer, p = pause, s = set

void inc_time(char* str){
 8000584:	b580      	push	{r7, lr}
 8000586:	b086      	sub	sp, #24
 8000588:	af02      	add	r7, sp, #8
 800058a:	6078      	str	r0, [r7, #4]
	if(mode != 'p'){
 800058c:	4b18      	ldr	r3, [pc, #96]	@ (80005f0 <inc_time+0x6c>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	2b70      	cmp	r3, #112	@ 0x70
 8000592:	d029      	beq.n	80005e8 <inc_time+0x64>
		s++;
 8000594:	4b17      	ldr	r3, [pc, #92]	@ (80005f4 <inc_time+0x70>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	3301      	adds	r3, #1
 800059a:	4a16      	ldr	r2, [pc, #88]	@ (80005f4 <inc_time+0x70>)
 800059c:	6013      	str	r3, [r2, #0]
		if(s == 60){
 800059e:	4b15      	ldr	r3, [pc, #84]	@ (80005f4 <inc_time+0x70>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	2b3c      	cmp	r3, #60	@ 0x3c
 80005a4:	d113      	bne.n	80005ce <inc_time+0x4a>
			s = 0;
 80005a6:	4b13      	ldr	r3, [pc, #76]	@ (80005f4 <inc_time+0x70>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	601a      	str	r2, [r3, #0]
			m++;
 80005ac:	4b12      	ldr	r3, [pc, #72]	@ (80005f8 <inc_time+0x74>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	3301      	adds	r3, #1
 80005b2:	4a11      	ldr	r2, [pc, #68]	@ (80005f8 <inc_time+0x74>)
 80005b4:	6013      	str	r3, [r2, #0]
			if(m == 60){
 80005b6:	4b10      	ldr	r3, [pc, #64]	@ (80005f8 <inc_time+0x74>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	2b3c      	cmp	r3, #60	@ 0x3c
 80005bc:	d107      	bne.n	80005ce <inc_time+0x4a>
				m = 0;
 80005be:	4b0e      	ldr	r3, [pc, #56]	@ (80005f8 <inc_time+0x74>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	601a      	str	r2, [r3, #0]
				h = h+1;
 80005c4:	4b0d      	ldr	r3, [pc, #52]	@ (80005fc <inc_time+0x78>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	3301      	adds	r3, #1
 80005ca:	4a0c      	ldr	r2, [pc, #48]	@ (80005fc <inc_time+0x78>)
 80005cc:	6013      	str	r3, [r2, #0]
			}
		}

		int buffer = sprintf(str, "%d : %d : %d", h, m, s);
 80005ce:	4b0b      	ldr	r3, [pc, #44]	@ (80005fc <inc_time+0x78>)
 80005d0:	681a      	ldr	r2, [r3, #0]
 80005d2:	4b09      	ldr	r3, [pc, #36]	@ (80005f8 <inc_time+0x74>)
 80005d4:	6819      	ldr	r1, [r3, #0]
 80005d6:	4b07      	ldr	r3, [pc, #28]	@ (80005f4 <inc_time+0x70>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	9300      	str	r3, [sp, #0]
 80005dc:	460b      	mov	r3, r1
 80005de:	4908      	ldr	r1, [pc, #32]	@ (8000600 <inc_time+0x7c>)
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	f001 fc65 	bl	8001eb0 <siprintf>
 80005e6:	60f8      	str	r0, [r7, #12]
	}
}
 80005e8:	bf00      	nop
 80005ea:	3710      	adds	r7, #16
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	20000000 	.word	0x20000000
 80005f4:	200000b4 	.word	0x200000b4
 80005f8:	200000b0 	.word	0x200000b0
 80005fc:	200000ac 	.word	0x200000ac
 8000600:	08002828 	.word	0x08002828

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b08e      	sub	sp, #56	@ 0x38
 8000608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	char string_val [50] = "0:0:0";
 800060a:	4a19      	ldr	r2, [pc, #100]	@ (8000670 <main+0x6c>)
 800060c:	1d3b      	adds	r3, r7, #4
 800060e:	6810      	ldr	r0, [r2, #0]
 8000610:	6018      	str	r0, [r3, #0]
 8000612:	8892      	ldrh	r2, [r2, #4]
 8000614:	809a      	strh	r2, [r3, #4]
 8000616:	f107 030a 	add.w	r3, r7, #10
 800061a:	222c      	movs	r2, #44	@ 0x2c
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f001 fc66 	bl	8001ef0 <memset>
	mode = 't';
 8000624:	4b13      	ldr	r3, [pc, #76]	@ (8000674 <main+0x70>)
 8000626:	2274      	movs	r2, #116	@ 0x74
 8000628:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800062a:	f000 f96f 	bl	800090c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800062e:	f000 f823 	bl	8000678 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000632:	f7ff ff05 	bl	8000440 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000636:	f7ff fe81 	bl	800033c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  LCD_init();
 800063a:	f7ff fd87 	bl	800014c <LCD_init>
  LCD_Clear();
 800063e:	f7ff fdb9 	bl	80001b4 <LCD_Clear>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  LCD_Display_String((uchar)0, (uchar)0, (uchar*)string_val);
 8000642:	1d3b      	adds	r3, r7, #4
 8000644:	461a      	mov	r2, r3
 8000646:	2100      	movs	r1, #0
 8000648:	2000      	movs	r0, #0
 800064a:	f7ff fe55 	bl	80002f8 <LCD_Display_String>
	  HAL_Delay(100);
 800064e:	2064      	movs	r0, #100	@ 0x64
 8000650:	f000 f9be 	bl	80009d0 <HAL_Delay>
	  inc_time(string_val);
 8000654:	1d3b      	adds	r3, r7, #4
 8000656:	4618      	mov	r0, r3
 8000658:	f7ff ff94 	bl	8000584 <inc_time>
	  LCD_Display_Char((uchar)mode , (uchar)0, (uchar)1);
 800065c:	4b05      	ldr	r3, [pc, #20]	@ (8000674 <main+0x70>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2201      	movs	r2, #1
 8000662:	2100      	movs	r1, #0
 8000664:	4618      	mov	r0, r3
 8000666:	f7ff fe30 	bl	80002ca <LCD_Display_Char>
	  LCD_Display_String((uchar)0, (uchar)0, (uchar*)string_val);
 800066a:	bf00      	nop
 800066c:	e7e9      	b.n	8000642 <main+0x3e>
 800066e:	bf00      	nop
 8000670:	08002838 	.word	0x08002838
 8000674:	20000000 	.word	0x20000000

08000678 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b094      	sub	sp, #80	@ 0x50
 800067c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000682:	2228      	movs	r2, #40	@ 0x28
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f001 fc32 	bl	8001ef0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068c:	f107 0314 	add.w	r3, r7, #20
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	605a      	str	r2, [r3, #4]
 8000696:	609a      	str	r2, [r3, #8]
 8000698:	60da      	str	r2, [r3, #12]
 800069a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800069c:	1d3b      	adds	r3, r7, #4
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
 80006a2:	605a      	str	r2, [r3, #4]
 80006a4:	609a      	str	r2, [r3, #8]
 80006a6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006a8:	2301      	movs	r3, #1
 80006aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80006b2:	2300      	movs	r3, #0
 80006b4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b6:	2301      	movs	r3, #1
 80006b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ba:	2302      	movs	r3, #2
 80006bc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006be:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80006c4:	2300      	movs	r3, #0
 80006c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006cc:	4618      	mov	r0, r3
 80006ce:	f000 ff5b 	bl	8001588 <HAL_RCC_OscConfig>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <SystemClock_Config+0x64>
  {
    Error_Handler();
 80006d8:	f000 f826 	bl	8000728 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006dc:	230f      	movs	r3, #15
 80006de:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e0:	2302      	movs	r3, #2
 80006e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e4:	2300      	movs	r3, #0
 80006e6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006e8:	2300      	movs	r3, #0
 80006ea:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006f0:	f107 0314 	add.w	r3, r7, #20
 80006f4:	2100      	movs	r1, #0
 80006f6:	4618      	mov	r0, r3
 80006f8:	f001 f9c8 	bl	8001a8c <HAL_RCC_ClockConfig>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000702:	f000 f811 	bl	8000728 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000706:	2302      	movs	r3, #2
 8000708:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800070a:	2300      	movs	r3, #0
 800070c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	4618      	mov	r0, r3
 8000712:	f001 fb17 	bl	8001d44 <HAL_RCCEx_PeriphCLKConfig>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800071c:	f000 f804 	bl	8000728 <Error_Handler>
  }
}
 8000720:	bf00      	nop
 8000722:	3750      	adds	r7, #80	@ 0x50
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}

08000728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800072c:	b672      	cpsid	i
}
 800072e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000730:	bf00      	nop
 8000732:	e7fd      	b.n	8000730 <Error_Handler+0x8>

08000734 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000734:	b480      	push	{r7}
 8000736:	b085      	sub	sp, #20
 8000738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800073a:	4b15      	ldr	r3, [pc, #84]	@ (8000790 <HAL_MspInit+0x5c>)
 800073c:	699b      	ldr	r3, [r3, #24]
 800073e:	4a14      	ldr	r2, [pc, #80]	@ (8000790 <HAL_MspInit+0x5c>)
 8000740:	f043 0301 	orr.w	r3, r3, #1
 8000744:	6193      	str	r3, [r2, #24]
 8000746:	4b12      	ldr	r3, [pc, #72]	@ (8000790 <HAL_MspInit+0x5c>)
 8000748:	699b      	ldr	r3, [r3, #24]
 800074a:	f003 0301 	and.w	r3, r3, #1
 800074e:	60bb      	str	r3, [r7, #8]
 8000750:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000752:	4b0f      	ldr	r3, [pc, #60]	@ (8000790 <HAL_MspInit+0x5c>)
 8000754:	69db      	ldr	r3, [r3, #28]
 8000756:	4a0e      	ldr	r2, [pc, #56]	@ (8000790 <HAL_MspInit+0x5c>)
 8000758:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800075c:	61d3      	str	r3, [r2, #28]
 800075e:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <HAL_MspInit+0x5c>)
 8000760:	69db      	ldr	r3, [r3, #28]
 8000762:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800076a:	4b0a      	ldr	r3, [pc, #40]	@ (8000794 <HAL_MspInit+0x60>)
 800076c:	685b      	ldr	r3, [r3, #4]
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	4a04      	ldr	r2, [pc, #16]	@ (8000794 <HAL_MspInit+0x60>)
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000786:	bf00      	nop
 8000788:	3714      	adds	r7, #20
 800078a:	46bd      	mov	sp, r7
 800078c:	bc80      	pop	{r7}
 800078e:	4770      	bx	lr
 8000790:	40021000 	.word	0x40021000
 8000794:	40010000 	.word	0x40010000

08000798 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800079c:	bf00      	nop
 800079e:	e7fd      	b.n	800079c <NMI_Handler+0x4>

080007a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007a4:	bf00      	nop
 80007a6:	e7fd      	b.n	80007a4 <HardFault_Handler+0x4>

080007a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007ac:	bf00      	nop
 80007ae:	e7fd      	b.n	80007ac <MemManage_Handler+0x4>

080007b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007b4:	bf00      	nop
 80007b6:	e7fd      	b.n	80007b4 <BusFault_Handler+0x4>

080007b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007bc:	bf00      	nop
 80007be:	e7fd      	b.n	80007bc <UsageFault_Handler+0x4>

080007c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007c4:	bf00      	nop
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bc80      	pop	{r7}
 80007ca:	4770      	bx	lr

080007cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007d0:	bf00      	nop
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bc80      	pop	{r7}
 80007d6:	4770      	bx	lr

080007d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	bc80      	pop	{r7}
 80007e2:	4770      	bx	lr

080007e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007e8:	f000 f8d6 	bl	8000998 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(mode_set_Pin);
 80007f4:	2004      	movs	r0, #4
 80007f6:	f000 fea5 	bl	8001544 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */
  if(mode != 'p') {
 80007fa:	4b06      	ldr	r3, [pc, #24]	@ (8000814 <EXTI2_IRQHandler+0x24>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	2b70      	cmp	r3, #112	@ 0x70
 8000800:	d003      	beq.n	800080a <EXTI2_IRQHandler+0x1a>
	  mode = 't';
 8000802:	4b04      	ldr	r3, [pc, #16]	@ (8000814 <EXTI2_IRQHandler+0x24>)
 8000804:	2274      	movs	r2, #116	@ 0x74
 8000806:	701a      	strb	r2, [r3, #0]
  }else{
	  mode = 'p';
  }

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000808:	e002      	b.n	8000810 <EXTI2_IRQHandler+0x20>
	  mode = 'p';
 800080a:	4b02      	ldr	r3, [pc, #8]	@ (8000814 <EXTI2_IRQHandler+0x24>)
 800080c:	2270      	movs	r2, #112	@ 0x70
 800080e:	701a      	strb	r2, [r3, #0]
}
 8000810:	bf00      	nop
 8000812:	bd80      	pop	{r7, pc}
 8000814:	20000000 	.word	0x20000000

08000818 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(inc_Pin);
 800081c:	2008      	movs	r0, #8
 800081e:	f000 fe91 	bl	8001544 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}

08000826 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000826:	b580      	push	{r7, lr}
 8000828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(dec_Pin);
 800082a:	2010      	movs	r0, #16
 800082c:	f000 fe8a 	bl	8001544 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8000830:	bf00      	nop
 8000832:	bd80      	pop	{r7, pc}

08000834 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000838:	4802      	ldr	r0, [pc, #8]	@ (8000844 <ADC1_2_IRQHandler+0x10>)
 800083a:	f000 f9c5 	bl	8000bc8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	2000007c 	.word	0x2000007c

08000848 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000850:	4a14      	ldr	r2, [pc, #80]	@ (80008a4 <_sbrk+0x5c>)
 8000852:	4b15      	ldr	r3, [pc, #84]	@ (80008a8 <_sbrk+0x60>)
 8000854:	1ad3      	subs	r3, r2, r3
 8000856:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800085c:	4b13      	ldr	r3, [pc, #76]	@ (80008ac <_sbrk+0x64>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d102      	bne.n	800086a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000864:	4b11      	ldr	r3, [pc, #68]	@ (80008ac <_sbrk+0x64>)
 8000866:	4a12      	ldr	r2, [pc, #72]	@ (80008b0 <_sbrk+0x68>)
 8000868:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800086a:	4b10      	ldr	r3, [pc, #64]	@ (80008ac <_sbrk+0x64>)
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	4413      	add	r3, r2
 8000872:	693a      	ldr	r2, [r7, #16]
 8000874:	429a      	cmp	r2, r3
 8000876:	d207      	bcs.n	8000888 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000878:	f001 fb42 	bl	8001f00 <__errno>
 800087c:	4603      	mov	r3, r0
 800087e:	220c      	movs	r2, #12
 8000880:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000882:	f04f 33ff 	mov.w	r3, #4294967295
 8000886:	e009      	b.n	800089c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000888:	4b08      	ldr	r3, [pc, #32]	@ (80008ac <_sbrk+0x64>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800088e:	4b07      	ldr	r3, [pc, #28]	@ (80008ac <_sbrk+0x64>)
 8000890:	681a      	ldr	r2, [r3, #0]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	4413      	add	r3, r2
 8000896:	4a05      	ldr	r2, [pc, #20]	@ (80008ac <_sbrk+0x64>)
 8000898:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800089a:	68fb      	ldr	r3, [r7, #12]
}
 800089c:	4618      	mov	r0, r3
 800089e:	3718      	adds	r7, #24
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	20005000 	.word	0x20005000
 80008a8:	00000400 	.word	0x00000400
 80008ac:	200000b8 	.word	0x200000b8
 80008b0:	20000208 	.word	0x20000208

080008b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008b8:	bf00      	nop
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bc80      	pop	{r7}
 80008be:	4770      	bx	lr

080008c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80008c0:	f7ff fff8 	bl	80008b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008c4:	480b      	ldr	r0, [pc, #44]	@ (80008f4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80008c6:	490c      	ldr	r1, [pc, #48]	@ (80008f8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80008c8:	4a0c      	ldr	r2, [pc, #48]	@ (80008fc <LoopFillZerobss+0x16>)
  movs r3, #0
 80008ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008cc:	e002      	b.n	80008d4 <LoopCopyDataInit>

080008ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008d2:	3304      	adds	r3, #4

080008d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008d8:	d3f9      	bcc.n	80008ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008da:	4a09      	ldr	r2, [pc, #36]	@ (8000900 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80008dc:	4c09      	ldr	r4, [pc, #36]	@ (8000904 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008e0:	e001      	b.n	80008e6 <LoopFillZerobss>

080008e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008e4:	3204      	adds	r2, #4

080008e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008e8:	d3fb      	bcc.n	80008e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008ea:	f001 fb0f 	bl	8001f0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008ee:	f7ff fe89 	bl	8000604 <main>
  bx lr
 80008f2:	4770      	bx	lr
  ldr r0, =_sdata
 80008f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008f8:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80008fc:	080028a0 	.word	0x080028a0
  ldr r2, =_sbss
 8000900:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000904:	20000208 	.word	0x20000208

08000908 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000908:	e7fe      	b.n	8000908 <CAN1_RX1_IRQHandler>
	...

0800090c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000910:	4b08      	ldr	r3, [pc, #32]	@ (8000934 <HAL_Init+0x28>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a07      	ldr	r2, [pc, #28]	@ (8000934 <HAL_Init+0x28>)
 8000916:	f043 0310 	orr.w	r3, r3, #16
 800091a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800091c:	2003      	movs	r0, #3
 800091e:	f000 fc33 	bl	8001188 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000922:	200f      	movs	r0, #15
 8000924:	f000 f808 	bl	8000938 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000928:	f7ff ff04 	bl	8000734 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800092c:	2300      	movs	r3, #0
}
 800092e:	4618      	mov	r0, r3
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40022000 	.word	0x40022000

08000938 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000940:	4b12      	ldr	r3, [pc, #72]	@ (800098c <HAL_InitTick+0x54>)
 8000942:	681a      	ldr	r2, [r3, #0]
 8000944:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <HAL_InitTick+0x58>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	4619      	mov	r1, r3
 800094a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800094e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000952:	fbb2 f3f3 	udiv	r3, r2, r3
 8000956:	4618      	mov	r0, r3
 8000958:	f000 fc4b 	bl	80011f2 <HAL_SYSTICK_Config>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000962:	2301      	movs	r3, #1
 8000964:	e00e      	b.n	8000984 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	2b0f      	cmp	r3, #15
 800096a:	d80a      	bhi.n	8000982 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800096c:	2200      	movs	r2, #0
 800096e:	6879      	ldr	r1, [r7, #4]
 8000970:	f04f 30ff 	mov.w	r0, #4294967295
 8000974:	f000 fc13 	bl	800119e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000978:	4a06      	ldr	r2, [pc, #24]	@ (8000994 <HAL_InitTick+0x5c>)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800097e:	2300      	movs	r3, #0
 8000980:	e000      	b.n	8000984 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000982:	2301      	movs	r3, #1
}
 8000984:	4618      	mov	r0, r3
 8000986:	3708      	adds	r7, #8
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	20000004 	.word	0x20000004
 8000990:	2000000c 	.word	0x2000000c
 8000994:	20000008 	.word	0x20000008

08000998 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800099c:	4b05      	ldr	r3, [pc, #20]	@ (80009b4 <HAL_IncTick+0x1c>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	461a      	mov	r2, r3
 80009a2:	4b05      	ldr	r3, [pc, #20]	@ (80009b8 <HAL_IncTick+0x20>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4413      	add	r3, r2
 80009a8:	4a03      	ldr	r2, [pc, #12]	@ (80009b8 <HAL_IncTick+0x20>)
 80009aa:	6013      	str	r3, [r2, #0]
}
 80009ac:	bf00      	nop
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bc80      	pop	{r7}
 80009b2:	4770      	bx	lr
 80009b4:	2000000c 	.word	0x2000000c
 80009b8:	200000bc 	.word	0x200000bc

080009bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  return uwTick;
 80009c0:	4b02      	ldr	r3, [pc, #8]	@ (80009cc <HAL_GetTick+0x10>)
 80009c2:	681b      	ldr	r3, [r3, #0]
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bc80      	pop	{r7}
 80009ca:	4770      	bx	lr
 80009cc:	200000bc 	.word	0x200000bc

080009d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009d8:	f7ff fff0 	bl	80009bc <HAL_GetTick>
 80009dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009e8:	d005      	beq.n	80009f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000a14 <HAL_Delay+0x44>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	461a      	mov	r2, r3
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	4413      	add	r3, r2
 80009f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009f6:	bf00      	nop
 80009f8:	f7ff ffe0 	bl	80009bc <HAL_GetTick>
 80009fc:	4602      	mov	r2, r0
 80009fe:	68bb      	ldr	r3, [r7, #8]
 8000a00:	1ad3      	subs	r3, r2, r3
 8000a02:	68fa      	ldr	r2, [r7, #12]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	d8f7      	bhi.n	80009f8 <HAL_Delay+0x28>
  {
  }
}
 8000a08:	bf00      	nop
 8000a0a:	bf00      	nop
 8000a0c:	3710      	adds	r7, #16
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	2000000c 	.word	0x2000000c

08000a18 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b086      	sub	sp, #24
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a20:	2300      	movs	r3, #0
 8000a22:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000a24:	2300      	movs	r3, #0
 8000a26:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d101      	bne.n	8000a3a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000a36:	2301      	movs	r3, #1
 8000a38:	e0be      	b.n	8000bb8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	689b      	ldr	r3, [r3, #8]
 8000a3e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d109      	bne.n	8000a5c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	2200      	movs	r2, #0
 8000a52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f7ff fcae 	bl	80003b8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000a5c:	6878      	ldr	r0, [r7, #4]
 8000a5e:	f000 fa7d 	bl	8000f5c <ADC_ConversionStop_Disable>
 8000a62:	4603      	mov	r3, r0
 8000a64:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a6a:	f003 0310 	and.w	r3, r3, #16
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	f040 8099 	bne.w	8000ba6 <HAL_ADC_Init+0x18e>
 8000a74:	7dfb      	ldrb	r3, [r7, #23]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	f040 8095 	bne.w	8000ba6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a80:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000a84:	f023 0302 	bic.w	r3, r3, #2
 8000a88:	f043 0202 	orr.w	r2, r3, #2
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a98:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	7b1b      	ldrb	r3, [r3, #12]
 8000a9e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000aa0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000aa2:	68ba      	ldr	r2, [r7, #8]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	689b      	ldr	r3, [r3, #8]
 8000aac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000ab0:	d003      	beq.n	8000aba <HAL_ADC_Init+0xa2>
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	689b      	ldr	r3, [r3, #8]
 8000ab6:	2b01      	cmp	r3, #1
 8000ab8:	d102      	bne.n	8000ac0 <HAL_ADC_Init+0xa8>
 8000aba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000abe:	e000      	b.n	8000ac2 <HAL_ADC_Init+0xaa>
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	693a      	ldr	r2, [r7, #16]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	7d1b      	ldrb	r3, [r3, #20]
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d119      	bne.n	8000b04 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	7b1b      	ldrb	r3, [r3, #12]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d109      	bne.n	8000aec <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	3b01      	subs	r3, #1
 8000ade:	035a      	lsls	r2, r3, #13
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000ae8:	613b      	str	r3, [r7, #16]
 8000aea:	e00b      	b.n	8000b04 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000af0:	f043 0220 	orr.w	r2, r3, #32
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000afc:	f043 0201 	orr.w	r2, r3, #1
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	693a      	ldr	r2, [r7, #16]
 8000b14:	430a      	orrs	r2, r1
 8000b16:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	689a      	ldr	r2, [r3, #8]
 8000b1e:	4b28      	ldr	r3, [pc, #160]	@ (8000bc0 <HAL_ADC_Init+0x1a8>)
 8000b20:	4013      	ands	r3, r2
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	6812      	ldr	r2, [r2, #0]
 8000b26:	68b9      	ldr	r1, [r7, #8]
 8000b28:	430b      	orrs	r3, r1
 8000b2a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	689b      	ldr	r3, [r3, #8]
 8000b30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000b34:	d003      	beq.n	8000b3e <HAL_ADC_Init+0x126>
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	689b      	ldr	r3, [r3, #8]
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	d104      	bne.n	8000b48 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	691b      	ldr	r3, [r3, #16]
 8000b42:	3b01      	subs	r3, #1
 8000b44:	051b      	lsls	r3, r3, #20
 8000b46:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b4e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	68fa      	ldr	r2, [r7, #12]
 8000b58:	430a      	orrs	r2, r1
 8000b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	689a      	ldr	r2, [r3, #8]
 8000b62:	4b18      	ldr	r3, [pc, #96]	@ (8000bc4 <HAL_ADC_Init+0x1ac>)
 8000b64:	4013      	ands	r3, r2
 8000b66:	68ba      	ldr	r2, [r7, #8]
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	d10b      	bne.n	8000b84 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2200      	movs	r2, #0
 8000b70:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b76:	f023 0303 	bic.w	r3, r3, #3
 8000b7a:	f043 0201 	orr.w	r2, r3, #1
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b82:	e018      	b.n	8000bb6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b88:	f023 0312 	bic.w	r3, r3, #18
 8000b8c:	f043 0210 	orr.w	r2, r3, #16
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b98:	f043 0201 	orr.w	r2, r3, #1
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ba4:	e007      	b.n	8000bb6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000baa:	f043 0210 	orr.w	r2, r3, #16
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000bb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3718      	adds	r7, #24
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	ffe1f7fd 	.word	0xffe1f7fd
 8000bc4:	ff1f0efe 	.word	0xff1f0efe

08000bc8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	f003 0320 	and.w	r3, r3, #32
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d03e      	beq.n	8000c68 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	f003 0302 	and.w	r3, r3, #2
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d039      	beq.n	8000c68 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bf8:	f003 0310 	and.w	r3, r3, #16
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d105      	bne.n	8000c0c <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c04:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	689b      	ldr	r3, [r3, #8]
 8000c12:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000c16:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000c1a:	d11d      	bne.n	8000c58 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d119      	bne.n	8000c58 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	685a      	ldr	r2, [r3, #4]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f022 0220 	bic.w	r2, r2, #32
 8000c32:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d105      	bne.n	8000c58 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c50:	f043 0201 	orr.w	r2, r3, #1
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8000c58:	6878      	ldr	r0, [r7, #4]
 8000c5a:	f000 f874 	bl	8000d46 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f06f 0212 	mvn.w	r2, #18
 8000c66:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d04d      	beq.n	8000d0e <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	f003 0304 	and.w	r3, r3, #4
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d048      	beq.n	8000d0e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c80:	f003 0310 	and.w	r3, r3, #16
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d105      	bne.n	8000c94 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c8c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	689b      	ldr	r3, [r3, #8]
 8000c9a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8000c9e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8000ca2:	d012      	beq.n	8000cca <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d125      	bne.n	8000cfe <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	689b      	ldr	r3, [r3, #8]
 8000cb8:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000cbc:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000cc0:	d11d      	bne.n	8000cfe <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d119      	bne.n	8000cfe <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	685a      	ldr	r2, [r3, #4]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000cd8:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cde:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d105      	bne.n	8000cfe <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cf6:	f043 0201 	orr.w	r2, r3, #1
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000cfe:	6878      	ldr	r0, [r7, #4]
 8000d00:	f000 f96d 	bl	8000fde <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	f06f 020c 	mvn.w	r2, #12
 8000d0c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d012      	beq.n	8000d3e <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	f003 0301 	and.w	r3, r3, #1
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d00d      	beq.n	8000d3e <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d26:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000d2e:	6878      	ldr	r0, [r7, #4]
 8000d30:	f000 f812 	bl	8000d58 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f06f 0201 	mvn.w	r2, #1
 8000d3c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8000d3e:	bf00      	nop
 8000d40:	3710      	adds	r7, #16
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d46:	b480      	push	{r7}
 8000d48:	b083      	sub	sp, #12
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000d4e:	bf00      	nop
 8000d50:	370c      	adds	r7, #12
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bc80      	pop	{r7}
 8000d56:	4770      	bx	lr

08000d58 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8000d60:	bf00      	nop
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bc80      	pop	{r7}
 8000d68:	4770      	bx	lr
	...

08000d6c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d76:	2300      	movs	r3, #0
 8000d78:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d101      	bne.n	8000d8c <HAL_ADC_ConfigChannel+0x20>
 8000d88:	2302      	movs	r3, #2
 8000d8a:	e0dc      	b.n	8000f46 <HAL_ADC_ConfigChannel+0x1da>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2201      	movs	r2, #1
 8000d90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	2b06      	cmp	r3, #6
 8000d9a:	d81c      	bhi.n	8000dd6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685a      	ldr	r2, [r3, #4]
 8000da6:	4613      	mov	r3, r2
 8000da8:	009b      	lsls	r3, r3, #2
 8000daa:	4413      	add	r3, r2
 8000dac:	3b05      	subs	r3, #5
 8000dae:	221f      	movs	r2, #31
 8000db0:	fa02 f303 	lsl.w	r3, r2, r3
 8000db4:	43db      	mvns	r3, r3
 8000db6:	4019      	ands	r1, r3
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	6818      	ldr	r0, [r3, #0]
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	685a      	ldr	r2, [r3, #4]
 8000dc0:	4613      	mov	r3, r2
 8000dc2:	009b      	lsls	r3, r3, #2
 8000dc4:	4413      	add	r3, r2
 8000dc6:	3b05      	subs	r3, #5
 8000dc8:	fa00 f203 	lsl.w	r2, r0, r3
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	635a      	str	r2, [r3, #52]	@ 0x34
 8000dd4:	e03c      	b.n	8000e50 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	2b0c      	cmp	r3, #12
 8000ddc:	d81c      	bhi.n	8000e18 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685a      	ldr	r2, [r3, #4]
 8000de8:	4613      	mov	r3, r2
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	4413      	add	r3, r2
 8000dee:	3b23      	subs	r3, #35	@ 0x23
 8000df0:	221f      	movs	r2, #31
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	43db      	mvns	r3, r3
 8000df8:	4019      	ands	r1, r3
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	6818      	ldr	r0, [r3, #0]
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	685a      	ldr	r2, [r3, #4]
 8000e02:	4613      	mov	r3, r2
 8000e04:	009b      	lsls	r3, r3, #2
 8000e06:	4413      	add	r3, r2
 8000e08:	3b23      	subs	r3, #35	@ 0x23
 8000e0a:	fa00 f203 	lsl.w	r2, r0, r3
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	430a      	orrs	r2, r1
 8000e14:	631a      	str	r2, [r3, #48]	@ 0x30
 8000e16:	e01b      	b.n	8000e50 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	685a      	ldr	r2, [r3, #4]
 8000e22:	4613      	mov	r3, r2
 8000e24:	009b      	lsls	r3, r3, #2
 8000e26:	4413      	add	r3, r2
 8000e28:	3b41      	subs	r3, #65	@ 0x41
 8000e2a:	221f      	movs	r2, #31
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	43db      	mvns	r3, r3
 8000e32:	4019      	ands	r1, r3
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	6818      	ldr	r0, [r3, #0]
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685a      	ldr	r2, [r3, #4]
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	4413      	add	r3, r2
 8000e42:	3b41      	subs	r3, #65	@ 0x41
 8000e44:	fa00 f203 	lsl.w	r2, r0, r3
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	430a      	orrs	r2, r1
 8000e4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2b09      	cmp	r3, #9
 8000e56:	d91c      	bls.n	8000e92 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	68d9      	ldr	r1, [r3, #12]
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	4613      	mov	r3, r2
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	4413      	add	r3, r2
 8000e68:	3b1e      	subs	r3, #30
 8000e6a:	2207      	movs	r2, #7
 8000e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e70:	43db      	mvns	r3, r3
 8000e72:	4019      	ands	r1, r3
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	6898      	ldr	r0, [r3, #8]
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	4613      	mov	r3, r2
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	4413      	add	r3, r2
 8000e82:	3b1e      	subs	r3, #30
 8000e84:	fa00 f203 	lsl.w	r2, r0, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	430a      	orrs	r2, r1
 8000e8e:	60da      	str	r2, [r3, #12]
 8000e90:	e019      	b.n	8000ec6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	6919      	ldr	r1, [r3, #16]
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	4613      	mov	r3, r2
 8000e9e:	005b      	lsls	r3, r3, #1
 8000ea0:	4413      	add	r3, r2
 8000ea2:	2207      	movs	r2, #7
 8000ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea8:	43db      	mvns	r3, r3
 8000eaa:	4019      	ands	r1, r3
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	6898      	ldr	r0, [r3, #8]
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	4413      	add	r3, r2
 8000eba:	fa00 f203 	lsl.w	r2, r0, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	430a      	orrs	r2, r1
 8000ec4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	2b10      	cmp	r3, #16
 8000ecc:	d003      	beq.n	8000ed6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000ed2:	2b11      	cmp	r3, #17
 8000ed4:	d132      	bne.n	8000f3c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a1d      	ldr	r2, [pc, #116]	@ (8000f50 <HAL_ADC_ConfigChannel+0x1e4>)
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d125      	bne.n	8000f2c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	689b      	ldr	r3, [r3, #8]
 8000ee6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d126      	bne.n	8000f3c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	689a      	ldr	r2, [r3, #8]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8000efc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2b10      	cmp	r3, #16
 8000f04:	d11a      	bne.n	8000f3c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000f06:	4b13      	ldr	r3, [pc, #76]	@ (8000f54 <HAL_ADC_ConfigChannel+0x1e8>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a13      	ldr	r2, [pc, #76]	@ (8000f58 <HAL_ADC_ConfigChannel+0x1ec>)
 8000f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f10:	0c9a      	lsrs	r2, r3, #18
 8000f12:	4613      	mov	r3, r2
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	4413      	add	r3, r2
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f1c:	e002      	b.n	8000f24 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	3b01      	subs	r3, #1
 8000f22:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d1f9      	bne.n	8000f1e <HAL_ADC_ConfigChannel+0x1b2>
 8000f2a:	e007      	b.n	8000f3c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f30:	f043 0220 	orr.w	r2, r3, #32
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr
 8000f50:	40012400 	.word	0x40012400
 8000f54:	20000004 	.word	0x20000004
 8000f58:	431bde83 	.word	0x431bde83

08000f5c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000f64:	2300      	movs	r3, #0
 8000f66:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	689b      	ldr	r3, [r3, #8]
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d12e      	bne.n	8000fd4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	689a      	ldr	r2, [r3, #8]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f022 0201 	bic.w	r2, r2, #1
 8000f84:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000f86:	f7ff fd19 	bl	80009bc <HAL_GetTick>
 8000f8a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000f8c:	e01b      	b.n	8000fc6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000f8e:	f7ff fd15 	bl	80009bc <HAL_GetTick>
 8000f92:	4602      	mov	r2, r0
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	1ad3      	subs	r3, r2, r3
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	d914      	bls.n	8000fc6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d10d      	bne.n	8000fc6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fae:	f043 0210 	orr.w	r2, r3, #16
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fba:	f043 0201 	orr.w	r2, r3, #1
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	e007      	b.n	8000fd6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	689b      	ldr	r3, [r3, #8]
 8000fcc:	f003 0301 	and.w	r3, r3, #1
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	d0dc      	beq.n	8000f8e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000fde:	b480      	push	{r7}
 8000fe0:	b083      	sub	sp, #12
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8000fe6:	bf00      	nop
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bc80      	pop	{r7}
 8000fee:	4770      	bx	lr

08000ff0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f003 0307 	and.w	r3, r3, #7
 8000ffe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001000:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <__NVIC_SetPriorityGrouping+0x44>)
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001006:	68ba      	ldr	r2, [r7, #8]
 8001008:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800100c:	4013      	ands	r3, r2
 800100e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001018:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800101c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001020:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001022:	4a04      	ldr	r2, [pc, #16]	@ (8001034 <__NVIC_SetPriorityGrouping+0x44>)
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	60d3      	str	r3, [r2, #12]
}
 8001028:	bf00      	nop
 800102a:	3714      	adds	r7, #20
 800102c:	46bd      	mov	sp, r7
 800102e:	bc80      	pop	{r7}
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	e000ed00 	.word	0xe000ed00

08001038 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800103c:	4b04      	ldr	r3, [pc, #16]	@ (8001050 <__NVIC_GetPriorityGrouping+0x18>)
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	0a1b      	lsrs	r3, r3, #8
 8001042:	f003 0307 	and.w	r3, r3, #7
}
 8001046:	4618      	mov	r0, r3
 8001048:	46bd      	mov	sp, r7
 800104a:	bc80      	pop	{r7}
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	e000ed00 	.word	0xe000ed00

08001054 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800105e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001062:	2b00      	cmp	r3, #0
 8001064:	db0b      	blt.n	800107e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	f003 021f 	and.w	r2, r3, #31
 800106c:	4906      	ldr	r1, [pc, #24]	@ (8001088 <__NVIC_EnableIRQ+0x34>)
 800106e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001072:	095b      	lsrs	r3, r3, #5
 8001074:	2001      	movs	r0, #1
 8001076:	fa00 f202 	lsl.w	r2, r0, r2
 800107a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800107e:	bf00      	nop
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr
 8001088:	e000e100 	.word	0xe000e100

0800108c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	6039      	str	r1, [r7, #0]
 8001096:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109c:	2b00      	cmp	r3, #0
 800109e:	db0a      	blt.n	80010b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	490c      	ldr	r1, [pc, #48]	@ (80010d8 <__NVIC_SetPriority+0x4c>)
 80010a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010aa:	0112      	lsls	r2, r2, #4
 80010ac:	b2d2      	uxtb	r2, r2
 80010ae:	440b      	add	r3, r1
 80010b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010b4:	e00a      	b.n	80010cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	4908      	ldr	r1, [pc, #32]	@ (80010dc <__NVIC_SetPriority+0x50>)
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	f003 030f 	and.w	r3, r3, #15
 80010c2:	3b04      	subs	r3, #4
 80010c4:	0112      	lsls	r2, r2, #4
 80010c6:	b2d2      	uxtb	r2, r2
 80010c8:	440b      	add	r3, r1
 80010ca:	761a      	strb	r2, [r3, #24]
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bc80      	pop	{r7}
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	e000e100 	.word	0xe000e100
 80010dc:	e000ed00 	.word	0xe000ed00

080010e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b089      	sub	sp, #36	@ 0x24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	f1c3 0307 	rsb	r3, r3, #7
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	bf28      	it	cs
 80010fe:	2304      	movcs	r3, #4
 8001100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	3304      	adds	r3, #4
 8001106:	2b06      	cmp	r3, #6
 8001108:	d902      	bls.n	8001110 <NVIC_EncodePriority+0x30>
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	3b03      	subs	r3, #3
 800110e:	e000      	b.n	8001112 <NVIC_EncodePriority+0x32>
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001114:	f04f 32ff 	mov.w	r2, #4294967295
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	43da      	mvns	r2, r3
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	401a      	ands	r2, r3
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001128:	f04f 31ff 	mov.w	r1, #4294967295
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	fa01 f303 	lsl.w	r3, r1, r3
 8001132:	43d9      	mvns	r1, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001138:	4313      	orrs	r3, r2
         );
}
 800113a:	4618      	mov	r0, r3
 800113c:	3724      	adds	r7, #36	@ 0x24
 800113e:	46bd      	mov	sp, r7
 8001140:	bc80      	pop	{r7}
 8001142:	4770      	bx	lr

08001144 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	3b01      	subs	r3, #1
 8001150:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001154:	d301      	bcc.n	800115a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001156:	2301      	movs	r3, #1
 8001158:	e00f      	b.n	800117a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800115a:	4a0a      	ldr	r2, [pc, #40]	@ (8001184 <SysTick_Config+0x40>)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	3b01      	subs	r3, #1
 8001160:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001162:	210f      	movs	r1, #15
 8001164:	f04f 30ff 	mov.w	r0, #4294967295
 8001168:	f7ff ff90 	bl	800108c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800116c:	4b05      	ldr	r3, [pc, #20]	@ (8001184 <SysTick_Config+0x40>)
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001172:	4b04      	ldr	r3, [pc, #16]	@ (8001184 <SysTick_Config+0x40>)
 8001174:	2207      	movs	r2, #7
 8001176:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	e000e010 	.word	0xe000e010

08001188 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001190:	6878      	ldr	r0, [r7, #4]
 8001192:	f7ff ff2d 	bl	8000ff0 <__NVIC_SetPriorityGrouping>
}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800119e:	b580      	push	{r7, lr}
 80011a0:	b086      	sub	sp, #24
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	4603      	mov	r3, r0
 80011a6:	60b9      	str	r1, [r7, #8]
 80011a8:	607a      	str	r2, [r7, #4]
 80011aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011ac:	2300      	movs	r3, #0
 80011ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011b0:	f7ff ff42 	bl	8001038 <__NVIC_GetPriorityGrouping>
 80011b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011b6:	687a      	ldr	r2, [r7, #4]
 80011b8:	68b9      	ldr	r1, [r7, #8]
 80011ba:	6978      	ldr	r0, [r7, #20]
 80011bc:	f7ff ff90 	bl	80010e0 <NVIC_EncodePriority>
 80011c0:	4602      	mov	r2, r0
 80011c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011c6:	4611      	mov	r1, r2
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff5f 	bl	800108c <__NVIC_SetPriority>
}
 80011ce:	bf00      	nop
 80011d0:	3718      	adds	r7, #24
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b082      	sub	sp, #8
 80011da:	af00      	add	r7, sp, #0
 80011dc:	4603      	mov	r3, r0
 80011de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ff35 	bl	8001054 <__NVIC_EnableIRQ>
}
 80011ea:	bf00      	nop
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b082      	sub	sp, #8
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff ffa2 	bl	8001144 <SysTick_Config>
 8001200:	4603      	mov	r3, r0
}
 8001202:	4618      	mov	r0, r3
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
	...

0800120c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800120c:	b480      	push	{r7}
 800120e:	b08b      	sub	sp, #44	@ 0x2c
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001216:	2300      	movs	r3, #0
 8001218:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800121a:	2300      	movs	r3, #0
 800121c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800121e:	e169      	b.n	80014f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001220:	2201      	movs	r2, #1
 8001222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	69fa      	ldr	r2, [r7, #28]
 8001230:	4013      	ands	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	429a      	cmp	r2, r3
 800123a:	f040 8158 	bne.w	80014ee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	4a9a      	ldr	r2, [pc, #616]	@ (80014ac <HAL_GPIO_Init+0x2a0>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d05e      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
 8001248:	4a98      	ldr	r2, [pc, #608]	@ (80014ac <HAL_GPIO_Init+0x2a0>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d875      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 800124e:	4a98      	ldr	r2, [pc, #608]	@ (80014b0 <HAL_GPIO_Init+0x2a4>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d058      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
 8001254:	4a96      	ldr	r2, [pc, #600]	@ (80014b0 <HAL_GPIO_Init+0x2a4>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d86f      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 800125a:	4a96      	ldr	r2, [pc, #600]	@ (80014b4 <HAL_GPIO_Init+0x2a8>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d052      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
 8001260:	4a94      	ldr	r2, [pc, #592]	@ (80014b4 <HAL_GPIO_Init+0x2a8>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d869      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 8001266:	4a94      	ldr	r2, [pc, #592]	@ (80014b8 <HAL_GPIO_Init+0x2ac>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d04c      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
 800126c:	4a92      	ldr	r2, [pc, #584]	@ (80014b8 <HAL_GPIO_Init+0x2ac>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d863      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 8001272:	4a92      	ldr	r2, [pc, #584]	@ (80014bc <HAL_GPIO_Init+0x2b0>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d046      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
 8001278:	4a90      	ldr	r2, [pc, #576]	@ (80014bc <HAL_GPIO_Init+0x2b0>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d85d      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 800127e:	2b12      	cmp	r3, #18
 8001280:	d82a      	bhi.n	80012d8 <HAL_GPIO_Init+0xcc>
 8001282:	2b12      	cmp	r3, #18
 8001284:	d859      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 8001286:	a201      	add	r2, pc, #4	@ (adr r2, 800128c <HAL_GPIO_Init+0x80>)
 8001288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800128c:	08001307 	.word	0x08001307
 8001290:	080012e1 	.word	0x080012e1
 8001294:	080012f3 	.word	0x080012f3
 8001298:	08001335 	.word	0x08001335
 800129c:	0800133b 	.word	0x0800133b
 80012a0:	0800133b 	.word	0x0800133b
 80012a4:	0800133b 	.word	0x0800133b
 80012a8:	0800133b 	.word	0x0800133b
 80012ac:	0800133b 	.word	0x0800133b
 80012b0:	0800133b 	.word	0x0800133b
 80012b4:	0800133b 	.word	0x0800133b
 80012b8:	0800133b 	.word	0x0800133b
 80012bc:	0800133b 	.word	0x0800133b
 80012c0:	0800133b 	.word	0x0800133b
 80012c4:	0800133b 	.word	0x0800133b
 80012c8:	0800133b 	.word	0x0800133b
 80012cc:	0800133b 	.word	0x0800133b
 80012d0:	080012e9 	.word	0x080012e9
 80012d4:	080012fd 	.word	0x080012fd
 80012d8:	4a79      	ldr	r2, [pc, #484]	@ (80014c0 <HAL_GPIO_Init+0x2b4>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d013      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80012de:	e02c      	b.n	800133a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	623b      	str	r3, [r7, #32]
          break;
 80012e6:	e029      	b.n	800133c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	3304      	adds	r3, #4
 80012ee:	623b      	str	r3, [r7, #32]
          break;
 80012f0:	e024      	b.n	800133c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	68db      	ldr	r3, [r3, #12]
 80012f6:	3308      	adds	r3, #8
 80012f8:	623b      	str	r3, [r7, #32]
          break;
 80012fa:	e01f      	b.n	800133c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	330c      	adds	r3, #12
 8001302:	623b      	str	r3, [r7, #32]
          break;
 8001304:	e01a      	b.n	800133c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d102      	bne.n	8001314 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800130e:	2304      	movs	r3, #4
 8001310:	623b      	str	r3, [r7, #32]
          break;
 8001312:	e013      	b.n	800133c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	2b01      	cmp	r3, #1
 800131a:	d105      	bne.n	8001328 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800131c:	2308      	movs	r3, #8
 800131e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	69fa      	ldr	r2, [r7, #28]
 8001324:	611a      	str	r2, [r3, #16]
          break;
 8001326:	e009      	b.n	800133c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001328:	2308      	movs	r3, #8
 800132a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	69fa      	ldr	r2, [r7, #28]
 8001330:	615a      	str	r2, [r3, #20]
          break;
 8001332:	e003      	b.n	800133c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001334:	2300      	movs	r3, #0
 8001336:	623b      	str	r3, [r7, #32]
          break;
 8001338:	e000      	b.n	800133c <HAL_GPIO_Init+0x130>
          break;
 800133a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	2bff      	cmp	r3, #255	@ 0xff
 8001340:	d801      	bhi.n	8001346 <HAL_GPIO_Init+0x13a>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	e001      	b.n	800134a <HAL_GPIO_Init+0x13e>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	3304      	adds	r3, #4
 800134a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	2bff      	cmp	r3, #255	@ 0xff
 8001350:	d802      	bhi.n	8001358 <HAL_GPIO_Init+0x14c>
 8001352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	e002      	b.n	800135e <HAL_GPIO_Init+0x152>
 8001358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800135a:	3b08      	subs	r3, #8
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	210f      	movs	r1, #15
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	fa01 f303 	lsl.w	r3, r1, r3
 800136c:	43db      	mvns	r3, r3
 800136e:	401a      	ands	r2, r3
 8001370:	6a39      	ldr	r1, [r7, #32]
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	fa01 f303 	lsl.w	r3, r1, r3
 8001378:	431a      	orrs	r2, r3
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001386:	2b00      	cmp	r3, #0
 8001388:	f000 80b1 	beq.w	80014ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800138c:	4b4d      	ldr	r3, [pc, #308]	@ (80014c4 <HAL_GPIO_Init+0x2b8>)
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	4a4c      	ldr	r2, [pc, #304]	@ (80014c4 <HAL_GPIO_Init+0x2b8>)
 8001392:	f043 0301 	orr.w	r3, r3, #1
 8001396:	6193      	str	r3, [r2, #24]
 8001398:	4b4a      	ldr	r3, [pc, #296]	@ (80014c4 <HAL_GPIO_Init+0x2b8>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	f003 0301 	and.w	r3, r3, #1
 80013a0:	60bb      	str	r3, [r7, #8]
 80013a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80013a4:	4a48      	ldr	r2, [pc, #288]	@ (80014c8 <HAL_GPIO_Init+0x2bc>)
 80013a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a8:	089b      	lsrs	r3, r3, #2
 80013aa:	3302      	adds	r3, #2
 80013ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b4:	f003 0303 	and.w	r3, r3, #3
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	220f      	movs	r2, #15
 80013bc:	fa02 f303 	lsl.w	r3, r2, r3
 80013c0:	43db      	mvns	r3, r3
 80013c2:	68fa      	ldr	r2, [r7, #12]
 80013c4:	4013      	ands	r3, r2
 80013c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4a40      	ldr	r2, [pc, #256]	@ (80014cc <HAL_GPIO_Init+0x2c0>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d013      	beq.n	80013f8 <HAL_GPIO_Init+0x1ec>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	4a3f      	ldr	r2, [pc, #252]	@ (80014d0 <HAL_GPIO_Init+0x2c4>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d00d      	beq.n	80013f4 <HAL_GPIO_Init+0x1e8>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4a3e      	ldr	r2, [pc, #248]	@ (80014d4 <HAL_GPIO_Init+0x2c8>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d007      	beq.n	80013f0 <HAL_GPIO_Init+0x1e4>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	4a3d      	ldr	r2, [pc, #244]	@ (80014d8 <HAL_GPIO_Init+0x2cc>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d101      	bne.n	80013ec <HAL_GPIO_Init+0x1e0>
 80013e8:	2303      	movs	r3, #3
 80013ea:	e006      	b.n	80013fa <HAL_GPIO_Init+0x1ee>
 80013ec:	2304      	movs	r3, #4
 80013ee:	e004      	b.n	80013fa <HAL_GPIO_Init+0x1ee>
 80013f0:	2302      	movs	r3, #2
 80013f2:	e002      	b.n	80013fa <HAL_GPIO_Init+0x1ee>
 80013f4:	2301      	movs	r3, #1
 80013f6:	e000      	b.n	80013fa <HAL_GPIO_Init+0x1ee>
 80013f8:	2300      	movs	r3, #0
 80013fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013fc:	f002 0203 	and.w	r2, r2, #3
 8001400:	0092      	lsls	r2, r2, #2
 8001402:	4093      	lsls	r3, r2
 8001404:	68fa      	ldr	r2, [r7, #12]
 8001406:	4313      	orrs	r3, r2
 8001408:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800140a:	492f      	ldr	r1, [pc, #188]	@ (80014c8 <HAL_GPIO_Init+0x2bc>)
 800140c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800140e:	089b      	lsrs	r3, r3, #2
 8001410:	3302      	adds	r3, #2
 8001412:	68fa      	ldr	r2, [r7, #12]
 8001414:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001420:	2b00      	cmp	r3, #0
 8001422:	d006      	beq.n	8001432 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001424:	4b2d      	ldr	r3, [pc, #180]	@ (80014dc <HAL_GPIO_Init+0x2d0>)
 8001426:	689a      	ldr	r2, [r3, #8]
 8001428:	492c      	ldr	r1, [pc, #176]	@ (80014dc <HAL_GPIO_Init+0x2d0>)
 800142a:	69bb      	ldr	r3, [r7, #24]
 800142c:	4313      	orrs	r3, r2
 800142e:	608b      	str	r3, [r1, #8]
 8001430:	e006      	b.n	8001440 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001432:	4b2a      	ldr	r3, [pc, #168]	@ (80014dc <HAL_GPIO_Init+0x2d0>)
 8001434:	689a      	ldr	r2, [r3, #8]
 8001436:	69bb      	ldr	r3, [r7, #24]
 8001438:	43db      	mvns	r3, r3
 800143a:	4928      	ldr	r1, [pc, #160]	@ (80014dc <HAL_GPIO_Init+0x2d0>)
 800143c:	4013      	ands	r3, r2
 800143e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001448:	2b00      	cmp	r3, #0
 800144a:	d006      	beq.n	800145a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800144c:	4b23      	ldr	r3, [pc, #140]	@ (80014dc <HAL_GPIO_Init+0x2d0>)
 800144e:	68da      	ldr	r2, [r3, #12]
 8001450:	4922      	ldr	r1, [pc, #136]	@ (80014dc <HAL_GPIO_Init+0x2d0>)
 8001452:	69bb      	ldr	r3, [r7, #24]
 8001454:	4313      	orrs	r3, r2
 8001456:	60cb      	str	r3, [r1, #12]
 8001458:	e006      	b.n	8001468 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800145a:	4b20      	ldr	r3, [pc, #128]	@ (80014dc <HAL_GPIO_Init+0x2d0>)
 800145c:	68da      	ldr	r2, [r3, #12]
 800145e:	69bb      	ldr	r3, [r7, #24]
 8001460:	43db      	mvns	r3, r3
 8001462:	491e      	ldr	r1, [pc, #120]	@ (80014dc <HAL_GPIO_Init+0x2d0>)
 8001464:	4013      	ands	r3, r2
 8001466:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001470:	2b00      	cmp	r3, #0
 8001472:	d006      	beq.n	8001482 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001474:	4b19      	ldr	r3, [pc, #100]	@ (80014dc <HAL_GPIO_Init+0x2d0>)
 8001476:	685a      	ldr	r2, [r3, #4]
 8001478:	4918      	ldr	r1, [pc, #96]	@ (80014dc <HAL_GPIO_Init+0x2d0>)
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	4313      	orrs	r3, r2
 800147e:	604b      	str	r3, [r1, #4]
 8001480:	e006      	b.n	8001490 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001482:	4b16      	ldr	r3, [pc, #88]	@ (80014dc <HAL_GPIO_Init+0x2d0>)
 8001484:	685a      	ldr	r2, [r3, #4]
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	43db      	mvns	r3, r3
 800148a:	4914      	ldr	r1, [pc, #80]	@ (80014dc <HAL_GPIO_Init+0x2d0>)
 800148c:	4013      	ands	r3, r2
 800148e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001498:	2b00      	cmp	r3, #0
 800149a:	d021      	beq.n	80014e0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800149c:	4b0f      	ldr	r3, [pc, #60]	@ (80014dc <HAL_GPIO_Init+0x2d0>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	490e      	ldr	r1, [pc, #56]	@ (80014dc <HAL_GPIO_Init+0x2d0>)
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	600b      	str	r3, [r1, #0]
 80014a8:	e021      	b.n	80014ee <HAL_GPIO_Init+0x2e2>
 80014aa:	bf00      	nop
 80014ac:	10320000 	.word	0x10320000
 80014b0:	10310000 	.word	0x10310000
 80014b4:	10220000 	.word	0x10220000
 80014b8:	10210000 	.word	0x10210000
 80014bc:	10120000 	.word	0x10120000
 80014c0:	10110000 	.word	0x10110000
 80014c4:	40021000 	.word	0x40021000
 80014c8:	40010000 	.word	0x40010000
 80014cc:	40010800 	.word	0x40010800
 80014d0:	40010c00 	.word	0x40010c00
 80014d4:	40011000 	.word	0x40011000
 80014d8:	40011400 	.word	0x40011400
 80014dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80014e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001510 <HAL_GPIO_Init+0x304>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	43db      	mvns	r3, r3
 80014e8:	4909      	ldr	r1, [pc, #36]	@ (8001510 <HAL_GPIO_Init+0x304>)
 80014ea:	4013      	ands	r3, r2
 80014ec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80014ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f0:	3301      	adds	r3, #1
 80014f2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014fa:	fa22 f303 	lsr.w	r3, r2, r3
 80014fe:	2b00      	cmp	r3, #0
 8001500:	f47f ae8e 	bne.w	8001220 <HAL_GPIO_Init+0x14>
  }
}
 8001504:	bf00      	nop
 8001506:	bf00      	nop
 8001508:	372c      	adds	r7, #44	@ 0x2c
 800150a:	46bd      	mov	sp, r7
 800150c:	bc80      	pop	{r7}
 800150e:	4770      	bx	lr
 8001510:	40010400 	.word	0x40010400

08001514 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	460b      	mov	r3, r1
 800151e:	807b      	strh	r3, [r7, #2]
 8001520:	4613      	mov	r3, r2
 8001522:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001524:	787b      	ldrb	r3, [r7, #1]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d003      	beq.n	8001532 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800152a:	887a      	ldrh	r2, [r7, #2]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001530:	e003      	b.n	800153a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001532:	887b      	ldrh	r3, [r7, #2]
 8001534:	041a      	lsls	r2, r3, #16
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	611a      	str	r2, [r3, #16]
}
 800153a:	bf00      	nop
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr

08001544 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800154e:	4b08      	ldr	r3, [pc, #32]	@ (8001570 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001550:	695a      	ldr	r2, [r3, #20]
 8001552:	88fb      	ldrh	r3, [r7, #6]
 8001554:	4013      	ands	r3, r2
 8001556:	2b00      	cmp	r3, #0
 8001558:	d006      	beq.n	8001568 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800155a:	4a05      	ldr	r2, [pc, #20]	@ (8001570 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800155c:	88fb      	ldrh	r3, [r7, #6]
 800155e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001560:	88fb      	ldrh	r3, [r7, #6]
 8001562:	4618      	mov	r0, r3
 8001564:	f000 f806 	bl	8001574 <HAL_GPIO_EXTI_Callback>
  }
}
 8001568:	bf00      	nop
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	40010400 	.word	0x40010400

08001574 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800157e:	bf00      	nop
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr

08001588 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b086      	sub	sp, #24
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d101      	bne.n	800159a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e272      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 0301 	and.w	r3, r3, #1
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	f000 8087 	beq.w	80016b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80015a8:	4b92      	ldr	r3, [pc, #584]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f003 030c 	and.w	r3, r3, #12
 80015b0:	2b04      	cmp	r3, #4
 80015b2:	d00c      	beq.n	80015ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80015b4:	4b8f      	ldr	r3, [pc, #572]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f003 030c 	and.w	r3, r3, #12
 80015bc:	2b08      	cmp	r3, #8
 80015be:	d112      	bne.n	80015e6 <HAL_RCC_OscConfig+0x5e>
 80015c0:	4b8c      	ldr	r3, [pc, #560]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015cc:	d10b      	bne.n	80015e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015ce:	4b89      	ldr	r3, [pc, #548]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d06c      	beq.n	80016b4 <HAL_RCC_OscConfig+0x12c>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d168      	bne.n	80016b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e24c      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015ee:	d106      	bne.n	80015fe <HAL_RCC_OscConfig+0x76>
 80015f0:	4b80      	ldr	r3, [pc, #512]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a7f      	ldr	r2, [pc, #508]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 80015f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015fa:	6013      	str	r3, [r2, #0]
 80015fc:	e02e      	b.n	800165c <HAL_RCC_OscConfig+0xd4>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d10c      	bne.n	8001620 <HAL_RCC_OscConfig+0x98>
 8001606:	4b7b      	ldr	r3, [pc, #492]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a7a      	ldr	r2, [pc, #488]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 800160c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001610:	6013      	str	r3, [r2, #0]
 8001612:	4b78      	ldr	r3, [pc, #480]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a77      	ldr	r2, [pc, #476]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 8001618:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800161c:	6013      	str	r3, [r2, #0]
 800161e:	e01d      	b.n	800165c <HAL_RCC_OscConfig+0xd4>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001628:	d10c      	bne.n	8001644 <HAL_RCC_OscConfig+0xbc>
 800162a:	4b72      	ldr	r3, [pc, #456]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a71      	ldr	r2, [pc, #452]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 8001630:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001634:	6013      	str	r3, [r2, #0]
 8001636:	4b6f      	ldr	r3, [pc, #444]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a6e      	ldr	r2, [pc, #440]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 800163c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001640:	6013      	str	r3, [r2, #0]
 8001642:	e00b      	b.n	800165c <HAL_RCC_OscConfig+0xd4>
 8001644:	4b6b      	ldr	r3, [pc, #428]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a6a      	ldr	r2, [pc, #424]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 800164a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800164e:	6013      	str	r3, [r2, #0]
 8001650:	4b68      	ldr	r3, [pc, #416]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a67      	ldr	r2, [pc, #412]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 8001656:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800165a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d013      	beq.n	800168c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001664:	f7ff f9aa 	bl	80009bc <HAL_GetTick>
 8001668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800166a:	e008      	b.n	800167e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800166c:	f7ff f9a6 	bl	80009bc <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b64      	cmp	r3, #100	@ 0x64
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e200      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800167e:	4b5d      	ldr	r3, [pc, #372]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d0f0      	beq.n	800166c <HAL_RCC_OscConfig+0xe4>
 800168a:	e014      	b.n	80016b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800168c:	f7ff f996 	bl	80009bc <HAL_GetTick>
 8001690:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001692:	e008      	b.n	80016a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001694:	f7ff f992 	bl	80009bc <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	2b64      	cmp	r3, #100	@ 0x64
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e1ec      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016a6:	4b53      	ldr	r3, [pc, #332]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1f0      	bne.n	8001694 <HAL_RCC_OscConfig+0x10c>
 80016b2:	e000      	b.n	80016b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d063      	beq.n	800178a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016c2:	4b4c      	ldr	r3, [pc, #304]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f003 030c 	and.w	r3, r3, #12
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d00b      	beq.n	80016e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80016ce:	4b49      	ldr	r3, [pc, #292]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f003 030c 	and.w	r3, r3, #12
 80016d6:	2b08      	cmp	r3, #8
 80016d8:	d11c      	bne.n	8001714 <HAL_RCC_OscConfig+0x18c>
 80016da:	4b46      	ldr	r3, [pc, #280]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d116      	bne.n	8001714 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016e6:	4b43      	ldr	r3, [pc, #268]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d005      	beq.n	80016fe <HAL_RCC_OscConfig+0x176>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	691b      	ldr	r3, [r3, #16]
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d001      	beq.n	80016fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e1c0      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016fe:	4b3d      	ldr	r3, [pc, #244]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	695b      	ldr	r3, [r3, #20]
 800170a:	00db      	lsls	r3, r3, #3
 800170c:	4939      	ldr	r1, [pc, #228]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 800170e:	4313      	orrs	r3, r2
 8001710:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001712:	e03a      	b.n	800178a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	691b      	ldr	r3, [r3, #16]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d020      	beq.n	800175e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800171c:	4b36      	ldr	r3, [pc, #216]	@ (80017f8 <HAL_RCC_OscConfig+0x270>)
 800171e:	2201      	movs	r2, #1
 8001720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001722:	f7ff f94b 	bl	80009bc <HAL_GetTick>
 8001726:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001728:	e008      	b.n	800173c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800172a:	f7ff f947 	bl	80009bc <HAL_GetTick>
 800172e:	4602      	mov	r2, r0
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	2b02      	cmp	r3, #2
 8001736:	d901      	bls.n	800173c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e1a1      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800173c:	4b2d      	ldr	r3, [pc, #180]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d0f0      	beq.n	800172a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001748:	4b2a      	ldr	r3, [pc, #168]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	695b      	ldr	r3, [r3, #20]
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	4927      	ldr	r1, [pc, #156]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 8001758:	4313      	orrs	r3, r2
 800175a:	600b      	str	r3, [r1, #0]
 800175c:	e015      	b.n	800178a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800175e:	4b26      	ldr	r3, [pc, #152]	@ (80017f8 <HAL_RCC_OscConfig+0x270>)
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001764:	f7ff f92a 	bl	80009bc <HAL_GetTick>
 8001768:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800176a:	e008      	b.n	800177e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800176c:	f7ff f926 	bl	80009bc <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	2b02      	cmp	r3, #2
 8001778:	d901      	bls.n	800177e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e180      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800177e:	4b1d      	ldr	r3, [pc, #116]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0302 	and.w	r3, r3, #2
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1f0      	bne.n	800176c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0308 	and.w	r3, r3, #8
 8001792:	2b00      	cmp	r3, #0
 8001794:	d03a      	beq.n	800180c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	699b      	ldr	r3, [r3, #24]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d019      	beq.n	80017d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800179e:	4b17      	ldr	r3, [pc, #92]	@ (80017fc <HAL_RCC_OscConfig+0x274>)
 80017a0:	2201      	movs	r2, #1
 80017a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017a4:	f7ff f90a 	bl	80009bc <HAL_GetTick>
 80017a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017ac:	f7ff f906 	bl	80009bc <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e160      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017be:	4b0d      	ldr	r3, [pc, #52]	@ (80017f4 <HAL_RCC_OscConfig+0x26c>)
 80017c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d0f0      	beq.n	80017ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80017ca:	2001      	movs	r0, #1
 80017cc:	f000 fa9c 	bl	8001d08 <RCC_Delay>
 80017d0:	e01c      	b.n	800180c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017d2:	4b0a      	ldr	r3, [pc, #40]	@ (80017fc <HAL_RCC_OscConfig+0x274>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017d8:	f7ff f8f0 	bl	80009bc <HAL_GetTick>
 80017dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017de:	e00f      	b.n	8001800 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017e0:	f7ff f8ec 	bl	80009bc <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	2b02      	cmp	r3, #2
 80017ec:	d908      	bls.n	8001800 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e146      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
 80017f2:	bf00      	nop
 80017f4:	40021000 	.word	0x40021000
 80017f8:	42420000 	.word	0x42420000
 80017fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001800:	4b92      	ldr	r3, [pc, #584]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 8001802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001804:	f003 0302 	and.w	r3, r3, #2
 8001808:	2b00      	cmp	r3, #0
 800180a:	d1e9      	bne.n	80017e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0304 	and.w	r3, r3, #4
 8001814:	2b00      	cmp	r3, #0
 8001816:	f000 80a6 	beq.w	8001966 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800181a:	2300      	movs	r3, #0
 800181c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800181e:	4b8b      	ldr	r3, [pc, #556]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d10d      	bne.n	8001846 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800182a:	4b88      	ldr	r3, [pc, #544]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 800182c:	69db      	ldr	r3, [r3, #28]
 800182e:	4a87      	ldr	r2, [pc, #540]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 8001830:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001834:	61d3      	str	r3, [r2, #28]
 8001836:	4b85      	ldr	r3, [pc, #532]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 8001838:	69db      	ldr	r3, [r3, #28]
 800183a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800183e:	60bb      	str	r3, [r7, #8]
 8001840:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001842:	2301      	movs	r3, #1
 8001844:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001846:	4b82      	ldr	r3, [pc, #520]	@ (8001a50 <HAL_RCC_OscConfig+0x4c8>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800184e:	2b00      	cmp	r3, #0
 8001850:	d118      	bne.n	8001884 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001852:	4b7f      	ldr	r3, [pc, #508]	@ (8001a50 <HAL_RCC_OscConfig+0x4c8>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a7e      	ldr	r2, [pc, #504]	@ (8001a50 <HAL_RCC_OscConfig+0x4c8>)
 8001858:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800185c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800185e:	f7ff f8ad 	bl	80009bc <HAL_GetTick>
 8001862:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001864:	e008      	b.n	8001878 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001866:	f7ff f8a9 	bl	80009bc <HAL_GetTick>
 800186a:	4602      	mov	r2, r0
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	2b64      	cmp	r3, #100	@ 0x64
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e103      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001878:	4b75      	ldr	r3, [pc, #468]	@ (8001a50 <HAL_RCC_OscConfig+0x4c8>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001880:	2b00      	cmp	r3, #0
 8001882:	d0f0      	beq.n	8001866 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d106      	bne.n	800189a <HAL_RCC_OscConfig+0x312>
 800188c:	4b6f      	ldr	r3, [pc, #444]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 800188e:	6a1b      	ldr	r3, [r3, #32]
 8001890:	4a6e      	ldr	r2, [pc, #440]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 8001892:	f043 0301 	orr.w	r3, r3, #1
 8001896:	6213      	str	r3, [r2, #32]
 8001898:	e02d      	b.n	80018f6 <HAL_RCC_OscConfig+0x36e>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	68db      	ldr	r3, [r3, #12]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d10c      	bne.n	80018bc <HAL_RCC_OscConfig+0x334>
 80018a2:	4b6a      	ldr	r3, [pc, #424]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80018a4:	6a1b      	ldr	r3, [r3, #32]
 80018a6:	4a69      	ldr	r2, [pc, #420]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80018a8:	f023 0301 	bic.w	r3, r3, #1
 80018ac:	6213      	str	r3, [r2, #32]
 80018ae:	4b67      	ldr	r3, [pc, #412]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80018b0:	6a1b      	ldr	r3, [r3, #32]
 80018b2:	4a66      	ldr	r2, [pc, #408]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80018b4:	f023 0304 	bic.w	r3, r3, #4
 80018b8:	6213      	str	r3, [r2, #32]
 80018ba:	e01c      	b.n	80018f6 <HAL_RCC_OscConfig+0x36e>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	2b05      	cmp	r3, #5
 80018c2:	d10c      	bne.n	80018de <HAL_RCC_OscConfig+0x356>
 80018c4:	4b61      	ldr	r3, [pc, #388]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80018c6:	6a1b      	ldr	r3, [r3, #32]
 80018c8:	4a60      	ldr	r2, [pc, #384]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80018ca:	f043 0304 	orr.w	r3, r3, #4
 80018ce:	6213      	str	r3, [r2, #32]
 80018d0:	4b5e      	ldr	r3, [pc, #376]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80018d2:	6a1b      	ldr	r3, [r3, #32]
 80018d4:	4a5d      	ldr	r2, [pc, #372]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80018d6:	f043 0301 	orr.w	r3, r3, #1
 80018da:	6213      	str	r3, [r2, #32]
 80018dc:	e00b      	b.n	80018f6 <HAL_RCC_OscConfig+0x36e>
 80018de:	4b5b      	ldr	r3, [pc, #364]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80018e0:	6a1b      	ldr	r3, [r3, #32]
 80018e2:	4a5a      	ldr	r2, [pc, #360]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80018e4:	f023 0301 	bic.w	r3, r3, #1
 80018e8:	6213      	str	r3, [r2, #32]
 80018ea:	4b58      	ldr	r3, [pc, #352]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80018ec:	6a1b      	ldr	r3, [r3, #32]
 80018ee:	4a57      	ldr	r2, [pc, #348]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80018f0:	f023 0304 	bic.w	r3, r3, #4
 80018f4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	68db      	ldr	r3, [r3, #12]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d015      	beq.n	800192a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018fe:	f7ff f85d 	bl	80009bc <HAL_GetTick>
 8001902:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001904:	e00a      	b.n	800191c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001906:	f7ff f859 	bl	80009bc <HAL_GetTick>
 800190a:	4602      	mov	r2, r0
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001914:	4293      	cmp	r3, r2
 8001916:	d901      	bls.n	800191c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001918:	2303      	movs	r3, #3
 800191a:	e0b1      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800191c:	4b4b      	ldr	r3, [pc, #300]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 800191e:	6a1b      	ldr	r3, [r3, #32]
 8001920:	f003 0302 	and.w	r3, r3, #2
 8001924:	2b00      	cmp	r3, #0
 8001926:	d0ee      	beq.n	8001906 <HAL_RCC_OscConfig+0x37e>
 8001928:	e014      	b.n	8001954 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800192a:	f7ff f847 	bl	80009bc <HAL_GetTick>
 800192e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001930:	e00a      	b.n	8001948 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001932:	f7ff f843 	bl	80009bc <HAL_GetTick>
 8001936:	4602      	mov	r2, r0
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001940:	4293      	cmp	r3, r2
 8001942:	d901      	bls.n	8001948 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001944:	2303      	movs	r3, #3
 8001946:	e09b      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001948:	4b40      	ldr	r3, [pc, #256]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 800194a:	6a1b      	ldr	r3, [r3, #32]
 800194c:	f003 0302 	and.w	r3, r3, #2
 8001950:	2b00      	cmp	r3, #0
 8001952:	d1ee      	bne.n	8001932 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001954:	7dfb      	ldrb	r3, [r7, #23]
 8001956:	2b01      	cmp	r3, #1
 8001958:	d105      	bne.n	8001966 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800195a:	4b3c      	ldr	r3, [pc, #240]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 800195c:	69db      	ldr	r3, [r3, #28]
 800195e:	4a3b      	ldr	r2, [pc, #236]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 8001960:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001964:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	69db      	ldr	r3, [r3, #28]
 800196a:	2b00      	cmp	r3, #0
 800196c:	f000 8087 	beq.w	8001a7e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001970:	4b36      	ldr	r3, [pc, #216]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f003 030c 	and.w	r3, r3, #12
 8001978:	2b08      	cmp	r3, #8
 800197a:	d061      	beq.n	8001a40 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	69db      	ldr	r3, [r3, #28]
 8001980:	2b02      	cmp	r3, #2
 8001982:	d146      	bne.n	8001a12 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001984:	4b33      	ldr	r3, [pc, #204]	@ (8001a54 <HAL_RCC_OscConfig+0x4cc>)
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800198a:	f7ff f817 	bl	80009bc <HAL_GetTick>
 800198e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001990:	e008      	b.n	80019a4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001992:	f7ff f813 	bl	80009bc <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d901      	bls.n	80019a4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80019a0:	2303      	movs	r3, #3
 80019a2:	e06d      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019a4:	4b29      	ldr	r3, [pc, #164]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d1f0      	bne.n	8001992 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6a1b      	ldr	r3, [r3, #32]
 80019b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019b8:	d108      	bne.n	80019cc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80019ba:	4b24      	ldr	r3, [pc, #144]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	4921      	ldr	r1, [pc, #132]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80019c8:	4313      	orrs	r3, r2
 80019ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019cc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6a19      	ldr	r1, [r3, #32]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019dc:	430b      	orrs	r3, r1
 80019de:	491b      	ldr	r1, [pc, #108]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 80019e0:	4313      	orrs	r3, r2
 80019e2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a54 <HAL_RCC_OscConfig+0x4cc>)
 80019e6:	2201      	movs	r2, #1
 80019e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ea:	f7fe ffe7 	bl	80009bc <HAL_GetTick>
 80019ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019f0:	e008      	b.n	8001a04 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019f2:	f7fe ffe3 	bl	80009bc <HAL_GetTick>
 80019f6:	4602      	mov	r2, r0
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d901      	bls.n	8001a04 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e03d      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a04:	4b11      	ldr	r3, [pc, #68]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d0f0      	beq.n	80019f2 <HAL_RCC_OscConfig+0x46a>
 8001a10:	e035      	b.n	8001a7e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a12:	4b10      	ldr	r3, [pc, #64]	@ (8001a54 <HAL_RCC_OscConfig+0x4cc>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a18:	f7fe ffd0 	bl	80009bc <HAL_GetTick>
 8001a1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a20:	f7fe ffcc 	bl	80009bc <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e026      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a32:	4b06      	ldr	r3, [pc, #24]	@ (8001a4c <HAL_RCC_OscConfig+0x4c4>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1f0      	bne.n	8001a20 <HAL_RCC_OscConfig+0x498>
 8001a3e:	e01e      	b.n	8001a7e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	69db      	ldr	r3, [r3, #28]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d107      	bne.n	8001a58 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e019      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	40007000 	.word	0x40007000
 8001a54:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a58:	4b0b      	ldr	r3, [pc, #44]	@ (8001a88 <HAL_RCC_OscConfig+0x500>)
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a1b      	ldr	r3, [r3, #32]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d106      	bne.n	8001a7a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d001      	beq.n	8001a7e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e000      	b.n	8001a80 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001a7e:	2300      	movs	r3, #0
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3718      	adds	r7, #24
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40021000 	.word	0x40021000

08001a8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d101      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e0d0      	b.n	8001c42 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001aa0:	4b6a      	ldr	r3, [pc, #424]	@ (8001c4c <HAL_RCC_ClockConfig+0x1c0>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f003 0307 	and.w	r3, r3, #7
 8001aa8:	683a      	ldr	r2, [r7, #0]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d910      	bls.n	8001ad0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aae:	4b67      	ldr	r3, [pc, #412]	@ (8001c4c <HAL_RCC_ClockConfig+0x1c0>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f023 0207 	bic.w	r2, r3, #7
 8001ab6:	4965      	ldr	r1, [pc, #404]	@ (8001c4c <HAL_RCC_ClockConfig+0x1c0>)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001abe:	4b63      	ldr	r3, [pc, #396]	@ (8001c4c <HAL_RCC_ClockConfig+0x1c0>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0307 	and.w	r3, r3, #7
 8001ac6:	683a      	ldr	r2, [r7, #0]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d001      	beq.n	8001ad0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e0b8      	b.n	8001c42 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 0302 	and.w	r3, r3, #2
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d020      	beq.n	8001b1e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0304 	and.w	r3, r3, #4
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d005      	beq.n	8001af4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ae8:	4b59      	ldr	r3, [pc, #356]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	4a58      	ldr	r2, [pc, #352]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001aee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001af2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0308 	and.w	r3, r3, #8
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d005      	beq.n	8001b0c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b00:	4b53      	ldr	r3, [pc, #332]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	4a52      	ldr	r2, [pc, #328]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001b06:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001b0a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b0c:	4b50      	ldr	r3, [pc, #320]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	494d      	ldr	r1, [pc, #308]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0301 	and.w	r3, r3, #1
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d040      	beq.n	8001bac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d107      	bne.n	8001b42 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b32:	4b47      	ldr	r3, [pc, #284]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d115      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e07f      	b.n	8001c42 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d107      	bne.n	8001b5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b4a:	4b41      	ldr	r3, [pc, #260]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d109      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e073      	b.n	8001c42 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b5a:	4b3d      	ldr	r3, [pc, #244]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d101      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e06b      	b.n	8001c42 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b6a:	4b39      	ldr	r3, [pc, #228]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f023 0203 	bic.w	r2, r3, #3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	4936      	ldr	r1, [pc, #216]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b7c:	f7fe ff1e 	bl	80009bc <HAL_GetTick>
 8001b80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b82:	e00a      	b.n	8001b9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b84:	f7fe ff1a 	bl	80009bc <HAL_GetTick>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e053      	b.n	8001c42 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b9a:	4b2d      	ldr	r3, [pc, #180]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f003 020c 	and.w	r2, r3, #12
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d1eb      	bne.n	8001b84 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bac:	4b27      	ldr	r3, [pc, #156]	@ (8001c4c <HAL_RCC_ClockConfig+0x1c0>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 0307 	and.w	r3, r3, #7
 8001bb4:	683a      	ldr	r2, [r7, #0]
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d210      	bcs.n	8001bdc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bba:	4b24      	ldr	r3, [pc, #144]	@ (8001c4c <HAL_RCC_ClockConfig+0x1c0>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f023 0207 	bic.w	r2, r3, #7
 8001bc2:	4922      	ldr	r1, [pc, #136]	@ (8001c4c <HAL_RCC_ClockConfig+0x1c0>)
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bca:	4b20      	ldr	r3, [pc, #128]	@ (8001c4c <HAL_RCC_ClockConfig+0x1c0>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0307 	and.w	r3, r3, #7
 8001bd2:	683a      	ldr	r2, [r7, #0]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d001      	beq.n	8001bdc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e032      	b.n	8001c42 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0304 	and.w	r3, r3, #4
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d008      	beq.n	8001bfa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001be8:	4b19      	ldr	r3, [pc, #100]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	4916      	ldr	r1, [pc, #88]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0308 	and.w	r3, r3, #8
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d009      	beq.n	8001c1a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c06:	4b12      	ldr	r3, [pc, #72]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	691b      	ldr	r3, [r3, #16]
 8001c12:	00db      	lsls	r3, r3, #3
 8001c14:	490e      	ldr	r1, [pc, #56]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001c16:	4313      	orrs	r3, r2
 8001c18:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c1a:	f000 f821 	bl	8001c60 <HAL_RCC_GetSysClockFreq>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	4b0b      	ldr	r3, [pc, #44]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c4>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	091b      	lsrs	r3, r3, #4
 8001c26:	f003 030f 	and.w	r3, r3, #15
 8001c2a:	490a      	ldr	r1, [pc, #40]	@ (8001c54 <HAL_RCC_ClockConfig+0x1c8>)
 8001c2c:	5ccb      	ldrb	r3, [r1, r3]
 8001c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c32:	4a09      	ldr	r2, [pc, #36]	@ (8001c58 <HAL_RCC_ClockConfig+0x1cc>)
 8001c34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c36:	4b09      	ldr	r3, [pc, #36]	@ (8001c5c <HAL_RCC_ClockConfig+0x1d0>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7fe fe7c 	bl	8000938 <HAL_InitTick>

  return HAL_OK;
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3710      	adds	r7, #16
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40022000 	.word	0x40022000
 8001c50:	40021000 	.word	0x40021000
 8001c54:	08002840 	.word	0x08002840
 8001c58:	20000004 	.word	0x20000004
 8001c5c:	20000008 	.word	0x20000008

08001c60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b087      	sub	sp, #28
 8001c64:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c66:	2300      	movs	r3, #0
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60bb      	str	r3, [r7, #8]
 8001c6e:	2300      	movs	r3, #0
 8001c70:	617b      	str	r3, [r7, #20]
 8001c72:	2300      	movs	r3, #0
 8001c74:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001c76:	2300      	movs	r3, #0
 8001c78:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001c7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001cf4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f003 030c 	and.w	r3, r3, #12
 8001c86:	2b04      	cmp	r3, #4
 8001c88:	d002      	beq.n	8001c90 <HAL_RCC_GetSysClockFreq+0x30>
 8001c8a:	2b08      	cmp	r3, #8
 8001c8c:	d003      	beq.n	8001c96 <HAL_RCC_GetSysClockFreq+0x36>
 8001c8e:	e027      	b.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c90:	4b19      	ldr	r3, [pc, #100]	@ (8001cf8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001c92:	613b      	str	r3, [r7, #16]
      break;
 8001c94:	e027      	b.n	8001ce6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	0c9b      	lsrs	r3, r3, #18
 8001c9a:	f003 030f 	and.w	r3, r3, #15
 8001c9e:	4a17      	ldr	r2, [pc, #92]	@ (8001cfc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ca0:	5cd3      	ldrb	r3, [r2, r3]
 8001ca2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d010      	beq.n	8001cd0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001cae:	4b11      	ldr	r3, [pc, #68]	@ (8001cf4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	0c5b      	lsrs	r3, r3, #17
 8001cb4:	f003 0301 	and.w	r3, r3, #1
 8001cb8:	4a11      	ldr	r2, [pc, #68]	@ (8001d00 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001cba:	5cd3      	ldrb	r3, [r2, r3]
 8001cbc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001cf8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001cc2:	fb03 f202 	mul.w	r2, r3, r2
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ccc:	617b      	str	r3, [r7, #20]
 8001cce:	e004      	b.n	8001cda <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a0c      	ldr	r2, [pc, #48]	@ (8001d04 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001cd4:	fb02 f303 	mul.w	r3, r2, r3
 8001cd8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	613b      	str	r3, [r7, #16]
      break;
 8001cde:	e002      	b.n	8001ce6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ce0:	4b05      	ldr	r3, [pc, #20]	@ (8001cf8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ce2:	613b      	str	r3, [r7, #16]
      break;
 8001ce4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ce6:	693b      	ldr	r3, [r7, #16]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	371c      	adds	r7, #28
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bc80      	pop	{r7}
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	007a1200 	.word	0x007a1200
 8001cfc:	08002850 	.word	0x08002850
 8001d00:	08002860 	.word	0x08002860
 8001d04:	003d0900 	.word	0x003d0900

08001d08 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001d10:	4b0a      	ldr	r3, [pc, #40]	@ (8001d3c <RCC_Delay+0x34>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a0a      	ldr	r2, [pc, #40]	@ (8001d40 <RCC_Delay+0x38>)
 8001d16:	fba2 2303 	umull	r2, r3, r2, r3
 8001d1a:	0a5b      	lsrs	r3, r3, #9
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	fb02 f303 	mul.w	r3, r2, r3
 8001d22:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001d24:	bf00      	nop
  }
  while (Delay --);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	1e5a      	subs	r2, r3, #1
 8001d2a:	60fa      	str	r2, [r7, #12]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d1f9      	bne.n	8001d24 <RCC_Delay+0x1c>
}
 8001d30:	bf00      	nop
 8001d32:	bf00      	nop
 8001d34:	3714      	adds	r7, #20
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bc80      	pop	{r7}
 8001d3a:	4770      	bx	lr
 8001d3c:	20000004 	.word	0x20000004
 8001d40:	10624dd3 	.word	0x10624dd3

08001d44 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	613b      	str	r3, [r7, #16]
 8001d50:	2300      	movs	r3, #0
 8001d52:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d07d      	beq.n	8001e5c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001d60:	2300      	movs	r3, #0
 8001d62:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d64:	4b4f      	ldr	r3, [pc, #316]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d66:	69db      	ldr	r3, [r3, #28]
 8001d68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d10d      	bne.n	8001d8c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d70:	4b4c      	ldr	r3, [pc, #304]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d72:	69db      	ldr	r3, [r3, #28]
 8001d74:	4a4b      	ldr	r2, [pc, #300]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d7a:	61d3      	str	r3, [r2, #28]
 8001d7c:	4b49      	ldr	r3, [pc, #292]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d7e:	69db      	ldr	r3, [r3, #28]
 8001d80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d8c:	4b46      	ldr	r3, [pc, #280]	@ (8001ea8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d118      	bne.n	8001dca <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d98:	4b43      	ldr	r3, [pc, #268]	@ (8001ea8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a42      	ldr	r2, [pc, #264]	@ (8001ea8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001d9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001da2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001da4:	f7fe fe0a 	bl	80009bc <HAL_GetTick>
 8001da8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001daa:	e008      	b.n	8001dbe <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dac:	f7fe fe06 	bl	80009bc <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	2b64      	cmp	r3, #100	@ 0x64
 8001db8:	d901      	bls.n	8001dbe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e06d      	b.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dbe:	4b3a      	ldr	r3, [pc, #232]	@ (8001ea8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d0f0      	beq.n	8001dac <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001dca:	4b36      	ldr	r3, [pc, #216]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dcc:	6a1b      	ldr	r3, [r3, #32]
 8001dce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001dd2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d02e      	beq.n	8001e38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001de2:	68fa      	ldr	r2, [r7, #12]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d027      	beq.n	8001e38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001de8:	4b2e      	ldr	r3, [pc, #184]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001df0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001df2:	4b2e      	ldr	r3, [pc, #184]	@ (8001eac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001df4:	2201      	movs	r2, #1
 8001df6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001df8:	4b2c      	ldr	r3, [pc, #176]	@ (8001eac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001dfe:	4a29      	ldr	r2, [pc, #164]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d014      	beq.n	8001e38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e0e:	f7fe fdd5 	bl	80009bc <HAL_GetTick>
 8001e12:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e14:	e00a      	b.n	8001e2c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e16:	f7fe fdd1 	bl	80009bc <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e036      	b.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e2e:	6a1b      	ldr	r3, [r3, #32]
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d0ee      	beq.n	8001e16 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e38:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	4917      	ldr	r1, [pc, #92]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e46:	4313      	orrs	r3, r2
 8001e48:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e4a:	7dfb      	ldrb	r3, [r7, #23]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d105      	bne.n	8001e5c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e50:	4b14      	ldr	r3, [pc, #80]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e52:	69db      	ldr	r3, [r3, #28]
 8001e54:	4a13      	ldr	r2, [pc, #76]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e5a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d008      	beq.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001e68:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	490b      	ldr	r1, [pc, #44]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e76:	4313      	orrs	r3, r2
 8001e78:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0310 	and.w	r3, r3, #16
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d008      	beq.n	8001e98 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001e86:	4b07      	ldr	r3, [pc, #28]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	4904      	ldr	r1, [pc, #16]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e94:	4313      	orrs	r3, r2
 8001e96:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3718      	adds	r7, #24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	40007000 	.word	0x40007000
 8001eac:	42420440 	.word	0x42420440

08001eb0 <siprintf>:
 8001eb0:	b40e      	push	{r1, r2, r3}
 8001eb2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8001eb6:	b500      	push	{lr}
 8001eb8:	b09c      	sub	sp, #112	@ 0x70
 8001eba:	ab1d      	add	r3, sp, #116	@ 0x74
 8001ebc:	9002      	str	r0, [sp, #8]
 8001ebe:	9006      	str	r0, [sp, #24]
 8001ec0:	9107      	str	r1, [sp, #28]
 8001ec2:	9104      	str	r1, [sp, #16]
 8001ec4:	4808      	ldr	r0, [pc, #32]	@ (8001ee8 <siprintf+0x38>)
 8001ec6:	4909      	ldr	r1, [pc, #36]	@ (8001eec <siprintf+0x3c>)
 8001ec8:	f853 2b04 	ldr.w	r2, [r3], #4
 8001ecc:	9105      	str	r1, [sp, #20]
 8001ece:	6800      	ldr	r0, [r0, #0]
 8001ed0:	a902      	add	r1, sp, #8
 8001ed2:	9301      	str	r3, [sp, #4]
 8001ed4:	f000 f992 	bl	80021fc <_svfiprintf_r>
 8001ed8:	2200      	movs	r2, #0
 8001eda:	9b02      	ldr	r3, [sp, #8]
 8001edc:	701a      	strb	r2, [r3, #0]
 8001ede:	b01c      	add	sp, #112	@ 0x70
 8001ee0:	f85d eb04 	ldr.w	lr, [sp], #4
 8001ee4:	b003      	add	sp, #12
 8001ee6:	4770      	bx	lr
 8001ee8:	20000010 	.word	0x20000010
 8001eec:	ffff0208 	.word	0xffff0208

08001ef0 <memset>:
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	4402      	add	r2, r0
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d100      	bne.n	8001efa <memset+0xa>
 8001ef8:	4770      	bx	lr
 8001efa:	f803 1b01 	strb.w	r1, [r3], #1
 8001efe:	e7f9      	b.n	8001ef4 <memset+0x4>

08001f00 <__errno>:
 8001f00:	4b01      	ldr	r3, [pc, #4]	@ (8001f08 <__errno+0x8>)
 8001f02:	6818      	ldr	r0, [r3, #0]
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	20000010 	.word	0x20000010

08001f0c <__libc_init_array>:
 8001f0c:	b570      	push	{r4, r5, r6, lr}
 8001f0e:	2600      	movs	r6, #0
 8001f10:	4d0c      	ldr	r5, [pc, #48]	@ (8001f44 <__libc_init_array+0x38>)
 8001f12:	4c0d      	ldr	r4, [pc, #52]	@ (8001f48 <__libc_init_array+0x3c>)
 8001f14:	1b64      	subs	r4, r4, r5
 8001f16:	10a4      	asrs	r4, r4, #2
 8001f18:	42a6      	cmp	r6, r4
 8001f1a:	d109      	bne.n	8001f30 <__libc_init_array+0x24>
 8001f1c:	f000 fc78 	bl	8002810 <_init>
 8001f20:	2600      	movs	r6, #0
 8001f22:	4d0a      	ldr	r5, [pc, #40]	@ (8001f4c <__libc_init_array+0x40>)
 8001f24:	4c0a      	ldr	r4, [pc, #40]	@ (8001f50 <__libc_init_array+0x44>)
 8001f26:	1b64      	subs	r4, r4, r5
 8001f28:	10a4      	asrs	r4, r4, #2
 8001f2a:	42a6      	cmp	r6, r4
 8001f2c:	d105      	bne.n	8001f3a <__libc_init_array+0x2e>
 8001f2e:	bd70      	pop	{r4, r5, r6, pc}
 8001f30:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f34:	4798      	blx	r3
 8001f36:	3601      	adds	r6, #1
 8001f38:	e7ee      	b.n	8001f18 <__libc_init_array+0xc>
 8001f3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f3e:	4798      	blx	r3
 8001f40:	3601      	adds	r6, #1
 8001f42:	e7f2      	b.n	8001f2a <__libc_init_array+0x1e>
 8001f44:	08002898 	.word	0x08002898
 8001f48:	08002898 	.word	0x08002898
 8001f4c:	08002898 	.word	0x08002898
 8001f50:	0800289c 	.word	0x0800289c

08001f54 <__retarget_lock_acquire_recursive>:
 8001f54:	4770      	bx	lr

08001f56 <__retarget_lock_release_recursive>:
 8001f56:	4770      	bx	lr

08001f58 <_free_r>:
 8001f58:	b538      	push	{r3, r4, r5, lr}
 8001f5a:	4605      	mov	r5, r0
 8001f5c:	2900      	cmp	r1, #0
 8001f5e:	d040      	beq.n	8001fe2 <_free_r+0x8a>
 8001f60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001f64:	1f0c      	subs	r4, r1, #4
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	bfb8      	it	lt
 8001f6a:	18e4      	addlt	r4, r4, r3
 8001f6c:	f000 f8de 	bl	800212c <__malloc_lock>
 8001f70:	4a1c      	ldr	r2, [pc, #112]	@ (8001fe4 <_free_r+0x8c>)
 8001f72:	6813      	ldr	r3, [r2, #0]
 8001f74:	b933      	cbnz	r3, 8001f84 <_free_r+0x2c>
 8001f76:	6063      	str	r3, [r4, #4]
 8001f78:	6014      	str	r4, [r2, #0]
 8001f7a:	4628      	mov	r0, r5
 8001f7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001f80:	f000 b8da 	b.w	8002138 <__malloc_unlock>
 8001f84:	42a3      	cmp	r3, r4
 8001f86:	d908      	bls.n	8001f9a <_free_r+0x42>
 8001f88:	6820      	ldr	r0, [r4, #0]
 8001f8a:	1821      	adds	r1, r4, r0
 8001f8c:	428b      	cmp	r3, r1
 8001f8e:	bf01      	itttt	eq
 8001f90:	6819      	ldreq	r1, [r3, #0]
 8001f92:	685b      	ldreq	r3, [r3, #4]
 8001f94:	1809      	addeq	r1, r1, r0
 8001f96:	6021      	streq	r1, [r4, #0]
 8001f98:	e7ed      	b.n	8001f76 <_free_r+0x1e>
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	b10b      	cbz	r3, 8001fa4 <_free_r+0x4c>
 8001fa0:	42a3      	cmp	r3, r4
 8001fa2:	d9fa      	bls.n	8001f9a <_free_r+0x42>
 8001fa4:	6811      	ldr	r1, [r2, #0]
 8001fa6:	1850      	adds	r0, r2, r1
 8001fa8:	42a0      	cmp	r0, r4
 8001faa:	d10b      	bne.n	8001fc4 <_free_r+0x6c>
 8001fac:	6820      	ldr	r0, [r4, #0]
 8001fae:	4401      	add	r1, r0
 8001fb0:	1850      	adds	r0, r2, r1
 8001fb2:	4283      	cmp	r3, r0
 8001fb4:	6011      	str	r1, [r2, #0]
 8001fb6:	d1e0      	bne.n	8001f7a <_free_r+0x22>
 8001fb8:	6818      	ldr	r0, [r3, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	4408      	add	r0, r1
 8001fbe:	6010      	str	r0, [r2, #0]
 8001fc0:	6053      	str	r3, [r2, #4]
 8001fc2:	e7da      	b.n	8001f7a <_free_r+0x22>
 8001fc4:	d902      	bls.n	8001fcc <_free_r+0x74>
 8001fc6:	230c      	movs	r3, #12
 8001fc8:	602b      	str	r3, [r5, #0]
 8001fca:	e7d6      	b.n	8001f7a <_free_r+0x22>
 8001fcc:	6820      	ldr	r0, [r4, #0]
 8001fce:	1821      	adds	r1, r4, r0
 8001fd0:	428b      	cmp	r3, r1
 8001fd2:	bf01      	itttt	eq
 8001fd4:	6819      	ldreq	r1, [r3, #0]
 8001fd6:	685b      	ldreq	r3, [r3, #4]
 8001fd8:	1809      	addeq	r1, r1, r0
 8001fda:	6021      	streq	r1, [r4, #0]
 8001fdc:	6063      	str	r3, [r4, #4]
 8001fde:	6054      	str	r4, [r2, #4]
 8001fe0:	e7cb      	b.n	8001f7a <_free_r+0x22>
 8001fe2:	bd38      	pop	{r3, r4, r5, pc}
 8001fe4:	20000204 	.word	0x20000204

08001fe8 <sbrk_aligned>:
 8001fe8:	b570      	push	{r4, r5, r6, lr}
 8001fea:	4e0f      	ldr	r6, [pc, #60]	@ (8002028 <sbrk_aligned+0x40>)
 8001fec:	460c      	mov	r4, r1
 8001fee:	6831      	ldr	r1, [r6, #0]
 8001ff0:	4605      	mov	r5, r0
 8001ff2:	b911      	cbnz	r1, 8001ffa <sbrk_aligned+0x12>
 8001ff4:	f000 fbaa 	bl	800274c <_sbrk_r>
 8001ff8:	6030      	str	r0, [r6, #0]
 8001ffa:	4621      	mov	r1, r4
 8001ffc:	4628      	mov	r0, r5
 8001ffe:	f000 fba5 	bl	800274c <_sbrk_r>
 8002002:	1c43      	adds	r3, r0, #1
 8002004:	d103      	bne.n	800200e <sbrk_aligned+0x26>
 8002006:	f04f 34ff 	mov.w	r4, #4294967295
 800200a:	4620      	mov	r0, r4
 800200c:	bd70      	pop	{r4, r5, r6, pc}
 800200e:	1cc4      	adds	r4, r0, #3
 8002010:	f024 0403 	bic.w	r4, r4, #3
 8002014:	42a0      	cmp	r0, r4
 8002016:	d0f8      	beq.n	800200a <sbrk_aligned+0x22>
 8002018:	1a21      	subs	r1, r4, r0
 800201a:	4628      	mov	r0, r5
 800201c:	f000 fb96 	bl	800274c <_sbrk_r>
 8002020:	3001      	adds	r0, #1
 8002022:	d1f2      	bne.n	800200a <sbrk_aligned+0x22>
 8002024:	e7ef      	b.n	8002006 <sbrk_aligned+0x1e>
 8002026:	bf00      	nop
 8002028:	20000200 	.word	0x20000200

0800202c <_malloc_r>:
 800202c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002030:	1ccd      	adds	r5, r1, #3
 8002032:	f025 0503 	bic.w	r5, r5, #3
 8002036:	3508      	adds	r5, #8
 8002038:	2d0c      	cmp	r5, #12
 800203a:	bf38      	it	cc
 800203c:	250c      	movcc	r5, #12
 800203e:	2d00      	cmp	r5, #0
 8002040:	4606      	mov	r6, r0
 8002042:	db01      	blt.n	8002048 <_malloc_r+0x1c>
 8002044:	42a9      	cmp	r1, r5
 8002046:	d904      	bls.n	8002052 <_malloc_r+0x26>
 8002048:	230c      	movs	r3, #12
 800204a:	6033      	str	r3, [r6, #0]
 800204c:	2000      	movs	r0, #0
 800204e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002052:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002128 <_malloc_r+0xfc>
 8002056:	f000 f869 	bl	800212c <__malloc_lock>
 800205a:	f8d8 3000 	ldr.w	r3, [r8]
 800205e:	461c      	mov	r4, r3
 8002060:	bb44      	cbnz	r4, 80020b4 <_malloc_r+0x88>
 8002062:	4629      	mov	r1, r5
 8002064:	4630      	mov	r0, r6
 8002066:	f7ff ffbf 	bl	8001fe8 <sbrk_aligned>
 800206a:	1c43      	adds	r3, r0, #1
 800206c:	4604      	mov	r4, r0
 800206e:	d158      	bne.n	8002122 <_malloc_r+0xf6>
 8002070:	f8d8 4000 	ldr.w	r4, [r8]
 8002074:	4627      	mov	r7, r4
 8002076:	2f00      	cmp	r7, #0
 8002078:	d143      	bne.n	8002102 <_malloc_r+0xd6>
 800207a:	2c00      	cmp	r4, #0
 800207c:	d04b      	beq.n	8002116 <_malloc_r+0xea>
 800207e:	6823      	ldr	r3, [r4, #0]
 8002080:	4639      	mov	r1, r7
 8002082:	4630      	mov	r0, r6
 8002084:	eb04 0903 	add.w	r9, r4, r3
 8002088:	f000 fb60 	bl	800274c <_sbrk_r>
 800208c:	4581      	cmp	r9, r0
 800208e:	d142      	bne.n	8002116 <_malloc_r+0xea>
 8002090:	6821      	ldr	r1, [r4, #0]
 8002092:	4630      	mov	r0, r6
 8002094:	1a6d      	subs	r5, r5, r1
 8002096:	4629      	mov	r1, r5
 8002098:	f7ff ffa6 	bl	8001fe8 <sbrk_aligned>
 800209c:	3001      	adds	r0, #1
 800209e:	d03a      	beq.n	8002116 <_malloc_r+0xea>
 80020a0:	6823      	ldr	r3, [r4, #0]
 80020a2:	442b      	add	r3, r5
 80020a4:	6023      	str	r3, [r4, #0]
 80020a6:	f8d8 3000 	ldr.w	r3, [r8]
 80020aa:	685a      	ldr	r2, [r3, #4]
 80020ac:	bb62      	cbnz	r2, 8002108 <_malloc_r+0xdc>
 80020ae:	f8c8 7000 	str.w	r7, [r8]
 80020b2:	e00f      	b.n	80020d4 <_malloc_r+0xa8>
 80020b4:	6822      	ldr	r2, [r4, #0]
 80020b6:	1b52      	subs	r2, r2, r5
 80020b8:	d420      	bmi.n	80020fc <_malloc_r+0xd0>
 80020ba:	2a0b      	cmp	r2, #11
 80020bc:	d917      	bls.n	80020ee <_malloc_r+0xc2>
 80020be:	1961      	adds	r1, r4, r5
 80020c0:	42a3      	cmp	r3, r4
 80020c2:	6025      	str	r5, [r4, #0]
 80020c4:	bf18      	it	ne
 80020c6:	6059      	strne	r1, [r3, #4]
 80020c8:	6863      	ldr	r3, [r4, #4]
 80020ca:	bf08      	it	eq
 80020cc:	f8c8 1000 	streq.w	r1, [r8]
 80020d0:	5162      	str	r2, [r4, r5]
 80020d2:	604b      	str	r3, [r1, #4]
 80020d4:	4630      	mov	r0, r6
 80020d6:	f000 f82f 	bl	8002138 <__malloc_unlock>
 80020da:	f104 000b 	add.w	r0, r4, #11
 80020de:	1d23      	adds	r3, r4, #4
 80020e0:	f020 0007 	bic.w	r0, r0, #7
 80020e4:	1ac2      	subs	r2, r0, r3
 80020e6:	bf1c      	itt	ne
 80020e8:	1a1b      	subne	r3, r3, r0
 80020ea:	50a3      	strne	r3, [r4, r2]
 80020ec:	e7af      	b.n	800204e <_malloc_r+0x22>
 80020ee:	6862      	ldr	r2, [r4, #4]
 80020f0:	42a3      	cmp	r3, r4
 80020f2:	bf0c      	ite	eq
 80020f4:	f8c8 2000 	streq.w	r2, [r8]
 80020f8:	605a      	strne	r2, [r3, #4]
 80020fa:	e7eb      	b.n	80020d4 <_malloc_r+0xa8>
 80020fc:	4623      	mov	r3, r4
 80020fe:	6864      	ldr	r4, [r4, #4]
 8002100:	e7ae      	b.n	8002060 <_malloc_r+0x34>
 8002102:	463c      	mov	r4, r7
 8002104:	687f      	ldr	r7, [r7, #4]
 8002106:	e7b6      	b.n	8002076 <_malloc_r+0x4a>
 8002108:	461a      	mov	r2, r3
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	42a3      	cmp	r3, r4
 800210e:	d1fb      	bne.n	8002108 <_malloc_r+0xdc>
 8002110:	2300      	movs	r3, #0
 8002112:	6053      	str	r3, [r2, #4]
 8002114:	e7de      	b.n	80020d4 <_malloc_r+0xa8>
 8002116:	230c      	movs	r3, #12
 8002118:	4630      	mov	r0, r6
 800211a:	6033      	str	r3, [r6, #0]
 800211c:	f000 f80c 	bl	8002138 <__malloc_unlock>
 8002120:	e794      	b.n	800204c <_malloc_r+0x20>
 8002122:	6005      	str	r5, [r0, #0]
 8002124:	e7d6      	b.n	80020d4 <_malloc_r+0xa8>
 8002126:	bf00      	nop
 8002128:	20000204 	.word	0x20000204

0800212c <__malloc_lock>:
 800212c:	4801      	ldr	r0, [pc, #4]	@ (8002134 <__malloc_lock+0x8>)
 800212e:	f7ff bf11 	b.w	8001f54 <__retarget_lock_acquire_recursive>
 8002132:	bf00      	nop
 8002134:	200001fc 	.word	0x200001fc

08002138 <__malloc_unlock>:
 8002138:	4801      	ldr	r0, [pc, #4]	@ (8002140 <__malloc_unlock+0x8>)
 800213a:	f7ff bf0c 	b.w	8001f56 <__retarget_lock_release_recursive>
 800213e:	bf00      	nop
 8002140:	200001fc 	.word	0x200001fc

08002144 <__ssputs_r>:
 8002144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002148:	461f      	mov	r7, r3
 800214a:	688e      	ldr	r6, [r1, #8]
 800214c:	4682      	mov	sl, r0
 800214e:	42be      	cmp	r6, r7
 8002150:	460c      	mov	r4, r1
 8002152:	4690      	mov	r8, r2
 8002154:	680b      	ldr	r3, [r1, #0]
 8002156:	d82d      	bhi.n	80021b4 <__ssputs_r+0x70>
 8002158:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800215c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002160:	d026      	beq.n	80021b0 <__ssputs_r+0x6c>
 8002162:	6965      	ldr	r5, [r4, #20]
 8002164:	6909      	ldr	r1, [r1, #16]
 8002166:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800216a:	eba3 0901 	sub.w	r9, r3, r1
 800216e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002172:	1c7b      	adds	r3, r7, #1
 8002174:	444b      	add	r3, r9
 8002176:	106d      	asrs	r5, r5, #1
 8002178:	429d      	cmp	r5, r3
 800217a:	bf38      	it	cc
 800217c:	461d      	movcc	r5, r3
 800217e:	0553      	lsls	r3, r2, #21
 8002180:	d527      	bpl.n	80021d2 <__ssputs_r+0x8e>
 8002182:	4629      	mov	r1, r5
 8002184:	f7ff ff52 	bl	800202c <_malloc_r>
 8002188:	4606      	mov	r6, r0
 800218a:	b360      	cbz	r0, 80021e6 <__ssputs_r+0xa2>
 800218c:	464a      	mov	r2, r9
 800218e:	6921      	ldr	r1, [r4, #16]
 8002190:	f000 fafa 	bl	8002788 <memcpy>
 8002194:	89a3      	ldrh	r3, [r4, #12]
 8002196:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800219a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800219e:	81a3      	strh	r3, [r4, #12]
 80021a0:	6126      	str	r6, [r4, #16]
 80021a2:	444e      	add	r6, r9
 80021a4:	6026      	str	r6, [r4, #0]
 80021a6:	463e      	mov	r6, r7
 80021a8:	6165      	str	r5, [r4, #20]
 80021aa:	eba5 0509 	sub.w	r5, r5, r9
 80021ae:	60a5      	str	r5, [r4, #8]
 80021b0:	42be      	cmp	r6, r7
 80021b2:	d900      	bls.n	80021b6 <__ssputs_r+0x72>
 80021b4:	463e      	mov	r6, r7
 80021b6:	4632      	mov	r2, r6
 80021b8:	4641      	mov	r1, r8
 80021ba:	6820      	ldr	r0, [r4, #0]
 80021bc:	f000 faac 	bl	8002718 <memmove>
 80021c0:	2000      	movs	r0, #0
 80021c2:	68a3      	ldr	r3, [r4, #8]
 80021c4:	1b9b      	subs	r3, r3, r6
 80021c6:	60a3      	str	r3, [r4, #8]
 80021c8:	6823      	ldr	r3, [r4, #0]
 80021ca:	4433      	add	r3, r6
 80021cc:	6023      	str	r3, [r4, #0]
 80021ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80021d2:	462a      	mov	r2, r5
 80021d4:	f000 fae6 	bl	80027a4 <_realloc_r>
 80021d8:	4606      	mov	r6, r0
 80021da:	2800      	cmp	r0, #0
 80021dc:	d1e0      	bne.n	80021a0 <__ssputs_r+0x5c>
 80021de:	4650      	mov	r0, sl
 80021e0:	6921      	ldr	r1, [r4, #16]
 80021e2:	f7ff feb9 	bl	8001f58 <_free_r>
 80021e6:	230c      	movs	r3, #12
 80021e8:	f8ca 3000 	str.w	r3, [sl]
 80021ec:	89a3      	ldrh	r3, [r4, #12]
 80021ee:	f04f 30ff 	mov.w	r0, #4294967295
 80021f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80021f6:	81a3      	strh	r3, [r4, #12]
 80021f8:	e7e9      	b.n	80021ce <__ssputs_r+0x8a>
	...

080021fc <_svfiprintf_r>:
 80021fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002200:	4698      	mov	r8, r3
 8002202:	898b      	ldrh	r3, [r1, #12]
 8002204:	4607      	mov	r7, r0
 8002206:	061b      	lsls	r3, r3, #24
 8002208:	460d      	mov	r5, r1
 800220a:	4614      	mov	r4, r2
 800220c:	b09d      	sub	sp, #116	@ 0x74
 800220e:	d510      	bpl.n	8002232 <_svfiprintf_r+0x36>
 8002210:	690b      	ldr	r3, [r1, #16]
 8002212:	b973      	cbnz	r3, 8002232 <_svfiprintf_r+0x36>
 8002214:	2140      	movs	r1, #64	@ 0x40
 8002216:	f7ff ff09 	bl	800202c <_malloc_r>
 800221a:	6028      	str	r0, [r5, #0]
 800221c:	6128      	str	r0, [r5, #16]
 800221e:	b930      	cbnz	r0, 800222e <_svfiprintf_r+0x32>
 8002220:	230c      	movs	r3, #12
 8002222:	603b      	str	r3, [r7, #0]
 8002224:	f04f 30ff 	mov.w	r0, #4294967295
 8002228:	b01d      	add	sp, #116	@ 0x74
 800222a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800222e:	2340      	movs	r3, #64	@ 0x40
 8002230:	616b      	str	r3, [r5, #20]
 8002232:	2300      	movs	r3, #0
 8002234:	9309      	str	r3, [sp, #36]	@ 0x24
 8002236:	2320      	movs	r3, #32
 8002238:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800223c:	2330      	movs	r3, #48	@ 0x30
 800223e:	f04f 0901 	mov.w	r9, #1
 8002242:	f8cd 800c 	str.w	r8, [sp, #12]
 8002246:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80023e0 <_svfiprintf_r+0x1e4>
 800224a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800224e:	4623      	mov	r3, r4
 8002250:	469a      	mov	sl, r3
 8002252:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002256:	b10a      	cbz	r2, 800225c <_svfiprintf_r+0x60>
 8002258:	2a25      	cmp	r2, #37	@ 0x25
 800225a:	d1f9      	bne.n	8002250 <_svfiprintf_r+0x54>
 800225c:	ebba 0b04 	subs.w	fp, sl, r4
 8002260:	d00b      	beq.n	800227a <_svfiprintf_r+0x7e>
 8002262:	465b      	mov	r3, fp
 8002264:	4622      	mov	r2, r4
 8002266:	4629      	mov	r1, r5
 8002268:	4638      	mov	r0, r7
 800226a:	f7ff ff6b 	bl	8002144 <__ssputs_r>
 800226e:	3001      	adds	r0, #1
 8002270:	f000 80a7 	beq.w	80023c2 <_svfiprintf_r+0x1c6>
 8002274:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002276:	445a      	add	r2, fp
 8002278:	9209      	str	r2, [sp, #36]	@ 0x24
 800227a:	f89a 3000 	ldrb.w	r3, [sl]
 800227e:	2b00      	cmp	r3, #0
 8002280:	f000 809f 	beq.w	80023c2 <_svfiprintf_r+0x1c6>
 8002284:	2300      	movs	r3, #0
 8002286:	f04f 32ff 	mov.w	r2, #4294967295
 800228a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800228e:	f10a 0a01 	add.w	sl, sl, #1
 8002292:	9304      	str	r3, [sp, #16]
 8002294:	9307      	str	r3, [sp, #28]
 8002296:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800229a:	931a      	str	r3, [sp, #104]	@ 0x68
 800229c:	4654      	mov	r4, sl
 800229e:	2205      	movs	r2, #5
 80022a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80022a4:	484e      	ldr	r0, [pc, #312]	@ (80023e0 <_svfiprintf_r+0x1e4>)
 80022a6:	f000 fa61 	bl	800276c <memchr>
 80022aa:	9a04      	ldr	r2, [sp, #16]
 80022ac:	b9d8      	cbnz	r0, 80022e6 <_svfiprintf_r+0xea>
 80022ae:	06d0      	lsls	r0, r2, #27
 80022b0:	bf44      	itt	mi
 80022b2:	2320      	movmi	r3, #32
 80022b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80022b8:	0711      	lsls	r1, r2, #28
 80022ba:	bf44      	itt	mi
 80022bc:	232b      	movmi	r3, #43	@ 0x2b
 80022be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80022c2:	f89a 3000 	ldrb.w	r3, [sl]
 80022c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80022c8:	d015      	beq.n	80022f6 <_svfiprintf_r+0xfa>
 80022ca:	4654      	mov	r4, sl
 80022cc:	2000      	movs	r0, #0
 80022ce:	f04f 0c0a 	mov.w	ip, #10
 80022d2:	9a07      	ldr	r2, [sp, #28]
 80022d4:	4621      	mov	r1, r4
 80022d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80022da:	3b30      	subs	r3, #48	@ 0x30
 80022dc:	2b09      	cmp	r3, #9
 80022de:	d94b      	bls.n	8002378 <_svfiprintf_r+0x17c>
 80022e0:	b1b0      	cbz	r0, 8002310 <_svfiprintf_r+0x114>
 80022e2:	9207      	str	r2, [sp, #28]
 80022e4:	e014      	b.n	8002310 <_svfiprintf_r+0x114>
 80022e6:	eba0 0308 	sub.w	r3, r0, r8
 80022ea:	fa09 f303 	lsl.w	r3, r9, r3
 80022ee:	4313      	orrs	r3, r2
 80022f0:	46a2      	mov	sl, r4
 80022f2:	9304      	str	r3, [sp, #16]
 80022f4:	e7d2      	b.n	800229c <_svfiprintf_r+0xa0>
 80022f6:	9b03      	ldr	r3, [sp, #12]
 80022f8:	1d19      	adds	r1, r3, #4
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	9103      	str	r1, [sp, #12]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	bfbb      	ittet	lt
 8002302:	425b      	neglt	r3, r3
 8002304:	f042 0202 	orrlt.w	r2, r2, #2
 8002308:	9307      	strge	r3, [sp, #28]
 800230a:	9307      	strlt	r3, [sp, #28]
 800230c:	bfb8      	it	lt
 800230e:	9204      	strlt	r2, [sp, #16]
 8002310:	7823      	ldrb	r3, [r4, #0]
 8002312:	2b2e      	cmp	r3, #46	@ 0x2e
 8002314:	d10a      	bne.n	800232c <_svfiprintf_r+0x130>
 8002316:	7863      	ldrb	r3, [r4, #1]
 8002318:	2b2a      	cmp	r3, #42	@ 0x2a
 800231a:	d132      	bne.n	8002382 <_svfiprintf_r+0x186>
 800231c:	9b03      	ldr	r3, [sp, #12]
 800231e:	3402      	adds	r4, #2
 8002320:	1d1a      	adds	r2, r3, #4
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	9203      	str	r2, [sp, #12]
 8002326:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800232a:	9305      	str	r3, [sp, #20]
 800232c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80023e4 <_svfiprintf_r+0x1e8>
 8002330:	2203      	movs	r2, #3
 8002332:	4650      	mov	r0, sl
 8002334:	7821      	ldrb	r1, [r4, #0]
 8002336:	f000 fa19 	bl	800276c <memchr>
 800233a:	b138      	cbz	r0, 800234c <_svfiprintf_r+0x150>
 800233c:	2240      	movs	r2, #64	@ 0x40
 800233e:	9b04      	ldr	r3, [sp, #16]
 8002340:	eba0 000a 	sub.w	r0, r0, sl
 8002344:	4082      	lsls	r2, r0
 8002346:	4313      	orrs	r3, r2
 8002348:	3401      	adds	r4, #1
 800234a:	9304      	str	r3, [sp, #16]
 800234c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002350:	2206      	movs	r2, #6
 8002352:	4825      	ldr	r0, [pc, #148]	@ (80023e8 <_svfiprintf_r+0x1ec>)
 8002354:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002358:	f000 fa08 	bl	800276c <memchr>
 800235c:	2800      	cmp	r0, #0
 800235e:	d036      	beq.n	80023ce <_svfiprintf_r+0x1d2>
 8002360:	4b22      	ldr	r3, [pc, #136]	@ (80023ec <_svfiprintf_r+0x1f0>)
 8002362:	bb1b      	cbnz	r3, 80023ac <_svfiprintf_r+0x1b0>
 8002364:	9b03      	ldr	r3, [sp, #12]
 8002366:	3307      	adds	r3, #7
 8002368:	f023 0307 	bic.w	r3, r3, #7
 800236c:	3308      	adds	r3, #8
 800236e:	9303      	str	r3, [sp, #12]
 8002370:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002372:	4433      	add	r3, r6
 8002374:	9309      	str	r3, [sp, #36]	@ 0x24
 8002376:	e76a      	b.n	800224e <_svfiprintf_r+0x52>
 8002378:	460c      	mov	r4, r1
 800237a:	2001      	movs	r0, #1
 800237c:	fb0c 3202 	mla	r2, ip, r2, r3
 8002380:	e7a8      	b.n	80022d4 <_svfiprintf_r+0xd8>
 8002382:	2300      	movs	r3, #0
 8002384:	f04f 0c0a 	mov.w	ip, #10
 8002388:	4619      	mov	r1, r3
 800238a:	3401      	adds	r4, #1
 800238c:	9305      	str	r3, [sp, #20]
 800238e:	4620      	mov	r0, r4
 8002390:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002394:	3a30      	subs	r2, #48	@ 0x30
 8002396:	2a09      	cmp	r2, #9
 8002398:	d903      	bls.n	80023a2 <_svfiprintf_r+0x1a6>
 800239a:	2b00      	cmp	r3, #0
 800239c:	d0c6      	beq.n	800232c <_svfiprintf_r+0x130>
 800239e:	9105      	str	r1, [sp, #20]
 80023a0:	e7c4      	b.n	800232c <_svfiprintf_r+0x130>
 80023a2:	4604      	mov	r4, r0
 80023a4:	2301      	movs	r3, #1
 80023a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80023aa:	e7f0      	b.n	800238e <_svfiprintf_r+0x192>
 80023ac:	ab03      	add	r3, sp, #12
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	462a      	mov	r2, r5
 80023b2:	4638      	mov	r0, r7
 80023b4:	4b0e      	ldr	r3, [pc, #56]	@ (80023f0 <_svfiprintf_r+0x1f4>)
 80023b6:	a904      	add	r1, sp, #16
 80023b8:	f3af 8000 	nop.w
 80023bc:	1c42      	adds	r2, r0, #1
 80023be:	4606      	mov	r6, r0
 80023c0:	d1d6      	bne.n	8002370 <_svfiprintf_r+0x174>
 80023c2:	89ab      	ldrh	r3, [r5, #12]
 80023c4:	065b      	lsls	r3, r3, #25
 80023c6:	f53f af2d 	bmi.w	8002224 <_svfiprintf_r+0x28>
 80023ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80023cc:	e72c      	b.n	8002228 <_svfiprintf_r+0x2c>
 80023ce:	ab03      	add	r3, sp, #12
 80023d0:	9300      	str	r3, [sp, #0]
 80023d2:	462a      	mov	r2, r5
 80023d4:	4638      	mov	r0, r7
 80023d6:	4b06      	ldr	r3, [pc, #24]	@ (80023f0 <_svfiprintf_r+0x1f4>)
 80023d8:	a904      	add	r1, sp, #16
 80023da:	f000 f87d 	bl	80024d8 <_printf_i>
 80023de:	e7ed      	b.n	80023bc <_svfiprintf_r+0x1c0>
 80023e0:	08002862 	.word	0x08002862
 80023e4:	08002868 	.word	0x08002868
 80023e8:	0800286c 	.word	0x0800286c
 80023ec:	00000000 	.word	0x00000000
 80023f0:	08002145 	.word	0x08002145

080023f4 <_printf_common>:
 80023f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80023f8:	4616      	mov	r6, r2
 80023fa:	4698      	mov	r8, r3
 80023fc:	688a      	ldr	r2, [r1, #8]
 80023fe:	690b      	ldr	r3, [r1, #16]
 8002400:	4607      	mov	r7, r0
 8002402:	4293      	cmp	r3, r2
 8002404:	bfb8      	it	lt
 8002406:	4613      	movlt	r3, r2
 8002408:	6033      	str	r3, [r6, #0]
 800240a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800240e:	460c      	mov	r4, r1
 8002410:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002414:	b10a      	cbz	r2, 800241a <_printf_common+0x26>
 8002416:	3301      	adds	r3, #1
 8002418:	6033      	str	r3, [r6, #0]
 800241a:	6823      	ldr	r3, [r4, #0]
 800241c:	0699      	lsls	r1, r3, #26
 800241e:	bf42      	ittt	mi
 8002420:	6833      	ldrmi	r3, [r6, #0]
 8002422:	3302      	addmi	r3, #2
 8002424:	6033      	strmi	r3, [r6, #0]
 8002426:	6825      	ldr	r5, [r4, #0]
 8002428:	f015 0506 	ands.w	r5, r5, #6
 800242c:	d106      	bne.n	800243c <_printf_common+0x48>
 800242e:	f104 0a19 	add.w	sl, r4, #25
 8002432:	68e3      	ldr	r3, [r4, #12]
 8002434:	6832      	ldr	r2, [r6, #0]
 8002436:	1a9b      	subs	r3, r3, r2
 8002438:	42ab      	cmp	r3, r5
 800243a:	dc2b      	bgt.n	8002494 <_printf_common+0xa0>
 800243c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002440:	6822      	ldr	r2, [r4, #0]
 8002442:	3b00      	subs	r3, #0
 8002444:	bf18      	it	ne
 8002446:	2301      	movne	r3, #1
 8002448:	0692      	lsls	r2, r2, #26
 800244a:	d430      	bmi.n	80024ae <_printf_common+0xba>
 800244c:	4641      	mov	r1, r8
 800244e:	4638      	mov	r0, r7
 8002450:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002454:	47c8      	blx	r9
 8002456:	3001      	adds	r0, #1
 8002458:	d023      	beq.n	80024a2 <_printf_common+0xae>
 800245a:	6823      	ldr	r3, [r4, #0]
 800245c:	6922      	ldr	r2, [r4, #16]
 800245e:	f003 0306 	and.w	r3, r3, #6
 8002462:	2b04      	cmp	r3, #4
 8002464:	bf14      	ite	ne
 8002466:	2500      	movne	r5, #0
 8002468:	6833      	ldreq	r3, [r6, #0]
 800246a:	f04f 0600 	mov.w	r6, #0
 800246e:	bf08      	it	eq
 8002470:	68e5      	ldreq	r5, [r4, #12]
 8002472:	f104 041a 	add.w	r4, r4, #26
 8002476:	bf08      	it	eq
 8002478:	1aed      	subeq	r5, r5, r3
 800247a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800247e:	bf08      	it	eq
 8002480:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002484:	4293      	cmp	r3, r2
 8002486:	bfc4      	itt	gt
 8002488:	1a9b      	subgt	r3, r3, r2
 800248a:	18ed      	addgt	r5, r5, r3
 800248c:	42b5      	cmp	r5, r6
 800248e:	d11a      	bne.n	80024c6 <_printf_common+0xd2>
 8002490:	2000      	movs	r0, #0
 8002492:	e008      	b.n	80024a6 <_printf_common+0xb2>
 8002494:	2301      	movs	r3, #1
 8002496:	4652      	mov	r2, sl
 8002498:	4641      	mov	r1, r8
 800249a:	4638      	mov	r0, r7
 800249c:	47c8      	blx	r9
 800249e:	3001      	adds	r0, #1
 80024a0:	d103      	bne.n	80024aa <_printf_common+0xb6>
 80024a2:	f04f 30ff 	mov.w	r0, #4294967295
 80024a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024aa:	3501      	adds	r5, #1
 80024ac:	e7c1      	b.n	8002432 <_printf_common+0x3e>
 80024ae:	2030      	movs	r0, #48	@ 0x30
 80024b0:	18e1      	adds	r1, r4, r3
 80024b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80024b6:	1c5a      	adds	r2, r3, #1
 80024b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80024bc:	4422      	add	r2, r4
 80024be:	3302      	adds	r3, #2
 80024c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80024c4:	e7c2      	b.n	800244c <_printf_common+0x58>
 80024c6:	2301      	movs	r3, #1
 80024c8:	4622      	mov	r2, r4
 80024ca:	4641      	mov	r1, r8
 80024cc:	4638      	mov	r0, r7
 80024ce:	47c8      	blx	r9
 80024d0:	3001      	adds	r0, #1
 80024d2:	d0e6      	beq.n	80024a2 <_printf_common+0xae>
 80024d4:	3601      	adds	r6, #1
 80024d6:	e7d9      	b.n	800248c <_printf_common+0x98>

080024d8 <_printf_i>:
 80024d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80024dc:	7e0f      	ldrb	r7, [r1, #24]
 80024de:	4691      	mov	r9, r2
 80024e0:	2f78      	cmp	r7, #120	@ 0x78
 80024e2:	4680      	mov	r8, r0
 80024e4:	460c      	mov	r4, r1
 80024e6:	469a      	mov	sl, r3
 80024e8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80024ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80024ee:	d807      	bhi.n	8002500 <_printf_i+0x28>
 80024f0:	2f62      	cmp	r7, #98	@ 0x62
 80024f2:	d80a      	bhi.n	800250a <_printf_i+0x32>
 80024f4:	2f00      	cmp	r7, #0
 80024f6:	f000 80d3 	beq.w	80026a0 <_printf_i+0x1c8>
 80024fa:	2f58      	cmp	r7, #88	@ 0x58
 80024fc:	f000 80ba 	beq.w	8002674 <_printf_i+0x19c>
 8002500:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002504:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002508:	e03a      	b.n	8002580 <_printf_i+0xa8>
 800250a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800250e:	2b15      	cmp	r3, #21
 8002510:	d8f6      	bhi.n	8002500 <_printf_i+0x28>
 8002512:	a101      	add	r1, pc, #4	@ (adr r1, 8002518 <_printf_i+0x40>)
 8002514:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002518:	08002571 	.word	0x08002571
 800251c:	08002585 	.word	0x08002585
 8002520:	08002501 	.word	0x08002501
 8002524:	08002501 	.word	0x08002501
 8002528:	08002501 	.word	0x08002501
 800252c:	08002501 	.word	0x08002501
 8002530:	08002585 	.word	0x08002585
 8002534:	08002501 	.word	0x08002501
 8002538:	08002501 	.word	0x08002501
 800253c:	08002501 	.word	0x08002501
 8002540:	08002501 	.word	0x08002501
 8002544:	08002687 	.word	0x08002687
 8002548:	080025af 	.word	0x080025af
 800254c:	08002641 	.word	0x08002641
 8002550:	08002501 	.word	0x08002501
 8002554:	08002501 	.word	0x08002501
 8002558:	080026a9 	.word	0x080026a9
 800255c:	08002501 	.word	0x08002501
 8002560:	080025af 	.word	0x080025af
 8002564:	08002501 	.word	0x08002501
 8002568:	08002501 	.word	0x08002501
 800256c:	08002649 	.word	0x08002649
 8002570:	6833      	ldr	r3, [r6, #0]
 8002572:	1d1a      	adds	r2, r3, #4
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	6032      	str	r2, [r6, #0]
 8002578:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800257c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002580:	2301      	movs	r3, #1
 8002582:	e09e      	b.n	80026c2 <_printf_i+0x1ea>
 8002584:	6833      	ldr	r3, [r6, #0]
 8002586:	6820      	ldr	r0, [r4, #0]
 8002588:	1d19      	adds	r1, r3, #4
 800258a:	6031      	str	r1, [r6, #0]
 800258c:	0606      	lsls	r6, r0, #24
 800258e:	d501      	bpl.n	8002594 <_printf_i+0xbc>
 8002590:	681d      	ldr	r5, [r3, #0]
 8002592:	e003      	b.n	800259c <_printf_i+0xc4>
 8002594:	0645      	lsls	r5, r0, #25
 8002596:	d5fb      	bpl.n	8002590 <_printf_i+0xb8>
 8002598:	f9b3 5000 	ldrsh.w	r5, [r3]
 800259c:	2d00      	cmp	r5, #0
 800259e:	da03      	bge.n	80025a8 <_printf_i+0xd0>
 80025a0:	232d      	movs	r3, #45	@ 0x2d
 80025a2:	426d      	negs	r5, r5
 80025a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80025a8:	230a      	movs	r3, #10
 80025aa:	4859      	ldr	r0, [pc, #356]	@ (8002710 <_printf_i+0x238>)
 80025ac:	e011      	b.n	80025d2 <_printf_i+0xfa>
 80025ae:	6821      	ldr	r1, [r4, #0]
 80025b0:	6833      	ldr	r3, [r6, #0]
 80025b2:	0608      	lsls	r0, r1, #24
 80025b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80025b8:	d402      	bmi.n	80025c0 <_printf_i+0xe8>
 80025ba:	0649      	lsls	r1, r1, #25
 80025bc:	bf48      	it	mi
 80025be:	b2ad      	uxthmi	r5, r5
 80025c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80025c2:	6033      	str	r3, [r6, #0]
 80025c4:	bf14      	ite	ne
 80025c6:	230a      	movne	r3, #10
 80025c8:	2308      	moveq	r3, #8
 80025ca:	4851      	ldr	r0, [pc, #324]	@ (8002710 <_printf_i+0x238>)
 80025cc:	2100      	movs	r1, #0
 80025ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80025d2:	6866      	ldr	r6, [r4, #4]
 80025d4:	2e00      	cmp	r6, #0
 80025d6:	bfa8      	it	ge
 80025d8:	6821      	ldrge	r1, [r4, #0]
 80025da:	60a6      	str	r6, [r4, #8]
 80025dc:	bfa4      	itt	ge
 80025de:	f021 0104 	bicge.w	r1, r1, #4
 80025e2:	6021      	strge	r1, [r4, #0]
 80025e4:	b90d      	cbnz	r5, 80025ea <_printf_i+0x112>
 80025e6:	2e00      	cmp	r6, #0
 80025e8:	d04b      	beq.n	8002682 <_printf_i+0x1aa>
 80025ea:	4616      	mov	r6, r2
 80025ec:	fbb5 f1f3 	udiv	r1, r5, r3
 80025f0:	fb03 5711 	mls	r7, r3, r1, r5
 80025f4:	5dc7      	ldrb	r7, [r0, r7]
 80025f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80025fa:	462f      	mov	r7, r5
 80025fc:	42bb      	cmp	r3, r7
 80025fe:	460d      	mov	r5, r1
 8002600:	d9f4      	bls.n	80025ec <_printf_i+0x114>
 8002602:	2b08      	cmp	r3, #8
 8002604:	d10b      	bne.n	800261e <_printf_i+0x146>
 8002606:	6823      	ldr	r3, [r4, #0]
 8002608:	07df      	lsls	r7, r3, #31
 800260a:	d508      	bpl.n	800261e <_printf_i+0x146>
 800260c:	6923      	ldr	r3, [r4, #16]
 800260e:	6861      	ldr	r1, [r4, #4]
 8002610:	4299      	cmp	r1, r3
 8002612:	bfde      	ittt	le
 8002614:	2330      	movle	r3, #48	@ 0x30
 8002616:	f806 3c01 	strble.w	r3, [r6, #-1]
 800261a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800261e:	1b92      	subs	r2, r2, r6
 8002620:	6122      	str	r2, [r4, #16]
 8002622:	464b      	mov	r3, r9
 8002624:	4621      	mov	r1, r4
 8002626:	4640      	mov	r0, r8
 8002628:	f8cd a000 	str.w	sl, [sp]
 800262c:	aa03      	add	r2, sp, #12
 800262e:	f7ff fee1 	bl	80023f4 <_printf_common>
 8002632:	3001      	adds	r0, #1
 8002634:	d14a      	bne.n	80026cc <_printf_i+0x1f4>
 8002636:	f04f 30ff 	mov.w	r0, #4294967295
 800263a:	b004      	add	sp, #16
 800263c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002640:	6823      	ldr	r3, [r4, #0]
 8002642:	f043 0320 	orr.w	r3, r3, #32
 8002646:	6023      	str	r3, [r4, #0]
 8002648:	2778      	movs	r7, #120	@ 0x78
 800264a:	4832      	ldr	r0, [pc, #200]	@ (8002714 <_printf_i+0x23c>)
 800264c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002650:	6823      	ldr	r3, [r4, #0]
 8002652:	6831      	ldr	r1, [r6, #0]
 8002654:	061f      	lsls	r7, r3, #24
 8002656:	f851 5b04 	ldr.w	r5, [r1], #4
 800265a:	d402      	bmi.n	8002662 <_printf_i+0x18a>
 800265c:	065f      	lsls	r7, r3, #25
 800265e:	bf48      	it	mi
 8002660:	b2ad      	uxthmi	r5, r5
 8002662:	6031      	str	r1, [r6, #0]
 8002664:	07d9      	lsls	r1, r3, #31
 8002666:	bf44      	itt	mi
 8002668:	f043 0320 	orrmi.w	r3, r3, #32
 800266c:	6023      	strmi	r3, [r4, #0]
 800266e:	b11d      	cbz	r5, 8002678 <_printf_i+0x1a0>
 8002670:	2310      	movs	r3, #16
 8002672:	e7ab      	b.n	80025cc <_printf_i+0xf4>
 8002674:	4826      	ldr	r0, [pc, #152]	@ (8002710 <_printf_i+0x238>)
 8002676:	e7e9      	b.n	800264c <_printf_i+0x174>
 8002678:	6823      	ldr	r3, [r4, #0]
 800267a:	f023 0320 	bic.w	r3, r3, #32
 800267e:	6023      	str	r3, [r4, #0]
 8002680:	e7f6      	b.n	8002670 <_printf_i+0x198>
 8002682:	4616      	mov	r6, r2
 8002684:	e7bd      	b.n	8002602 <_printf_i+0x12a>
 8002686:	6833      	ldr	r3, [r6, #0]
 8002688:	6825      	ldr	r5, [r4, #0]
 800268a:	1d18      	adds	r0, r3, #4
 800268c:	6961      	ldr	r1, [r4, #20]
 800268e:	6030      	str	r0, [r6, #0]
 8002690:	062e      	lsls	r6, r5, #24
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	d501      	bpl.n	800269a <_printf_i+0x1c2>
 8002696:	6019      	str	r1, [r3, #0]
 8002698:	e002      	b.n	80026a0 <_printf_i+0x1c8>
 800269a:	0668      	lsls	r0, r5, #25
 800269c:	d5fb      	bpl.n	8002696 <_printf_i+0x1be>
 800269e:	8019      	strh	r1, [r3, #0]
 80026a0:	2300      	movs	r3, #0
 80026a2:	4616      	mov	r6, r2
 80026a4:	6123      	str	r3, [r4, #16]
 80026a6:	e7bc      	b.n	8002622 <_printf_i+0x14a>
 80026a8:	6833      	ldr	r3, [r6, #0]
 80026aa:	2100      	movs	r1, #0
 80026ac:	1d1a      	adds	r2, r3, #4
 80026ae:	6032      	str	r2, [r6, #0]
 80026b0:	681e      	ldr	r6, [r3, #0]
 80026b2:	6862      	ldr	r2, [r4, #4]
 80026b4:	4630      	mov	r0, r6
 80026b6:	f000 f859 	bl	800276c <memchr>
 80026ba:	b108      	cbz	r0, 80026c0 <_printf_i+0x1e8>
 80026bc:	1b80      	subs	r0, r0, r6
 80026be:	6060      	str	r0, [r4, #4]
 80026c0:	6863      	ldr	r3, [r4, #4]
 80026c2:	6123      	str	r3, [r4, #16]
 80026c4:	2300      	movs	r3, #0
 80026c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80026ca:	e7aa      	b.n	8002622 <_printf_i+0x14a>
 80026cc:	4632      	mov	r2, r6
 80026ce:	4649      	mov	r1, r9
 80026d0:	4640      	mov	r0, r8
 80026d2:	6923      	ldr	r3, [r4, #16]
 80026d4:	47d0      	blx	sl
 80026d6:	3001      	adds	r0, #1
 80026d8:	d0ad      	beq.n	8002636 <_printf_i+0x15e>
 80026da:	6823      	ldr	r3, [r4, #0]
 80026dc:	079b      	lsls	r3, r3, #30
 80026de:	d413      	bmi.n	8002708 <_printf_i+0x230>
 80026e0:	68e0      	ldr	r0, [r4, #12]
 80026e2:	9b03      	ldr	r3, [sp, #12]
 80026e4:	4298      	cmp	r0, r3
 80026e6:	bfb8      	it	lt
 80026e8:	4618      	movlt	r0, r3
 80026ea:	e7a6      	b.n	800263a <_printf_i+0x162>
 80026ec:	2301      	movs	r3, #1
 80026ee:	4632      	mov	r2, r6
 80026f0:	4649      	mov	r1, r9
 80026f2:	4640      	mov	r0, r8
 80026f4:	47d0      	blx	sl
 80026f6:	3001      	adds	r0, #1
 80026f8:	d09d      	beq.n	8002636 <_printf_i+0x15e>
 80026fa:	3501      	adds	r5, #1
 80026fc:	68e3      	ldr	r3, [r4, #12]
 80026fe:	9903      	ldr	r1, [sp, #12]
 8002700:	1a5b      	subs	r3, r3, r1
 8002702:	42ab      	cmp	r3, r5
 8002704:	dcf2      	bgt.n	80026ec <_printf_i+0x214>
 8002706:	e7eb      	b.n	80026e0 <_printf_i+0x208>
 8002708:	2500      	movs	r5, #0
 800270a:	f104 0619 	add.w	r6, r4, #25
 800270e:	e7f5      	b.n	80026fc <_printf_i+0x224>
 8002710:	08002873 	.word	0x08002873
 8002714:	08002884 	.word	0x08002884

08002718 <memmove>:
 8002718:	4288      	cmp	r0, r1
 800271a:	b510      	push	{r4, lr}
 800271c:	eb01 0402 	add.w	r4, r1, r2
 8002720:	d902      	bls.n	8002728 <memmove+0x10>
 8002722:	4284      	cmp	r4, r0
 8002724:	4623      	mov	r3, r4
 8002726:	d807      	bhi.n	8002738 <memmove+0x20>
 8002728:	1e43      	subs	r3, r0, #1
 800272a:	42a1      	cmp	r1, r4
 800272c:	d008      	beq.n	8002740 <memmove+0x28>
 800272e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002732:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002736:	e7f8      	b.n	800272a <memmove+0x12>
 8002738:	4601      	mov	r1, r0
 800273a:	4402      	add	r2, r0
 800273c:	428a      	cmp	r2, r1
 800273e:	d100      	bne.n	8002742 <memmove+0x2a>
 8002740:	bd10      	pop	{r4, pc}
 8002742:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002746:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800274a:	e7f7      	b.n	800273c <memmove+0x24>

0800274c <_sbrk_r>:
 800274c:	b538      	push	{r3, r4, r5, lr}
 800274e:	2300      	movs	r3, #0
 8002750:	4d05      	ldr	r5, [pc, #20]	@ (8002768 <_sbrk_r+0x1c>)
 8002752:	4604      	mov	r4, r0
 8002754:	4608      	mov	r0, r1
 8002756:	602b      	str	r3, [r5, #0]
 8002758:	f7fe f876 	bl	8000848 <_sbrk>
 800275c:	1c43      	adds	r3, r0, #1
 800275e:	d102      	bne.n	8002766 <_sbrk_r+0x1a>
 8002760:	682b      	ldr	r3, [r5, #0]
 8002762:	b103      	cbz	r3, 8002766 <_sbrk_r+0x1a>
 8002764:	6023      	str	r3, [r4, #0]
 8002766:	bd38      	pop	{r3, r4, r5, pc}
 8002768:	200001f8 	.word	0x200001f8

0800276c <memchr>:
 800276c:	4603      	mov	r3, r0
 800276e:	b510      	push	{r4, lr}
 8002770:	b2c9      	uxtb	r1, r1
 8002772:	4402      	add	r2, r0
 8002774:	4293      	cmp	r3, r2
 8002776:	4618      	mov	r0, r3
 8002778:	d101      	bne.n	800277e <memchr+0x12>
 800277a:	2000      	movs	r0, #0
 800277c:	e003      	b.n	8002786 <memchr+0x1a>
 800277e:	7804      	ldrb	r4, [r0, #0]
 8002780:	3301      	adds	r3, #1
 8002782:	428c      	cmp	r4, r1
 8002784:	d1f6      	bne.n	8002774 <memchr+0x8>
 8002786:	bd10      	pop	{r4, pc}

08002788 <memcpy>:
 8002788:	440a      	add	r2, r1
 800278a:	4291      	cmp	r1, r2
 800278c:	f100 33ff 	add.w	r3, r0, #4294967295
 8002790:	d100      	bne.n	8002794 <memcpy+0xc>
 8002792:	4770      	bx	lr
 8002794:	b510      	push	{r4, lr}
 8002796:	f811 4b01 	ldrb.w	r4, [r1], #1
 800279a:	4291      	cmp	r1, r2
 800279c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80027a0:	d1f9      	bne.n	8002796 <memcpy+0xe>
 80027a2:	bd10      	pop	{r4, pc}

080027a4 <_realloc_r>:
 80027a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80027a8:	4680      	mov	r8, r0
 80027aa:	4615      	mov	r5, r2
 80027ac:	460c      	mov	r4, r1
 80027ae:	b921      	cbnz	r1, 80027ba <_realloc_r+0x16>
 80027b0:	4611      	mov	r1, r2
 80027b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80027b6:	f7ff bc39 	b.w	800202c <_malloc_r>
 80027ba:	b92a      	cbnz	r2, 80027c8 <_realloc_r+0x24>
 80027bc:	f7ff fbcc 	bl	8001f58 <_free_r>
 80027c0:	2400      	movs	r4, #0
 80027c2:	4620      	mov	r0, r4
 80027c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027c8:	f000 f81a 	bl	8002800 <_malloc_usable_size_r>
 80027cc:	4285      	cmp	r5, r0
 80027ce:	4606      	mov	r6, r0
 80027d0:	d802      	bhi.n	80027d8 <_realloc_r+0x34>
 80027d2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80027d6:	d8f4      	bhi.n	80027c2 <_realloc_r+0x1e>
 80027d8:	4629      	mov	r1, r5
 80027da:	4640      	mov	r0, r8
 80027dc:	f7ff fc26 	bl	800202c <_malloc_r>
 80027e0:	4607      	mov	r7, r0
 80027e2:	2800      	cmp	r0, #0
 80027e4:	d0ec      	beq.n	80027c0 <_realloc_r+0x1c>
 80027e6:	42b5      	cmp	r5, r6
 80027e8:	462a      	mov	r2, r5
 80027ea:	4621      	mov	r1, r4
 80027ec:	bf28      	it	cs
 80027ee:	4632      	movcs	r2, r6
 80027f0:	f7ff ffca 	bl	8002788 <memcpy>
 80027f4:	4621      	mov	r1, r4
 80027f6:	4640      	mov	r0, r8
 80027f8:	f7ff fbae 	bl	8001f58 <_free_r>
 80027fc:	463c      	mov	r4, r7
 80027fe:	e7e0      	b.n	80027c2 <_realloc_r+0x1e>

08002800 <_malloc_usable_size_r>:
 8002800:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002804:	1f18      	subs	r0, r3, #4
 8002806:	2b00      	cmp	r3, #0
 8002808:	bfbc      	itt	lt
 800280a:	580b      	ldrlt	r3, [r1, r0]
 800280c:	18c0      	addlt	r0, r0, r3
 800280e:	4770      	bx	lr

08002810 <_init>:
 8002810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002812:	bf00      	nop
 8002814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002816:	bc08      	pop	{r3}
 8002818:	469e      	mov	lr, r3
 800281a:	4770      	bx	lr

0800281c <_fini>:
 800281c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800281e:	bf00      	nop
 8002820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002822:	bc08      	pop	{r3}
 8002824:	469e      	mov	lr, r3
 8002826:	4770      	bx	lr
