Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Tue May  6 15:37:40 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mrb3973_test_timing_summary_routed.rpt -pb mrb3973_test_timing_summary_routed.pb -rpx mrb3973_test_timing_summary_routed.rpx -warn_on_violation
| Design       : mrb3973_test
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    119.508        0.000                      0                  226        0.151        0.000                      0                  226        7.000        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 62.500}       125.000         8.000           
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      119.508        0.000                      0                  226        0.151        0.000                      0                  226       62.000        0.000                       0                   115  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      119.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             119.508ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.064ns (21.884%)  route 3.798ns (78.116%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 123.505 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.613    -0.890    lcd_clk_OBUF
    SLICE_X1Y70          FDCE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456    -0.434 f  init_rom_addr_reg_rep[2]/Q
                         net (fo=6, routed)           1.153     0.718    init_rom_addr[2]
    SLICE_X1Y70          LUT5 (Prop_lut5_I1_O)        0.152     0.870 r  init_rom_addr_rep[8]_i_2/O
                         net (fo=5, routed)           0.434     1.304    init_rom_addr_rep[8]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.332     1.636 r  wr_substate[0]_i_2/O
                         net (fo=7, routed)           0.817     2.453    wr_substate[0]_i_2_n_0
    SLICE_X2Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.577 r  init_rom_data[15]_i_1/O
                         net (fo=7, routed)           1.394     3.972    init_rom_data[15]_i_1_n_0
    SLICE_X4Y76          FDRE                                         r  init_rom_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492   123.505    lcd_clk_OBUF
    SLICE_X4Y76          FDRE                                         r  init_rom_data_reg[9]/C
                         clock pessimism              0.562   124.067    
                         clock uncertainty           -0.158   123.908    
    SLICE_X4Y76          FDRE (Setup_fdre_C_R)       -0.429   123.479    init_rom_data_reg[9]
  -------------------------------------------------------------------
                         required time                        123.479    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                119.508    

Slack (MET) :             119.512ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.064ns (21.904%)  route 3.794ns (78.096%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 123.505 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.613    -0.890    lcd_clk_OBUF
    SLICE_X1Y70          FDCE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456    -0.434 f  init_rom_addr_reg_rep[2]/Q
                         net (fo=6, routed)           1.153     0.718    init_rom_addr[2]
    SLICE_X1Y70          LUT5 (Prop_lut5_I1_O)        0.152     0.870 r  init_rom_addr_rep[8]_i_2/O
                         net (fo=5, routed)           0.434     1.304    init_rom_addr_rep[8]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.332     1.636 r  wr_substate[0]_i_2/O
                         net (fo=7, routed)           0.817     2.453    wr_substate[0]_i_2_n_0
    SLICE_X2Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.577 r  init_rom_data[15]_i_1/O
                         net (fo=7, routed)           1.390     3.967    init_rom_data[15]_i_1_n_0
    SLICE_X5Y76          FDRE                                         r  init_rom_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492   123.505    lcd_clk_OBUF
    SLICE_X5Y76          FDRE                                         r  init_rom_data_reg[8]/C
                         clock pessimism              0.562   124.067    
                         clock uncertainty           -0.158   123.908    
    SLICE_X5Y76          FDRE (Setup_fdre_C_R)       -0.429   123.479    init_rom_data_reg[8]
  -------------------------------------------------------------------
                         required time                        123.479    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                119.512    

Slack (MET) :             119.718ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 1.064ns (22.807%)  route 3.601ns (77.193%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 123.505 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.613    -0.890    lcd_clk_OBUF
    SLICE_X1Y70          FDCE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456    -0.434 f  init_rom_addr_reg_rep[2]/Q
                         net (fo=6, routed)           1.153     0.718    init_rom_addr[2]
    SLICE_X1Y70          LUT5 (Prop_lut5_I1_O)        0.152     0.870 r  init_rom_addr_rep[8]_i_2/O
                         net (fo=5, routed)           0.434     1.304    init_rom_addr_rep[8]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.332     1.636 r  wr_substate[0]_i_2/O
                         net (fo=7, routed)           0.817     2.453    wr_substate[0]_i_2_n_0
    SLICE_X2Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.577 r  init_rom_data[15]_i_1/O
                         net (fo=7, routed)           1.197     3.775    init_rom_data[15]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  init_rom_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492   123.505    lcd_clk_OBUF
    SLICE_X3Y74          FDRE                                         r  init_rom_data_reg[11]/C
                         clock pessimism              0.576   124.081    
                         clock uncertainty           -0.158   123.922    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.429   123.493    init_rom_data_reg[11]
  -------------------------------------------------------------------
                         required time                        123.493    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                119.718    

Slack (MET) :             119.718ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 1.064ns (22.807%)  route 3.601ns (77.193%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 123.505 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.613    -0.890    lcd_clk_OBUF
    SLICE_X1Y70          FDCE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456    -0.434 f  init_rom_addr_reg_rep[2]/Q
                         net (fo=6, routed)           1.153     0.718    init_rom_addr[2]
    SLICE_X1Y70          LUT5 (Prop_lut5_I1_O)        0.152     0.870 r  init_rom_addr_rep[8]_i_2/O
                         net (fo=5, routed)           0.434     1.304    init_rom_addr_rep[8]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.332     1.636 r  wr_substate[0]_i_2/O
                         net (fo=7, routed)           0.817     2.453    wr_substate[0]_i_2_n_0
    SLICE_X2Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.577 r  init_rom_data[15]_i_1/O
                         net (fo=7, routed)           1.197     3.775    init_rom_data[15]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  init_rom_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492   123.505    lcd_clk_OBUF
    SLICE_X3Y74          FDRE                                         r  init_rom_data_reg[13]/C
                         clock pessimism              0.576   124.081    
                         clock uncertainty           -0.158   123.922    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.429   123.493    init_rom_data_reg[13]
  -------------------------------------------------------------------
                         required time                        123.493    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                119.718    

Slack (MET) :             119.853ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 1.064ns (23.554%)  route 3.453ns (76.446%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 123.506 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.613    -0.890    lcd_clk_OBUF
    SLICE_X1Y70          FDCE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456    -0.434 f  init_rom_addr_reg_rep[2]/Q
                         net (fo=6, routed)           1.153     0.718    init_rom_addr[2]
    SLICE_X1Y70          LUT5 (Prop_lut5_I1_O)        0.152     0.870 r  init_rom_addr_rep[8]_i_2/O
                         net (fo=5, routed)           0.434     1.304    init_rom_addr_rep[8]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.332     1.636 r  wr_substate[0]_i_2/O
                         net (fo=7, routed)           0.817     2.453    wr_substate[0]_i_2_n_0
    SLICE_X2Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.577 r  init_rom_data[15]_i_1/O
                         net (fo=7, routed)           1.049     3.627    init_rom_data[15]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  init_rom_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.493   123.506    lcd_clk_OBUF
    SLICE_X4Y72          FDRE                                         r  init_rom_data_reg[10]/C
                         clock pessimism              0.562   124.068    
                         clock uncertainty           -0.158   123.909    
    SLICE_X4Y72          FDRE (Setup_fdre_C_R)       -0.429   123.480    init_rom_data_reg[10]
  -------------------------------------------------------------------
                         required time                        123.480    
                         arrival time                          -3.627    
  -------------------------------------------------------------------
                         slack                                119.853    

Slack (MET) :             119.853ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 1.064ns (23.554%)  route 3.453ns (76.446%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 123.506 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.613    -0.890    lcd_clk_OBUF
    SLICE_X1Y70          FDCE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456    -0.434 f  init_rom_addr_reg_rep[2]/Q
                         net (fo=6, routed)           1.153     0.718    init_rom_addr[2]
    SLICE_X1Y70          LUT5 (Prop_lut5_I1_O)        0.152     0.870 r  init_rom_addr_rep[8]_i_2/O
                         net (fo=5, routed)           0.434     1.304    init_rom_addr_rep[8]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.332     1.636 r  wr_substate[0]_i_2/O
                         net (fo=7, routed)           0.817     2.453    wr_substate[0]_i_2_n_0
    SLICE_X2Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.577 r  init_rom_data[15]_i_1/O
                         net (fo=7, routed)           1.049     3.627    init_rom_data[15]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  init_rom_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.493   123.506    lcd_clk_OBUF
    SLICE_X4Y72          FDRE                                         r  init_rom_data_reg[15]/C
                         clock pessimism              0.562   124.068    
                         clock uncertainty           -0.158   123.909    
    SLICE_X4Y72          FDRE (Setup_fdre_C_R)       -0.429   123.480    init_rom_data_reg[15]
  -------------------------------------------------------------------
                         required time                        123.480    
                         arrival time                          -3.627    
  -------------------------------------------------------------------
                         slack                                119.853    

Slack (MET) :             119.916ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.064ns (24.318%)  route 3.311ns (75.682%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 123.508 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.613    -0.890    lcd_clk_OBUF
    SLICE_X1Y70          FDCE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456    -0.434 f  init_rom_addr_reg_rep[2]/Q
                         net (fo=6, routed)           1.153     0.718    init_rom_addr[2]
    SLICE_X1Y70          LUT5 (Prop_lut5_I1_O)        0.152     0.870 r  init_rom_addr_rep[8]_i_2/O
                         net (fo=5, routed)           0.434     1.304    init_rom_addr_rep[8]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.332     1.636 r  wr_substate[0]_i_2/O
                         net (fo=7, routed)           0.817     2.453    wr_substate[0]_i_2_n_0
    SLICE_X2Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.577 r  init_rom_data[15]_i_1/O
                         net (fo=7, routed)           0.908     3.485    init_rom_data[15]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  init_rom_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.495   123.508    lcd_clk_OBUF
    SLICE_X2Y72          FDRE                                         r  init_rom_data_reg[14]/C
                         clock pessimism              0.576   124.084    
                         clock uncertainty           -0.158   123.925    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.524   123.401    init_rom_data_reg[14]
  -------------------------------------------------------------------
                         required time                        123.401    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                119.916    

Slack (MET) :             120.134ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.064ns (23.849%)  route 3.397ns (76.151%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 123.507 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.613    -0.890    lcd_clk_OBUF
    SLICE_X1Y70          FDCE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456    -0.434 f  init_rom_addr_reg_rep[2]/Q
                         net (fo=6, routed)           1.153     0.718    init_rom_addr[2]
    SLICE_X1Y70          LUT5 (Prop_lut5_I1_O)        0.152     0.870 r  init_rom_addr_rep[8]_i_2/O
                         net (fo=5, routed)           0.434     1.304    init_rom_addr_rep[8]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.332     1.636 r  wr_substate[0]_i_2/O
                         net (fo=7, routed)           0.678     2.315    wr_substate[0]_i_2_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I5_O)        0.124     2.439 r  LCD_DATA_reg[15]_i_1/O
                         net (fo=17, routed)          1.132     3.571    LCD_DATA_reg
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494   123.507    lcd_clk_OBUF
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[1]/C
                         clock pessimism              0.562   124.069    
                         clock uncertainty           -0.158   123.910    
    SLICE_X1Y76          FDCE (Setup_fdce_C_CE)      -0.205   123.705    LCD_DATA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        123.705    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                120.134    

Slack (MET) :             120.134ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.064ns (23.849%)  route 3.397ns (76.151%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 123.507 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.613    -0.890    lcd_clk_OBUF
    SLICE_X1Y70          FDCE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456    -0.434 f  init_rom_addr_reg_rep[2]/Q
                         net (fo=6, routed)           1.153     0.718    init_rom_addr[2]
    SLICE_X1Y70          LUT5 (Prop_lut5_I1_O)        0.152     0.870 r  init_rom_addr_rep[8]_i_2/O
                         net (fo=5, routed)           0.434     1.304    init_rom_addr_rep[8]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.332     1.636 r  wr_substate[0]_i_2/O
                         net (fo=7, routed)           0.678     2.315    wr_substate[0]_i_2_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I5_O)        0.124     2.439 r  LCD_DATA_reg[15]_i_1/O
                         net (fo=17, routed)          1.132     3.571    LCD_DATA_reg
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494   123.507    lcd_clk_OBUF
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[3]/C
                         clock pessimism              0.562   124.069    
                         clock uncertainty           -0.158   123.910    
    SLICE_X1Y76          FDCE (Setup_fdce_C_CE)      -0.205   123.705    LCD_DATA_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        123.705    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                120.134    

Slack (MET) :             120.188ns  (required time - arrival time)
  Source:                 delay_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            delay_counter_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.196ns (27.028%)  route 3.229ns (72.972%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 123.503 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.605    -0.898    lcd_clk_OBUF
    SLICE_X7Y73          FDCE                                         r  delay_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.479 r  delay_counter_reg[21]/Q
                         net (fo=3, routed)           0.886     0.407    delay_counter_reg_n_0_[21]
    SLICE_X7Y73          LUT4 (Prop_lut4_I0_O)        0.299     0.706 r  FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.815     1.521    FSM_onehot_state[2]_i_9_n_0
    SLICE_X7Y72          LUT5 (Prop_lut5_I4_O)        0.152     1.673 r  delay_counter[31]_i_4/O
                         net (fo=2, routed)           0.731     2.404    delay_counter[31]_i_4_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.326     2.730 r  delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.797     3.527    delay_counter
    SLICE_X7Y74          FDCE                                         r  delay_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.490   123.503    lcd_clk_OBUF
    SLICE_X7Y74          FDCE                                         r  delay_counter_reg[26]/C
                         clock pessimism              0.575   124.078    
                         clock uncertainty           -0.158   123.919    
    SLICE_X7Y74          FDCE (Setup_fdce_C_CE)      -0.205   123.714    delay_counter_reg[26]
  -------------------------------------------------------------------
                         required time                        123.714    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                120.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 init_rom_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            cmd_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.592    lcd_clk_OBUF
    SLICE_X4Y71          FDRE                                         r  init_rom_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  init_rom_data_reg[5]/Q
                         net (fo=1, routed)           0.119    -0.332    init_rom_data_reg_n_0_[5]
    SLICE_X3Y71          FDRE                                         r  cmd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851    -0.829    lcd_clk_OBUF
    SLICE_X3Y71          FDRE                                         r  cmd_data_reg[5]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.072    -0.483    cmd_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 init_rom_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            cmd_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.592    lcd_clk_OBUF
    SLICE_X4Y72          FDRE                                         r  init_rom_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  init_rom_data_reg[10]/Q
                         net (fo=1, routed)           0.118    -0.333    init_rom_data_reg_n_0_[10]
    SLICE_X3Y72          FDRE                                         r  cmd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.830    lcd_clk_OBUF
    SLICE_X3Y72          FDRE                                         r  cmd_data_reg[10]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.066    -0.490    cmd_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 init_rom_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            cmd_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.590    lcd_clk_OBUF
    SLICE_X3Y72          FDRE                                         r  init_rom_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  init_rom_data_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.337    init_rom_data_reg_n_0_[2]
    SLICE_X3Y71          FDRE                                         r  cmd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851    -0.829    lcd_clk_OBUF
    SLICE_X3Y71          FDRE                                         r  cmd_data_reg[2]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.076    -0.500    cmd_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 init_rom_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            cmd_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.594    lcd_clk_OBUF
    SLICE_X5Y76          FDRE                                         r  init_rom_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  init_rom_data_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.343    init_rom_data_reg_n_0_[8]
    SLICE_X5Y75          FDRE                                         r  cmd_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.835    lcd_clk_OBUF
    SLICE_X5Y75          FDRE                                         r  cmd_data_reg[8]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X5Y75          FDRE (Hold_fdre_C_D)         0.075    -0.507    cmd_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 init_rom_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            cmd_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.578    -0.595    lcd_clk_OBUF
    SLICE_X5Y75          FDRE                                         r  init_rom_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  init_rom_data_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.341    init_rom_data_reg_n_0_[7]
    SLICE_X4Y75          FDRE                                         r  cmd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.835    lcd_clk_OBUF
    SLICE_X4Y75          FDRE                                         r  cmd_data_reg[7]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.072    -0.510    cmd_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cmd_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.206%)  route 0.104ns (38.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.590    lcd_clk_OBUF
    SLICE_X2Y71          FDRE                                         r  cmd_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  cmd_data_reg[15]/Q
                         net (fo=1, routed)           0.104    -0.322    cmd_data_reg_n_0_[15]
    SLICE_X0Y71          FDCE                                         r  LCD_DATA_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851    -0.829    lcd_clk_OBUF
    SLICE_X0Y71          FDCE                                         r  LCD_DATA_reg_reg[15]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X0Y71          FDCE (Hold_fdce_C_D)         0.072    -0.504    LCD_DATA_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 cmd_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.074%)  route 0.102ns (41.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.590    lcd_clk_OBUF
    SLICE_X3Y72          FDRE                                         r  cmd_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  cmd_data_reg[10]/Q
                         net (fo=1, routed)           0.102    -0.347    cmd_data_reg_n_0_[10]
    SLICE_X0Y71          FDCE                                         r  LCD_DATA_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851    -0.829    lcd_clk_OBUF
    SLICE_X0Y71          FDCE                                         r  LCD_DATA_reg_reg[10]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X0Y71          FDCE (Hold_fdce_C_D)         0.046    -0.530    LCD_DATA_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 cmd_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.772%)  route 0.106ns (39.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.580    -0.593    lcd_clk_OBUF
    SLICE_X2Y75          FDRE                                         r  cmd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  cmd_data_reg[4]/Q
                         net (fo=1, routed)           0.106    -0.323    cmd_data_reg_n_0_[4]
    SLICE_X0Y75          FDCE                                         r  LCD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.847    -0.833    lcd_clk_OBUF
    SLICE_X0Y75          FDCE                                         r  LCD_DATA_reg_reg[4]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X0Y75          FDCE (Hold_fdce_C_D)         0.070    -0.510    LCD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cmd_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.226%)  route 0.122ns (48.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.578    -0.595    lcd_clk_OBUF
    SLICE_X5Y75          FDRE                                         r  cmd_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  cmd_data_reg[8]/Q
                         net (fo=1, routed)           0.122    -0.345    cmd_data_reg_n_0_[8]
    SLICE_X0Y75          FDCE                                         r  LCD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.847    -0.833    lcd_clk_OBUF
    SLICE_X0Y75          FDCE                                         r  LCD_DATA_reg_reg[8]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X0Y75          FDCE (Hold_fdce_C_D)         0.016    -0.543    LCD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cmd_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.725%)  route 0.110ns (46.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.590    lcd_clk_OBUF
    SLICE_X3Y71          FDRE                                         r  cmd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  cmd_data_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.352    cmd_data_reg_n_0_[2]
    SLICE_X0Y71          FDCE                                         r  LCD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851    -0.829    lcd_clk_OBUF
    SLICE_X0Y71          FDCE                                         r  LCD_DATA_reg_reg[2]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X0Y71          FDCE (Hold_fdce_C_D)         0.022    -0.554    LCD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y0    lcd_clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         125.000     124.000    SLICE_X5Y69      FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X4Y70      FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X4Y69      FSM_onehot_state_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         125.000     124.000    SLICE_X0Y68      LCD_CS_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X0Y73      LCD_DATA_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X0Y71      LCD_DATA_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X1Y75      LCD_DATA_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X0Y71      LCD_DATA_reg_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X5Y69      FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X5Y69      FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y70      FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y70      FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y69      FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y69      FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X0Y68      LCD_CS_reg_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X0Y68      LCD_CS_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X0Y73      LCD_DATA_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X0Y73      LCD_DATA_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X5Y69      FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X5Y69      FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y70      FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y70      FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y69      FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y69      FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X0Y68      LCD_CS_reg_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X0Y68      LCD_CS_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X0Y73      LCD_DATA_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X0Y73      LCD_DATA_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    lcd_clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.257ns  (logic 3.686ns (44.648%)  route 4.570ns (55.352%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     62.500    62.500 f  
    R2                                                0.000    62.500 f  clk (IN)
                         net (fo=0)                   0.000    62.500    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467    63.967 f  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.200    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    58.239 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.901    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    59.997 f  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         2.909    62.905    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.590    66.496 f  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    66.496    lcd_clk
    D14                                                               f  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.321ns  (logic 4.006ns (63.387%)  route 2.314ns (36.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.606    -0.897    lcd_clk_OBUF
    SLICE_X1Y75          FDCE                                         r  LCD_DATA_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.456    -0.441 r  LCD_DATA_reg_reg[13]/Q
                         net (fo=1, routed)           2.314     1.873    LCD_DATA_OBUF[13]
    F15                  OBUF (Prop_obuf_I_O)         3.550     5.423 r  LCD_DATA_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.423    LCD_DATA[13]
    F15                                                               r  LCD_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CS_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.197ns  (logic 4.063ns (65.558%)  route 2.134ns (34.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.888    lcd_clk_OBUF
    SLICE_X0Y68          FDPE                                         r  LCD_CS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDPE (Prop_fdpe_C_Q)         0.456    -0.432 r  LCD_CS_reg_reg/Q
                         net (fo=1, routed)           2.134     1.702    LCD_CS_OBUF
    A13                  OBUF (Prop_obuf_I_O)         3.607     5.309 r  LCD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     5.309    LCD_CS
    A13                                                               r  LCD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.166ns  (logic 4.010ns (65.040%)  route 2.156ns (34.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.606    -0.897    lcd_clk_OBUF
    SLICE_X0Y75          FDCE                                         r  LCD_DATA_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456    -0.441 r  LCD_DATA_reg_reg[8]/Q
                         net (fo=1, routed)           2.156     1.714    LCD_DATA_OBUF[8]
    G16                  OBUF (Prop_obuf_I_O)         3.554     5.269 r  LCD_DATA_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.269    LCD_DATA[8]
    G16                                                               r  LCD_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.127ns  (logic 4.029ns (65.758%)  route 2.098ns (34.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.894    lcd_clk_OBUF
    SLICE_X5Y71          FDCE                                         r  LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           2.098     1.660    LCD_RESET_OBUF
    C14                  OBUF (Prop_obuf_I_O)         3.573     5.233 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     5.233    LCD_RESET
    C14                                                               r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 4.010ns (65.673%)  route 2.096ns (34.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.612    -0.891    lcd_clk_OBUF
    SLICE_X0Y71          FDCE                                         r  LCD_DATA_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456    -0.435 r  LCD_DATA_reg_reg[10]/Q
                         net (fo=1, routed)           2.096     1.660    LCD_DATA_OBUF[10]
    H16                  OBUF (Prop_obuf_I_O)         3.554     5.214 r  LCD_DATA_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.214    LCD_DATA[10]
    H16                                                               r  LCD_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 4.177ns (68.565%)  route 1.915ns (31.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.612    -0.891    lcd_clk_OBUF
    SLICE_X0Y71          FDCE                                         r  LCD_DATA_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  LCD_DATA_reg_reg[5]/Q
                         net (fo=1, routed)           1.915     1.443    LCD_DATA_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         3.758     5.200 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.200    LCD_DATA[5]
    C16                                                               r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.061ns  (logic 4.042ns (66.687%)  route 2.019ns (33.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.612    -0.891    lcd_clk_OBUF
    SLICE_X0Y71          FDCE                                         r  LCD_DATA_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456    -0.435 r  LCD_DATA_reg_reg[15]/Q
                         net (fo=1, routed)           2.019     1.584    LCD_DATA_OBUF[15]
    C17                  OBUF (Prop_obuf_I_O)         3.586     5.170 r  LCD_DATA_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.170    LCD_DATA[15]
    C17                                                               r  LCD_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.048ns  (logic 4.179ns (69.102%)  route 1.869ns (30.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.612    -0.891    lcd_clk_OBUF
    SLICE_X0Y71          FDCE                                         r  LCD_DATA_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  LCD_DATA_reg_reg[2]/Q
                         net (fo=1, routed)           1.869     1.396    LCD_DATA_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         3.760     5.157 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.157    LCD_DATA[2]
    B17                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_WR_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_WR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.985ns  (logic 4.060ns (67.840%)  route 1.925ns (32.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.612    -0.891    lcd_clk_OBUF
    SLICE_X1Y71          FDPE                                         r  LCD_WR_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDPE (Prop_fdpe_C_Q)         0.456    -0.435 r  LCD_WR_reg_reg/Q
                         net (fo=1, routed)           1.925     1.489    LCD_WR_OBUF
    C13                  OBUF (Prop_obuf_I_O)         3.604     5.094 r  LCD_WR_OBUF_inst/O
                         net (fo=0)                   0.000     5.094    LCD_WR
    C13                                                               r  LCD_WR (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.317ns (51.899%)  route 1.220ns (48.101%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.734    -0.438    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         1.291     0.853 r  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000     0.853    lcd_clk
    D14                                                               r  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.412ns (80.066%)  route 0.352ns (19.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.580    -0.593    lcd_clk_OBUF
    SLICE_X1Y74          FDCE                                         r  LCD_DATA_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  LCD_DATA_reg_reg[6]/Q
                         net (fo=1, routed)           0.352    -0.100    LCD_DATA_OBUF[6]
    E15                  OBUF (Prop_obuf_I_O)         1.271     1.171 r  LCD_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.171    LCD_DATA[6]
    E15                                                               r  LCD_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.416ns (79.909%)  route 0.356ns (20.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.580    -0.593    lcd_clk_OBUF
    SLICE_X0Y74          FDCE                                         r  LCD_DATA_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  LCD_DATA_reg_reg[9]/Q
                         net (fo=1, routed)           0.356    -0.096    LCD_DATA_OBUF[9]
    D16                  OBUF (Prop_obuf_I_O)         1.275     1.180 r  LCD_DATA_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.180    LCD_DATA[9]
    D16                                                               r  LCD_DATA[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.425ns (80.002%)  route 0.356ns (19.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.592    lcd_clk_OBUF
    SLICE_X0Y73          FDCE                                         r  LCD_DATA_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  LCD_DATA_reg_reg[0]/Q
                         net (fo=1, routed)           0.356    -0.095    LCD_DATA_OBUF[0]
    B16                  OBUF (Prop_obuf_I_O)         1.284     1.189 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.189    LCD_DATA[0]
    B16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.417ns (79.023%)  route 0.376ns (20.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.580    -0.593    lcd_clk_OBUF
    SLICE_X0Y75          FDCE                                         r  LCD_DATA_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  LCD_DATA_reg_reg[4]/Q
                         net (fo=1, routed)           0.376    -0.076    LCD_DATA_OBUF[4]
    D15                  OBUF (Prop_obuf_I_O)         1.276     1.200 r  LCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.200    LCD_DATA[4]
    D15                                                               r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.419ns (77.787%)  route 0.405ns (22.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.590    lcd_clk_OBUF
    SLICE_X0Y71          FDCE                                         r  LCD_DATA_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  LCD_DATA_reg_reg[12]/Q
                         net (fo=1, routed)           0.405    -0.044    LCD_DATA_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         1.278     1.234 r  LCD_DATA_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.234    LCD_DATA[12]
    C18                                                               r  LCD_DATA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.425ns (77.978%)  route 0.402ns (22.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.580    -0.593    lcd_clk_OBUF
    SLICE_X0Y75          FDCE                                         r  LCD_DATA_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  LCD_DATA_reg_reg[7]/Q
                         net (fo=1, routed)           0.402    -0.049    LCD_DATA_OBUF[7]
    A17                  OBUF (Prop_obuf_I_O)         1.284     1.235 r  LCD_DATA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.235    LCD_DATA[7]
    A17                                                               r  LCD_DATA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.417ns (77.472%)  route 0.412ns (22.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.580    -0.593    lcd_clk_OBUF
    SLICE_X0Y75          FDCE                                         r  LCD_RS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  LCD_RS_reg_reg/Q
                         net (fo=1, routed)           0.412    -0.040    LCD_RS_OBUF
    B14                  OBUF (Prop_obuf_I_O)         1.276     1.236 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     1.236    LCD_RS
    B14                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.407ns (76.461%)  route 0.433ns (23.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.590    lcd_clk_OBUF
    SLICE_X0Y71          FDCE                                         r  LCD_DATA_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  LCD_DATA_reg_reg[14]/Q
                         net (fo=1, routed)           0.433    -0.016    LCD_DATA_OBUF[14]
    E17                  OBUF (Prop_obuf_I_O)         1.266     1.251 r  LCD_DATA_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.251    LCD_DATA[14]
    E17                                                               r  LCD_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.431ns (77.462%)  route 0.416ns (22.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.592    lcd_clk_OBUF
    SLICE_X1Y76          FDCE                                         r  LCD_DATA_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  LCD_DATA_reg_reg[3]/Q
                         net (fo=1, routed)           0.416    -0.034    LCD_DATA_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         1.290     1.256 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.256    LCD_DATA[3]
    A15                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    R2                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423    10.423 f  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.760 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.290    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.319 f  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     9.136    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.530    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           176 Endpoints
Min Delay           176 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.709ns  (logic 0.248ns (3.697%)  route 6.461ns (96.303%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.199     5.199    pll_locked
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  FSM_onehot_state[2]_i_6/O
                         net (fo=4, routed)           0.465     5.788    FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.797     6.709    delay_counter
    SLICE_X7Y74          FDCE                                         r  delay_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.490    -1.497    lcd_clk_OBUF
    SLICE_X7Y74          FDCE                                         r  delay_counter_reg[26]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.709ns  (logic 0.248ns (3.697%)  route 6.461ns (96.303%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.199     5.199    pll_locked
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  FSM_onehot_state[2]_i_6/O
                         net (fo=4, routed)           0.465     5.788    FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.797     6.709    delay_counter
    SLICE_X7Y74          FDCE                                         r  delay_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.490    -1.497    lcd_clk_OBUF
    SLICE_X7Y74          FDCE                                         r  delay_counter_reg[27]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.709ns  (logic 0.248ns (3.697%)  route 6.461ns (96.303%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.199     5.199    pll_locked
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  FSM_onehot_state[2]_i_6/O
                         net (fo=4, routed)           0.465     5.788    FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.797     6.709    delay_counter
    SLICE_X7Y74          FDCE                                         r  delay_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.490    -1.497    lcd_clk_OBUF
    SLICE_X7Y74          FDCE                                         r  delay_counter_reg[28]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.709ns  (logic 0.248ns (3.697%)  route 6.461ns (96.303%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.199     5.199    pll_locked
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  FSM_onehot_state[2]_i_6/O
                         net (fo=4, routed)           0.465     5.788    FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.797     6.709    delay_counter
    SLICE_X7Y74          FDCE                                         r  delay_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.490    -1.497    lcd_clk_OBUF
    SLICE_X7Y74          FDCE                                         r  delay_counter_reg[29]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.248ns (3.776%)  route 6.320ns (96.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.199     5.199    pll_locked
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  FSM_onehot_state[2]_i_6/O
                         net (fo=4, routed)           0.465     5.788    FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.656     6.568    delay_counter
    SLICE_X7Y73          FDCE                                         r  delay_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.495    lcd_clk_OBUF
    SLICE_X7Y73          FDCE                                         r  delay_counter_reg[20]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.248ns (3.776%)  route 6.320ns (96.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.199     5.199    pll_locked
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  FSM_onehot_state[2]_i_6/O
                         net (fo=4, routed)           0.465     5.788    FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.656     6.568    delay_counter
    SLICE_X7Y73          FDCE                                         r  delay_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.495    lcd_clk_OBUF
    SLICE_X7Y73          FDCE                                         r  delay_counter_reg[21]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.248ns (3.776%)  route 6.320ns (96.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.199     5.199    pll_locked
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  FSM_onehot_state[2]_i_6/O
                         net (fo=4, routed)           0.465     5.788    FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.656     6.568    delay_counter
    SLICE_X7Y73          FDCE                                         r  delay_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.495    lcd_clk_OBUF
    SLICE_X7Y73          FDCE                                         r  delay_counter_reg[22]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.248ns (3.776%)  route 6.320ns (96.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.199     5.199    pll_locked
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  FSM_onehot_state[2]_i_6/O
                         net (fo=4, routed)           0.465     5.788    FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.656     6.568    delay_counter
    SLICE_X7Y73          FDCE                                         r  delay_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.495    lcd_clk_OBUF
    SLICE_X7Y73          FDCE                                         r  delay_counter_reg[23]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.248ns (3.776%)  route 6.320ns (96.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.199     5.199    pll_locked
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  FSM_onehot_state[2]_i_6/O
                         net (fo=4, routed)           0.465     5.788    FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.656     6.568    delay_counter
    SLICE_X7Y73          FDCE                                         r  delay_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.495    lcd_clk_OBUF
    SLICE_X7Y73          FDCE                                         r  delay_counter_reg[24]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.248ns (3.776%)  route 6.320ns (96.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.199     5.199    pll_locked
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     5.323 r  FSM_onehot_state[2]_i_6/O
                         net (fo=4, routed)           0.465     5.788    FSM_onehot_state[2]_i_6_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.656     6.568    delay_counter
    SLICE_X7Y73          FDCE                                         r  delay_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.495    lcd_clk_OBUF
    SLICE_X7Y73          FDCE                                         r  delay_counter_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.314ns (25.703%)  route 0.907ns (74.297%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.769     1.038    reset_n_IBUF
    SLICE_X2Y69          LUT6 (Prop_lut6_I3_O)        0.045     1.083 r  init_rom_data[16]_i_1/O
                         net (fo=34, routed)          0.138     1.221    init_rom_data[16]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  cmd_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851    -0.829    lcd_clk_OBUF
    SLICE_X2Y71          FDRE                                         r  cmd_data_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.314ns (25.703%)  route 0.907ns (74.297%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.769     1.038    reset_n_IBUF
    SLICE_X2Y69          LUT6 (Prop_lut6_I3_O)        0.045     1.083 r  init_rom_data[16]_i_1/O
                         net (fo=34, routed)          0.138     1.221    init_rom_data[16]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  cmd_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851    -0.829    lcd_clk_OBUF
    SLICE_X2Y71          FDRE                                         r  cmd_data_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.314ns (24.600%)  route 0.962ns (75.400%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.769     1.038    reset_n_IBUF
    SLICE_X2Y69          LUT6 (Prop_lut6_I3_O)        0.045     1.083 r  init_rom_data[16]_i_1/O
                         net (fo=34, routed)          0.193     1.275    init_rom_data[16]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  init_rom_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.831    lcd_clk_OBUF
    SLICE_X4Y71          FDRE                                         r  init_rom_data_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.281ns  (logic 0.314ns (24.494%)  route 0.967ns (75.506%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.769     1.038    reset_n_IBUF
    SLICE_X2Y69          LUT6 (Prop_lut6_I3_O)        0.045     1.083 r  init_rom_data[16]_i_1/O
                         net (fo=34, routed)          0.198     1.281    init_rom_data[16]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  cmd_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851    -0.829    lcd_clk_OBUF
    SLICE_X3Y71          FDRE                                         r  cmd_data_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.281ns  (logic 0.314ns (24.494%)  route 0.967ns (75.506%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.769     1.038    reset_n_IBUF
    SLICE_X2Y69          LUT6 (Prop_lut6_I3_O)        0.045     1.083 r  init_rom_data[16]_i_1/O
                         net (fo=34, routed)          0.198     1.281    init_rom_data[16]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  cmd_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851    -0.829    lcd_clk_OBUF
    SLICE_X3Y71          FDRE                                         r  cmd_data_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.281ns  (logic 0.314ns (24.494%)  route 0.967ns (75.506%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.769     1.038    reset_n_IBUF
    SLICE_X2Y69          LUT6 (Prop_lut6_I3_O)        0.045     1.083 r  init_rom_data[16]_i_1/O
                         net (fo=34, routed)          0.198     1.281    init_rom_data[16]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  cmd_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851    -0.829    lcd_clk_OBUF
    SLICE_X3Y71          FDRE                                         r  cmd_data_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.281ns  (logic 0.314ns (24.494%)  route 0.967ns (75.506%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.769     1.038    reset_n_IBUF
    SLICE_X2Y69          LUT6 (Prop_lut6_I3_O)        0.045     1.083 r  init_rom_data[16]_i_1/O
                         net (fo=34, routed)          0.198     1.281    init_rom_data[16]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  init_rom_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851    -0.829    lcd_clk_OBUF
    SLICE_X3Y71          FDRE                                         r  init_rom_data_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.314ns (24.408%)  route 0.972ns (75.592%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.769     1.038    reset_n_IBUF
    SLICE_X2Y69          LUT6 (Prop_lut6_I3_O)        0.045     1.083 r  init_rom_data[16]_i_1/O
                         net (fo=34, routed)          0.203     1.285    init_rom_data[16]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  init_rom_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.830    lcd_clk_OBUF
    SLICE_X2Y72          FDRE                                         r  init_rom_data_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.314ns (23.585%)  route 1.017ns (76.415%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.769     1.038    reset_n_IBUF
    SLICE_X2Y69          LUT6 (Prop_lut6_I3_O)        0.045     1.083 r  init_rom_data[16]_i_1/O
                         net (fo=34, routed)          0.248     1.330    init_rom_data[16]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  init_rom_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.832    lcd_clk_OBUF
    SLICE_X4Y72          FDRE                                         r  init_rom_data_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.314ns (23.585%)  route 1.017ns (76.415%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.769     1.038    reset_n_IBUF
    SLICE_X2Y69          LUT6 (Prop_lut6_I3_O)        0.045     1.083 r  init_rom_data[16]_i_1/O
                         net (fo=34, routed)          0.248     1.330    init_rom_data[16]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  init_rom_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.832    lcd_clk_OBUF
    SLICE_X4Y72          FDRE                                         r  init_rom_data_reg[15]/C





