# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# RUN: llc -march=aie2 %topdown-multi -verify-machineinstrs \
# RUN:   -run-pass=postmisched %s -o - | FileCheck %s

---
name:            srs
alignment:       16
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $cm0, $s0

    ; CHECK-LABEL: name: srs
    ; CHECK: liveins: $cm0, $s0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: $crrnd = MOVXM_lng_cg 0
    ; CHECK-NEXT: $wl1 = VSRS_D8_S32_mv_w_srs $cm0, $s0, implicit-def $srsrs_of, implicit $crsat, implicit $crrnd, implicit $crsrssign {
    ; CHECK-NEXT:   $crrnd = MOVXM_lng_cg 0
    ; CHECK-NEXT: }
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    $crrnd = MOVXM_lng_cg 0
    $wl1 = VSRS_D8_S32_mv_w_srs $cm0, $s0, implicit-def $srsrs_of, implicit $crsat, implicit $crrnd, implicit $crsrssign
    $crrnd = MOVXM_lng_cg 0
...
---
name:            II_VSRSM
alignment:       16
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $bml3, $s0

    ; CHECK-LABEL: name: II_VSRSM
    ; CHECK: liveins: $bml3, $s0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: $crrnd = MOVXM_lng_cg 0
    ; CHECK-NEXT: $wl1 = VSRSM_D16_S32 killed $bml3, killed $s0, implicit-def $srsrs_of, implicit $crsat, implicit $crrnd, implicit $crsrssign
    ; CHECK-NEXT: $crrnd = MOVXM_lng_cg 0
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    $crrnd = MOVXM_lng_cg 0
    $wl1 = VSRSM_D16_S32 $bml3, $s0, implicit-def $srsrs_of, implicit $crsat, implicit $crrnd, implicit $crsrssign
    $crrnd = MOVXM_lng_cg 0
...

---
name:            vst_srs
alignment:       16
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $p0, $s0, $cm0
    ; CHECK-LABEL: name: vst_srs
    ; CHECK: liveins: $p0, $s0, $cm0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: $crrnd = MOVXM_lng_cg 0
    ; CHECK-NEXT: VST_SRS_S16_S64_ag_idx_imm $p0, 0, $cm0, $s0, implicit-def $srsrs_of, implicit $crsat, implicit $crrnd, implicit $crsrssign {
    ; CHECK-NEXT:   $crrnd = MOVXM_lng_cg 0
    ; CHECK-NEXT: }
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    $crrnd = MOVXM_lng_cg 0
    VST_SRS_S16_S64_ag_idx_imm $p0, 0, $cm0, $s0, implicit-def $srsrs_of, implicit $crsat, implicit $crrnd, implicit $crsrssign
    $crrnd = MOVXM_lng_cg 0
...

---
name:            vst_srs_postinc
alignment:       16
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $p0, $m7, $bml0, $s0
    ; CHECK-LABEL: name: vst_srs_postinc
    ; CHECK: liveins: $p0, $m7, $bml0, $s0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: $crrnd = MOVXM_lng_cg 0
    ; CHECK-NEXT: $p0 = VST_SRS_D16_S32_ag_pstm_nrm $p0, $m7, $bml0, $s0, implicit-def $srsrs_of, implicit $crsat, implicit $crrnd, implicit $crsrssign {
    ; CHECK-NEXT:   $crrnd = MOVXM_lng_cg 0
    ; CHECK-NEXT: }
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    $crrnd = MOVXM_lng_cg 0
    $p0 = VST_SRS_D16_S32_ag_pstm_nrm $p0, $m7, $bml0, $s0, implicit-def $srsrs_of, implicit $crsat, implicit $crrnd, implicit $crsrssign
    $crrnd = MOVXM_lng_cg 0
...

---
name:            vst_srs_2d
alignment:       16
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $p0, $s0, $d7, $bml0
    ; CHECK-LABEL: name: vst_srs_2d
    ; CHECK: liveins: $p0, $s0, $d7, $bml0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: $crrnd = MOVXM_lng_cg 0
    ; CHECK-NEXT: $p0, $dc7 = VST_2D_SRS_D16_S32 $p0, $d7, $bml0, $s0, implicit-def $srsrs_of, implicit $crsat, implicit $crrnd, implicit $crsrssign {
    ; CHECK-NEXT:   $crrnd = MOVXM_lng_cg 0
    ; CHECK-NEXT: }
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    $crrnd = MOVXM_lng_cg 0
    $p0, $dc7 = VST_2D_SRS_D16_S32 $p0, $d7, $bml0, $s0, implicit-def $srsrs_of, implicit $crsat, implicit $crrnd, implicit $crsrssign
    $crrnd = MOVXM_lng_cg 0
...

---
name:            vst_srs_3d
alignment:       16
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $p0, $s0, $d0_3d, $bml0
    ; CHECK-LABEL: name: vst_srs_3d
    ; CHECK: liveins: $p0, $s0, $d0_3d, $bml0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: $crrnd = MOVXM_lng_cg 0
    ; CHECK-NEXT: $p0, $dc0, $dc4 = VST_3D_SRS_D16_S32 $p0, $d0_3d, $bml0, $s0, implicit-def $srsrs_of, implicit $crsat, implicit $crrnd, implicit $crsrssign {
    ; CHECK-NEXT:   $crrnd = MOVXM_lng_cg 0
    ; CHECK-NEXT: }
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    $crrnd = MOVXM_lng_cg 0
    $p0, $dc0, $dc4 = VST_3D_SRS_D16_S32 $p0, $d0_3d, $bml0, $s0, implicit-def $srsrs_of, implicit $crsat, implicit $crrnd, implicit $crsrssign
    $crrnd = MOVXM_lng_cg 0
...

---
name:            vconv_bf16_fp32
alignment:       16
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $bmh0, $bmh1
    ; CHECK-LABEL: name: vconv_bf16_fp32
    ; CHECK: liveins: $bmh0, $bmh1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: $crrnd = MOVXM_lng_cg 12
    ; CHECK-NEXT: $wh0 = VCONV_BF16_FP32 $bmh1, implicit-def $srf2fflags, implicit $crf2fmask, implicit $crrnd {
    ; CHECK-NEXT:   $crrnd = MOVXM_lng_cg 0
    ; CHECK-NEXT: }
    ; CHECK-NEXT: $wh1 = VCONV_BF16_FP32 killed $bmh0, implicit-def $srf2fflags, implicit $crf2fmask, implicit $crrnd
    ; CHECK-NEXT: NOP
    $crrnd = MOVXM_lng_cg 12
    $wh0 = VCONV_BF16_FP32 $bmh1, implicit-def $srf2fflags, implicit $crf2fmask, implicit $crrnd,
    $crrnd = MOVXM_lng_cg 0
    $wh1 = VCONV_BF16_FP32 $bmh0, implicit-def $srf2fflags, implicit $crf2fmask, implicit $crrnd,
...
