// Seed: 1818449574
module module_0 (
    input tri id_0,
    output uwire id_1,
    output uwire id_2,
    inout tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input wire id_9,
    input supply1 id_10,
    output supply1 id_11,
    input supply0 id_12,
    output supply0 id_13,
    output wor id_14,
    output wire id_15,
    input supply1 id_16,
    input wor id_17,
    input tri id_18,
    output supply1 id_19,
    output tri0 id_20,
    input wire id_21,
    input wire id_22,
    input wor id_23,
    input wand id_24,
    input supply0 id_25,
    input wand id_26
);
endmodule
module module_0 (
    input tri id_0,
    output wand id_1,
    output wire id_2,
    output uwire id_3,
    output uwire id_4,
    input wor id_5,
    input wor id_6
    , id_11,
    input uwire id_7,
    inout wor id_8,
    input supply0 id_9
);
  always @(negedge id_8) begin
    id_8 = module_1;
  end
  module_0(
      id_0,
      id_3,
      id_1,
      id_8,
      id_7,
      id_6,
      id_8,
      id_8,
      id_0,
      id_6,
      id_9,
      id_8,
      id_6,
      id_3,
      id_4,
      id_4,
      id_7,
      id_7,
      id_0,
      id_3,
      id_3,
      id_9,
      id_9,
      id_8,
      id_6,
      id_6,
      id_5
  );
endmodule
