
Marking local functions:


Marking externally visible functions: SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00 Spi_schm_read_msr


Marking externally visible variables:


Reclaiming functions:
Reclaiming variables:
Clearing address taken flags:
Symbol table:

SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18/76 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18) @068b37e0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_18/37 (read)reentry_guard_SPI_EXCLUSIVE_AREA_18/37 (write)msr_SPI_EXCLUSIVE_AREA_18/36 (read)reentry_guard_SPI_EXCLUSIVE_AREA_18/37 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18/75 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18) @068b3540
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_18/37 (read)msr_SPI_EXCLUSIVE_AREA_18/36 (write)msr_SPI_EXCLUSIVE_AREA_18/36 (read)reentry_guard_SPI_EXCLUSIVE_AREA_18/37 (read)reentry_guard_SPI_EXCLUSIVE_AREA_18/37 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17/74 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17) @068b32a0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_17/35 (read)reentry_guard_SPI_EXCLUSIVE_AREA_17/35 (write)msr_SPI_EXCLUSIVE_AREA_17/34 (read)reentry_guard_SPI_EXCLUSIVE_AREA_17/35 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17/73 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17) @068b3000
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_17/35 (read)msr_SPI_EXCLUSIVE_AREA_17/34 (write)msr_SPI_EXCLUSIVE_AREA_17/34 (read)reentry_guard_SPI_EXCLUSIVE_AREA_17/35 (read)reentry_guard_SPI_EXCLUSIVE_AREA_17/35 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16/72 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16) @068abb60
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_16/33 (read)reentry_guard_SPI_EXCLUSIVE_AREA_16/33 (write)msr_SPI_EXCLUSIVE_AREA_16/32 (read)reentry_guard_SPI_EXCLUSIVE_AREA_16/33 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16/71 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16) @068ab620
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_16/33 (read)msr_SPI_EXCLUSIVE_AREA_16/32 (write)msr_SPI_EXCLUSIVE_AREA_16/32 (read)reentry_guard_SPI_EXCLUSIVE_AREA_16/33 (read)reentry_guard_SPI_EXCLUSIVE_AREA_16/33 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15/70 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15) @068ab0e0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_15/31 (read)reentry_guard_SPI_EXCLUSIVE_AREA_15/31 (write)msr_SPI_EXCLUSIVE_AREA_15/30 (read)reentry_guard_SPI_EXCLUSIVE_AREA_15/31 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15/69 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15) @068abd20
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_15/31 (read)msr_SPI_EXCLUSIVE_AREA_15/30 (write)msr_SPI_EXCLUSIVE_AREA_15/30 (read)reentry_guard_SPI_EXCLUSIVE_AREA_15/31 (read)reentry_guard_SPI_EXCLUSIVE_AREA_15/31 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14/68 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14) @068aba80
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_14/29 (read)reentry_guard_SPI_EXCLUSIVE_AREA_14/29 (write)msr_SPI_EXCLUSIVE_AREA_14/28 (read)reentry_guard_SPI_EXCLUSIVE_AREA_14/29 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14/67 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14) @068ab7e0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_14/29 (read)msr_SPI_EXCLUSIVE_AREA_14/28 (write)msr_SPI_EXCLUSIVE_AREA_14/28 (read)reentry_guard_SPI_EXCLUSIVE_AREA_14/29 (read)reentry_guard_SPI_EXCLUSIVE_AREA_14/29 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13/66 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13) @068ab540
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_13/27 (read)reentry_guard_SPI_EXCLUSIVE_AREA_13/27 (write)msr_SPI_EXCLUSIVE_AREA_13/26 (read)reentry_guard_SPI_EXCLUSIVE_AREA_13/27 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13/65 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13) @068ab2a0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_13/27 (read)msr_SPI_EXCLUSIVE_AREA_13/26 (write)msr_SPI_EXCLUSIVE_AREA_13/26 (read)reentry_guard_SPI_EXCLUSIVE_AREA_13/27 (read)reentry_guard_SPI_EXCLUSIVE_AREA_13/27 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12/64 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12) @068ab000
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_12/25 (read)reentry_guard_SPI_EXCLUSIVE_AREA_12/25 (write)msr_SPI_EXCLUSIVE_AREA_12/24 (read)reentry_guard_SPI_EXCLUSIVE_AREA_12/25 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12/63 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12) @068a4b60
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_12/25 (read)msr_SPI_EXCLUSIVE_AREA_12/24 (write)msr_SPI_EXCLUSIVE_AREA_12/24 (read)reentry_guard_SPI_EXCLUSIVE_AREA_12/25 (read)reentry_guard_SPI_EXCLUSIVE_AREA_12/25 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11/62 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11) @068a4620
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_11/23 (read)reentry_guard_SPI_EXCLUSIVE_AREA_11/23 (write)msr_SPI_EXCLUSIVE_AREA_11/22 (read)reentry_guard_SPI_EXCLUSIVE_AREA_11/23 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11/61 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11) @068a40e0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_11/23 (read)msr_SPI_EXCLUSIVE_AREA_11/22 (write)msr_SPI_EXCLUSIVE_AREA_11/22 (read)reentry_guard_SPI_EXCLUSIVE_AREA_11/23 (read)reentry_guard_SPI_EXCLUSIVE_AREA_11/23 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10/60 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10) @068a4d20
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_10/21 (read)reentry_guard_SPI_EXCLUSIVE_AREA_10/21 (write)msr_SPI_EXCLUSIVE_AREA_10/20 (read)reentry_guard_SPI_EXCLUSIVE_AREA_10/21 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10/59 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10) @068a4a80
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_10/21 (read)msr_SPI_EXCLUSIVE_AREA_10/20 (write)msr_SPI_EXCLUSIVE_AREA_10/20 (read)reentry_guard_SPI_EXCLUSIVE_AREA_10/21 (read)reentry_guard_SPI_EXCLUSIVE_AREA_10/21 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09/58 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09) @068a47e0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_09/19 (read)reentry_guard_SPI_EXCLUSIVE_AREA_09/19 (write)msr_SPI_EXCLUSIVE_AREA_09/18 (read)reentry_guard_SPI_EXCLUSIVE_AREA_09/19 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09/57 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09) @068a4540
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_09/19 (read)msr_SPI_EXCLUSIVE_AREA_09/18 (write)msr_SPI_EXCLUSIVE_AREA_09/18 (read)reentry_guard_SPI_EXCLUSIVE_AREA_09/19 (read)reentry_guard_SPI_EXCLUSIVE_AREA_09/19 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08/56 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08) @068a42a0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_08/17 (read)reentry_guard_SPI_EXCLUSIVE_AREA_08/17 (write)msr_SPI_EXCLUSIVE_AREA_08/16 (read)reentry_guard_SPI_EXCLUSIVE_AREA_08/17 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08/55 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08) @068a4000
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_08/17 (read)msr_SPI_EXCLUSIVE_AREA_08/16 (write)msr_SPI_EXCLUSIVE_AREA_08/16 (read)reentry_guard_SPI_EXCLUSIVE_AREA_08/17 (read)reentry_guard_SPI_EXCLUSIVE_AREA_08/17 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07/54 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07) @0689eb60
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_07/15 (read)reentry_guard_SPI_EXCLUSIVE_AREA_07/15 (write)msr_SPI_EXCLUSIVE_AREA_07/14 (read)reentry_guard_SPI_EXCLUSIVE_AREA_07/15 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07/53 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07) @0689e620
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_07/15 (read)msr_SPI_EXCLUSIVE_AREA_07/14 (write)msr_SPI_EXCLUSIVE_AREA_07/14 (read)reentry_guard_SPI_EXCLUSIVE_AREA_07/15 (read)reentry_guard_SPI_EXCLUSIVE_AREA_07/15 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06/52 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06) @0689e0e0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_06/13 (read)reentry_guard_SPI_EXCLUSIVE_AREA_06/13 (write)msr_SPI_EXCLUSIVE_AREA_06/12 (read)reentry_guard_SPI_EXCLUSIVE_AREA_06/13 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06/51 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06) @0689ed20
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_06/13 (read)msr_SPI_EXCLUSIVE_AREA_06/12 (write)msr_SPI_EXCLUSIVE_AREA_06/12 (read)reentry_guard_SPI_EXCLUSIVE_AREA_06/13 (read)reentry_guard_SPI_EXCLUSIVE_AREA_06/13 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05/50 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05) @0689ea80
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_05/11 (read)reentry_guard_SPI_EXCLUSIVE_AREA_05/11 (write)msr_SPI_EXCLUSIVE_AREA_05/10 (read)reentry_guard_SPI_EXCLUSIVE_AREA_05/11 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05/49 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05) @0689e7e0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_05/11 (read)msr_SPI_EXCLUSIVE_AREA_05/10 (write)msr_SPI_EXCLUSIVE_AREA_05/10 (read)reentry_guard_SPI_EXCLUSIVE_AREA_05/11 (read)reentry_guard_SPI_EXCLUSIVE_AREA_05/11 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04/48 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04) @0689e540
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_04/9 (read)reentry_guard_SPI_EXCLUSIVE_AREA_04/9 (write)msr_SPI_EXCLUSIVE_AREA_04/8 (read)reentry_guard_SPI_EXCLUSIVE_AREA_04/9 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04/47 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04) @0689e2a0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_04/9 (read)msr_SPI_EXCLUSIVE_AREA_04/8 (write)msr_SPI_EXCLUSIVE_AREA_04/8 (read)reentry_guard_SPI_EXCLUSIVE_AREA_04/9 (read)reentry_guard_SPI_EXCLUSIVE_AREA_04/9 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03/46 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03) @0689e000
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_03/7 (read)reentry_guard_SPI_EXCLUSIVE_AREA_03/7 (write)msr_SPI_EXCLUSIVE_AREA_03/6 (read)reentry_guard_SPI_EXCLUSIVE_AREA_03/7 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03/45 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03) @067b3b60
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_03/7 (read)msr_SPI_EXCLUSIVE_AREA_03/6 (write)msr_SPI_EXCLUSIVE_AREA_03/6 (read)reentry_guard_SPI_EXCLUSIVE_AREA_03/7 (read)reentry_guard_SPI_EXCLUSIVE_AREA_03/7 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02/44 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02) @067b3620
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_02/5 (read)reentry_guard_SPI_EXCLUSIVE_AREA_02/5 (write)msr_SPI_EXCLUSIVE_AREA_02/4 (read)reentry_guard_SPI_EXCLUSIVE_AREA_02/5 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02/43 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02) @067b30e0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_02/5 (read)msr_SPI_EXCLUSIVE_AREA_02/4 (write)msr_SPI_EXCLUSIVE_AREA_02/4 (read)reentry_guard_SPI_EXCLUSIVE_AREA_02/5 (read)reentry_guard_SPI_EXCLUSIVE_AREA_02/5 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01/42 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01) @067b3d20
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_01/3 (read)reentry_guard_SPI_EXCLUSIVE_AREA_01/3 (write)msr_SPI_EXCLUSIVE_AREA_01/2 (read)reentry_guard_SPI_EXCLUSIVE_AREA_01/3 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01/41 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01) @067b3a80
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_01/3 (read)msr_SPI_EXCLUSIVE_AREA_01/2 (write)msr_SPI_EXCLUSIVE_AREA_01/2 (read)reentry_guard_SPI_EXCLUSIVE_AREA_01/3 (read)reentry_guard_SPI_EXCLUSIVE_AREA_01/3 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00/40 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00) @067b37e0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_00/1 (read)reentry_guard_SPI_EXCLUSIVE_AREA_00/1 (write)msr_SPI_EXCLUSIVE_AREA_00/0 (read)reentry_guard_SPI_EXCLUSIVE_AREA_00/1 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00/39 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00) @067b3540
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_00/1 (read)msr_SPI_EXCLUSIVE_AREA_00/0 (write)msr_SPI_EXCLUSIVE_AREA_00/0 (read)reentry_guard_SPI_EXCLUSIVE_AREA_00/1 (read)reentry_guard_SPI_EXCLUSIVE_AREA_00/1 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Spi_schm_read_msr/38 
Spi_schm_read_msr/38 (Spi_schm_read_msr) @067b32a0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: 
  Referring: 
  Availability: available
  Function flags: body
  Called by: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18/75 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17/73 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16/71 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15/69 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14/67 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13/65 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12/63 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11/61 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10/59 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09/57 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08/55 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07/53 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06/51 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05/49 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04/47 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03/45 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02/43 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01/41 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00/39 
  Calls: 
reentry_guard_SPI_EXCLUSIVE_AREA_18/37 (reentry_guard_SPI_EXCLUSIVE_AREA_18) @067af6c0
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18/75 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18/75 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18/75 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18/76 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18/76 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18/76 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_18/36 (msr_SPI_EXCLUSIVE_AREA_18) @067af630
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18/75 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18/75 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18/76 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_17/35 (reentry_guard_SPI_EXCLUSIVE_AREA_17) @067af5a0
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17/73 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17/73 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17/73 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17/74 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17/74 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17/74 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_17/34 (msr_SPI_EXCLUSIVE_AREA_17) @067af510
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17/73 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17/73 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17/74 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_16/33 (reentry_guard_SPI_EXCLUSIVE_AREA_16) @067af480
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16/71 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16/71 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16/71 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16/72 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16/72 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16/72 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_16/32 (msr_SPI_EXCLUSIVE_AREA_16) @067af3f0
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16/71 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16/71 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16/72 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_15/31 (reentry_guard_SPI_EXCLUSIVE_AREA_15) @067af360
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15/69 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15/69 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15/69 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15/70 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15/70 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15/70 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_15/30 (msr_SPI_EXCLUSIVE_AREA_15) @067af2d0
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15/69 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15/69 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15/70 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_14/29 (reentry_guard_SPI_EXCLUSIVE_AREA_14) @067af240
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14/67 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14/67 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14/67 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14/68 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14/68 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14/68 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_14/28 (msr_SPI_EXCLUSIVE_AREA_14) @067af1b0
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14/67 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14/67 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14/68 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_13/27 (reentry_guard_SPI_EXCLUSIVE_AREA_13) @067af120
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13/65 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13/65 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13/65 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13/66 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13/66 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13/66 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_13/26 (msr_SPI_EXCLUSIVE_AREA_13) @067af090
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13/65 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13/65 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13/66 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_12/25 (reentry_guard_SPI_EXCLUSIVE_AREA_12) @067af000
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12/63 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12/63 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12/63 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12/64 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12/64 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12/64 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_12/24 (msr_SPI_EXCLUSIVE_AREA_12) @067aaf30
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12/63 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12/63 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12/64 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_11/23 (reentry_guard_SPI_EXCLUSIVE_AREA_11) @067aaea0
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11/61 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11/61 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11/61 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11/62 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11/62 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11/62 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_11/22 (msr_SPI_EXCLUSIVE_AREA_11) @067aae10
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11/61 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11/61 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11/62 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_10/21 (reentry_guard_SPI_EXCLUSIVE_AREA_10) @067aad80
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10/59 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10/59 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10/59 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10/60 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10/60 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10/60 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_10/20 (msr_SPI_EXCLUSIVE_AREA_10) @067aacf0
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10/59 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10/59 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10/60 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_09/19 (reentry_guard_SPI_EXCLUSIVE_AREA_09) @067aac60
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09/57 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09/57 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09/57 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09/58 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09/58 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09/58 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_09/18 (msr_SPI_EXCLUSIVE_AREA_09) @067aabd0
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09/57 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09/57 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09/58 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_08/17 (reentry_guard_SPI_EXCLUSIVE_AREA_08) @067aab40
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08/55 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08/55 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08/55 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08/56 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08/56 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08/56 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_08/16 (msr_SPI_EXCLUSIVE_AREA_08) @067aaab0
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08/55 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08/55 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08/56 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_07/15 (reentry_guard_SPI_EXCLUSIVE_AREA_07) @067aaa20
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07/53 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07/53 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07/53 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07/54 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07/54 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07/54 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_07/14 (msr_SPI_EXCLUSIVE_AREA_07) @067aa990
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07/53 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07/53 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07/54 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_06/13 (reentry_guard_SPI_EXCLUSIVE_AREA_06) @067aa900
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06/51 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06/51 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06/51 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06/52 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06/52 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06/52 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_06/12 (msr_SPI_EXCLUSIVE_AREA_06) @067aa870
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06/51 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06/51 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06/52 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_05/11 (reentry_guard_SPI_EXCLUSIVE_AREA_05) @067aa7e0
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05/49 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05/49 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05/49 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05/50 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05/50 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05/50 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_05/10 (msr_SPI_EXCLUSIVE_AREA_05) @067aa750
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05/49 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05/49 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05/50 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_04/9 (reentry_guard_SPI_EXCLUSIVE_AREA_04) @067aa6c0
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04/47 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04/47 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04/47 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04/48 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04/48 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04/48 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_04/8 (msr_SPI_EXCLUSIVE_AREA_04) @067aa630
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04/47 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04/47 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04/48 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_03/7 (reentry_guard_SPI_EXCLUSIVE_AREA_03) @067aa5a0
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03/45 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03/45 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03/45 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03/46 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03/46 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03/46 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_03/6 (msr_SPI_EXCLUSIVE_AREA_03) @067aa510
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03/45 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03/45 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03/46 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_02/5 (reentry_guard_SPI_EXCLUSIVE_AREA_02) @067aa480
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02/43 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02/43 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02/43 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02/44 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02/44 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02/44 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_02/4 (msr_SPI_EXCLUSIVE_AREA_02) @067aa3f0
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02/43 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02/43 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02/44 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_01/3 (reentry_guard_SPI_EXCLUSIVE_AREA_01) @067aa360
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01/41 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01/41 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01/41 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01/42 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01/42 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01/42 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_01/2 (msr_SPI_EXCLUSIVE_AREA_01) @067aa2d0
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01/41 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01/41 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01/42 (read)
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_00/1 (reentry_guard_SPI_EXCLUSIVE_AREA_00) @067aa240
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00/39 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00/39 (read)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00/39 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00/40 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00/40 (write)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00/40 (read)
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_00/0 (msr_SPI_EXCLUSIVE_AREA_00) @067aa1b0
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00/39 (write)SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00/39 (read)SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00/40 (read)
  Availability: available
  Varpool flags:
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_18[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_18[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_18[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_18[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_18[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_18[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_18[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_18[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_18[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_17[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_17[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_17[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_17[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_17[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_17[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_17[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_17[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_17[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_16[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_16[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_16[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_16[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_16[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_16[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_16[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_16[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_16[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_15[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_15[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_15[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_15[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_15[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_15[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_15[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_15[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_15[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_14[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_14[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_14[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_14[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_14[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_14[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_14[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_14[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_14[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_13[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_13[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_13[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_13[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_13[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_13[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_13[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_13[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_13[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_12[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_12[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_12[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_12[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_12[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_12[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_12[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_12[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_12[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_11[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_11[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_11[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_11[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_11[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_11[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_11[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_11[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_11[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_10[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_10[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_10[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_10[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_10[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_10[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_10[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_10[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_10[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_09[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_09[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_09[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_09[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_09[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_09[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_09[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_09[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_09[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_08[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_08[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_08[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_08[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_08[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_08[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_08[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_08[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_08[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_07[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_07[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_07[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_07[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_07[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_07[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_07[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_07[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_07[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_06[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_06[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_06[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_06[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_06[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_06[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_06[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_06[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_06[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_05[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_05[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_05[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_05[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_05[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_05[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_05[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_05[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_05[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_04[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_04[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_04[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_04[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_04[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_04[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_04[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_04[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_04[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_03[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_03[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_03[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_03[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_03[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_03[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_03[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_03[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_03[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_02[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_02[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_02[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_02[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_02[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_02[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_02[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_02[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_02[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_01[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_01[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_01[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_01[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_01[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_01[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_01[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_01[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_01[u32CoreId] = _6;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_00[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_00[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_00[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_00[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00 ()
{
  uint32 u32CoreId;

  <bb 2> :
  u32CoreId = 0;
  _1 = reentry_guard_SPI_EXCLUSIVE_AREA_00[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _2 = Spi_schm_read_msr ();
  msr_SPI_EXCLUSIVE_AREA_00[u32CoreId] = _2;
  _3 = msr_SPI_EXCLUSIVE_AREA_00[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  _5 = reentry_guard_SPI_EXCLUSIVE_AREA_00[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_00[u32CoreId] = _6;
  return;

}


Spi_schm_read_msr ()
{
  register uint32 reg_tmp;
  uint32 D.5817;

  <bb 2> :
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp);
  D.5817 = reg_tmp;

  <bb 3> :
<L0>:
  return D.5817;

}


