--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.091ns.
--------------------------------------------------------------------------------
Slack:     -0.091ns SYSCLK
Report:    0.091ns skew fails   0.000ns timing constraint by -0.091ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X2Y11.O              RAMB16_X2Y26.CLKA                1.243  0.060
BUFGMUX_X2Y11.O              RAMB16_X2Y28.CLKA                1.241  0.058
BUFGMUX_X2Y11.O              SLICE_X22Y66.CLK                 1.271  0.088
BUFGMUX_X2Y11.O              SLICE_X24Y68.CLK                 1.268  0.085
BUFGMUX_X2Y11.O              SLICE_X25Y66.CLK                 1.272  0.089
BUFGMUX_X2Y11.O              SLICE_X25Y67.CLK                 1.270  0.087
BUFGMUX_X2Y11.O              SLICE_X25Y68.CLK                 1.268  0.085
BUFGMUX_X2Y11.O              SLICE_X26Y67.CLK                 1.271  0.088
BUFGMUX_X2Y11.O              SLICE_X26Y68.CLK                 1.268  0.085
BUFGMUX_X2Y11.O              SLICE_X27Y68.CLK                 1.268  0.085
BUFGMUX_X2Y11.O              SLICE_X30Y68.CLK                 1.247  0.064
BUFGMUX_X2Y11.O              SLICE_X31Y63.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X32Y63.CLK                 1.253  0.070
BUFGMUX_X2Y11.O              SLICE_X26Y65.CLK                 1.273  0.090
BUFGMUX_X2Y11.O              SLICE_X41Y63.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X33Y67.CLK                 1.250  0.067
BUFGMUX_X2Y11.O              SLICE_X34Y63.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X34Y66.CLK                 1.251  0.068
BUFGMUX_X2Y11.O              SLICE_X34Y67.CLK                 1.250  0.067
BUFGMUX_X2Y11.O              SLICE_X33Y63.CLK                 1.253  0.070
BUFGMUX_X2Y11.O              SLICE_X35Y67.CLK                 1.250  0.067
BUFGMUX_X2Y11.O              SLICE_X40Y63.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X39Y63.CLK                 1.253  0.070
BUFGMUX_X2Y11.O              SLICE_X42Y63.CLK                 1.250  0.067
BUFGMUX_X2Y11.O              SLICE_X48Y63.CLK                 1.250  0.067
BUFGMUX_X2Y11.O              SLICE_X49Y63.CLK                 1.250  0.067
BUFGMUX_X2Y11.O              SLICE_X32Y67.CLK                 1.250  0.067
BUFGMUX_X2Y11.O              SLICE_X32Y68.CLK                 1.247  0.064
BUFGMUX_X2Y11.O              SLICE_X31Y65.CLK                 1.253  0.070
BUFGMUX_X2Y11.O              SLICE_X30Y62.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X31Y62.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X34Y64.CLK                 1.253  0.070
BUFGMUX_X2Y11.O              SLICE_X35Y62.CLK                 1.251  0.068
BUFGMUX_X2Y11.O              SLICE_X36Y53.CLK                 1.244  0.061
BUFGMUX_X2Y11.O              SLICE_X36Y56.CLK                 1.240  0.057
BUFGMUX_X2Y11.O              SLICE_X37Y53.CLK                 1.244  0.061
BUFGMUX_X2Y11.O              SLICE_X37Y54.CLK                 1.242  0.059
BUFGMUX_X2Y11.O              SLICE_X36Y58.CLK                 1.244  0.061
BUFGMUX_X2Y11.O              SLICE_X36Y59.CLK                 1.247  0.064
BUFGMUX_X2Y11.O              SLICE_X36Y60.CLK                 1.249  0.066
BUFGMUX_X2Y11.O              SLICE_X36Y61.CLK                 1.251  0.068
BUFGMUX_X2Y11.O              SLICE_X36Y62.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X36Y63.CLK                 1.253  0.070
BUFGMUX_X2Y11.O              SLICE_X36Y64.CLK                 1.253  0.070
BUFGMUX_X2Y11.O              SLICE_X36Y65.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X28Y66.CLK                 1.272  0.089
BUFGMUX_X2Y11.O              SLICE_X29Y65.CLK                 1.273  0.090
BUFGMUX_X2Y11.O              SLICE_X29Y66.CLK                 1.272  0.089
BUFGMUX_X2Y11.O              SLICE_X30Y66.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X30Y67.CLK                 1.250  0.067
BUFGMUX_X2Y11.O              SLICE_X31Y66.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X31Y67.CLK                 1.250  0.067
BUFGMUX_X2Y11.O              SLICE_X32Y62.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X32Y66.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X33Y66.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X35Y66.CLK                 1.251  0.068
BUFGMUX_X2Y11.O              SLICE_X21Y64.CLK                 1.272  0.089
BUFGMUX_X2Y11.O              SLICE_X26Y61.CLK                 1.272  0.089
BUFGMUX_X2Y11.O              SLICE_X26Y62.CLK                 1.273  0.090
BUFGMUX_X2Y11.O              SLICE_X26Y63.CLK                 1.274  0.091
BUFGMUX_X2Y11.O              SLICE_X26Y64.CLK                 1.274  0.091
BUFGMUX_X2Y11.O              SLICE_X27Y63.CLK                 1.274  0.091
BUFGMUX_X2Y11.O              SLICE_X27Y64.CLK                 1.274  0.091
BUFGMUX_X2Y11.O              SLICE_X30Y64.CLK                 1.254  0.071
BUFGMUX_X2Y11.O              SLICE_X30Y65.CLK                 1.253  0.070
BUFGMUX_X2Y11.O              SLICE_X31Y64.CLK                 1.254  0.071
BUFGMUX_X2Y11.O              SLICE_X29Y63.CLK                 1.274  0.091
BUFGMUX_X2Y11.O              SLICE_X32Y55.CLK                 1.240  0.057
BUFGMUX_X2Y11.O              SLICE_X32Y64.CLK                 1.254  0.071
BUFGMUX_X2Y11.O              SLICE_X32Y65.CLK                 1.253  0.070
BUFGMUX_X2Y11.O              SLICE_X33Y55.CLK                 1.240  0.057
BUFGMUX_X2Y11.O              SLICE_X33Y59.CLK                 1.247  0.064
BUFGMUX_X2Y11.O              SLICE_X33Y64.CLK                 1.254  0.071
BUFGMUX_X2Y11.O              SLICE_X34Y55.CLK                 1.239  0.056
BUFGMUX_X2Y11.O              SLICE_X34Y65.CLK                 1.253  0.070
BUFGMUX_X2Y11.O              SLICE_X35Y55.CLK                 1.239  0.056
BUFGMUX_X2Y11.O              SLICE_X35Y65.CLK                 1.253  0.070
BUFGMUX_X2Y11.O              SLICE_X36Y54.CLK                 1.242  0.059
BUFGMUX_X2Y11.O              SLICE_X36Y55.CLK                 1.240  0.057
BUFGMUX_X2Y11.O              SLICE_X48Y54.CLK                 1.239  0.056
BUFGMUX_X2Y11.O              SLICE_X49Y54.CLK                 1.239  0.056
BUFGMUX_X2Y11.O              SLICE_X36Y67.CLK                 1.249  0.066
BUFGMUX_X2Y11.O              SLICE_X36Y68.CLK                 1.247  0.064
BUFGMUX_X2Y11.O              SLICE_X30Y59.CLK                 1.247  0.064
BUFGMUX_X2Y11.O              SLICE_X33Y58.CLK                 1.244  0.061
BUFGMUX_X2Y11.O              SLICE_X34Y58.CLK                 1.244  0.061
BUFGMUX_X2Y11.O              SLICE_X35Y57.CLK                 1.242  0.059
BUFGMUX_X2Y11.O              SLICE_X35Y58.CLK                 1.244  0.061
BUFGMUX_X2Y11.O              SLICE_X35Y64.CLK                 1.253  0.070
BUFGMUX_X2Y11.O              SLICE_X37Y64.CLK                 1.253  0.070
BUFGMUX_X2Y11.O              SLICE_X39Y64.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X38Y58.CLK                 1.244  0.061
BUFGMUX_X2Y11.O              SLICE_X38Y59.CLK                 1.247  0.064
BUFGMUX_X2Y11.O              SLICE_X38Y60.CLK                 1.249  0.066
BUFGMUX_X2Y11.O              SLICE_X38Y61.CLK                 1.251  0.068
BUFGMUX_X2Y11.O              SLICE_X38Y62.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X38Y63.CLK                 1.253  0.070
BUFGMUX_X2Y11.O              SLICE_X38Y64.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X38Y65.CLK                 1.251  0.068
BUFGMUX_X2Y11.O              SLICE_X24Y62.CLK                 1.273  0.090
BUFGMUX_X2Y11.O              SLICE_X24Y63.CLK                 1.273  0.090
BUFGMUX_X2Y11.O              SLICE_X25Y62.CLK                 1.273  0.090
BUFGMUX_X2Y11.O              SLICE_X26Y59.CLK                 1.268  0.085
BUFGMUX_X2Y11.O              SLICE_X27Y62.CLK                 1.273  0.090
BUFGMUX_X2Y11.O              SLICE_X28Y61.CLK                 1.272  0.089
BUFGMUX_X2Y11.O              SLICE_X28Y62.CLK                 1.273  0.090
BUFGMUX_X2Y11.O              SLICE_X28Y63.CLK                 1.274  0.091
BUFGMUX_X2Y11.O              SLICE_X33Y62.CLK                 1.252  0.069
BUFGMUX_X2Y11.O              SLICE_X33Y65.CLK                 1.253  0.070
BUFGMUX_X2Y11.O              SLICE_X37Y65.CLK                 1.252  0.069

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc2/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.269ns.
--------------------------------------------------------------------------------
Slack:     -0.269ns hit
Report:    0.269ns skew fails   0.000ns timing constraint by -0.269ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X2Y4.O               SLICE_X41Y63.AX                  1.451  0.269
BUFGMUX_X2Y4.O               SLICE_X46Y63.CLK                 1.250  0.068
BUFGMUX_X2Y4.O               SLICE_X47Y56.CLK                 1.238  0.056
BUFGMUX_X2Y4.O               SLICE_X47Y57.CLK                 1.240  0.058
BUFGMUX_X2Y4.O               SLICE_X47Y63.CLK                 1.250  0.068

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc1/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.260ns.
--------------------------------------------------------------------------------
Slack:     -0.260ns hit
Report:    0.260ns skew fails   0.000ns timing constraint by -0.260ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y6.O               SLICE_X33Y59.AX                  1.446  0.260
BUFGMUX_X3Y6.O               SLICE_X46Y53.CLK                 1.242  0.056
BUFGMUX_X3Y6.O               SLICE_X47Y48.CLK                 1.250  0.064
BUFGMUX_X3Y6.O               SLICE_X47Y49.CLK                 1.249  0.063

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6019 paths analyzed, 1454 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.613ns.
--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_23 (SLICE_X36Y23.D2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_4 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.076ns (Levels of Logic = 2)
  Clock Path Skew:      -1.502ns (0.475 - 1.977)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_4 to myprogrammer/_i000001/shiftregister_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y15.AQ      Tcko                  0.408   myprogrammer/_i000001/prescaler<7>
                                                       myprogrammer/_i000001/prescaler_4
    SLICE_X36Y13.A2      net (fanout=3)        5.209   myprogrammer/_i000001/prescaler<4>
    SLICE_X36Y13.A       Tilo                  0.205   myprogrammer/p_reset
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X36Y23.D2      net (fanout=100)      1.913   myprogrammer/_i000001/tick_n
    SLICE_X36Y23.CLK     Tas                   0.341   myprogrammer/_i000001/shiftregister<23>
                                                       myprogrammer/_i000001/Mmux__n0313671
                                                       myprogrammer/_i000001/shiftregister_23
    -------------------------------------------------  ---------------------------
    Total                                      8.076ns (0.954ns logic, 7.122ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_1 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.521ns (Levels of Logic = 2)
  Clock Path Skew:      -1.858ns (0.475 - 2.333)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_1 to myprogrammer/_i000001/shiftregister_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y14.BQ      Tcko                  0.408   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_1
    SLICE_X36Y13.A4      net (fanout=3)        4.654   myprogrammer/_i000001/prescaler<1>
    SLICE_X36Y13.A       Tilo                  0.205   myprogrammer/p_reset
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X36Y23.D2      net (fanout=100)      1.913   myprogrammer/_i000001/tick_n
    SLICE_X36Y23.CLK     Tas                   0.341   myprogrammer/_i000001/shiftregister<23>
                                                       myprogrammer/_i000001/Mmux__n0313671
                                                       myprogrammer/_i000001/shiftregister_23
    -------------------------------------------------  ---------------------------
    Total                                      7.521ns (0.954ns logic, 6.567ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_5 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.812ns (Levels of Logic = 2)
  Clock Path Skew:      -1.502ns (0.475 - 1.977)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_5 to myprogrammer/_i000001/shiftregister_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y15.BQ      Tcko                  0.408   myprogrammer/_i000001/prescaler<7>
                                                       myprogrammer/_i000001/prescaler_5
    SLICE_X36Y13.A1      net (fanout=3)        4.945   myprogrammer/_i000001/prescaler<5>
    SLICE_X36Y13.A       Tilo                  0.205   myprogrammer/p_reset
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X36Y23.D2      net (fanout=100)      1.913   myprogrammer/_i000001/tick_n
    SLICE_X36Y23.CLK     Tas                   0.341   myprogrammer/_i000001/shiftregister<23>
                                                       myprogrammer/_i000001/Mmux__n0313671
                                                       myprogrammer/_i000001/shiftregister_23
    -------------------------------------------------  ---------------------------
    Total                                      7.812ns (0.954ns logic, 6.858ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_20 (SLICE_X36Y23.A4), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_4 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.870ns (Levels of Logic = 2)
  Clock Path Skew:      -1.502ns (0.475 - 1.977)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_4 to myprogrammer/_i000001/shiftregister_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y15.AQ      Tcko                  0.408   myprogrammer/_i000001/prescaler<7>
                                                       myprogrammer/_i000001/prescaler_4
    SLICE_X36Y13.A2      net (fanout=3)        5.209   myprogrammer/_i000001/prescaler<4>
    SLICE_X36Y13.A       Tilo                  0.205   myprogrammer/p_reset
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X36Y23.A4      net (fanout=100)      1.707   myprogrammer/_i000001/tick_n
    SLICE_X36Y23.CLK     Tas                   0.341   myprogrammer/_i000001/shiftregister<23>
                                                       myprogrammer/_i000001/Mmux__n0313701
                                                       myprogrammer/_i000001/shiftregister_20
    -------------------------------------------------  ---------------------------
    Total                                      7.870ns (0.954ns logic, 6.916ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_1 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.315ns (Levels of Logic = 2)
  Clock Path Skew:      -1.858ns (0.475 - 2.333)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_1 to myprogrammer/_i000001/shiftregister_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y14.BQ      Tcko                  0.408   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_1
    SLICE_X36Y13.A4      net (fanout=3)        4.654   myprogrammer/_i000001/prescaler<1>
    SLICE_X36Y13.A       Tilo                  0.205   myprogrammer/p_reset
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X36Y23.A4      net (fanout=100)      1.707   myprogrammer/_i000001/tick_n
    SLICE_X36Y23.CLK     Tas                   0.341   myprogrammer/_i000001/shiftregister<23>
                                                       myprogrammer/_i000001/Mmux__n0313701
                                                       myprogrammer/_i000001/shiftregister_20
    -------------------------------------------------  ---------------------------
    Total                                      7.315ns (0.954ns logic, 6.361ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_5 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.606ns (Levels of Logic = 2)
  Clock Path Skew:      -1.502ns (0.475 - 1.977)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_5 to myprogrammer/_i000001/shiftregister_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y15.BQ      Tcko                  0.408   myprogrammer/_i000001/prescaler<7>
                                                       myprogrammer/_i000001/prescaler_5
    SLICE_X36Y13.A1      net (fanout=3)        4.945   myprogrammer/_i000001/prescaler<5>
    SLICE_X36Y13.A       Tilo                  0.205   myprogrammer/p_reset
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X36Y23.A4      net (fanout=100)      1.707   myprogrammer/_i000001/tick_n
    SLICE_X36Y23.CLK     Tas                   0.341   myprogrammer/_i000001/shiftregister<23>
                                                       myprogrammer/_i000001/Mmux__n0313701
                                                       myprogrammer/_i000001/shiftregister_20
    -------------------------------------------------  ---------------------------
    Total                                      7.606ns (0.954ns logic, 6.652ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_24 (SLICE_X34Y23.A1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_4 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.906ns (Levels of Logic = 2)
  Clock Path Skew:      -1.297ns (0.680 - 1.977)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_4 to myprogrammer/_i000001/shiftregister_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y15.AQ      Tcko                  0.408   myprogrammer/_i000001/prescaler<7>
                                                       myprogrammer/_i000001/prescaler_4
    SLICE_X36Y13.A2      net (fanout=3)        5.209   myprogrammer/_i000001/prescaler<4>
    SLICE_X36Y13.A       Tilo                  0.205   myprogrammer/p_reset
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X34Y23.A1      net (fanout=100)      1.795   myprogrammer/_i000001/tick_n
    SLICE_X34Y23.CLK     Tas                   0.289   myprogrammer/_i000001/shiftregister<27>
                                                       myprogrammer/_i000001/Mmux__n0313651
                                                       myprogrammer/_i000001/shiftregister_24
    -------------------------------------------------  ---------------------------
    Total                                      7.906ns (0.902ns logic, 7.004ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_1 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.351ns (Levels of Logic = 2)
  Clock Path Skew:      -1.653ns (0.680 - 2.333)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_1 to myprogrammer/_i000001/shiftregister_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y14.BQ      Tcko                  0.408   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_1
    SLICE_X36Y13.A4      net (fanout=3)        4.654   myprogrammer/_i000001/prescaler<1>
    SLICE_X36Y13.A       Tilo                  0.205   myprogrammer/p_reset
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X34Y23.A1      net (fanout=100)      1.795   myprogrammer/_i000001/tick_n
    SLICE_X34Y23.CLK     Tas                   0.289   myprogrammer/_i000001/shiftregister<27>
                                                       myprogrammer/_i000001/Mmux__n0313651
                                                       myprogrammer/_i000001/shiftregister_24
    -------------------------------------------------  ---------------------------
    Total                                      7.351ns (0.902ns logic, 6.449ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_5 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.642ns (Levels of Logic = 2)
  Clock Path Skew:      -1.297ns (0.680 - 1.977)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_5 to myprogrammer/_i000001/shiftregister_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y15.BQ      Tcko                  0.408   myprogrammer/_i000001/prescaler<7>
                                                       myprogrammer/_i000001/prescaler_5
    SLICE_X36Y13.A1      net (fanout=3)        4.945   myprogrammer/_i000001/prescaler<5>
    SLICE_X36Y13.A       Tilo                  0.205   myprogrammer/p_reset
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X34Y23.A1      net (fanout=100)      1.795   myprogrammer/_i000001/tick_n
    SLICE_X34Y23.CLK     Tas                   0.289   myprogrammer/_i000001/shiftregister<27>
                                                       myprogrammer/_i000001/Mmux__n0313651
                                                       myprogrammer/_i000001/shiftregister_24
    -------------------------------------------------  ---------------------------
    Total                                      7.642ns (0.902ns logic, 6.740ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_66 (SLICE_X42Y13.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.219ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg5_2 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_66 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.554ns (0.825 - 0.271)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg5_2 to myprogrammer/_i000001/shiftregister_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y16.CQ      Tcko                  0.200   myprogrammer/myReg5<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg5_2
    SLICE_X42Y13.C5      net (fanout=2)        0.383   myprogrammer/myReg5<2>
    SLICE_X42Y13.CLK     Tah         (-Th)    -0.190   myprogrammer/_i000001/shiftregister<67>
                                                       myprogrammer/_i000001/Mmux__n0313191
                                                       myprogrammer/_i000001/shiftregister_66
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.390ns logic, 0.383ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_79 (SLICE_X44Y14.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg3_5 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_79 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.554ns (1.257 - 0.703)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg3_5 to myprogrammer/_i000001/shiftregister_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y14.BQ      Tcko                  0.200   myprogrammer/myReg3<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg3_5
    SLICE_X44Y14.D2      net (fanout=2)        0.382   myprogrammer/myReg3<5>
    SLICE_X44Y14.CLK     Tah         (-Th)    -0.197   myprogrammer/_i000001/shiftregister<79>
                                                       myprogrammer/_i000001/Mmux__n031351
                                                       myprogrammer/_i000001/shiftregister_79
    -------------------------------------------------  ---------------------------
    Total                                      0.779ns (0.397ns logic, 0.382ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_3 (SLICE_X38Y13.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg13_1 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.908ns (Levels of Logic = 1)
  Clock Path Skew:      0.647ns (1.463 - 0.816)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg13_1 to myprogrammer/_i000001/shiftregister_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y15.BQ      Tcko                  0.198   myprogrammer/myReg13<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg13_1
    SLICE_X38Y13.D1      net (fanout=2)        0.513   myprogrammer/myReg13<1>
    SLICE_X38Y13.CLK     Tah         (-Th)    -0.197   myprogrammer/_i000001/shiftregister<3>
                                                       myprogrammer/_i000001/Mmux__n0313891
                                                       myprogrammer/_i000001/shiftregister_3
    -------------------------------------------------  ---------------------------
    Total                                      0.908ns (0.395ns logic, 0.513ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X4Y91.AX), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.879ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      11.409ns (Levels of Logic = 5)
  Clock Path Skew:      -0.159ns (2.016 - 2.175)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y50.DMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X51Y49.B6      net (fanout=2)        0.540   slaves/ipbr[0]_ipb_ack
    SLICE_X51Y49.B       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X51Y49.A5      net (fanout=1)        0.187   slaves/fabric/N01
    SLICE_X51Y49.A       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X41Y46.A4      net (fanout=8)        1.695   ipb_master_in_ipb_ack
    SLICE_X41Y46.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B4      net (fanout=1)        0.494   ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X34Y68.A1      net (fanout=4)        2.230   ipbus/trans/tx_we
    SLICE_X34Y68.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X4Y91.AX       net (fanout=65)       4.427   ipbus/trans_out_we
    SLICE_X4Y91.CLK      Tdick                 0.136   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     11.409ns (1.836ns logic, 9.573ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.825ns (data path - clock path skew + uncertainty)
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      11.380ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (2.016 - 2.150)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.AQ      Tcko                  0.408   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X51Y49.A1      net (fanout=2)        1.010   slaves/ipbr[6]_ipb_ack
    SLICE_X51Y49.A       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X41Y46.A4      net (fanout=8)        1.695   ipb_master_in_ipb_ack
    SLICE_X41Y46.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B4      net (fanout=1)        0.494   ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X34Y68.A1      net (fanout=4)        2.230   ipbus/trans/tx_we
    SLICE_X34Y68.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X4Y91.AX       net (fanout=65)       4.427   ipbus/trans_out_we
    SLICE_X4Y91.CLK      Tdick                 0.136   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     11.380ns (1.524ns logic, 9.856ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.809ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      11.337ns (Levels of Logic = 5)
  Clock Path Skew:      -0.161ns (2.016 - 2.177)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y50.AMUX    Tshcko                0.461   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X51Y49.B3      net (fanout=2)        0.468   slaves/ipbr[1]_ipb_ack
    SLICE_X51Y49.B       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X51Y49.A5      net (fanout=1)        0.187   slaves/fabric/N01
    SLICE_X51Y49.A       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X41Y46.A4      net (fanout=8)        1.695   ipb_master_in_ipb_ack
    SLICE_X41Y46.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B4      net (fanout=1)        0.494   ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X34Y68.A1      net (fanout=4)        2.230   ipbus/trans/tx_we
    SLICE_X34Y68.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X4Y91.AX       net (fanout=65)       4.427   ipbus/trans_out_we
    SLICE_X4Y91.CLK      Tdick                 0.136   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     11.337ns (1.836ns logic, 9.501ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X46Y33.BX), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.541ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB0 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.062ns (Levels of Logic = 2)
  Clock Path Skew:      -0.168ns (1.999 - 2.167)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB0 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y55.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd1_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB0
    SLICE_X32Y44.D6      net (fanout=1)        1.226   ipbus/trans/iface/state_FSM_FFd1_BRB0
    SLICE_X32Y44.D       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X31Y44.A4      net (fanout=71)       0.671   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X31Y44.A       Tilo                  0.259   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X46Y33.BX      net (fanout=10)       2.174   ipbus/pkt_tx
    SLICE_X46Y33.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (0.991ns logic, 4.071ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.102ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB3 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      4.639ns (Levels of Logic = 2)
  Clock Path Skew:      -0.152ns (1.999 - 2.151)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB3 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.DQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X32Y46.C2      net (fanout=1)        0.829   ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X32Y46.C       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X31Y44.A5      net (fanout=72)       0.628   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X31Y44.A       Tilo                  0.259   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X46Y33.BX      net (fanout=10)       2.174   ipbus/pkt_tx
    SLICE_X46Y33.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.639ns (1.008ns logic, 3.631ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.041ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      4.579ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (1.999 - 2.150)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y44.AMUX    Tshcko                0.461   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X32Y46.C4      net (fanout=1)        0.716   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X32Y46.C       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X31Y44.A5      net (fanout=72)       0.628   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X31Y44.A       Tilo                  0.259   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X46Y33.BX      net (fanout=10)       2.174   ipbus/pkt_tx
    SLICE_X46Y33.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.579ns (1.061ns logic, 3.518ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (SLICE_X11Y59.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.707ns (data path - clock path skew + uncertainty)
  Source:               clocks/rst_ipb (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (FF)
  Data Path Delay:      4.260ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (2.042 - 2.178)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: clocks/rst_ipb to ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y48.AQ      Tcko                  0.447   rst_ipb
                                                       clocks/rst_ipb
    SLICE_X11Y59.AX      net (fanout=54)       3.750   rst_ipb
    SLICE_X11Y59.CLK     Tdick                 0.063   ipbus/udp_if/clock_crossing_if/rst_ipb_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      4.260ns (0.510ns logic, 3.750ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X32Y50.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.208ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/trans/cfg/vec_out_81 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rarp_buf_0 (FF)
  Data Path Delay:      0.574ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.080 - 1.025)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/cfg/vec_out_81 to ipbus/udp_if/clock_crossing_if/rarp_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y50.CQ      Tcko                  0.200   ipbus/cfg<81>
                                                       ipbus/trans/cfg/vec_out_81
    SLICE_X32Y50.AX      net (fanout=3)        0.326   ipbus/cfg<81>
    SLICE_X32Y50.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/rarp_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rarp_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.248ns logic, 0.326ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X7Y79.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.305ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.676ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.104 - 1.044)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y77.CQ      Tcko                  0.234   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X7Y79.AX       net (fanout=1)        0.383   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X7Y79.CLK      Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.293ns logic, 0.383ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X6Y37.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.407ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (1.068 - 1.010)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.CQ      Tcko                  0.234   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X6Y37.AX       net (fanout=1)        0.501   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X6Y37.CLK      Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.275ns logic, 0.501ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X2Y54.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     10.015ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_3 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      9.531ns (Levels of Logic = 3)
  Clock Path Skew:      -0.173ns (2.002 - 2.175)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_3 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.DQ      Tcko                  0.408   ipbus/my_ip_addr_udp<3>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_3
    SLICE_X37Y51.D2      net (fanout=3)        1.410   ipbus/my_ip_addr_udp<3>
    SLICE_X37Y51.DMUX    Tilo                  0.313   ipbus/trans/cfg_dout<31>
                                                       ipbus/trans/cfg/dout<3><3>1
    SLICE_X38Y48.A2      net (fanout=1)        0.830   ipbus/trans/cfg_dout<3>
    SLICE_X38Y48.A       Tilo                  0.203   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/mux101151
    SLICE_X38Y41.D3      net (fanout=1)        0.866   ipbus/trans/tx_data<3>
    SLICE_X38Y41.D       Tilo                  0.203   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB16_X2Y54.DIA1    net (fanout=1)        4.998   ipbus/trans_out_wdata<3>
    RAMB16_X2Y54.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      9.531ns (1.427ns logic, 8.104ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB16_X1Y40.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.980ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Data Path Delay:      9.512ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (2.020 - 2.177)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y47.AQ      Tcko                  0.391   ipbus/my_ip_addr_udp<11>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_8
    SLICE_X33Y57.A3      net (fanout=4)        2.208   ipbus/my_ip_addr_udp<8>
    SLICE_X33Y57.AMUX    Tilo                  0.313   ipbus/trans/cfg_dout<30>
                                                       ipbus/trans/cfg/dout<8><8>1
    SLICE_X38Y50.C1      net (fanout=1)        1.271   ipbus/trans/cfg_dout<8>
    SLICE_X38Y50.C       Tilo                  0.204   ipbus/trans/tx_hdr
                                                       ipbus/trans/sm/mux101201
    SLICE_X28Y42.B4      net (fanout=1)        1.524   ipbus/trans/tx_data<8>
    SLICE_X28Y42.B       Tilo                  0.205   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata311
    RAMB16_X1Y40.DIA0    net (fanout=1)        3.096   ipbus/trans_out_wdata<8>
    RAMB16_X1Y40.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    -------------------------------------------------  ---------------------------
    Total                                      9.512ns (1.413ns logic, 8.099ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X2Y42.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.607ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_5 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      9.089ns (Levels of Logic = 3)
  Clock Path Skew:      -0.207ns (1.993 - 2.200)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_5 to ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y49.BQ      Tcko                  0.391   ipbus/my_ip_addr_udp<7>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_5
    SLICE_X33Y57.D2      net (fanout=3)        1.438   ipbus/my_ip_addr_udp<5>
    SLICE_X33Y57.DMUX    Tilo                  0.313   ipbus/trans/cfg_dout<30>
                                                       ipbus/trans/cfg/dout<5><5>1
    SLICE_X33Y53.D4      net (fanout=1)        0.636   ipbus/trans/cfg_dout<5>
    SLICE_X33Y53.D       Tilo                  0.259   ipbus/trans/tx_data<5>
                                                       ipbus/trans/sm/mux101171
    SLICE_X31Y41.D3      net (fanout=1)        1.316   ipbus/trans/tx_data<5>
    SLICE_X31Y41.D       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata281
    RAMB16_X2Y42.DIA1    net (fanout=1)        4.177   ipbus/trans_out_wdata<5>
    RAMB16_X2Y42.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                      9.089ns (1.522ns logic, 7.567ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X31Y31.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.149ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/req_send_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_0 (FF)
  Data Path Delay:      0.516ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (1.059 - 1.003)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_tff to ipbus/udp_if/clock_crossing_if/req_send_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.AQ      Tcko                  0.234   ipbus/udp_if/clock_crossing_if/req_send_tff
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X31Y31.BX      net (fanout=2)        0.223   ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X31Y31.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.293ns logic, 0.223ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (SLICE_X19Y26.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.342ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (FF)
  Data Path Delay:      0.708ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.073 - 1.018)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_0 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.AQ      Tcko                  0.198   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_0
    SLICE_X19Y26.AX      net (fanout=24)       0.451   ipbus/udp_if/rx_read_buffer_125<0>
    SLICE_X19Y26.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.708ns (0.257ns logic, 0.451ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (SLICE_X19Y26.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.353ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_3 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (FF)
  Data Path Delay:      0.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.073 - 1.018)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_3 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.CQ      Tcko                  0.198   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_3
    SLICE_X19Y26.DX      net (fanout=7)        0.462   ipbus/udp_if/rx_read_buffer_125<3>
    SLICE_X19Y26.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.257ns logic, 0.462ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.175ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10 (SLICE_X56Y74.B1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_7 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.139ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.478 - 0.479)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_7 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.DQ      Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_7
    SLICE_X56Y74.D2      net (fanout=19)       2.527   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<7>
    SLICE_X56Y74.DMUX    Tilo                  0.261   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<16>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT2_SW0
    SLICE_X56Y74.B1      net (fanout=1)        0.654   eth/emac0/N108
    SLICE_X56Y74.CLK     Tas                   0.289   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<16>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10
    -------------------------------------------------  ---------------------------
    Total                                      4.139ns (0.958ns logic, 3.181ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_2 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.921ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.478 - 0.481)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_2 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y83.CQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_2
    SLICE_X56Y74.D4      net (fanout=21)       1.326   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<2>
    SLICE_X56Y74.DMUX    Tilo                  0.261   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<16>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT2_SW0
    SLICE_X56Y74.B1      net (fanout=1)        0.654   eth/emac0/N108
    SLICE_X56Y74.CLK     Tas                   0.289   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<16>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.941ns logic, 1.980ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.473ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.236 - 0.244)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.AQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<30>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29
    SLICE_X56Y74.D3      net (fanout=10)       0.878   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<29>
    SLICE_X56Y74.DMUX    Tilo                  0.261   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<16>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT2_SW0
    SLICE_X56Y74.B1      net (fanout=1)        0.654   eth/emac0/N108
    SLICE_X56Y74.CLK     Tas                   0.289   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<16>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (0.941ns logic, 1.532ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3 (SLICE_X58Y89.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/rxd_r_3 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 0)
  Clock Path Skew:      -0.109ns (2.025 - 2.134)
  Source Clock:         eth/rx_clk_io rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/rxd_r_3 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y115.Q4    Tickq                 0.992   eth/rxd_r<3>
                                                       eth/rxd_r_3
    SLICE_X58Y89.DX      net (fanout=1)        2.538   eth/rxd_r<3>
    SLICE_X58Y89.CLK     Tdick                 0.136   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (1.128ns logic, 2.538ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5 (SLICE_X56Y71.B5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_6 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.752ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.473 - 0.479)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_6 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.CQ      Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_6
    SLICE_X59Y72.C1      net (fanout=18)       2.237   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<6>
    SLICE_X59Y72.C       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<27>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT282
    SLICE_X56Y71.B5      net (fanout=1)        0.559   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT281
    SLICE_X56Y71.CLK     Tas                   0.289   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<6>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT283
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (0.956ns logic, 2.796ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_3 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.435ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.473 - 0.481)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_3 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y83.DQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_3
    SLICE_X59Y72.C2      net (fanout=23)       1.937   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<3>
    SLICE_X59Y72.C       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<27>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT282
    SLICE_X56Y71.B5      net (fanout=1)        0.559   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT281
    SLICE_X56Y71.CLK     Tas                   0.289   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<6>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT283
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (0.939ns logic, 2.496ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.194ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.473 - 0.479)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.AQ      Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_4
    SLICE_X59Y72.C5      net (fanout=20)       1.679   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<4>
    SLICE_X59Y72.C       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<27>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT282
    SLICE_X56Y71.B5      net (fanout=1)        0.559   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT281
    SLICE_X56Y71.CLK     Tas                   0.289   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<6>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT283
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5
    -------------------------------------------------  ---------------------------
    Total                                      3.194ns (0.956ns logic, 2.238ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8 (SLICE_X56Y72.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.065 - 0.061)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y72.DQ      Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y72.CE      net (fanout=15)       0.202   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y72.CLK     Tckce       (-Th)     0.108   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<8>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.092ns logic, 0.202ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_7 (SLICE_X56Y72.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.065 - 0.061)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y72.DQ      Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y72.CE      net (fanout=15)       0.202   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y72.CLK     Tckce       (-Th)     0.104   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<8>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_7
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.096ns logic, 0.202ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_1 (SLICE_X49Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.076 - 0.070)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y83.BQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X49Y82.SR      net (fanout=57)       0.280   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X49Y82.CLK     Tcksr       (-Th)     0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_1
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.067ns logic, 0.280ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X44Y74.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X44Y74.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit2" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors)
 Maximum delay is   1.156ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X46Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X46Y53.CX      net (fanout=3)        0.559   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X46Y53.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (0.597ns logic, 0.559ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.BQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    SLICE_X46Y53.B5      net (fanout=1)        0.519   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>
    SLICE_X46Y53.CLK     Tas                   0.213   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.621ns logic, 0.519ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y53.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.CQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X46Y53.C5      net (fanout=1)        0.349   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X46Y53.CLK     Tas                   0.213   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.621ns logic, 0.349ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X46Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X46Y53.BX      net (fanout=3)        0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X46Y53.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.246ns logic, 0.200ns route)
                                                       (55.2% logic, 44.8% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X46Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X46Y53.AX      net (fanout=4)        0.216   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X46Y53.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.246ns logic, 0.216ns route)
                                                       (53.2% logic, 46.8% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y53.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X46Y53.A5      net (fanout=1)        0.143   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X46Y53.CLK     Tah         (-Th)    -0.121   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.321ns logic, 0.143ns route)
                                                       (69.2% logic, 30.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors)
 Maximum delay is   1.252ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (SLICE_X46Y63.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.BMUX    Tshcko                0.455   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y63.C5      net (fanout=3)        0.584   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y63.CLK     Tas                   0.213   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.668ns logic, 0.584ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (SLICE_X46Y63.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.014ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.BQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X46Y63.B5      net (fanout=3)        0.393   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X46Y63.CLK     Tas                   0.213   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.014ns (0.621ns logic, 0.393ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.AQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X46Y63.AX      net (fanout=1)        0.386   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X46Y63.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.544ns logic, 0.386ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y63.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.CQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    SLICE_X46Y63.CX      net (fanout=1)        0.185   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
    SLICE_X46Y63.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.248ns logic, 0.185ns route)
                                                       (57.3% logic, 42.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.BQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    SLICE_X46Y63.BX      net (fanout=1)        0.194   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<1>
    SLICE_X46Y63.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.248ns logic, 0.194ns route)
                                                       (56.1% logic, 43.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X46Y63.AX      net (fanout=1)        0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X46Y63.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.248ns logic, 0.198ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.393ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3
    SLICE_X48Y54.DX      net (fanout=1)        0.916   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.477ns logic, 0.916ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (SLICE_X48Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 4.296ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0
    SLICE_X48Y54.AX      net (fanout=1)        0.845   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<0>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.477ns logic, 0.845ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1 (SLICE_X48Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1
    SLICE_X48Y54.BX      net (fanout=1)        0.839   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.477ns logic, 0.839ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (SLICE_X48Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.BQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    SLICE_X48Y54.B5      net (fanout=1)        0.192   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>
    SLICE_X48Y54.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.331ns logic, 0.192ns route)
                                                       (63.3% logic, 36.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (SLICE_X48Y54.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.CQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    SLICE_X48Y54.C5      net (fanout=1)        0.192   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
    SLICE_X48Y54.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.331ns logic, 0.192ns route)
                                                       (63.3% logic, 36.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (SLICE_X49Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.AMUX    Tshcko                0.238   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    SLICE_X49Y54.AX      net (fanout=1)        0.299   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<0>
    SLICE_X49Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.297ns logic, 0.299ns route)
                                                       (49.8% logic, 50.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.495ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0 (SLICE_X48Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 4.296ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y56.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0
    SLICE_X48Y63.AX      net (fanout=1)        1.018   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<0>
    SLICE_X48Y63.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (0.477ns logic, 1.018ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_1 (SLICE_X48Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y56.CQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1
    SLICE_X48Y63.BX      net (fanout=1)        1.006   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>
    SLICE_X48Y63.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.477ns logic, 1.006ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_syn (SLICE_X41Y63.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_syn (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_syn0 to slaves/TDCchannels/dc2/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y63.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X41Y63.A5      net (fanout=1)        0.787   slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X41Y63.CLK     Tas                   0.227   slaves/TDCchannels/dc2/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn0_rt
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (0.618ns logic, 0.787ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1 (SLICE_X49Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.BMUX    Tshcko                0.238   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    SLICE_X49Y63.BX      net (fanout=1)        0.204   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<1>
    SLICE_X49Y63.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.297ns logic, 0.204ns route)
                                                       (59.3% logic, 40.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (SLICE_X48Y63.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.BQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    SLICE_X48Y63.B4      net (fanout=1)        0.218   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<1>
    SLICE_X48Y63.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<1>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.331ns logic, 0.218ns route)
                                                       (60.3% logic, 39.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2 (SLICE_X49Y63.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.CMUX    Tshcko                0.238   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    SLICE_X49Y63.CX      net (fanout=1)        0.335   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
    SLICE_X49Y63.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.297ns logic, 0.335ns route)
                                                       (47.0% logic, 53.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 66 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.934ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_15 (SLICE_X39Y61.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_15 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_15 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.934ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_15 to slaves/slave2/ipbus_out_ipb_rdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y61.DQ      Tcko                  0.447   slaves/hitcount1<15>
                                                       slaves/TDCchannels/dc1/hitCount_15
    SLICE_X39Y61.A2      net (fanout=2)        1.165   slaves/hitcount1<15>
    SLICE_X39Y61.CLK     Tas                   0.322   slaves/ipbr[2]_ipb_rdata<17>
                                                       slaves/slave2/mux611
                                                       slaves/slave2/ipbus_out_ipb_rdata_15
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (0.769ns logic, 1.165ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_31 (SLICE_X40Y60.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_31 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_31 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.878ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_31 to slaves/slave4/ipbus_out_ipb_rdata_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.DQ      Tcko                  0.408   slaves/hitcount2<31>
                                                       slaves/TDCchannels/dc2/hitCount_31
    SLICE_X40Y60.D1      net (fanout=2)        1.129   slaves/hitcount2<31>
    SLICE_X40Y60.CLK     Tas                   0.341   slaves/ipbr[4]_ipb_rdata<31>
                                                       slaves/slave4/mux2411
                                                       slaves/slave4/ipbus_out_ipb_rdata_31
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (0.749ns logic, 1.129ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_30 (SLICE_X39Y57.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_30 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_30 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_30 to slaves/slave2/ipbus_out_ipb_rdata_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.CQ      Tcko                  0.447   slaves/hitcount1<31>
                                                       slaves/TDCchannels/dc1/hitCount_30
    SLICE_X39Y57.B4      net (fanout=2)        1.183   slaves/hitcount1<30>
    SLICE_X39Y57.CLK     Tas                   0.227   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/mux2311
                                                       slaves/slave2/ipbus_out_ipb_rdata_30
    -------------------------------------------------  ---------------------------
    Total                                      1.857ns (0.674ns logic, 1.183ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_5 (SLICE_X39Y57.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_5 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.559ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_5 to slaves/slave2/ipbus_out_ipb_rdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y59.BQ      Tcko                  0.234   slaves/hitcount1<7>
                                                       slaves/TDCchannels/dc1/hitCount_5
    SLICE_X39Y57.C5      net (fanout=2)        0.170   slaves/hitcount1<5>
    SLICE_X39Y57.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/mux2711
                                                       slaves/slave2/ipbus_out_ipb_rdata_5
    -------------------------------------------------  ---------------------------
    Total                                      0.559ns (0.389ns logic, 0.170ns route)
                                                       (69.6% logic, 30.4% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_1 (SLICE_X39Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_1 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.563ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_1 to slaves/slave2/ipbus_out_ipb_rdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.BQ      Tcko                  0.234   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_1
    SLICE_X39Y57.A5      net (fanout=2)        0.174   slaves/hitcount1<1>
    SLICE_X39Y57.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/mux11111
                                                       slaves/slave2/ipbus_out_ipb_rdata_1
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.389ns logic, 0.174ns route)
                                                       (69.1% logic, 30.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_9 (SLICE_X39Y59.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_9 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_9 to slaves/slave2/ipbus_out_ipb_rdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.BQ      Tcko                  0.234   slaves/hitcount1<11>
                                                       slaves/TDCchannels/dc1/hitCount_9
    SLICE_X39Y59.C4      net (fanout=2)        0.193   slaves/hitcount1<9>
    SLICE_X39Y59.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<13>
                                                       slaves/slave2/mux31111
                                                       slaves/slave2/ipbus_out_ipb_rdata_9
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.389ns logic, 0.193ns route)
                                                       (66.8% logic, 33.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.729ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X35Y64.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.729ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y55.AQ      Tcko                  0.391   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X35Y64.A6      net (fanout=2)        1.016   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X35Y64.CLK     Tas                   0.322   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.729ns (0.713ns logic, 1.016ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X35Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y57.AQ      Tcko                  0.408   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X35Y62.A6      net (fanout=2)        0.689   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X35Y62.CLK     Tas                   0.322   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.419ns (0.730ns logic, 0.689ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X35Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.771ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y57.AQ      Tcko                  0.200   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X35Y62.A6      net (fanout=2)        0.356   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X35Y62.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.415ns logic, 0.356ns route)
                                                       (53.8% logic, 46.2% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X35Y64.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.991ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.991ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y55.AQ      Tcko                  0.198   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X35Y64.A6      net (fanout=2)        0.578   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X35Y64.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.991ns (0.413ns logic, 0.578ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_sysclk * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49427 paths analyzed, 14976 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.568ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_34 (SLICE_X3Y68.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.410ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.503 - 0.510)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/status_buffer/history_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y65.AQ      Tcko                  0.408   rst_125
                                                       clocks/rst_125
    SLICE_X15Y67.D3      net (fanout=500)      2.497   rst_125
    SLICE_X15Y67.D       Tilo                  0.259   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X8Y63.C1       net (fanout=2)        1.232   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X8Y63.C        Tilo                  0.205   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X7Y70.A5       net (fanout=7)        1.145   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X7Y70.A        Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<59>
                                                       ipbus/udp_if/status_buffer/_n0256_inv1_1
    SLICE_X3Y68.CE       net (fanout=7)        1.065   ipbus/udp_if/status_buffer/_n0256_inv1
    SLICE_X3Y68.CLK      Tceck                 0.340   ipbus/udp_if/status_buffer/history<35>
                                                       ipbus/udp_if/status_buffer/history_34
    -------------------------------------------------  ---------------------------
    Total                                      7.410ns (1.471ns logic, 5.939ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/status_buffer/history_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.366ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.595 - 0.620)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/status_buffer/history_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.AQ      Tcko                  0.391   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X15Y48.A6      net (fanout=1)        0.853   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X15Y48.A       Tilo                  0.259   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X10Y46.B4      net (fanout=282)      0.919   mac_rx_valid
    SLICE_X10Y46.B       Tilo                  0.203   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X8Y63.C3       net (fanout=533)      1.727   ipbus/udp_if/rx_reset
    SLICE_X8Y63.C        Tilo                  0.205   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X7Y70.A5       net (fanout=7)        1.145   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X7Y70.A        Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<59>
                                                       ipbus/udp_if/status_buffer/_n0256_inv1_1
    SLICE_X3Y68.CE       net (fanout=7)        1.065   ipbus/udp_if/status_buffer/_n0256_inv1
    SLICE_X3Y68.CLK      Tceck                 0.340   ipbus/udp_if/status_buffer/history<35>
                                                       ipbus/udp_if/status_buffer/history_34
    -------------------------------------------------  ---------------------------
    Total                                      7.366ns (1.657ns logic, 5.709ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.295ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.595 - 0.626)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/status_buffer/history_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.447   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X21Y59.A5      net (fanout=2)        0.382   mac_rx_last
    SLICE_X21Y59.A       Tilo                  0.259   ipbus/udp_if/last_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X15Y67.D1      net (fanout=42)       1.702   ipbus/udp_if/my_rx_last
    SLICE_X15Y67.D       Tilo                  0.259   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X8Y63.C1       net (fanout=2)        1.232   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X8Y63.C        Tilo                  0.205   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X7Y70.A5       net (fanout=7)        1.145   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X7Y70.A        Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<59>
                                                       ipbus/udp_if/status_buffer/_n0256_inv1_1
    SLICE_X3Y68.CE       net (fanout=7)        1.065   ipbus/udp_if/status_buffer/_n0256_inv1
    SLICE_X3Y68.CLK      Tceck                 0.340   ipbus/udp_if/status_buffer/history<35>
                                                       ipbus/udp_if/status_buffer/history_34
    -------------------------------------------------  ---------------------------
    Total                                      7.295ns (1.769ns logic, 5.526ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_33 (SLICE_X3Y68.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.394ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.503 - 0.510)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/status_buffer/history_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y65.AQ      Tcko                  0.408   rst_125
                                                       clocks/rst_125
    SLICE_X15Y67.D3      net (fanout=500)      2.497   rst_125
    SLICE_X15Y67.D       Tilo                  0.259   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X8Y63.C1       net (fanout=2)        1.232   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X8Y63.C        Tilo                  0.205   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X7Y70.A5       net (fanout=7)        1.145   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X7Y70.A        Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<59>
                                                       ipbus/udp_if/status_buffer/_n0256_inv1_1
    SLICE_X3Y68.CE       net (fanout=7)        1.065   ipbus/udp_if/status_buffer/_n0256_inv1
    SLICE_X3Y68.CLK      Tceck                 0.324   ipbus/udp_if/status_buffer/history<35>
                                                       ipbus/udp_if/status_buffer/history_33
    -------------------------------------------------  ---------------------------
    Total                                      7.394ns (1.455ns logic, 5.939ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/status_buffer/history_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.350ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.595 - 0.620)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/status_buffer/history_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.AQ      Tcko                  0.391   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X15Y48.A6      net (fanout=1)        0.853   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X15Y48.A       Tilo                  0.259   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X10Y46.B4      net (fanout=282)      0.919   mac_rx_valid
    SLICE_X10Y46.B       Tilo                  0.203   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X8Y63.C3       net (fanout=533)      1.727   ipbus/udp_if/rx_reset
    SLICE_X8Y63.C        Tilo                  0.205   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X7Y70.A5       net (fanout=7)        1.145   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X7Y70.A        Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<59>
                                                       ipbus/udp_if/status_buffer/_n0256_inv1_1
    SLICE_X3Y68.CE       net (fanout=7)        1.065   ipbus/udp_if/status_buffer/_n0256_inv1
    SLICE_X3Y68.CLK      Tceck                 0.324   ipbus/udp_if/status_buffer/history<35>
                                                       ipbus/udp_if/status_buffer/history_33
    -------------------------------------------------  ---------------------------
    Total                                      7.350ns (1.641ns logic, 5.709ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.279ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.595 - 0.626)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/status_buffer/history_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.447   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X21Y59.A5      net (fanout=2)        0.382   mac_rx_last
    SLICE_X21Y59.A       Tilo                  0.259   ipbus/udp_if/last_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X15Y67.D1      net (fanout=42)       1.702   ipbus/udp_if/my_rx_last
    SLICE_X15Y67.D       Tilo                  0.259   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X8Y63.C1       net (fanout=2)        1.232   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X8Y63.C        Tilo                  0.205   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X7Y70.A5       net (fanout=7)        1.145   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X7Y70.A        Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<59>
                                                       ipbus/udp_if/status_buffer/_n0256_inv1_1
    SLICE_X3Y68.CE       net (fanout=7)        1.065   ipbus/udp_if/status_buffer/_n0256_inv1
    SLICE_X3Y68.CLK      Tceck                 0.324   ipbus/udp_if/status_buffer/history<35>
                                                       ipbus/udp_if/status_buffer/history_33
    -------------------------------------------------  ---------------------------
    Total                                      7.279ns (1.753ns logic, 5.526ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_35 (SLICE_X3Y68.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.386ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.503 - 0.510)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/status_buffer/history_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y65.AQ      Tcko                  0.408   rst_125
                                                       clocks/rst_125
    SLICE_X15Y67.D3      net (fanout=500)      2.497   rst_125
    SLICE_X15Y67.D       Tilo                  0.259   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X8Y63.C1       net (fanout=2)        1.232   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X8Y63.C        Tilo                  0.205   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X7Y70.A5       net (fanout=7)        1.145   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X7Y70.A        Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<59>
                                                       ipbus/udp_if/status_buffer/_n0256_inv1_1
    SLICE_X3Y68.CE       net (fanout=7)        1.065   ipbus/udp_if/status_buffer/_n0256_inv1
    SLICE_X3Y68.CLK      Tceck                 0.316   ipbus/udp_if/status_buffer/history<35>
                                                       ipbus/udp_if/status_buffer/history_35
    -------------------------------------------------  ---------------------------
    Total                                      7.386ns (1.447ns logic, 5.939ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/status_buffer/history_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.342ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.595 - 0.620)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/status_buffer/history_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.AQ      Tcko                  0.391   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X15Y48.A6      net (fanout=1)        0.853   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X15Y48.A       Tilo                  0.259   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X10Y46.B4      net (fanout=282)      0.919   mac_rx_valid
    SLICE_X10Y46.B       Tilo                  0.203   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X8Y63.C3       net (fanout=533)      1.727   ipbus/udp_if/rx_reset
    SLICE_X8Y63.C        Tilo                  0.205   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X7Y70.A5       net (fanout=7)        1.145   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X7Y70.A        Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<59>
                                                       ipbus/udp_if/status_buffer/_n0256_inv1_1
    SLICE_X3Y68.CE       net (fanout=7)        1.065   ipbus/udp_if/status_buffer/_n0256_inv1
    SLICE_X3Y68.CLK      Tceck                 0.316   ipbus/udp_if/status_buffer/history<35>
                                                       ipbus/udp_if/status_buffer/history_35
    -------------------------------------------------  ---------------------------
    Total                                      7.342ns (1.633ns logic, 5.709ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.271ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.595 - 0.626)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/status_buffer/history_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.447   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X21Y59.A5      net (fanout=2)        0.382   mac_rx_last
    SLICE_X21Y59.A       Tilo                  0.259   ipbus/udp_if/last_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X15Y67.D1      net (fanout=42)       1.702   ipbus/udp_if/my_rx_last
    SLICE_X15Y67.D       Tilo                  0.259   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X8Y63.C1       net (fanout=2)        1.232   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X8Y63.C        Tilo                  0.205   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X7Y70.A5       net (fanout=7)        1.145   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X7Y70.A        Tilo                  0.259   ipbus/udp_if/status_buffer/ipbus_in<59>
                                                       ipbus/udp_if/status_buffer/_n0256_inv1_1
    SLICE_X3Y68.CE       net (fanout=7)        1.065   ipbus/udp_if/status_buffer/_n0256_inv1
    SLICE_X3Y68.CLK      Tceck                 0.316   ipbus/udp_if/status_buffer/history<35>
                                                       ipbus/udp_if/status_buffer/history_35
    -------------------------------------------------  ---------------------------
    Total                                      7.271ns (1.745ns logic, 5.526ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_rx_ram/Mram_ram22 (RAMB16_X1Y18.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/payload/payload_data_sig_2 (FF)
  Destination:          ipbus/udp_if/ipbus_rx_ram/Mram_ram22 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.069 - 0.071)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/payload/payload_data_sig_2 to ipbus/udp_if/ipbus_rx_ram/Mram_ram22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.198   ipbus/udp_if/payload_data<3>
                                                       ipbus/udp_if/payload/payload_data_sig_2
    RAMB16_X1Y18.DIA0    net (fanout=5)        0.227   ipbus/udp_if/payload_data<2>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   ipbus/udp_if/ipbus_rx_ram/Mram_ram22
                                                       ipbus/udp_if/ipbus_rx_ram/Mram_ram22
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.145ns logic, 0.227ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2 (SLICE_X50Y99.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_2 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_2 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.CQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_2
    SLICE_X50Y99.CX      net (fanout=1)        0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2<2>
    SLICE_X50Y99.CLK     Tckdi       (-Th)    -0.048   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.246ns logic, 0.131ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_39 (SLICE_X8Y47.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_38 (FF)
  Destination:          ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_38 to ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.CQ       Tcko                  0.200   ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<39>
                                                       ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_38
    SLICE_X8Y47.DX       net (fanout=1)        0.131   ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<38>
    SLICE_X8Y47.CLK      Tckdi       (-Th)    -0.048   ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<39>
                                                       ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_39
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X3Y50.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X0Y50.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X3Y46.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_sysclk * 0.3125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31713 paths analyzed, 3360 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.711ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAMB16_X0Y50.WEA3), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.624ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.553 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y50.DMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X51Y49.B6      net (fanout=2)        0.540   slaves/ipbr[0]_ipb_ack
    SLICE_X51Y49.B       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X51Y49.A5      net (fanout=1)        0.187   slaves/fabric/N01
    SLICE_X51Y49.A       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X41Y46.A4      net (fanout=8)        1.695   ipb_master_in_ipb_ack
    SLICE_X41Y46.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B4      net (fanout=1)        0.494   ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X34Y68.A1      net (fanout=4)        2.230   ipbus/trans/tx_we
    SLICE_X34Y68.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA3    net (fanout=65)       5.478   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram11
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    -------------------------------------------------  ---------------------------
    Total                                     12.624ns (2.000ns logic, 10.624ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.595ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.553 - 0.580)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.AQ      Tcko                  0.408   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X51Y49.A1      net (fanout=2)        1.010   slaves/ipbr[6]_ipb_ack
    SLICE_X51Y49.A       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X41Y46.A4      net (fanout=8)        1.695   ipb_master_in_ipb_ack
    SLICE_X41Y46.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B4      net (fanout=1)        0.494   ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X34Y68.A1      net (fanout=4)        2.230   ipbus/trans/tx_we
    SLICE_X34Y68.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA3    net (fanout=65)       5.478   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram11
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    -------------------------------------------------  ---------------------------
    Total                                     12.595ns (1.688ns logic, 10.907ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.552ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.553 - 0.607)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y50.AMUX    Tshcko                0.461   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X51Y49.B3      net (fanout=2)        0.468   slaves/ipbr[1]_ipb_ack
    SLICE_X51Y49.B       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X51Y49.A5      net (fanout=1)        0.187   slaves/fabric/N01
    SLICE_X51Y49.A       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X41Y46.A4      net (fanout=8)        1.695   ipb_master_in_ipb_ack
    SLICE_X41Y46.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B4      net (fanout=1)        0.494   ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X34Y68.A1      net (fanout=4)        2.230   ipbus/trans/tx_we
    SLICE_X34Y68.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA3    net (fanout=65)       5.478   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram11
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    -------------------------------------------------  ---------------------------
    Total                                     12.552ns (2.000ns logic, 10.552ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAMB16_X0Y50.WEA0), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.574ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.553 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y50.DMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X51Y49.B6      net (fanout=2)        0.540   slaves/ipbr[0]_ipb_ack
    SLICE_X51Y49.B       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X51Y49.A5      net (fanout=1)        0.187   slaves/fabric/N01
    SLICE_X51Y49.A       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X41Y46.A4      net (fanout=8)        1.695   ipb_master_in_ipb_ack
    SLICE_X41Y46.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B4      net (fanout=1)        0.494   ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X34Y68.A1      net (fanout=4)        2.230   ipbus/trans/tx_we
    SLICE_X34Y68.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA0    net (fanout=65)       5.478   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram11
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    -------------------------------------------------  ---------------------------
    Total                                     12.574ns (1.950ns logic, 10.624ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.545ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.553 - 0.580)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.AQ      Tcko                  0.408   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X51Y49.A1      net (fanout=2)        1.010   slaves/ipbr[6]_ipb_ack
    SLICE_X51Y49.A       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X41Y46.A4      net (fanout=8)        1.695   ipb_master_in_ipb_ack
    SLICE_X41Y46.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B4      net (fanout=1)        0.494   ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X34Y68.A1      net (fanout=4)        2.230   ipbus/trans/tx_we
    SLICE_X34Y68.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA0    net (fanout=65)       5.478   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram11
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    -------------------------------------------------  ---------------------------
    Total                                     12.545ns (1.638ns logic, 10.907ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.502ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.553 - 0.607)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y50.AMUX    Tshcko                0.461   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X51Y49.B3      net (fanout=2)        0.468   slaves/ipbr[1]_ipb_ack
    SLICE_X51Y49.B       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X51Y49.A5      net (fanout=1)        0.187   slaves/fabric/N01
    SLICE_X51Y49.A       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X41Y46.A4      net (fanout=8)        1.695   ipb_master_in_ipb_ack
    SLICE_X41Y46.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B4      net (fanout=1)        0.494   ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X34Y68.A1      net (fanout=4)        2.230   ipbus/trans/tx_we
    SLICE_X34Y68.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA0    net (fanout=65)       5.478   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram11
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    -------------------------------------------------  ---------------------------
    Total                                     12.502ns (1.950ns logic, 10.552ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAMB16_X0Y50.WEA1), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.574ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.553 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y50.DMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X51Y49.B6      net (fanout=2)        0.540   slaves/ipbr[0]_ipb_ack
    SLICE_X51Y49.B       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X51Y49.A5      net (fanout=1)        0.187   slaves/fabric/N01
    SLICE_X51Y49.A       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X41Y46.A4      net (fanout=8)        1.695   ipb_master_in_ipb_ack
    SLICE_X41Y46.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B4      net (fanout=1)        0.494   ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X34Y68.A1      net (fanout=4)        2.230   ipbus/trans/tx_we
    SLICE_X34Y68.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA1    net (fanout=65)       5.478   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram11
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    -------------------------------------------------  ---------------------------
    Total                                     12.574ns (1.950ns logic, 10.624ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.545ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.553 - 0.580)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.AQ      Tcko                  0.408   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X51Y49.A1      net (fanout=2)        1.010   slaves/ipbr[6]_ipb_ack
    SLICE_X51Y49.A       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X41Y46.A4      net (fanout=8)        1.695   ipb_master_in_ipb_ack
    SLICE_X41Y46.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B4      net (fanout=1)        0.494   ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X34Y68.A1      net (fanout=4)        2.230   ipbus/trans/tx_we
    SLICE_X34Y68.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA1    net (fanout=65)       5.478   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram11
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    -------------------------------------------------  ---------------------------
    Total                                     12.545ns (1.638ns logic, 10.907ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.502ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.553 - 0.607)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y50.AMUX    Tshcko                0.461   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X51Y49.B3      net (fanout=2)        0.468   slaves/ipbr[1]_ipb_ack
    SLICE_X51Y49.B       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X51Y49.A5      net (fanout=1)        0.187   slaves/fabric/N01
    SLICE_X51Y49.A       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X41Y46.A4      net (fanout=8)        1.695   ipb_master_in_ipb_ack
    SLICE_X41Y46.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B4      net (fanout=1)        0.494   ipbus/trans/sm/tx_we1
    SLICE_X41Y46.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X34Y68.A1      net (fanout=4)        2.230   ipbus/trans/tx_we
    SLICE_X34Y68.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y50.WEA1    net (fanout=65)       5.478   ipbus/trans_out_we
    RAMB16_X0Y50.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram11
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    -------------------------------------------------  ---------------------------
    Total                                     12.502ns (1.950ns logic, 10.552ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_2 (SLICE_X31Y31.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/req_send_buf_1 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_buf_1 to ipbus/udp_if/clock_crossing_if/req_send_buf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y31.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_1
    SLICE_X31Y31.DX      net (fanout=2)        0.136   ipbus/udp_if/clock_crossing_if/req_send_buf<1>
    SLICE_X31Y31.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_2
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buffer_2 (SLICE_X19Y26.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buffer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 to ipbus/udp_if/clock_crossing_if/rx_read_buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2
    SLICE_X19Y26.C5      net (fanout=1)        0.051   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<2>
    SLICE_X19Y26.CLK     Tah         (-Th)    -0.155   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<2>_rt
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buffer_2 (SLICE_X23Y96.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/tx_write_buffer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2 to ipbus/udp_if/clock_crossing_if/tx_write_buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2
    SLICE_X23Y96.C5      net (fanout=1)        0.051   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<2>
    SLICE_X23Y96.CLK     Tah         (-Th)    -0.155   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<2>_rt
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X3Y50.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Location pin: RAMB16_X0Y50.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Location pin: RAMB16_X3Y46.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y57.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y49.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.812ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (SLICE_X46Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.302ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.145 - 0.154)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X46Y54.BX      net (fanout=3)        0.775   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.527ns logic, 0.775ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X46Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.248ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.145 - 0.154)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X46Y54.CX      net (fanout=3)        0.651   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (0.597ns logic, 0.651ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (SLICE_X46Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.175ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.BMUX    Tshcko                0.455   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y62.CX      net (fanout=3)        0.584   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y62.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.175ns (0.591ns logic, 0.584ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (SLICE_X46Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.BQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X46Y61.B5      net (fanout=3)        0.084   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X46Y61.CLK     Tah         (-Th)    -0.121   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.321ns logic, 0.084ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y54.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y54.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (SLICE_X46Y61.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X46Y61.A6      net (fanout=4)        0.037   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X46Y61.CLK     Tah         (-Th)    -0.190   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<0>11_INV_0
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0/CK
  Location pin: SLICE_X46Y61.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2/CK
  Location pin: SLICE_X46Y61.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3476 paths analyzed, 1478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.802ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (SLICE_X26Y61.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.599 - 0.610)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y65.AQ      Tcko                  0.447   slaves/TDCchannels/dc1/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    SLICE_X35Y65.A1      net (fanout=1)        1.127   slaves/TDCchannels/dc1/TDCcore/fifo_empty
    SLICE_X35Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       slaves/TDCchannels/dc1/TDCcore/fifo_data_available1_INV_0
    SLICE_X33Y65.A5      net (fanout=5)        0.392   slaves/TDCchannels/dc1/fifo_data_available
    SLICE_X33Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/FSMstate_read_fifo1
    SLICE_X33Y64.A6      net (fanout=2)        0.284   slaves/TDCchannels/dc1/read_fifo
    SLICE_X33Y64.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y61.CE      net (fanout=8)        1.331   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y61.CLK     Tceck                 0.331   slaves/TDCchannels/dc1/TDCfifo_dout<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (1.555ns logic, 3.134ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/FSMstate_FSM_FFd4 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.075ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/FSMstate_FSM_FFd4 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.BQ      Tcko                  0.408   slaves/TDCchannels/dc1/FSMstate_FSM_FFd4
                                                       slaves/TDCchannels/dc1/FSMstate_FSM_FFd4
    SLICE_X33Y65.A1      net (fanout=3)        1.203   slaves/TDCchannels/dc1/FSMstate_FSM_FFd4
    SLICE_X33Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/FSMstate_read_fifo1
    SLICE_X33Y64.A6      net (fanout=2)        0.284   slaves/TDCchannels/dc1/read_fifo
    SLICE_X33Y64.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y61.CE      net (fanout=8)        1.331   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y61.CLK     Tceck                 0.331   slaves/TDCchannels/dc1/TDCfifo_dout<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      4.075ns (1.257ns logic, 2.818ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/FSMstate_FSM_FFd6 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Requirement:          5.208ns
  Data Path Delay:      3.943ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/FSMstate_FSM_FFd6 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/FSMstate_FSM_FFd6
                                                       slaves/TDCchannels/dc1/FSMstate_FSM_FFd6
    SLICE_X33Y65.A3      net (fanout=3)        1.088   slaves/TDCchannels/dc1/FSMstate_FSM_FFd6
    SLICE_X33Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/FSMstate_read_fifo1
    SLICE_X33Y64.A6      net (fanout=2)        0.284   slaves/TDCchannels/dc1/read_fifo
    SLICE_X33Y64.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y61.CE      net (fanout=8)        1.331   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y61.CLK     Tceck                 0.331   slaves/TDCchannels/dc1/TDCfifo_dout<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      3.943ns (1.240ns logic, 2.703ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (SLICE_X26Y61.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.653ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.599 - 0.610)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y65.AQ      Tcko                  0.447   slaves/TDCchannels/dc1/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    SLICE_X35Y65.A1      net (fanout=1)        1.127   slaves/TDCchannels/dc1/TDCcore/fifo_empty
    SLICE_X35Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       slaves/TDCchannels/dc1/TDCcore/fifo_data_available1_INV_0
    SLICE_X33Y65.A5      net (fanout=5)        0.392   slaves/TDCchannels/dc1/fifo_data_available
    SLICE_X33Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/FSMstate_read_fifo1
    SLICE_X33Y64.A6      net (fanout=2)        0.284   slaves/TDCchannels/dc1/read_fifo
    SLICE_X33Y64.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y61.CE      net (fanout=8)        1.331   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y61.CLK     Tceck                 0.295   slaves/TDCchannels/dc1/TDCfifo_dout<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    -------------------------------------------------  ---------------------------
    Total                                      4.653ns (1.519ns logic, 3.134ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/FSMstate_FSM_FFd4 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.039ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/FSMstate_FSM_FFd4 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.BQ      Tcko                  0.408   slaves/TDCchannels/dc1/FSMstate_FSM_FFd4
                                                       slaves/TDCchannels/dc1/FSMstate_FSM_FFd4
    SLICE_X33Y65.A1      net (fanout=3)        1.203   slaves/TDCchannels/dc1/FSMstate_FSM_FFd4
    SLICE_X33Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/FSMstate_read_fifo1
    SLICE_X33Y64.A6      net (fanout=2)        0.284   slaves/TDCchannels/dc1/read_fifo
    SLICE_X33Y64.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y61.CE      net (fanout=8)        1.331   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y61.CLK     Tceck                 0.295   slaves/TDCchannels/dc1/TDCfifo_dout<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    -------------------------------------------------  ---------------------------
    Total                                      4.039ns (1.221ns logic, 2.818ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/FSMstate_FSM_FFd6 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Requirement:          5.208ns
  Data Path Delay:      3.907ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/FSMstate_FSM_FFd6 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/FSMstate_FSM_FFd6
                                                       slaves/TDCchannels/dc1/FSMstate_FSM_FFd6
    SLICE_X33Y65.A3      net (fanout=3)        1.088   slaves/TDCchannels/dc1/FSMstate_FSM_FFd6
    SLICE_X33Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/FSMstate_read_fifo1
    SLICE_X33Y64.A6      net (fanout=2)        0.284   slaves/TDCchannels/dc1/read_fifo
    SLICE_X33Y64.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y61.CE      net (fanout=8)        1.331   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y61.CLK     Tceck                 0.295   slaves/TDCchannels/dc1/TDCfifo_dout<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    -------------------------------------------------  ---------------------------
    Total                                      3.907ns (1.204ns logic, 2.703ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (SLICE_X26Y61.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.634ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.599 - 0.610)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y65.AQ      Tcko                  0.447   slaves/TDCchannels/dc1/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    SLICE_X35Y65.A1      net (fanout=1)        1.127   slaves/TDCchannels/dc1/TDCcore/fifo_empty
    SLICE_X35Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       slaves/TDCchannels/dc1/TDCcore/fifo_data_available1_INV_0
    SLICE_X33Y65.A5      net (fanout=5)        0.392   slaves/TDCchannels/dc1/fifo_data_available
    SLICE_X33Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/FSMstate_read_fifo1
    SLICE_X33Y64.A6      net (fanout=2)        0.284   slaves/TDCchannels/dc1/read_fifo
    SLICE_X33Y64.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y61.CE      net (fanout=8)        1.331   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y61.CLK     Tceck                 0.276   slaves/TDCchannels/dc1/TDCfifo_dout<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    -------------------------------------------------  ---------------------------
    Total                                      4.634ns (1.500ns logic, 3.134ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/FSMstate_FSM_FFd4 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.020ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/FSMstate_FSM_FFd4 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.BQ      Tcko                  0.408   slaves/TDCchannels/dc1/FSMstate_FSM_FFd4
                                                       slaves/TDCchannels/dc1/FSMstate_FSM_FFd4
    SLICE_X33Y65.A1      net (fanout=3)        1.203   slaves/TDCchannels/dc1/FSMstate_FSM_FFd4
    SLICE_X33Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/FSMstate_read_fifo1
    SLICE_X33Y64.A6      net (fanout=2)        0.284   slaves/TDCchannels/dc1/read_fifo
    SLICE_X33Y64.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y61.CE      net (fanout=8)        1.331   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y61.CLK     Tceck                 0.276   slaves/TDCchannels/dc1/TDCfifo_dout<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    -------------------------------------------------  ---------------------------
    Total                                      4.020ns (1.202ns logic, 2.818ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/FSMstate_FSM_FFd6 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (FF)
  Requirement:          5.208ns
  Data Path Delay:      3.888ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/FSMstate_FSM_FFd6 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/FSMstate_FSM_FFd6
                                                       slaves/TDCchannels/dc1/FSMstate_FSM_FFd6
    SLICE_X33Y65.A3      net (fanout=3)        1.088   slaves/TDCchannels/dc1/FSMstate_FSM_FFd6
    SLICE_X33Y65.A       Tilo                  0.259   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/FSMstate_read_fifo1
    SLICE_X33Y64.A6      net (fanout=2)        0.284   slaves/TDCchannels/dc1/read_fifo
    SLICE_X33Y64.A       Tilo                  0.259   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X26Y61.CE      net (fanout=8)        1.331   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X26Y61.CLK     Tceck                 0.276   slaves/TDCchannels/dc1/TDCfifo_dout<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    -------------------------------------------------  ---------------------------
    Total                                      3.888ns (1.185ns logic, 2.703ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd2 (SLICE_X35Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.066 - 0.063)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1 to slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y55.AMUX    Tshcko                0.238   slaves/TDCchannels/dc1/TDCcore/FSMstate[3]_GND_469_o_AND_373_o
                                                       slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1
    SLICE_X35Y55.SR      net (fanout=4)        0.283   slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1
    SLICE_X35Y55.CLK     Tcksr       (-Th)     0.131   slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.107ns logic, 0.283ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/DP (SLICE_X22Y66.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 to slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y66.AQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0
    SLICE_X22Y66.D1      net (fanout=11)       0.486   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<0>
    SLICE_X22Y66.CLK     Tah         (-Th)     0.293   slaves/TDCchannels/dc2/TDCfifo_dout<6>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (-0.095ns logic, 0.486ns route)
                                                       (-24.3% logic, 124.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31/DP (SLICE_X22Y66.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 to slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y66.AQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0
    SLICE_X22Y66.D1      net (fanout=11)       0.486   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<0>
    SLICE_X22Y66.CLK     Tah         (-Th)     0.293   slaves/TDCchannels/dc2/TDCfifo_dout<6>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (-0.095ns logic, 0.486ns route)
                                                       (-24.3% logic, 124.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKA
  Logical resource: slaves/RAM2/Mram_ram/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKA
  Logical resource: slaves/RAM1/Mram_ram/CLKA
  Location pin: RAMB16_X2Y28.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 3.478ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout2
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  14.787ns.
--------------------------------------------------------------------------------

Paths for end point gmii_tx_er (G18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 14.787ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_er (FF)
  Destination:          gmii_tx_er (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.275ns (Levels of Logic = 1)
  Clock Path Delay:     9.221ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp622.IMUX
    DCM_X0Y3.CLKIN       net (fanout=113)      5.414   sysclk_b
    DCM_X0Y3.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.718   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y84.CLK     net (fanout=978)      1.220   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.221ns (1.869ns logic, 7.352ns route)
                                                       (20.3% logic, 79.7% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_er to gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y84.BQ      Tcko                  0.447   gmii_tx_er_OBUF
                                                       eth/gmii_tx_er
    G18.O                net (fanout=1)        2.447   gmii_tx_er_OBUF
    G18.PAD              Tioop                 2.381   gmii_tx_er
                                                       gmii_tx_er_OBUF
                                                       gmii_tx_er
    -------------------------------------------------  ---------------------------
    Total                                      5.275ns (2.828ns logic, 2.447ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_en (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 14.694ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_en (FF)
  Destination:          gmii_tx_en (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.182ns (Levels of Logic = 1)
  Clock Path Delay:     9.221ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp622.IMUX
    DCM_X0Y3.CLKIN       net (fanout=113)      5.414   sysclk_b
    DCM_X0Y3.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.718   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y84.CLK     net (fanout=978)      1.220   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.221ns (1.869ns logic, 7.352ns route)
                                                       (20.3% logic, 79.7% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_en to gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y84.BMUX    Tshcko                0.488   gmii_tx_er_OBUF
                                                       eth/gmii_tx_en
    H15.O                net (fanout=1)        2.313   gmii_tx_en_OBUF
    H15.PAD              Tioop                 2.381   gmii_tx_en
                                                       gmii_tx_en_OBUF
                                                       gmii_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      5.182ns (2.869ns logic, 2.313ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<4> (J13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 14.566ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_4 (FF)
  Destination:          gmii_txd<4> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.024ns (Levels of Logic = 1)
  Clock Path Delay:     9.251ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp622.IMUX
    DCM_X0Y3.CLKIN       net (fanout=113)      5.414   sysclk_b
    DCM_X0Y3.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.718   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y78.CLK     net (fanout=978)      1.250   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.251ns (1.869ns logic, 7.382ns route)
                                                       (20.2% logic, 79.8% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_4 to gmii_txd<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y78.AQ      Tcko                  0.447   gmii_txd_4_OBUF
                                                       eth/gmii_txd_4
    J13.O                net (fanout=1)        2.196   gmii_txd_4_OBUF
    J13.PAD              Tioop                 2.381   gmii_txd<4>
                                                       gmii_txd_4_OBUF
                                                       gmii_txd<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.024ns (2.828ns logic, 2.196ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<3> (K13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 7.807ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_3 (FF)
  Destination:          gmii_txd<3> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.600ns (Levels of Logic = 1)
  Clock Path Delay:     5.498ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp622.IMUX
    DCM_X0Y3.CLKIN       net (fanout=113)      3.413   sysclk_b
    DCM_X0Y3.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y85.CLK     net (fanout=978)      0.670   clk125
    -------------------------------------------------  ---------------------------
    Total                                      5.498ns (1.152ns logic, 4.346ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_3 to gmii_txd<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y85.DQ      Tcko                  0.198   gmii_txd_3_OBUF
                                                       eth/gmii_txd_3
    K13.O                net (fanout=1)        1.006   gmii_txd_3_OBUF
    K13.PAD              Tioop                 1.396   gmii_txd<3>
                                                       gmii_txd_3_OBUF
                                                       gmii_txd<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (1.594ns logic, 1.006ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<5> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 7.829ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_5 (FF)
  Destination:          gmii_txd<5> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.625ns (Levels of Logic = 1)
  Clock Path Delay:     5.495ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp622.IMUX
    DCM_X0Y3.CLKIN       net (fanout=113)      3.413   sysclk_b
    DCM_X0Y3.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y89.CLK     net (fanout=978)      0.667   clk125
    -------------------------------------------------  ---------------------------
    Total                                      5.495ns (1.152ns logic, 4.343ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_5 to gmii_txd<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y89.AQ      Tcko                  0.198   gmii_txd_5_OBUF
                                                       eth/gmii_txd_5
    G14.O                net (fanout=1)        1.031   gmii_txd_5_OBUF
    G14.PAD              Tioop                 1.396   gmii_txd<5>
                                                       gmii_txd_5_OBUF
                                                       gmii_txd<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.625ns (1.594ns logic, 1.031ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<6> (H12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 7.850ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_6 (FF)
  Destination:          gmii_txd<6> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 1)
  Clock Path Delay:     5.493ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp622.IMUX
    DCM_X0Y3.CLKIN       net (fanout=113)      3.413   sysclk_b
    DCM_X0Y3.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y88.CLK     net (fanout=978)      0.665   clk125
    -------------------------------------------------  ---------------------------
    Total                                      5.493ns (1.152ns logic, 4.341ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_6 to gmii_txd<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y88.AQ      Tcko                  0.198   gmii_txd_6_OBUF
                                                       eth/gmii_txd_6
    H12.O                net (fanout=1)        1.054   gmii_txd_6_OBUF
    H12.PAD              Tioop                 1.396   gmii_txd<6>
                                                       gmii_txd_6_OBUF
                                                       gmii_txd<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (1.594ns logic, 1.054ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp622.IMUX.4
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp628.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp622.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp622.IMUX.1
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp628.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp622.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp622.IMUX.2
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp628.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp622.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp622.IMUX.3
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp628.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp622.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp622.IMUX.6
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp628.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp622.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp622.IMUX.15
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp628.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp622.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      9.613ns|      9.460ns|            0|            0|         6019|        84634|
| TS_clocks_clk_125_i           |      8.000ns|      7.568ns|          N/A|            0|            0|        49427|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     12.711ns|          N/A|            0|            0|        31713|            0|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.812ns|          N/A|            0|            0|           18|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      4.802ns|          N/A|            0|            0|         3476|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      4.175ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        14.694(R)|      SLOW  |         8.318(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        14.787(R)|      SLOW  |         8.398(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        14.190(R)|      SLOW  |         8.032(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        14.181(R)|      SLOW  |         8.028(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        14.329(R)|      SLOW  |         8.107(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        13.863(R)|      SLOW  |         7.807(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        14.566(R)|      SLOW  |         8.235(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        13.876(R)|      SLOW  |         7.829(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        13.903(R)|      SLOW  |         7.850(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        13.970(R)|      SLOW  |         7.909(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    4.175|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   12.711|         |    1.406|         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 0.924 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       14.694|      SLOW  |        8.318|      FAST  |         0.831|
gmii_tx_er                                     |       14.787|      SLOW  |        8.398|      FAST  |         0.924|
gmii_txd<0>                                    |       14.190|      SLOW  |        8.032|      FAST  |         0.327|
gmii_txd<1>                                    |       14.181|      SLOW  |        8.028|      FAST  |         0.318|
gmii_txd<2>                                    |       14.329|      SLOW  |        8.107|      FAST  |         0.466|
gmii_txd<3>                                    |       13.863|      SLOW  |        7.807|      FAST  |         0.000|
gmii_txd<4>                                    |       14.566|      SLOW  |        8.235|      FAST  |         0.703|
gmii_txd<5>                                    |       13.876|      SLOW  |        7.829|      FAST  |         0.013|
gmii_txd<6>                                    |       13.903|      SLOW  |        7.850|      FAST  |         0.040|
gmii_txd<7>                                    |       13.970|      SLOW  |        7.909|      FAST  |         0.107|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 7  Score: 1182  (Setup/Max: 1182, Hold: 0)

Constraints cover 92674 paths, 3 nets, and 24134 connections

Design statistics:
   Minimum period:  12.711ns{1}   (Maximum frequency:  78.672MHz)
   Maximum path delay from/to any node:   1.934ns
   Maximum net skew:   0.269ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  14.787ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 21 14:15:48 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 555 MB



