$date
	Fri Jul 25 15:21:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module t01_ai_activation_unit_tb $end
$var wire 1 ! out_valid $end
$var wire 16 " out_data [15:0] $end
$var parameter 32 # DATA_WIDTH $end
$var reg 1 $ clk $end
$var reg 16 % in_data [15:0] $end
$var reg 1 & in_valid $end
$var reg 1 ' relu_en $end
$var reg 1 ( rst $end
$scope module cu_config $end
$var wire 1 $ clk $end
$var wire 16 ) in_data [15:0] $end
$var wire 1 & in_valid $end
$var wire 16 * out_data [15:0] $end
$var wire 1 ! out_valid $end
$var wire 1 ' relu_en $end
$var wire 1 ( rst $end
$var parameter 32 + DATA_WIDTH $end
$var reg 16 , data_reg [15:0] $end
$var reg 1 - valid_reg $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 . i [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 / j [31:0] $end
$upscope $end
$upscope $end
$scope task tog_rst $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 +
b10000 #
$end
#0
$dumpvars
b0 /
b0 .
0-
b0 ,
b0 *
b100011 )
1(
x'
x&
b100011 %
0$
b0 "
0!
$end
#1000
1$
#2000
0$
1&
b1 /
b1 .
0(
#3000
b100011 "
b100011 *
b100011 ,
1!
1-
1$
#4000
0$
1'
#5000
1$
#6000
0$
b0 /
#7000
1$
#8000
0$
0'
#9000
1$
#10000
0$
0&
b0 .
b1 /
#11000
0!
0-
1$
#12000
0$
1'
#13000
1$
#14000
0$
b0 /
#15000
1$
#16000
0$
0'
#17000
1$
#18000
0$
b11111111111111111111111111111111 .
b11111111111111111111111111111111 /
#19000
1$
