C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1"   -part LFXP2_5E  -package TN144C  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1\synlog\report\KetvirtasLaboras_impl1_fpga_mapper.xml" -merge_inferred_clocks 0  -top_level_module  work.TOP_CNT  -implementation  impl1  -flow mapping  -multisrs  -oedif  "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1\KetvirtasLaboras_impl1.edi"   -freq 200.000   "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1\synwork\KetvirtasLaboras_impl1_prem.srd"  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1\syntmp\KetvirtasLaboras_impl1.plg"  -osyn  "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1\KetvirtasLaboras_impl1.srm"  -prjdir  "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1\"  -prjname  proj_1  -log  "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1\synlog\KetvirtasLaboras_impl1_fpga_mapper.srr"  -sn  2021.03  -jobname  "fpga_mapper" 
relcom:C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1" -part LFXP2_5E -package TN144C -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1\synlog\report\KetvirtasLaboras_impl1_fpga_mapper.xml" -merge_inferred_clocks 0 -top_level_module work.TOP_CNT -implementation impl1 -flow mapping -multisrs -oedif "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1\KetvirtasLaboras_impl1.edi" -freq 200.000 "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1\synwork\KetvirtasLaboras_impl1_prem.srd" -devicelib C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v -devicelib C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1\syntmp\KetvirtasLaboras_impl1.plg" -osyn "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1\KetvirtasLaboras_impl1.srm" -prjdir "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1\" -prjname proj_1 -log "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1\synlog\KetvirtasLaboras_impl1_fpga_mapper.srr" -sn 2021.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:12
file:..\KetvirtasLaboras_impl1.edi|io:o|time:1651733978|size:33411|exec:0|csum:
file:..\synwork\KetvirtasLaboras_impl1_prem.srd|io:i|time:1651733968|size:6903|exec:0|csum:24EF00AAAB010A2CA515A9DA252B6480
file:C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v|io:i|time:1628579468|size:89401|exec:0|csum:DEA28C1C674D46F9EEC2444777ADDD91
file:C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1628579468|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:"E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias laboras\impl1\syntmp\KetvirtasLaboras_impl1.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\KetvirtasLaboras_impl1.srm|io:o|time:1651733978|size:6329|exec:0|csum:
file:..\synlog\KetvirtasLaboras_impl1_fpga_mapper.srr|io:o|time:1651733982|size:28122|exec:0|csum:
file:C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1633614468|size:42036736|exec:1|csum:184AE1D82114F8176EA5D4186DC7E4B1
