

================================================================
== Vitis HLS Report for 'matrix_vector_product_with_bias_output_layer_1'
================================================================
* Date:           Wed Jul  2 18:04:23 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.703 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1749|     1749|  13.992 us|  13.992 us|  1749|  1749|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                              |                                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                           Instance                                           |                                       Module                                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_161  |matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s  |       12|       12|  96.000 ns|  96.000 ns|   12|   12|       no|
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_vector_product_with_bias_output_layer_loop1     |     1734|     1734|       578|          -|          -|     3|        no|
        | + matrix_vector_product_with_bias_output_layer_loop1_1  |      576|      576|         9|          -|          -|    64|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      62|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      205|     162|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     156|    -|
|Register             |        -|     -|      356|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      561|     380|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                           Instance                                           |                                       Module                                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_161  |matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s  |        0|   0|  205|  162|    0|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                         |                                                                                   |        0|   0|  205|  162|    0|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_244_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln102_fu_259_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln96_fu_212_p2    |         +|   0|  0|   9|           2|           1|
    |icmp_ln100_fu_238_p2  |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln96_fu_206_p2   |      icmp|   0|  0|   9|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  62|          26|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |activations12_0_fu_74  |   9|          2|   64|        128|
    |activations2_0_fu_70   |   9|          2|   64|        128|
    |activations_0_fu_78    |   9|          2|   64|        128|
    |add113_reg_149         |   9|          2|   64|        128|
    |ap_NS_fsm              |  65|         14|    1|         14|
    |grp_fu_173_ce          |   9|          2|    1|          2|
    |grp_fu_173_p0          |  14|          3|   64|        192|
    |grp_fu_173_p1          |  14|          3|   64|        192|
    |i_13_reg_138           |   9|          2|    7|         14|
    |j_fu_66                |   9|          2|    2|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 156|         34|  395|        930|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                    Name                                                   | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |activations12_0_fu_74                                                                                      |  64|   0|   64|          0|
    |activations2_0_fu_70                                                                                       |  64|   0|   64|          0|
    |activations_0_fu_78                                                                                        |  64|   0|   64|          0|
    |add113_reg_149                                                                                             |  64|   0|   64|          0|
    |add_ln100_reg_401                                                                                          |   7|   0|    7|          0|
    |add_ln96_reg_373                                                                                           |   2|   0|    2|          0|
    |ap_CS_fsm                                                                                                  |  13|   0|   13|          0|
    |grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_161_ap_start_reg  |   1|   0|    1|          0|
    |i_13_reg_138                                                                                               |   7|   0|    7|          0|
    |j_6_reg_366                                                                                                |   2|   0|    2|          0|
    |j_fu_66                                                                                                    |   2|   0|    2|          0|
    |mul8_reg_426                                                                                               |  64|   0|   64|          0|
    |tmp_s_reg_378                                                                                              |   2|   0|    8|          6|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                      | 356|   0|  362|          6|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_return_0                 |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_return_1                 |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_return_2                 |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_996_p_din0           |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_996_p_din1           |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_996_p_opcode         |  out|    2|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_996_p_dout0          |   in|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_996_p_ce             |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_1008_p_din0          |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_1008_p_din1          |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_1008_p_dout0         |   in|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_1008_p_ce            |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|biases3_address0            |  out|    2|   ap_memory|                                         biases3|         array|
|biases3_ce0                 |  out|    1|   ap_memory|                                         biases3|         array|
|biases3_q0                  |   in|   64|   ap_memory|                                         biases3|         array|
|weights3_address0           |  out|    8|   ap_memory|                                        weights3|         array|
|weights3_ce0                |  out|    1|   ap_memory|                                        weights3|         array|
|weights3_q0                 |   in|   64|   ap_memory|                                        weights3|         array|
|p_read                      |   in|   64|     ap_none|                                          p_read|        scalar|
|p_read1                     |   in|   64|     ap_none|                                         p_read1|        scalar|
|p_read2                     |   in|   64|     ap_none|                                         p_read2|        scalar|
|input_activations_address0  |  out|    6|   ap_memory|                               input_activations|         array|
|input_activations_ce0       |  out|    1|   ap_memory|                               input_activations|         array|
|input_activations_q0        |   in|   64|   ap_memory|                               input_activations|         array|
+----------------------------+-----+-----+------------+------------------------------------------------+--------------+

