# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name A_5_0_buf \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf \
    op interface \
    ports { A_5_0_buf_address0 { O 7 vector } A_5_0_buf_ce0 { O 1 bit } A_5_0_buf_we0 { O 1 bit } A_5_0_buf_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name A_5_0_buf_100 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_100 \
    op interface \
    ports { A_5_0_buf_100_address0 { O 7 vector } A_5_0_buf_100_ce0 { O 1 bit } A_5_0_buf_100_we0 { O 1 bit } A_5_0_buf_100_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_100'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name A_5_0_buf_101 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_101 \
    op interface \
    ports { A_5_0_buf_101_address0 { O 7 vector } A_5_0_buf_101_ce0 { O 1 bit } A_5_0_buf_101_we0 { O 1 bit } A_5_0_buf_101_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_101'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name A_5_0_buf_102 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_102 \
    op interface \
    ports { A_5_0_buf_102_address0 { O 7 vector } A_5_0_buf_102_ce0 { O 1 bit } A_5_0_buf_102_we0 { O 1 bit } A_5_0_buf_102_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_102'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name A_5_0_buf_103 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_103 \
    op interface \
    ports { A_5_0_buf_103_address0 { O 7 vector } A_5_0_buf_103_ce0 { O 1 bit } A_5_0_buf_103_we0 { O 1 bit } A_5_0_buf_103_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_103'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name A_5_0_buf_104 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_104 \
    op interface \
    ports { A_5_0_buf_104_address0 { O 7 vector } A_5_0_buf_104_ce0 { O 1 bit } A_5_0_buf_104_we0 { O 1 bit } A_5_0_buf_104_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_104'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name A_5_0_buf_105 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_105 \
    op interface \
    ports { A_5_0_buf_105_address0 { O 7 vector } A_5_0_buf_105_ce0 { O 1 bit } A_5_0_buf_105_we0 { O 1 bit } A_5_0_buf_105_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_105'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name A_5_0_buf_106 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_106 \
    op interface \
    ports { A_5_0_buf_106_address0 { O 7 vector } A_5_0_buf_106_ce0 { O 1 bit } A_5_0_buf_106_we0 { O 1 bit } A_5_0_buf_106_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_106'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name A_5_0_buf_107 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_107 \
    op interface \
    ports { A_5_0_buf_107_address0 { O 7 vector } A_5_0_buf_107_ce0 { O 1 bit } A_5_0_buf_107_we0 { O 1 bit } A_5_0_buf_107_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_107'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name A_5_0_buf_108 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_108 \
    op interface \
    ports { A_5_0_buf_108_address0 { O 7 vector } A_5_0_buf_108_ce0 { O 1 bit } A_5_0_buf_108_we0 { O 1 bit } A_5_0_buf_108_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_108'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name A_5_0_buf_109 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_109 \
    op interface \
    ports { A_5_0_buf_109_address0 { O 7 vector } A_5_0_buf_109_ce0 { O 1 bit } A_5_0_buf_109_we0 { O 1 bit } A_5_0_buf_109_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_109'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name A_5_0_buf_110 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_110 \
    op interface \
    ports { A_5_0_buf_110_address0 { O 7 vector } A_5_0_buf_110_ce0 { O 1 bit } A_5_0_buf_110_we0 { O 1 bit } A_5_0_buf_110_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_110'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name A_5_0_buf_111 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_111 \
    op interface \
    ports { A_5_0_buf_111_address0 { O 7 vector } A_5_0_buf_111_ce0 { O 1 bit } A_5_0_buf_111_we0 { O 1 bit } A_5_0_buf_111_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_111'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name A_5_0_buf_112 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_112 \
    op interface \
    ports { A_5_0_buf_112_address0 { O 7 vector } A_5_0_buf_112_ce0 { O 1 bit } A_5_0_buf_112_we0 { O 1 bit } A_5_0_buf_112_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_112'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name A_5_0_buf_113 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_113 \
    op interface \
    ports { A_5_0_buf_113_address0 { O 7 vector } A_5_0_buf_113_ce0 { O 1 bit } A_5_0_buf_113_we0 { O 1 bit } A_5_0_buf_113_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_113'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name A_5_0_buf_114 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_114 \
    op interface \
    ports { A_5_0_buf_114_address0 { O 7 vector } A_5_0_buf_114_ce0 { O 1 bit } A_5_0_buf_114_we0 { O 1 bit } A_5_0_buf_114_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_114'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name A_5_0_buf_115 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_115 \
    op interface \
    ports { A_5_0_buf_115_address0 { O 7 vector } A_5_0_buf_115_ce0 { O 1 bit } A_5_0_buf_115_we0 { O 1 bit } A_5_0_buf_115_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_115'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name A_5_0_buf_116 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_116 \
    op interface \
    ports { A_5_0_buf_116_address0 { O 7 vector } A_5_0_buf_116_ce0 { O 1 bit } A_5_0_buf_116_we0 { O 1 bit } A_5_0_buf_116_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_116'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name A_5_0_buf_117 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_117 \
    op interface \
    ports { A_5_0_buf_117_address0 { O 7 vector } A_5_0_buf_117_ce0 { O 1 bit } A_5_0_buf_117_we0 { O 1 bit } A_5_0_buf_117_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_117'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name A_5_0_buf_118 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_118 \
    op interface \
    ports { A_5_0_buf_118_address0 { O 7 vector } A_5_0_buf_118_ce0 { O 1 bit } A_5_0_buf_118_we0 { O 1 bit } A_5_0_buf_118_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_118'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name A_5_0_buf_119 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_119 \
    op interface \
    ports { A_5_0_buf_119_address0 { O 7 vector } A_5_0_buf_119_ce0 { O 1 bit } A_5_0_buf_119_we0 { O 1 bit } A_5_0_buf_119_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_119'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name A_5_0_buf_120 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_120 \
    op interface \
    ports { A_5_0_buf_120_address0 { O 7 vector } A_5_0_buf_120_ce0 { O 1 bit } A_5_0_buf_120_we0 { O 1 bit } A_5_0_buf_120_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_120'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name A_5_0_buf_121 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_121 \
    op interface \
    ports { A_5_0_buf_121_address0 { O 7 vector } A_5_0_buf_121_ce0 { O 1 bit } A_5_0_buf_121_we0 { O 1 bit } A_5_0_buf_121_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_121'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name A_5_0_buf_122 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_122 \
    op interface \
    ports { A_5_0_buf_122_address0 { O 7 vector } A_5_0_buf_122_ce0 { O 1 bit } A_5_0_buf_122_we0 { O 1 bit } A_5_0_buf_122_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_122'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name A_5_0_buf_123 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_123 \
    op interface \
    ports { A_5_0_buf_123_address0 { O 7 vector } A_5_0_buf_123_ce0 { O 1 bit } A_5_0_buf_123_we0 { O 1 bit } A_5_0_buf_123_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_123'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name A_5_0_buf_124 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_124 \
    op interface \
    ports { A_5_0_buf_124_address0 { O 7 vector } A_5_0_buf_124_ce0 { O 1 bit } A_5_0_buf_124_we0 { O 1 bit } A_5_0_buf_124_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_124'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name A_5_0_buf_125 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_125 \
    op interface \
    ports { A_5_0_buf_125_address0 { O 7 vector } A_5_0_buf_125_ce0 { O 1 bit } A_5_0_buf_125_we0 { O 1 bit } A_5_0_buf_125_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_125'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name A_5_0_buf_126 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_126 \
    op interface \
    ports { A_5_0_buf_126_address0 { O 7 vector } A_5_0_buf_126_ce0 { O 1 bit } A_5_0_buf_126_we0 { O 1 bit } A_5_0_buf_126_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_126'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name A_5_0_buf_127 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_127 \
    op interface \
    ports { A_5_0_buf_127_address0 { O 7 vector } A_5_0_buf_127_ce0 { O 1 bit } A_5_0_buf_127_we0 { O 1 bit } A_5_0_buf_127_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_127'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name A_5_0_buf_128 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_128 \
    op interface \
    ports { A_5_0_buf_128_address0 { O 7 vector } A_5_0_buf_128_ce0 { O 1 bit } A_5_0_buf_128_we0 { O 1 bit } A_5_0_buf_128_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_128'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name A_5_0_buf_129 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_129 \
    op interface \
    ports { A_5_0_buf_129_address0 { O 7 vector } A_5_0_buf_129_ce0 { O 1 bit } A_5_0_buf_129_we0 { O 1 bit } A_5_0_buf_129_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_129'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name A_5_0_buf_130 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_130 \
    op interface \
    ports { A_5_0_buf_130_address0 { O 7 vector } A_5_0_buf_130_ce0 { O 1 bit } A_5_0_buf_130_we0 { O 1 bit } A_5_0_buf_130_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_130'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name A_5_0_buf_131 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_131 \
    op interface \
    ports { A_5_0_buf_131_address0 { O 7 vector } A_5_0_buf_131_ce0 { O 1 bit } A_5_0_buf_131_we0 { O 1 bit } A_5_0_buf_131_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_131'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name A_5_0_buf_132 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_132 \
    op interface \
    ports { A_5_0_buf_132_address0 { O 7 vector } A_5_0_buf_132_ce0 { O 1 bit } A_5_0_buf_132_we0 { O 1 bit } A_5_0_buf_132_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_132'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name A_5_0_buf_133 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_133 \
    op interface \
    ports { A_5_0_buf_133_address0 { O 7 vector } A_5_0_buf_133_ce0 { O 1 bit } A_5_0_buf_133_we0 { O 1 bit } A_5_0_buf_133_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_133'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name A_5_0_buf_134 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_134 \
    op interface \
    ports { A_5_0_buf_134_address0 { O 7 vector } A_5_0_buf_134_ce0 { O 1 bit } A_5_0_buf_134_we0 { O 1 bit } A_5_0_buf_134_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_134'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name A_5_0_buf_135 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_135 \
    op interface \
    ports { A_5_0_buf_135_address0 { O 7 vector } A_5_0_buf_135_ce0 { O 1 bit } A_5_0_buf_135_we0 { O 1 bit } A_5_0_buf_135_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_135'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name A_5_0_buf_136 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_136 \
    op interface \
    ports { A_5_0_buf_136_address0 { O 7 vector } A_5_0_buf_136_ce0 { O 1 bit } A_5_0_buf_136_we0 { O 1 bit } A_5_0_buf_136_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_136'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name A_5_0_buf_137 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_137 \
    op interface \
    ports { A_5_0_buf_137_address0 { O 7 vector } A_5_0_buf_137_ce0 { O 1 bit } A_5_0_buf_137_we0 { O 1 bit } A_5_0_buf_137_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_137'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name A_5_0_buf_138 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_138 \
    op interface \
    ports { A_5_0_buf_138_address0 { O 7 vector } A_5_0_buf_138_ce0 { O 1 bit } A_5_0_buf_138_we0 { O 1 bit } A_5_0_buf_138_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_138'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name A_5_0_buf_139 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_139 \
    op interface \
    ports { A_5_0_buf_139_address0 { O 7 vector } A_5_0_buf_139_ce0 { O 1 bit } A_5_0_buf_139_we0 { O 1 bit } A_5_0_buf_139_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_139'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name A_5_0_buf_140 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_140 \
    op interface \
    ports { A_5_0_buf_140_address0 { O 7 vector } A_5_0_buf_140_ce0 { O 1 bit } A_5_0_buf_140_we0 { O 1 bit } A_5_0_buf_140_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_140'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name A_5_0_buf_141 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_141 \
    op interface \
    ports { A_5_0_buf_141_address0 { O 7 vector } A_5_0_buf_141_ce0 { O 1 bit } A_5_0_buf_141_we0 { O 1 bit } A_5_0_buf_141_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_141'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 63 \
    name A_5_0_buf_142 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_142 \
    op interface \
    ports { A_5_0_buf_142_address0 { O 7 vector } A_5_0_buf_142_ce0 { O 1 bit } A_5_0_buf_142_we0 { O 1 bit } A_5_0_buf_142_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_142'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 64 \
    name A_5_0_buf_143 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_143 \
    op interface \
    ports { A_5_0_buf_143_address0 { O 7 vector } A_5_0_buf_143_ce0 { O 1 bit } A_5_0_buf_143_we0 { O 1 bit } A_5_0_buf_143_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_143'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 65 \
    name A_5_0_buf_144 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_144 \
    op interface \
    ports { A_5_0_buf_144_address0 { O 7 vector } A_5_0_buf_144_ce0 { O 1 bit } A_5_0_buf_144_we0 { O 1 bit } A_5_0_buf_144_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_144'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name A_5_0_buf_145 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_145 \
    op interface \
    ports { A_5_0_buf_145_address0 { O 7 vector } A_5_0_buf_145_ce0 { O 1 bit } A_5_0_buf_145_we0 { O 1 bit } A_5_0_buf_145_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_145'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 67 \
    name A_5_0_buf_146 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_146 \
    op interface \
    ports { A_5_0_buf_146_address0 { O 7 vector } A_5_0_buf_146_ce0 { O 1 bit } A_5_0_buf_146_we0 { O 1 bit } A_5_0_buf_146_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_146'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 68 \
    name A_5_0_buf_147 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_147 \
    op interface \
    ports { A_5_0_buf_147_address0 { O 7 vector } A_5_0_buf_147_ce0 { O 1 bit } A_5_0_buf_147_we0 { O 1 bit } A_5_0_buf_147_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_147'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 69 \
    name A_5_0_buf_148 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_148 \
    op interface \
    ports { A_5_0_buf_148_address0 { O 7 vector } A_5_0_buf_148_ce0 { O 1 bit } A_5_0_buf_148_we0 { O 1 bit } A_5_0_buf_148_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_148'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 70 \
    name A_5_0_buf_149 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_149 \
    op interface \
    ports { A_5_0_buf_149_address0 { O 7 vector } A_5_0_buf_149_ce0 { O 1 bit } A_5_0_buf_149_we0 { O 1 bit } A_5_0_buf_149_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_149'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 71 \
    name A_5_0_buf_150 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_150 \
    op interface \
    ports { A_5_0_buf_150_address0 { O 7 vector } A_5_0_buf_150_ce0 { O 1 bit } A_5_0_buf_150_we0 { O 1 bit } A_5_0_buf_150_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_150'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 72 \
    name A_5_0_buf_151 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_151 \
    op interface \
    ports { A_5_0_buf_151_address0 { O 7 vector } A_5_0_buf_151_ce0 { O 1 bit } A_5_0_buf_151_we0 { O 1 bit } A_5_0_buf_151_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_151'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 73 \
    name A_5_0_buf_152 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_152 \
    op interface \
    ports { A_5_0_buf_152_address0 { O 7 vector } A_5_0_buf_152_ce0 { O 1 bit } A_5_0_buf_152_we0 { O 1 bit } A_5_0_buf_152_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_152'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 74 \
    name A_5_0_buf_153 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_153 \
    op interface \
    ports { A_5_0_buf_153_address0 { O 7 vector } A_5_0_buf_153_ce0 { O 1 bit } A_5_0_buf_153_we0 { O 1 bit } A_5_0_buf_153_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_153'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 75 \
    name A_5_0_buf_154 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_154 \
    op interface \
    ports { A_5_0_buf_154_address0 { O 7 vector } A_5_0_buf_154_ce0 { O 1 bit } A_5_0_buf_154_we0 { O 1 bit } A_5_0_buf_154_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_154'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 76 \
    name A_5_0_buf_155 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_155 \
    op interface \
    ports { A_5_0_buf_155_address0 { O 7 vector } A_5_0_buf_155_ce0 { O 1 bit } A_5_0_buf_155_we0 { O 1 bit } A_5_0_buf_155_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_155'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 77 \
    name A_5_0_buf_156 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_156 \
    op interface \
    ports { A_5_0_buf_156_address0 { O 7 vector } A_5_0_buf_156_ce0 { O 1 bit } A_5_0_buf_156_we0 { O 1 bit } A_5_0_buf_156_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_156'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 78 \
    name A_5_0_buf_157 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_157 \
    op interface \
    ports { A_5_0_buf_157_address0 { O 7 vector } A_5_0_buf_157_ce0 { O 1 bit } A_5_0_buf_157_we0 { O 1 bit } A_5_0_buf_157_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_157'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 79 \
    name A_5_0_buf_158 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_158 \
    op interface \
    ports { A_5_0_buf_158_address0 { O 7 vector } A_5_0_buf_158_ce0 { O 1 bit } A_5_0_buf_158_we0 { O 1 bit } A_5_0_buf_158_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_158'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 80 \
    name A_5_0_buf_159 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_159 \
    op interface \
    ports { A_5_0_buf_159_address0 { O 7 vector } A_5_0_buf_159_ce0 { O 1 bit } A_5_0_buf_159_we0 { O 1 bit } A_5_0_buf_159_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_159'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 81 \
    name A_5_0_buf_160 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_160 \
    op interface \
    ports { A_5_0_buf_160_address0 { O 7 vector } A_5_0_buf_160_ce0 { O 1 bit } A_5_0_buf_160_we0 { O 1 bit } A_5_0_buf_160_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_160'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 82 \
    name A_5_0_buf_161 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_161 \
    op interface \
    ports { A_5_0_buf_161_address0 { O 7 vector } A_5_0_buf_161_ce0 { O 1 bit } A_5_0_buf_161_we0 { O 1 bit } A_5_0_buf_161_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_161'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 83 \
    name A_5_0_buf_162 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_162 \
    op interface \
    ports { A_5_0_buf_162_address0 { O 7 vector } A_5_0_buf_162_ce0 { O 1 bit } A_5_0_buf_162_we0 { O 1 bit } A_5_0_buf_162_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_162'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 84 \
    name A_5_0_buf_163 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_163 \
    op interface \
    ports { A_5_0_buf_163_address0 { O 7 vector } A_5_0_buf_163_ce0 { O 1 bit } A_5_0_buf_163_we0 { O 1 bit } A_5_0_buf_163_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_163'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 85 \
    name A_5_0_buf_164 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_164 \
    op interface \
    ports { A_5_0_buf_164_address0 { O 7 vector } A_5_0_buf_164_ce0 { O 1 bit } A_5_0_buf_164_we0 { O 1 bit } A_5_0_buf_164_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_164'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 86 \
    name A_5_0_buf_165 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_165 \
    op interface \
    ports { A_5_0_buf_165_address0 { O 7 vector } A_5_0_buf_165_ce0 { O 1 bit } A_5_0_buf_165_we0 { O 1 bit } A_5_0_buf_165_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_165'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 87 \
    name A_5_0_buf_166 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_166 \
    op interface \
    ports { A_5_0_buf_166_address0 { O 7 vector } A_5_0_buf_166_ce0 { O 1 bit } A_5_0_buf_166_we0 { O 1 bit } A_5_0_buf_166_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_166'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 88 \
    name A_5_0_buf_167 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_167 \
    op interface \
    ports { A_5_0_buf_167_address0 { O 7 vector } A_5_0_buf_167_ce0 { O 1 bit } A_5_0_buf_167_we0 { O 1 bit } A_5_0_buf_167_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_167'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 89 \
    name A_5_0_buf_168 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_168 \
    op interface \
    ports { A_5_0_buf_168_address0 { O 7 vector } A_5_0_buf_168_ce0 { O 1 bit } A_5_0_buf_168_we0 { O 1 bit } A_5_0_buf_168_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_168'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 90 \
    name A_5_0_buf_169 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_169 \
    op interface \
    ports { A_5_0_buf_169_address0 { O 7 vector } A_5_0_buf_169_ce0 { O 1 bit } A_5_0_buf_169_we0 { O 1 bit } A_5_0_buf_169_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_169'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 91 \
    name A_5_0_buf_170 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_170 \
    op interface \
    ports { A_5_0_buf_170_address0 { O 7 vector } A_5_0_buf_170_ce0 { O 1 bit } A_5_0_buf_170_we0 { O 1 bit } A_5_0_buf_170_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_170'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 92 \
    name A_5_0_buf_171 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_171 \
    op interface \
    ports { A_5_0_buf_171_address0 { O 7 vector } A_5_0_buf_171_ce0 { O 1 bit } A_5_0_buf_171_we0 { O 1 bit } A_5_0_buf_171_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_171'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 93 \
    name A_5_0_buf_172 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_172 \
    op interface \
    ports { A_5_0_buf_172_address0 { O 7 vector } A_5_0_buf_172_ce0 { O 1 bit } A_5_0_buf_172_we0 { O 1 bit } A_5_0_buf_172_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_172'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 94 \
    name A_5_0_buf_173 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_173 \
    op interface \
    ports { A_5_0_buf_173_address0 { O 7 vector } A_5_0_buf_173_ce0 { O 1 bit } A_5_0_buf_173_we0 { O 1 bit } A_5_0_buf_173_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_173'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 95 \
    name A_5_0_buf_174 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_174 \
    op interface \
    ports { A_5_0_buf_174_address0 { O 7 vector } A_5_0_buf_174_ce0 { O 1 bit } A_5_0_buf_174_we0 { O 1 bit } A_5_0_buf_174_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_174'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 96 \
    name A_5_0_buf_175 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_175 \
    op interface \
    ports { A_5_0_buf_175_address0 { O 7 vector } A_5_0_buf_175_ce0 { O 1 bit } A_5_0_buf_175_we0 { O 1 bit } A_5_0_buf_175_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_175'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 97 \
    name A_5_0_buf_176 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_176 \
    op interface \
    ports { A_5_0_buf_176_address0 { O 7 vector } A_5_0_buf_176_ce0 { O 1 bit } A_5_0_buf_176_we0 { O 1 bit } A_5_0_buf_176_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_176'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 98 \
    name A_5_0_buf_177 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_177 \
    op interface \
    ports { A_5_0_buf_177_address0 { O 7 vector } A_5_0_buf_177_ce0 { O 1 bit } A_5_0_buf_177_we0 { O 1 bit } A_5_0_buf_177_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_177'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 99 \
    name A_5_0_buf_178 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_178 \
    op interface \
    ports { A_5_0_buf_178_address0 { O 7 vector } A_5_0_buf_178_ce0 { O 1 bit } A_5_0_buf_178_we0 { O 1 bit } A_5_0_buf_178_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_178'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 100 \
    name A_5_0_buf_179 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_179 \
    op interface \
    ports { A_5_0_buf_179_address0 { O 7 vector } A_5_0_buf_179_ce0 { O 1 bit } A_5_0_buf_179_we0 { O 1 bit } A_5_0_buf_179_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_179'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 101 \
    name A_5_0_buf_180 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_180 \
    op interface \
    ports { A_5_0_buf_180_address0 { O 7 vector } A_5_0_buf_180_ce0 { O 1 bit } A_5_0_buf_180_we0 { O 1 bit } A_5_0_buf_180_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_180'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 102 \
    name A_5_0_buf_181 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_181 \
    op interface \
    ports { A_5_0_buf_181_address0 { O 7 vector } A_5_0_buf_181_ce0 { O 1 bit } A_5_0_buf_181_we0 { O 1 bit } A_5_0_buf_181_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_181'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 103 \
    name A_5_0_buf_182 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_182 \
    op interface \
    ports { A_5_0_buf_182_address0 { O 7 vector } A_5_0_buf_182_ce0 { O 1 bit } A_5_0_buf_182_we0 { O 1 bit } A_5_0_buf_182_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_182'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 104 \
    name A_5_0_buf_183 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_183 \
    op interface \
    ports { A_5_0_buf_183_address0 { O 7 vector } A_5_0_buf_183_ce0 { O 1 bit } A_5_0_buf_183_we0 { O 1 bit } A_5_0_buf_183_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_183'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 105 \
    name A_5_0_buf_184 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_184 \
    op interface \
    ports { A_5_0_buf_184_address0 { O 7 vector } A_5_0_buf_184_ce0 { O 1 bit } A_5_0_buf_184_we0 { O 1 bit } A_5_0_buf_184_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_184'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 106 \
    name A_5_0_buf_185 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_185 \
    op interface \
    ports { A_5_0_buf_185_address0 { O 7 vector } A_5_0_buf_185_ce0 { O 1 bit } A_5_0_buf_185_we0 { O 1 bit } A_5_0_buf_185_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_185'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 107 \
    name A_5_0_buf_186 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_186 \
    op interface \
    ports { A_5_0_buf_186_address0 { O 7 vector } A_5_0_buf_186_ce0 { O 1 bit } A_5_0_buf_186_we0 { O 1 bit } A_5_0_buf_186_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_186'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 108 \
    name A_5_0_buf_187 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_187 \
    op interface \
    ports { A_5_0_buf_187_address0 { O 7 vector } A_5_0_buf_187_ce0 { O 1 bit } A_5_0_buf_187_we0 { O 1 bit } A_5_0_buf_187_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_187'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 109 \
    name A_5_0_buf_188 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_188 \
    op interface \
    ports { A_5_0_buf_188_address0 { O 7 vector } A_5_0_buf_188_ce0 { O 1 bit } A_5_0_buf_188_we0 { O 1 bit } A_5_0_buf_188_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_188'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 110 \
    name A_5_0_buf_189 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_189 \
    op interface \
    ports { A_5_0_buf_189_address0 { O 7 vector } A_5_0_buf_189_ce0 { O 1 bit } A_5_0_buf_189_we0 { O 1 bit } A_5_0_buf_189_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_189'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 111 \
    name A_5_0_buf_190 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_190 \
    op interface \
    ports { A_5_0_buf_190_address0 { O 7 vector } A_5_0_buf_190_ce0 { O 1 bit } A_5_0_buf_190_we0 { O 1 bit } A_5_0_buf_190_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_190'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 112 \
    name A_5_0_buf_191 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_191 \
    op interface \
    ports { A_5_0_buf_191_address0 { O 7 vector } A_5_0_buf_191_ce0 { O 1 bit } A_5_0_buf_191_we0 { O 1 bit } A_5_0_buf_191_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_191'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 113 \
    name A_5_0_buf_192 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_192 \
    op interface \
    ports { A_5_0_buf_192_address0 { O 7 vector } A_5_0_buf_192_ce0 { O 1 bit } A_5_0_buf_192_we0 { O 1 bit } A_5_0_buf_192_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_192'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 114 \
    name A_5_0_buf_193 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_193 \
    op interface \
    ports { A_5_0_buf_193_address0 { O 7 vector } A_5_0_buf_193_ce0 { O 1 bit } A_5_0_buf_193_we0 { O 1 bit } A_5_0_buf_193_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_193'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 115 \
    name A_5_0_buf_194 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_194 \
    op interface \
    ports { A_5_0_buf_194_address0 { O 7 vector } A_5_0_buf_194_ce0 { O 1 bit } A_5_0_buf_194_we0 { O 1 bit } A_5_0_buf_194_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_194'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 116 \
    name A_5_0_buf_195 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_195 \
    op interface \
    ports { A_5_0_buf_195_address0 { O 7 vector } A_5_0_buf_195_ce0 { O 1 bit } A_5_0_buf_195_we0 { O 1 bit } A_5_0_buf_195_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_195'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 117 \
    name A_5_0_buf_196 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_196 \
    op interface \
    ports { A_5_0_buf_196_address0 { O 7 vector } A_5_0_buf_196_ce0 { O 1 bit } A_5_0_buf_196_we0 { O 1 bit } A_5_0_buf_196_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_196'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 118 \
    name A_5_0_buf_197 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_197 \
    op interface \
    ports { A_5_0_buf_197_address0 { O 7 vector } A_5_0_buf_197_ce0 { O 1 bit } A_5_0_buf_197_we0 { O 1 bit } A_5_0_buf_197_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_197'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 119 \
    name A_5_0_buf_198 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5_0_buf_198 \
    op interface \
    ports { A_5_0_buf_198_address0 { O 7 vector } A_5_0_buf_198_ce0 { O 1 bit } A_5_0_buf_198_we0 { O 1 bit } A_5_0_buf_198_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5_0_buf_198'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name merlin_gmem_kernel_gemm_128_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_merlin_gmem_kernel_gemm_128_0 \
    op interface \
    ports { m_axi_merlin_gmem_kernel_gemm_128_0_AWVALID { O 1 bit } m_axi_merlin_gmem_kernel_gemm_128_0_AWREADY { I 1 bit } m_axi_merlin_gmem_kernel_gemm_128_0_AWADDR { O 64 vector } m_axi_merlin_gmem_kernel_gemm_128_0_AWID { O 1 vector } m_axi_merlin_gmem_kernel_gemm_128_0_AWLEN { O 32 vector } m_axi_merlin_gmem_kernel_gemm_128_0_AWSIZE { O 3 vector } m_axi_merlin_gmem_kernel_gemm_128_0_AWBURST { O 2 vector } m_axi_merlin_gmem_kernel_gemm_128_0_AWLOCK { O 2 vector } m_axi_merlin_gmem_kernel_gemm_128_0_AWCACHE { O 4 vector } m_axi_merlin_gmem_kernel_gemm_128_0_AWPROT { O 3 vector } m_axi_merlin_gmem_kernel_gemm_128_0_AWQOS { O 4 vector } m_axi_merlin_gmem_kernel_gemm_128_0_AWREGION { O 4 vector } m_axi_merlin_gmem_kernel_gemm_128_0_AWUSER { O 1 vector } m_axi_merlin_gmem_kernel_gemm_128_0_WVALID { O 1 bit } m_axi_merlin_gmem_kernel_gemm_128_0_WREADY { I 1 bit } m_axi_merlin_gmem_kernel_gemm_128_0_WDATA { O 512 vector } m_axi_merlin_gmem_kernel_gemm_128_0_WSTRB { O 64 vector } m_axi_merlin_gmem_kernel_gemm_128_0_WLAST { O 1 bit } m_axi_merlin_gmem_kernel_gemm_128_0_WID { O 1 vector } m_axi_merlin_gmem_kernel_gemm_128_0_WUSER { O 1 vector } m_axi_merlin_gmem_kernel_gemm_128_0_ARVALID { O 1 bit } m_axi_merlin_gmem_kernel_gemm_128_0_ARREADY { I 1 bit } m_axi_merlin_gmem_kernel_gemm_128_0_ARADDR { O 64 vector } m_axi_merlin_gmem_kernel_gemm_128_0_ARID { O 1 vector } m_axi_merlin_gmem_kernel_gemm_128_0_ARLEN { O 32 vector } m_axi_merlin_gmem_kernel_gemm_128_0_ARSIZE { O 3 vector } m_axi_merlin_gmem_kernel_gemm_128_0_ARBURST { O 2 vector } m_axi_merlin_gmem_kernel_gemm_128_0_ARLOCK { O 2 vector } m_axi_merlin_gmem_kernel_gemm_128_0_ARCACHE { O 4 vector } m_axi_merlin_gmem_kernel_gemm_128_0_ARPROT { O 3 vector } m_axi_merlin_gmem_kernel_gemm_128_0_ARQOS { O 4 vector } m_axi_merlin_gmem_kernel_gemm_128_0_ARREGION { O 4 vector } m_axi_merlin_gmem_kernel_gemm_128_0_ARUSER { O 1 vector } m_axi_merlin_gmem_kernel_gemm_128_0_RVALID { I 1 bit } m_axi_merlin_gmem_kernel_gemm_128_0_RREADY { O 1 bit } m_axi_merlin_gmem_kernel_gemm_128_0_RDATA { I 512 vector } m_axi_merlin_gmem_kernel_gemm_128_0_RLAST { I 1 bit } m_axi_merlin_gmem_kernel_gemm_128_0_RID { I 1 vector } m_axi_merlin_gmem_kernel_gemm_128_0_RFIFONUM { I 9 vector } m_axi_merlin_gmem_kernel_gemm_128_0_RUSER { I 1 vector } m_axi_merlin_gmem_kernel_gemm_128_0_RRESP { I 2 vector } m_axi_merlin_gmem_kernel_gemm_128_0_BVALID { I 1 bit } m_axi_merlin_gmem_kernel_gemm_128_0_BREADY { O 1 bit } m_axi_merlin_gmem_kernel_gemm_128_0_BRESP { I 2 vector } m_axi_merlin_gmem_kernel_gemm_128_0_BID { I 1 vector } m_axi_merlin_gmem_kernel_gemm_128_0_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name sext_ln1376 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln1376 \
    op interface \
    ports { sext_ln1376 { I 58 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName kernel_gemm_flow_control_loop_pipe_sequential_init_U
set CompName kernel_gemm_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix kernel_gemm_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


