0.7
2020.2
May 21 2025
22:59:56
/home/lzhx/Developer/Repositories/cs391r1/lab4/lab4.gen/sources_1/ip/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd,1763009228,vhdl,,,,axi_bram_ctrl_0,,,,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab4/lab4.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab4/lab4.srcs/sim_1/new/test_simulation.sv,1763009267,systemVerilog,,,,test_simulation,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab4/lab4.srcs/sources_1/new/alu.sv,1762979041,systemVerilog,,/home/lzhx/Developer/Repositories/cs391r1/lab4/lab4.srcs/sources_1/new/control_unit.sv,,alu,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab4/lab4.srcs/sources_1/new/control_unit.sv,1763051836,systemVerilog,,/home/lzhx/Developer/Repositories/cs391r1/lab4/lab4.srcs/sources_1/new/register_file.sv,,control_unit,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab4/lab4.srcs/sources_1/new/register_file.sv,1762979003,systemVerilog,,/home/lzhx/Developer/Repositories/cs391r1/lab4/lab4.srcs/sim_1/new/test_simulation.sv,,register_file,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
