INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.4 EIGHT-INPUT AND/HDL Example 4.4.srcs/sources_1/imports/HDL Example 4.4 EIGHT-INPUT AND/and8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and8_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.4 EIGHT-INPUT AND/HDL Example 4.4.srcs/sim_1/imports/HDL Example 4.4 EIGHT-INPUT AND/TB_HDL Example 4_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HDL_Example_4_3
INFO: [VRFC 10-2458] undeclared symbol y1_sv, assumed default net type wire [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.4 EIGHT-INPUT AND/HDL Example 4.4.srcs/sim_1/imports/HDL Example 4.4 EIGHT-INPUT AND/TB_HDL Example 4_4.sv:15]
