/dts-v1/;

/ {
	interrupt-parent = <0x8001>;
	#size-cells = <0x2>;
	#address-cells = <0x2>;
	compatible = "linux,dummy-virt";

	memory@400000000 {
		reg = <0x00000004 0x00000000 0x00000000 0x80000000>;
		device_type = "memory";
	};

	uart0: serial@70400000 {
		clock-names = "uartclk", "apb_pclk";
		reg = <0x0 0x70400000 0x0 0x1000>;
		compatible = "arm,pl011", "arm,primecell";
	};


/* first range is GICD and second is GICR
	gic0: interrupt-controller@8010,00000000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0x8010 0x00000000 0x0 0x010000>,
		      <0x8010 0x80000000 0x0 0x600000>;
		interrupts = <1 9 0xf04>;
	};
*/

	cpus {
		#size-cells = <0x0>;
		#address-cells = <0x1>;

		cpu@0 {
			reg = <0x0>;
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
		};

		cpu@1 {
			reg = <0x1>;
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
		};
	};

	psci {
		compatible = "arm,psci-1.0", "arm,psci-0.2";
		method = "smc";
	};

	chosen {
		stdout-path = &uart0;
	};

	spiclk: virt_100mhz {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <100000000>;
	};

	spi0: spi@004d0000 {
		compatible = "andestech,atcspi200";
		reg = <0x0 0x004d0000 0x0 0x1000>;
		num-cs = <1>;
		interrupts = <0 12 4>;
		clocks = <&spiclk>;

		flash@0 {
			compatible = "jedec,spi-nor";
			spi-max-frequency = <50000000>;
			reg = <0>;
		};
	};

	spi1: spi@00420000 {
		status = "disabled";
		compatible = "andestech,atcspi200";
		reg = <0x0 0x00420000 0x0 0x1000>;
		num-cs = <1>;
		interrupts = <0 11 4>;
		clocks = <&spiclk>;
	};

	spi2: spi@00430000 {
		status = "disabled";
		compatible = "andestech,atcspi200";
		reg = <0x0 0x00430000 0x0 0x1000>;
		num-cs = <1>;
		interrupts = <0 10 4>;
		clocks = <&spiclk>;
	};
};
