`timescale 1ns / 1ps

module Tb();
reg [3:0] a,b;
reg cin;
wire [3:0] s;
wire cout,PG,GG;

fourbit uut(.a(a),.b(b),.cin(cin),.s(s),.cout(cout),.PG(PG),.GG(GG));
initial begin
    a=4'b0000; b=4'b0000; cin=0; #100
    a=4'b1111; b=4'b0000; cin=1; #100
    a=4'b1010; b=4'b0101; cin=0; #100
    a=4'b1000; b=4'b1000; cin=1;
    end
endmodule
