Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 24 22:07:59 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fwrisc_uart_wraper_timing_summary_routed.rpt -pb fwrisc_uart_wraper_timing_summary_routed.pb -rpx fwrisc_uart_wraper_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrisc_uart_wraper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.022        0.000                      0                  177        0.133        0.000                      0                  177        2.000        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         15.022        0.000                      0                  177        0.133        0.000                      0                  177        9.500        0.000                       0                    96  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       15.029        0.000                      0                  177        0.133        0.000                      0                  177        9.500        0.000                       0                    96  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.022ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.671ns (38.191%)  route 2.704ns (61.809%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 18.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.940     2.250    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.564    18.214    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[0]/C
                         clock pessimism             -0.364    17.849    
                         clock uncertainty           -0.149    17.701    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.429    17.272    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.272    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                 15.022    

Slack (MET) :             15.022ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.671ns (38.191%)  route 2.704ns (61.809%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 18.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.940     2.250    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.564    18.214    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[1]/C
                         clock pessimism             -0.364    17.849    
                         clock uncertainty           -0.149    17.701    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.429    17.272    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.272    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                 15.022    

Slack (MET) :             15.022ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.671ns (38.191%)  route 2.704ns (61.809%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 18.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.940     2.250    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.564    18.214    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[2]/C
                         clock pessimism             -0.364    17.849    
                         clock uncertainty           -0.149    17.701    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.429    17.272    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.272    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                 15.022    

Slack (MET) :             15.022ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.671ns (38.191%)  route 2.704ns (61.809%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 18.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.940     2.250    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.564    18.214    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[3]/C
                         clock pessimism             -0.364    17.849    
                         clock uncertainty           -0.149    17.701    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.429    17.272    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.272    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                 15.022    

Slack (MET) :             15.152ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/program_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/rx_program_en_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.890ns (19.235%)  route 3.737ns (80.765%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 18.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.127ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.740    -2.127    u_fwrisc_fpga_top/clk_out1
    SLICE_X42Y55         FDRE                                         r  u_fwrisc_fpga_top/program_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.609 f  u_fwrisc_fpga_top/program_addr_reg[11]/Q
                         net (fo=2, routed)           1.138    -0.471    u_fwrisc_fpga_top/program_addr_reg[11]
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    -0.347 f  u_fwrisc_fpga_top/itcm_full_i_3/O
                         net (fo=1, routed)           0.950     0.604    u_fwrisc_fpga_top/itcm_full_i_3_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I0_O)        0.124     0.728 f  u_fwrisc_fpga_top/itcm_full_i_2/O
                         net (fo=2, routed)           1.270     1.997    u_fwrisc_fpga_top/itcm_full
    SLICE_X43Y53         LUT4 (Prop_lut4_I1_O)        0.124     2.121 r  u_fwrisc_fpga_top/rx_program_en_i_1/O
                         net (fo=1, routed)           0.379     2.500    u_fwrisc_fpga_top/rx_program_en_i_1_n_0
    SLICE_X43Y53         FDSE                                         r  u_fwrisc_fpga_top/rx_program_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    18.213    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y53         FDSE                                         r  u_fwrisc_fpga_top/rx_program_en_reg/C
                         clock pessimism             -0.364    17.848    
                         clock uncertainty           -0.149    17.700    
    SLICE_X43Y53         FDSE (Setup_fdse_C_D)       -0.047    17.653    u_fwrisc_fpga_top/rx_program_en_reg
  -------------------------------------------------------------------
                         required time                         17.653    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 15.152    

Slack (MET) :             15.163ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.671ns (39.475%)  route 2.562ns (60.525%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 18.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.798     2.107    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    18.213    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[12]/C
                         clock pessimism             -0.364    17.848    
                         clock uncertainty           -0.149    17.700    
    SLICE_X41Y54         FDRE (Setup_fdre_C_R)       -0.429    17.271    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         17.271    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                 15.163    

Slack (MET) :             15.163ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.671ns (39.475%)  route 2.562ns (60.525%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 18.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.798     2.107    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    18.213    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[13]/C
                         clock pessimism             -0.364    17.848    
                         clock uncertainty           -0.149    17.700    
    SLICE_X41Y54         FDRE (Setup_fdre_C_R)       -0.429    17.271    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         17.271    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                 15.163    

Slack (MET) :             15.163ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.671ns (39.475%)  route 2.562ns (60.525%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 18.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.798     2.107    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    18.213    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[14]/C
                         clock pessimism             -0.364    17.848    
                         clock uncertainty           -0.149    17.700    
    SLICE_X41Y54         FDRE (Setup_fdre_C_R)       -0.429    17.271    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         17.271    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                 15.163    

Slack (MET) :             15.163ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.671ns (39.475%)  route 2.562ns (60.525%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 18.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.798     2.107    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    18.213    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[15]/C
                         clock pessimism             -0.364    17.848    
                         clock uncertainty           -0.149    17.700    
    SLICE_X41Y54         FDRE (Setup_fdre_C_R)       -0.429    17.271    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         17.271    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                 15.163    

Slack (MET) :             15.188ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.671ns (39.462%)  route 2.564ns (60.538%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 18.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.799     2.109    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.564    18.214    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                         clock pessimism             -0.339    17.874    
                         clock uncertainty           -0.149    17.726    
    SLICE_X41Y52         FDRE (Setup_fdre_C_R)       -0.429    17.297    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.297    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                 15.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.586    -0.423    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.282 r  u_fwrisc_fpga_top/program_data_reg[13]/Q
                         net (fo=2, routed)           0.068    -0.214    u_fwrisc_fpga_top/program_data[13]
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.856    -0.186    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[21]/C
                         clock pessimism             -0.237    -0.423    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.076    -0.347    u_fwrisc_fpga_top/program_data_reg[21]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.588    -0.421    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  u_fwrisc_fpga_top/program_data_reg[22]/Q
                         net (fo=2, routed)           0.068    -0.212    u_fwrisc_fpga_top/program_data[22]
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.858    -0.184    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[30]/C
                         clock pessimism             -0.237    -0.421    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.076    -0.345    u_fwrisc_fpga_top/program_data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.586    -0.423    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.282 r  u_fwrisc_fpga_top/program_data_reg[11]/Q
                         net (fo=2, routed)           0.068    -0.214    u_fwrisc_fpga_top/program_data[11]
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.856    -0.186    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[19]/C
                         clock pessimism             -0.237    -0.423    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.075    -0.348    u_fwrisc_fpga_top/program_data_reg[19]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.586    -0.423    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.282 r  u_fwrisc_fpga_top/program_data_reg[12]/Q
                         net (fo=2, routed)           0.068    -0.214    u_fwrisc_fpga_top/program_data[12]
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.856    -0.186    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[20]/C
                         clock pessimism             -0.237    -0.423    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.071    -0.352    u_fwrisc_fpga_top/program_data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.588    -0.421    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  u_fwrisc_fpga_top/program_data_reg[17]/Q
                         net (fo=2, routed)           0.068    -0.212    u_fwrisc_fpga_top/program_data[17]
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.858    -0.184    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[25]/C
                         clock pessimism             -0.237    -0.421    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.071    -0.350    u_fwrisc_fpga_top/program_data_reg[25]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.086%)  route 0.115ns (44.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.588    -0.421    u_fwrisc_fpga_top/clk_out1
    SLICE_X40Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  u_fwrisc_fpga_top/program_data_reg[16]/Q
                         net (fo=2, routed)           0.115    -0.165    u_fwrisc_fpga_top/program_data[16]
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.858    -0.184    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[24]/C
                         clock pessimism             -0.221    -0.405    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.072    -0.333    u_fwrisc_fpga_top/program_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/rx_program_data_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/rx_program_data_cnt_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.588    -0.421    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/rx_program_data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  u_fwrisc_fpga_top/rx_program_data_cnt_reg[0]/Q
                         net (fo=4, routed)           0.123    -0.157    u_fwrisc_fpga_top/rx_program_data_cnt[0]
    SLICE_X43Y55         FDRE                                         r  u_fwrisc_fpga_top/rx_program_data_cnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.858    -0.184    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y55         FDRE                                         r  u_fwrisc_fpga_top/rx_program_data_cnt_r_reg[0]/C
                         clock pessimism             -0.221    -0.405    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.070    -0.335    u_fwrisc_fpga_top/rx_program_data_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.433%)  route 0.133ns (48.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.588    -0.421    u_fwrisc_fpga_top/clk_out1
    SLICE_X40Y53         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  u_fwrisc_fpga_top/program_data_reg[1]/Q
                         net (fo=2, routed)           0.133    -0.147    u_fwrisc_fpga_top/program_data[1]
    SLICE_X40Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.858    -0.184    u_fwrisc_fpga_top/clk_out1
    SLICE_X40Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[9]/C
                         clock pessimism             -0.221    -0.405    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.075    -0.330    u_fwrisc_fpga_top/program_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.964%)  route 0.111ns (44.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.588    -0.421    u_fwrisc_fpga_top/clk_out1
    SLICE_X40Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  u_fwrisc_fpga_top/program_data_reg[14]/Q
                         net (fo=2, routed)           0.111    -0.169    u_fwrisc_fpga_top/program_data[14]
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.858    -0.184    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[22]/C
                         clock pessimism             -0.221    -0.405    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.047    -0.358    u_fwrisc_fpga_top/program_data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.409%)  route 0.071ns (35.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.586    -0.423    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.295 r  u_fwrisc_fpga_top/program_data_reg[7]/Q
                         net (fo=2, routed)           0.071    -0.224    u_fwrisc_fpga_top/program_data[7]
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.856    -0.186    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[15]/C
                         clock pessimism             -0.237    -0.423    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)        -0.006    -0.429    u_fwrisc_fpga_top/program_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  u_clock_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y53    u_fwrisc_fpga_top/itcm_full_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y53    u_fwrisc_fpga_top/itcm_full_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y53    u_fwrisc_fpga_top/itcm_full_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y53    u_fwrisc_fpga_top/itcm_full_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.029ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.671ns (38.191%)  route 2.704ns (61.809%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 18.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.940     2.250    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.564    18.214    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[0]/C
                         clock pessimism             -0.364    17.849    
                         clock uncertainty           -0.141    17.708    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.429    17.279    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.279    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                 15.029    

Slack (MET) :             15.029ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.671ns (38.191%)  route 2.704ns (61.809%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 18.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.940     2.250    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.564    18.214    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[1]/C
                         clock pessimism             -0.364    17.849    
                         clock uncertainty           -0.141    17.708    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.429    17.279    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.279    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                 15.029    

Slack (MET) :             15.029ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.671ns (38.191%)  route 2.704ns (61.809%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 18.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.940     2.250    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.564    18.214    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[2]/C
                         clock pessimism             -0.364    17.849    
                         clock uncertainty           -0.141    17.708    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.429    17.279    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.279    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                 15.029    

Slack (MET) :             15.029ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.671ns (38.191%)  route 2.704ns (61.809%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 18.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.940     2.250    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.564    18.214    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y51         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[3]/C
                         clock pessimism             -0.364    17.849    
                         clock uncertainty           -0.141    17.708    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.429    17.279    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.279    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                 15.029    

Slack (MET) :             15.160ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/program_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/rx_program_en_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.890ns (19.235%)  route 3.737ns (80.765%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 18.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.127ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.740    -2.127    u_fwrisc_fpga_top/clk_out1
    SLICE_X42Y55         FDRE                                         r  u_fwrisc_fpga_top/program_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.609 f  u_fwrisc_fpga_top/program_addr_reg[11]/Q
                         net (fo=2, routed)           1.138    -0.471    u_fwrisc_fpga_top/program_addr_reg[11]
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    -0.347 f  u_fwrisc_fpga_top/itcm_full_i_3/O
                         net (fo=1, routed)           0.950     0.604    u_fwrisc_fpga_top/itcm_full_i_3_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I0_O)        0.124     0.728 f  u_fwrisc_fpga_top/itcm_full_i_2/O
                         net (fo=2, routed)           1.270     1.997    u_fwrisc_fpga_top/itcm_full
    SLICE_X43Y53         LUT4 (Prop_lut4_I1_O)        0.124     2.121 r  u_fwrisc_fpga_top/rx_program_en_i_1/O
                         net (fo=1, routed)           0.379     2.500    u_fwrisc_fpga_top/rx_program_en_i_1_n_0
    SLICE_X43Y53         FDSE                                         r  u_fwrisc_fpga_top/rx_program_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    18.213    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y53         FDSE                                         r  u_fwrisc_fpga_top/rx_program_en_reg/C
                         clock pessimism             -0.364    17.848    
                         clock uncertainty           -0.141    17.707    
    SLICE_X43Y53         FDSE (Setup_fdse_C_D)       -0.047    17.660    u_fwrisc_fpga_top/rx_program_en_reg
  -------------------------------------------------------------------
                         required time                         17.660    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 15.160    

Slack (MET) :             15.171ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.671ns (39.475%)  route 2.562ns (60.525%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 18.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.798     2.107    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    18.213    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[12]/C
                         clock pessimism             -0.364    17.848    
                         clock uncertainty           -0.141    17.707    
    SLICE_X41Y54         FDRE (Setup_fdre_C_R)       -0.429    17.278    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         17.278    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                 15.171    

Slack (MET) :             15.171ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.671ns (39.475%)  route 2.562ns (60.525%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 18.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.798     2.107    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    18.213    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[13]/C
                         clock pessimism             -0.364    17.848    
                         clock uncertainty           -0.141    17.707    
    SLICE_X41Y54         FDRE (Setup_fdre_C_R)       -0.429    17.278    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         17.278    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                 15.171    

Slack (MET) :             15.171ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.671ns (39.475%)  route 2.562ns (60.525%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 18.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.798     2.107    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    18.213    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[14]/C
                         clock pessimism             -0.364    17.848    
                         clock uncertainty           -0.141    17.707    
    SLICE_X41Y54         FDRE (Setup_fdre_C_R)       -0.429    17.278    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         17.278    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                 15.171    

Slack (MET) :             15.171ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.671ns (39.475%)  route 2.562ns (60.525%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 18.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.798     2.107    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    18.213    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y54         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[15]/C
                         clock pessimism             -0.364    17.848    
                         clock uncertainty           -0.141    17.707    
    SLICE_X41Y54         FDRE (Setup_fdre_C_R)       -0.429    17.278    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         17.278    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                 15.171    

Slack (MET) :             15.195ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.671ns (39.462%)  route 2.564ns (60.538%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 18.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.126    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.949    -0.721    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    -0.597 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.597    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_i_3_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.047 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.047    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.181 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_should_flip_carry__0/CO[2]
                         net (fo=2, routed)           0.815     0.996    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cnt_should_zero
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.313     1.309 r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1/O
                         net (fo=20, routed)          0.799     2.109    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.564    18.214    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_out1
    SLICE_X41Y52         FDRE                                         r  u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]/C
                         clock pessimism             -0.339    17.874    
                         clock uncertainty           -0.141    17.733    
    SLICE_X41Y52         FDRE (Setup_fdre_C_R)       -0.429    17.304    u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                 15.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.586    -0.423    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.282 r  u_fwrisc_fpga_top/program_data_reg[13]/Q
                         net (fo=2, routed)           0.068    -0.214    u_fwrisc_fpga_top/program_data[13]
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.856    -0.186    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[21]/C
                         clock pessimism             -0.237    -0.423    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.076    -0.347    u_fwrisc_fpga_top/program_data_reg[21]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.588    -0.421    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  u_fwrisc_fpga_top/program_data_reg[22]/Q
                         net (fo=2, routed)           0.068    -0.212    u_fwrisc_fpga_top/program_data[22]
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.858    -0.184    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[30]/C
                         clock pessimism             -0.237    -0.421    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.076    -0.345    u_fwrisc_fpga_top/program_data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.586    -0.423    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.282 r  u_fwrisc_fpga_top/program_data_reg[11]/Q
                         net (fo=2, routed)           0.068    -0.214    u_fwrisc_fpga_top/program_data[11]
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.856    -0.186    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[19]/C
                         clock pessimism             -0.237    -0.423    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.075    -0.348    u_fwrisc_fpga_top/program_data_reg[19]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.586    -0.423    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.282 r  u_fwrisc_fpga_top/program_data_reg[12]/Q
                         net (fo=2, routed)           0.068    -0.214    u_fwrisc_fpga_top/program_data[12]
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.856    -0.186    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[20]/C
                         clock pessimism             -0.237    -0.423    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.071    -0.352    u_fwrisc_fpga_top/program_data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.588    -0.421    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  u_fwrisc_fpga_top/program_data_reg[17]/Q
                         net (fo=2, routed)           0.068    -0.212    u_fwrisc_fpga_top/program_data[17]
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.858    -0.184    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[25]/C
                         clock pessimism             -0.237    -0.421    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.071    -0.350    u_fwrisc_fpga_top/program_data_reg[25]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.086%)  route 0.115ns (44.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.588    -0.421    u_fwrisc_fpga_top/clk_out1
    SLICE_X40Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  u_fwrisc_fpga_top/program_data_reg[16]/Q
                         net (fo=2, routed)           0.115    -0.165    u_fwrisc_fpga_top/program_data[16]
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.858    -0.184    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[24]/C
                         clock pessimism             -0.221    -0.405    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.072    -0.333    u_fwrisc_fpga_top/program_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/rx_program_data_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/rx_program_data_cnt_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.588    -0.421    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/rx_program_data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  u_fwrisc_fpga_top/rx_program_data_cnt_reg[0]/Q
                         net (fo=4, routed)           0.123    -0.157    u_fwrisc_fpga_top/rx_program_data_cnt[0]
    SLICE_X43Y55         FDRE                                         r  u_fwrisc_fpga_top/rx_program_data_cnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.858    -0.184    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y55         FDRE                                         r  u_fwrisc_fpga_top/rx_program_data_cnt_r_reg[0]/C
                         clock pessimism             -0.221    -0.405    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.070    -0.335    u_fwrisc_fpga_top/rx_program_data_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.433%)  route 0.133ns (48.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.588    -0.421    u_fwrisc_fpga_top/clk_out1
    SLICE_X40Y53         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  u_fwrisc_fpga_top/program_data_reg[1]/Q
                         net (fo=2, routed)           0.133    -0.147    u_fwrisc_fpga_top/program_data[1]
    SLICE_X40Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.858    -0.184    u_fwrisc_fpga_top/clk_out1
    SLICE_X40Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[9]/C
                         clock pessimism             -0.221    -0.405    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.075    -0.330    u_fwrisc_fpga_top/program_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.964%)  route 0.111ns (44.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.588    -0.421    u_fwrisc_fpga_top/clk_out1
    SLICE_X40Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  u_fwrisc_fpga_top/program_data_reg[14]/Q
                         net (fo=2, routed)           0.111    -0.169    u_fwrisc_fpga_top/program_data[14]
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.858    -0.184    u_fwrisc_fpga_top/clk_out1
    SLICE_X43Y54         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[22]/C
                         clock pessimism             -0.221    -0.405    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.047    -0.358    u_fwrisc_fpga_top/program_data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/program_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.409%)  route 0.071ns (35.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.586    -0.423    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.295 r  u_fwrisc_fpga_top/program_data_reg[7]/Q
                         net (fo=2, routed)           0.071    -0.224    u_fwrisc_fpga_top/program_data[7]
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.856    -0.186    u_fwrisc_fpga_top/clk_out1
    SLICE_X39Y55         FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[15]/C
                         clock pessimism             -0.237    -0.423    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)        -0.006    -0.429    u_fwrisc_fpga_top/program_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  u_clock_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y53    u_fwrisc_fpga_top/itcm_full_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y53    u_fwrisc_fpga_top/itcm_full_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y53    u_fwrisc_fpga_top/itcm_full_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y53    u_fwrisc_fpga_top/itcm_full_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y53    u_fwrisc_fpga_top/program_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y55    u_fwrisc_fpga_top/program_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y56    u_fwrisc_fpga_top/program_addr_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



