#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Mar 17 12:48:12 2023
# Process ID: 35087
# Current directory: /home/lnc3770a/Cours/MASTER/Simul_archi_mat
# Command line: vivado
# Log file: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/vivado.log
# Journal file: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/vivado.jou
# Running On: pc-u3-305-09, OS: Linux, CPU Frequency: 2021.188 MHz, CPU Physical cores: 8, Host memory: 16483 MB
#-----------------------------------------------------------
start_gui
open_project /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
source test_fifo.tcl
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation -mode post-synthesis -type timing
close_design
file mkdir /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1
file mkdir /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new
close [ open /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc w ]
add_files -fileset constrs_1 /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc
open_run synth_1 -name synth_1
set_property target_constrs_file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc [current_fileset -constrset]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
close_design
launch_simulation -mode post-synthesis -type timing
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
reset_run synth_1
close_sim
launch_simulation
source test_fifo.tcl
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type timing
source test_fifo.tcl
restart
run 10 s
current_sim simulation_2
close_sim
launch_simulation
close_sim
launch_simulation
source test_fifo.tcl
close_sim
launch_simulation
source test_fifo.tcl
close_sim
launch_simulation
source test_fifo.tcl
close_sim
launch_simulation
source test_fifo.tcl
close_sim
launch_simulation
source test_fifo.tcl
close_sim
launch_simulation
source test_fifo.tcl
close_sim
launch_simulation
source test_fifo.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_project
