// commandline options and file lists
// Yipeng Wang
// 10/18/22
// ----------------------------------

// Acceleration options, check doc before using
// -caxl
// +speedup


// overwrite timescale (comment out if you do not want)
//-timescale=1n/10p

// SystemVerilog flag, if you are using Systemverilog
// Note that SystemVerilog is back compatable with Verilog
-sverilog


// -y with folder, which contains source files
// -y models2

// -v with Verilog or SystemVerilog files
-v
lib1
// List your files here -------------
test/test_8x8.v
src/adder.v
src/dadda_8x8.v

