
---------- Begin Simulation Statistics ----------
final_tick                               2542191627500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 225946                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   225944                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.57                       # Real time elapsed on the host
host_tick_rate                              655992036                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195777                       # Number of instructions simulated
sim_ops                                       4195777                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012182                       # Number of seconds simulated
sim_ticks                                 12181782500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             48.934161                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  372066                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               760340                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2641                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115821                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            944572                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31607                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          224936                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           193329                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1151014                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71853                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30544                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195777                       # Number of instructions committed
system.cpu.committedOps                       4195777                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.803424                       # CPI: cycles per instruction
system.cpu.discardedOps                        316941                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618745                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1479394                       # DTB hits
system.cpu.dtb.data_misses                       8544                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417217                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875293                       # DTB read hits
system.cpu.dtb.read_misses                       7679                       # DTB read misses
system.cpu.dtb.write_accesses                  201528                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604101                       # DTB write hits
system.cpu.dtb.write_misses                       865                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18277                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3698050                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1167302                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687703                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17103900                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172312                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  992308                       # ITB accesses
system.cpu.itb.fetch_acv                          473                       # ITB acv
system.cpu.itb.fetch_hits                      986401                       # ITB hits
system.cpu.itb.fetch_misses                      5907                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11226846500     92.13%     92.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9000000      0.07%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19825500      0.16%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               930504000      7.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12186176000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8204193000     67.32%     67.32% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3981983000     32.68%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24349873                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85385      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541410     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839227     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592472     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195777                       # Class of committed instruction
system.cpu.quiesceCycles                        13692                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7245973                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318318                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22805456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22805456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22805456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22805456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116951.056410                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116951.056410                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116951.056410                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116951.056410                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13044488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13044488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13044488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13044488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66894.810256                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66894.810256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66894.810256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66894.810256                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22455959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22455959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116958.119792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116958.119792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12844991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12844991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66900.994792                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66900.994792                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.289211                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539686271000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.289211                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205576                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205576                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130921                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34908                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88866                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34561                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28960                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28960                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89456                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41360                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11408256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11408256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6722944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6723385                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18142905                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               71                       # Total snoops (count)
system.membus.snoopTraffic                       4544                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160191                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002728                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052159                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159754     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160191                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836718535                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378288500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474429000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5720832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10220928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5720832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5720832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34908                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34908                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469621913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369411948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839033861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469621913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469621913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183397791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183397791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183397791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469621913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369411948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022431652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000186087750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7479                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7479                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414456                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114124                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159702                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123556                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159702                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123556                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10374                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2015                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5782                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2041291500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841191500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13669.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32419.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105681                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81999                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159702                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123556                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.428865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.175126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.703833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35275     42.42%     42.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24750     29.76%     72.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10023     12.05%     84.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4733      5.69%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2534      3.05%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1493      1.80%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          943      1.13%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          577      0.69%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2831      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83159                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.965637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.390439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.508698                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1366     18.26%     18.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5633     75.32%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           288      3.85%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            94      1.26%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      0.44%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            27      0.36%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7479                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.248295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.747459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6649     88.90%     88.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.31%     90.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              498      6.66%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.39%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      0.68%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7479                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9556992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7777344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10220928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7907584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12181777500                       # Total gap between requests
system.mem_ctrls.avgGap                      43005.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5088832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7777344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417741163.906021118164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366790328.098535656929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638440556.626257300377                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123556                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2582419000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258772500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298354916750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28890.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32124.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414734.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318908100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169480905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569200800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315063540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5344233360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        177397440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7855581105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.863024                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    408082250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11367060250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274918560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146107500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497001120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319276080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5252652030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        254518560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7705770810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.565128                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    608616000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11166526500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12174582500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1711578                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1711578                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1711578                       # number of overall hits
system.cpu.icache.overall_hits::total         1711578                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89457                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89457                       # number of overall misses
system.cpu.icache.overall_misses::total         89457                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5509231500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5509231500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5509231500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5509231500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1801035                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1801035                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1801035                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1801035                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049670                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049670                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049670                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049670                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61585.247661                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61585.247661                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61585.247661                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61585.247661                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88866                       # number of writebacks
system.cpu.icache.writebacks::total             88866                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89457                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89457                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89457                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89457                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5419775500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5419775500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5419775500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5419775500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049670                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049670                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049670                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049670                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60585.258839                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60585.258839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60585.258839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60585.258839                       # average overall mshr miss latency
system.cpu.icache.replacements                  88866                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1711578                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1711578                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89457                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5509231500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5509231500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1801035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1801035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049670                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049670                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61585.247661                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61585.247661                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5419775500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5419775500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049670                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049670                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60585.258839                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60585.258839                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.857490                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1764946                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88944                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.843340                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.857490                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995815                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995815                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3691526                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3691526                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336348                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336348                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336348                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336348                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106096                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106096                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106096                       # number of overall misses
system.cpu.dcache.overall_misses::total        106096                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6796085000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6796085000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6796085000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6796085000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442444                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442444                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442444                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442444                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073553                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073553                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073553                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073553                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64055.996456                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64055.996456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64055.996456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64055.996456                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34732                       # number of writebacks
system.cpu.dcache.writebacks::total             34732                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36650                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36650                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4423289500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4423289500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4423289500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4423289500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048145                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048145                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048145                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048145                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63693.942056                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63693.942056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63693.942056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63693.942056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69290                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805546                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805546                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3326298500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3326298500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66974.700493                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66974.700493                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2705804000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2705804000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66854.545005                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66854.545005                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3469786500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3469786500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61487.241055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61487.241055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717485500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717485500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59278.828565                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59278.828565                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     61268000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     61268000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079192                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079192                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69151.241535                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69151.241535                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     60382000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     60382000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079192                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079192                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68151.241535                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68151.241535                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542191627500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.362464                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397722                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69290                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.172059                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.362464                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978870                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978870                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2999822                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2999822                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552549634500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 646406                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   646400                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.96                       # Real time elapsed on the host
host_tick_rate                              672903323                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7728584                       # Number of instructions simulated
sim_ops                                       7728584                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008045                       # Number of seconds simulated
sim_ticks                                  8045481000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             41.205120                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  181640                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               440819                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12365                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             71166                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            488046                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20162                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          149277                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           129115                       # Number of indirect misses.
system.cpu.branchPred.lookups                  658944                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   82118                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        20519                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2793352                       # Number of instructions committed
system.cpu.committedOps                       2793352                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.411027                       # CPI: cycles per instruction
system.cpu.discardedOps                        274372                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   353576                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       881659                       # DTB hits
system.cpu.dtb.data_misses                       2281                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   236493                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       549121                       # DTB read hits
system.cpu.dtb.read_misses                       1802                       # DTB read misses
system.cpu.dtb.write_accesses                  117083                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      332538                       # DTB write hits
system.cpu.dtb.write_misses                       479                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              205029                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2428133                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            722556                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           382589                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10564905                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.184808                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  584903                       # ITB accesses
system.cpu.itb.fetch_acv                          163                       # ITB acv
system.cpu.itb.fetch_hits                      583322                       # ITB hits
system.cpu.itb.fetch_misses                      1581                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.55%      3.55% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.75% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4342     82.34%     86.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     191      3.62%     89.72% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.74% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.76% # number of callpals executed
system.cpu.kern.callpal::rti                      307      5.82%     95.58% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.72% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.79% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.19%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5273                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7332                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       97                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1826     38.88%     38.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2823     60.10%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4697                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1823     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1823     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3694                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5551876500     68.98%     68.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                72614000      0.90%     69.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8981000      0.11%     70.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2414518500     30.00%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8047990000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998357                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.645767                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786459                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 266                      
system.cpu.kern.mode_good::user                   261                      
system.cpu.kern.mode_good::idle                     5                      
system.cpu.kern.mode_switch::kernel               482                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 261                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  12                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.551867                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.416667                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704636                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5915970000     73.51%     73.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1492349000     18.54%     92.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            639671000      7.95%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         15114904                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        97                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108393      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1700564     60.88%     64.76% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4403      0.16%     64.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470462     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295709     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40168      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2793352                       # Class of committed instruction
system.cpu.quiesceCycles                       976058                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4549999                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       116288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        232451                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2977958901                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2977958901                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2977958901                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2977958901                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118088.623245                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118088.623245                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118088.623245                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118088.623245                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            55                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    13.750000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1715649869                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1715649869                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1715649869                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1715649869                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68032.749187                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68032.749187                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68032.749187                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68032.749187                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7610467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7610467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115310.106061                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115310.106061                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4310467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4310467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65310.106061                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65310.106061                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2970348434                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2970348434                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118095.914202                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118095.914202                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1711339402                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1711339402                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68039.893527                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68039.893527                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              81355                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38973                       # Transaction distribution
system.membus.trans_dist::WritebackClean        67772                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9410                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10382                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10382                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12852                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       203306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       203306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        69512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        72432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 326174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8674112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8674112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2367296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2369888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12653728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            117630                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001437                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037877                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  117461     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     169      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              117630                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2520000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           670169247                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             362967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          127386000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          360376000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4336704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1482752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5819456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4336704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4336704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2494272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2494272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           23168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38973                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38973                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         539023584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         184296253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             723319836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    539023584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        539023584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      310021489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            310021489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      310021489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        539023584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        184296253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1033341325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    105758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     64291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     23068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000837748500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6504                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6504                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              251220                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99919                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90929                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106679                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90929                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106679                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3570                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   921                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5192                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1357990750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  436795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2995972000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15544.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34294.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       126                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    62523                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73918                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90929                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               106679                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    424                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        56686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.055675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.058874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.552524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23056     40.67%     40.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17090     30.15%     70.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7169     12.65%     83.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3215      5.67%     89.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1714      3.02%     92.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          936      1.65%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          655      1.16%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          406      0.72%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2445      4.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        56686                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.433579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.670373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.967017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1575     24.22%     24.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              45      0.69%     24.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            121      1.86%     26.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           633      9.73%     36.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3466     53.29%     89.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           407      6.26%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           121      1.86%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            59      0.91%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            28      0.43%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            21      0.32%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             8      0.12%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             6      0.09%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6504                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.262300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.240225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.111119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5992     92.13%     92.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           461      7.09%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            33      0.51%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            14      0.22%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6504                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5590976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  228480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6769280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5819456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6827456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       694.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       841.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    723.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    848.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8045481000                       # Total gap between requests
system.mem_ctrls.avgGap                      40714.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4114624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1476352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6769280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 511420510.470411896706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 183500775.155643284321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 841376668.467677712440                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67761                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        23168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       106679                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2171504000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    824468000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 199835210000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32046.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35586.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1873238.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            224517300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            119311005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           333873540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          289188000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     634923120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3136156530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        449959200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5187928695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.825175                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1141841250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    268580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6638883250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            180470640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             95892060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           290255280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          263181960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     634923120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3218492460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        380623680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5063839200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        629.401673                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    961060750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    268580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6819663750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25882                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25882                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               207000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131339901                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.6                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1485500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              716500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               62000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 194                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     5072314.432990                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    42078367.953026                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           97    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    415214500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9865992500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    492014500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1036296                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1036296                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1036296                       # number of overall hits
system.cpu.icache.overall_hits::total         1036296                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67773                       # number of overall misses
system.cpu.icache.overall_misses::total         67773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4449962500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4449962500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4449962500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4449962500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1104069                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1104069                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1104069                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1104069                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061385                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061385                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061385                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061385                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65659.812905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65659.812905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65659.812905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65659.812905                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67772                       # number of writebacks
system.cpu.icache.writebacks::total             67772                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        67773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4382189500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4382189500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4382189500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4382189500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061385                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061385                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061385                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061385                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64659.812905                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64659.812905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64659.812905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64659.812905                       # average overall mshr miss latency
system.cpu.icache.replacements                  67772                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1036296                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1036296                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4449962500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4449962500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1104069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1104069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061385                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061385                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65659.812905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65659.812905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4382189500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4382189500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061385                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061385                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64659.812905                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64659.812905                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998597                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1152848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67772                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.010683                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998597                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2275911                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2275911                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       816728                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           816728                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       816728                       # number of overall hits
system.cpu.dcache.overall_hits::total          816728                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33993                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33993                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33993                       # number of overall misses
system.cpu.dcache.overall_misses::total         33993                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2254540000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2254540000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2254540000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2254540000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       850721                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       850721                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       850721                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       850721                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039958                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039958                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039958                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039958                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66323.654870                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66323.654870                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66323.654870                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66323.654870                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13821                       # number of writebacks
system.cpu.dcache.writebacks::total             13821                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11237                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11237                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1529267000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1529267000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1529267000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1529267000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138679000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138679000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026749                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026749                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026749                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026749                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67202.803656                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67202.803656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67202.803656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67202.803656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94985.616438                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94985.616438                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  23165                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       514979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          514979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1029803500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1029803500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       529171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       529171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72562.253382                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72562.253382                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1822                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1822                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    902591500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    902591500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138679000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138679000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72966.168149                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72966.168149                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189971.232877                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189971.232877                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19801                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19801                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1224736500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1224736500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321550                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321550                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061580                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061580                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61852.254937                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61852.254937                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10386                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10386                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    626675500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    626675500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032300                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032300                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60338.484498                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60338.484498                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6625                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6625                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          424                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          424                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33576500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33576500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060150                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060150                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79189.858491                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79189.858491                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          423                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          423                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     33091500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     33091500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060009                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060009                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78230.496454                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78230.496454                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6917                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6917                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6917                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6917                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10358007000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.900880                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              835481                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.061853                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.900880                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          691                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1752542                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1752542                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3191729352500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 436898                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754048                       # Number of bytes of host memory used
host_op_rate                                   436898                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1764.04                       # Real time elapsed on the host
host_tick_rate                              362338398                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770705008                       # Number of instructions simulated
sim_ops                                     770705008                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.639180                       # Number of seconds simulated
sim_ticks                                639179718000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.246975                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19498767                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22608059                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2300                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6016825                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          22808913                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             692246                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1705361                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1013115                       # Number of indirect misses.
system.cpu.branchPred.lookups                33232032                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4254673                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       345305                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   762976424                       # Number of instructions committed
system.cpu.committedOps                     762976424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.674665                       # CPI: cycles per instruction
system.cpu.discardedOps                      16716010                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                171567984                       # DTB accesses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_hits                    173122903                       # DTB hits
system.cpu.dtb.data_misses                       4881                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                122944824                       # DTB read accesses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_hits                    123664150                       # DTB read hits
system.cpu.dtb.read_misses                       4181                       # DTB read misses
system.cpu.dtb.write_accesses                48623160                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    49458753                       # DTB write hits
system.cpu.dtb.write_misses                       700                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              509885                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          590774238                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         134901331                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         52618727                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       594935826                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597134                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               118600986                       # ITB accesses
system.cpu.itb.fetch_acv                          192                       # ITB acv
system.cpu.itb.fetch_hits                   118573052                       # ITB hits
system.cpu.itb.fetch_misses                     27934                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.36%      0.36% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13827     82.39%     82.76% # number of callpals executed
system.cpu.kern.callpal::rdps                    1450      8.64%     91.40% # number of callpals executed
system.cpu.kern.callpal::rti                     1214      7.23%     98.63% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.13%     98.76% # number of callpals executed
system.cpu.kern.callpal::rdunique                 208      1.24%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16782                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      45418                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4379     27.87%     27.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     27.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     655      4.17%     32.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10662     67.86%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15711                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4340     46.42%     46.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      655      7.01%     53.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4340     46.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9350                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             627349864500     98.19%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                28737500      0.00%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               901640500      0.14%     98.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10658632000      1.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         638938874500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991094                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.407053                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.595124                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1154                      
system.cpu.kern.mode_good::user                  1152                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1271                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1152                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.907946                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.950968                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20668956500      3.23%      3.23% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         618188212000     96.75%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             81706000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1277729997                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            48144382      6.31%      6.31% # Class of committed instruction
system.cpu.op_class_0::IntAlu               540051363     70.78%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5094367      0.67%     77.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                504004      0.07%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::MemRead              119710149     15.69%     93.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite              49218123      6.45%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12105      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8928      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               232651      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                762976424                       # Class of committed instruction
system.cpu.quiesceCycles                       629439                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       682794171                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7364                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5413101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10826158                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2033626529                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2033626529                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2033626529                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2033626529                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117857.231469                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117857.231469                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117857.231469                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117857.231469                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            73                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    24.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1169943811                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1169943811                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1169943811                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1169943811                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67803.176529                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67803.176529                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67803.176529                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67803.176529                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4893985                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4893985                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 125486.794872                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 125486.794872                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2943985                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2943985                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 75486.794872                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 75486.794872                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2028732544                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2028732544                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117839.947955                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117839.947955                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1166999826                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1166999826                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67785.770562                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67785.770562                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5262171                       # Transaction distribution
system.membus.trans_dist::WriteReq               1205                       # Transaction distribution
system.membus.trans_dist::WriteResp              1205                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       223850                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4988430                       # Transaction distribution
system.membus.trans_dist::CleanEvict           200777                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            134115                       # Transaction distribution
system.membus.trans_dist::ReadExResp           134115                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4988430                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        273296                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     14959423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     14959423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1222120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1225420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16219355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    638143552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    638143552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     39296384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     39303049                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               678548553                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5904                       # Total snoops (count)
system.membus.snoopTraffic                     377856                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5414711                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001360                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036853                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5407347     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7364      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5414711                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3439500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32104165047                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210485                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2204787000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26338648750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      318884032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26071808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          344955968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    318884032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     318884032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14326400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14326400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4982563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          407372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5389937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       223850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             223850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         498895730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40789479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             539685410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    498895730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        498895730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22413727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22413727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22413727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        498895730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40789479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            562099137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5168099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4827744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    404853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000641133750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       319130                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       319131                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15476325                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4853117                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5389937                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5205104                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5389937                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5205104                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 157338                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 37005                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            856379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            190166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            152484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            118155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            525836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            219030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            270749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            211102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            289684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             97379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           220674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           299421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           380316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           419416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           249647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           732161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            835197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            184115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            106582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            529074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            214024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            278987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            208859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            321644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           208838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           296372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           351990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           416127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           240456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           726456                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55427795500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26162995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            153539026750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10592.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29342.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        40                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4442261                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4206822                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5389937                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5205104                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5064766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  162242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 307654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 319329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 321100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 319628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 319527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 321846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 319387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 319520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 319968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 320177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 319540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 319458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 319329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 319053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 319177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 319177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    127                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1751618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    380.016885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   243.872044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.298877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       421551     24.07%     24.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       404119     23.07%     47.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       236604     13.51%     60.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       154300      8.81%     69.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       107790      6.15%     75.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        91344      5.21%     80.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        60411      3.45%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46163      2.64%     86.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       229336     13.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1751618                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       319131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.396401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.188937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2456      0.77%      0.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          27786      8.71%      9.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        284942     89.29%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2752      0.86%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           593      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           207      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           128      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            72      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            61      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            31      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            22      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            22      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           11      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           14      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        319131                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       319130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.194291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.182375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.653666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           289983     90.87%     90.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2444      0.77%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22581      7.08%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2517      0.79%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1393      0.44%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              154      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               27      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        319130                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              334886336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10069632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               330758400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               344955968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            333126656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       523.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       517.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    539.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    521.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  639179644000                       # Total gap between requests
system.mem_ctrls.avgGap                      60328.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    308975616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25910592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    330758400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 483393961.508647263050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40537256.221262015402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 200.256667092807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 517473240.601166903973                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4982563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       407372                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5205104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 139200169750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14338488500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       368500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15561764754250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27937.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35197.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    184250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2989712.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6156693480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3272363985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19197303720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13848091020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50456412240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     228469719900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      53049457920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       374450042265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        585.829043                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 135666909750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21343660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 482169148250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6349830480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3375022530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18163453140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13129364880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50456412240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     226067839080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      55072094400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       372614016750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.956571                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 141110347000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21343660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 476725711000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18421                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18421                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37810                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6665                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108801                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1721500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2095000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89839529                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              684000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1016500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    638857718000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    114944607                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        114944607                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    114944607                       # number of overall hits
system.cpu.icache.overall_hits::total       114944607                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4988429                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4988429                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4988429                       # number of overall misses
system.cpu.icache.overall_misses::total       4988429                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 310241509000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 310241509000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 310241509000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 310241509000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    119933036                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    119933036                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    119933036                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    119933036                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.041593                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041593                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.041593                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041593                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62192.227052                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62192.227052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62192.227052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62192.227052                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4988430                       # number of writebacks
system.cpu.icache.writebacks::total           4988430                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4988429                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4988429                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4988429                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4988429                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 305253079000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 305253079000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 305253079000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 305253079000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.041593                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041593                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.041593                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041593                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61192.226851                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61192.226851                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61192.226851                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61192.226851                       # average overall mshr miss latency
system.cpu.icache.replacements                4988430                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    114944607                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       114944607                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4988429                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4988429                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 310241509000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 310241509000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    119933036                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    119933036                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.041593                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041593                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62192.227052                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62192.227052                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4988429                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4988429                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 305253079000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 305253079000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.041593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61192.226851                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61192.226851                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           119940702                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4988942                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.041310                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         244854502                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        244854502                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    167397608                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        167397608                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    167397608                       # number of overall hits
system.cpu.dcache.overall_hits::total       167397608                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       547575                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         547575                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       547575                       # number of overall misses
system.cpu.dcache.overall_misses::total        547575                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36530899000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36530899000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36530899000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36530899000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    167945183                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    167945183                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    167945183                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    167945183                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003260                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003260                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003260                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003260                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66713.964297                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66713.964297                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66713.964297                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66713.964297                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       206634                       # number of writebacks
system.cpu.dcache.writebacks::total            206634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       141630                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       141630                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       141630                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       141630                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       405945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       405945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       405945                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       405945                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1650                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1650                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27195053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27195053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27195053000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27195053000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87652000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87652000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002417                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002417                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002417                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002417                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66991.964429                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66991.964429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66991.964429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66991.964429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 53122.424242                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 53122.424242                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 407372                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    118428780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       118428780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       306609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        306609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21173784500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21173784500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    118735389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    118735389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002582                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002582                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69057.935351                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69057.935351                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34781                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34781                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       271828                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       271828                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18577922000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18577922000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87652000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87652000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68344.401607                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68344.401607                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196970.786517                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196970.786517                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48968828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48968828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       240966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       240966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15357114500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15357114500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49209794                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49209794                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004897                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004897                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63731.457965                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63731.457965                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       106849                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       106849                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       134117                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       134117                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1205                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1205                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8617131000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8617131000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64250.848140                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64250.848140                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10761                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10761                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1432                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1432                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    107158000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    107158000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.117444                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.117444                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74831.005587                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74831.005587                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1431                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1431                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    105665000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    105665000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.117362                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.117362                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73839.972048                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73839.972048                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12171                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12171                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12171                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12171                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 639179718000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           167877635                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            408396                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            411.065816                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          869                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         336346466                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        336346466                       # Number of data accesses

---------- End Simulation Statistics   ----------
