==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.750 ; gain = 45.699
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.766 ; gain = 45.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 103.320 ; gain = 47.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 103.539 ; gain = 47.488
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Product' (conv2d.cpp:14) in function 'conv2d' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Product2' (conv2d.cpp:15) in function 'conv2d' completely.
INFO: [XFORM 203-101] Partitioning array 'res' (conv2d.cpp:6) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (conv2d.cpp:5) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (conv2d.cpp:4) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 125.418 ; gain = 69.367
                         Cannot flatten a loop nest 'Col' (conv2d.cpp:11:48) in function 'conv2d' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Row' (conv2d.cpp:9:46) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 125.418 ; gain = 69.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Product'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (conv2d.cpp:16) of variable 'tmp_2', conv2d.cpp:16 on array 'res_0' and 'load' operation ('res_0_load', conv2d.cpp:13) on array 'res_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (conv2d.cpp:16) of variable 'tmp_14_1', conv2d.cpp:16 on array 'res_0' and 'load' operation ('res_0_load', conv2d.cpp:13) on array 'res_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (conv2d.cpp:16) of variable 'tmp_14_2', conv2d.cpp:16 on array 'res_0' and 'load' operation ('res_0_load', conv2d.cpp:13) on array 'res_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.888 seconds; current allocated memory: 76.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 76.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv2d_mux_32_16_1_1' to 'conv2d_mux_32_16_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2d_mac_muladd_8s_8s_16ns_16_1_1' to 'conv2d_mac_muladdcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2d_mac_muladd_8s_8s_16s_16_1_1' to 'conv2d_mac_muladddEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv2d_mac_muladdcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_mac_muladddEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_mux_32_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 77.180 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 128.781 ; gain = 72.730
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 8.702 seconds; peak allocated memory: 77.180 MB.
