{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493844737889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493844737909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 15:52:17 2017 " "Processing started: Wed May 03 15:52:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493844737909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844737909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844737909 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1493844740029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n follower.v(6) " "Verilog HDL Declaration information at follower.v(6): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "follower.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493844788431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "follower.v 1 1 " "Found 1 design units, including 1 entities, in source file follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 Follower " "Found entity 1: Follower" {  } { { "follower.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493844788431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844788431 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GO go cmd_cntrl.sv(6) " "Verilog HDL Declaration information at cmd_cntrl.sv(6): object \"GO\" differs only in case from object \"go\" in the same scope" {  } { { "cmd_cntrl.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/cmd_cntrl.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493844788441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_cntrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file cmd_cntrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_cntrl " "Found entity 1: cmd_cntrl" {  } { { "cmd_cntrl.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/cmd_cntrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493844788441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844788441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file dig_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dig_core " "Found entity 1: dig_core" {  } { { "dig_core.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/dig_core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493844788451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844788451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START start UART_rcv.sv(3) " "Verilog HDL Declaration information at UART_rcv.sv(3): object \"START\" differs only in case from object \"start\" in the same scope" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493844788451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rcv.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rcv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rcv " "Found entity 1: uart_rcv" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493844788461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844788461 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SPI_mstr16.sv " "Can't analyze file -- file SPI_mstr16.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493844788481 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pwm8.sv " "Can't analyze file -- file pwm8.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493844788511 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pwm.sv " "Can't analyze file -- file pwm.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493844788541 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "motor_cntrl.sv " "Can't analyze file -- file motor_cntrl.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493844788571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SAMPLE sample barcode.sv(17) " "Verilog HDL Declaration information at barcode.sv(17): object \"SAMPLE\" differs only in case from object \"sample\" in the same scope" {  } { { "barcode.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/barcode.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493844788581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcode.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcode " "Found entity 1: barcode" {  } { { "barcode.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/barcode.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493844788581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844788581 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "alu.sv " "Can't analyze file -- file alu.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493844788611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_intf " "Found entity 1: A2D_intf" {  } { { "A2D_intf.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/A2D_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493844788621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844788621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PTERM Pterm motion_cntrl\[meng\].sv(20) " "Verilog HDL Declaration information at motion_cntrl\[meng\].sv(20): object \"PTERM\" differs only in case from object \"Pterm\" in the same scope" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493844788631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ITERM Iterm motion_cntrl\[meng\].sv(20) " "Verilog HDL Declaration information at motion_cntrl\[meng\].sv(20): object \"ITERM\" differs only in case from object \"Iterm\" in the same scope" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493844788631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motion_cntrl\[meng\].sv 1 1 " "Found 1 design units, including 1 entities, in source file motion_cntrl\[meng\].sv" { { "Info" "ISGN_ENTITY_NAME" "1 motion_cntrl " "Found entity 1: motion_cntrl" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493844788631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844788631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go follower.v(55) " "Verilog HDL Implicit Net warning at follower.v(55): created implicit net for \"go\"" {  } { { "follower.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493844788631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Follower " "Elaborating entity \"Follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493844788791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_core dig_core:iCORE " "Elaborating entity \"dig_core\" for hierarchy \"dig_core:iCORE\"" {  } { { "follower.v" "iCORE" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493844788801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_cntrl dig_core:iCORE\|cmd_cntrl:iCMD " "Elaborating entity \"cmd_cntrl\" for hierarchy \"dig_core:iCORE\|cmd_cntrl:iCMD\"" {  } { { "dig_core.sv" "iCMD" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/dig_core.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493844788821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motion_cntrl dig_core:iCORE\|motion_cntrl:iMTN " "Elaborating entity \"motion_cntrl\" for hierarchy \"dig_core:iCORE\|motion_cntrl:iMTN\"" {  } { { "dig_core.sv" "iMTN" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/dig_core.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493844788821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 motion_cntrl\[meng\].sv(279) " "Verilog HDL assignment warning at motion_cntrl\[meng\].sv(279): truncated value with size 32 to match size of target (2)" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493844788831 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 motion_cntrl\[meng\].sv(291) " "Verilog HDL assignment warning at motion_cntrl\[meng\].sv(291): truncated value with size 32 to match size of target (1)" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493844788831 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rcv uart_rcv:iCMD " "Elaborating entity \"uart_rcv\" for hierarchy \"uart_rcv:iCMD\"" {  } { { "follower.v" "iCMD" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493844789001 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[0\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789021 "|Follower|uart_rcv:iCMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[1\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789021 "|Follower|uart_rcv:iCMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[2\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789021 "|Follower|uart_rcv:iCMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[3\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789021 "|Follower|uart_rcv:iCMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[4\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789021 "|Follower|uart_rcv:iCMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[5\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789021 "|Follower|uart_rcv:iCMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[6\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789021 "|Follower|uart_rcv:iCMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[7\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789021 "|Follower|uart_rcv:iCMD"}
{ "Warning" "WSGN_SEARCH_FILE" "motor_cntrl.v 1 1 " "Using design file motor_cntrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 motor_cntrl " "Found entity 1: motor_cntrl" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493844789071 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493844789071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_cntrl motor_cntrl:iMTR " "Elaborating entity \"motor_cntrl\" for hierarchy \"motor_cntrl:iMTR\"" {  } { { "follower.v" "iMTR" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493844789071 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lft_sig motor_cntrl.v(48) " "Verilog HDL Always Construct warning at motor_cntrl.v(48): inferring latch(es) for variable \"lft_sig\", which holds its previous value in one or more paths through the always construct" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493844789081 "|Follower|motor_cntrl:iMTR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rht_sig motor_cntrl.v(48) " "Verilog HDL Always Construct warning at motor_cntrl.v(48): inferring latch(es) for variable \"rht_sig\", which holds its previous value in one or more paths through the always construct" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493844789081 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[0\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[0\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789081 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[1\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[1\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789081 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[2\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[2\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789081 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[3\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[3\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789081 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[4\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[4\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789081 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[5\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[5\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789081 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[6\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[6\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789081 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[7\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[7\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789091 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[8\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[8\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789091 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[9\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[9\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789091 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[0\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[0\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789091 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[1\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[1\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789091 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[2\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[2\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789091 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[3\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[3\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789091 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[4\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[4\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789091 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[5\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[5\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789091 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[6\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[6\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789091 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[7\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[7\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789091 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[8\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[8\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789091 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[9\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[9\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789091 "|Follower|motor_cntrl:iMTR"}
{ "Warning" "WSGN_SEARCH_FILE" "pwm.v 1 1 " "Using design file pwm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493844789141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493844789141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm motor_cntrl:iMTR\|pwm:lft_pwm " "Elaborating entity \"pwm\" for hierarchy \"motor_cntrl:iMTR\|pwm:lft_pwm\"" {  } { { "motor_cntrl.v" "lft_pwm" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493844789141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pwm.v(18) " "Verilog HDL assignment warning at pwm.v(18): truncated value with size 32 to match size of target (10)" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493844789151 "|Follower|motor_cntrl:iMTR|pwm:lft_pwm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set pwm.v(23) " "Verilog HDL Always Construct warning at pwm.v(23): inferring latch(es) for variable \"set\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493844789151 "|Follower|motor_cntrl:iMTR|pwm:lft_pwm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset pwm.v(23) " "Verilog HDL Always Construct warning at pwm.v(23): inferring latch(es) for variable \"reset\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493844789151 "|Follower|motor_cntrl:iMTR|pwm:lft_pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset pwm.v(25) " "Inferred latch for \"reset\" at pwm.v(25)" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789151 "|Follower|motor_cntrl:iMTR|pwm:lft_pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set pwm.v(25) " "Inferred latch for \"set\" at pwm.v(25)" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789151 "|Follower|motor_cntrl:iMTR|pwm:lft_pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcode barcode:iBC " "Elaborating entity \"barcode\" for hierarchy \"barcode:iBC\"" {  } { { "follower.v" "iBC" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493844789161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2D_intf A2D_intf:iA2D " "Elaborating entity \"A2D_intf\" for hierarchy \"A2D_intf:iA2D\"" {  } { { "follower.v" "iA2D" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493844789171 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_mstr.sv 1 1 " "Using design file spi_mstr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mstr " "Found entity 1: SPI_mstr" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493844789541 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493844789541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_mstr A2D_intf:iA2D\|SPI_mstr:iSPI " "Elaborating entity \"SPI_mstr\" for hierarchy \"A2D_intf:iA2D\|SPI_mstr:iSPI\"" {  } { { "A2D_intf.sv" "iSPI" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/A2D_intf.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493844789541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_mstr.sv(113) " "Verilog HDL assignment warning at spi_mstr.sv(113): truncated value with size 32 to match size of target (1)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_mstr.sv(114) " "Verilog HDL assignment warning at spi_mstr.sv(114): truncated value with size 32 to match size of target (1)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOSI spi_mstr.sv(116) " "Inferred latch for \"MOSI\" at spi_mstr.sv(116)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[0\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[0\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[1\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[1\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[2\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[2\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[3\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[3\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[4\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[4\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[5\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[5\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[6\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[6\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[7\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[7\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[8\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[8\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[9\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[9\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[10\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[10\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[11\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[11\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[12\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[12\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789551 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[13\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[13\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789561 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[14\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[14\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789561 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[15\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[15\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789561 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "THE_ALU alu " "Node instance \"THE_ALU\" instantiates undefined entity \"alu\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "motion_cntrl\[meng\].sv" "THE_ALU" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 80 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1493844789561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/Follower.map.smsg " "Generated suppressed messages file I:/FINALGITHUBFOLDER/project_551/Project(Passed)/Follower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844789771 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "836 " "Peak virtual memory: 836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493844790092 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 03 15:53:10 2017 " "Processing ended: Wed May 03 15:53:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493844790092 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493844790092 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493844790092 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844790092 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844791042 ""}
