# Approaching Cell 

This folder contains the VHDL source files that model the AC developed under VISUALISE EU project in join with the RTC-lab from the University of Seville. Most part has been developed by Hongjie Liu as part of her PhD and it was tested and mounted for an ISCAS Live Demo during a visit to RTC-lab

If you plan to use this work, please add these references:
Conference paper: (best paper award at ICANN'17)
https://link.springer.com/chapter/10.1007/978-3-319-68600-4_22
Extended Journal paper:
https://www.mdpi.com/1099-4300/20/6/475



