Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Apr 20 22:30:28 2022
| Host         : DESKTOP-L6DCBM7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevel_timing_summary_routed.rpt -pb TopLevel_timing_summary_routed.pb -rpx TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-10   Warning           Wide multiplier              7           
TIMING-20  Warning           Non-clocked latch            28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4350)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3709)
5. checking no_input_delay (1)
6. checking no_output_delay (128)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4350)
---------------------------
 There are 1618 register/latch pins with no clock driven by root clock pin: Clk (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instrMemory/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/c_raddr_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/c_raddr_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/c_raddr_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/c_raddr_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/c_raddr_reg[6]_rep/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/c_raddr_reg[6]_rep__0/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/c_raddr_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/c_raddr_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/c_raddr_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[0][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[0][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[0][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[0][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[0][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[0][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[0][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[0][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[10][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[10][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[10][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[10][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[10][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[10][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[10][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[10][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[11][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[11][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[11][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[11][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[11][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[11][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[11][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[11][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[12][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[12][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[12][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[12][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[12][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[12][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[12][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[12][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[13][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[13][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[13][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[13][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[13][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[13][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[13][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[13][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[14][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[14][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[14][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[14][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[14][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[14][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[14][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[14][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[15][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[15][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[15][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[15][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[15][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[15][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[15][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[15][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[1][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[1][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[1][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[1][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[1][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[1][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[1][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[1][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[2][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[2][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[2][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[2][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[2][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[2][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[2][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[2][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[3][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[3][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[3][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[3][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[3][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[3][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[3][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[3][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[4][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[4][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[4][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[4][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[4][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[4][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[4][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[4][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[5][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[5][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[5][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[5][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[5][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[5][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[5][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[5][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[6][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[6][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[6][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[6][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[6][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[6][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[6][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[6][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[7][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[7][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[7][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[7][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[7][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[7][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[7][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[7][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[8][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[8][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[8][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[8][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[8][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[8][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[8][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[8][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[9][0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[9][0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[9][0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[9][0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[9][1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[9][1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[9][1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/tag_reg[9][1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[10][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[10][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[11][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[11][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[12][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[12][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[13][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[13][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[14][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[14][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[15][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[15][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[2][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[3][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[3][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[4][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[4][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[5][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[5][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[6][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[6][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[7][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[7][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[8][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[8][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[9][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instrMemory/cache/valid_reg[9][1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3709)
---------------------------------------------------
 There are 3709 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (128)
---------------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


