<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.04.09.14:12:39"
 outputDirectory="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M50DAF484C6GES"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="avalon_streaming_sink" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="rst" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="24" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="ast_sink_data" direction="input" role="data" width="24" />
   <port name="ast_sink_valid" direction="input" role="valid" width="1" />
   <port name="ast_sink_error" direction="input" role="error" width="2" />
  </interface>
  <interface name="avalon_streaming_source" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="rst" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="25" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="ast_source_data" direction="output" role="data" width="25" />
   <port name="ast_source_valid" direction="output" role="valid" width="1" />
   <port name="ast_source_error" direction="output" role="error" width="2" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="rst" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="hilbert:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1681063958,AUTO_UNIQUE_ID=(altera_fir_compiler_ii:18.1:L_bandsFilter=1,MODE_STRING=None Set,ModeWidth=0,backPressure=false,bankCount=1,bankDisplay=0,bankInWidth=0,baseAddress=0,busAddressWidth=7,busDataWidth=16,chanPerInputInterface=1,chanPerOutputInterface=1,channelModes=0,1,2,3,clockRate=24.57,clockSlack=0,coeffBitWidth=16,coeffBitWidth_derived=16,coeffComplex=false,coeffFracBitWidth=15,coeffNum=67,coeffReload=false,coeffScaling=auto,coeffSetFixedValue=-31,0,-62,0,-111,0,-177,0,-267,0,-385,0,-539,0,-736,0,-987,0,-1308,0,-1723,0,-2277,0,-3049,0,-4210,0,-6218,0,-10732,0,-32767,0,32767,0,10732,0,6218,0,4210,0,3049,0,2277,0,1723,0,1308,0,987,0,736,0,539,0,385,0,267,0,177,0,111,0,62,0,31,coeffSetFixedValueImag=0,0,0,0,0,0,0,0,coeffSetRealValue=-6.103515625E-4,0.0,-0.001220703125,0.0,-0.002166748046875,0.0,-0.003448486328125,0.0,-0.00518798828125,0.0,-0.007476806640625,0.0,-0.010467529296875,0.0,-0.0142822265625,0.0,-0.019134521484375,0.0,-0.025360107421875,0.0,-0.033416748046875,0.0,-0.044158935546875,0.0,-0.059112548828125,0.0,-0.081634521484375,0.0,-0.12054443359375,0.0,-0.20806884765625,0.0,-0.635223388671875,0.0,0.635223388671875,0.0,0.20806884765625,0.0,0.12054443359375,0.0,0.081634521484375,0.0,0.059112548828125,0.0,0.044158935546875,0.0,0.033416748046875,0.0,0.025360107421875,0.0,0.019134521484375,0.0,0.0142822265625,0.0,0.010467529296875,0.0,0.007476806640625,0.0,0.00518798828125,0.0,0.003448486328125,0.0,0.002166748046875,0.0,0.001220703125,0.0,6.103515625E-4,coeffSetRealValueImag=0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,coeffSetScaleValue=-0.0006009682012032877,0.0,-0.0012019364024065753,0.0,-0.0021518538817279008,0.0,-0.0034313345681607067,0.0,-0.005176080958750897,0.0,-0.007463637337524701,0.0,-0.010449092272534582,0.0,-0.014268148260826442,0.0,-0.019134052083472415,0.0,-0.025356980876577426,0.0,-0.03340220034429885,0.0,-0.0441420836819318,0.0,-0.05910813049899432,0.0,-0.08161535893760777,0.0,-0.12054258951877556,0.0,-0.20805131404237687,0.0,-0.635223388671875,0.0,0.635223388671875,0.0,0.20805131404237687,0.0,0.12054258951877556,0.0,0.08161535893760777,0.0,0.05910813049899432,0.0,0.0441420836819318,0.0,0.03340220034429885,0.0,0.025356980876577426,0.0,0.019134052083472415,0.0,0.014268148260826442,0.0,0.010449092272534582,0.0,0.007463637337524701,0.0,0.005176080958750897,0.0,0.0034313345681607067,0.0,0.0021518538817279008,0.0,0.0012019364024065753,0.0,0.0006009682012032877,coeffSetScaleValueImag=0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,coeffType=frac,coefficientReadback=false,coefficientWriteable=false,decimFactor=1,delayRAMBlockThreshold=20,deviceFamily=MAX 10,dspCount=2,dualMemDistRAMThreshold=1280,errorList=0,filterType=single,funcResult=-interp=1 -decim=1 -incycles=511 -len=67 -bankcount=1 -nsym -nband=1 -chans=1 -family=&quot;MAX 10&quot; 
|{}|1|1|1|1|47|38|19|3|noCode|LUTS: 316 DSPs: 2 RAM Bits: 4680|,hardMultiplierThreshold=-1,inputBitWidth=24,inputChannelNum=1,inputFracBitWidth=23,inputInterfaceNum=1,inputRate=0.048,inputType=frac,interpFactor=1,karatsuba=false,latency=19,latency_realOnly=19,lutCount=316,mRAMThreshold=1000000,memBitCount=4680,modeFormatted=--,num_modes=2,outBitWidth=25,outFracBitWidth=21,outFullFracBitWidth=38,outFullFracBitWidth_realOnly=38,outLSBRound=trunc,outLsbBitRem=17,outMSBRound=trunc,outMsbBitRem=5,outType=frac,outWidth=47,outWidth_realOnly=47,outputInterfaceNum=1,outputfifodepth=4,outputfifodepth_realOnly=3,readWriteMode=read_write,reconfigurable=false,reconfigurable_list=0,speedGrade=medium,symmetryMode=nsym)"
   instancePathKey="hilbert"
   kind="hilbert"
   version="1.0"
   name="hilbert">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1681063958" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/hilbert.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/hilbert_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm0_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/hilbert_fir_compiler_ii_0_rtl_core_u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/hilbert_fir_compiler_ii_0_rtl_core.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/hilbert_fir_compiler_ii_0_ast.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/hilbert_fir_compiler_ii_0.vhd"
       type="VHDL"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/Users/Joyce/Documents/ECE295/hilbert_design/hilbert.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/dsp/altera_fir_compiler_ii/src/HP_FIR_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="hilbert">queue size: 0 starting:hilbert "hilbert"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="hilbert"><![CDATA["<b>hilbert</b>" reuses <b>altera_fir_compiler_ii</b> "<b>submodules/hilbert_fir_compiler_ii_0</b>"]]></message>
   <message level="Debug" culprit="hilbert">queue size: 0 starting:altera_fir_compiler_ii "submodules/hilbert_fir_compiler_ii_0"</message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[C:/intelfpga_lite/18.1/quartus/dspba/backend/windows64/fir_ip_api_interface hilbert_fir_compiler_ii_0_rtl_core . MAX10 medium 0 24.57 1 0.048 67 1 1 1 nsym 1 24 23 16 15 0 false false -- 16 7 20 1280 1000000 -1 true false 1 -- <<< -31,0,-62,0,-111,0,-177,0,-267,0,-385,0,-539,0,-736,0,-987,0,-1308,0,-1723,0,-2277,0,-3049,0,-4210,0,-6218,0,-10732,0,-32767,0,32767,0,10732,0,6218,0,4210,0,3049,0,2277,0,1723,0,1308,0,987,0,736,0,539,0,385,0,267,0,177,0,111,0,62,0,31 ]]></message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[OUTPARAMS -interp=1 -decim=1 -incycles=511 -len=67 -bankcount=1 -nsym -nband=1 -chans=1 -family="MAX 10" 
|{}|1|1|1|1|47|38|19|3|true|LUTS: 316 DSPs: 2 RAM Bits: 4680|hilbert_fir_compiler_ii_0_rtl_core.vhd|hilbert_fir_compiler_ii_0_rtl_core_u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem.hex|hilbert_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm0_lutmem.hex|hilbert_fir_compiler_ii_0_rtl_core_u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem.hex|hilbert_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm0_lutmem.hex|]]></message>
   <message level="Info" culprit="fir_compiler_ii_0">PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 47, Bankcount 1, Latency 19, CoefBitWidth 16</message>
   <message level="Info" culprit="fir_compiler_ii_0"><![CDATA["<b>hilbert</b>" instantiated <b>altera_fir_compiler_ii</b> "<b>fir_compiler_ii_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_fir_compiler_ii:18.1:L_bandsFilter=1,MODE_STRING=None Set,ModeWidth=0,backPressure=false,bankCount=1,bankDisplay=0,bankInWidth=0,baseAddress=0,busAddressWidth=7,busDataWidth=16,chanPerInputInterface=1,chanPerOutputInterface=1,channelModes=0,1,2,3,clockRate=24.57,clockSlack=0,coeffBitWidth=16,coeffBitWidth_derived=16,coeffComplex=false,coeffFracBitWidth=15,coeffNum=67,coeffReload=false,coeffScaling=auto,coeffSetFixedValue=-31,0,-62,0,-111,0,-177,0,-267,0,-385,0,-539,0,-736,0,-987,0,-1308,0,-1723,0,-2277,0,-3049,0,-4210,0,-6218,0,-10732,0,-32767,0,32767,0,10732,0,6218,0,4210,0,3049,0,2277,0,1723,0,1308,0,987,0,736,0,539,0,385,0,267,0,177,0,111,0,62,0,31,coeffSetFixedValueImag=0,0,0,0,0,0,0,0,coeffSetRealValue=-6.103515625E-4,0.0,-0.001220703125,0.0,-0.002166748046875,0.0,-0.003448486328125,0.0,-0.00518798828125,0.0,-0.007476806640625,0.0,-0.010467529296875,0.0,-0.0142822265625,0.0,-0.019134521484375,0.0,-0.025360107421875,0.0,-0.033416748046875,0.0,-0.044158935546875,0.0,-0.059112548828125,0.0,-0.081634521484375,0.0,-0.12054443359375,0.0,-0.20806884765625,0.0,-0.635223388671875,0.0,0.635223388671875,0.0,0.20806884765625,0.0,0.12054443359375,0.0,0.081634521484375,0.0,0.059112548828125,0.0,0.044158935546875,0.0,0.033416748046875,0.0,0.025360107421875,0.0,0.019134521484375,0.0,0.0142822265625,0.0,0.010467529296875,0.0,0.007476806640625,0.0,0.00518798828125,0.0,0.003448486328125,0.0,0.002166748046875,0.0,0.001220703125,0.0,6.103515625E-4,coeffSetRealValueImag=0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,coeffSetScaleValue=-0.0006009682012032877,0.0,-0.0012019364024065753,0.0,-0.0021518538817279008,0.0,-0.0034313345681607067,0.0,-0.005176080958750897,0.0,-0.007463637337524701,0.0,-0.010449092272534582,0.0,-0.014268148260826442,0.0,-0.019134052083472415,0.0,-0.025356980876577426,0.0,-0.03340220034429885,0.0,-0.0441420836819318,0.0,-0.05910813049899432,0.0,-0.08161535893760777,0.0,-0.12054258951877556,0.0,-0.20805131404237687,0.0,-0.635223388671875,0.0,0.635223388671875,0.0,0.20805131404237687,0.0,0.12054258951877556,0.0,0.08161535893760777,0.0,0.05910813049899432,0.0,0.0441420836819318,0.0,0.03340220034429885,0.0,0.025356980876577426,0.0,0.019134052083472415,0.0,0.014268148260826442,0.0,0.010449092272534582,0.0,0.007463637337524701,0.0,0.005176080958750897,0.0,0.0034313345681607067,0.0,0.0021518538817279008,0.0,0.0012019364024065753,0.0,0.0006009682012032877,coeffSetScaleValueImag=0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,coeffType=frac,coefficientReadback=false,coefficientWriteable=false,decimFactor=1,delayRAMBlockThreshold=20,deviceFamily=MAX 10,dspCount=2,dualMemDistRAMThreshold=1280,errorList=0,filterType=single,funcResult=-interp=1 -decim=1 -incycles=511 -len=67 -bankcount=1 -nsym -nband=1 -chans=1 -family=&quot;MAX 10&quot; 
|{}|1|1|1|1|47|38|19|3|noCode|LUTS: 316 DSPs: 2 RAM Bits: 4680|,hardMultiplierThreshold=-1,inputBitWidth=24,inputChannelNum=1,inputFracBitWidth=23,inputInterfaceNum=1,inputRate=0.048,inputType=frac,interpFactor=1,karatsuba=false,latency=19,latency_realOnly=19,lutCount=316,mRAMThreshold=1000000,memBitCount=4680,modeFormatted=--,num_modes=2,outBitWidth=25,outFracBitWidth=21,outFullFracBitWidth=38,outFullFracBitWidth_realOnly=38,outLSBRound=trunc,outLsbBitRem=17,outMSBRound=trunc,outMsbBitRem=5,outType=frac,outWidth=47,outWidth_realOnly=47,outputInterfaceNum=1,outputfifodepth=4,outputfifodepth_realOnly=3,readWriteMode=read_write,reconfigurable=false,reconfigurable_list=0,speedGrade=medium,symmetryMode=nsym"
   instancePathKey="hilbert:.:fir_compiler_ii_0"
   kind="altera_fir_compiler_ii"
   version="18.1"
   name="hilbert_fir_compiler_ii_0">
  <parameter name="outBitWidth" value="25" />
  <parameter name="inputFracBitWidth" value="23" />
  <parameter
     name="coeffSetRealValueImag"
     value="0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0" />
  <parameter name="inputInterfaceNum" value="1" />
  <parameter name="MODE_STRING" value="None Set" />
  <parameter
     name="funcResult"
     value="-interp=1 -decim=1 -incycles=511 -len=67 -bankcount=1 -nsym -nband=1 -chans=1 -family=&quot;MAX 10&quot; 
|{}|1|1|1|1|47|38|19|3|noCode|LUTS: 316 DSPs: 2 RAM Bits: 4680|" />
  <parameter name="speedGrade" value="medium" />
  <parameter name="outFullFracBitWidth_realOnly" value="38" />
  <parameter name="coeffBitWidth" value="16" />
  <parameter name="coeffType" value="frac" />
  <parameter name="outMSBRound" value="trunc" />
  <parameter name="outLSBRound" value="trunc" />
  <parameter name="coeffReload" value="false" />
  <parameter name="delayRAMBlockThreshold" value="20" />
  <parameter name="inputType" value="frac" />
  <parameter name="chanPerOutputInterface" value="1" />
  <parameter name="busAddressWidth" value="7" />
  <parameter name="coefficientWriteable" value="false" />
  <parameter name="coeffSetFixedValueImag" value="0,0,0,0,0,0,0,0" />
  <parameter name="num_modes" value="2" />
  <parameter name="karatsuba" value="false" />
  <parameter name="coeffBitWidth_derived" value="16" />
  <parameter name="bankDisplay" value="0" />
  <parameter name="baseAddress" value="0" />
  <parameter
     name="coeffSetRealValue"
     value="-6.103515625E-4,0.0,-0.001220703125,0.0,-0.002166748046875,0.0,-0.003448486328125,0.0,-0.00518798828125,0.0,-0.007476806640625,0.0,-0.010467529296875,0.0,-0.0142822265625,0.0,-0.019134521484375,0.0,-0.025360107421875,0.0,-0.033416748046875,0.0,-0.044158935546875,0.0,-0.059112548828125,0.0,-0.081634521484375,0.0,-0.12054443359375,0.0,-0.20806884765625,0.0,-0.635223388671875,0.0,0.635223388671875,0.0,0.20806884765625,0.0,0.12054443359375,0.0,0.081634521484375,0.0,0.059112548828125,0.0,0.044158935546875,0.0,0.033416748046875,0.0,0.025360107421875,0.0,0.019134521484375,0.0,0.0142822265625,0.0,0.010467529296875,0.0,0.007476806640625,0.0,0.00518798828125,0.0,0.003448486328125,0.0,0.002166748046875,0.0,0.001220703125,0.0,6.103515625E-4" />
  <parameter name="coeffSetScaleValueImag" value="0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0" />
  <parameter name="chanPerInputInterface" value="1" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="dspCount" value="2" />
  <parameter name="outType" value="frac" />
  <parameter name="symmetryMode" value="nsym" />
  <parameter name="outLsbBitRem" value="17" />
  <parameter name="decimFactor" value="1" />
  <parameter name="ModeWidth" value="0" />
  <parameter name="memBitCount" value="4680" />
  <parameter name="outputInterfaceNum" value="1" />
  <parameter name="filterType" value="single" />
  <parameter name="backPressure" value="false" />
  <parameter name="inputBitWidth" value="24" />
  <parameter name="coeffScaling" value="auto" />
  <parameter name="outFullFracBitWidth" value="38" />
  <parameter name="coeffNum" value="67" />
  <parameter name="busDataWidth" value="16" />
  <parameter name="coeffComplex" value="false" />
  <parameter name="outputfifodepth_realOnly" value="3" />
  <parameter name="inputChannelNum" value="1" />
  <parameter name="channelModes" value="0,1,2,3" />
  <parameter
     name="coeffSetScaleValue"
     value="-0.0006009682012032877,0.0,-0.0012019364024065753,0.0,-0.0021518538817279008,0.0,-0.0034313345681607067,0.0,-0.005176080958750897,0.0,-0.007463637337524701,0.0,-0.010449092272534582,0.0,-0.014268148260826442,0.0,-0.019134052083472415,0.0,-0.025356980876577426,0.0,-0.03340220034429885,0.0,-0.0441420836819318,0.0,-0.05910813049899432,0.0,-0.08161535893760777,0.0,-0.12054258951877556,0.0,-0.20805131404237687,0.0,-0.635223388671875,0.0,0.635223388671875,0.0,0.20805131404237687,0.0,0.12054258951877556,0.0,0.08161535893760777,0.0,0.05910813049899432,0.0,0.0441420836819318,0.0,0.03340220034429885,0.0,0.025356980876577426,0.0,0.019134052083472415,0.0,0.014268148260826442,0.0,0.010449092272534582,0.0,0.007463637337524701,0.0,0.005176080958750897,0.0,0.0034313345681607067,0.0,0.0021518538817279008,0.0,0.0012019364024065753,0.0,0.0006009682012032877" />
  <parameter name="latency" value="19" />
  <parameter name="lutCount" value="316" />
  <parameter name="outFracBitWidth" value="21" />
  <parameter name="outputfifodepth" value="4" />
  <parameter name="clockRate" value="24.57" />
  <parameter name="readWriteMode" value="read_write" />
  <parameter name="reconfigurable" value="false" />
  <parameter name="outWidth" value="47" />
  <parameter name="coeffFracBitWidth" value="15" />
  <parameter
     name="coeffSetFixedValue"
     value="-31,0,-62,0,-111,0,-177,0,-267,0,-385,0,-539,0,-736,0,-987,0,-1308,0,-1723,0,-2277,0,-3049,0,-4210,0,-6218,0,-10732,0,-32767,0,32767,0,10732,0,6218,0,4210,0,3049,0,2277,0,1723,0,1308,0,987,0,736,0,539,0,385,0,267,0,177,0,111,0,62,0,31" />
  <parameter name="modeFormatted" value="--" />
  <parameter name="mRAMThreshold" value="1000000" />
  <parameter name="bankCount" value="1" />
  <parameter name="interpFactor" value="1" />
  <parameter name="outWidth_realOnly" value="47" />
  <parameter name="errorList" value="0" />
  <parameter name="L_bandsFilter" value="1" />
  <parameter name="clockSlack" value="0" />
  <parameter name="outMsbBitRem" value="5" />
  <parameter name="reconfigurable_list" value="0" />
  <parameter name="dualMemDistRAMThreshold" value="1280" />
  <parameter name="latency_realOnly" value="19" />
  <parameter name="inputRate" value="0.048" />
  <parameter name="coefficientReadback" value="false" />
  <parameter name="bankInWidth" value="0" />
  <parameter name="hardMultiplierThreshold" value="-1" />
  <generatedFiles>
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/hilbert_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm0_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/hilbert_fir_compiler_ii_0_rtl_core_u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/hilbert_fir_compiler_ii_0_rtl_core.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/hilbert_fir_compiler_ii_0_ast.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Users/Joyce/Documents/ECE295/SubBFiles/hilbert/synthesis/submodules/hilbert_fir_compiler_ii_0.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/dsp/altera_fir_compiler_ii/src/HP_FIR_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="hilbert" as="fir_compiler_ii_0" />
  <messages>
   <message level="Debug" culprit="hilbert">queue size: 0 starting:altera_fir_compiler_ii "submodules/hilbert_fir_compiler_ii_0"</message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[C:/intelfpga_lite/18.1/quartus/dspba/backend/windows64/fir_ip_api_interface hilbert_fir_compiler_ii_0_rtl_core . MAX10 medium 0 24.57 1 0.048 67 1 1 1 nsym 1 24 23 16 15 0 false false -- 16 7 20 1280 1000000 -1 true false 1 -- <<< -31,0,-62,0,-111,0,-177,0,-267,0,-385,0,-539,0,-736,0,-987,0,-1308,0,-1723,0,-2277,0,-3049,0,-4210,0,-6218,0,-10732,0,-32767,0,32767,0,10732,0,6218,0,4210,0,3049,0,2277,0,1723,0,1308,0,987,0,736,0,539,0,385,0,267,0,177,0,111,0,62,0,31 ]]></message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[OUTPARAMS -interp=1 -decim=1 -incycles=511 -len=67 -bankcount=1 -nsym -nband=1 -chans=1 -family="MAX 10" 
|{}|1|1|1|1|47|38|19|3|true|LUTS: 316 DSPs: 2 RAM Bits: 4680|hilbert_fir_compiler_ii_0_rtl_core.vhd|hilbert_fir_compiler_ii_0_rtl_core_u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem.hex|hilbert_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm0_lutmem.hex|hilbert_fir_compiler_ii_0_rtl_core_u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem.hex|hilbert_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm0_lutmem.hex|]]></message>
   <message level="Info" culprit="fir_compiler_ii_0">PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 47, Bankcount 1, Latency 19, CoefBitWidth 16</message>
   <message level="Info" culprit="fir_compiler_ii_0"><![CDATA["<b>hilbert</b>" instantiated <b>altera_fir_compiler_ii</b> "<b>fir_compiler_ii_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
