TRACE::2023-10-14.20:03:23::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:23::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:23::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:23::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:23::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:23::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-14.20:03:27::SCWPlatform::Opened new HwDB with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:27::SCWWriter::formatted JSON is {
	"platformName":	"aes128_zynq_interface_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"aes128_zynq_interface_wrapper_1",
	"platHandOff":	"E:/SW/Vivado_Projetcs/AES_Core/aes128_zynq_interface_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/aes128_zynq_interface_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-10-14.20:03:27::SCWWriter::formatted JSON is {
	"platformName":	"aes128_zynq_interface_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"aes128_zynq_interface_wrapper_1",
	"platHandOff":	"E:/SW/Vivado_Projetcs/AES_Core/aes128_zynq_interface_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/aes128_zynq_interface_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"aes128_zynq_interface_wrapper_1",
	"systems":	[{
			"systemName":	"aes128_zynq_interface_wrapper_1",
			"systemDesc":	"aes128_zynq_interface_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"aes128_zynq_interface_wrapper_1"
		}]
}
TRACE::2023-10-14.20:03:27::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-10-14.20:03:27::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-14.20:03:27::SCWDomain:: Using the QEMU Data from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-10-14.20:03:27::SCWDomain:: Using the QEMU args  from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-10-14.20:03:27::SCWDomain:: Using the PMUQEMU args from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-10-14.20:03:27::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:27::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:27::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:27::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:27::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:27::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:27::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:27::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:27::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:27::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:27::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:27::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:27::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2023-10-14.20:03:27::SCWPlatform::Generating the sources  .
TRACE::2023-10-14.20:03:27::SCWBDomain::Generating boot domain sources.
TRACE::2023-10-14.20:03:27::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2023-10-14.20:03:27::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:27::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:27::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:27::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:27::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:27::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:27::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-14.20:03:27::SCWMssOS::No sw design opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:27::SCWMssOS::mss does not exists at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:27::SCWMssOS::Creating sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:27::SCWMssOS::Adding the swdes entry, created swdb E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:27::SCWMssOS::updating the scw layer changes to swdes at   E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:27::SCWMssOS::Writing mss at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:27::SCWMssOS::Completed writing the mss file at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-10-14.20:03:27::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-10-14.20:03:27::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-10-14.20:03:27::SCWBDomain::Completed writing the mss file at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-10-14.20:03:29::SCWPlatform::Generating sources Done.
TRACE::2023-10-14.20:03:29::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-14.20:03:29::SCWDomain:: Using the QEMU Data from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-10-14.20:03:29::SCWDomain:: Using the QEMU args  from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-10-14.20:03:29::SCWDomain:: Using the PMUQEMU args from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-10-14.20:03:29::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:29::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:29::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:29::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:29::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:29::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:29::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:29::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:29::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2023-10-14.20:03:29::SCWPlatform::Generating the sources  .
TRACE::2023-10-14.20:03:29::SCWBDomain::Generating boot domain sources.
TRACE::2023-10-14.20:03:29::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2023-10-14.20:03:29::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:29::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:29::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:29::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:29::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:29::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:29::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:29::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:29::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:29::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-14.20:03:29::SCWMssOS::No sw design opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:29::SCWMssOS::mss does not exists at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:29::SCWMssOS::Creating sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:29::SCWMssOS::Adding the swdes entry, created swdb E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:29::SCWMssOS::updating the scw layer changes to swdes at   E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:29::SCWMssOS::Writing mss at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:29::SCWMssOS::Completed writing the mss file at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-10-14.20:03:29::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-10-14.20:03:29::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-10-14.20:03:29::SCWBDomain::Completed writing the mss file at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-10-14.20:03:31::SCWPlatform::Generating sources Done.
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-14.20:03:31::SCWMssOS::No sw design opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::mss exists loading the mss file  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::Opened the sw design from mss  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::Adding the swdes entry E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_2
TRACE::2023-10-14.20:03:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-14.20:03:31::SCWMssOS::Opened the sw design.  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||

TRACE::2023-10-14.20:03:31::SCWMssOS::No sw design opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::mss exists loading the mss file  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::Opened the sw design from mss  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::Adding the swdes entry E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_3
TRACE::2023-10-14.20:03:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-14.20:03:31::SCWMssOS::Opened the sw design.  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:31::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:31::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:31::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:31::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:31::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:31::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:31::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:31::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:31::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWWriter::formatted JSON is {
	"platformName":	"aes128_zynq_interface_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"aes128_zynq_interface_wrapper_1",
	"platHandOff":	"E:/SW/Vivado_Projetcs/AES_Core/aes128_zynq_interface_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/aes128_zynq_interface_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexr5_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"aes128_zynq_interface_wrapper_1",
	"systems":	[{
			"systemName":	"aes128_zynq_interface_wrapper_1",
			"systemDesc":	"aes128_zynq_interface_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"aes128_zynq_interface_wrapper_1",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"586edf9c354a13ebeffdc8f31c4fb5b6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a19c185849ab8eacc6e65e4a68501dad",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-14.20:03:31::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:31::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:31::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:31::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:31::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:31::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:31::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:31::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:31::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:31::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWWriter::formatted JSON is {
	"platformName":	"aes128_zynq_interface_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"aes128_zynq_interface_wrapper_1",
	"platHandOff":	"E:/SW/Vivado_Projetcs/AES_Core/aes128_zynq_interface_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/aes128_zynq_interface_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexr5_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"aes128_zynq_interface_wrapper_1",
	"systems":	[{
			"systemName":	"aes128_zynq_interface_wrapper_1",
			"systemDesc":	"aes128_zynq_interface_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"aes128_zynq_interface_wrapper_1",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"586edf9c354a13ebeffdc8f31c4fb5b6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a19c185849ab8eacc6e65e4a68501dad",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-14.20:03:31::SCWDomain:: Using the QEMU Data from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-10-14.20:03:31::SCWDomain:: Using the QEMU args  from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-10-14.20:03:31::SCWDomain:: Using the PMUQEMU args from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:31::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:31::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:31::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:31::SCWMssOS::No sw design opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::mss does not exists at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::Creating sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::Adding the swdes entry, created swdb E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss with des name E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::updating the scw layer changes to swdes at   E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::Writing mss at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:31::SCWMssOS::Completed writing the mss file at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp
TRACE::2023-10-14.20:03:31::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-10-14.20:03:31::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-10-14.20:03:31::SCWMssOS::Completed writing the mss file at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp
TRACE::2023-10-14.20:03:31::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-10-14.20:03:32::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:32::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:32::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss with des name system_4
TRACE::2023-10-14.20:03:32::SCWMssOS::Writing the mss file completed E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWWriter::formatted JSON is {
	"platformName":	"aes128_zynq_interface_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"aes128_zynq_interface_wrapper_1",
	"platHandOff":	"E:/SW/Vivado_Projetcs/AES_Core/aes128_zynq_interface_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/aes128_zynq_interface_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexr5_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"aes128_zynq_interface_wrapper_1",
	"systems":	[{
			"systemName":	"aes128_zynq_interface_wrapper_1",
			"systemDesc":	"aes128_zynq_interface_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"aes128_zynq_interface_wrapper_1",
			"sysActiveDom":	"standalone_psu_cortexr5_0",
			"sysDefaultDom":	"standalone_psu_cortexr5_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"586edf9c354a13ebeffdc8f31c4fb5b6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a19c185849ab8eacc6e65e4a68501dad",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexr5_0",
					"domainDispName":	"standalone_psu_cortexr5_0",
					"domainDesc":	"standalone_psu_cortexr5_0",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"71448a9b9bdb292af47aebfae27d1cf1",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-10-14.20:03:32::SCWPlatform::Started generating the artifacts platform aes128_zynq_interface_wrapper_1
TRACE::2023-10-14.20:03:32::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-14.20:03:32::SCWPlatform::Started generating the artifacts for system configuration aes128_zynq_interface_wrapper_1
LOG::2023-10-14.20:03:32::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-10-14.20:03:32::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-10-14.20:03:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-14.20:03:32::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2023-10-14.20:03:32::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-10-14.20:03:32::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-10-14.20:03:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-14.20:03:32::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2023-10-14.20:03:32::SCWSystem::Checking the domain standalone_psu_cortexr5_0
LOG::2023-10-14.20:03:32::SCWSystem::Not a boot domain 
LOG::2023-10-14.20:03:32::SCWSystem::Started Processing the domain standalone_psu_cortexr5_0
TRACE::2023-10-14.20:03:32::SCWDomain::Generating domain artifcats
TRACE::2023-10-14.20:03:32::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-14.20:03:32::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/qemu/
TRACE::2023-10-14.20:03:32::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/qemu/
TRACE::2023-10-14.20:03:32::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu/
TRACE::2023-10-14.20:03:32::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu/
TRACE::2023-10-14.20:03:32::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writing the mss file at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp
TRACE::2023-10-14.20:03:32::SCWMssOS::Mss edits present, copying mssfile into export location E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-14.20:03:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-14.20:03:32::SCWDomain::Skipping the build for domain :  standalone_psu_cortexr5_0
TRACE::2023-10-14.20:03:32::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-14.20:03:32::SCWMssOS::Copying to export directory.
TRACE::2023-10-14.20:03:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-14.20:03:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-10-14.20:03:32::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-10-14.20:03:32::SCWSystem::Completed Processing the domain standalone_psu_cortexr5_0
LOG::2023-10-14.20:03:32::SCWSystem::Completed Processing the sysconfig aes128_zynq_interface_wrapper_1
LOG::2023-10-14.20:03:32::SCWPlatform::Completed generating the artifacts for system configuration aes128_zynq_interface_wrapper_1
TRACE::2023-10-14.20:03:32::SCWPlatform::Started preparing the platform 
TRACE::2023-10-14.20:03:32::SCWSystem::Writing the bif file for system config aes128_zynq_interface_wrapper_1
TRACE::2023-10-14.20:03:32::SCWSystem::dir created 
TRACE::2023-10-14.20:03:32::SCWSystem::Writing the bif 
TRACE::2023-10-14.20:03:32::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-14.20:03:32::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-14.20:03:32::SCWPlatform::Completed generating the platform
TRACE::2023-10-14.20:03:32::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:32::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:32::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWWriter::formatted JSON is {
	"platformName":	"aes128_zynq_interface_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"aes128_zynq_interface_wrapper_1",
	"platHandOff":	"E:/SW/Vivado_Projetcs/AES_Core/aes128_zynq_interface_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/aes128_zynq_interface_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexr5_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"aes128_zynq_interface_wrapper_1",
	"systems":	[{
			"systemName":	"aes128_zynq_interface_wrapper_1",
			"systemDesc":	"aes128_zynq_interface_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"aes128_zynq_interface_wrapper_1",
			"sysActiveDom":	"standalone_psu_cortexr5_0",
			"sysDefaultDom":	"standalone_psu_cortexr5_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"586edf9c354a13ebeffdc8f31c4fb5b6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a19c185849ab8eacc6e65e4a68501dad",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexr5_0",
					"domainDispName":	"standalone_psu_cortexr5_0",
					"domainDesc":	"standalone_psu_cortexr5_0",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"71448a9b9bdb292af47aebfae27d1cf1",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-14.20:03:32::SCWPlatform::updated the xpfm file.
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:32::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:32::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWWriter::formatted JSON is {
	"platformName":	"aes128_zynq_interface_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"aes128_zynq_interface_wrapper_1",
	"platHandOff":	"E:/SW/Vivado_Projetcs/AES_Core/aes128_zynq_interface_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/aes128_zynq_interface_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexr5_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"aes128_zynq_interface_wrapper_1",
	"systems":	[{
			"systemName":	"aes128_zynq_interface_wrapper_1",
			"systemDesc":	"aes128_zynq_interface_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"aes128_zynq_interface_wrapper_1",
			"sysActiveDom":	"standalone_psu_cortexr5_0",
			"sysDefaultDom":	"standalone_psu_cortexr5_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"586edf9c354a13ebeffdc8f31c4fb5b6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a19c185849ab8eacc6e65e4a68501dad",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexr5_0",
					"domainDispName":	"standalone_psu_cortexr5_0",
					"domainDesc":	"standalone_psu_cortexr5_0",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"71448a9b9bdb292af47aebfae27d1cf1",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:32::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:32::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWWriter::formatted JSON is {
	"platformName":	"aes128_zynq_interface_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"aes128_zynq_interface_wrapper_1",
	"platHandOff":	"E:/SW/Vivado_Projetcs/AES_Core/aes128_zynq_interface_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/aes128_zynq_interface_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexr5_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"aes128_zynq_interface_wrapper_1",
	"systems":	[{
			"systemName":	"aes128_zynq_interface_wrapper_1",
			"systemDesc":	"aes128_zynq_interface_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"aes128_zynq_interface_wrapper_1",
			"sysActiveDom":	"standalone_psu_cortexr5_0",
			"sysDefaultDom":	"standalone_psu_cortexr5_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"586edf9c354a13ebeffdc8f31c4fb5b6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a19c185849ab8eacc6e65e4a68501dad",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexr5_0",
					"domainDispName":	"standalone_psu_cortexr5_0",
					"domainDesc":	"standalone_psu_cortexr5_0",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"71448a9b9bdb292af47aebfae27d1cf1",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-10-14.20:03:32::SCWPlatform::Started generating the artifacts platform aes128_zynq_interface_wrapper_1
TRACE::2023-10-14.20:03:32::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-14.20:03:32::SCWPlatform::Started generating the artifacts for system configuration aes128_zynq_interface_wrapper_1
LOG::2023-10-14.20:03:32::SCWSystem::Started Processing the domain standalone_psu_cortexr5_0
TRACE::2023-10-14.20:03:32::SCWDomain::Generating domain artifcats
TRACE::2023-10-14.20:03:32::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-14.20:03:32::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/qemu/
TRACE::2023-10-14.20:03:32::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/qemu/
TRACE::2023-10-14.20:03:32::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu/
TRACE::2023-10-14.20:03:32::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu/
TRACE::2023-10-14.20:03:32::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writing the mss file at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp
TRACE::2023-10-14.20:03:32::SCWMssOS::Mss edits present, copying mssfile into export location E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-14.20:03:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-14.20:03:32::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexr5_0
TRACE::2023-10-14.20:03:32::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-14.20:03:32::SCWMssOS::Copying to export directory.
TRACE::2023-10-14.20:03:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-14.20:03:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-10-14.20:03:32::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-10-14.20:03:32::SCWSystem::Completed Processing the domain standalone_psu_cortexr5_0
LOG::2023-10-14.20:03:32::SCWSystem::Completed Processing the sysconfig aes128_zynq_interface_wrapper_1
LOG::2023-10-14.20:03:32::SCWPlatform::Completed generating the artifacts for system configuration aes128_zynq_interface_wrapper_1
TRACE::2023-10-14.20:03:32::SCWPlatform::Started preparing the platform 
TRACE::2023-10-14.20:03:32::SCWSystem::Writing the bif file for system config aes128_zynq_interface_wrapper_1
TRACE::2023-10-14.20:03:32::SCWSystem::dir created 
TRACE::2023-10-14.20:03:32::SCWSystem::Writing the bif 
TRACE::2023-10-14.20:03:32::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-14.20:03:32::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-14.20:03:32::SCWPlatform::Completed generating the platform
TRACE::2023-10-14.20:03:32::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:32::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:32::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:32::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:32::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:32::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:32::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:03:32::SCWWriter::formatted JSON is {
	"platformName":	"aes128_zynq_interface_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"aes128_zynq_interface_wrapper_1",
	"platHandOff":	"E:/SW/Vivado_Projetcs/AES_Core/aes128_zynq_interface_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/aes128_zynq_interface_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexr5_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"aes128_zynq_interface_wrapper_1",
	"systems":	[{
			"systemName":	"aes128_zynq_interface_wrapper_1",
			"systemDesc":	"aes128_zynq_interface_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"aes128_zynq_interface_wrapper_1",
			"sysActiveDom":	"standalone_psu_cortexr5_0",
			"sysDefaultDom":	"standalone_psu_cortexr5_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"586edf9c354a13ebeffdc8f31c4fb5b6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a19c185849ab8eacc6e65e4a68501dad",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexr5_0",
					"domainDispName":	"standalone_psu_cortexr5_0",
					"domainDesc":	"standalone_psu_cortexr5_0",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"71448a9b9bdb292af47aebfae27d1cf1",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-14.20:03:32::SCWPlatform::updated the xpfm file.
LOG::2023-10-14.20:03:50::SCWPlatform::Started generating the artifacts platform aes128_zynq_interface_wrapper_1
TRACE::2023-10-14.20:03:50::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-14.20:03:50::SCWPlatform::Started generating the artifacts for system configuration aes128_zynq_interface_wrapper_1
LOG::2023-10-14.20:03:50::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-10-14.20:03:50::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-10-14.20:03:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-14.20:03:50::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2023-10-14.20:03:50::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:50::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:50::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:50::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:50::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:50::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:50::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:50::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:50::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:50::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:50::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:03:50::SCWBDomain::Completed writing the mss file at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-10-14.20:03:50::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-14.20:03:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-14.20:03:50::SCWBDomain::System Command Ran  E:&  cd  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl& make -C  zynqmp_fsbl_bsp & make 
TRACE::2023-10-14.20:03:50::SCWBDomain::make: Entering directory 'E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-10-14.20:03:50::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-10-14.20:03:50::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-14.20:03:50::SCWBDomain::make -C psu_cortexr5_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:50::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:50::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:50::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-14.20:03:50::SCWBDomain::make -C psu_cortexr5_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:50::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:50::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:50::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-10-14.20:03:50::SCWBDomain::make -C psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-
TRACE::2023-10-14.20:03:50::SCWBDomain::none-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextr
TRACE::2023-10-14.20:03:50::SCWBDomain::a -mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:50::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src"

TRACE::2023-10-14.20:03:50::SCWBDomain::make -C psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-non
TRACE::2023-10-14.20:03:50::SCWBDomain::e-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -
TRACE::2023-10-14.20:03:50::SCWBDomain::mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:50::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-14.20:03:50::SCWBDomain::make -C psu_cortexr5_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:50::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:50::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:50::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-14.20:03:50::SCWBDomain::make -C psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:50::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:50::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:50::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-14.20:03:50::SCWBDomain::make -C psu_cortexr5_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:50::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:50::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:50::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-14.20:03:50::SCWBDomain::make -C psu_cortexr5_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:50::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:50::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:50::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-14.20:03:50::SCWBDomain::make -C psu_cortexr5_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:03:50::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-14.20:03:50::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:50::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-14.20:03:50::SCWBDomain::make -C psu_cortexr5_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-14.20:03:50::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-14.20:03:50::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:50::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-14.20:03:50::SCWBDomain::make -C psu_cortexr5_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:50::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:50::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:50::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-14.20:03:50::SCWBDomain::make -C psu_cortexr5_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-ea
TRACE::2023-10-14.20:03:50::SCWBDomain::bi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-14.20:03:50::SCWBDomain::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:50::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-14.20:03:50::SCWBDomain::make -C psu_cortexr5_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:50::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:50::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:51::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-14.20:03:51::SCWBDomain::make -C psu_cortexr5_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:51::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:51::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:51::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/scugic_v5_1/src"

TRACE::2023-10-14.20:03:51::SCWBDomain::make -C psu_cortexr5_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-14.20:03:51::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-14.20:03:51::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:51::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-14.20:03:51::SCWBDomain::make -C psu_cortexr5_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:03:51::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-14.20:03:51::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:51::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/spips_v3_8/src"

TRACE::2023-10-14.20:03:51::SCWBDomain::make -C psu_cortexr5_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-14.20:03:51::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-14.20:03:51::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:51::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-14.20:03:51::SCWBDomain::make -C psu_cortexr5_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-
TRACE::2023-10-14.20:03:51::SCWBDomain::eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mf
TRACE::2023-10-14.20:03:51::SCWBDomain::loat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:51::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-14.20:03:51::SCWBDomain::make -C psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-e
TRACE::2023-10-14.20:03:51::SCWBDomain::abi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-14.20:03:51::SCWBDomain::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:51::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-14.20:03:51::SCWBDomain::make -C psu_cortexr5_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-14.20:03:51::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-14.20:03:51::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:51::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-14.20:03:51::SCWBDomain::make -C psu_cortexr5_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:51::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:51::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:51::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-14.20:03:51::SCWBDomain::make -C psu_cortexr5_0/libsrc/usbpsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:51::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:51::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:51::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-14.20:03:51::SCWBDomain::make -C psu_cortexr5_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-14.20:03:51::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-14.20:03:51::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:51::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/xilffs_v5_0/src"

TRACE::2023-10-14.20:03:51::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-14.20:03:51::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-14.20:03:51::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:51::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/xilpm_v5_0/src"

TRACE::2023-10-14.20:03:51::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilpm_v5_0/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-14.20:03:51::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-14.20:03:51::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:52::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-10-14.20:03:52::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-10-14.20:03:52::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-e
TRACE::2023-10-14.20:03:52::SCWBDomain::abi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-14.20:03:52::SCWBDomain::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:52::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-14.20:03:52::SCWBDomain::make -C psu_cortexr5_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-14.20:03:52::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-14.20:03:52::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:52::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/xilpm_v5_0/src"

TRACE::2023-10-14.20:03:52::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilpm_v5_0/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as"
TRACE::2023-10-14.20:03:52::SCWBDomain:: "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-abi
TRACE::2023-10-14.20:03:52::SCWBDomain::=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:52::SCWBDomain::"Compiling xilpm library"

TRACE::2023-10-14.20:03:52::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-10-14.20:03:52::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilsecure_v5_1/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-14.20:03:52::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-14.20:03:52::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:52::SCWBDomain::"Compiling XilSecure Library"

TRACE::2023-10-14.20:03:53::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-10-14.20:03:53::SCWBDomain::make -j 22 --no-print-directory par_libs

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:53::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:53::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:53::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:53::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-
TRACE::2023-10-14.20:03:53::SCWBDomain::none-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextr
TRACE::2023-10-14.20:03:53::SCWBDomain::a -mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-non
TRACE::2023-10-14.20:03:53::SCWBDomain::e-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -
TRACE::2023-10-14.20:03:53::SCWBDomain::mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:53::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:53::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:53::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:53::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:53::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:53::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:53::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:53::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:03:53::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-14.20:03:53::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-14.20:03:53::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-14.20:03:53::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:53::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:53::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-ea
TRACE::2023-10-14.20:03:53::SCWBDomain::bi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-14.20:03:53::SCWBDomain::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:53::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:53::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:53::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:53::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/scugic_v5_1/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-14.20:03:53::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-14.20:03:53::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:03:53::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-14.20:03:53::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/spips_v3_8/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-14.20:03:53::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-14.20:03:53::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-
TRACE::2023-10-14.20:03:53::SCWBDomain::eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mf
TRACE::2023-10-14.20:03:53::SCWBDomain::loat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-e
TRACE::2023-10-14.20:03:53::SCWBDomain::abi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-14.20:03:53::SCWBDomain::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-14.20:03:53::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-14.20:03:53::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:53::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:53::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/usbpsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:53::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:53::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-14.20:03:53::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-14.20:03:53::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/xilffs_v5_0/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-14.20:03:53::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-14.20:03:53::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/xilpm_v5_0/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilpm_v5_0/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-14.20:03:53::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-14.20:03:53::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-e
TRACE::2023-10-14.20:03:53::SCWBDomain::abi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-14.20:03:53::SCWBDomain::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-14.20:03:53::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-14.20:03:53::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:03:53::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-14.20:03:53::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:03:53::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-14.20:03:53::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-non
TRACE::2023-10-14.20:03:53::SCWBDomain::e-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -
TRACE::2023-10-14.20:03:53::SCWBDomain::mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-e
TRACE::2023-10-14.20:03:53::SCWBDomain::abi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-14.20:03:53::SCWBDomain::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-14.20:03:53::SCWBDomain::make -C psu_cortexr5_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:03:53::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-14.20:03:53::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:53::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:03:54::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-14.20:03:54::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/emacps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:03:54::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-14.20:03:54::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:03:54::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-14.20:03:54::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as" 
TRACE::2023-10-14.20:03:54::SCWBDomain::"ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-abi=
TRACE::2023-10-14.20:03:54::SCWBDomain::hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as
TRACE::2023-10-14.20:03:54::SCWBDomain::" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-ab
TRACE::2023-10-14.20:03:54::SCWBDomain::i=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:03:54::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-14.20:03:54::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-14.20:03:54::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-14.20:03:54::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:03:54::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-14.20:03:54::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:03:54::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-14.20:03:54::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/scugic_v5_1/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as
TRACE::2023-10-14.20:03:54::SCWBDomain::" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-ab
TRACE::2023-10-14.20:03:54::SCWBDomain::i=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/sdps_v4_1/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as" 
TRACE::2023-10-14.20:03:54::SCWBDomain::"ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-abi=
TRACE::2023-10-14.20:03:54::SCWBDomain::hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/spips_v3_8/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as"
TRACE::2023-10-14.20:03:54::SCWBDomain:: "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-abi
TRACE::2023-10-14.20:03:54::SCWBDomain::=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:03:54::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:03:54::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-14.20:03:54::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-14.20:03:54::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as
TRACE::2023-10-14.20:03:54::SCWBDomain::" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-ab
TRACE::2023-10-14.20:03:54::SCWBDomain::i=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:03:54::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-14.20:03:54::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/usbpsu_v1_13/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:03:54::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-14.20:03:54::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as"
TRACE::2023-10-14.20:03:54::SCWBDomain:: "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-abi
TRACE::2023-10-14.20:03:54::SCWBDomain::=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/xilffs_v5_0/src"

TRACE::2023-10-14.20:03:54::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilffs_v5_0/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as
TRACE::2023-10-14.20:03:54::SCWBDomain::" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-ab
TRACE::2023-10-14.20:03:54::SCWBDomain::i=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:54::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-14.20:03:55::SCWBDomain::make -C psu_cortexr5_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as"
TRACE::2023-10-14.20:03:55::SCWBDomain:: "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-abi
TRACE::2023-10-14.20:03:55::SCWBDomain::=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:55::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-10-14.20:03:55::SCWBDomain::make --no-print-directory archive

TRACE::2023-10-14.20:03:55::SCWBDomain::armr5-none-eabi-ar -r  psu_cortexr5_0/lib/libxil.a psu_cortexr5_0/lib/_exit.o psu_cortexr5_0/lib/_open.o psu_cortexr5_0/lib/_sb
TRACE::2023-10-14.20:03:55::SCWBDomain::rk.o psu_cortexr5_0/lib/abort.o psu_cortexr5_0/lib/asm_vectors.o psu_cortexr5_0/lib/boot.o psu_cortexr5_0/lib/close.o psu_corte
TRACE::2023-10-14.20:03:55::SCWBDomain::xr5_0/lib/cpputest_time.o psu_cortexr5_0/lib/cpu_init.o psu_cortexr5_0/lib/errno.o psu_cortexr5_0/lib/fcntl.o psu_cortexr5_0/li
TRACE::2023-10-14.20:03:55::SCWBDomain::b/fstat.o psu_cortexr5_0/lib/getentropy.o psu_cortexr5_0/lib/getpid.o psu_cortexr5_0/lib/inbyte.o psu_cortexr5_0/lib/isatty.o p
TRACE::2023-10-14.20:03:55::SCWBDomain::su_cortexr5_0/lib/kill.o psu_cortexr5_0/lib/lseek.o psu_cortexr5_0/lib/mpu.o psu_cortexr5_0/lib/open.o psu_cortexr5_0/lib/outby
TRACE::2023-10-14.20:03:55::SCWBDomain::te.o psu_cortexr5_0/lib/print.o psu_cortexr5_0/lib/putnum.o psu_cortexr5_0/lib/read.o psu_cortexr5_0/lib/sbrk.o psu_cortexr5_0/
TRACE::2023-10-14.20:03:55::SCWBDomain::lib/sleep.o psu_cortexr5_0/lib/time.o psu_cortexr5_0/lib/unlink.o psu_cortexr5_0/lib/usleep.o psu_cortexr5_0/lib/vectors.o psu_
TRACE::2023-10-14.20:03:55::SCWBDomain::cortexr5_0/lib/write.o psu_cortexr5_0/lib/xaxipmon.o psu_cortexr5_0/lib/xaxipmon_g.o psu_cortexr5_0/lib/xaxipmon_selftest.o psu
TRACE::2023-10-14.20:03:55::SCWBDomain::_cortexr5_0/lib/xaxipmon_sinit.o psu_cortexr5_0/lib/xclockps.o psu_cortexr5_0/lib/xclockps_divider.o psu_cortexr5_0/lib/xclockp
TRACE::2023-10-14.20:03:55::SCWBDomain::s_fixedfactor.o psu_cortexr5_0/lib/xclockps_g.o psu_cortexr5_0/lib/xclockps_gate.o psu_cortexr5_0/lib/xclockps_mux.o psu_cortex
TRACE::2023-10-14.20:03:55::SCWBDomain::r5_0/lib/xclockps_pll.o psu_cortexr5_0/lib/xclockps_sinit.o psu_cortexr5_0/lib/xcoresightpsdcc.o psu_cortexr5_0/lib/xcsudma.o p
TRACE::2023-10-14.20:03:55::SCWBDomain::su_cortexr5_0/lib/xcsudma_g.o psu_cortexr5_0/lib/xcsudma_intr.o psu_cortexr5_0/lib/xcsudma_selftest.o psu_cortexr5_0/lib/xcsudm
TRACE::2023-10-14.20:03:55::SCWBDomain::a_sinit.o psu_cortexr5_0/lib/xemacps.o psu_cortexr5_0/lib/xemacps_bdring.o psu_cortexr5_0/lib/xemacps_control.o psu_cortexr5_0/
TRACE::2023-10-14.20:03:55::SCWBDomain::lib/xemacps_g.o psu_cortexr5_0/lib/xemacps_hw.o psu_cortexr5_0/lib/xemacps_intr.o psu_cortexr5_0/lib/xemacps_sinit.o psu_cortex
TRACE::2023-10-14.20:03:55::SCWBDomain::r5_0/lib/xgpio.o psu_cortexr5_0/lib/xgpio_extra.o psu_cortexr5_0/lib/xgpio_g.o psu_cortexr5_0/lib/xgpio_intr.o psu_cortexr5_0/l
TRACE::2023-10-14.20:03:55::SCWBDomain::ib/xgpio_selftest.o psu_cortexr5_0/lib/xgpio_sinit.o psu_cortexr5_0/lib/xgpiops.o psu_cortexr5_0/lib/xgpiops_g.o psu_cortexr5_0
TRACE::2023-10-14.20:03:55::SCWBDomain::/lib/xgpiops_hw.o psu_cortexr5_0/lib/xgpiops_intr.o psu_cortexr5_0/lib/xgpiops_selftest.o psu_cortexr5_0/lib/xgpiops_sinit.o ps
TRACE::2023-10-14.20:03:55::SCWBDomain::u_cortexr5_0/lib/xiicps.o psu_cortexr5_0/lib/xiicps_g.o psu_cortexr5_0/lib/xiicps_hw.o psu_cortexr5_0/lib/xiicps_intr.o psu_cor
TRACE::2023-10-14.20:03:55::SCWBDomain::texr5_0/lib/xiicps_master.o psu_cortexr5_0/lib/xiicps_options.o psu_cortexr5_0/lib/xiicps_selftest.o psu_cortexr5_0/lib/xiicps_
TRACE::2023-10-14.20:03:55::SCWBDomain::sinit.o psu_cortexr5_0/lib/xiicps_slave.o psu_cortexr5_0/lib/xiicps_xfer.o psu_cortexr5_0/lib/xil-crt0.o psu_cortexr5_0/lib/xil
TRACE::2023-10-14.20:03:55::SCWBDomain::_assert.o psu_cortexr5_0/lib/xil_cache.o psu_cortexr5_0/lib/xil_clocking.o psu_cortexr5_0/lib/xil_exception.o psu_cortexr5_0/li
TRACE::2023-10-14.20:03:55::SCWBDomain::b/xil_mem.o psu_cortexr5_0/lib/xil_mpu.o psu_cortexr5_0/lib/xil_printf.o psu_cortexr5_0/lib/xil_sleepcommon.o psu_cortexr5_0/li
TRACE::2023-10-14.20:03:55::SCWBDomain::b/xil_sleeptimer.o psu_cortexr5_0/lib/xil_spinlock.o psu_cortexr5_0/lib/xil_testcache.o psu_cortexr5_0/lib/xil_testio.o psu_cor
TRACE::2023-10-14.20:03:55::SCWBDomain::texr5_0/lib/xil_testmem.o psu_cortexr5_0/lib/xil_util.o psu_cortexr5_0/lib/xinterrupt_wrap.o psu_cortexr5_0/lib/xipipsu.o psu_c
TRACE::2023-10-14.20:03:55::SCWBDomain::ortexr5_0/lib/xipipsu_buf.o psu_cortexr5_0/lib/xipipsu_g.o psu_cortexr5_0/lib/xipipsu_sinit.o psu_cortexr5_0/lib/xplatform_info
TRACE::2023-10-14.20:03:55::SCWBDomain::.o psu_cortexr5_0/lib/xpm_counter.o psu_cortexr5_0/lib/xqspipsu.o psu_cortexr5_0/lib/xqspipsu_control.o psu_cortexr5_0/lib/xqsp
TRACE::2023-10-14.20:03:55::SCWBDomain::ipsu_g.o psu_cortexr5_0/lib/xqspipsu_hw.o psu_cortexr5_0/lib/xqspipsu_options.o psu_cortexr5_0/lib/xqspipsu_sinit.o psu_cortexr
TRACE::2023-10-14.20:03:55::SCWBDomain::5_0/lib/xresetps.o psu_cortexr5_0/lib/xresetps_g.o psu_cortexr5_0/lib/xresetps_sinit.o psu_cortexr5_0/lib/xrtcpsu.o psu_cortexr
TRACE::2023-10-14.20:03:55::SCWBDomain::5_0/lib/xrtcpsu_g.o psu_cortexr5_0/lib/xrtcpsu_intr.o psu_cortexr5_0/lib/xrtcpsu_selftest.o psu_cortexr5_0/lib/xrtcpsu_sinit.o 
TRACE::2023-10-14.20:03:55::SCWBDomain::psu_cortexr5_0/lib/xscugic.o psu_cortexr5_0/lib/xscugic_g.o psu_cortexr5_0/lib/xscugic_hw.o psu_cortexr5_0/lib/xscugic_intr.o p
TRACE::2023-10-14.20:03:55::SCWBDomain::su_cortexr5_0/lib/xscugic_selftest.o psu_cortexr5_0/lib/xscugic_sinit.o psu_cortexr5_0/lib/xsdps.o psu_cortexr5_0/lib/xsdps_car
TRACE::2023-10-14.20:03:55::SCWBDomain::d.o psu_cortexr5_0/lib/xsdps_g.o psu_cortexr5_0/lib/xsdps_host.o psu_cortexr5_0/lib/xsdps_options.o psu_cortexr5_0/lib/xsdps_si
TRACE::2023-10-14.20:03:55::SCWBDomain::nit.o psu_cortexr5_0/lib/xspips.o psu_cortexr5_0/lib/xspips_g.o psu_cortexr5_0/lib/xspips_hw.o psu_cortexr5_0/lib/xspips_option
TRACE::2023-10-14.20:03:55::SCWBDomain::s.o psu_cortexr5_0/lib/xspips_selftest.o psu_cortexr5_0/lib/xspips_sinit.o psu_cortexr5_0/lib/xsysmonpsu.o psu_cortexr5_0/lib/x
TRACE::2023-10-14.20:03:55::SCWBDomain::sysmonpsu_g.o psu_cortexr5_0/lib/xsysmonpsu_intr.o psu_cortexr5_0/lib/xsysmonpsu_selftest.o psu_cortexr5_0/lib/xsysmonpsu_sinit
TRACE::2023-10-14.20:03:55::SCWBDomain::.o psu_cortexr5_0/lib/xtime_l.o psu_cortexr5_0/lib/xttcps.o psu_cortexr5_0/lib/xttcps_g.o psu_cortexr5_0/lib/xttcps_options.o p
TRACE::2023-10-14.20:03:55::SCWBDomain::su_cortexr5_0/lib/xttcps_selftest.o psu_cortexr5_0/lib/xttcps_sinit.o psu_cortexr5_0/lib/xuartps.o psu_cortexr5_0/lib/xuartps_g
TRACE::2023-10-14.20:03:55::SCWBDomain::.o psu_cortexr5_0/lib/xuartps_hw.o psu_cortexr5_0/lib/xuartps_intr.o psu_cortexr5_0/lib/xuartps_options.o psu_cortexr5_0/lib/xu
TRACE::2023-10-14.20:03:55::SCWBDomain::artps_selftest.o psu_cortexr5_0/lib/xuartps_sinit.o psu_cortexr5_0/lib/xusbpsu.o psu_cortexr5_0/lib/xusbpsu_command.o psu_corte
TRACE::2023-10-14.20:03:55::SCWBDomain::xr5_0/lib/xusbpsu_controltransfers.o psu_cortexr5_0/lib/xusbpsu_device.o psu_cortexr5_0/lib/xusbpsu_endpoint.o psu_cortexr5_0/l
TRACE::2023-10-14.20:03:55::SCWBDomain::ib/xusbpsu_ep0handler.o psu_cortexr5_0/lib/xusbpsu_ephandler.o psu_cortexr5_0/lib/xusbpsu_event.o psu_cortexr5_0/lib/xusbpsu_g.
TRACE::2023-10-14.20:03:55::SCWBDomain::o psu_cortexr5_0/lib/xusbpsu_hibernation.o psu_cortexr5_0/lib/xusbpsu_intr.o psu_cortexr5_0/lib/xusbpsu_sinit.o psu_cortexr5_0/
TRACE::2023-10-14.20:03:55::SCWBDomain::lib/xwdtps.o psu_cortexr5_0/lib/xwdtps_g.o psu_cortexr5_0/lib/xwdtps_selftest.o psu_cortexr5_0/lib/xwdtps_sinit.o psu_cortexr5_
TRACE::2023-10-14.20:03:55::SCWBDomain::0/lib/xzdma.o psu_cortexr5_0/lib/xzdma_g.o psu_cortexr5_0/lib/xzdma_intr.o psu_cortexr5_0/lib/xzdma_selftest.o psu_cortexr5_0/l
TRACE::2023-10-14.20:03:55::SCWBDomain::ib/xzdma_sinit.o

TRACE::2023-10-14.20:03:55::SCWBDomain::'Finished building libraries'

TRACE::2023-10-14.20:03:55::SCWBDomain::make: Leaving directory 'E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-10-14.20:03:55::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:55::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_qspi.c -o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:55::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:55::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_csu_dma.c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:55::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:55::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_nand.c -o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:55::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:55::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_sd.c -o xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:55::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:55::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_usb.c -o xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:55::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:55::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_hooks.c -o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:55::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:55::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_main.c -o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:55::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:55::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_dfu_util.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:56::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:56::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_partition_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/inc
TRACE::2023-10-14.20:03:56::SCWBDomain::lude -I.

TRACE::2023-10-14.20:03:56::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:56::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_tpm.c -o xfsbl_tpm.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:56::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:56::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_initialization.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/inc
TRACE::2023-10-14.20:03:56::SCWBDomain::lude -I.

TRACE::2023-10-14.20:03:56::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:56::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_ddr_init.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:56::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:56::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_handoff.c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:56::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:56::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c psu_init.c -o psu_init.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:56::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:56::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_board.c -o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:56::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:56::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_misc_drivers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include
TRACE::2023-10-14.20:03:56::SCWBDomain:: -I.

TRACE::2023-10-14.20:03:56::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:56::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_bs.c -o xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:56::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:56::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_tpm_util.c -o xfsbl_tpm_util.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:56::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:56::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_rsa_sha.c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:56::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:56::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_plpartition_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexr5
TRACE::2023-10-14.20:03:56::SCWBDomain::_0/include -I.

TRACE::2023-10-14.20:03:56::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:56::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_image_header.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include
TRACE::2023-10-14.20:03:56::SCWBDomain:: -I.

TRACE::2023-10-14.20:03:56::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:56::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_misc.c -o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:56::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:56::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_authentication.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/inc
TRACE::2023-10-14.20:03:56::SCWBDomain::lude -I.

TRACE::2023-10-14.20:03:57::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:57::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_exit.S -o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-14.20:03:57::SCWBDomain::armr5-none-eabi-gcc -o fsbl_r5.elf psu_init.o xfsbl_authentication.o xfsbl_board.o xfsbl_bs.o xfsbl_csu_dma.o xfsbl_ddr_init.o 
TRACE::2023-10-14.20:03:57::SCWBDomain::xfsbl_dfu_util.o xfsbl_exit.o xfsbl_handoff.o xfsbl_hooks.o xfsbl_image_header.o xfsbl_initialization.o xfsbl_main.o xfsbl_misc
TRACE::2023-10-14.20:03:57::SCWBDomain::.o xfsbl_misc_drivers.o xfsbl_nand.o xfsbl_partition_load.o xfsbl_plpartition_valid.o xfsbl_qspi.o xfsbl_rsa_sha.o xfsbl_sd.o x
TRACE::2023-10-14.20:03:57::SCWBDomain::fsbl_tpm.o xfsbl_tpm_util.o xfsbl_usb.o -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-14.20:03:57::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-l
TRACE::2023-10-14.20:03:57::SCWBDomain::c,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group  
TRACE::2023-10-14.20:03:57::SCWBDomain::                                                                                                     -n  -Wl,--gc-sections -Lzy
TRACE::2023-10-14.20:03:57::SCWBDomain::nqmp_fsbl_bsp/psu_cortexr5_0/lib -Tlscript.ld

LOG::2023-10-14.20:03:58::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-10-14.20:03:58::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-10-14.20:03:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-14.20:03:58::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2023-10-14.20:03:58::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:58::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:58::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:58::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:03:58::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:03:58::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:03:58::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:58::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:03:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:03:58::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:58::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:03:58::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:03:58::SCWBDomain::Completed writing the mss file at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-10-14.20:03:58::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-14.20:03:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-14.20:03:58::SCWBDomain::System Command Ran  E:&  cd  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw& make -C  zynqmp_pmufw_bsp & make 
TRACE::2023-10-14.20:03:58::SCWBDomain::make: Entering directory 'E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-10-14.20:03:58::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-10-14.20:03:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-14.20:03:58::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:03:58::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:03:58::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-14.20:03:58::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:03:58::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:03:58::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2023-10-14.20:03:58::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:03:58::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:03:58::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-14.20:03:58::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:03:58::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:03:58::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-14.20:03:58::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:03:58::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:03:58::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-14.20:03:58::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:03:58::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:03:58::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-14.20:03:58::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:03:58::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:03:58::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-14.20:03:58::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:03:58::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:03:58::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-14.20:03:58::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-14.20:03:58::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-10-14.20:03:58::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-14.20:03:58::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:03:58::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:03:58::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-14.20:03:58::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-10-14.20:03:58::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-10-14.20:03:58::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-14.20:03:58::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:03:58::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:03:58::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-14.20:03:59::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:03:59::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:03:59::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-14.20:03:59::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:03:59::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:03:59::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2023-10-14.20:03:59::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-10-14.20:03:59::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-10-14.20:03:59::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-14.20:03:59::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-10-14.20:03:59::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2023-10-14.20:03:59::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-14.20:03:59::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-10-14.20:03:59::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-10-14.20:03:59::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-14.20:03:59::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-14.20:03:59::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-10-14.20:03:59::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-14.20:03:59::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:03:59::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:03:59::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-14.20:03:59::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:03:59::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:03:59::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-14.20:03:59::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-10-14.20:03:59::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-10-14.20:03:59::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2023-10-14.20:03:59::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:03:59::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:03:59::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-10-14.20:03:59::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-10-14.20:03:59::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-10-14.20:03:59::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2023-10-14.20:03:59::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:03:59::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:03:59::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-14.20:03:59::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-10-14.20:03:59::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-10-14.20:03:59::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:59::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-10-14.20:03:59::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-14.20:03:59::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-10-14.20:03:59::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:03:59::SCWBDomain::"Compiling XilSecure Library"

TRACE::2023-10-14.20:04:00::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2023-10-14.20:04:00::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:00::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:00::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:00::SCWBDomain::"Compiling Xilskey Library"

TRACE::2023-10-14.20:04:00::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-10-14.20:04:00::SCWBDomain::make -j 22 --no-print-directory par_libs

TRACE::2023-10-14.20:04:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-14.20:04:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:04:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:04:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:04:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:04:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:04:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:04:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:04:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:04:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:04:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:04:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:04:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:04:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-14.20:04:01::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-10-14.20:04:01::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:04:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:04:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-10-14.20:04:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-10-14.20:04:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:04:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:04:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:04:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:04:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-10-14.20:04:01::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-10-14.20:04:01::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-10-14.20:04:01::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2023-10-14.20:04:01::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-10-14.20:04:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-10-14.20:04:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-14.20:04:01::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-10-14.20:04:01::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:04:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:04:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:04:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:04:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-10-14.20:04:01::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-10-14.20:04:01::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:04:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:04:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-10-14.20:04:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-10-14.20:04:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:04:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:04:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-10-14.20:04:01::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-10-14.20:04:01::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2023-10-14.20:04:01::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2023-10-14.20:04:01::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2023-10-14.20:04:01::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2023-10-14.20:04:01::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-10-14.20:04:01::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-10-14.20:04:01::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-10-14.20:04:01::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-10-14.20:04:01::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v4_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2023-10-14.20:04:01::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2023-10-14.20:04:01::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-10-14.20:04:01::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-10-14.20:04:01::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-14.20:04:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-14.20:04:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-14.20:04:01::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-10-14.20:04:01::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-14.20:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-10-14.20:04:01::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-10-14.20:04:01::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:02::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-14.20:04:02::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:02::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:02::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:02::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-14.20:04:02::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:02::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:02::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:02::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-14.20:04:02::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-10-14.20:04:02::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-10-14.20:04:02::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:02::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2023-10-14.20:04:02::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-14.20:04:02::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-14.20:04:02::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:02::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-14.20:04:02::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-10-14.20:04:02::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-10-14.20:04:02::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-14.20:04:02::SCWBDomain::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-10-14.20:04:02::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-10-14.20:04:02::SCWBDomain::make --no-print-directory archive

TRACE::2023-10-14.20:04:02::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/_exit.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/hw_exception_h
TRACE::2023-10-14.20:04:02::SCWBDomain::andler.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu
TRACE::2023-10-14.20:04:02::SCWBDomain::_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_p
TRACE::2023-10-14.20:04:02::SCWBDomain::mu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/microblaze_enable_interrupts.o p
TRACE::2023-10-14.20:04:02::SCWBDomain::su_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/microblaze_flush_cache_ext
TRACE::2023-10-14.20:04:02::SCWBDomain::_range.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/microblaze_init_dc
TRACE::2023-10-14.20:04:02::SCWBDomain::ache_range.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze
TRACE::2023-10-14.20:04:02::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0
TRACE::2023-10-14.20:04:02::SCWBDomain::/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icac
TRACE::2023-10-14.20:04:02::SCWBDomain::he.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/microblaze_selftest.o ps
TRACE::2023-10-14.20:04:02::SCWBDomain::u_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/
TRACE::2023-10-14.20:04:02::SCWBDomain::outbyte.o psu_pmu_0/lib/print.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/xaxipmon_
TRACE::2023-10-14.20:04:02::SCWBDomain::selftest.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/xclockps_fixe
TRACE::2023-10-14.20:04:02::SCWBDomain::dfactor.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xclockps_pll.o ps
TRACE::2023-10-14.20:04:02::SCWBDomain::u_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/xcsud
TRACE::2023-10-14.20:04:02::SCWBDomain::ma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xemacps.o psu_pmu_0/lib/xemacps_bdring.o psu_pmu_0/lib/xemacps_contro
TRACE::2023-10-14.20:04:02::SCWBDomain::l.o psu_pmu_0/lib/xemacps_g.o psu_pmu_0/lib/xemacps_hw.o psu_pmu_0/lib/xemacps_intr.o psu_pmu_0/lib/xemacps_sinit.o psu_pmu_0/l
TRACE::2023-10-14.20:04:02::SCWBDomain::ib/xgpio.o psu_pmu_0/lib/xgpio_extra.o psu_pmu_0/lib/xgpio_g.o psu_pmu_0/lib/xgpio_intr.o psu_pmu_0/lib/xgpio_selftest.o psu_pm
TRACE::2023-10-14.20:04:02::SCWBDomain::u_0/lib/xgpio_sinit.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xgpiops_hw.o psu_pmu_0/lib/xgpiops_intr.o
TRACE::2023-10-14.20:04:02::SCWBDomain:: psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps.o psu_pmu_0/lib/xiicps_g.o psu_pmu_0/lib/x
TRACE::2023-10-14.20:04:02::SCWBDomain::iicps_hw.o psu_pmu_0/lib/xiicps_intr.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/xiicps_options.o psu_pmu_0/lib/xiicps_selfte
TRACE::2023-10-14.20:04:02::SCWBDomain::st.o psu_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0/lib/xil_assert.o psu_pmu_0
TRACE::2023-10-14.20:04:02::SCWBDomain::/lib/xil_cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/xil_misc_psre
TRACE::2023-10-14.20:04:02::SCWBDomain::set_api.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/xil_testio.o p
TRACE::2023-10-14.20:04:02::SCWBDomain::su_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xinterrupt_wrap.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/xipipsu.o
TRACE::2023-10-14.20:04:02::SCWBDomain:: psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/l
TRACE::2023-10-14.20:04:02::SCWBDomain::ib/xqspipsu.o psu_pmu_0/lib/xqspipsu_control.o psu_pmu_0/lib/xqspipsu_g.o psu_pmu_0/lib/xqspipsu_hw.o psu_pmu_0/lib/xqspipsu_op
TRACE::2023-10-14.20:04:02::SCWBDomain::tions.o psu_pmu_0/lib/xqspipsu_sinit.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/xresetps_sinit.o psu_p
TRACE::2023-10-14.20:04:02::SCWBDomain::mu_0/lib/xrtcpsu.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xrtcps
TRACE::2023-10-14.20:04:02::SCWBDomain::u_sinit.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/xsdps_card.o psu_pmu_0/lib/xsdps_g.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xsd
TRACE::2023-10-14.20:04:02::SCWBDomain::ps_options.o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0/lib/xspips.o psu_pmu_0/lib/xspips_g.o psu_pmu_0/lib/xspips_hw.o psu_pmu_0/li
TRACE::2023-10-14.20:04:02::SCWBDomain::b/xspips_options.o psu_pmu_0/lib/xspips_selftest.o psu_pmu_0/lib/xspips_sinit.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/xsysmo
TRACE::2023-10-14.20:04:02::SCWBDomain::npsu_g.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xtt
TRACE::2023-10-14.20:04:02::SCWBDomain::cps.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xttcps_options.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_
TRACE::2023-10-14.20:04:02::SCWBDomain::pmu_0/lib/xuartps.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib/xuartps_opt
TRACE::2023-10-14.20:04:02::SCWBDomain::ions.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/xuartps_sinit.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/xusbpsu_command.o p
TRACE::2023-10-14.20:04:02::SCWBDomain::su_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/xusbpsu_device.o psu_pmu_0/lib/xusbpsu_endpoint.o psu_pmu_0/lib/xusbpsu_e
TRACE::2023-10-14.20:04:02::SCWBDomain::p0handler.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0/lib/xusbpsu_event.o psu_pmu_0/lib/xusbpsu_g.o psu_pmu_0/lib/xusbpsu_hib
TRACE::2023-10-14.20:04:02::SCWBDomain::ernation.o psu_pmu_0/lib/xusbpsu_intr.o psu_pmu_0/lib/xusbpsu_sinit.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0
TRACE::2023-10-14.20:04:02::SCWBDomain::/lib/xwdtps_selftest.o psu_pmu_0/lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xzdma_g.o psu_pmu_0/lib/xzdma_intr.o ps
TRACE::2023-10-14.20:04:02::SCWBDomain::u_pmu_0/lib/xzdma_selftest.o psu_pmu_0/lib/xzdma_sinit.o

TRACE::2023-10-14.20:04:02::SCWBDomain::'Finished building libraries'

TRACE::2023-10-14.20:04:02::SCWBDomain::make: Leaving directory 'E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-10-14.20:04:02::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:02::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2023-10-14.20:04:02::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:02::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:02::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2023-10-14.20:04:02::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:02::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:02::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2023-10-14.20:04:02::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:02::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:02::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2023-10-14.20:04:02::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2023-10-14.20:04:03::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2023-10-14.20:04:03::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2023-10-14.20:04:03::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2023-10-14.20:04:03::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2023-10-14.20:04:03::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2023-10-14.20:04:03::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2023-10-14.20:04:03::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2023-10-14.20:04:03::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2023-10-14.20:04:03::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2023-10-14.20:04:03::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2023-10-14.20:04:03::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2023-10-14.20:04:03::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2023-10-14.20:04:03::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_extwdt.c -o xpfw_mod_extwdt.o 
TRACE::2023-10-14.20:04:03::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2023-10-14.20:04:03::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2023-10-14.20:04:03::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2023-10-14.20:04:03::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:03::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:03::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2023-10-14.20:04:03::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2023-10-14.20:04:04::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2023-10-14.20:04:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2023-10-14.20:04:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2023-10-14.20:04:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2023-10-14.20:04:04::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2023-10-14.20:04:04::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2023-10-14.20:04:04::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2023-10-14.20:04:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2023-10-14.20:04:04::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2023-10-14.20:04:04::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2023-10-14.20:04:04::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2023-10-14.20:04:04::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2023-10-14.20:04:04::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2023-10-14.20:04:04::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2023-10-14.20:04:04::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2023-10-14.20:04:04::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2023-10-14.20:04:04::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:04::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:04::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2023-10-14.20:04:04::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2023-10-14.20:04:05::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2023-10-14.20:04:05::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_overtemp.c -o xpfw_mod_overtem
TRACE::2023-10-14.20:04:05::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2023-10-14.20:04:05::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2023-10-14.20:04:05::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2023-10-14.20:04:05::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2023-10-14.20:04:05::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2023-10-14.20:04:05::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2023-10-14.20:04:05::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2023-10-14.20:04:05::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_requirement.c -o pm_requirement.o -I
TRACE::2023-10-14.20:04:05::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2023-10-14.20:04:05::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2023-10-14.20:04:05::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2023-10-14.20:04:05::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2023-10-14.20:04:05::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2023-10-14.20:04:05::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ioctl.c -o pm_ioctl.o -Izynqmp_pmufw
TRACE::2023-10-14.20:04:05::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2023-10-14.20:04:05::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:05::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:05::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2023-10-14.20:04:05::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:06::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:06::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2023-10-14.20:04:06::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-14.20:04:06::SCWBDomain::mb-gcc -o pmufw.elf idle_hooks.o pm_binding.o pm_callbacks.o pm_clock.o pm_config.o pm_core.o pm_csudma.o pm_ddr.o pm_extern.o 
TRACE::2023-10-14.20:04:06::SCWBDomain::pm_gic_proxy.o pm_gpp.o pm_hooks.o pm_ioctl.o pm_master.o pm_mmio_access.o pm_node.o pm_node_reset.o pm_notifier.o pm_periph.o 
TRACE::2023-10-14.20:04:06::SCWBDomain::pm_pinctrl.o pm_pll.o pm_power.o pm_proc.o pm_qspi.o pm_requirement.o pm_reset.o pm_slave.o pm_sram.o pm_system.o pm_usb.o xpfw
TRACE::2023-10-14.20:04:06::SCWBDomain::_aib.o xpfw_core.o xpfw_error_manager.o xpfw_events.o xpfw_interrupts.o xpfw_ipi_manager.o xpfw_main.o xpfw_mod_common.o xpfw_m
TRACE::2023-10-14.20:04:06::SCWBDomain::od_dap.o xpfw_mod_em.o xpfw_mod_extwdt.o xpfw_mod_legacy.o xpfw_mod_overtemp.o xpfw_mod_pm.o xpfw_mod_rpu.o xpfw_mod_rtc.o xpfw
TRACE::2023-10-14.20:04:06::SCWBDomain::_mod_sched.o xpfw_mod_stl.o xpfw_mod_ultra96.o xpfw_mod_wdt.o xpfw_module.o xpfw_platform.o xpfw_resets.o xpfw_restart.o xpfw_r
TRACE::2023-10-14.20:04:06::SCWBDomain::om_interface.o xpfw_scheduler.o xpfw_start.o xpfw_user_startup.o xpfw_util.o xpfw_xpu.o -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-14.20:04:06::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-g
TRACE::2023-10-14.20:04:06::SCWBDomain::roup -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2023-10-14.20:04:06::SCWBDomain::art-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                                                
TRACE::2023-10-14.20:04:06::SCWBDomain::                            -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2023-10-14.20:04:07::SCWSystem::Checking the domain standalone_psu_cortexr5_0
LOG::2023-10-14.20:04:07::SCWSystem::Not a boot domain 
LOG::2023-10-14.20:04:07::SCWSystem::Started Processing the domain standalone_psu_cortexr5_0
TRACE::2023-10-14.20:04:07::SCWDomain::Generating domain artifcats
TRACE::2023-10-14.20:04:07::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-14.20:04:07::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/qemu/
TRACE::2023-10-14.20:04:07::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/qemu/
TRACE::2023-10-14.20:04:07::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu/
TRACE::2023-10-14.20:04:07::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu/
TRACE::2023-10-14.20:04:07::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-14.20:04:07::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:07::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:07::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:07::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:04:07::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:07::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:04:07::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:07::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:04:07::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:04:07::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:04:07::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:04:07::SCWMssOS::Completed writing the mss file at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp
TRACE::2023-10-14.20:04:07::SCWMssOS::Mss edits present, copying mssfile into export location E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:04:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-14.20:04:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-14.20:04:07::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexr5_0
TRACE::2023-10-14.20:04:07::SCWMssOS::doing bsp build ... 
TRACE::2023-10-14.20:04:07::SCWMssOS::System Command Ran  E: & cd  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp & make 
TRACE::2023-10-14.20:04:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-10-14.20:04:07::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-10-14.20:04:07::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:04:07::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-14.20:04:07::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:04:07::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-14.20:04:07::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-
TRACE::2023-10-14.20:04:07::SCWMssOS::none-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -W
TRACE::2023-10-14.20:04:07::SCWMssOS::extra -mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-non
TRACE::2023-10-14.20:04:07::SCWMssOS::e-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wext
TRACE::2023-10-14.20:04:07::SCWMssOS::ra -mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:04:07::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-14.20:04:07::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:04:07::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-14.20:04:07::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:04:07::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-14.20:04:07::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:04:07::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-14.20:04:07::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:04:07::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-14.20:04:07::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-14.20:04:07::SCWMssOS::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mf
TRACE::2023-10-14.20:04:07::SCWMssOS::loat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:04:07::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-14.20:04:07::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-ea
TRACE::2023-10-14.20:04:07::SCWMssOS::bi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -
TRACE::2023-10-14.20:04:07::SCWMssOS::mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:04:07::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-14.20:04:07::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:04:07::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-14.20:04:07::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/scugic_v5_1/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-14.20:04:07::SCWMssOS::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mf
TRACE::2023-10-14.20:04:07::SCWMssOS::loat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:04:07::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-14.20:04:07::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/spips_v3_8/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-14.20:04:07::SCWMssOS::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-14.20:04:07::SCWMssOS::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-
TRACE::2023-10-14.20:04:07::SCWMssOS::eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra
TRACE::2023-10-14.20:04:07::SCWMssOS:: -mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-e
TRACE::2023-10-14.20:04:07::SCWMssOS::abi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra 
TRACE::2023-10-14.20:04:07::SCWMssOS::-mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-14.20:04:07::SCWMssOS::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mf
TRACE::2023-10-14.20:04:07::SCWMssOS::loat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:04:07::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-14.20:04:07::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/usbpsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:04:07::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-14.20:04:07::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-14.20:04:07::SCWMssOS::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-14.20:04:07::SCWMssOS::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-14.20:04:07::SCWMssOS::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-14.20:04:07::SCWMssOS::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:04:07::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-14.20:04:07::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:04:07::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-14.20:04:07::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-non
TRACE::2023-10-14.20:04:07::SCWMssOS::e-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wext
TRACE::2023-10-14.20:04:07::SCWMssOS::ra -mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src"

TRACE::2023-10-14.20:04:07::SCWMssOS::make -C psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-e
TRACE::2023-10-14.20:04:07::SCWMssOS::abi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra 
TRACE::2023-10-14.20:04:07::SCWMssOS::-mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:07::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:04:08::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-14.20:04:08::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:04:08::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-14.20:04:08::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/emacps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:04:08::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-14.20:04:08::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:04:08::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-14.20:04:08::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as" 
TRACE::2023-10-14.20:04:08::SCWMssOS::"ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-14.20:04:08::SCWMssOS::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as
TRACE::2023-10-14.20:04:08::SCWMssOS::" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:04:08::SCWMssOS::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:04:08::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-14.20:04:08::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-14.20:04:08::SCWMssOS::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-14.20:04:08::SCWMssOS::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:04:08::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-14.20:04:08::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:04:08::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-14.20:04:08::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/scugic_v5_1/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as
TRACE::2023-10-14.20:04:08::SCWMssOS::" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:04:08::SCWMssOS::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/sdps_v4_1/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as" 
TRACE::2023-10-14.20:04:08::SCWMssOS::"ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-14.20:04:08::SCWMssOS::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/spips_v3_8/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as"
TRACE::2023-10-14.20:04:08::SCWMssOS:: "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-14.20:04:08::SCWMssOS::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-14.20:04:08::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-14.20:04:08::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-14.20:04:08::SCWMssOS::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mf
TRACE::2023-10-14.20:04:08::SCWMssOS::loat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as
TRACE::2023-10-14.20:04:08::SCWMssOS::" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-14.20:04:08::SCWMssOS::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:04:08::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-14.20:04:08::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/usbpsu_v1_13/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-14.20:04:08::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-14.20:04:08::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-14.20:04:08::SCWMssOS::make -C psu_cortexr5_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as"
TRACE::2023-10-14.20:04:08::SCWMssOS:: "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-14.20:04:08::SCWMssOS::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:08::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-14.20:04:09::SCWMssOS::make -C psu_cortexr5_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as"
TRACE::2023-10-14.20:04:09::SCWMssOS:: "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-14.20:04:09::SCWMssOS::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-14.20:04:09::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-10-14.20:04:09::SCWMssOS::make --no-print-directory archive

TRACE::2023-10-14.20:04:09::SCWMssOS::armr5-none-eabi-ar -r  psu_cortexr5_0/lib/libxil.a psu_cortexr5_0/lib/_exit.o psu_cortexr5_0/lib/_open.o psu_cortexr5_0/lib/_sb
TRACE::2023-10-14.20:04:09::SCWMssOS::rk.o psu_cortexr5_0/lib/abort.o psu_cortexr5_0/lib/asm_vectors.o psu_cortexr5_0/lib/boot.o psu_cortexr5_0/lib/close.o psu_corte
TRACE::2023-10-14.20:04:09::SCWMssOS::xr5_0/lib/cpputest_time.o psu_cortexr5_0/lib/cpu_init.o psu_cortexr5_0/lib/errno.o psu_cortexr5_0/lib/fcntl.o psu_cortexr5_0/li
TRACE::2023-10-14.20:04:09::SCWMssOS::b/fstat.o psu_cortexr5_0/lib/getentropy.o psu_cortexr5_0/lib/getpid.o psu_cortexr5_0/lib/inbyte.o psu_cortexr5_0/lib/isatty.o p
TRACE::2023-10-14.20:04:09::SCWMssOS::su_cortexr5_0/lib/kill.o psu_cortexr5_0/lib/lseek.o psu_cortexr5_0/lib/mpu.o psu_cortexr5_0/lib/open.o psu_cortexr5_0/lib/outby
TRACE::2023-10-14.20:04:09::SCWMssOS::te.o psu_cortexr5_0/lib/print.o psu_cortexr5_0/lib/putnum.o psu_cortexr5_0/lib/read.o psu_cortexr5_0/lib/sbrk.o psu_cortexr5_0/
TRACE::2023-10-14.20:04:09::SCWMssOS::lib/sleep.o psu_cortexr5_0/lib/time.o psu_cortexr5_0/lib/unlink.o psu_cortexr5_0/lib/usleep.o psu_cortexr5_0/lib/vectors.o psu_
TRACE::2023-10-14.20:04:09::SCWMssOS::cortexr5_0/lib/write.o psu_cortexr5_0/lib/xaxipmon.o psu_cortexr5_0/lib/xaxipmon_g.o psu_cortexr5_0/lib/xaxipmon_selftest.o psu
TRACE::2023-10-14.20:04:09::SCWMssOS::_cortexr5_0/lib/xaxipmon_sinit.o psu_cortexr5_0/lib/xclockps.o psu_cortexr5_0/lib/xclockps_divider.o psu_cortexr5_0/lib/xclockp
TRACE::2023-10-14.20:04:09::SCWMssOS::s_fixedfactor.o psu_cortexr5_0/lib/xclockps_g.o psu_cortexr5_0/lib/xclockps_gate.o psu_cortexr5_0/lib/xclockps_mux.o psu_cortex
TRACE::2023-10-14.20:04:09::SCWMssOS::r5_0/lib/xclockps_pll.o psu_cortexr5_0/lib/xclockps_sinit.o psu_cortexr5_0/lib/xcoresightpsdcc.o psu_cortexr5_0/lib/xcsudma.o p
TRACE::2023-10-14.20:04:09::SCWMssOS::su_cortexr5_0/lib/xcsudma_g.o psu_cortexr5_0/lib/xcsudma_intr.o psu_cortexr5_0/lib/xcsudma_selftest.o psu_cortexr5_0/lib/xcsudm
TRACE::2023-10-14.20:04:09::SCWMssOS::a_sinit.o psu_cortexr5_0/lib/xemacps.o psu_cortexr5_0/lib/xemacps_bdring.o psu_cortexr5_0/lib/xemacps_control.o psu_cortexr5_0/
TRACE::2023-10-14.20:04:09::SCWMssOS::lib/xemacps_g.o psu_cortexr5_0/lib/xemacps_hw.o psu_cortexr5_0/lib/xemacps_intr.o psu_cortexr5_0/lib/xemacps_sinit.o psu_cortex
TRACE::2023-10-14.20:04:09::SCWMssOS::r5_0/lib/xgpio.o psu_cortexr5_0/lib/xgpio_extra.o psu_cortexr5_0/lib/xgpio_g.o psu_cortexr5_0/lib/xgpio_intr.o psu_cortexr5_0/l
TRACE::2023-10-14.20:04:09::SCWMssOS::ib/xgpio_selftest.o psu_cortexr5_0/lib/xgpio_sinit.o psu_cortexr5_0/lib/xgpiops.o psu_cortexr5_0/lib/xgpiops_g.o psu_cortexr5_0
TRACE::2023-10-14.20:04:09::SCWMssOS::/lib/xgpiops_hw.o psu_cortexr5_0/lib/xgpiops_intr.o psu_cortexr5_0/lib/xgpiops_selftest.o psu_cortexr5_0/lib/xgpiops_sinit.o ps
TRACE::2023-10-14.20:04:09::SCWMssOS::u_cortexr5_0/lib/xiicps.o psu_cortexr5_0/lib/xiicps_g.o psu_cortexr5_0/lib/xiicps_hw.o psu_cortexr5_0/lib/xiicps_intr.o psu_cor
TRACE::2023-10-14.20:04:09::SCWMssOS::texr5_0/lib/xiicps_master.o psu_cortexr5_0/lib/xiicps_options.o psu_cortexr5_0/lib/xiicps_selftest.o psu_cortexr5_0/lib/xiicps_
TRACE::2023-10-14.20:04:09::SCWMssOS::sinit.o psu_cortexr5_0/lib/xiicps_slave.o psu_cortexr5_0/lib/xiicps_xfer.o psu_cortexr5_0/lib/xil-crt0.o psu_cortexr5_0/lib/xil
TRACE::2023-10-14.20:04:09::SCWMssOS::_assert.o psu_cortexr5_0/lib/xil_cache.o psu_cortexr5_0/lib/xil_clocking.o psu_cortexr5_0/lib/xil_exception.o psu_cortexr5_0/li
TRACE::2023-10-14.20:04:09::SCWMssOS::b/xil_mem.o psu_cortexr5_0/lib/xil_mpu.o psu_cortexr5_0/lib/xil_printf.o psu_cortexr5_0/lib/xil_sleepcommon.o psu_cortexr5_0/li
TRACE::2023-10-14.20:04:09::SCWMssOS::b/xil_sleeptimer.o psu_cortexr5_0/lib/xil_spinlock.o psu_cortexr5_0/lib/xil_testcache.o psu_cortexr5_0/lib/xil_testio.o psu_cor
TRACE::2023-10-14.20:04:09::SCWMssOS::texr5_0/lib/xil_testmem.o psu_cortexr5_0/lib/xil_util.o psu_cortexr5_0/lib/xinterrupt_wrap.o psu_cortexr5_0/lib/xipipsu.o psu_c
TRACE::2023-10-14.20:04:09::SCWMssOS::ortexr5_0/lib/xipipsu_buf.o psu_cortexr5_0/lib/xipipsu_g.o psu_cortexr5_0/lib/xipipsu_sinit.o psu_cortexr5_0/lib/xplatform_info
TRACE::2023-10-14.20:04:09::SCWMssOS::.o psu_cortexr5_0/lib/xpm_counter.o psu_cortexr5_0/lib/xqspipsu.o psu_cortexr5_0/lib/xqspipsu_control.o psu_cortexr5_0/lib/xqsp
TRACE::2023-10-14.20:04:09::SCWMssOS::ipsu_g.o psu_cortexr5_0/lib/xqspipsu_hw.o psu_cortexr5_0/lib/xqspipsu_options.o psu_cortexr5_0/lib/xqspipsu_sinit.o psu_cortexr
TRACE::2023-10-14.20:04:09::SCWMssOS::5_0/lib/xresetps.o psu_cortexr5_0/lib/xresetps_g.o psu_cortexr5_0/lib/xresetps_sinit.o psu_cortexr5_0/lib/xrtcpsu.o psu_cortexr
TRACE::2023-10-14.20:04:09::SCWMssOS::5_0/lib/xrtcpsu_g.o psu_cortexr5_0/lib/xrtcpsu_intr.o psu_cortexr5_0/lib/xrtcpsu_selftest.o psu_cortexr5_0/lib/xrtcpsu_sinit.o 
TRACE::2023-10-14.20:04:09::SCWMssOS::psu_cortexr5_0/lib/xscugic.o psu_cortexr5_0/lib/xscugic_g.o psu_cortexr5_0/lib/xscugic_hw.o psu_cortexr5_0/lib/xscugic_intr.o p
TRACE::2023-10-14.20:04:09::SCWMssOS::su_cortexr5_0/lib/xscugic_selftest.o psu_cortexr5_0/lib/xscugic_sinit.o psu_cortexr5_0/lib/xsdps.o psu_cortexr5_0/lib/xsdps_car
TRACE::2023-10-14.20:04:09::SCWMssOS::d.o psu_cortexr5_0/lib/xsdps_g.o psu_cortexr5_0/lib/xsdps_host.o psu_cortexr5_0/lib/xsdps_options.o psu_cortexr5_0/lib/xsdps_si
TRACE::2023-10-14.20:04:09::SCWMssOS::nit.o psu_cortexr5_0/lib/xspips.o psu_cortexr5_0/lib/xspips_g.o psu_cortexr5_0/lib/xspips_hw.o psu_cortexr5_0/lib/xspips_option
TRACE::2023-10-14.20:04:09::SCWMssOS::s.o psu_cortexr5_0/lib/xspips_selftest.o psu_cortexr5_0/lib/xspips_sinit.o psu_cortexr5_0/lib/xsysmonpsu.o psu_cortexr5_0/lib/x
TRACE::2023-10-14.20:04:09::SCWMssOS::sysmonpsu_g.o psu_cortexr5_0/lib/xsysmonpsu_intr.o psu_cortexr5_0/lib/xsysmonpsu_selftest.o psu_cortexr5_0/lib/xsysmonpsu_sinit
TRACE::2023-10-14.20:04:09::SCWMssOS::.o psu_cortexr5_0/lib/xtime_l.o psu_cortexr5_0/lib/xttcps.o psu_cortexr5_0/lib/xttcps_g.o psu_cortexr5_0/lib/xttcps_options.o p
TRACE::2023-10-14.20:04:09::SCWMssOS::su_cortexr5_0/lib/xttcps_selftest.o psu_cortexr5_0/lib/xttcps_sinit.o psu_cortexr5_0/lib/xuartps.o psu_cortexr5_0/lib/xuartps_g
TRACE::2023-10-14.20:04:09::SCWMssOS::.o psu_cortexr5_0/lib/xuartps_hw.o psu_cortexr5_0/lib/xuartps_intr.o psu_cortexr5_0/lib/xuartps_options.o psu_cortexr5_0/lib/xu
TRACE::2023-10-14.20:04:09::SCWMssOS::artps_selftest.o psu_cortexr5_0/lib/xuartps_sinit.o psu_cortexr5_0/lib/xusbpsu.o psu_cortexr5_0/lib/xusbpsu_command.o psu_corte
TRACE::2023-10-14.20:04:09::SCWMssOS::xr5_0/lib/xusbpsu_controltransfers.o psu_cortexr5_0/lib/xusbpsu_device.o psu_cortexr5_0/lib/xusbpsu_endpoint.o psu_cortexr5_0/l
TRACE::2023-10-14.20:04:09::SCWMssOS::ib/xusbpsu_ep0handler.o psu_cortexr5_0/lib/xusbpsu_ephandler.o psu_cortexr5_0/lib/xusbpsu_event.o psu_cortexr5_0/lib/xusbpsu_g.
TRACE::2023-10-14.20:04:09::SCWMssOS::o psu_cortexr5_0/lib/xusbpsu_hibernation.o psu_cortexr5_0/lib/xusbpsu_intr.o psu_cortexr5_0/lib/xusbpsu_sinit.o psu_cortexr5_0/
TRACE::2023-10-14.20:04:09::SCWMssOS::lib/xwdtps.o psu_cortexr5_0/lib/xwdtps_g.o psu_cortexr5_0/lib/xwdtps_selftest.o psu_cortexr5_0/lib/xwdtps_sinit.o psu_cortexr5_
TRACE::2023-10-14.20:04:09::SCWMssOS::0/lib/xzdma.o psu_cortexr5_0/lib/xzdma_g.o psu_cortexr5_0/lib/xzdma_intr.o psu_cortexr5_0/lib/xzdma_selftest.o psu_cortexr5_0/l
TRACE::2023-10-14.20:04:09::SCWMssOS::ib/xzdma_sinit.o

TRACE::2023-10-14.20:04:09::SCWMssOS::'Finished building libraries'

TRACE::2023-10-14.20:04:09::SCWMssOS::Copying to export directory.
TRACE::2023-10-14.20:04:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-14.20:04:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-14.20:04:09::SCWSystem::Completed Processing the domain standalone_psu_cortexr5_0
LOG::2023-10-14.20:04:09::SCWSystem::Completed Processing the sysconfig aes128_zynq_interface_wrapper_1
LOG::2023-10-14.20:04:09::SCWPlatform::Completed generating the artifacts for system configuration aes128_zynq_interface_wrapper_1
TRACE::2023-10-14.20:04:09::SCWPlatform::Started preparing the platform 
TRACE::2023-10-14.20:04:09::SCWSystem::Writing the bif file for system config aes128_zynq_interface_wrapper_1
TRACE::2023-10-14.20:04:09::SCWSystem::dir created 
TRACE::2023-10-14.20:04:09::SCWSystem::Writing the bif 
TRACE::2023-10-14.20:04:09::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-14.20:04:09::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-14.20:04:09::SCWPlatform::Completed generating the platform
TRACE::2023-10-14.20:04:09::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:04:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:04:09::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:04:09::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:04:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:04:09::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:04:09::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-14.20:04:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-14.20:04:09::SCWMssOS::Commit changes completed.
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:04:09::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:04:09::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:04:09::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:04:09::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:04:09::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:04:09::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:04:09::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:04:09::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:04:09::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:04:09::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:04:09::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:04:09::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:04:09::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:04:09::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:04:09::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:04:09::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:04:09::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:04:09::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:04:09::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:04:09::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:04:09::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:04:09::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:04:09::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:04:09::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:04:09::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:04:09::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:04:09::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWWriter::formatted JSON is {
	"platformName":	"aes128_zynq_interface_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"aes128_zynq_interface_wrapper_1",
	"platHandOff":	"E:/SW/Vivado_Projetcs/AES_Core/aes128_zynq_interface_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/aes128_zynq_interface_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexr5_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"aes128_zynq_interface_wrapper_1",
	"systems":	[{
			"systemName":	"aes128_zynq_interface_wrapper_1",
			"systemDesc":	"aes128_zynq_interface_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"aes128_zynq_interface_wrapper_1",
			"sysActiveDom":	"standalone_psu_cortexr5_0",
			"sysDefaultDom":	"standalone_psu_cortexr5_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"586edf9c354a13ebeffdc8f31c4fb5b6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a19c185849ab8eacc6e65e4a68501dad",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexr5_0",
					"domainDispName":	"standalone_psu_cortexr5_0",
					"domainDesc":	"standalone_psu_cortexr5_0",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"71448a9b9bdb292af47aebfae27d1cf1",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-14.20:04:09::SCWPlatform::updated the xpfm file.
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-14.20:04:09::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-14.20:04:09::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-14.20:04:09::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper_3
TRACE::2023-10-14.20:04:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-14.20:04:09::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-14.20:04:09::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_4||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2023-10-14.20:04:09::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:34::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:34::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:34::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:34::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:34::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:34::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-15.07:24:37::SCWPlatform::Opened new HwDB with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:37::SCWReader::Active system found as  aes128_zynq_interface_wrapper_1
TRACE::2023-10-15.07:24:37::SCWReader::Handling sysconfig aes128_zynq_interface_wrapper_1
TRACE::2023-10-15.07:24:37::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-15.07:24:37::SCWDomain:: Using the QEMU Data from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-10-15.07:24:37::SCWDomain:: Using the QEMU args  from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-10-15.07:24:37::SCWDomain:: Using the PMUQEMU args from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-10-15.07:24:37::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:37::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:37::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:37::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:37::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:37::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:37::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:37::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:37::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:37::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:37::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:37::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:37::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2023-10-15.07:24:37::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:37::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:37::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:37::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:37::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:37::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-15.07:24:37::SCWMssOS::No sw design opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:37::SCWMssOS::mss exists loading the mss file  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:37::SCWMssOS::Opened the sw design from mss  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:37::SCWMssOS::Adding the swdes entry E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-10-15.07:24:37::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-15.07:24:38::SCWMssOS::Opened the sw design.  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS:: library already available in sw design:  xilpm:5.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-15.07:24:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-15.07:24:38::SCWMssOS::Commit changes completed.
TRACE::2023-10-15.07:24:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-15.07:24:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWReader::No isolation master present  
TRACE::2023-10-15.07:24:38::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-15.07:24:38::SCWDomain:: Using the QEMU Data from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-10-15.07:24:38::SCWDomain:: Using the QEMU args  from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-10-15.07:24:38::SCWDomain:: Using the PMUQEMU args from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-10-15.07:24:38::SCWMssOS::No sw design opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::mss exists loading the mss file  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::Opened the sw design from mss  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::Adding the swdes entry E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-10-15.07:24:38::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-15.07:24:38::SCWMssOS::Opened the sw design.  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS:: library already available in sw design:  xilfpga:6.4
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS:: library already available in sw design:  xilskey:7.4
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-15.07:24:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-15.07:24:38::SCWMssOS::Commit changes completed.
TRACE::2023-10-15.07:24:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-15.07:24:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWReader::No isolation master present  
TRACE::2023-10-15.07:24:38::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-15.07:24:38::SCWDomain:: Using the QEMU Data from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-10-15.07:24:38::SCWDomain:: Using the QEMU args  from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-10-15.07:24:38::SCWDomain:: Using the PMUQEMU args from install at  : E:/SW/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-15.07:24:38::SCWMssOS::No sw design opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::mss exists loading the mss file  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::Opened the sw design from mss  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::Adding the swdes entry E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss with des name system_1
TRACE::2023-10-15.07:24:38::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-15.07:24:38::SCWMssOS::Opened the sw design.  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-15.07:24:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-15.07:24:38::SCWMssOS::Commit changes completed.
TRACE::2023-10-15.07:24:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-15.07:24:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWReader::No isolation master present  
LOG::2023-10-15.07:24:38::SCWPlatform::Started generating the artifacts platform aes128_zynq_interface_wrapper_1
TRACE::2023-10-15.07:24:38::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-15.07:24:38::SCWPlatform::Started generating the artifacts for system configuration aes128_zynq_interface_wrapper_1
LOG::2023-10-15.07:24:38::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-10-15.07:24:38::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-10-15.07:24:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-15.07:24:38::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:38::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:38::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:38::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-15.07:24:38::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:38::SCWBDomain::Completed writing the mss file at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-10-15.07:24:38::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-15.07:24:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-15.07:24:38::SCWBDomain::System Command Ran  E:&  cd  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl& make -C  zynqmp_fsbl_bsp & make 
TRACE::2023-10-15.07:24:38::SCWBDomain::make: Entering directory 'E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-10-15.07:24:38::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:38::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:38::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:38::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:38::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-
TRACE::2023-10-15.07:24:38::SCWBDomain::none-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextr
TRACE::2023-10-15.07:24:38::SCWBDomain::a -mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-non
TRACE::2023-10-15.07:24:38::SCWBDomain::e-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -
TRACE::2023-10-15.07:24:38::SCWBDomain::mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:38::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:38::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:38::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:38::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:38::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:38::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:38::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:38::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:38::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-15.07:24:38::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-15.07:24:38::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-15.07:24:38::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:38::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:38::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-ea
TRACE::2023-10-15.07:24:38::SCWBDomain::bi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-15.07:24:38::SCWBDomain::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:38::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:38::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:38::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:38::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/scugic_v5_1/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-15.07:24:38::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-15.07:24:38::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:38::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-15.07:24:38::SCWBDomain::make -C psu_cortexr5_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:38::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-15.07:24:38::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/spips_v3_8/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-15.07:24:39::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-15.07:24:39::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-
TRACE::2023-10-15.07:24:39::SCWBDomain::eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mf
TRACE::2023-10-15.07:24:39::SCWBDomain::loat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-e
TRACE::2023-10-15.07:24:39::SCWBDomain::abi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-15.07:24:39::SCWBDomain::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-15.07:24:39::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-15.07:24:39::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:39::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:39::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/usbpsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:39::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:39::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-15.07:24:39::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-15.07:24:39::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/xilffs_v5_0/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-15.07:24:39::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-15.07:24:39::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/xilpm_v5_0/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilpm_v5_0/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-15.07:24:39::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-15.07:24:39::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-e
TRACE::2023-10-15.07:24:39::SCWBDomain::abi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-15.07:24:39::SCWBDomain::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-15.07:24:39::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-15.07:24:39::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/xilpm_v5_0/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilpm_v5_0/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as"
TRACE::2023-10-15.07:24:39::SCWBDomain:: "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-abi
TRACE::2023-10-15.07:24:39::SCWBDomain::=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Compiling xilpm library"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilsecure_v5_1/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-15.07:24:39::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-15.07:24:39::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Compiling XilSecure Library"

TRACE::2023-10-15.07:24:39::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-10-15.07:24:39::SCWBDomain::make -j 22 --no-print-directory par_libs

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:39::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:39::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:39::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:39::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-
TRACE::2023-10-15.07:24:39::SCWBDomain::none-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextr
TRACE::2023-10-15.07:24:39::SCWBDomain::a -mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src"

TRACE::2023-10-15.07:24:39::SCWBDomain::make -C psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-non
TRACE::2023-10-15.07:24:39::SCWBDomain::e-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -
TRACE::2023-10-15.07:24:39::SCWBDomain::mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:39::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:40::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:40::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:40::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:40::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:40::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:40::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:40::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:40::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:40::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-15.07:24:40::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-15.07:24:40::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-15.07:24:40::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:40::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:40::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-ea
TRACE::2023-10-15.07:24:40::SCWBDomain::bi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-15.07:24:40::SCWBDomain::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:40::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:40::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:40::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:40::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/scugic_v5_1/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-15.07:24:40::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-15.07:24:40::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:40::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-15.07:24:40::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/spips_v3_8/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-15.07:24:40::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-15.07:24:40::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-
TRACE::2023-10-15.07:24:40::SCWBDomain::eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mf
TRACE::2023-10-15.07:24:40::SCWBDomain::loat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-e
TRACE::2023-10-15.07:24:40::SCWBDomain::abi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-15.07:24:40::SCWBDomain::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-15.07:24:40::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-15.07:24:40::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:40::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:40::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/usbpsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:40::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:40::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-15.07:24:40::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-15.07:24:40::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/xilffs_v5_0/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-15.07:24:40::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-15.07:24:40::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/xilpm_v5_0/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilpm_v5_0/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-15.07:24:40::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-15.07:24:40::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-e
TRACE::2023-10-15.07:24:40::SCWBDomain::abi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-15.07:24:40::SCWBDomain::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make include in psu_cortexr5_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-15.07:24:40::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-15.07:24:40::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:40::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-15.07:24:40::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:40::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-15.07:24:40::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-non
TRACE::2023-10-15.07:24:40::SCWBDomain::e-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -
TRACE::2023-10-15.07:24:40::SCWBDomain::mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-e
TRACE::2023-10-15.07:24:40::SCWBDomain::abi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-15.07:24:40::SCWBDomain::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:40::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-15.07:24:40::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:40::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-15.07:24:40::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/emacps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:40::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-15.07:24:40::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:40::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-15.07:24:40::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as" 
TRACE::2023-10-15.07:24:40::SCWBDomain::"ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-abi=
TRACE::2023-10-15.07:24:40::SCWBDomain::hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as
TRACE::2023-10-15.07:24:40::SCWBDomain::" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-ab
TRACE::2023-10-15.07:24:40::SCWBDomain::i=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:40::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-15.07:24:40::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-15.07:24:40::SCWBDomain::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-15.07:24:40::SCWBDomain::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:40::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-15.07:24:40::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:40::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-15.07:24:40::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/scugic_v5_1/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as
TRACE::2023-10-15.07:24:40::SCWBDomain::" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-ab
TRACE::2023-10-15.07:24:40::SCWBDomain::i=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/sdps_v4_1/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as" 
TRACE::2023-10-15.07:24:40::SCWBDomain::"ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-abi=
TRACE::2023-10-15.07:24:40::SCWBDomain::hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/spips_v3_8/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as"
TRACE::2023-10-15.07:24:40::SCWBDomain:: "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-abi
TRACE::2023-10-15.07:24:40::SCWBDomain::=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:40::SCWBDomain::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:40::SCWBDomain::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-15.07:24:40::SCWBDomain::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-15.07:24:40::SCWBDomain::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as
TRACE::2023-10-15.07:24:40::SCWBDomain::" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-ab
TRACE::2023-10-15.07:24:40::SCWBDomain::i=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:40::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-15.07:24:40::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/usbpsu_v1_13/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:40::SCWBDomain::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-a
TRACE::2023-10-15.07:24:40::SCWBDomain::bi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as"
TRACE::2023-10-15.07:24:40::SCWBDomain:: "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-abi
TRACE::2023-10-15.07:24:40::SCWBDomain::=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/xilffs_v5_0/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/xilffs_v5_0/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as
TRACE::2023-10-15.07:24:40::SCWBDomain::" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-ab
TRACE::2023-10-15.07:24:40::SCWBDomain::i=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::"Running Make libs in psu_cortexr5_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-15.07:24:40::SCWBDomain::make -C psu_cortexr5_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as"
TRACE::2023-10-15.07:24:40::SCWBDomain:: "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-abi
TRACE::2023-10-15.07:24:40::SCWBDomain::=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:40::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-10-15.07:24:40::SCWBDomain::make --no-print-directory archive

TRACE::2023-10-15.07:24:40::SCWBDomain::armr5-none-eabi-ar -r  psu_cortexr5_0/lib/libxil.a psu_cortexr5_0/lib/_exit.o psu_cortexr5_0/lib/_open.o psu_cortexr5_0/lib/_sb
TRACE::2023-10-15.07:24:40::SCWBDomain::rk.o psu_cortexr5_0/lib/abort.o psu_cortexr5_0/lib/asm_vectors.o psu_cortexr5_0/lib/boot.o psu_cortexr5_0/lib/close.o psu_corte
TRACE::2023-10-15.07:24:40::SCWBDomain::xr5_0/lib/cpputest_time.o psu_cortexr5_0/lib/cpu_init.o psu_cortexr5_0/lib/errno.o psu_cortexr5_0/lib/fcntl.o psu_cortexr5_0/li
TRACE::2023-10-15.07:24:40::SCWBDomain::b/fstat.o psu_cortexr5_0/lib/getentropy.o psu_cortexr5_0/lib/getpid.o psu_cortexr5_0/lib/inbyte.o psu_cortexr5_0/lib/isatty.o p
TRACE::2023-10-15.07:24:40::SCWBDomain::su_cortexr5_0/lib/kill.o psu_cortexr5_0/lib/lseek.o psu_cortexr5_0/lib/mpu.o psu_cortexr5_0/lib/open.o psu_cortexr5_0/lib/outby
TRACE::2023-10-15.07:24:40::SCWBDomain::te.o psu_cortexr5_0/lib/print.o psu_cortexr5_0/lib/putnum.o psu_cortexr5_0/lib/read.o psu_cortexr5_0/lib/sbrk.o psu_cortexr5_0/
TRACE::2023-10-15.07:24:40::SCWBDomain::lib/sleep.o psu_cortexr5_0/lib/time.o psu_cortexr5_0/lib/unlink.o psu_cortexr5_0/lib/usleep.o psu_cortexr5_0/lib/vectors.o psu_
TRACE::2023-10-15.07:24:40::SCWBDomain::cortexr5_0/lib/write.o psu_cortexr5_0/lib/xaxipmon.o psu_cortexr5_0/lib/xaxipmon_g.o psu_cortexr5_0/lib/xaxipmon_selftest.o psu
TRACE::2023-10-15.07:24:40::SCWBDomain::_cortexr5_0/lib/xaxipmon_sinit.o psu_cortexr5_0/lib/xclockps.o psu_cortexr5_0/lib/xclockps_divider.o psu_cortexr5_0/lib/xclockp
TRACE::2023-10-15.07:24:40::SCWBDomain::s_fixedfactor.o psu_cortexr5_0/lib/xclockps_g.o psu_cortexr5_0/lib/xclockps_gate.o psu_cortexr5_0/lib/xclockps_mux.o psu_cortex
TRACE::2023-10-15.07:24:40::SCWBDomain::r5_0/lib/xclockps_pll.o psu_cortexr5_0/lib/xclockps_sinit.o psu_cortexr5_0/lib/xcoresightpsdcc.o psu_cortexr5_0/lib/xcsudma.o p
TRACE::2023-10-15.07:24:40::SCWBDomain::su_cortexr5_0/lib/xcsudma_g.o psu_cortexr5_0/lib/xcsudma_intr.o psu_cortexr5_0/lib/xcsudma_selftest.o psu_cortexr5_0/lib/xcsudm
TRACE::2023-10-15.07:24:40::SCWBDomain::a_sinit.o psu_cortexr5_0/lib/xemacps.o psu_cortexr5_0/lib/xemacps_bdring.o psu_cortexr5_0/lib/xemacps_control.o psu_cortexr5_0/
TRACE::2023-10-15.07:24:40::SCWBDomain::lib/xemacps_g.o psu_cortexr5_0/lib/xemacps_hw.o psu_cortexr5_0/lib/xemacps_intr.o psu_cortexr5_0/lib/xemacps_sinit.o psu_cortex
TRACE::2023-10-15.07:24:40::SCWBDomain::r5_0/lib/xgpio.o psu_cortexr5_0/lib/xgpio_extra.o psu_cortexr5_0/lib/xgpio_g.o psu_cortexr5_0/lib/xgpio_intr.o psu_cortexr5_0/l
TRACE::2023-10-15.07:24:40::SCWBDomain::ib/xgpio_selftest.o psu_cortexr5_0/lib/xgpio_sinit.o psu_cortexr5_0/lib/xgpiops.o psu_cortexr5_0/lib/xgpiops_g.o psu_cortexr5_0
TRACE::2023-10-15.07:24:40::SCWBDomain::/lib/xgpiops_hw.o psu_cortexr5_0/lib/xgpiops_intr.o psu_cortexr5_0/lib/xgpiops_selftest.o psu_cortexr5_0/lib/xgpiops_sinit.o ps
TRACE::2023-10-15.07:24:40::SCWBDomain::u_cortexr5_0/lib/xiicps.o psu_cortexr5_0/lib/xiicps_g.o psu_cortexr5_0/lib/xiicps_hw.o psu_cortexr5_0/lib/xiicps_intr.o psu_cor
TRACE::2023-10-15.07:24:40::SCWBDomain::texr5_0/lib/xiicps_master.o psu_cortexr5_0/lib/xiicps_options.o psu_cortexr5_0/lib/xiicps_selftest.o psu_cortexr5_0/lib/xiicps_
TRACE::2023-10-15.07:24:40::SCWBDomain::sinit.o psu_cortexr5_0/lib/xiicps_slave.o psu_cortexr5_0/lib/xiicps_xfer.o psu_cortexr5_0/lib/xil-crt0.o psu_cortexr5_0/lib/xil
TRACE::2023-10-15.07:24:40::SCWBDomain::_assert.o psu_cortexr5_0/lib/xil_cache.o psu_cortexr5_0/lib/xil_clocking.o psu_cortexr5_0/lib/xil_exception.o psu_cortexr5_0/li
TRACE::2023-10-15.07:24:40::SCWBDomain::b/xil_mem.o psu_cortexr5_0/lib/xil_mpu.o psu_cortexr5_0/lib/xil_printf.o psu_cortexr5_0/lib/xil_sleepcommon.o psu_cortexr5_0/li
TRACE::2023-10-15.07:24:40::SCWBDomain::b/xil_sleeptimer.o psu_cortexr5_0/lib/xil_spinlock.o psu_cortexr5_0/lib/xil_testcache.o psu_cortexr5_0/lib/xil_testio.o psu_cor
TRACE::2023-10-15.07:24:40::SCWBDomain::texr5_0/lib/xil_testmem.o psu_cortexr5_0/lib/xil_util.o psu_cortexr5_0/lib/xinterrupt_wrap.o psu_cortexr5_0/lib/xipipsu.o psu_c
TRACE::2023-10-15.07:24:40::SCWBDomain::ortexr5_0/lib/xipipsu_buf.o psu_cortexr5_0/lib/xipipsu_g.o psu_cortexr5_0/lib/xipipsu_sinit.o psu_cortexr5_0/lib/xplatform_info
TRACE::2023-10-15.07:24:40::SCWBDomain::.o psu_cortexr5_0/lib/xpm_counter.o psu_cortexr5_0/lib/xqspipsu.o psu_cortexr5_0/lib/xqspipsu_control.o psu_cortexr5_0/lib/xqsp
TRACE::2023-10-15.07:24:40::SCWBDomain::ipsu_g.o psu_cortexr5_0/lib/xqspipsu_hw.o psu_cortexr5_0/lib/xqspipsu_options.o psu_cortexr5_0/lib/xqspipsu_sinit.o psu_cortexr
TRACE::2023-10-15.07:24:40::SCWBDomain::5_0/lib/xresetps.o psu_cortexr5_0/lib/xresetps_g.o psu_cortexr5_0/lib/xresetps_sinit.o psu_cortexr5_0/lib/xrtcpsu.o psu_cortexr
TRACE::2023-10-15.07:24:40::SCWBDomain::5_0/lib/xrtcpsu_g.o psu_cortexr5_0/lib/xrtcpsu_intr.o psu_cortexr5_0/lib/xrtcpsu_selftest.o psu_cortexr5_0/lib/xrtcpsu_sinit.o 
TRACE::2023-10-15.07:24:40::SCWBDomain::psu_cortexr5_0/lib/xscugic.o psu_cortexr5_0/lib/xscugic_g.o psu_cortexr5_0/lib/xscugic_hw.o psu_cortexr5_0/lib/xscugic_intr.o p
TRACE::2023-10-15.07:24:40::SCWBDomain::su_cortexr5_0/lib/xscugic_selftest.o psu_cortexr5_0/lib/xscugic_sinit.o psu_cortexr5_0/lib/xsdps.o psu_cortexr5_0/lib/xsdps_car
TRACE::2023-10-15.07:24:40::SCWBDomain::d.o psu_cortexr5_0/lib/xsdps_g.o psu_cortexr5_0/lib/xsdps_host.o psu_cortexr5_0/lib/xsdps_options.o psu_cortexr5_0/lib/xsdps_si
TRACE::2023-10-15.07:24:40::SCWBDomain::nit.o psu_cortexr5_0/lib/xspips.o psu_cortexr5_0/lib/xspips_g.o psu_cortexr5_0/lib/xspips_hw.o psu_cortexr5_0/lib/xspips_option
TRACE::2023-10-15.07:24:40::SCWBDomain::s.o psu_cortexr5_0/lib/xspips_selftest.o psu_cortexr5_0/lib/xspips_sinit.o psu_cortexr5_0/lib/xsysmonpsu.o psu_cortexr5_0/lib/x
TRACE::2023-10-15.07:24:40::SCWBDomain::sysmonpsu_g.o psu_cortexr5_0/lib/xsysmonpsu_intr.o psu_cortexr5_0/lib/xsysmonpsu_selftest.o psu_cortexr5_0/lib/xsysmonpsu_sinit
TRACE::2023-10-15.07:24:40::SCWBDomain::.o psu_cortexr5_0/lib/xtime_l.o psu_cortexr5_0/lib/xttcps.o psu_cortexr5_0/lib/xttcps_g.o psu_cortexr5_0/lib/xttcps_options.o p
TRACE::2023-10-15.07:24:40::SCWBDomain::su_cortexr5_0/lib/xttcps_selftest.o psu_cortexr5_0/lib/xttcps_sinit.o psu_cortexr5_0/lib/xuartps.o psu_cortexr5_0/lib/xuartps_g
TRACE::2023-10-15.07:24:40::SCWBDomain::.o psu_cortexr5_0/lib/xuartps_hw.o psu_cortexr5_0/lib/xuartps_intr.o psu_cortexr5_0/lib/xuartps_options.o psu_cortexr5_0/lib/xu
TRACE::2023-10-15.07:24:40::SCWBDomain::artps_selftest.o psu_cortexr5_0/lib/xuartps_sinit.o psu_cortexr5_0/lib/xusbpsu.o psu_cortexr5_0/lib/xusbpsu_command.o psu_corte
TRACE::2023-10-15.07:24:40::SCWBDomain::xr5_0/lib/xusbpsu_controltransfers.o psu_cortexr5_0/lib/xusbpsu_device.o psu_cortexr5_0/lib/xusbpsu_endpoint.o psu_cortexr5_0/l
TRACE::2023-10-15.07:24:40::SCWBDomain::ib/xusbpsu_ep0handler.o psu_cortexr5_0/lib/xusbpsu_ephandler.o psu_cortexr5_0/lib/xusbpsu_event.o psu_cortexr5_0/lib/xusbpsu_g.
TRACE::2023-10-15.07:24:40::SCWBDomain::o psu_cortexr5_0/lib/xusbpsu_hibernation.o psu_cortexr5_0/lib/xusbpsu_intr.o psu_cortexr5_0/lib/xusbpsu_sinit.o psu_cortexr5_0/
TRACE::2023-10-15.07:24:40::SCWBDomain::lib/xwdtps.o psu_cortexr5_0/lib/xwdtps_g.o psu_cortexr5_0/lib/xwdtps_selftest.o psu_cortexr5_0/lib/xwdtps_sinit.o psu_cortexr5_
TRACE::2023-10-15.07:24:40::SCWBDomain::0/lib/xzdma.o psu_cortexr5_0/lib/xzdma_g.o psu_cortexr5_0/lib/xzdma_intr.o psu_cortexr5_0/lib/xzdma_selftest.o psu_cortexr5_0/l
TRACE::2023-10-15.07:24:40::SCWBDomain::ib/xzdma_sinit.o

TRACE::2023-10-15.07:24:41::SCWBDomain::'Finished building libraries'

TRACE::2023-10-15.07:24:41::SCWBDomain::make: Leaving directory 'E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-10-15.07:24:41::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-15.07:24:41::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_partition_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/inc
TRACE::2023-10-15.07:24:41::SCWBDomain::lude -I.

TRACE::2023-10-15.07:24:41::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-15.07:24:41::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_initialization.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/inc
TRACE::2023-10-15.07:24:41::SCWBDomain::lude -I.

TRACE::2023-10-15.07:24:41::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-15.07:24:41::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_rsa_sha.c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/include -I.

TRACE::2023-10-15.07:24:41::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-15.07:24:41::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_plpartition_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexr5
TRACE::2023-10-15.07:24:41::SCWBDomain::_0/include -I.

TRACE::2023-10-15.07:24:41::SCWBDomain::armr5-none-eabi-gcc  -c -mcpu=cortex-r5 -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-15.07:24:41::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects   -c xfsbl_authentication.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexr5_0/inc
TRACE::2023-10-15.07:24:41::SCWBDomain::lude -I.

TRACE::2023-10-15.07:24:41::SCWBDomain::armr5-none-eabi-gcc -o fsbl_r5.elf psu_init.o xfsbl_authentication.o xfsbl_board.o xfsbl_bs.o xfsbl_csu_dma.o xfsbl_ddr_init.o 
TRACE::2023-10-15.07:24:41::SCWBDomain::xfsbl_dfu_util.o xfsbl_exit.o xfsbl_handoff.o xfsbl_hooks.o xfsbl_image_header.o xfsbl_initialization.o xfsbl_main.o xfsbl_misc
TRACE::2023-10-15.07:24:41::SCWBDomain::.o xfsbl_misc_drivers.o xfsbl_nand.o xfsbl_partition_load.o xfsbl_plpartition_valid.o xfsbl_qspi.o xfsbl_rsa_sha.o xfsbl_sd.o x
TRACE::2023-10-15.07:24:41::SCWBDomain::fsbl_tpm.o xfsbl_tpm_util.o xfsbl_usb.o -MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16
TRACE::2023-10-15.07:24:41::SCWBDomain:: -DARMR5 -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-l
TRACE::2023-10-15.07:24:41::SCWBDomain::c,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group  
TRACE::2023-10-15.07:24:41::SCWBDomain::                                                                                                     -n  -Wl,--gc-sections -Lzy
TRACE::2023-10-15.07:24:41::SCWBDomain::nqmp_fsbl_bsp/psu_cortexr5_0/lib -Tlscript.ld

LOG::2023-10-15.07:24:43::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-10-15.07:24:43::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-10-15.07:24:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-15.07:24:43::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2023-10-15.07:24:43::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:43::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:43::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:43::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:43::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:43::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:43::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:43::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:43::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:43::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-15.07:24:43::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:43::SCWBDomain::Completed writing the mss file at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-10-15.07:24:43::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-15.07:24:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-15.07:24:43::SCWBDomain::System Command Ran  E:&  cd  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw& make -C  zynqmp_pmufw_bsp & make 
TRACE::2023-10-15.07:24:43::SCWBDomain::make: Entering directory 'E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-10-15.07:24:43::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:43::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:43::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:43::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:43::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-15.07:24:43::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-10-15.07:24:43::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-10-15.07:24:43::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-10-15.07:24:43::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:43::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:43::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-10-15.07:24:43::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-10-15.07:24:43::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:43::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-15.07:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-10-15.07:24:43::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2023-10-15.07:24:43::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-10-15.07:24:44::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-10-15.07:24:44::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-15.07:24:44::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-10-15.07:24:44::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-10-15.07:24:44::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-10-15.07:24:44::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-10-15.07:24:44::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-10-15.07:24:44::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-10-15.07:24:44::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-10-15.07:24:44::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-15.07:24:44::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-10-15.07:24:44::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Compiling XilSecure Library"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:44::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:44::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Compiling Xilskey Library"

TRACE::2023-10-15.07:24:44::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-10-15.07:24:44::SCWBDomain::make -j 22 --no-print-directory par_libs

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:44::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:44::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:44::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:44::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-15.07:24:44::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-10-15.07:24:44::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-10-15.07:24:44::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-10-15.07:24:44::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:44::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:44::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-10-15.07:24:44::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-10-15.07:24:44::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-10-15.07:24:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2023-10-15.07:24:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-10-15.07:24:44::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-10-15.07:24:44::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-15.07:24:44::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-10-15.07:24:44::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-10-15.07:24:44::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-10-15.07:24:44::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-10-15.07:24:44::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-10-15.07:24:44::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-10-15.07:24:44::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-10-15.07:24:44::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:44::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:44::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:44::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:44::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2023-10-15.07:24:44::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2023-10-15.07:24:44::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2023-10-15.07:24:44::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:45::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:45::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:45::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:45::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:45::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:45::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:45::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:45::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2023-10-15.07:24:45::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2023-10-15.07:24:45::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-10-15.07:24:45::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-10-15.07:24:45::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:45::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:45::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-10-15.07:24:45::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-10-15.07:24:45::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:45::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:45::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:45::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:45::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v4_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2023-10-15.07:24:45::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2023-10-15.07:24:45::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-10-15.07:24:45::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-10-15.07:24:45::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-15.07:24:45::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-10-15.07:24:45::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-15.07:24:45::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-10-15.07:24:45::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-10-15.07:24:45::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-10-15.07:24:45::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:45::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:45::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:45::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:45::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-10-15.07:24:45::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-10-15.07:24:45::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-15.07:24:45::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-10-15.07:24:45::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-15.07:24:45::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-10-15.07:24:45::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-10-15.07:24:45::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-10-15.07:24:45::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-10-15.07:24:45::SCWBDomain::make --no-print-directory archive

TRACE::2023-10-15.07:24:45::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/_exit.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/hw_exception_h
TRACE::2023-10-15.07:24:45::SCWBDomain::andler.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu
TRACE::2023-10-15.07:24:45::SCWBDomain::_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_p
TRACE::2023-10-15.07:24:45::SCWBDomain::mu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/microblaze_enable_interrupts.o p
TRACE::2023-10-15.07:24:45::SCWBDomain::su_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/microblaze_flush_cache_ext
TRACE::2023-10-15.07:24:45::SCWBDomain::_range.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/microblaze_init_dc
TRACE::2023-10-15.07:24:45::SCWBDomain::ache_range.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze
TRACE::2023-10-15.07:24:45::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0
TRACE::2023-10-15.07:24:45::SCWBDomain::/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icac
TRACE::2023-10-15.07:24:45::SCWBDomain::he.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/microblaze_selftest.o ps
TRACE::2023-10-15.07:24:45::SCWBDomain::u_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/
TRACE::2023-10-15.07:24:45::SCWBDomain::outbyte.o psu_pmu_0/lib/print.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/xaxipmon_
TRACE::2023-10-15.07:24:45::SCWBDomain::selftest.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/xclockps_fixe
TRACE::2023-10-15.07:24:45::SCWBDomain::dfactor.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xclockps_pll.o ps
TRACE::2023-10-15.07:24:45::SCWBDomain::u_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/xcsud
TRACE::2023-10-15.07:24:45::SCWBDomain::ma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xemacps.o psu_pmu_0/lib/xemacps_bdring.o psu_pmu_0/lib/xemacps_contro
TRACE::2023-10-15.07:24:45::SCWBDomain::l.o psu_pmu_0/lib/xemacps_g.o psu_pmu_0/lib/xemacps_hw.o psu_pmu_0/lib/xemacps_intr.o psu_pmu_0/lib/xemacps_sinit.o psu_pmu_0/l
TRACE::2023-10-15.07:24:45::SCWBDomain::ib/xgpio.o psu_pmu_0/lib/xgpio_extra.o psu_pmu_0/lib/xgpio_g.o psu_pmu_0/lib/xgpio_intr.o psu_pmu_0/lib/xgpio_selftest.o psu_pm
TRACE::2023-10-15.07:24:45::SCWBDomain::u_0/lib/xgpio_sinit.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xgpiops_hw.o psu_pmu_0/lib/xgpiops_intr.o
TRACE::2023-10-15.07:24:45::SCWBDomain:: psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps.o psu_pmu_0/lib/xiicps_g.o psu_pmu_0/lib/x
TRACE::2023-10-15.07:24:45::SCWBDomain::iicps_hw.o psu_pmu_0/lib/xiicps_intr.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/xiicps_options.o psu_pmu_0/lib/xiicps_selfte
TRACE::2023-10-15.07:24:45::SCWBDomain::st.o psu_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0/lib/xil_assert.o psu_pmu_0
TRACE::2023-10-15.07:24:45::SCWBDomain::/lib/xil_cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/xil_misc_psre
TRACE::2023-10-15.07:24:45::SCWBDomain::set_api.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/xil_testio.o p
TRACE::2023-10-15.07:24:45::SCWBDomain::su_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xinterrupt_wrap.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/xipipsu.o
TRACE::2023-10-15.07:24:45::SCWBDomain:: psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/l
TRACE::2023-10-15.07:24:45::SCWBDomain::ib/xqspipsu.o psu_pmu_0/lib/xqspipsu_control.o psu_pmu_0/lib/xqspipsu_g.o psu_pmu_0/lib/xqspipsu_hw.o psu_pmu_0/lib/xqspipsu_op
TRACE::2023-10-15.07:24:45::SCWBDomain::tions.o psu_pmu_0/lib/xqspipsu_sinit.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/xresetps_sinit.o psu_p
TRACE::2023-10-15.07:24:45::SCWBDomain::mu_0/lib/xrtcpsu.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xrtcps
TRACE::2023-10-15.07:24:45::SCWBDomain::u_sinit.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/xsdps_card.o psu_pmu_0/lib/xsdps_g.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xsd
TRACE::2023-10-15.07:24:45::SCWBDomain::ps_options.o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0/lib/xspips.o psu_pmu_0/lib/xspips_g.o psu_pmu_0/lib/xspips_hw.o psu_pmu_0/li
TRACE::2023-10-15.07:24:45::SCWBDomain::b/xspips_options.o psu_pmu_0/lib/xspips_selftest.o psu_pmu_0/lib/xspips_sinit.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/xsysmo
TRACE::2023-10-15.07:24:45::SCWBDomain::npsu_g.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xtt
TRACE::2023-10-15.07:24:45::SCWBDomain::cps.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xttcps_options.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_
TRACE::2023-10-15.07:24:45::SCWBDomain::pmu_0/lib/xuartps.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib/xuartps_opt
TRACE::2023-10-15.07:24:45::SCWBDomain::ions.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/xuartps_sinit.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/xusbpsu_command.o p
TRACE::2023-10-15.07:24:45::SCWBDomain::su_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/xusbpsu_device.o psu_pmu_0/lib/xusbpsu_endpoint.o psu_pmu_0/lib/xusbpsu_e
TRACE::2023-10-15.07:24:45::SCWBDomain::p0handler.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0/lib/xusbpsu_event.o psu_pmu_0/lib/xusbpsu_g.o psu_pmu_0/lib/xusbpsu_hib
TRACE::2023-10-15.07:24:45::SCWBDomain::ernation.o psu_pmu_0/lib/xusbpsu_intr.o psu_pmu_0/lib/xusbpsu_sinit.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0
TRACE::2023-10-15.07:24:45::SCWBDomain::/lib/xwdtps_selftest.o psu_pmu_0/lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xzdma_g.o psu_pmu_0/lib/xzdma_intr.o ps
TRACE::2023-10-15.07:24:45::SCWBDomain::u_pmu_0/lib/xzdma_selftest.o psu_pmu_0/lib/xzdma_sinit.o

TRACE::2023-10-15.07:24:45::SCWBDomain::'Finished building libraries'

TRACE::2023-10-15.07:24:45::SCWBDomain::make: Leaving directory 'E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-10-15.07:24:46::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-15.07:24:46::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2023-10-15.07:24:46::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-10-15.07:24:46::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-15.07:24:46::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2023-10-15.07:24:46::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-10-15.07:24:46::SCWBDomain::mb-gcc -o pmufw.elf idle_hooks.o pm_binding.o pm_callbacks.o pm_clock.o pm_config.o pm_core.o pm_csudma.o pm_ddr.o pm_extern.o 
TRACE::2023-10-15.07:24:46::SCWBDomain::pm_gic_proxy.o pm_gpp.o pm_hooks.o pm_ioctl.o pm_master.o pm_mmio_access.o pm_node.o pm_node_reset.o pm_notifier.o pm_periph.o 
TRACE::2023-10-15.07:24:46::SCWBDomain::pm_pinctrl.o pm_pll.o pm_power.o pm_proc.o pm_qspi.o pm_requirement.o pm_reset.o pm_slave.o pm_sram.o pm_system.o pm_usb.o xpfw
TRACE::2023-10-15.07:24:46::SCWBDomain::_aib.o xpfw_core.o xpfw_error_manager.o xpfw_events.o xpfw_interrupts.o xpfw_ipi_manager.o xpfw_main.o xpfw_mod_common.o xpfw_m
TRACE::2023-10-15.07:24:46::SCWBDomain::od_dap.o xpfw_mod_em.o xpfw_mod_extwdt.o xpfw_mod_legacy.o xpfw_mod_overtemp.o xpfw_mod_pm.o xpfw_mod_rpu.o xpfw_mod_rtc.o xpfw
TRACE::2023-10-15.07:24:46::SCWBDomain::_mod_sched.o xpfw_mod_stl.o xpfw_mod_ultra96.o xpfw_mod_wdt.o xpfw_module.o xpfw_platform.o xpfw_resets.o xpfw_restart.o xpfw_r
TRACE::2023-10-15.07:24:46::SCWBDomain::om_interface.o xpfw_scheduler.o xpfw_start.o xpfw_user_startup.o xpfw_util.o xpfw_xpu.o -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-10-15.07:24:46::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-g
TRACE::2023-10-15.07:24:46::SCWBDomain::roup -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2023-10-15.07:24:46::SCWBDomain::art-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                                                
TRACE::2023-10-15.07:24:46::SCWBDomain::                            -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2023-10-15.07:24:47::SCWSystem::Checking the domain standalone_psu_cortexr5_0
LOG::2023-10-15.07:24:47::SCWSystem::Not a boot domain 
LOG::2023-10-15.07:24:47::SCWSystem::Started Processing the domain standalone_psu_cortexr5_0
TRACE::2023-10-15.07:24:47::SCWDomain::Generating domain artifcats
TRACE::2023-10-15.07:24:47::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-15.07:24:47::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/qemu/
TRACE::2023-10-15.07:24:47::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/qemu/
TRACE::2023-10-15.07:24:47::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu/
TRACE::2023-10-15.07:24:47::SCWMssOS::Copying the qemu file from  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt To E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/export/aes128_zynq_interface_wrapper_1/sw/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu/
TRACE::2023-10-15.07:24:47::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-15.07:24:47::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:47::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:47::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:47::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:47::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:47::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:47::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:47::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:47::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:47::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-15.07:24:47::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:47::SCWMssOS::Completed writing the mss file at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp
TRACE::2023-10-15.07:24:47::SCWMssOS::Mss edits present, copying mssfile into export location E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-15.07:24:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-15.07:24:47::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexr5_0
TRACE::2023-10-15.07:24:47::SCWMssOS::doing bsp build ... 
TRACE::2023-10-15.07:24:47::SCWMssOS::System Command Ran  E: & cd  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp & make 
TRACE::2023-10-15.07:24:47::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-10-15.07:24:47::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-10-15.07:24:47::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2023-10-15.07:24:47::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-15.07:24:47::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-15.07:24:47::SCWMssOS::make -C psu_cortexr5_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:47::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-15.07:24:47::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:47::SCWMssOS::make -C psu_cortexr5_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:47::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-15.07:24:47::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:47::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-10-15.07:24:47::SCWMssOS::make -C psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-
TRACE::2023-10-15.07:24:47::SCWMssOS::none-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -W
TRACE::2023-10-15.07:24:47::SCWMssOS::extra -mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:47::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-non
TRACE::2023-10-15.07:24:48::SCWMssOS::e-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wext
TRACE::2023-10-15.07:24:48::SCWMssOS::ra -mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:48::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-15.07:24:48::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:48::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-15.07:24:48::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:48::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-15.07:24:48::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:48::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-15.07:24:48::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:48::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-15.07:24:48::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-15.07:24:48::SCWMssOS::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mf
TRACE::2023-10-15.07:24:48::SCWMssOS::loat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:48::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-15.07:24:48::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-ea
TRACE::2023-10-15.07:24:48::SCWMssOS::bi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -
TRACE::2023-10-15.07:24:48::SCWMssOS::mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:48::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-15.07:24:48::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:48::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-15.07:24:48::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/scugic_v5_1/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-15.07:24:48::SCWMssOS::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mf
TRACE::2023-10-15.07:24:48::SCWMssOS::loat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:48::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-15.07:24:48::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/spips_v3_8/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-15.07:24:48::SCWMssOS::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-15.07:24:48::SCWMssOS::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-
TRACE::2023-10-15.07:24:48::SCWMssOS::eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra
TRACE::2023-10-15.07:24:48::SCWMssOS:: -mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-e
TRACE::2023-10-15.07:24:48::SCWMssOS::abi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra 
TRACE::2023-10-15.07:24:48::SCWMssOS::-mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-15.07:24:48::SCWMssOS::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mf
TRACE::2023-10-15.07:24:48::SCWMssOS::loat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:48::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-15.07:24:48::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/usbpsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:48::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-15.07:24:48::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-15.07:24:48::SCWMssOS::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-15.07:24:48::SCWMssOS::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make include in psu_cortexr5_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-15.07:24:48::SCWMssOS::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-15.07:24:48::SCWMssOS::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/axipmon_v6_9/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:48::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-15.07:24:48::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/clockps_v1_4/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:48::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-15.07:24:48::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-non
TRACE::2023-10-15.07:24:48::SCWMssOS::e-eabi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wext
TRACE::2023-10-15.07:24:48::SCWMssOS::ra -mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/cpu_cortexr5_v2_0/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-e
TRACE::2023-10-15.07:24:48::SCWMssOS::abi-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra 
TRACE::2023-10-15.07:24:48::SCWMssOS::-mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/csudma_v1_13/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:48::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-15.07:24:48::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:48::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-15.07:24:48::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/emacps_v3_18/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/emacps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:48::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-15.07:24:48::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/gpiops_v3_11/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:48::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-15.07:24:48::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as" 
TRACE::2023-10-15.07:24:48::SCWMssOS::"ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-15.07:24:48::SCWMssOS::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/iicps_v3_17/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as
TRACE::2023-10-15.07:24:48::SCWMssOS::" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:48::SCWMssOS::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:48::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-15.07:24:48::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-
TRACE::2023-10-15.07:24:48::SCWMssOS::as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfl
TRACE::2023-10-15.07:24:48::SCWMssOS::oat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/resetps_v1_5/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:48::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-15.07:24:48::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:48::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-15.07:24:48::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/scugic_v5_1/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as
TRACE::2023-10-15.07:24:48::SCWMssOS::" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:48::SCWMssOS::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/sdps_v4_1/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/sdps_v4_1/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as" 
TRACE::2023-10-15.07:24:48::SCWMssOS::"ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat-
TRACE::2023-10-15.07:24:48::SCWMssOS::abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/spips_v3_8/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as"
TRACE::2023-10-15.07:24:48::SCWMssOS:: "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-15.07:24:48::SCWMssOS::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/standalone_v8_1/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eab
TRACE::2023-10-15.07:24:48::SCWMssOS::i-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -m
TRACE::2023-10-15.07:24:48::SCWMssOS::float-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi
TRACE::2023-10-15.07:24:48::SCWMssOS::-as" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mf
TRACE::2023-10-15.07:24:48::SCWMssOS::loat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/ttcps_v3_17/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as
TRACE::2023-10-15.07:24:48::SCWMssOS::" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloa
TRACE::2023-10-15.07:24:48::SCWMssOS::t-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/uartps_v3_12/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:48::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-15.07:24:48::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/usbpsu_v1_13/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/usbpsu_v1_13/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-a
TRACE::2023-10-15.07:24:48::SCWMssOS::s" "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mflo
TRACE::2023-10-15.07:24:48::SCWMssOS::at-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/wdtps_v3_5/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as"
TRACE::2023-10-15.07:24:48::SCWMssOS:: "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-15.07:24:48::SCWMssOS::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::"Running Make libs in psu_cortexr5_0/libsrc/zdma_v1_16/src"

TRACE::2023-10-15.07:24:48::SCWMssOS::make -C psu_cortexr5_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=armr5-none-eabi-gcc" "ASSEMBLER=armr5-none-eabi-as"
TRACE::2023-10-15.07:24:48::SCWMssOS:: "ARCHIVER=armr5-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=cortex-r5" "EXTRA_COMPILER_FLAGS=-g -DARMR5 -Wall -Wextra -mfloat
TRACE::2023-10-15.07:24:48::SCWMssOS::-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns"

TRACE::2023-10-15.07:24:48::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-10-15.07:24:48::SCWMssOS::make --no-print-directory archive

TRACE::2023-10-15.07:24:48::SCWMssOS::armr5-none-eabi-ar -r  psu_cortexr5_0/lib/libxil.a psu_cortexr5_0/lib/_exit.o psu_cortexr5_0/lib/_open.o psu_cortexr5_0/lib/_sb
TRACE::2023-10-15.07:24:48::SCWMssOS::rk.o psu_cortexr5_0/lib/abort.o psu_cortexr5_0/lib/asm_vectors.o psu_cortexr5_0/lib/boot.o psu_cortexr5_0/lib/close.o psu_corte
TRACE::2023-10-15.07:24:48::SCWMssOS::xr5_0/lib/cpputest_time.o psu_cortexr5_0/lib/cpu_init.o psu_cortexr5_0/lib/errno.o psu_cortexr5_0/lib/fcntl.o psu_cortexr5_0/li
TRACE::2023-10-15.07:24:48::SCWMssOS::b/fstat.o psu_cortexr5_0/lib/getentropy.o psu_cortexr5_0/lib/getpid.o psu_cortexr5_0/lib/inbyte.o psu_cortexr5_0/lib/isatty.o p
TRACE::2023-10-15.07:24:48::SCWMssOS::su_cortexr5_0/lib/kill.o psu_cortexr5_0/lib/lseek.o psu_cortexr5_0/lib/mpu.o psu_cortexr5_0/lib/open.o psu_cortexr5_0/lib/outby
TRACE::2023-10-15.07:24:48::SCWMssOS::te.o psu_cortexr5_0/lib/print.o psu_cortexr5_0/lib/putnum.o psu_cortexr5_0/lib/read.o psu_cortexr5_0/lib/sbrk.o psu_cortexr5_0/
TRACE::2023-10-15.07:24:48::SCWMssOS::lib/sleep.o psu_cortexr5_0/lib/time.o psu_cortexr5_0/lib/unlink.o psu_cortexr5_0/lib/usleep.o psu_cortexr5_0/lib/vectors.o psu_
TRACE::2023-10-15.07:24:48::SCWMssOS::cortexr5_0/lib/write.o psu_cortexr5_0/lib/xaxipmon.o psu_cortexr5_0/lib/xaxipmon_g.o psu_cortexr5_0/lib/xaxipmon_selftest.o psu
TRACE::2023-10-15.07:24:48::SCWMssOS::_cortexr5_0/lib/xaxipmon_sinit.o psu_cortexr5_0/lib/xclockps.o psu_cortexr5_0/lib/xclockps_divider.o psu_cortexr5_0/lib/xclockp
TRACE::2023-10-15.07:24:48::SCWMssOS::s_fixedfactor.o psu_cortexr5_0/lib/xclockps_g.o psu_cortexr5_0/lib/xclockps_gate.o psu_cortexr5_0/lib/xclockps_mux.o psu_cortex
TRACE::2023-10-15.07:24:48::SCWMssOS::r5_0/lib/xclockps_pll.o psu_cortexr5_0/lib/xclockps_sinit.o psu_cortexr5_0/lib/xcoresightpsdcc.o psu_cortexr5_0/lib/xcsudma.o p
TRACE::2023-10-15.07:24:48::SCWMssOS::su_cortexr5_0/lib/xcsudma_g.o psu_cortexr5_0/lib/xcsudma_intr.o psu_cortexr5_0/lib/xcsudma_selftest.o psu_cortexr5_0/lib/xcsudm
TRACE::2023-10-15.07:24:48::SCWMssOS::a_sinit.o psu_cortexr5_0/lib/xemacps.o psu_cortexr5_0/lib/xemacps_bdring.o psu_cortexr5_0/lib/xemacps_control.o psu_cortexr5_0/
TRACE::2023-10-15.07:24:48::SCWMssOS::lib/xemacps_g.o psu_cortexr5_0/lib/xemacps_hw.o psu_cortexr5_0/lib/xemacps_intr.o psu_cortexr5_0/lib/xemacps_sinit.o psu_cortex
TRACE::2023-10-15.07:24:48::SCWMssOS::r5_0/lib/xgpio.o psu_cortexr5_0/lib/xgpio_extra.o psu_cortexr5_0/lib/xgpio_g.o psu_cortexr5_0/lib/xgpio_intr.o psu_cortexr5_0/l
TRACE::2023-10-15.07:24:48::SCWMssOS::ib/xgpio_selftest.o psu_cortexr5_0/lib/xgpio_sinit.o psu_cortexr5_0/lib/xgpiops.o psu_cortexr5_0/lib/xgpiops_g.o psu_cortexr5_0
TRACE::2023-10-15.07:24:48::SCWMssOS::/lib/xgpiops_hw.o psu_cortexr5_0/lib/xgpiops_intr.o psu_cortexr5_0/lib/xgpiops_selftest.o psu_cortexr5_0/lib/xgpiops_sinit.o ps
TRACE::2023-10-15.07:24:48::SCWMssOS::u_cortexr5_0/lib/xiicps.o psu_cortexr5_0/lib/xiicps_g.o psu_cortexr5_0/lib/xiicps_hw.o psu_cortexr5_0/lib/xiicps_intr.o psu_cor
TRACE::2023-10-15.07:24:48::SCWMssOS::texr5_0/lib/xiicps_master.o psu_cortexr5_0/lib/xiicps_options.o psu_cortexr5_0/lib/xiicps_selftest.o psu_cortexr5_0/lib/xiicps_
TRACE::2023-10-15.07:24:48::SCWMssOS::sinit.o psu_cortexr5_0/lib/xiicps_slave.o psu_cortexr5_0/lib/xiicps_xfer.o psu_cortexr5_0/lib/xil-crt0.o psu_cortexr5_0/lib/xil
TRACE::2023-10-15.07:24:48::SCWMssOS::_assert.o psu_cortexr5_0/lib/xil_cache.o psu_cortexr5_0/lib/xil_clocking.o psu_cortexr5_0/lib/xil_exception.o psu_cortexr5_0/li
TRACE::2023-10-15.07:24:48::SCWMssOS::b/xil_mem.o psu_cortexr5_0/lib/xil_mpu.o psu_cortexr5_0/lib/xil_printf.o psu_cortexr5_0/lib/xil_sleepcommon.o psu_cortexr5_0/li
TRACE::2023-10-15.07:24:48::SCWMssOS::b/xil_sleeptimer.o psu_cortexr5_0/lib/xil_spinlock.o psu_cortexr5_0/lib/xil_testcache.o psu_cortexr5_0/lib/xil_testio.o psu_cor
TRACE::2023-10-15.07:24:48::SCWMssOS::texr5_0/lib/xil_testmem.o psu_cortexr5_0/lib/xil_util.o psu_cortexr5_0/lib/xinterrupt_wrap.o psu_cortexr5_0/lib/xipipsu.o psu_c
TRACE::2023-10-15.07:24:48::SCWMssOS::ortexr5_0/lib/xipipsu_buf.o psu_cortexr5_0/lib/xipipsu_g.o psu_cortexr5_0/lib/xipipsu_sinit.o psu_cortexr5_0/lib/xplatform_info
TRACE::2023-10-15.07:24:48::SCWMssOS::.o psu_cortexr5_0/lib/xpm_counter.o psu_cortexr5_0/lib/xqspipsu.o psu_cortexr5_0/lib/xqspipsu_control.o psu_cortexr5_0/lib/xqsp
TRACE::2023-10-15.07:24:48::SCWMssOS::ipsu_g.o psu_cortexr5_0/lib/xqspipsu_hw.o psu_cortexr5_0/lib/xqspipsu_options.o psu_cortexr5_0/lib/xqspipsu_sinit.o psu_cortexr
TRACE::2023-10-15.07:24:48::SCWMssOS::5_0/lib/xresetps.o psu_cortexr5_0/lib/xresetps_g.o psu_cortexr5_0/lib/xresetps_sinit.o psu_cortexr5_0/lib/xrtcpsu.o psu_cortexr
TRACE::2023-10-15.07:24:48::SCWMssOS::5_0/lib/xrtcpsu_g.o psu_cortexr5_0/lib/xrtcpsu_intr.o psu_cortexr5_0/lib/xrtcpsu_selftest.o psu_cortexr5_0/lib/xrtcpsu_sinit.o 
TRACE::2023-10-15.07:24:48::SCWMssOS::psu_cortexr5_0/lib/xscugic.o psu_cortexr5_0/lib/xscugic_g.o psu_cortexr5_0/lib/xscugic_hw.o psu_cortexr5_0/lib/xscugic_intr.o p
TRACE::2023-10-15.07:24:48::SCWMssOS::su_cortexr5_0/lib/xscugic_selftest.o psu_cortexr5_0/lib/xscugic_sinit.o psu_cortexr5_0/lib/xsdps.o psu_cortexr5_0/lib/xsdps_car
TRACE::2023-10-15.07:24:48::SCWMssOS::d.o psu_cortexr5_0/lib/xsdps_g.o psu_cortexr5_0/lib/xsdps_host.o psu_cortexr5_0/lib/xsdps_options.o psu_cortexr5_0/lib/xsdps_si
TRACE::2023-10-15.07:24:48::SCWMssOS::nit.o psu_cortexr5_0/lib/xspips.o psu_cortexr5_0/lib/xspips_g.o psu_cortexr5_0/lib/xspips_hw.o psu_cortexr5_0/lib/xspips_option
TRACE::2023-10-15.07:24:48::SCWMssOS::s.o psu_cortexr5_0/lib/xspips_selftest.o psu_cortexr5_0/lib/xspips_sinit.o psu_cortexr5_0/lib/xsysmonpsu.o psu_cortexr5_0/lib/x
TRACE::2023-10-15.07:24:48::SCWMssOS::sysmonpsu_g.o psu_cortexr5_0/lib/xsysmonpsu_intr.o psu_cortexr5_0/lib/xsysmonpsu_selftest.o psu_cortexr5_0/lib/xsysmonpsu_sinit
TRACE::2023-10-15.07:24:48::SCWMssOS::.o psu_cortexr5_0/lib/xtime_l.o psu_cortexr5_0/lib/xttcps.o psu_cortexr5_0/lib/xttcps_g.o psu_cortexr5_0/lib/xttcps_options.o p
TRACE::2023-10-15.07:24:48::SCWMssOS::su_cortexr5_0/lib/xttcps_selftest.o psu_cortexr5_0/lib/xttcps_sinit.o psu_cortexr5_0/lib/xuartps.o psu_cortexr5_0/lib/xuartps_g
TRACE::2023-10-15.07:24:48::SCWMssOS::.o psu_cortexr5_0/lib/xuartps_hw.o psu_cortexr5_0/lib/xuartps_intr.o psu_cortexr5_0/lib/xuartps_options.o psu_cortexr5_0/lib/xu
TRACE::2023-10-15.07:24:48::SCWMssOS::artps_selftest.o psu_cortexr5_0/lib/xuartps_sinit.o psu_cortexr5_0/lib/xusbpsu.o psu_cortexr5_0/lib/xusbpsu_command.o psu_corte
TRACE::2023-10-15.07:24:48::SCWMssOS::xr5_0/lib/xusbpsu_controltransfers.o psu_cortexr5_0/lib/xusbpsu_device.o psu_cortexr5_0/lib/xusbpsu_endpoint.o psu_cortexr5_0/l
TRACE::2023-10-15.07:24:48::SCWMssOS::ib/xusbpsu_ep0handler.o psu_cortexr5_0/lib/xusbpsu_ephandler.o psu_cortexr5_0/lib/xusbpsu_event.o psu_cortexr5_0/lib/xusbpsu_g.
TRACE::2023-10-15.07:24:48::SCWMssOS::o psu_cortexr5_0/lib/xusbpsu_hibernation.o psu_cortexr5_0/lib/xusbpsu_intr.o psu_cortexr5_0/lib/xusbpsu_sinit.o psu_cortexr5_0/
TRACE::2023-10-15.07:24:48::SCWMssOS::lib/xwdtps.o psu_cortexr5_0/lib/xwdtps_g.o psu_cortexr5_0/lib/xwdtps_selftest.o psu_cortexr5_0/lib/xwdtps_sinit.o psu_cortexr5_
TRACE::2023-10-15.07:24:48::SCWMssOS::0/lib/xzdma.o psu_cortexr5_0/lib/xzdma_g.o psu_cortexr5_0/lib/xzdma_intr.o psu_cortexr5_0/lib/xzdma_selftest.o psu_cortexr5_0/l
TRACE::2023-10-15.07:24:48::SCWMssOS::ib/xzdma_sinit.o

TRACE::2023-10-15.07:24:49::SCWMssOS::'Finished building libraries'

TRACE::2023-10-15.07:24:49::SCWMssOS::Copying to export directory.
TRACE::2023-10-15.07:24:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-15.07:24:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-15.07:24:49::SCWSystem::Completed Processing the domain standalone_psu_cortexr5_0
LOG::2023-10-15.07:24:49::SCWSystem::Completed Processing the sysconfig aes128_zynq_interface_wrapper_1
LOG::2023-10-15.07:24:49::SCWPlatform::Completed generating the artifacts for system configuration aes128_zynq_interface_wrapper_1
TRACE::2023-10-15.07:24:49::SCWPlatform::Started preparing the platform 
TRACE::2023-10-15.07:24:49::SCWSystem::Writing the bif file for system config aes128_zynq_interface_wrapper_1
TRACE::2023-10-15.07:24:49::SCWSystem::dir created 
TRACE::2023-10-15.07:24:49::SCWSystem::Writing the bif 
TRACE::2023-10-15.07:24:49::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-15.07:24:49::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-15.07:24:49::SCWPlatform::Completed generating the platform
TRACE::2023-10-15.07:24:49::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-15.07:24:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-15.07:24:49::SCWMssOS::Commit changes completed.
TRACE::2023-10-15.07:24:49::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-15.07:24:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-15.07:24:49::SCWMssOS::Commit changes completed.
TRACE::2023-10-15.07:24:49::SCWMssOS::Saving the mss changes E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-15.07:24:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-15.07:24:49::SCWMssOS::Commit changes completed.
TRACE::2023-10-15.07:24:49::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:49::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:49::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:49::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:49::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:49::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-15.07:24:49::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-10-15.07:24:49::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:49::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:49::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:49::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:49::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:49::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-15.07:24:49::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-10-15.07:24:49::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:49::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:49::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:49::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:49::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:49::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-15.07:24:49::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:49::SCWWriter::formatted JSON is {
	"platformName":	"aes128_zynq_interface_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"aes128_zynq_interface_wrapper_1",
	"platHandOff":	"E:/SW/Vivado_Projetcs/AES_Core/aes128_zynq_interface_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/aes128_zynq_interface_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexr5_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"aes128_zynq_interface_wrapper_1",
	"systems":	[{
			"systemName":	"aes128_zynq_interface_wrapper_1",
			"systemDesc":	"aes128_zynq_interface_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"aes128_zynq_interface_wrapper_1",
			"sysActiveDom":	"standalone_psu_cortexr5_0",
			"sysDefaultDom":	"standalone_psu_cortexr5_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"586edf9c354a13ebeffdc8f31c4fb5b6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a19c185849ab8eacc6e65e4a68501dad",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexr5_0",
					"domainDispName":	"standalone_psu_cortexr5_0",
					"domainDesc":	"standalone_psu_cortexr5_0",
					"processors":	"psu_cortexr5_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/aes128_zynq_interface_wrapper_1/standalone_psu_cortexr5_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"71448a9b9bdb292af47aebfae27d1cf1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-15.07:24:49::SCWPlatform::updated the xpfm file.
TRACE::2023-10-15.07:24:49::SCWPlatform::Trying to open the hw design at E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform::DSA given E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform::DSA absoulate path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform::DSA directory E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw
TRACE::2023-10-15.07:24:49::SCWPlatform:: Platform Path E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/hw/aes128_zynq_interface_wrapper.xsa
TRACE::2023-10-15.07:24:49::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2023-10-15.07:24:49::SCWPlatform::Trying to set the existing hwdb with name aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:49::SCWPlatform::Opened existing hwdb aes128_zynq_interface_wrapper
TRACE::2023-10-15.07:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-15.07:24:49::SCWMssOS::Checking the sw design at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
TRACE::2023-10-15.07:24:49::SCWMssOS::DEBUG:  swdes dump  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss|system_1||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-10-15.07:24:49::SCWMssOS::Sw design exists and opened at  E:/CODE/Vitis_Workspace/aes128_zynq_interface_wrapper_1/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss
