<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UoN RT Dumb Dashboard Firmware: src/packs/ATSAMC21E18A_DFP/component/wdt.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="uonracingteam_logo.jpeg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UoN RT Dumb Dashboard Firmware
   </div>
   <div id="projectbrief">MPLAB Firmware for Dumb Dashboard</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('component_2wdt_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">wdt.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Component description for WDT</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Subject to your compliance with these terms, you may use Microchip software and any derivatives</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * exclusively with Microchip products. It is your responsibility to comply with third party license</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * terms applicable to your use of third party software (including open source software) that may</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * accompany Microchip software.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* file generated from device description version 2022-03-14T06:33:44Z */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _SAMC21_WDT_COMPONENT_H_</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _SAMC21_WDT_COMPONENT_H_</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*   SOFTWARE API DEFINITION FOR WDT                                          */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* -------- WDT_CTRLA : (WDT Offset: 0x00) (R/W 8) Control -------- */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define WDT_CTRLA_RESETVALUE                  _UINT8_(0x00)                                        </span><span class="comment">/*  (WDT_CTRLA) Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define WDT_CTRLA_ENABLE_Pos                  _UINT8_(1)                                           </span><span class="comment">/* (WDT_CTRLA) Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define WDT_CTRLA_ENABLE_Msk                  (_UINT8_(0x1) &lt;&lt; WDT_CTRLA_ENABLE_Pos)               </span><span class="comment">/* (WDT_CTRLA) Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define WDT_CTRLA_ENABLE(value)               (WDT_CTRLA_ENABLE_Msk &amp; (_UINT8_(value) &lt;&lt; WDT_CTRLA_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the WDT_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define WDT_CTRLA_WEN_Pos                     _UINT8_(2)                                           </span><span class="comment">/* (WDT_CTRLA) Watchdog Timer Window Mode Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define WDT_CTRLA_WEN_Msk                     (_UINT8_(0x1) &lt;&lt; WDT_CTRLA_WEN_Pos)                  </span><span class="comment">/* (WDT_CTRLA) Watchdog Timer Window Mode Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define WDT_CTRLA_WEN(value)                  (WDT_CTRLA_WEN_Msk &amp; (_UINT8_(value) &lt;&lt; WDT_CTRLA_WEN_Pos)) </span><span class="comment">/* Assigment of value for WEN in the WDT_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define WDT_CTRLA_ALWAYSON_Pos                _UINT8_(7)                                           </span><span class="comment">/* (WDT_CTRLA) Always-On Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define WDT_CTRLA_ALWAYSON_Msk                (_UINT8_(0x1) &lt;&lt; WDT_CTRLA_ALWAYSON_Pos)             </span><span class="comment">/* (WDT_CTRLA) Always-On Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define WDT_CTRLA_ALWAYSON(value)             (WDT_CTRLA_ALWAYSON_Msk &amp; (_UINT8_(value) &lt;&lt; WDT_CTRLA_ALWAYSON_Pos)) </span><span class="comment">/* Assigment of value for ALWAYSON in the WDT_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define WDT_CTRLA_Msk                         _UINT8_(0x86)                                        </span><span class="comment">/* (WDT_CTRLA) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* -------- WDT_CONFIG : (WDT Offset: 0x01) (R/W 8) Configuration -------- */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define WDT_CONFIG_RESETVALUE                 _UINT8_(0xBB)                                        </span><span class="comment">/*  (WDT_CONFIG) Configuration  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define WDT_CONFIG_PER_Pos                    _UINT8_(0)                                           </span><span class="comment">/* (WDT_CONFIG) Time-Out Period Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define WDT_CONFIG_PER_Msk                    (_UINT8_(0xF) &lt;&lt; WDT_CONFIG_PER_Pos)                 </span><span class="comment">/* (WDT_CONFIG) Time-Out Period Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define WDT_CONFIG_PER(value)                 (WDT_CONFIG_PER_Msk &amp; (_UINT8_(value) &lt;&lt; WDT_CONFIG_PER_Pos)) </span><span class="comment">/* Assigment of value for PER in the WDT_CONFIG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_PER_CYC8_Val             _UINT8_(0x0)                                         </span><span class="comment">/* (WDT_CONFIG) 8 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_PER_CYC16_Val            _UINT8_(0x1)                                         </span><span class="comment">/* (WDT_CONFIG) 16 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_PER_CYC32_Val            _UINT8_(0x2)                                         </span><span class="comment">/* (WDT_CONFIG) 32 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_PER_CYC64_Val            _UINT8_(0x3)                                         </span><span class="comment">/* (WDT_CONFIG) 64 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_PER_CYC128_Val           _UINT8_(0x4)                                         </span><span class="comment">/* (WDT_CONFIG) 128 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_PER_CYC256_Val           _UINT8_(0x5)                                         </span><span class="comment">/* (WDT_CONFIG) 256 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_PER_CYC512_Val           _UINT8_(0x6)                                         </span><span class="comment">/* (WDT_CONFIG) 512 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_PER_CYC1024_Val          _UINT8_(0x7)                                         </span><span class="comment">/* (WDT_CONFIG) 1024 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_PER_CYC2048_Val          _UINT8_(0x8)                                         </span><span class="comment">/* (WDT_CONFIG) 2048 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_PER_CYC4096_Val          _UINT8_(0x9)                                         </span><span class="comment">/* (WDT_CONFIG) 4096 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_PER_CYC8192_Val          _UINT8_(0xA)                                         </span><span class="comment">/* (WDT_CONFIG) 8192 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_PER_CYC16384_Val         _UINT8_(0xB)                                         </span><span class="comment">/* (WDT_CONFIG) 16384 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define WDT_CONFIG_PER_CYC8                   (WDT_CONFIG_PER_CYC8_Val &lt;&lt; WDT_CONFIG_PER_Pos)      </span><span class="comment">/* (WDT_CONFIG) 8 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define WDT_CONFIG_PER_CYC16                  (WDT_CONFIG_PER_CYC16_Val &lt;&lt; WDT_CONFIG_PER_Pos)     </span><span class="comment">/* (WDT_CONFIG) 16 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define WDT_CONFIG_PER_CYC32                  (WDT_CONFIG_PER_CYC32_Val &lt;&lt; WDT_CONFIG_PER_Pos)     </span><span class="comment">/* (WDT_CONFIG) 32 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define WDT_CONFIG_PER_CYC64                  (WDT_CONFIG_PER_CYC64_Val &lt;&lt; WDT_CONFIG_PER_Pos)     </span><span class="comment">/* (WDT_CONFIG) 64 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define WDT_CONFIG_PER_CYC128                 (WDT_CONFIG_PER_CYC128_Val &lt;&lt; WDT_CONFIG_PER_Pos)    </span><span class="comment">/* (WDT_CONFIG) 128 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define WDT_CONFIG_PER_CYC256                 (WDT_CONFIG_PER_CYC256_Val &lt;&lt; WDT_CONFIG_PER_Pos)    </span><span class="comment">/* (WDT_CONFIG) 256 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define WDT_CONFIG_PER_CYC512                 (WDT_CONFIG_PER_CYC512_Val &lt;&lt; WDT_CONFIG_PER_Pos)    </span><span class="comment">/* (WDT_CONFIG) 512 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define WDT_CONFIG_PER_CYC1024                (WDT_CONFIG_PER_CYC1024_Val &lt;&lt; WDT_CONFIG_PER_Pos)   </span><span class="comment">/* (WDT_CONFIG) 1024 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define WDT_CONFIG_PER_CYC2048                (WDT_CONFIG_PER_CYC2048_Val &lt;&lt; WDT_CONFIG_PER_Pos)   </span><span class="comment">/* (WDT_CONFIG) 2048 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define WDT_CONFIG_PER_CYC4096                (WDT_CONFIG_PER_CYC4096_Val &lt;&lt; WDT_CONFIG_PER_Pos)   </span><span class="comment">/* (WDT_CONFIG) 4096 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define WDT_CONFIG_PER_CYC8192                (WDT_CONFIG_PER_CYC8192_Val &lt;&lt; WDT_CONFIG_PER_Pos)   </span><span class="comment">/* (WDT_CONFIG) 8192 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define WDT_CONFIG_PER_CYC16384               (WDT_CONFIG_PER_CYC16384_Val &lt;&lt; WDT_CONFIG_PER_Pos)  </span><span class="comment">/* (WDT_CONFIG) 16384 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define WDT_CONFIG_WINDOW_Pos                 _UINT8_(4)                                           </span><span class="comment">/* (WDT_CONFIG) Window Mode Time-Out Period Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define WDT_CONFIG_WINDOW_Msk                 (_UINT8_(0xF) &lt;&lt; WDT_CONFIG_WINDOW_Pos)              </span><span class="comment">/* (WDT_CONFIG) Window Mode Time-Out Period Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define WDT_CONFIG_WINDOW(value)              (WDT_CONFIG_WINDOW_Msk &amp; (_UINT8_(value) &lt;&lt; WDT_CONFIG_WINDOW_Pos)) </span><span class="comment">/* Assigment of value for WINDOW in the WDT_CONFIG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_WINDOW_CYC8_Val          _UINT8_(0x0)                                         </span><span class="comment">/* (WDT_CONFIG) 8 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_WINDOW_CYC16_Val         _UINT8_(0x1)                                         </span><span class="comment">/* (WDT_CONFIG) 16 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_WINDOW_CYC32_Val         _UINT8_(0x2)                                         </span><span class="comment">/* (WDT_CONFIG) 32 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_WINDOW_CYC64_Val         _UINT8_(0x3)                                         </span><span class="comment">/* (WDT_CONFIG) 64 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_WINDOW_CYC128_Val        _UINT8_(0x4)                                         </span><span class="comment">/* (WDT_CONFIG) 128 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_WINDOW_CYC256_Val        _UINT8_(0x5)                                         </span><span class="comment">/* (WDT_CONFIG) 256 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_WINDOW_CYC512_Val        _UINT8_(0x6)                                         </span><span class="comment">/* (WDT_CONFIG) 512 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_WINDOW_CYC1024_Val       _UINT8_(0x7)                                         </span><span class="comment">/* (WDT_CONFIG) 1024 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_WINDOW_CYC2048_Val       _UINT8_(0x8)                                         </span><span class="comment">/* (WDT_CONFIG) 2048 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_WINDOW_CYC4096_Val       _UINT8_(0x9)                                         </span><span class="comment">/* (WDT_CONFIG) 4096 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_WINDOW_CYC8192_Val       _UINT8_(0xA)                                         </span><span class="comment">/* (WDT_CONFIG) 8192 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define   WDT_CONFIG_WINDOW_CYC16384_Val      _UINT8_(0xB)                                         </span><span class="comment">/* (WDT_CONFIG) 16384 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define WDT_CONFIG_WINDOW_CYC8                (WDT_CONFIG_WINDOW_CYC8_Val &lt;&lt; WDT_CONFIG_WINDOW_Pos) </span><span class="comment">/* (WDT_CONFIG) 8 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define WDT_CONFIG_WINDOW_CYC16               (WDT_CONFIG_WINDOW_CYC16_Val &lt;&lt; WDT_CONFIG_WINDOW_Pos) </span><span class="comment">/* (WDT_CONFIG) 16 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define WDT_CONFIG_WINDOW_CYC32               (WDT_CONFIG_WINDOW_CYC32_Val &lt;&lt; WDT_CONFIG_WINDOW_Pos) </span><span class="comment">/* (WDT_CONFIG) 32 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define WDT_CONFIG_WINDOW_CYC64               (WDT_CONFIG_WINDOW_CYC64_Val &lt;&lt; WDT_CONFIG_WINDOW_Pos) </span><span class="comment">/* (WDT_CONFIG) 64 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define WDT_CONFIG_WINDOW_CYC128              (WDT_CONFIG_WINDOW_CYC128_Val &lt;&lt; WDT_CONFIG_WINDOW_Pos) </span><span class="comment">/* (WDT_CONFIG) 128 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define WDT_CONFIG_WINDOW_CYC256              (WDT_CONFIG_WINDOW_CYC256_Val &lt;&lt; WDT_CONFIG_WINDOW_Pos) </span><span class="comment">/* (WDT_CONFIG) 256 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define WDT_CONFIG_WINDOW_CYC512              (WDT_CONFIG_WINDOW_CYC512_Val &lt;&lt; WDT_CONFIG_WINDOW_Pos) </span><span class="comment">/* (WDT_CONFIG) 512 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define WDT_CONFIG_WINDOW_CYC1024             (WDT_CONFIG_WINDOW_CYC1024_Val &lt;&lt; WDT_CONFIG_WINDOW_Pos) </span><span class="comment">/* (WDT_CONFIG) 1024 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define WDT_CONFIG_WINDOW_CYC2048             (WDT_CONFIG_WINDOW_CYC2048_Val &lt;&lt; WDT_CONFIG_WINDOW_Pos) </span><span class="comment">/* (WDT_CONFIG) 2048 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define WDT_CONFIG_WINDOW_CYC4096             (WDT_CONFIG_WINDOW_CYC4096_Val &lt;&lt; WDT_CONFIG_WINDOW_Pos) </span><span class="comment">/* (WDT_CONFIG) 4096 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define WDT_CONFIG_WINDOW_CYC8192             (WDT_CONFIG_WINDOW_CYC8192_Val &lt;&lt; WDT_CONFIG_WINDOW_Pos) </span><span class="comment">/* (WDT_CONFIG) 8192 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define WDT_CONFIG_WINDOW_CYC16384            (WDT_CONFIG_WINDOW_CYC16384_Val &lt;&lt; WDT_CONFIG_WINDOW_Pos) </span><span class="comment">/* (WDT_CONFIG) 16384 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define WDT_CONFIG_Msk                        _UINT8_(0xFF)                                        </span><span class="comment">/* (WDT_CONFIG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* -------- WDT_EWCTRL : (WDT Offset: 0x02) (R/W 8) Early Warning Interrupt Control -------- */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_RESETVALUE                 _UINT8_(0x0B)                                        </span><span class="comment">/*  (WDT_EWCTRL) Early Warning Interrupt Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_EWOFFSET_Pos               _UINT8_(0)                                           </span><span class="comment">/* (WDT_EWCTRL) Early Warning Interrupt Time Offset Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_EWOFFSET_Msk               (_UINT8_(0xF) &lt;&lt; WDT_EWCTRL_EWOFFSET_Pos)            </span><span class="comment">/* (WDT_EWCTRL) Early Warning Interrupt Time Offset Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_EWOFFSET(value)            (WDT_EWCTRL_EWOFFSET_Msk &amp; (_UINT8_(value) &lt;&lt; WDT_EWCTRL_EWOFFSET_Pos)) </span><span class="comment">/* Assigment of value for EWOFFSET in the WDT_EWCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define   WDT_EWCTRL_EWOFFSET_CYC8_Val        _UINT8_(0x0)                                         </span><span class="comment">/* (WDT_EWCTRL) 8 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define   WDT_EWCTRL_EWOFFSET_CYC16_Val       _UINT8_(0x1)                                         </span><span class="comment">/* (WDT_EWCTRL) 16 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define   WDT_EWCTRL_EWOFFSET_CYC32_Val       _UINT8_(0x2)                                         </span><span class="comment">/* (WDT_EWCTRL) 32 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define   WDT_EWCTRL_EWOFFSET_CYC64_Val       _UINT8_(0x3)                                         </span><span class="comment">/* (WDT_EWCTRL) 64 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define   WDT_EWCTRL_EWOFFSET_CYC128_Val      _UINT8_(0x4)                                         </span><span class="comment">/* (WDT_EWCTRL) 128 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define   WDT_EWCTRL_EWOFFSET_CYC256_Val      _UINT8_(0x5)                                         </span><span class="comment">/* (WDT_EWCTRL) 256 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define   WDT_EWCTRL_EWOFFSET_CYC512_Val      _UINT8_(0x6)                                         </span><span class="comment">/* (WDT_EWCTRL) 512 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define   WDT_EWCTRL_EWOFFSET_CYC1024_Val     _UINT8_(0x7)                                         </span><span class="comment">/* (WDT_EWCTRL) 1024 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define   WDT_EWCTRL_EWOFFSET_CYC2048_Val     _UINT8_(0x8)                                         </span><span class="comment">/* (WDT_EWCTRL) 2048 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define   WDT_EWCTRL_EWOFFSET_CYC4096_Val     _UINT8_(0x9)                                         </span><span class="comment">/* (WDT_EWCTRL) 4096 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define   WDT_EWCTRL_EWOFFSET_CYC8192_Val     _UINT8_(0xA)                                         </span><span class="comment">/* (WDT_EWCTRL) 8192 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define   WDT_EWCTRL_EWOFFSET_CYC16384_Val    _UINT8_(0xB)                                         </span><span class="comment">/* (WDT_EWCTRL) 16384 clock cycles  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_EWOFFSET_CYC8              (WDT_EWCTRL_EWOFFSET_CYC8_Val &lt;&lt; WDT_EWCTRL_EWOFFSET_Pos) </span><span class="comment">/* (WDT_EWCTRL) 8 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_EWOFFSET_CYC16             (WDT_EWCTRL_EWOFFSET_CYC16_Val &lt;&lt; WDT_EWCTRL_EWOFFSET_Pos) </span><span class="comment">/* (WDT_EWCTRL) 16 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_EWOFFSET_CYC32             (WDT_EWCTRL_EWOFFSET_CYC32_Val &lt;&lt; WDT_EWCTRL_EWOFFSET_Pos) </span><span class="comment">/* (WDT_EWCTRL) 32 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_EWOFFSET_CYC64             (WDT_EWCTRL_EWOFFSET_CYC64_Val &lt;&lt; WDT_EWCTRL_EWOFFSET_Pos) </span><span class="comment">/* (WDT_EWCTRL) 64 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_EWOFFSET_CYC128            (WDT_EWCTRL_EWOFFSET_CYC128_Val &lt;&lt; WDT_EWCTRL_EWOFFSET_Pos) </span><span class="comment">/* (WDT_EWCTRL) 128 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_EWOFFSET_CYC256            (WDT_EWCTRL_EWOFFSET_CYC256_Val &lt;&lt; WDT_EWCTRL_EWOFFSET_Pos) </span><span class="comment">/* (WDT_EWCTRL) 256 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_EWOFFSET_CYC512            (WDT_EWCTRL_EWOFFSET_CYC512_Val &lt;&lt; WDT_EWCTRL_EWOFFSET_Pos) </span><span class="comment">/* (WDT_EWCTRL) 512 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_EWOFFSET_CYC1024           (WDT_EWCTRL_EWOFFSET_CYC1024_Val &lt;&lt; WDT_EWCTRL_EWOFFSET_Pos) </span><span class="comment">/* (WDT_EWCTRL) 1024 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_EWOFFSET_CYC2048           (WDT_EWCTRL_EWOFFSET_CYC2048_Val &lt;&lt; WDT_EWCTRL_EWOFFSET_Pos) </span><span class="comment">/* (WDT_EWCTRL) 2048 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_EWOFFSET_CYC4096           (WDT_EWCTRL_EWOFFSET_CYC4096_Val &lt;&lt; WDT_EWCTRL_EWOFFSET_Pos) </span><span class="comment">/* (WDT_EWCTRL) 4096 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_EWOFFSET_CYC8192           (WDT_EWCTRL_EWOFFSET_CYC8192_Val &lt;&lt; WDT_EWCTRL_EWOFFSET_Pos) </span><span class="comment">/* (WDT_EWCTRL) 8192 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_EWOFFSET_CYC16384          (WDT_EWCTRL_EWOFFSET_CYC16384_Val &lt;&lt; WDT_EWCTRL_EWOFFSET_Pos) </span><span class="comment">/* (WDT_EWCTRL) 16384 clock cycles Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_Msk                        _UINT8_(0x0F)                                        </span><span class="comment">/* (WDT_EWCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* -------- WDT_INTENCLR : (WDT Offset: 0x04) (R/W 8) Interrupt Enable Clear -------- */</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define WDT_INTENCLR_RESETVALUE               _UINT8_(0x00)                                        </span><span class="comment">/*  (WDT_INTENCLR) Interrupt Enable Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define WDT_INTENCLR_EW_Pos                   _UINT8_(0)                                           </span><span class="comment">/* (WDT_INTENCLR) Early Warning Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define WDT_INTENCLR_EW_Msk                   (_UINT8_(0x1) &lt;&lt; WDT_INTENCLR_EW_Pos)                </span><span class="comment">/* (WDT_INTENCLR) Early Warning Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define WDT_INTENCLR_EW(value)                (WDT_INTENCLR_EW_Msk &amp; (_UINT8_(value) &lt;&lt; WDT_INTENCLR_EW_Pos)) </span><span class="comment">/* Assigment of value for EW in the WDT_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define WDT_INTENCLR_Msk                      _UINT8_(0x01)                                        </span><span class="comment">/* (WDT_INTENCLR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* -------- WDT_INTENSET : (WDT Offset: 0x05) (R/W 8) Interrupt Enable Set -------- */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define WDT_INTENSET_RESETVALUE               _UINT8_(0x00)                                        </span><span class="comment">/*  (WDT_INTENSET) Interrupt Enable Set  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define WDT_INTENSET_EW_Pos                   _UINT8_(0)                                           </span><span class="comment">/* (WDT_INTENSET) Early Warning Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define WDT_INTENSET_EW_Msk                   (_UINT8_(0x1) &lt;&lt; WDT_INTENSET_EW_Pos)                </span><span class="comment">/* (WDT_INTENSET) Early Warning Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define WDT_INTENSET_EW(value)                (WDT_INTENSET_EW_Msk &amp; (_UINT8_(value) &lt;&lt; WDT_INTENSET_EW_Pos)) </span><span class="comment">/* Assigment of value for EW in the WDT_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define WDT_INTENSET_Msk                      _UINT8_(0x01)                                        </span><span class="comment">/* (WDT_INTENSET) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* -------- WDT_INTFLAG : (WDT Offset: 0x06) (R/W 8) Interrupt Flag Status and Clear -------- */</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define WDT_INTFLAG_RESETVALUE                _UINT8_(0x00)                                        </span><span class="comment">/*  (WDT_INTFLAG) Interrupt Flag Status and Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define WDT_INTFLAG_EW_Pos                    _UINT8_(0)                                           </span><span class="comment">/* (WDT_INTFLAG) Early Warning Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define WDT_INTFLAG_EW_Msk                    (_UINT8_(0x1) &lt;&lt; WDT_INTFLAG_EW_Pos)                 </span><span class="comment">/* (WDT_INTFLAG) Early Warning Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define WDT_INTFLAG_EW(value)                 (WDT_INTFLAG_EW_Msk &amp; (_UINT8_(value) &lt;&lt; WDT_INTFLAG_EW_Pos)) </span><span class="comment">/* Assigment of value for EW in the WDT_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define WDT_INTFLAG_Msk                       _UINT8_(0x01)                                        </span><span class="comment">/* (WDT_INTFLAG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/* -------- WDT_SYNCBUSY : (WDT Offset: 0x08) ( R/ 32) Synchronization Busy -------- */</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define WDT_SYNCBUSY_RESETVALUE               _UINT32_(0x00)                                       </span><span class="comment">/*  (WDT_SYNCBUSY) Synchronization Busy  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define WDT_SYNCBUSY_ENABLE_Pos               _UINT32_(1)                                          </span><span class="comment">/* (WDT_SYNCBUSY) Enable Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define WDT_SYNCBUSY_ENABLE_Msk               (_UINT32_(0x1) &lt;&lt; WDT_SYNCBUSY_ENABLE_Pos)           </span><span class="comment">/* (WDT_SYNCBUSY) Enable Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define WDT_SYNCBUSY_ENABLE(value)            (WDT_SYNCBUSY_ENABLE_Msk &amp; (_UINT32_(value) &lt;&lt; WDT_SYNCBUSY_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the WDT_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define WDT_SYNCBUSY_WEN_Pos                  _UINT32_(2)                                          </span><span class="comment">/* (WDT_SYNCBUSY) Window Enable Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define WDT_SYNCBUSY_WEN_Msk                  (_UINT32_(0x1) &lt;&lt; WDT_SYNCBUSY_WEN_Pos)              </span><span class="comment">/* (WDT_SYNCBUSY) Window Enable Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define WDT_SYNCBUSY_WEN(value)               (WDT_SYNCBUSY_WEN_Msk &amp; (_UINT32_(value) &lt;&lt; WDT_SYNCBUSY_WEN_Pos)) </span><span class="comment">/* Assigment of value for WEN in the WDT_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define WDT_SYNCBUSY_ALWAYSON_Pos             _UINT32_(3)                                          </span><span class="comment">/* (WDT_SYNCBUSY) Always-On Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define WDT_SYNCBUSY_ALWAYSON_Msk             (_UINT32_(0x1) &lt;&lt; WDT_SYNCBUSY_ALWAYSON_Pos)         </span><span class="comment">/* (WDT_SYNCBUSY) Always-On Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define WDT_SYNCBUSY_ALWAYSON(value)          (WDT_SYNCBUSY_ALWAYSON_Msk &amp; (_UINT32_(value) &lt;&lt; WDT_SYNCBUSY_ALWAYSON_Pos)) </span><span class="comment">/* Assigment of value for ALWAYSON in the WDT_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define WDT_SYNCBUSY_CLEAR_Pos                _UINT32_(4)                                          </span><span class="comment">/* (WDT_SYNCBUSY) Clear Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define WDT_SYNCBUSY_CLEAR_Msk                (_UINT32_(0x1) &lt;&lt; WDT_SYNCBUSY_CLEAR_Pos)            </span><span class="comment">/* (WDT_SYNCBUSY) Clear Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define WDT_SYNCBUSY_CLEAR(value)             (WDT_SYNCBUSY_CLEAR_Msk &amp; (_UINT32_(value) &lt;&lt; WDT_SYNCBUSY_CLEAR_Pos)) </span><span class="comment">/* Assigment of value for CLEAR in the WDT_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define WDT_SYNCBUSY_Msk                      _UINT32_(0x0000001E)                                 </span><span class="comment">/* (WDT_SYNCBUSY) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/* -------- WDT_CLEAR : (WDT Offset: 0x0C) ( /W 8) Clear -------- */</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define WDT_CLEAR_RESETVALUE                  _UINT8_(0x00)                                        </span><span class="comment">/*  (WDT_CLEAR) Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define WDT_CLEAR_CLEAR_Pos                   _UINT8_(0)                                           </span><span class="comment">/* (WDT_CLEAR) Watchdog Clear Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define WDT_CLEAR_CLEAR_Msk                   (_UINT8_(0xFF) &lt;&lt; WDT_CLEAR_CLEAR_Pos)               </span><span class="comment">/* (WDT_CLEAR) Watchdog Clear Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define WDT_CLEAR_CLEAR(value)                (WDT_CLEAR_CLEAR_Msk &amp; (_UINT8_(value) &lt;&lt; WDT_CLEAR_CLEAR_Pos)) </span><span class="comment">/* Assigment of value for CLEAR in the WDT_CLEAR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define   WDT_CLEAR_CLEAR_KEY_Val             _UINT8_(0xA5)                                        </span><span class="comment">/* (WDT_CLEAR) Clear Key  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define WDT_CLEAR_CLEAR_KEY                   (WDT_CLEAR_CLEAR_KEY_Val &lt;&lt; WDT_CLEAR_CLEAR_Pos)     </span><span class="comment">/* (WDT_CLEAR) Clear Key Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define WDT_CLEAR_Msk                         _UINT8_(0xFF)                                        </span><span class="comment">/* (WDT_CLEAR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define WDT_CTRLA_REG_OFST             _UINT32_(0x00)      </span><span class="comment">/* (WDT_CTRLA) Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define WDT_CONFIG_REG_OFST            _UINT32_(0x01)      </span><span class="comment">/* (WDT_CONFIG) Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define WDT_EWCTRL_REG_OFST            _UINT32_(0x02)      </span><span class="comment">/* (WDT_EWCTRL) Early Warning Interrupt Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define WDT_INTENCLR_REG_OFST          _UINT32_(0x04)      </span><span class="comment">/* (WDT_INTENCLR) Interrupt Enable Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define WDT_INTENSET_REG_OFST          _UINT32_(0x05)      </span><span class="comment">/* (WDT_INTENSET) Interrupt Enable Set Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define WDT_INTFLAG_REG_OFST           _UINT32_(0x06)      </span><span class="comment">/* (WDT_INTFLAG) Interrupt Flag Status and Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define WDT_SYNCBUSY_REG_OFST          _UINT32_(0x08)      </span><span class="comment">/* (WDT_SYNCBUSY) Synchronization Busy Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define WDT_CLEAR_REG_OFST             _UINT32_(0x0C)      </span><span class="comment">/* (WDT_CLEAR) Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="structwdt__registers__t.html">  207</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;{  <span class="comment">/* Watchdog Timer */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structwdt__registers__t.html#ab3751da5fa1aa90715645061b8d64994">  209</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structwdt__registers__t.html#ab3751da5fa1aa90715645061b8d64994">WDT_CTRLA</a>;          </div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structwdt__registers__t.html#a2b656ea850965af9bb615a0300a98c22">  210</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structwdt__registers__t.html#a2b656ea850965af9bb615a0300a98c22">WDT_CONFIG</a>;         </div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="structwdt__registers__t.html#a36c7faba00f0c2078b09f104a5e3673b">  211</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structwdt__registers__t.html#a36c7faba00f0c2078b09f104a5e3673b">WDT_EWCTRL</a>;         </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved1[0x01];</div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="structwdt__registers__t.html#a1789f6388bb1aaf1d505e35ef36f6f12">  213</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structwdt__registers__t.html#a1789f6388bb1aaf1d505e35ef36f6f12">WDT_INTENCLR</a>;       </div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="structwdt__registers__t.html#aae82d56c919a073068f58df20e53f848">  214</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structwdt__registers__t.html#aae82d56c919a073068f58df20e53f848">WDT_INTENSET</a>;       </div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="structwdt__registers__t.html#a20623c3323dafcab3911a0655359f38d">  215</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structwdt__registers__t.html#a20623c3323dafcab3911a0655359f38d">WDT_INTFLAG</a>;        </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved2[0x01];</div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="structwdt__registers__t.html#acb245c353c0e4bc41efc7b70b27bf4c4">  217</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structwdt__registers__t.html#acb245c353c0e4bc41efc7b70b27bf4c4">WDT_SYNCBUSY</a>;       </div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="structwdt__registers__t.html#a44c50704bb1716d41cb0486432172109">  218</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>   uint8_t                        <a class="code" href="structwdt__registers__t.html#a44c50704bb1716d41cb0486432172109">WDT_CLEAR</a>;          </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;} <a class="code" href="structwdt__registers__t.html">wdt_registers_t</a>;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMC21_WDT_COMPONENT_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm0plus_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:174</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:175</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:172</div></div>
<div class="ttc" id="astructwdt__registers__t_html"><div class="ttname"><a href="structwdt__registers__t.html">wdt_registers_t</a></div><div class="ttdoc">WDT register API structure.</div><div class="ttdef"><b>Definition:</b> wdt.h:208</div></div>
<div class="ttc" id="astructwdt__registers__t_html_a1789f6388bb1aaf1d505e35ef36f6f12"><div class="ttname"><a href="structwdt__registers__t.html#a1789f6388bb1aaf1d505e35ef36f6f12">wdt_registers_t::WDT_INTENCLR</a></div><div class="ttdeci">__IO uint8_t WDT_INTENCLR</div><div class="ttdef"><b>Definition:</b> wdt.h:213</div></div>
<div class="ttc" id="astructwdt__registers__t_html_a20623c3323dafcab3911a0655359f38d"><div class="ttname"><a href="structwdt__registers__t.html#a20623c3323dafcab3911a0655359f38d">wdt_registers_t::WDT_INTFLAG</a></div><div class="ttdeci">__IO uint8_t WDT_INTFLAG</div><div class="ttdef"><b>Definition:</b> wdt.h:215</div></div>
<div class="ttc" id="astructwdt__registers__t_html_a2b656ea850965af9bb615a0300a98c22"><div class="ttname"><a href="structwdt__registers__t.html#a2b656ea850965af9bb615a0300a98c22">wdt_registers_t::WDT_CONFIG</a></div><div class="ttdeci">__IO uint8_t WDT_CONFIG</div><div class="ttdef"><b>Definition:</b> wdt.h:210</div></div>
<div class="ttc" id="astructwdt__registers__t_html_a36c7faba00f0c2078b09f104a5e3673b"><div class="ttname"><a href="structwdt__registers__t.html#a36c7faba00f0c2078b09f104a5e3673b">wdt_registers_t::WDT_EWCTRL</a></div><div class="ttdeci">__IO uint8_t WDT_EWCTRL</div><div class="ttdef"><b>Definition:</b> wdt.h:211</div></div>
<div class="ttc" id="astructwdt__registers__t_html_a44c50704bb1716d41cb0486432172109"><div class="ttname"><a href="structwdt__registers__t.html#a44c50704bb1716d41cb0486432172109">wdt_registers_t::WDT_CLEAR</a></div><div class="ttdeci">__O uint8_t WDT_CLEAR</div><div class="ttdef"><b>Definition:</b> wdt.h:218</div></div>
<div class="ttc" id="astructwdt__registers__t_html_aae82d56c919a073068f58df20e53f848"><div class="ttname"><a href="structwdt__registers__t.html#aae82d56c919a073068f58df20e53f848">wdt_registers_t::WDT_INTENSET</a></div><div class="ttdeci">__IO uint8_t WDT_INTENSET</div><div class="ttdef"><b>Definition:</b> wdt.h:214</div></div>
<div class="ttc" id="astructwdt__registers__t_html_ab3751da5fa1aa90715645061b8d64994"><div class="ttname"><a href="structwdt__registers__t.html#ab3751da5fa1aa90715645061b8d64994">wdt_registers_t::WDT_CTRLA</a></div><div class="ttdeci">__IO uint8_t WDT_CTRLA</div><div class="ttdef"><b>Definition:</b> wdt.h:209</div></div>
<div class="ttc" id="astructwdt__registers__t_html_acb245c353c0e4bc41efc7b70b27bf4c4"><div class="ttname"><a href="structwdt__registers__t.html#acb245c353c0e4bc41efc7b70b27bf4c4">wdt_registers_t::WDT_SYNCBUSY</a></div><div class="ttdeci">__I uint32_t WDT_SYNCBUSY</div><div class="ttdef"><b>Definition:</b> wdt.h:217</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_4228c269820d3636e69201738cdec5d5.html">ATSAMC21E18A_DFP</a></li><li class="navelem"><a class="el" href="dir_3d449e6cf3d4a036fbc60e8a3f61eb0f.html">component</a></li><li class="navelem"><b>wdt.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
