                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path "/home/IC/Diffe/std_cells"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Diffe/std_cells
lappend search_path "/home/IC/Diffe/rtl"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Diffe/std_cells /home/IC/Diffe/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list  $TTLIB $SSLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list *   $TTLIB $SSLIB $FFLIB ]  
* scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
read_file -format $file_format Diffe_TOP.v
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Diffe/rtl/Diffe_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Diffe/rtl/Diffe_TOP.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Diffe/rtl/Diffe_TOP.db:Diffe_TOP'
Loaded 1 design.
Current design is 'Diffe_TOP'.
Diffe_TOP
read_file -format $file_format CHECK_2.v
Loading verilog file '/home/IC/Diffe/rtl/CHECK_2.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/CHECK_2.v

Inferred memory devices in process
	in routine CHECK_2 line 13 in file
		'/home/IC/Diffe/rtl/CHECK_2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     true_2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/CHECK_2.db:CHECK_2'
Loaded 1 design.
Current design is 'CHECK_2'.
CHECK_2
read_file -format $file_format CLC_R1.v
Loading verilog file '/home/IC/Diffe/rtl/CLC_R1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/CLC_R1.v

Inferred memory devices in process
	in routine CLC_R1 line 22 in file
		'/home/IC/Diffe/rtl/CLC_R1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r1_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/CLC_R1.db:CLC_R1'
Loaded 1 design.
Current design is 'CLC_R1'.
CLC_R1
read_file -format $file_format CLC_R2.v
Loading verilog file '/home/IC/Diffe/rtl/CLC_R2.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/CLC_R2.v

Inferred memory devices in process
	in routine CLC_R2 line 14 in file
		'/home/IC/Diffe/rtl/CLC_R2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r2_reg        | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|       r2_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/CLC_R2.db:CLC_R2'
Loaded 1 design.
Current design is 'CLC_R2'.
CLC_R2
read_file -format $file_format CONTROLLER.v
Loading verilog file '/home/IC/Diffe/rtl/CONTROLLER.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/CONTROLLER.v
Warning:  /home/IC/Diffe/rtl/CONTROLLER.v:66: The value 010000010100001101000011010001010101000001010100 is too large for the numeric data type being used (VER-1)

Statistics for case statements in always block at line 27 in file
	'/home/IC/Diffe/rtl/CONTROLLER.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 61 in file
	'/home/IC/Diffe/rtl/CONTROLLER.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            63            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CONTROLKER line 18 in file
		'/home/IC/Diffe/rtl/CONTROLLER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  curent_state_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/CONTROLKER.db:CONTROLKER'
Loaded 1 design.
Current design is 'CONTROLKER'.
CONTROLKER
read_file -format $file_format ENCRYPTION_R1.v
Loading verilog file '/home/IC/Diffe/rtl/ENCRYPTION_R1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/ENCRYPTION_R1.v

Inferred memory devices in process
	in routine ENCRYPTION_R1 line 18 in file
		'/home/IC/Diffe/rtl/ENCRYPTION_R1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       c2_reg        | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|      true_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/ENCRYPTION_R1.db:ENCRYPTION_R1'
Loaded 1 design.
Current design is 'ENCRYPTION_R1'.
ENCRYPTION_R1
read_file -format $file_format ENCRYPTION_R2.v
Loading verilog file '/home/IC/Diffe/rtl/ENCRYPTION_R2.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/ENCRYPTION_R2.v

Inferred memory devices in process
	in routine ENCRYPTION_R2 line 17 in file
		'/home/IC/Diffe/rtl/ENCRYPTION_R2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       c1_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       k_o_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/ENCRYPTION_R2.db:ENCRYPTION_R2'
Loaded 1 design.
Current design is 'ENCRYPTION_R2'.
ENCRYPTION_R2
read_file -format $file_format Exponentiation.v
Loading verilog file '/home/IC/Diffe/rtl/Exponentiation.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/Exponentiation.v

Inferred memory devices in process
	in routine exponentiation line 13 in file
		'/home/IC/Diffe/rtl/Exponentiation.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      temp_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     result_reg      | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|     result_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/exponentiation.db:exponentiation'
Loaded 1 design.
Current design is 'exponentiation'.
exponentiation
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'exponentiation'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (8 designs)               /home/IC/Diffe/rtl/exponentiation.db, etc
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Sep 28 23:29:06 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'exponentiation', cell 'C855' does not drive any nets. (LINT-1)
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_tt_1p2v_25c set on design exponentiation has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'exponentiation'
Information: The register 'temp_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[61]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[60]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[59]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[58]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[57]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[56]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[55]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[54]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[53]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[52]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'temp_reg[32]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'exponentiation' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'exponentiation_DW01_inc_0'
  Processing 'exponentiation_DW02_mult_0'
  Processing 'exponentiation_DW01_add_0'
  Processing 'exponentiation_DW01_cmp2_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'exponentiation'
  Mapping 'exponentiation'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:40  131175.0      0.00       0.0       5.2                          
    0:00:40  131175.0      0.00       0.0       5.2                          
    0:00:40  131175.0      0.00       0.0       5.2                          
    0:00:40  131175.0      0.00       0.0       5.2                          
    0:00:40  131175.0      0.00       0.0       5.2                          
    0:00:42   56917.0      0.00       0.0       4.1                          
    0:00:42   56917.0      0.00       0.0       4.1                          
    0:00:42   56917.0      0.00       0.0       4.1                          
    0:00:42   56917.0      0.00       0.0       4.1                          
    0:00:42   56917.0      0.00       0.0       4.1                          
    0:00:42   56917.0      0.00       0.0       4.1                          
    0:00:42   56917.0      0.00       0.0       4.1                          
    0:00:42   56917.0      0.00       0.0       4.1                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:42   56917.0      0.00       0.0       4.1                          
    0:00:42   56917.0      0.00       0.0       4.1                          
    0:00:42   56917.0      0.00       0.0       4.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:42   56917.0      0.00       0.0       4.1                          
    0:00:42   56929.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:42   56929.9      0.00       0.0       0.0                          
    0:00:42   56929.9      0.00       0.0       0.0                          
    0:00:42   56851.1      0.00       0.0       0.0                          
    0:00:42   56851.1      0.00       0.0       0.0                          
    0:00:42   56851.1      0.00       0.0       0.0                          
    0:00:42   56851.1      0.00       0.0       0.0                          
    0:00:42   56851.1      0.00       0.0       0.0                          
    0:00:42   56851.1      0.00       0.0       0.0                          
    0:00:42   56851.1      0.00       0.0       0.0                          
    0:00:42   56851.1      0.00       0.0       0.0                          
    0:00:42   56851.1      0.00       0.0       0.0                          
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
# Write out Design after initial compile
#############################################################################
write_file -format verilog -hierarchy -output Diffe.v
Writing verilog file '/home/IC/Diffe/syn/Diffe.v'.
Warning: Verilog writer has added 64 nets to module exponentiation using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
report_timing -from [all_inputs]  -to [all_outputs] > report-input2output.txt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 