Listing 5.15?HDL Code for a 2x1 Multiplexer with Active High Enable and Complement Output—VHDL and Verilog
      
      VHDL 2x1 Multiplexer with Active High Enable and Complement Output
       library IEEE;
       use IEEE.STD_LOGIC_1164.ALL;
       
       
       entity mux2x1 is
       Port (a, b, Sel, E : in std_logic; ybar : out std_logic);
       end mux2x1;
       
       architecture mux2x1switch of mux2x1 is
       component nmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       component pmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       for all : pmos use entity work.mos (pmos_behavioral); 
       for all : nmos use entity work.mos (nmos_behavioral); 
       constant vdd : std_logic := '1';
       constant gnd : std_logic := '0';
       signal Selbar, s0, s1, s2, s3 : std_logic;
       
       begin
       --Invert signal Sel. If the complement of Sel is
       --available then, there is no need for
       --the following pair of transistors.
       
       v1 : pmos port map (Selbar, vdd, Sel);
       --All instantiation statements should be
       --labeled
       v2 : nmos port map (Selbar, gnd, Sel);
       
       
       --Write the pull-down combination
       n1 : nmos port map (s0, gnd, E);
       n2 : nmos port map (s1, s0, Sel);
       n3 : nmos port map (ybar, s1, a);
       n4 : nmos port map (s2, s0, Selbar);
       n5 : nmos port map (ybar, s2, b);
       
       
       --Write the pull-up combination
       p1 : pmos port map (ybar, vdd, E);
       p2 : pmos port map (ybar, s3, Sel);
       p3 : pmos port map (ybar, s3, a);
       p4 : pmos port map (s3, vdd, Selbar);
       p5 : pmos port map (s3, vdd, b);
       
       end mux2x1switch;
      
      Verilog 2x1 Multiplexer with Active High Enable and Complement Output
       module mux2x1 (a, b, Sel, E, ybar);
       
       input a, b, Sel, E;
       output ybar;
       
       supply1 vdd;
       supply0 gnd;
       
       
       /* Invert signal Sel. If the complement of Sel
          is available then, there is no need for
          the following pair of transistors */
       
       pmos (Selbar, vdd, Sel);
       nmos (Selbar, gnd, Sel);
       
       //Write the pull-down combination
       nmos n1 (s0, gnd, E);
       nmos n2 (s1, s0, Sel);
       nmos n3 (ybar, s1, a);
       nmos n4 (s2, s0, Selbar);
       nmos n5 (ybar, s2, b);
       
       //Write the pull-up combination
       pmos p1 (ybar, vdd, E);
       pmos p2 (ybar, s3, Sel);
       pmos p3 (ybar, s3, a);
       pmos p4 (s3, vdd, Selbar);
       pmos p5 (s3, vdd, b);
       
       endmodule

