ARM S0142
"DMBdWW Rfe DpAddrdW PodWW Wse"
Cycle=Rfe DpAddrdW PodWW Wse DMBdWW
Relax=[Wse,DMBdWW,Rfe]
Safe=PodWW DpAddrdW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Ws
Orig=DMBdWW Rfe DpAddrdW PodWW Wse
{
%x0=x; %y0=y;
%y1=y; %z1=z; %x1=x;
}
 P0           | P1              ;
 MOV R0,#2    | LDR R0,[%y1]    ;
 STR R0,[%x0] | EOR R1,R0,R0    ;
 DMB          | MOV R2,#1       ;
 MOV R1,#1    | STR R2,[R1,%z1] ;
 STR R1,[%y0] | MOV R3,#1       ;
              | STR R3,[%x1]    ;
exists
(x=2 /\ 1:R0=1)
