# RISC_CPU
Five-stage 32-bit pipelined RISC CPU implementation
The five stages are: Instruction Fetch (IF), Register File (RF), ALU (A), Data Memory (DM) and Write Back (WB).
Fixed-point ALU instructions: 15 register to register type, 5 immediate type, data movement and program control.
1. NOP
2. ADD
3. SUB
4. STORE
5. LOAD
6. MOVE
7. SGE
8. SLE
9. SGT
10. SLT
11. SEQ
12. SNE
13. AND
14. OR
15. XOR
16. NOT
17. MOVEI
18. SLI
19. SRI
20. ADDI
21. SUBI
22. JUMP
23. BRA

Floating-point ALU instructions:
1. ADDF
2. MULF
