============================================================
   Tang Dynasty, V4.6.116866
   Copyright (c) 2012-2024 Anlogic
   Executable = C:/Anlogic/TD_4.6.8_SP1_Release_116.866/bin/td.exe
   Built at =   14:41:38 Jan  6 2024
   Run by =     42190
   Run Date =   Sun Nov 16 19:02:54 2025

   Run on =     A15PLUS
============================================================
RUN-1002 : start command "open_project FPGA.al"
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "import_device al3_10.db -package LQFP144"
RUN-1002 : start command "import_db FPGA_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.116866.
RUN-1001 : Database version number 46116.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 165 distributor mux.
SYN-1016 : Merged 279 instances.
SYN-1015 : Optimize round 1, 1093 better
SYN-1014 : Optimize round 2
SYN-1032 : 1150/459 useful/useless nets, 921/324 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 357 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.064575s wall, 1.031250s user + 0.109375s system = 1.140625s CPU (107.1%)

RUN-1004 : used memory is 136 MB, reserved memory is 103 MB, peak memory is 145 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          812
  #and                215
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 19
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |433    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1016 : Merged 6 instances.
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1880/1 useful/useless nets, 1658/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 268 (4.08), #lev = 10 (2.68)
SYN-3001 : Mapper mapped 939 instances into 283 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 279 LUT to BLE ...
SYN-4008 : Packed 279 LUT and 44 SEQ to BLE.
SYN-4003 : Packing 290 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (290 nodes)...
SYN-4004 : #1: Packed 226 SEQ (1545 nodes)...
SYN-4004 : #2: Packed 276 SEQ (1399 nodes)...
SYN-4004 : #3: Packed 277 SEQ (745 nodes)...
SYN-4005 : Packed 277 SEQ with LUT/SLICE
SYN-4006 : 89 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 292/471 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  517   out of   8640    5.98%
#reg                  366   out of   8640    4.24%
#le                   527
  #lut only           161   out of    527   30.55%
  #reg only            10   out of    527    1.90%
  #lut&reg            356   out of    527   67.55%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |527   |517   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  5.334319s wall, 4.640625s user + 0.734375s system = 5.375000s CPU (100.8%)

RUN-1004 : used memory is 154 MB, reserved memory is 119 MB, peak memory is 177 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 59 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 346 instances
RUN-1001 : 132 mslices, 132 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 972 nets
RUN-1001 : 541 nets have 2 pins
RUN-1001 : 300 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 344 instances, 264 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3948, tnet num: 970, tinst num: 344, tnode num: 4884, tedge num: 6629.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 970 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.143948s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (141.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 175304
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 108433, overlap = 31.5
PHY-3002 : Step(2): len = 56018.7, overlap = 29.5
PHY-3002 : Step(3): len = 51841.3, overlap = 30.75
PHY-3002 : Step(4): len = 47283.3, overlap = 30.75
PHY-3002 : Step(5): len = 44141.2, overlap = 35.25
PHY-3002 : Step(6): len = 41121.3, overlap = 36.75
PHY-3002 : Step(7): len = 38769.4, overlap = 37.75
PHY-3002 : Step(8): len = 36689.8, overlap = 39.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.19775e-06
PHY-3002 : Step(9): len = 38000, overlap = 36
PHY-3002 : Step(10): len = 37248.4, overlap = 38.75
PHY-3002 : Step(11): len = 36490.6, overlap = 38.75
PHY-3002 : Step(12): len = 35685.8, overlap = 39.5
PHY-3002 : Step(13): len = 34718.6, overlap = 40
PHY-3002 : Step(14): len = 33934.7, overlap = 38.25
PHY-3002 : Step(15): len = 33141.3, overlap = 39.25
PHY-3002 : Step(16): len = 32418.8, overlap = 39
PHY-3002 : Step(17): len = 31638.2, overlap = 39.25
PHY-3002 : Step(18): len = 30983.3, overlap = 40.75
PHY-3002 : Step(19): len = 30330.9, overlap = 41
PHY-3002 : Step(20): len = 30030.2, overlap = 37.75
PHY-3002 : Step(21): len = 30037.9, overlap = 42.25
PHY-3002 : Step(22): len = 29902.1, overlap = 39
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.03955e-05
PHY-3002 : Step(23): len = 30579.3, overlap = 37
PHY-3002 : Step(24): len = 31034, overlap = 35.5
PHY-3002 : Step(25): len = 31117.2, overlap = 35.5
PHY-3002 : Step(26): len = 30775.9, overlap = 35
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.0791e-05
PHY-3002 : Step(27): len = 31170.3, overlap = 32.5
PHY-3002 : Step(28): len = 31619.4, overlap = 30
PHY-3002 : Step(29): len = 31771.8, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053749s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (232.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.61691e-07
PHY-3002 : Step(30): len = 34958.3, overlap = 19
PHY-3002 : Step(31): len = 34248.3, overlap = 18.75
PHY-3002 : Step(32): len = 33981.6, overlap = 20.75
PHY-3002 : Step(33): len = 33891.2, overlap = 21
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.52338e-06
PHY-3002 : Step(34): len = 33891.8, overlap = 21.25
PHY-3002 : Step(35): len = 33838.6, overlap = 21.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.04676e-06
PHY-3002 : Step(36): len = 33843, overlap = 21
PHY-3002 : Step(37): len = 34078.3, overlap = 20.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.98192e-06
PHY-3002 : Step(38): len = 34067.9, overlap = 31.5
PHY-3002 : Step(39): len = 34067.9, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.36722e-06
PHY-3002 : Step(40): len = 34191.6, overlap = 31.25
PHY-3002 : Step(41): len = 34644.6, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.07344e-05
PHY-3002 : Step(42): len = 34820.2, overlap = 29
PHY-3002 : Step(43): len = 34820.2, overlap = 29
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.77084e-05
PHY-3002 : Step(44): len = 35129.6, overlap = 27.5
PHY-3002 : Step(45): len = 35356.8, overlap = 27.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.64777e-05
PHY-3002 : Step(46): len = 35692.2, overlap = 25.75
PHY-3002 : Step(47): len = 35953.7, overlap = 25.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.88102e-05
PHY-3002 : Step(48): len = 36154.9, overlap = 24.75
PHY-3002 : Step(49): len = 36561.4, overlap = 23.75
PHY-3002 : Step(50): len = 37055.3, overlap = 20.75
PHY-3002 : Step(51): len = 37606.9, overlap = 22.75
PHY-3002 : Step(52): len = 37862.4, overlap = 21.75
PHY-3002 : Step(53): len = 37851.6, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.076488s wall, 0.031250s user + 0.171875s system = 0.203125s CPU (265.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000218168
PHY-3002 : Step(54): len = 40223.2, overlap = 13.75
PHY-3002 : Step(55): len = 39443.1, overlap = 17.5
PHY-3002 : Step(56): len = 39482.6, overlap = 16.25
PHY-3002 : Step(57): len = 39542.6, overlap = 17.25
PHY-3002 : Step(58): len = 39569.7, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000436337
PHY-3002 : Step(59): len = 39698.5, overlap = 14
PHY-3002 : Step(60): len = 39813.6, overlap = 14.25
PHY-3002 : Step(61): len = 39867.6, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000829984
PHY-3002 : Step(62): len = 40099.9, overlap = 15
PHY-3002 : Step(63): len = 40258.2, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009827s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (318.0%)

PHY-3001 : Legalized: Len = 40805.7, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 40874.7, Over = 0
RUN-1003 : finish command "place" in  2.885642s wall, 3.593750s user + 3.734375s system = 7.328125s CPU (254.0%)

RUN-1004 : used memory is 168 MB, reserved memory is 132 MB, peak memory is 180 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 368 to 288
PHY-1001 : Pin misalignment score is improved from 288 to 283
PHY-1001 : Pin misalignment score is improved from 283 to 283
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 346 instances
RUN-1001 : 132 mslices, 132 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 972 nets
RUN-1001 : 541 nets have 2 pins
RUN-1001 : 300 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 87472, over cnt = 20(0%), over = 23, worst = 2
PHY-1002 : len = 87640, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 87648, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 87008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.389086s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (96.4%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 218 to 60
PHY-1001 : End pin swap;  0.063112s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (99.0%)

PHY-1001 : End global routing;  1.210256s wall, 1.265625s user + 0.062500s system = 1.328125s CPU (109.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.191714s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 149944, over cnt = 76(0%), over = 76, worst = 1
PHY-1001 : End Routed; 4.425388s wall, 3.796875s user + 1.031250s system = 4.828125s CPU (109.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 149328, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.128675s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (121.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 148320, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.059680s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (104.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 148424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 148424
PHY-1001 : End DR Iter 3; 0.017746s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (88.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.129100s wall, 10.453125s user + 1.218750s system = 11.671875s CPU (104.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.583313s wall, 11.984375s user + 1.328125s system = 13.312500s CPU (105.8%)

RUN-1004 : used memory is 235 MB, reserved memory is 203 MB, peak memory is 411 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  517   out of   8640    5.98%
#reg                  366   out of   8640    4.24%
#le                   527
  #lut only           161   out of    527   30.55%
  #reg only            10   out of    527    1.90%
  #lut&reg            356   out of    527   67.55%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3948, tnet num: 970, tinst num: 344, tnode num: 4884, tedge num: 6629.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 970 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 346
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 972, pip num: 9763
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 947 valid insts, and 26183 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  3.184273s wall, 20.250000s user + 0.359375s system = 20.609375s CPU (647.2%)

RUN-1004 : used memory is 415 MB, reserved memory is 382 MB, peak memory is 485 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 165 distributor mux.
SYN-1016 : Merged 279 instances.
SYN-1015 : Optimize round 1, 1093 better
SYN-1014 : Optimize round 2
SYN-1032 : 1150/459 useful/useless nets, 921/324 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 357 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          812
  #and                215
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 19
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |433    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1016 : Merged 6 instances.
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1880/1 useful/useless nets, 1658/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 268 (4.08), #lev = 10 (2.68)
SYN-3001 : Mapper mapped 939 instances into 283 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 279 LUT to BLE ...
SYN-4008 : Packed 279 LUT and 44 SEQ to BLE.
SYN-4003 : Packing 290 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (290 nodes)...
SYN-4004 : #1: Packed 226 SEQ (1545 nodes)...
SYN-4004 : #2: Packed 276 SEQ (1399 nodes)...
SYN-4004 : #3: Packed 277 SEQ (745 nodes)...
SYN-4005 : Packed 277 SEQ with LUT/SLICE
SYN-4006 : 89 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 292/471 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  517   out of   8640    5.98%
#reg                  366   out of   8640    4.24%
#le                   527
  #lut only           161   out of    527   30.55%
  #reg only            10   out of    527    1.90%
  #lut&reg            356   out of    527   67.55%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |527   |517   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  6.014077s wall, 5.531250s user + 0.921875s system = 6.453125s CPU (107.3%)

RUN-1004 : used memory is 229 MB, reserved memory is 197 MB, peak memory is 485 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 59 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 346 instances
RUN-1001 : 132 mslices, 132 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 972 nets
RUN-1001 : 541 nets have 2 pins
RUN-1001 : 300 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 344 instances, 264 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3948, tnet num: 970, tinst num: 344, tnode num: 4884, tedge num: 6629.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 970 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.197354s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (118.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 175416
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(64): len = 109335, overlap = 31.5
PHY-3002 : Step(65): len = 56338.2, overlap = 29.25
PHY-3002 : Step(66): len = 51880.7, overlap = 30.5
PHY-3002 : Step(67): len = 47803.8, overlap = 30.75
PHY-3002 : Step(68): len = 44429, overlap = 35.25
PHY-3002 : Step(69): len = 41636.9, overlap = 36.25
PHY-3002 : Step(70): len = 39267.4, overlap = 37.5
PHY-3002 : Step(71): len = 37226.1, overlap = 38.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.28888e-06
PHY-3002 : Step(72): len = 38340.7, overlap = 35.5
PHY-3002 : Step(73): len = 37633, overlap = 36.5
PHY-3002 : Step(74): len = 36887.9, overlap = 36.75
PHY-3002 : Step(75): len = 36037.8, overlap = 36.5
PHY-3002 : Step(76): len = 35051.8, overlap = 37.25
PHY-3002 : Step(77): len = 34247.2, overlap = 36
PHY-3002 : Step(78): len = 33448.4, overlap = 36.25
PHY-3002 : Step(79): len = 32653.4, overlap = 36.75
PHY-3002 : Step(80): len = 31814.7, overlap = 37.25
PHY-3002 : Step(81): len = 30887.2, overlap = 41.25
PHY-3002 : Step(82): len = 30444.3, overlap = 40.75
PHY-3002 : Step(83): len = 30001.3, overlap = 42.25
PHY-3002 : Step(84): len = 29915.1, overlap = 43
PHY-3002 : Step(85): len = 29759.3, overlap = 42.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.05778e-05
PHY-3002 : Step(86): len = 30312.9, overlap = 38
PHY-3002 : Step(87): len = 30646.1, overlap = 35.75
PHY-3002 : Step(88): len = 30748.3, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.11555e-05
PHY-3002 : Step(89): len = 31029.5, overlap = 37.5
PHY-3002 : Step(90): len = 31356.2, overlap = 32.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020400s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (229.8%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00527e-07
PHY-3002 : Step(91): len = 32636, overlap = 20
PHY-3002 : Step(92): len = 32464.5, overlap = 18.75
PHY-3002 : Step(93): len = 32365.2, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60105e-06
PHY-3002 : Step(94): len = 32318.6, overlap = 18.75
PHY-3002 : Step(95): len = 32298.4, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.20211e-06
PHY-3002 : Step(96): len = 32278, overlap = 18.75
PHY-3002 : Step(97): len = 32366.7, overlap = 18.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.71491e-06
PHY-3002 : Step(98): len = 32364, overlap = 31.5
PHY-3002 : Step(99): len = 32364, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.11883e-06
PHY-3002 : Step(100): len = 32414.3, overlap = 31
PHY-3002 : Step(101): len = 32875.6, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.02377e-05
PHY-3002 : Step(102): len = 32895, overlap = 27.5
PHY-3002 : Step(103): len = 32982.1, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.38452e-05
PHY-3002 : Step(104): len = 33027.1, overlap = 28.75
PHY-3002 : Step(105): len = 33900.2, overlap = 26
PHY-3002 : Step(106): len = 34158.3, overlap = 23.75
PHY-3002 : Step(107): len = 34417.6, overlap = 23.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.76903e-05
PHY-3002 : Step(108): len = 34421.1, overlap = 23.5
PHY-3002 : Step(109): len = 34499.6, overlap = 23.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.47065e-05
PHY-3002 : Step(110): len = 34735.5, overlap = 24
PHY-3002 : Step(111): len = 34997.7, overlap = 23.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.32625e-05
PHY-3002 : Step(112): len = 35280.7, overlap = 23
PHY-3002 : Step(113): len = 35483, overlap = 23.75
PHY-3002 : Step(114): len = 35904.4, overlap = 21.75
PHY-3002 : Step(115): len = 36335.6, overlap = 21.5
PHY-3002 : Step(116): len = 36646.5, overlap = 20.25
PHY-3002 : Step(117): len = 36699.3, overlap = 20.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000126525
PHY-3002 : Step(118): len = 36876.6, overlap = 20
PHY-3002 : Step(119): len = 36971.3, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.090401s wall, 0.031250s user + 0.125000s system = 0.156250s CPU (172.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000255602
PHY-3002 : Step(120): len = 38694.4, overlap = 15
PHY-3002 : Step(121): len = 38204.8, overlap = 15.25
PHY-3002 : Step(122): len = 38147.2, overlap = 14.5
PHY-3002 : Step(123): len = 38132.3, overlap = 15.5
PHY-3002 : Step(124): len = 38150.6, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000511205
PHY-3002 : Step(125): len = 38283.1, overlap = 15.75
PHY-3002 : Step(126): len = 38383, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000863774
PHY-3002 : Step(127): len = 38484.3, overlap = 15.5
PHY-3002 : Step(128): len = 38640.5, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009772s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39423.6, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 39685.6, Over = 0
RUN-1003 : finish command "place" in  3.500433s wall, 4.109375s user + 4.406250s system = 8.515625s CPU (243.3%)

RUN-1004 : used memory is 233 MB, reserved memory is 196 MB, peak memory is 485 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 360 to 286
PHY-1001 : Pin misalignment score is improved from 286 to 281
PHY-1001 : Pin misalignment score is improved from 281 to 281
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 346 instances
RUN-1001 : 132 mslices, 132 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 972 nets
RUN-1001 : 541 nets have 2 pins
RUN-1001 : 300 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84752, over cnt = 48(0%), over = 59, worst = 3
PHY-1002 : len = 85016, over cnt = 30(0%), over = 36, worst = 2
PHY-1002 : len = 84976, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 83040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.423173s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (103.4%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 209 to 61
PHY-1001 : End pin swap;  0.070284s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.2%)

PHY-1001 : End global routing;  1.280285s wall, 1.234375s user + 0.062500s system = 1.296875s CPU (101.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.224454s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (104.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000051s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 147480, over cnt = 76(0%), over = 76, worst = 1
PHY-1001 : End Routed; 4.181950s wall, 3.765625s user + 1.171875s system = 4.937500s CPU (118.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 145192, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 0.209337s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (97.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 145208, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.040111s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (155.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 145256, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 145256
PHY-1001 : End DR Iter 3; 0.029734s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (157.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.746151s wall, 6.296875s user + 1.312500s system = 7.609375s CPU (112.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  8.239119s wall, 7.734375s user + 1.390625s system = 9.125000s CPU (110.8%)

RUN-1004 : used memory is 259 MB, reserved memory is 235 MB, peak memory is 485 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  517   out of   8640    5.98%
#reg                  366   out of   8640    4.24%
#le                   527
  #lut only           161   out of    527   30.55%
  #reg only            10   out of    527    1.90%
  #lut&reg            356   out of    527   67.55%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3948, tnet num: 970, tinst num: 344, tnode num: 4884, tedge num: 6629.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 970 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 346
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 972, pip num: 9768
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 957 valid insts, and 26185 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  3.332349s wall, 20.453125s user + 0.500000s system = 20.953125s CPU (628.8%)

RUN-1004 : used memory is 428 MB, reserved memory is 394 MB, peak memory is 499 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1145/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.030059s wall, 1.031250s user + 0.109375s system = 1.140625s CPU (110.7%)

RUN-1004 : used memory is 230 MB, reserved memory is 200 MB, peak memory is 499 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          809
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1869/1 useful/useless nets, 1647/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 270 (4.00), #lev = 9 (2.82)
SYN-3001 : Mapper mapped 928 instances into 285 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 281 LUT to BLE ...
SYN-4008 : Packed 281 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 231 SEQ (1580 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1429 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 91 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 294/473 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  516   out of   8640    5.97%
#reg                  366   out of   8640    4.24%
#le                   519
  #lut only           153   out of    519   29.48%
  #reg only             3   out of    519    0.58%
  #lut&reg            363   out of    519   69.94%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |519   |516   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.516962s wall, 3.421875s user + 0.265625s system = 3.687500s CPU (104.8%)

RUN-1004 : used memory is 251 MB, reserved memory is 221 MB, peak memory is 499 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 63 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 343 instances
RUN-1001 : 130 mslices, 131 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 981 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 304 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 341 instances, 261 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3941, tnet num: 979, tinst num: 341, tnode num: 4881, tedge num: 6595.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.155688s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (130.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 172684
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(129): len = 153685, overlap = 36
PHY-3002 : Step(130): len = 145714, overlap = 36
PHY-3002 : Step(131): len = 134059, overlap = 36
PHY-3002 : Step(132): len = 126290, overlap = 36
PHY-3002 : Step(133): len = 116158, overlap = 36
PHY-3002 : Step(134): len = 109338, overlap = 36
PHY-3002 : Step(135): len = 101295, overlap = 29.25
PHY-3002 : Step(136): len = 95479.6, overlap = 33.75
PHY-3002 : Step(137): len = 87800.1, overlap = 33.75
PHY-3002 : Step(138): len = 82647.2, overlap = 31.5
PHY-3002 : Step(139): len = 76472.8, overlap = 31.5
PHY-3002 : Step(140): len = 72054.1, overlap = 31.5
PHY-3002 : Step(141): len = 66877.6, overlap = 36
PHY-3002 : Step(142): len = 63039.4, overlap = 36
PHY-3002 : Step(143): len = 58677.2, overlap = 36
PHY-3002 : Step(144): len = 55472.9, overlap = 36
PHY-3002 : Step(145): len = 51423.8, overlap = 36
PHY-3002 : Step(146): len = 48657.8, overlap = 36.25
PHY-3002 : Step(147): len = 45263.7, overlap = 37
PHY-3002 : Step(148): len = 42918.1, overlap = 37.25
PHY-3002 : Step(149): len = 40504.5, overlap = 37.75
PHY-3002 : Step(150): len = 38783.9, overlap = 37.25
PHY-3002 : Step(151): len = 36831.1, overlap = 38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.74678e-06
PHY-3002 : Step(152): len = 38180.8, overlap = 33.25
PHY-3002 : Step(153): len = 37995.2, overlap = 31.75
PHY-3002 : Step(154): len = 36648.3, overlap = 34.25
PHY-3002 : Step(155): len = 35558.5, overlap = 34.5
PHY-3002 : Step(156): len = 34317.6, overlap = 34.75
PHY-3002 : Step(157): len = 32656.3, overlap = 33
PHY-3002 : Step(158): len = 31580.6, overlap = 34.5
PHY-3002 : Step(159): len = 30828.9, overlap = 34.75
PHY-3002 : Step(160): len = 29948.5, overlap = 34
PHY-3002 : Step(161): len = 29757.6, overlap = 34
PHY-3002 : Step(162): len = 29221.1, overlap = 35.75
PHY-3002 : Step(163): len = 28747.5, overlap = 36.25
PHY-3002 : Step(164): len = 28178.6, overlap = 39
PHY-3002 : Step(165): len = 28003.3, overlap = 40.25
PHY-3002 : Step(166): len = 28407.8, overlap = 41.5
PHY-3002 : Step(167): len = 28448.6, overlap = 41.25
PHY-3002 : Step(168): len = 28011.7, overlap = 41.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.49356e-06
PHY-3002 : Step(169): len = 28565.5, overlap = 43.5
PHY-3002 : Step(170): len = 28875.8, overlap = 30.75
PHY-3002 : Step(171): len = 28972, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.89871e-05
PHY-3002 : Step(172): len = 29423.9, overlap = 29.5
PHY-3002 : Step(173): len = 29724.9, overlap = 27.25
PHY-3002 : Step(174): len = 29837.1, overlap = 26.75
PHY-3002 : Step(175): len = 29773.2, overlap = 28.75
PHY-3002 : Step(176): len = 29789.5, overlap = 25.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006324s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.33642e-07
PHY-3002 : Step(177): len = 31715.8, overlap = 14.75
PHY-3002 : Step(178): len = 31712.4, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.46728e-06
PHY-3002 : Step(179): len = 31617.6, overlap = 14.75
PHY-3002 : Step(180): len = 31616.7, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.93457e-06
PHY-3002 : Step(181): len = 31565.7, overlap = 14.5
PHY-3002 : Step(182): len = 31565.7, overlap = 14.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.58053e-06
PHY-3002 : Step(183): len = 31608.5, overlap = 28.75
PHY-3002 : Step(184): len = 32102.9, overlap = 26
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.11611e-05
PHY-3002 : Step(185): len = 31950.9, overlap = 25.5
PHY-3002 : Step(186): len = 31961.7, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.68066e-05
PHY-3002 : Step(187): len = 32248.6, overlap = 26
PHY-3002 : Step(188): len = 32599.1, overlap = 22.75
PHY-3002 : Step(189): len = 32955.1, overlap = 21.75
PHY-3002 : Step(190): len = 33037.4, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.36131e-05
PHY-3002 : Step(191): len = 33263.4, overlap = 22.5
PHY-3002 : Step(192): len = 33671.3, overlap = 22.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.23285e-05
PHY-3002 : Step(193): len = 34257.8, overlap = 19.75
PHY-3002 : Step(194): len = 34674.6, overlap = 19.5
PHY-3002 : Step(195): len = 34936.5, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061125s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (204.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000205881
PHY-3002 : Step(196): len = 37031, overlap = 10.5
PHY-3002 : Step(197): len = 36293.5, overlap = 15.75
PHY-3002 : Step(198): len = 36475.7, overlap = 15
PHY-3002 : Step(199): len = 36502.5, overlap = 15
PHY-3002 : Step(200): len = 36390.1, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000411762
PHY-3002 : Step(201): len = 36617.1, overlap = 14
PHY-3002 : Step(202): len = 36779.8, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000713126
PHY-3002 : Step(203): len = 36885.4, overlap = 14.25
PHY-3002 : Step(204): len = 37060.5, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009679s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (161.4%)

PHY-3001 : Legalized: Len = 38101.1, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 38151.1, Over = 0
RUN-1003 : finish command "place" in  3.043685s wall, 3.562500s user + 3.890625s system = 7.453125s CPU (244.9%)

RUN-1004 : used memory is 260 MB, reserved memory is 229 MB, peak memory is 499 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 343 to 262
PHY-1001 : Pin misalignment score is improved from 262 to 254
PHY-1001 : Pin misalignment score is improved from 254 to 253
PHY-1001 : Pin misalignment score is improved from 253 to 253
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 343 instances
RUN-1001 : 130 mslices, 131 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 981 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 304 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78472, over cnt = 70(0%), over = 93, worst = 3
PHY-1002 : len = 78776, over cnt = 50(0%), over = 65, worst = 2
PHY-1002 : len = 78800, over cnt = 30(0%), over = 42, worst = 2
PHY-1002 : len = 76144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.312061s wall, 0.296875s user + 0.093750s system = 0.390625s CPU (125.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 222 to 51
PHY-1001 : End pin swap;  0.053282s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.0%)

PHY-1001 : End global routing;  0.964501s wall, 0.937500s user + 0.109375s system = 1.046875s CPU (108.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.184748s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (109.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 141088, over cnt = 90(0%), over = 90, worst = 1
PHY-1001 : End Routed; 2.969925s wall, 2.421875s user + 1.375000s system = 3.796875s CPU (127.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 138768, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 1; 0.190860s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (106.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 138880, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.044197s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (141.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 138896, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.032174s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (145.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 138944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 138944
PHY-1001 : End DR Iter 4; 0.037177s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (126.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.039073s wall, 4.468750s user + 1.531250s system = 6.000000s CPU (119.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.230173s wall, 5.625000s user + 1.703125s system = 7.328125s CPU (117.6%)

RUN-1004 : used memory is 266 MB, reserved memory is 233 MB, peak memory is 499 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  516   out of   8640    5.97%
#reg                  366   out of   8640    4.24%
#le                   519
  #lut only           153   out of    519   29.48%
  #reg only             3   out of    519    0.58%
  #lut&reg            363   out of    519   69.94%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3941, tnet num: 979, tinst num: 341, tnode num: 4881, tedge num: 6595.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 343
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 981, pip num: 9508
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 955 valid insts, and 25565 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  2.716846s wall, 17.562500s user + 0.578125s system = 18.140625s CPU (667.7%)

RUN-1004 : used memory is 442 MB, reserved memory is 409 MB, peak memory is 505 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1145/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          809
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1869/1 useful/useless nets, 1647/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 268 (4.00), #lev = 9 (2.79)
SYN-3001 : Mapper mapped 928 instances into 283 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 279 LUT to BLE ...
SYN-4008 : Packed 279 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 232 SEQ (1566 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1414 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 89 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 292/471 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  511   out of   8640    5.91%
#reg                  366   out of   8640    4.24%
#le                   514
  #lut only           148   out of    514   28.79%
  #reg only             3   out of    514    0.58%
  #lut&reg            363   out of    514   70.62%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |514   |511   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.443000s wall, 3.296875s user + 0.343750s system = 3.640625s CPU (105.7%)

RUN-1004 : used memory is 260 MB, reserved memory is 233 MB, peak memory is 505 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 63 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 340 instances
RUN-1001 : 129 mslices, 129 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 979 nets
RUN-1001 : 546 nets have 2 pins
RUN-1001 : 306 nets have [3 - 5] pins
RUN-1001 : 68 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 338 instances, 258 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3921, tnet num: 977, tinst num: 338, tnode num: 4861, tedge num: 6559.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 977 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.144793s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (107.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 167022
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.964167
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(205): len = 145845, overlap = 36
PHY-3002 : Step(206): len = 138188, overlap = 36
PHY-3002 : Step(207): len = 129658, overlap = 36
PHY-3002 : Step(208): len = 122102, overlap = 36
PHY-3002 : Step(209): len = 114365, overlap = 36
PHY-3002 : Step(210): len = 107167, overlap = 36
PHY-3002 : Step(211): len = 100278, overlap = 29.25
PHY-3002 : Step(212): len = 93983.9, overlap = 29.25
PHY-3002 : Step(213): len = 87588.2, overlap = 33.75
PHY-3002 : Step(214): len = 82138.2, overlap = 33.75
PHY-3002 : Step(215): len = 76668, overlap = 33.75
PHY-3002 : Step(216): len = 72139.6, overlap = 31.5
PHY-3002 : Step(217): len = 67646.3, overlap = 31.5
PHY-3002 : Step(218): len = 63608.9, overlap = 36
PHY-3002 : Step(219): len = 59864.3, overlap = 36
PHY-3002 : Step(220): len = 56236.2, overlap = 36
PHY-3002 : Step(221): len = 53166.7, overlap = 36
PHY-3002 : Step(222): len = 50166.4, overlap = 36
PHY-3002 : Step(223): len = 47725.6, overlap = 36
PHY-3002 : Step(224): len = 45264.4, overlap = 36
PHY-3002 : Step(225): len = 43247.8, overlap = 36.25
PHY-3002 : Step(226): len = 41305.8, overlap = 36.5
PHY-3002 : Step(227): len = 39739.9, overlap = 36.75
PHY-3002 : Step(228): len = 38111.1, overlap = 37.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.98482e-06
PHY-3002 : Step(229): len = 39524, overlap = 34.25
PHY-3002 : Step(230): len = 40034.3, overlap = 30
PHY-3002 : Step(231): len = 38315.8, overlap = 31.5
PHY-3002 : Step(232): len = 37211.2, overlap = 31.5
PHY-3002 : Step(233): len = 36364.7, overlap = 32.5
PHY-3002 : Step(234): len = 35346.1, overlap = 32.5
PHY-3002 : Step(235): len = 34446.4, overlap = 30.25
PHY-3002 : Step(236): len = 33769.1, overlap = 33
PHY-3002 : Step(237): len = 33064.4, overlap = 32.25
PHY-3002 : Step(238): len = 32597.7, overlap = 30.25
PHY-3002 : Step(239): len = 32109.7, overlap = 32.5
PHY-3002 : Step(240): len = 31514.3, overlap = 29
PHY-3002 : Step(241): len = 31101.8, overlap = 29
PHY-3002 : Step(242): len = 30842.1, overlap = 31.25
PHY-3002 : Step(243): len = 30782.6, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39696e-05
PHY-3002 : Step(244): len = 31546.5, overlap = 30.75
PHY-3002 : Step(245): len = 31750.1, overlap = 30.5
PHY-3002 : Step(246): len = 31860.4, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.79393e-05
PHY-3002 : Step(247): len = 32000.7, overlap = 30
PHY-3002 : Step(248): len = 32138.4, overlap = 30
PHY-3002 : Step(249): len = 32403.7, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026298s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (237.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964167
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.90608e-07
PHY-3002 : Step(250): len = 33962.8, overlap = 11.75
PHY-3002 : Step(251): len = 33268.9, overlap = 14.75
PHY-3002 : Step(252): len = 33234.9, overlap = 16.25
PHY-3002 : Step(253): len = 33120.3, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.78122e-06
PHY-3002 : Step(254): len = 33055, overlap = 16
PHY-3002 : Step(255): len = 33017.2, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.56243e-06
PHY-3002 : Step(256): len = 32919.8, overlap = 16
PHY-3002 : Step(257): len = 32919.8, overlap = 16
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964167
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.87215e-06
PHY-3002 : Step(258): len = 33009.2, overlap = 30.5
PHY-3002 : Step(259): len = 33259.5, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.7443e-06
PHY-3002 : Step(260): len = 33365, overlap = 27.5
PHY-3002 : Step(261): len = 33723.8, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.54886e-05
PHY-3002 : Step(262): len = 33823.8, overlap = 25.75
PHY-3002 : Step(263): len = 34129.9, overlap = 27
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.09772e-05
PHY-3002 : Step(264): len = 34697.4, overlap = 24.5
PHY-3002 : Step(265): len = 35160.3, overlap = 23.75
PHY-3002 : Step(266): len = 35566, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.19544e-05
PHY-3002 : Step(267): len = 35631.9, overlap = 23.5
PHY-3002 : Step(268): len = 35804.7, overlap = 22.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.46282e-05
PHY-3002 : Step(269): len = 36088.4, overlap = 22.75
PHY-3002 : Step(270): len = 36349.1, overlap = 21
PHY-3002 : Step(271): len = 36632.4, overlap = 22
PHY-3002 : Step(272): len = 37027.9, overlap = 21.5
PHY-3002 : Step(273): len = 37271.8, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.110086s wall, 0.125000s user + 0.140625s system = 0.265625s CPU (241.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964167
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000199222
PHY-3002 : Step(274): len = 38537.3, overlap = 10.25
PHY-3002 : Step(275): len = 37738.2, overlap = 18.75
PHY-3002 : Step(276): len = 37729.9, overlap = 16.75
PHY-3002 : Step(277): len = 37738.6, overlap = 16.5
PHY-3002 : Step(278): len = 37689.5, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000398443
PHY-3002 : Step(279): len = 37814.4, overlap = 14.5
PHY-3002 : Step(280): len = 37928.6, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000746579
PHY-3002 : Step(281): len = 38102.8, overlap = 15.25
PHY-3002 : Step(282): len = 38327.3, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009059s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (172.5%)

PHY-3001 : Legalized: Len = 39282.8, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 39314.8, Over = 0
RUN-1003 : finish command "place" in  3.121804s wall, 3.437500s user + 4.500000s system = 7.937500s CPU (254.3%)

RUN-1004 : used memory is 267 MB, reserved memory is 241 MB, peak memory is 505 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 347 to 260
PHY-1001 : Pin misalignment score is improved from 260 to 255
PHY-1001 : Pin misalignment score is improved from 255 to 254
PHY-1001 : Pin misalignment score is improved from 254 to 254
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 340 instances
RUN-1001 : 129 mslices, 129 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 979 nets
RUN-1001 : 546 nets have 2 pins
RUN-1001 : 306 nets have [3 - 5] pins
RUN-1001 : 68 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81216, over cnt = 44(0%), over = 53, worst = 2
PHY-1002 : len = 81600, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 81168, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 79648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.308470s wall, 0.250000s user + 0.140625s system = 0.390625s CPU (126.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 211 to 48
PHY-1001 : End pin swap;  0.051743s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.6%)

PHY-1001 : End global routing;  0.961847s wall, 0.906250s user + 0.171875s system = 1.078125s CPU (112.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.189351s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (90.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 141088, over cnt = 57(0%), over = 57, worst = 1
PHY-1001 : End Routed; 3.627603s wall, 3.500000s user + 0.953125s system = 4.453125s CPU (122.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 140680, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 0.064855s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (144.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 140568, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.031585s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 140616, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.016590s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 140664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 140664
PHY-1001 : End DR Iter 4; 0.015167s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (412.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.524953s wall, 5.312500s user + 1.156250s system = 6.468750s CPU (117.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.708922s wall, 6.406250s user + 1.375000s system = 7.781250s CPU (116.0%)

RUN-1004 : used memory is 312 MB, reserved memory is 283 MB, peak memory is 505 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  511   out of   8640    5.91%
#reg                  366   out of   8640    4.24%
#le                   514
  #lut only           148   out of    514   28.79%
  #reg only             3   out of    514    0.58%
  #lut&reg            363   out of    514   70.62%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3921, tnet num: 977, tinst num: 338, tnode num: 4861, tedge num: 6559.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 977 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 340
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 979, pip num: 9586
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 944 valid insts, and 25658 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  2.993586s wall, 18.109375s user + 0.531250s system = 18.640625s CPU (622.7%)

RUN-1004 : used memory is 448 MB, reserved memory is 415 MB, peak memory is 507 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1145/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.012075s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (112.7%)

RUN-1004 : used memory is 262 MB, reserved memory is 232 MB, peak memory is 507 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          809
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 66%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1869/1 useful/useless nets, 1647/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 269 (4.01), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 928 instances into 284 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 280 LUT to BLE ...
SYN-4008 : Packed 280 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 232 SEQ (1566 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1414 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 293/472 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  515   out of   8640    5.96%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             3   out of    518    0.58%
  #lut&reg            363   out of    518   70.08%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |518   |515   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.370423s wall, 3.171875s user + 0.437500s system = 3.609375s CPU (107.1%)

RUN-1004 : used memory is 275 MB, reserved memory is 247 MB, peak memory is 507 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 62 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 549 nets have 2 pins
RUN-1001 : 304 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 260 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3936, tnet num: 978, tinst num: 340, tnode num: 4873, tedge num: 6588.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166539s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 160454
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(283): len = 147957, overlap = 36
PHY-3002 : Step(284): len = 134654, overlap = 36
PHY-3002 : Step(285): len = 126479, overlap = 36
PHY-3002 : Step(286): len = 115738, overlap = 36
PHY-3002 : Step(287): len = 108769, overlap = 36
PHY-3002 : Step(288): len = 100780, overlap = 29.25
PHY-3002 : Step(289): len = 94538.4, overlap = 31.5
PHY-3002 : Step(290): len = 88605.8, overlap = 33.75
PHY-3002 : Step(291): len = 82978.2, overlap = 33.75
PHY-3002 : Step(292): len = 77989.9, overlap = 31.5
PHY-3002 : Step(293): len = 72841.5, overlap = 31.5
PHY-3002 : Step(294): len = 68678.7, overlap = 31.5
PHY-3002 : Step(295): len = 64398.3, overlap = 33.75
PHY-3002 : Step(296): len = 60705, overlap = 36
PHY-3002 : Step(297): len = 57098.2, overlap = 36
PHY-3002 : Step(298): len = 53939, overlap = 36
PHY-3002 : Step(299): len = 50969.6, overlap = 36
PHY-3002 : Step(300): len = 48425, overlap = 36
PHY-3002 : Step(301): len = 46109.9, overlap = 36
PHY-3002 : Step(302): len = 43799.3, overlap = 36
PHY-3002 : Step(303): len = 41894, overlap = 36
PHY-3002 : Step(304): len = 39727.2, overlap = 36
PHY-3002 : Step(305): len = 38166.9, overlap = 36
PHY-3002 : Step(306): len = 36231.7, overlap = 37
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.2337e-06
PHY-3002 : Step(307): len = 37382.3, overlap = 31.5
PHY-3002 : Step(308): len = 37799.8, overlap = 25.25
PHY-3002 : Step(309): len = 37322.4, overlap = 31.5
PHY-3002 : Step(310): len = 36289.4, overlap = 34.5
PHY-3002 : Step(311): len = 34839.3, overlap = 37.75
PHY-3002 : Step(312): len = 33746.6, overlap = 37
PHY-3002 : Step(313): len = 32889.9, overlap = 38.25
PHY-3002 : Step(314): len = 31814.1, overlap = 36.75
PHY-3002 : Step(315): len = 31766.1, overlap = 28.5
PHY-3002 : Step(316): len = 31063.7, overlap = 28.25
PHY-3002 : Step(317): len = 30370.3, overlap = 35.75
PHY-3002 : Step(318): len = 30086.2, overlap = 34.75
PHY-3002 : Step(319): len = 29826.8, overlap = 31.75
PHY-3002 : Step(320): len = 29751.3, overlap = 35.75
PHY-3002 : Step(321): len = 29575.2, overlap = 36
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.04674e-05
PHY-3002 : Step(322): len = 30219.8, overlap = 36
PHY-3002 : Step(323): len = 30630.2, overlap = 33.5
PHY-3002 : Step(324): len = 30783.4, overlap = 32.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.09348e-05
PHY-3002 : Step(325): len = 30988.8, overlap = 34.5
PHY-3002 : Step(326): len = 31092.4, overlap = 34
PHY-3002 : Step(327): len = 31327.7, overlap = 28.75
PHY-3002 : Step(328): len = 31446.1, overlap = 24.5
PHY-3002 : Step(329): len = 31459.2, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019367s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (161.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.08643e-07
PHY-3002 : Step(330): len = 32566.1, overlap = 16.25
PHY-3002 : Step(331): len = 32395.2, overlap = 17.5
PHY-3002 : Step(332): len = 32331.8, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61729e-06
PHY-3002 : Step(333): len = 31983.2, overlap = 17.75
PHY-3002 : Step(334): len = 31835.5, overlap = 17.75
PHY-3002 : Step(335): len = 31863.2, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.23457e-06
PHY-3002 : Step(336): len = 31835.7, overlap = 17.75
PHY-3002 : Step(337): len = 31819, overlap = 17.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.08334e-06
PHY-3002 : Step(338): len = 31906.2, overlap = 30.5
PHY-3002 : Step(339): len = 32150.9, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.16668e-06
PHY-3002 : Step(340): len = 32138.7, overlap = 30.75
PHY-3002 : Step(341): len = 32162.3, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.07209e-06
PHY-3002 : Step(342): len = 32267.1, overlap = 30
PHY-3002 : Step(343): len = 33056.4, overlap = 26.25
PHY-3002 : Step(344): len = 33605.1, overlap = 25.25
PHY-3002 : Step(345): len = 33774, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.81442e-05
PHY-3002 : Step(346): len = 33669.2, overlap = 23.75
PHY-3002 : Step(347): len = 33624.3, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.62884e-05
PHY-3002 : Step(348): len = 33764.3, overlap = 23.5
PHY-3002 : Step(349): len = 34119.4, overlap = 24.25
PHY-3002 : Step(350): len = 34713.8, overlap = 22.75
PHY-3002 : Step(351): len = 34854.8, overlap = 21.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.25767e-05
PHY-3002 : Step(352): len = 35086.8, overlap = 20.25
PHY-3002 : Step(353): len = 35260.1, overlap = 19.25
PHY-3002 : Step(354): len = 35415.4, overlap = 19.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000129885
PHY-3002 : Step(355): len = 35756, overlap = 18.25
PHY-3002 : Step(356): len = 35832.6, overlap = 18.25
PHY-3002 : Step(357): len = 36056.8, overlap = 18.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000243314
PHY-3002 : Step(358): len = 36309.3, overlap = 17.75
PHY-3002 : Step(359): len = 37118.5, overlap = 16.5
PHY-3002 : Step(360): len = 37375.5, overlap = 19
PHY-3002 : Step(361): len = 37296.7, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.217004s wall, 0.296875s user + 0.250000s system = 0.546875s CPU (252.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000266646
PHY-3002 : Step(362): len = 37974.4, overlap = 7
PHY-3002 : Step(363): len = 37256, overlap = 11.5
PHY-3002 : Step(364): len = 37080, overlap = 15.25
PHY-3002 : Step(365): len = 37084, overlap = 16.75
PHY-3002 : Step(366): len = 37068.2, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000533291
PHY-3002 : Step(367): len = 37103.9, overlap = 18
PHY-3002 : Step(368): len = 37182, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000868609
PHY-3002 : Step(369): len = 37311.4, overlap = 16.25
PHY-3002 : Step(370): len = 37450.4, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010006s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (156.2%)

PHY-3001 : Legalized: Len = 38648.1, Over = 0
PHY-3001 : Spreading special nets. 5 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 1.
PHY-3001 : Final: Len = 38892.1, Over = 0
RUN-1003 : finish command "place" in  4.344669s wall, 5.109375s user + 5.890625s system = 11.000000s CPU (253.2%)

RUN-1004 : used memory is 284 MB, reserved memory is 255 MB, peak memory is 507 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 367 to 270
PHY-1001 : Pin misalignment score is improved from 270 to 265
PHY-1001 : Pin misalignment score is improved from 265 to 265
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 549 nets have 2 pins
RUN-1001 : 304 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 79480, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 79752, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 79720, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 79720, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 78240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.441477s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (99.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 237 to 56
PHY-1001 : End pin swap;  0.060665s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.0%)

PHY-1001 : End global routing;  1.210516s wall, 1.187500s user + 0.046875s system = 1.234375s CPU (102.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.181183s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 143136, over cnt = 69(0%), over = 69, worst = 1
PHY-1001 : End Routed; 3.558557s wall, 3.093750s user + 1.312500s system = 4.406250s CPU (123.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 142584, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 1; 0.079664s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 142464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 142464
PHY-1001 : End DR Iter 2; 0.031717s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (147.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.495349s wall, 4.968750s user + 1.453125s system = 6.421875s CPU (116.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.944300s wall, 6.406250s user + 1.546875s system = 7.953125s CPU (114.5%)

RUN-1004 : used memory is 321 MB, reserved memory is 289 MB, peak memory is 507 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  515   out of   8640    5.96%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             3   out of    518    0.58%
  #lut&reg            363   out of    518   70.08%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3936, tnet num: 978, tinst num: 340, tnode num: 4873, tedge num: 6588.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 980, pip num: 9479
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 946 valid insts, and 25499 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  3.048151s wall, 18.875000s user + 0.531250s system = 19.406250s CPU (636.7%)

RUN-1004 : used memory is 461 MB, reserved memory is 429 MB, peak memory is 519 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1145/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.013435s wall, 1.140625s user + 0.046875s system = 1.187500s CPU (117.2%)

RUN-1004 : used memory is 281 MB, reserved memory is 247 MB, peak memory is 519 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          809
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1869/1 useful/useless nets, 1647/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 269 (4.00), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 928 instances into 284 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 280 LUT to BLE ...
SYN-4008 : Packed 280 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 232 SEQ (1566 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1414 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 293/472 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  513   out of   8640    5.94%
#reg                  366   out of   8640    4.24%
#le                   516
  #lut only           150   out of    516   29.07%
  #reg only             3   out of    516    0.58%
  #lut&reg            363   out of    516   70.35%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |516   |513   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.411671s wall, 3.296875s user + 0.343750s system = 3.640625s CPU (106.7%)

RUN-1004 : used memory is 291 MB, reserved memory is 262 MB, peak memory is 519 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 128 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 63 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 341 instances
RUN-1001 : 129 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 552 nets have 2 pins
RUN-1001 : 302 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 339 instances, 259 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3929, tnet num: 978, tinst num: 339, tnode num: 4868, tedge num: 6574.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.148017s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (105.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 165389
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.964028
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(371): len = 133740, overlap = 36
PHY-3002 : Step(372): len = 117338, overlap = 36
PHY-3002 : Step(373): len = 109014, overlap = 36
PHY-3002 : Step(374): len = 101719, overlap = 36
PHY-3002 : Step(375): len = 95619.3, overlap = 36
PHY-3002 : Step(376): len = 88113.2, overlap = 29.25
PHY-3002 : Step(377): len = 82822.6, overlap = 29.25
PHY-3002 : Step(378): len = 76388.3, overlap = 31.5
PHY-3002 : Step(379): len = 72017.6, overlap = 33.75
PHY-3002 : Step(380): len = 66978.9, overlap = 33.75
PHY-3002 : Step(381): len = 63517.6, overlap = 33.75
PHY-3002 : Step(382): len = 58949.2, overlap = 33.75
PHY-3002 : Step(383): len = 55904, overlap = 36
PHY-3002 : Step(384): len = 52127.6, overlap = 36
PHY-3002 : Step(385): len = 49570.6, overlap = 36
PHY-3002 : Step(386): len = 46469.8, overlap = 36.5
PHY-3002 : Step(387): len = 44283.3, overlap = 36.25
PHY-3002 : Step(388): len = 41762, overlap = 36.75
PHY-3002 : Step(389): len = 39993.6, overlap = 36.75
PHY-3002 : Step(390): len = 38003.5, overlap = 36.25
PHY-3002 : Step(391): len = 36504.6, overlap = 36.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.22656e-06
PHY-3002 : Step(392): len = 37357.5, overlap = 31.75
PHY-3002 : Step(393): len = 36783.4, overlap = 34
PHY-3002 : Step(394): len = 36468.7, overlap = 32
PHY-3002 : Step(395): len = 35938.8, overlap = 30
PHY-3002 : Step(396): len = 35185.7, overlap = 32.75
PHY-3002 : Step(397): len = 34200.3, overlap = 32.25
PHY-3002 : Step(398): len = 32773.8, overlap = 35.25
PHY-3002 : Step(399): len = 32045.9, overlap = 30.75
PHY-3002 : Step(400): len = 30912.4, overlap = 28.75
PHY-3002 : Step(401): len = 30727.2, overlap = 30.5
PHY-3002 : Step(402): len = 30502.2, overlap = 34.5
PHY-3002 : Step(403): len = 30202.7, overlap = 37.5
PHY-3002 : Step(404): len = 29558.9, overlap = 38
PHY-3002 : Step(405): len = 29280.4, overlap = 38.25
PHY-3002 : Step(406): len = 29110.6, overlap = 33.25
PHY-3002 : Step(407): len = 29110.6, overlap = 32.75
PHY-3002 : Step(408): len = 28876.3, overlap = 35.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.04531e-05
PHY-3002 : Step(409): len = 29660.8, overlap = 33.5
PHY-3002 : Step(410): len = 30007.7, overlap = 33.5
PHY-3002 : Step(411): len = 30327.9, overlap = 33.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.09062e-05
PHY-3002 : Step(412): len = 30914.2, overlap = 31.5
PHY-3002 : Step(413): len = 31239, overlap = 29
PHY-3002 : Step(414): len = 31396.7, overlap = 34.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013708s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (114.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964028
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.91733e-07
PHY-3002 : Step(415): len = 32696.3, overlap = 14.75
PHY-3002 : Step(416): len = 32379.3, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.58347e-06
PHY-3002 : Step(417): len = 32331.9, overlap = 16
PHY-3002 : Step(418): len = 32331.9, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.16693e-06
PHY-3002 : Step(419): len = 32286.5, overlap = 16
PHY-3002 : Step(420): len = 32340.2, overlap = 15.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964028
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.65031e-06
PHY-3002 : Step(421): len = 32304.4, overlap = 31.25
PHY-3002 : Step(422): len = 32465.6, overlap = 31.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.13006e-05
PHY-3002 : Step(423): len = 32423.4, overlap = 31.25
PHY-3002 : Step(424): len = 32553, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.48747e-05
PHY-3002 : Step(425): len = 32600.2, overlap = 29.75
PHY-3002 : Step(426): len = 33484, overlap = 27
PHY-3002 : Step(427): len = 33825.9, overlap = 25
PHY-3002 : Step(428): len = 34148.2, overlap = 24.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.97494e-05
PHY-3002 : Step(429): len = 34127.1, overlap = 24.5
PHY-3002 : Step(430): len = 34200.5, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.38872e-05
PHY-3002 : Step(431): len = 34439.1, overlap = 24.25
PHY-3002 : Step(432): len = 35267.2, overlap = 21
PHY-3002 : Step(433): len = 35795.4, overlap = 20.5
PHY-3002 : Step(434): len = 36061, overlap = 20.25
PHY-3002 : Step(435): len = 35984.7, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.059606s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (183.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964028
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00017406
PHY-3002 : Step(436): len = 37669, overlap = 11.5
PHY-3002 : Step(437): len = 36957.9, overlap = 17.5
PHY-3002 : Step(438): len = 36927.3, overlap = 20
PHY-3002 : Step(439): len = 36928.4, overlap = 18
PHY-3002 : Step(440): len = 36923.9, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00034812
PHY-3002 : Step(441): len = 37128.6, overlap = 16.5
PHY-3002 : Step(442): len = 37433.4, overlap = 16.25
PHY-3002 : Step(443): len = 37595.8, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00069624
PHY-3002 : Step(444): len = 37844, overlap = 14.25
PHY-3002 : Step(445): len = 37946.1, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009798s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (159.5%)

PHY-3001 : Legalized: Len = 39132.3, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 2.
PHY-3001 : Final: Len = 39092.3, Over = 0
RUN-1003 : finish command "place" in  3.083048s wall, 4.078125s user + 4.203125s system = 8.281250s CPU (268.6%)

RUN-1004 : used memory is 297 MB, reserved memory is 268 MB, peak memory is 519 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 351 to 283
PHY-1001 : Pin misalignment score is improved from 283 to 281
PHY-1001 : Pin misalignment score is improved from 281 to 281
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 341 instances
RUN-1001 : 129 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 552 nets have 2 pins
RUN-1001 : 302 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78904, over cnt = 26(0%), over = 32, worst = 2
PHY-1002 : len = 79064, over cnt = 12(0%), over = 14, worst = 2
PHY-1002 : len = 78824, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 78504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.306304s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (117.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 222 to 56
PHY-1001 : End pin swap;  0.057502s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.7%)

PHY-1001 : End global routing;  0.977015s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (108.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.183099s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 141056, over cnt = 57(0%), over = 57, worst = 1
PHY-1001 : End Routed; 3.241613s wall, 2.593750s user + 1.265625s system = 3.859375s CPU (119.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 140608, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 1; 0.099682s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (94.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 140608, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.025177s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 140656, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.021862s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 140672, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 140672
PHY-1001 : End DR Iter 4; 0.016461s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (189.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.246806s wall, 4.515625s user + 1.500000s system = 6.015625s CPU (114.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.424920s wall, 5.765625s user + 1.531250s system = 7.296875s CPU (113.6%)

RUN-1004 : used memory is 296 MB, reserved memory is 263 MB, peak memory is 519 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  513   out of   8640    5.94%
#reg                  366   out of   8640    4.24%
#le                   516
  #lut only           150   out of    516   29.07%
  #reg only             3   out of    516    0.58%
  #lut&reg            363   out of    516   70.35%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3929, tnet num: 978, tinst num: 339, tnode num: 4868, tedge num: 6574.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 341
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 980, pip num: 9631
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 957 valid insts, and 25814 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  2.880441s wall, 17.796875s user + 0.484375s system = 18.281250s CPU (634.7%)

RUN-1004 : used memory is 468 MB, reserved memory is 436 MB, peak memory is 525 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1145/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.027870s wall, 1.062500s user + 0.062500s system = 1.125000s CPU (109.4%)

RUN-1004 : used memory is 297 MB, reserved memory is 268 MB, peak memory is 525 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          809
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 66%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1869/1 useful/useless nets, 1647/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 270 (4.00), #lev = 9 (2.82)
SYN-3001 : Mapper mapped 928 instances into 285 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 281 LUT to BLE ...
SYN-4008 : Packed 281 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 231 SEQ (1580 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1429 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 91 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 294/473 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  515   out of   8640    5.96%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             3   out of    518    0.58%
  #lut&reg            363   out of    518   70.08%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |518   |515   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.386691s wall, 3.343750s user + 0.250000s system = 3.593750s CPU (106.1%)

RUN-1004 : used memory is 307 MB, reserved memory is 280 MB, peak memory is 525 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 63 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 981 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 304 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 260 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3937, tnet num: 979, tinst num: 340, tnode num: 4877, tedge num: 6587.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.139316s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (112.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 160464
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(446): len = 134435, overlap = 36
PHY-3002 : Step(447): len = 125878, overlap = 36
PHY-3002 : Step(448): len = 117151, overlap = 36
PHY-3002 : Step(449): len = 110806, overlap = 36
PHY-3002 : Step(450): len = 102475, overlap = 36
PHY-3002 : Step(451): len = 96867.5, overlap = 36
PHY-3002 : Step(452): len = 88998.7, overlap = 29.25
PHY-3002 : Step(453): len = 84329.8, overlap = 29.25
PHY-3002 : Step(454): len = 77064.2, overlap = 33.75
PHY-3002 : Step(455): len = 72920.5, overlap = 33.75
PHY-3002 : Step(456): len = 67177.6, overlap = 33.75
PHY-3002 : Step(457): len = 63710.9, overlap = 36
PHY-3002 : Step(458): len = 59297.4, overlap = 36
PHY-3002 : Step(459): len = 56375.6, overlap = 36
PHY-3002 : Step(460): len = 52697.2, overlap = 36
PHY-3002 : Step(461): len = 50139.8, overlap = 36
PHY-3002 : Step(462): len = 47036.6, overlap = 36
PHY-3002 : Step(463): len = 44858.6, overlap = 33.75
PHY-3002 : Step(464): len = 42546, overlap = 34.25
PHY-3002 : Step(465): len = 40861.9, overlap = 34
PHY-3002 : Step(466): len = 39036.5, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.40129e-06
PHY-3002 : Step(467): len = 39220.9, overlap = 30
PHY-3002 : Step(468): len = 38465.7, overlap = 30
PHY-3002 : Step(469): len = 38106.2, overlap = 30
PHY-3002 : Step(470): len = 37404.9, overlap = 29.75
PHY-3002 : Step(471): len = 36295.6, overlap = 30.75
PHY-3002 : Step(472): len = 35047.3, overlap = 30.75
PHY-3002 : Step(473): len = 33815.3, overlap = 31.5
PHY-3002 : Step(474): len = 32779.5, overlap = 31.25
PHY-3002 : Step(475): len = 31957.7, overlap = 27.75
PHY-3002 : Step(476): len = 30831.3, overlap = 29
PHY-3002 : Step(477): len = 30415.8, overlap = 24
PHY-3002 : Step(478): len = 29564.6, overlap = 23.75
PHY-3002 : Step(479): len = 29355.1, overlap = 26
PHY-3002 : Step(480): len = 29177.1, overlap = 24
PHY-3002 : Step(481): len = 28955.9, overlap = 31
PHY-3002 : Step(482): len = 28554.9, overlap = 29.75
PHY-3002 : Step(483): len = 28591.7, overlap = 30.25
PHY-3002 : Step(484): len = 28537.3, overlap = 33.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.80257e-06
PHY-3002 : Step(485): len = 29036.9, overlap = 28.5
PHY-3002 : Step(486): len = 29218, overlap = 28.25
PHY-3002 : Step(487): len = 29225.4, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.76051e-05
PHY-3002 : Step(488): len = 29880.2, overlap = 25.5
PHY-3002 : Step(489): len = 30050.9, overlap = 25.5
PHY-3002 : Step(490): len = 29991.6, overlap = 24.5
PHY-3002 : Step(491): len = 30084.7, overlap = 24.25
PHY-3002 : Step(492): len = 30339.5, overlap = 26.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014680s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (106.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.52018e-07
PHY-3002 : Step(493): len = 31829.2, overlap = 11
PHY-3002 : Step(494): len = 31646.2, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.30404e-06
PHY-3002 : Step(495): len = 31546.5, overlap = 12.5
PHY-3002 : Step(496): len = 31546.5, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.60807e-06
PHY-3002 : Step(497): len = 31569.1, overlap = 11.75
PHY-3002 : Step(498): len = 31569.1, overlap = 11.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.81647e-06
PHY-3002 : Step(499): len = 31596.7, overlap = 26.5
PHY-3002 : Step(500): len = 31567.5, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.20951e-06
PHY-3002 : Step(501): len = 31758.6, overlap = 27.25
PHY-3002 : Step(502): len = 32094.2, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.6419e-05
PHY-3002 : Step(503): len = 32179.4, overlap = 25.75
PHY-3002 : Step(504): len = 32438.9, overlap = 24
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.6248e-05
PHY-3002 : Step(505): len = 32485.4, overlap = 23.5
PHY-3002 : Step(506): len = 32732.8, overlap = 23
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.27486e-05
PHY-3002 : Step(507): len = 32832.4, overlap = 23
PHY-3002 : Step(508): len = 33857.3, overlap = 21.25
PHY-3002 : Step(509): len = 34454, overlap = 18.5
PHY-3002 : Step(510): len = 34629, overlap = 17.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.54973e-05
PHY-3002 : Step(511): len = 34598, overlap = 18.25
PHY-3002 : Step(512): len = 34647.8, overlap = 19.75
PHY-3002 : Step(513): len = 34766.2, overlap = 20
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000110411
PHY-3002 : Step(514): len = 35268.9, overlap = 19.75
PHY-3002 : Step(515): len = 35475.6, overlap = 19.75
PHY-3002 : Step(516): len = 35756.1, overlap = 19.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000220822
PHY-3002 : Step(517): len = 35861, overlap = 18
PHY-3002 : Step(518): len = 36306.7, overlap = 18.25
PHY-3002 : Step(519): len = 36523.3, overlap = 18.25
PHY-3002 : Step(520): len = 36651.5, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.195716s wall, 0.156250s user + 0.265625s system = 0.421875s CPU (215.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000247101
PHY-3002 : Step(521): len = 37388.1, overlap = 6
PHY-3002 : Step(522): len = 36548.7, overlap = 12.75
PHY-3002 : Step(523): len = 36490, overlap = 15.75
PHY-3002 : Step(524): len = 36530.3, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000494201
PHY-3002 : Step(525): len = 36800.9, overlap = 16
PHY-3002 : Step(526): len = 36875, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000988402
PHY-3002 : Step(527): len = 36974.2, overlap = 15.25
PHY-3002 : Step(528): len = 37153.1, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009660s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (161.8%)

PHY-3001 : Legalized: Len = 37942.9, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 37953.9, Over = 0
RUN-1003 : finish command "place" in  3.530955s wall, 4.281250s user + 4.750000s system = 9.031250s CPU (255.8%)

RUN-1004 : used memory is 313 MB, reserved memory is 286 MB, peak memory is 525 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 347 to 281
PHY-1001 : Pin misalignment score is improved from 281 to 277
PHY-1001 : Pin misalignment score is improved from 277 to 275
PHY-1001 : Pin misalignment score is improved from 275 to 275
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 981 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 304 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77336, over cnt = 35(0%), over = 39, worst = 2
PHY-1002 : len = 77544, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 77616, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 76584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.300059s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (125.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 221 to 53
PHY-1001 : End pin swap;  0.052912s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.6%)

PHY-1001 : End global routing;  0.958947s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (110.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.184390s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 142072, over cnt = 63(0%), over = 63, worst = 1
PHY-1001 : End Routed; 3.275840s wall, 3.109375s user + 0.937500s system = 4.046875s CPU (123.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 141288, over cnt = 24(0%), over = 24, worst = 1
PHY-1001 : End DR Iter 1; 0.123603s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (101.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 141056, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.048078s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (97.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 141080, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 141080
PHY-1001 : End DR Iter 3; 0.024334s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (192.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.394611s wall, 5.140625s user + 1.109375s system = 6.250000s CPU (115.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.580043s wall, 6.375000s user + 1.187500s system = 7.562500s CPU (114.9%)

RUN-1004 : used memory is 345 MB, reserved memory is 316 MB, peak memory is 525 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  515   out of   8640    5.96%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             3   out of    518    0.58%
  #lut&reg            363   out of    518   70.08%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3937, tnet num: 979, tinst num: 340, tnode num: 4877, tedge num: 6587.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 981, pip num: 9639
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 955 valid insts, and 25826 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  2.948345s wall, 18.046875s user + 0.421875s system = 18.468750s CPU (626.4%)

RUN-1004 : used memory is 477 MB, reserved memory is 446 MB, peak memory is 536 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1145/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.089351s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (110.4%)

RUN-1004 : used memory is 359 MB, reserved memory is 328 MB, peak memory is 536 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          809
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1869/1 useful/useless nets, 1647/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 269 (4.00), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 928 instances into 284 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 280 LUT to BLE ...
SYN-4008 : Packed 280 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 232 SEQ (1566 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1414 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 293/472 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  515   out of   8640    5.96%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             3   out of    518    0.58%
  #lut&reg            363   out of    518   70.08%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |518   |515   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.411780s wall, 3.343750s user + 0.343750s system = 3.687500s CPU (108.1%)

RUN-1004 : used memory is 359 MB, reserved memory is 326 MB, peak memory is 536 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 63 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 549 nets have 2 pins
RUN-1001 : 304 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 260 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3938, tnet num: 978, tinst num: 340, tnode num: 4878, tedge num: 6591.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.171187s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (127.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 169182
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(529): len = 135861, overlap = 36
PHY-3002 : Step(530): len = 117936, overlap = 36
PHY-3002 : Step(531): len = 111055, overlap = 36
PHY-3002 : Step(532): len = 101316, overlap = 36
PHY-3002 : Step(533): len = 95890.3, overlap = 36
PHY-3002 : Step(534): len = 87301, overlap = 29.25
PHY-3002 : Step(535): len = 82567.2, overlap = 31.5
PHY-3002 : Step(536): len = 75876.4, overlap = 33.75
PHY-3002 : Step(537): len = 71972.2, overlap = 33.75
PHY-3002 : Step(538): len = 66738.2, overlap = 31.5
PHY-3002 : Step(539): len = 63616, overlap = 31.5
PHY-3002 : Step(540): len = 58974.5, overlap = 33.75
PHY-3002 : Step(541): len = 56483, overlap = 33.75
PHY-3002 : Step(542): len = 52358.1, overlap = 36
PHY-3002 : Step(543): len = 50331.4, overlap = 36
PHY-3002 : Step(544): len = 47338.7, overlap = 36
PHY-3002 : Step(545): len = 45676.1, overlap = 36
PHY-3002 : Step(546): len = 43251.9, overlap = 36
PHY-3002 : Step(547): len = 41769.8, overlap = 36.25
PHY-3002 : Step(548): len = 39801.9, overlap = 36.75
PHY-3002 : Step(549): len = 38442.2, overlap = 37
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.2106e-06
PHY-3002 : Step(550): len = 39560.3, overlap = 32.5
PHY-3002 : Step(551): len = 38996.2, overlap = 33.75
PHY-3002 : Step(552): len = 38616.6, overlap = 34.25
PHY-3002 : Step(553): len = 38071.3, overlap = 37
PHY-3002 : Step(554): len = 36998.5, overlap = 40
PHY-3002 : Step(555): len = 35873.3, overlap = 40.5
PHY-3002 : Step(556): len = 34591, overlap = 40.5
PHY-3002 : Step(557): len = 33472.8, overlap = 41.5
PHY-3002 : Step(558): len = 32321.1, overlap = 41.75
PHY-3002 : Step(559): len = 31797.2, overlap = 37.5
PHY-3002 : Step(560): len = 31160.8, overlap = 34.5
PHY-3002 : Step(561): len = 30574.4, overlap = 38.75
PHY-3002 : Step(562): len = 29760.5, overlap = 39.25
PHY-3002 : Step(563): len = 28923.1, overlap = 44
PHY-3002 : Step(564): len = 28727.5, overlap = 43.75
PHY-3002 : Step(565): len = 28742.6, overlap = 42.5
PHY-3002 : Step(566): len = 28637.6, overlap = 40.25
PHY-3002 : Step(567): len = 28326.1, overlap = 39.5
PHY-3002 : Step(568): len = 28042.6, overlap = 36.5
PHY-3002 : Step(569): len = 27929, overlap = 35.25
PHY-3002 : Step(570): len = 27999.5, overlap = 36.75
PHY-3002 : Step(571): len = 28013.5, overlap = 36.75
PHY-3002 : Step(572): len = 28041, overlap = 36
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.42119e-06
PHY-3002 : Step(573): len = 28516.5, overlap = 31.75
PHY-3002 : Step(574): len = 28822.8, overlap = 27.25
PHY-3002 : Step(575): len = 28953.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.68424e-05
PHY-3002 : Step(576): len = 29052.5, overlap = 24.75
PHY-3002 : Step(577): len = 29182.7, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011561s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (135.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.7543e-07
PHY-3002 : Step(578): len = 32776.9, overlap = 12.75
PHY-3002 : Step(579): len = 32536.5, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.15086e-06
PHY-3002 : Step(580): len = 32444.6, overlap = 15.5
PHY-3002 : Step(581): len = 32462, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.30172e-06
PHY-3002 : Step(582): len = 32406.1, overlap = 15.25
PHY-3002 : Step(583): len = 32420.2, overlap = 15.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.87861e-06
PHY-3002 : Step(584): len = 32391.2, overlap = 27.75
PHY-3002 : Step(585): len = 32513.6, overlap = 27.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.75721e-06
PHY-3002 : Step(586): len = 32519.2, overlap = 27
PHY-3002 : Step(587): len = 32564.7, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.32349e-06
PHY-3002 : Step(588): len = 32582.3, overlap = 26.25
PHY-3002 : Step(589): len = 32633.5, overlap = 26.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.04675e-05
PHY-3002 : Step(590): len = 32642.3, overlap = 26.5
PHY-3002 : Step(591): len = 32877.9, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.49155e-05
PHY-3002 : Step(592): len = 32806.1, overlap = 26
PHY-3002 : Step(593): len = 33196.9, overlap = 26.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.17344e-05
PHY-3002 : Step(594): len = 33184, overlap = 26.75
PHY-3002 : Step(595): len = 33472.1, overlap = 26.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.01846e-05
PHY-3002 : Step(596): len = 33414.4, overlap = 26.25
PHY-3002 : Step(597): len = 34448.4, overlap = 23
PHY-3002 : Step(598): len = 34850.3, overlap = 21
PHY-3002 : Step(599): len = 35136.2, overlap = 22.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.03691e-05
PHY-3002 : Step(600): len = 35210.9, overlap = 22.25
PHY-3002 : Step(601): len = 35252, overlap = 22.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000108384
PHY-3002 : Step(602): len = 35521.9, overlap = 21.75
PHY-3002 : Step(603): len = 35756.6, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.089248s wall, 0.140625s user + 0.125000s system = 0.265625s CPU (297.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000209543
PHY-3002 : Step(604): len = 37610.2, overlap = 13.5
PHY-3002 : Step(605): len = 37105.5, overlap = 17.25
PHY-3002 : Step(606): len = 37215.9, overlap = 17.5
PHY-3002 : Step(607): len = 37241.4, overlap = 16.75
PHY-3002 : Step(608): len = 37110, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000419085
PHY-3002 : Step(609): len = 37145.5, overlap = 15.75
PHY-3002 : Step(610): len = 37190.7, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000706461
PHY-3002 : Step(611): len = 37326.5, overlap = 16
PHY-3002 : Step(612): len = 37544.8, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009110s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (171.5%)

PHY-3001 : Legalized: Len = 38478.1, Over = 0
PHY-3001 : Spreading special nets. 6 out of 1330 tiles have overflows.
PHY-3001 : 6 instances has been re-located, deltaX = 7, deltaY = 3.
PHY-3001 : Final: Len = 38773.1, Over = 0
RUN-1003 : finish command "place" in  3.450785s wall, 4.421875s user + 5.125000s system = 9.546875s CPU (276.7%)

RUN-1004 : used memory is 359 MB, reserved memory is 326 MB, peak memory is 536 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 352 to 280
PHY-1001 : Pin misalignment score is improved from 280 to 277
PHY-1001 : Pin misalignment score is improved from 277 to 277
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 549 nets have 2 pins
RUN-1001 : 304 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 82616, over cnt = 47(0%), over = 55, worst = 3
PHY-1002 : len = 83096, over cnt = 11(0%), over = 13, worst = 3
PHY-1002 : len = 83048, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 82568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.309139s wall, 0.296875s user + 0.062500s system = 0.359375s CPU (116.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 221 to 52
PHY-1001 : End pin swap;  0.064889s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (120.4%)

PHY-1001 : End global routing;  0.989813s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (108.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.187551s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (108.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 143344, over cnt = 53(0%), over = 53, worst = 1
PHY-1001 : End Routed; 3.463224s wall, 3.343750s user + 0.843750s system = 4.187500s CPU (120.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 142528, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.097032s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 141848, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 2; 0.050014s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (93.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 142072, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.020504s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (152.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 142136, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 142136
PHY-1001 : End DR Iter 4; 0.021124s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (74.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.408211s wall, 5.265625s user + 0.968750s system = 6.234375s CPU (115.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.599113s wall, 6.453125s user + 1.062500s system = 7.515625s CPU (113.9%)

RUN-1004 : used memory is 357 MB, reserved memory is 325 MB, peak memory is 536 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  515   out of   8640    5.96%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             3   out of    518    0.58%
  #lut&reg            363   out of    518   70.08%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3938, tnet num: 978, tinst num: 340, tnode num: 4878, tedge num: 6591.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 980, pip num: 9662
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 950 valid insts, and 25931 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  3.172404s wall, 18.390625s user + 0.390625s system = 18.781250s CPU (592.0%)

RUN-1004 : used memory is 485 MB, reserved memory is 453 MB, peak memory is 543 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1160/447 useful/useless nets, 919/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.029808s wall, 1.062500s user + 0.140625s system = 1.203125s CPU (116.8%)

RUN-1004 : used memory is 365 MB, reserved memory is 332 MB, peak memory is 543 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          809
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1898/1 useful/useless nets, 1664/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 270 (4.00), #lev = 9 (2.82)
SYN-3001 : Mapper mapped 930 instances into 285 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 131 adder to BLE ...
SYN-4008 : Packed 131 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 281 LUT to BLE ...
SYN-4008 : Packed 281 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 233 SEQ (1552 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1399 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 102 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 294/480 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  529   out of   8640    6.12%
#reg                  366   out of   8640    4.24%
#le                   535
  #lut only           169   out of    535   31.59%
  #reg only             6   out of    535    1.12%
  #lut&reg            360   out of    535   67.29%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |535   |529   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.472841s wall, 3.359375s user + 0.203125s system = 3.562500s CPU (102.6%)

RUN-1004 : used memory is 365 MB, reserved memory is 332 MB, peak memory is 543 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 128 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 61 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 43 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 350 instances
RUN-1001 : 134 mslices, 134 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 998 nets
RUN-1001 : 565 nets have 2 pins
RUN-1001 : 316 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 348 instances, 268 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3988, tnet num: 996, tinst num: 348, tnode num: 4931, tedge num: 6694.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 996 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.157101s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (109.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 175063
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962778
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(613): len = 142210, overlap = 36
PHY-3002 : Step(614): len = 125696, overlap = 36
PHY-3002 : Step(615): len = 118378, overlap = 36
PHY-3002 : Step(616): len = 106685, overlap = 36
PHY-3002 : Step(617): len = 100453, overlap = 36
PHY-3002 : Step(618): len = 89423.3, overlap = 29.25
PHY-3002 : Step(619): len = 83971.7, overlap = 31.5
PHY-3002 : Step(620): len = 76450.5, overlap = 33.75
PHY-3002 : Step(621): len = 72185.4, overlap = 33.75
PHY-3002 : Step(622): len = 66153.6, overlap = 31.5
PHY-3002 : Step(623): len = 62576.7, overlap = 31.5
PHY-3002 : Step(624): len = 58083, overlap = 36
PHY-3002 : Step(625): len = 55079.7, overlap = 36
PHY-3002 : Step(626): len = 51540.4, overlap = 36
PHY-3002 : Step(627): len = 49016.8, overlap = 36
PHY-3002 : Step(628): len = 46239.3, overlap = 36.25
PHY-3002 : Step(629): len = 44120.6, overlap = 36.75
PHY-3002 : Step(630): len = 41884.7, overlap = 37.25
PHY-3002 : Step(631): len = 40122.1, overlap = 38
PHY-3002 : Step(632): len = 38406.1, overlap = 38
PHY-3002 : Step(633): len = 36910.9, overlap = 37.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.96845e-06
PHY-3002 : Step(634): len = 38759.6, overlap = 29.5
PHY-3002 : Step(635): len = 38323.2, overlap = 31.75
PHY-3002 : Step(636): len = 36631, overlap = 25.5
PHY-3002 : Step(637): len = 35445.7, overlap = 31.5
PHY-3002 : Step(638): len = 34111.4, overlap = 37.25
PHY-3002 : Step(639): len = 33497.9, overlap = 31
PHY-3002 : Step(640): len = 33046, overlap = 37
PHY-3002 : Step(641): len = 32624.9, overlap = 35.5
PHY-3002 : Step(642): len = 31921.5, overlap = 34.5
PHY-3002 : Step(643): len = 31830.7, overlap = 34
PHY-3002 : Step(644): len = 31018.6, overlap = 35.5
PHY-3002 : Step(645): len = 30963.3, overlap = 31
PHY-3002 : Step(646): len = 30292.5, overlap = 31.25
PHY-3002 : Step(647): len = 29802.4, overlap = 31.5
PHY-3002 : Step(648): len = 29741.4, overlap = 31.5
PHY-3002 : Step(649): len = 29624.3, overlap = 29.5
PHY-3002 : Step(650): len = 29624.3, overlap = 29.5
PHY-3002 : Step(651): len = 29515.2, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39369e-05
PHY-3002 : Step(652): len = 30043.8, overlap = 29.5
PHY-3002 : Step(653): len = 30284.5, overlap = 25
PHY-3002 : Step(654): len = 30342.4, overlap = 22.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.78738e-05
PHY-3002 : Step(655): len = 30717.4, overlap = 20
PHY-3002 : Step(656): len = 30950.9, overlap = 19.5
PHY-3002 : Step(657): len = 30952.1, overlap = 18.75
PHY-3002 : Step(658): len = 30749.8, overlap = 18
PHY-3002 : Step(659): len = 30746.2, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013354s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (234.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962778
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.09609e-07
PHY-3002 : Step(660): len = 35446.3, overlap = 12.75
PHY-3002 : Step(661): len = 35277.1, overlap = 13.75
PHY-3002 : Step(662): len = 35282, overlap = 14.25
PHY-3002 : Step(663): len = 35190.6, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61922e-06
PHY-3002 : Step(664): len = 35028.1, overlap = 13.75
PHY-3002 : Step(665): len = 34831.6, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.23843e-06
PHY-3002 : Step(666): len = 34793.8, overlap = 15
PHY-3002 : Step(667): len = 34939.4, overlap = 14
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962778
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.50381e-06
PHY-3002 : Step(668): len = 34931.4, overlap = 27
PHY-3002 : Step(669): len = 34941.4, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.34003e-06
PHY-3002 : Step(670): len = 34973, overlap = 27.25
PHY-3002 : Step(671): len = 35139.5, overlap = 26.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.23278e-05
PHY-3002 : Step(672): len = 35108.6, overlap = 26.25
PHY-3002 : Step(673): len = 35615.7, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.34285e-05
PHY-3002 : Step(674): len = 35637.1, overlap = 25.5
PHY-3002 : Step(675): len = 36280.1, overlap = 22
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.4595e-05
PHY-3002 : Step(676): len = 36272.7, overlap = 21.5
PHY-3002 : Step(677): len = 37526.2, overlap = 19
PHY-3002 : Step(678): len = 37812.4, overlap = 18.5
PHY-3002 : Step(679): len = 37940.6, overlap = 17.25
PHY-3002 : Step(680): len = 37808.1, overlap = 16.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.059338s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (158.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962778
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000212028
PHY-3002 : Step(681): len = 40137.4, overlap = 14
PHY-3002 : Step(682): len = 39884.8, overlap = 18
PHY-3002 : Step(683): len = 40152.6, overlap = 16.5
PHY-3002 : Step(684): len = 40087.1, overlap = 15
PHY-3002 : Step(685): len = 40032.9, overlap = 14.75
PHY-3002 : Step(686): len = 39855.5, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000424055
PHY-3002 : Step(687): len = 40097.1, overlap = 13.5
PHY-3002 : Step(688): len = 40267.1, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000773685
PHY-3002 : Step(689): len = 40391.7, overlap = 14.75
PHY-3002 : Step(690): len = 40623.2, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009342s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (167.3%)

PHY-3001 : Legalized: Len = 41371.1, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 2, deltaY = 1.
PHY-3001 : Final: Len = 41583.1, Over = 0
RUN-1003 : finish command "place" in  3.200420s wall, 3.828125s user + 4.437500s system = 8.265625s CPU (258.3%)

RUN-1004 : used memory is 366 MB, reserved memory is 332 MB, peak memory is 543 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 370 to 282
PHY-1001 : Pin misalignment score is improved from 282 to 281
PHY-1001 : Pin misalignment score is improved from 281 to 281
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 350 instances
RUN-1001 : 134 mslices, 134 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 998 nets
RUN-1001 : 565 nets have 2 pins
RUN-1001 : 316 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 89464, over cnt = 23(0%), over = 28, worst = 2
PHY-1002 : len = 89648, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 89096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.307014s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (132.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 209 to 55
PHY-1001 : End pin swap;  0.050976s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.0%)

PHY-1001 : End global routing;  0.969786s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (109.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.194189s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (112.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 151808, over cnt = 62(0%), over = 62, worst = 1
PHY-1001 : End Routed; 3.913291s wall, 3.609375s user + 0.765625s system = 4.375000s CPU (111.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 150936, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End DR Iter 1; 0.087273s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (89.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 150488, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 2; 0.051903s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (120.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 150552, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.021159s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (221.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 150568, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 150568
PHY-1001 : End DR Iter 4; 0.021825s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.865947s wall, 5.515625s user + 0.937500s system = 6.453125s CPU (110.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.041862s wall, 6.750000s user + 1.015625s system = 7.765625s CPU (110.3%)

RUN-1004 : used memory is 362 MB, reserved memory is 329 MB, peak memory is 543 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  529   out of   8640    6.12%
#reg                  366   out of   8640    4.24%
#le                   535
  #lut only           169   out of    535   31.59%
  #reg only             6   out of    535    1.12%
  #lut&reg            360   out of    535   67.29%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3988, tnet num: 996, tinst num: 348, tnode num: 4931, tedge num: 6694.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 996 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 350
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 998, pip num: 9810
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 972 valid insts, and 26270 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  2.990564s wall, 18.109375s user + 0.406250s system = 18.515625s CPU (619.1%)

RUN-1004 : used memory is 495 MB, reserved memory is 463 MB, peak memory is 555 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1159/447 useful/useless nets, 919/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.011907s wall, 1.015625s user + 0.109375s system = 1.125000s CPU (111.2%)

RUN-1004 : used memory is 331 MB, reserved memory is 300 MB, peak memory is 555 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          809
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1896/1 useful/useless nets, 1663/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 270 (4.10), #lev = 10 (2.88)
SYN-3001 : Mapper mapped 930 instances into 285 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 130 adder to BLE ...
SYN-4008 : Packed 130 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 281 LUT to BLE ...
SYN-4008 : Packed 281 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 233 SEQ (1552 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1399 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 91 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 294/480 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  533   out of   8640    6.17%
#reg                  366   out of   8640    4.24%
#le                   543
  #lut only           177   out of    543   32.60%
  #reg only            10   out of    543    1.84%
  #lut&reg            356   out of    543   65.56%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |543   |533   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  6.630687s wall, 6.312500s user + 0.765625s system = 7.078125s CPU (106.7%)

RUN-1004 : used memory is 339 MB, reserved memory is 312 MB, peak memory is 555 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 133 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 58 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 354 instances
RUN-1001 : 136 mslices, 136 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 999 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 319 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 352 instances, 272 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4017, tnet num: 997, tinst num: 352, tnode num: 4959, tedge num: 6736.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.154855s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (111.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 165967
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(691): len = 148259, overlap = 36
PHY-3002 : Step(692): len = 138511, overlap = 36
PHY-3002 : Step(693): len = 130253, overlap = 36
PHY-3002 : Step(694): len = 120904, overlap = 36
PHY-3002 : Step(695): len = 113634, overlap = 36
PHY-3002 : Step(696): len = 104801, overlap = 36
PHY-3002 : Step(697): len = 98475.2, overlap = 31.5
PHY-3002 : Step(698): len = 90646.3, overlap = 29.25
PHY-3002 : Step(699): len = 85282, overlap = 29.25
PHY-3002 : Step(700): len = 78535, overlap = 33.75
PHY-3002 : Step(701): len = 74135.8, overlap = 33.75
PHY-3002 : Step(702): len = 68435.7, overlap = 33.75
PHY-3002 : Step(703): len = 64798.9, overlap = 36
PHY-3002 : Step(704): len = 60474.7, overlap = 36
PHY-3002 : Step(705): len = 57386.7, overlap = 36
PHY-3002 : Step(706): len = 53479.7, overlap = 36
PHY-3002 : Step(707): len = 50718, overlap = 36
PHY-3002 : Step(708): len = 47454, overlap = 36.75
PHY-3002 : Step(709): len = 45192.8, overlap = 36.75
PHY-3002 : Step(710): len = 42560.9, overlap = 37
PHY-3002 : Step(711): len = 40624.8, overlap = 37.5
PHY-3002 : Step(712): len = 38602.8, overlap = 38.25
PHY-3002 : Step(713): len = 37084.6, overlap = 39.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.78087e-06
PHY-3002 : Step(714): len = 38328.2, overlap = 31
PHY-3002 : Step(715): len = 38182.9, overlap = 33.5
PHY-3002 : Step(716): len = 37145.3, overlap = 34.75
PHY-3002 : Step(717): len = 36034.7, overlap = 37.25
PHY-3002 : Step(718): len = 34831.3, overlap = 37.75
PHY-3002 : Step(719): len = 34106.3, overlap = 38.25
PHY-3002 : Step(720): len = 33377.7, overlap = 39.5
PHY-3002 : Step(721): len = 32644.3, overlap = 40
PHY-3002 : Step(722): len = 32174.6, overlap = 39.5
PHY-3002 : Step(723): len = 31726.1, overlap = 35.25
PHY-3002 : Step(724): len = 31428.7, overlap = 39.75
PHY-3002 : Step(725): len = 31139.1, overlap = 39.75
PHY-3002 : Step(726): len = 30839.6, overlap = 40
PHY-3002 : Step(727): len = 30417.2, overlap = 40.75
PHY-3002 : Step(728): len = 29989, overlap = 42.25
PHY-3002 : Step(729): len = 29736.5, overlap = 42.25
PHY-3002 : Step(730): len = 29632.3, overlap = 43.5
PHY-3002 : Step(731): len = 29586.9, overlap = 43.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15617e-05
PHY-3002 : Step(732): len = 30398.5, overlap = 43.25
PHY-3002 : Step(733): len = 30702.9, overlap = 42
PHY-3002 : Step(734): len = 31091.7, overlap = 41.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.31235e-05
PHY-3002 : Step(735): len = 31601.5, overlap = 43.25
PHY-3002 : Step(736): len = 31863.7, overlap = 38.75
PHY-3002 : Step(737): len = 32138, overlap = 37.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022657s wall, 0.015625s user + 0.093750s system = 0.109375s CPU (482.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.25465e-07
PHY-3002 : Step(738): len = 34270.5, overlap = 15.75
PHY-3002 : Step(739): len = 34016.5, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.25093e-06
PHY-3002 : Step(740): len = 34038.2, overlap = 17
PHY-3002 : Step(741): len = 34038.2, overlap = 17
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.30526e-06
PHY-3002 : Step(742): len = 33995.7, overlap = 29.5
PHY-3002 : Step(743): len = 33995.7, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024502s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (191.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000298973
PHY-3002 : Step(744): len = 44093.4, overlap = 19
PHY-3002 : Step(745): len = 43375.7, overlap = 19.25
PHY-3002 : Step(746): len = 43243.9, overlap = 17.25
PHY-3002 : Step(747): len = 43062.7, overlap = 18
PHY-3002 : Step(748): len = 42524.1, overlap = 16.25
PHY-3002 : Step(749): len = 42089.7, overlap = 15.5
PHY-3002 : Step(750): len = 41827.4, overlap = 15.25
PHY-3002 : Step(751): len = 41560.4, overlap = 13.75
PHY-3002 : Step(752): len = 41370, overlap = 14.25
PHY-3002 : Step(753): len = 41039.8, overlap = 13
PHY-3002 : Step(754): len = 40747.5, overlap = 15.5
PHY-3002 : Step(755): len = 40615.4, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000559008
PHY-3002 : Step(756): len = 41103.2, overlap = 13.25
PHY-3002 : Step(757): len = 41463, overlap = 12.5
PHY-3002 : Step(758): len = 41464.7, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111802
PHY-3002 : Step(759): len = 41660.4, overlap = 12.5
PHY-3002 : Step(760): len = 41922.2, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010108s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 42312.4, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 5, deltaY = 4.
PHY-3001 : Final: Len = 42412, Over = 0
RUN-1003 : finish command "place" in  3.539342s wall, 4.796875s user + 4.593750s system = 9.390625s CPU (265.3%)

RUN-1004 : used memory is 345 MB, reserved memory is 316 MB, peak memory is 555 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 382 to 301
PHY-1001 : Pin misalignment score is improved from 301 to 292
PHY-1001 : Pin misalignment score is improved from 292 to 292
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 354 instances
RUN-1001 : 136 mslices, 136 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 999 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 319 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 87056, over cnt = 30(0%), over = 36, worst = 2
PHY-1002 : len = 87200, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 87224, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 86384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.388929s wall, 0.343750s user + 0.140625s system = 0.484375s CPU (124.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 211 to 56
PHY-1001 : End pin swap;  0.060876s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.7%)

PHY-1001 : End global routing;  1.196658s wall, 1.093750s user + 0.203125s system = 1.296875s CPU (108.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.149372s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 150280, over cnt = 80(0%), over = 80, worst = 1
PHY-1001 : End Routed; 4.069017s wall, 3.531250s user + 1.453125s system = 4.984375s CPU (122.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 148832, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 1; 0.112245s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (111.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 148464, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.058229s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (107.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 148520, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 148520
PHY-1001 : End DR Iter 3; 0.019546s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.072819s wall, 5.468750s user + 1.546875s system = 7.015625s CPU (115.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.482537s wall, 6.781250s user + 1.812500s system = 8.593750s CPU (114.9%)

RUN-1004 : used memory is 365 MB, reserved memory is 333 MB, peak memory is 555 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  533   out of   8640    6.17%
#reg                  366   out of   8640    4.24%
#le                   543
  #lut only           177   out of    543   32.60%
  #reg only            10   out of    543    1.84%
  #lut&reg            356   out of    543   65.56%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4017, tnet num: 997, tinst num: 352, tnode num: 4959, tedge num: 6736.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 354
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 999, pip num: 9997
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 966 valid insts, and 26740 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  2.837595s wall, 17.343750s user + 0.390625s system = 17.734375s CPU (625.0%)

RUN-1004 : used memory is 491 MB, reserved memory is 459 MB, peak memory is 555 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 165 distributor mux.
SYN-1016 : Merged 279 instances.
SYN-1015 : Optimize round 1, 1093 better
SYN-1014 : Optimize round 2
SYN-1032 : 1164/459 useful/useless nets, 924/324 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 357 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.050964s wall, 1.109375s user + 0.093750s system = 1.203125s CPU (114.5%)

RUN-1004 : used memory is 373 MB, reserved memory is 340 MB, peak memory is 555 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          812
  #and                215
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 19
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |433    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1016 : Merged 6 instances.
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1907/1 useful/useless nets, 1674/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 277 (4.09), #lev = 10 (2.74)
SYN-3001 : Mapper mapped 941 instances into 292 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 130 adder to BLE ...
SYN-4008 : Packed 130 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 288 LUT to BLE ...
SYN-4008 : Packed 288 LUT and 44 SEQ to BLE.
SYN-4003 : Packing 290 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (290 nodes)...
SYN-4004 : #1: Packed 226 SEQ (1545 nodes)...
SYN-4004 : #2: Packed 276 SEQ (1399 nodes)...
SYN-4004 : #3: Packed 278 SEQ (689 nodes)...
SYN-4005 : Packed 278 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 12 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/486 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  538   out of   8640    6.23%
#reg                  366   out of   8640    4.24%
#le                   546
  #lut only           180   out of    546   32.97%
  #reg only             8   out of    546    1.47%
  #lut&reg            358   out of    546   65.57%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |546   |538   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  5.624722s wall, 5.328125s user + 0.515625s system = 5.843750s CPU (103.9%)

RUN-1004 : used memory is 373 MB, reserved memory is 340 MB, peak memory is 555 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 130 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 61 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 356 instances
RUN-1001 : 137 mslices, 137 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 999 nets
RUN-1001 : 558 nets have 2 pins
RUN-1001 : 312 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 354 instances, 274 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4030, tnet num: 997, tinst num: 354, tnode num: 4972, tedge num: 6763.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.156769s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (119.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 168399
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(761): len = 158228, overlap = 36
PHY-3002 : Step(762): len = 146513, overlap = 36
PHY-3002 : Step(763): len = 137934, overlap = 36
PHY-3002 : Step(764): len = 126834, overlap = 36
PHY-3002 : Step(765): len = 119377, overlap = 36
PHY-3002 : Step(766): len = 109980, overlap = 36
PHY-3002 : Step(767): len = 103488, overlap = 33.75
PHY-3002 : Step(768): len = 94593.9, overlap = 33.75
PHY-3002 : Step(769): len = 88766, overlap = 31.5
PHY-3002 : Step(770): len = 80950, overlap = 31.5
PHY-3002 : Step(771): len = 75829.2, overlap = 31.5
PHY-3002 : Step(772): len = 69457.7, overlap = 33.75
PHY-3002 : Step(773): len = 65165.9, overlap = 36
PHY-3002 : Step(774): len = 59653.5, overlap = 36
PHY-3002 : Step(775): len = 55917.9, overlap = 36
PHY-3002 : Step(776): len = 51629.7, overlap = 36
PHY-3002 : Step(777): len = 48468, overlap = 36.25
PHY-3002 : Step(778): len = 45412.8, overlap = 36.5
PHY-3002 : Step(779): len = 42955.9, overlap = 38
PHY-3002 : Step(780): len = 40595.5, overlap = 38.5
PHY-3002 : Step(781): len = 38334.6, overlap = 39.5
PHY-3002 : Step(782): len = 36258.6, overlap = 40
PHY-3002 : Step(783): len = 34433.4, overlap = 40.5
PHY-3002 : Step(784): len = 32858.9, overlap = 40.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.539e-06
PHY-3002 : Step(785): len = 33707.8, overlap = 34.75
PHY-3002 : Step(786): len = 34269, overlap = 34.25
PHY-3002 : Step(787): len = 32975.1, overlap = 31
PHY-3002 : Step(788): len = 32430.4, overlap = 32.75
PHY-3002 : Step(789): len = 30320.8, overlap = 37.5
PHY-3002 : Step(790): len = 29782.8, overlap = 37.75
PHY-3002 : Step(791): len = 29714.8, overlap = 36
PHY-3002 : Step(792): len = 29877.6, overlap = 36.75
PHY-3002 : Step(793): len = 29467, overlap = 37.25
PHY-3002 : Step(794): len = 29129, overlap = 35.25
PHY-3002 : Step(795): len = 29306.7, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.078e-06
PHY-3002 : Step(796): len = 30015.7, overlap = 41
PHY-3002 : Step(797): len = 30289.5, overlap = 38.25
PHY-3002 : Step(798): len = 30506.3, overlap = 36.75
PHY-3002 : Step(799): len = 30598.6, overlap = 36.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.8156e-05
PHY-3002 : Step(800): len = 31010.8, overlap = 36.25
PHY-3002 : Step(801): len = 31295.7, overlap = 33.5
PHY-3002 : Step(802): len = 31707.2, overlap = 35.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016923s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (277.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.77992e-07
PHY-3002 : Step(803): len = 33817.1, overlap = 15.75
PHY-3002 : Step(804): len = 33505.9, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.15598e-06
PHY-3002 : Step(805): len = 33381.7, overlap = 19.25
PHY-3002 : Step(806): len = 33378.8, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.31197e-06
PHY-3002 : Step(807): len = 33332, overlap = 20
PHY-3002 : Step(808): len = 33387.2, overlap = 19
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.42592e-06
PHY-3002 : Step(809): len = 33370.8, overlap = 33
PHY-3002 : Step(810): len = 33370.8, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.35194e-06
PHY-3002 : Step(811): len = 33488.8, overlap = 32.75
PHY-3002 : Step(812): len = 34082.5, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.70388e-06
PHY-3002 : Step(813): len = 34152.2, overlap = 30.5
PHY-3002 : Step(814): len = 34523.7, overlap = 28.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.74078e-05
PHY-3002 : Step(815): len = 34565.9, overlap = 28.25
PHY-3002 : Step(816): len = 34513.4, overlap = 28
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.3763e-05
PHY-3002 : Step(817): len = 34950.9, overlap = 27.25
PHY-3002 : Step(818): len = 35092, overlap = 27
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.43406e-05
PHY-3002 : Step(819): len = 35394.1, overlap = 26.5
PHY-3002 : Step(820): len = 35842.1, overlap = 24.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.30984e-05
PHY-3002 : Step(821): len = 36018.3, overlap = 24
PHY-3002 : Step(822): len = 36663, overlap = 21.75
PHY-3002 : Step(823): len = 37359, overlap = 23
PHY-3002 : Step(824): len = 37779.6, overlap = 21.75
PHY-3002 : Step(825): len = 37783.4, overlap = 22.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000106197
PHY-3002 : Step(826): len = 38019.5, overlap = 22.5
PHY-3002 : Step(827): len = 38525.4, overlap = 20.75
PHY-3002 : Step(828): len = 38725, overlap = 20.5
PHY-3002 : Step(829): len = 38847.6, overlap = 20.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000212394
PHY-3002 : Step(830): len = 39073.6, overlap = 22
PHY-3002 : Step(831): len = 39379.2, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.153653s wall, 0.109375s user + 0.203125s system = 0.312500s CPU (203.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000199938
PHY-3002 : Step(832): len = 40158.1, overlap = 10.5
PHY-3002 : Step(833): len = 39462.4, overlap = 16.25
PHY-3002 : Step(834): len = 39400.4, overlap = 16.5
PHY-3002 : Step(835): len = 39337.7, overlap = 16.75
PHY-3002 : Step(836): len = 39322.6, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000386125
PHY-3002 : Step(837): len = 39518.6, overlap = 15.75
PHY-3002 : Step(838): len = 39660.3, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000690214
PHY-3002 : Step(839): len = 39778.7, overlap = 15.75
PHY-3002 : Step(840): len = 39862.9, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009354s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (167.0%)

PHY-3001 : Legalized: Len = 40677.4, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 2.
PHY-3001 : Final: Len = 40831.4, Over = 0
RUN-1003 : finish command "place" in  3.381821s wall, 4.453125s user + 4.375000s system = 8.828125s CPU (261.0%)

RUN-1004 : used memory is 373 MB, reserved memory is 340 MB, peak memory is 555 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 397 to 314
PHY-1001 : Pin misalignment score is improved from 314 to 305
PHY-1001 : Pin misalignment score is improved from 305 to 304
PHY-1001 : Pin misalignment score is improved from 304 to 304
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 356 instances
RUN-1001 : 137 mslices, 137 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 999 nets
RUN-1001 : 558 nets have 2 pins
RUN-1001 : 312 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 88864, over cnt = 27(0%), over = 32, worst = 2
PHY-1002 : len = 88984, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 88992, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 87776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.307726s wall, 0.296875s user + 0.093750s system = 0.390625s CPU (126.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 212 to 59
PHY-1001 : End pin swap;  0.050592s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (154.4%)

PHY-1001 : End global routing;  0.990048s wall, 1.046875s user + 0.093750s system = 1.140625s CPU (115.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.190715s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (106.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 149864, over cnt = 51(0%), over = 51, worst = 1
PHY-1001 : End Routed; 3.757562s wall, 3.265625s user + 1.203125s system = 4.468750s CPU (118.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 149376, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.089628s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (104.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 149208, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.024944s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (125.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 149232, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 149232
PHY-1001 : End DR Iter 3; 0.016868s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.650616s wall, 5.093750s user + 1.390625s system = 6.484375s CPU (114.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.871779s wall, 6.343750s user + 1.515625s system = 7.859375s CPU (114.4%)

RUN-1004 : used memory is 370 MB, reserved memory is 337 MB, peak memory is 555 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  538   out of   8640    6.23%
#reg                  366   out of   8640    4.24%
#le                   546
  #lut only           180   out of    546   32.97%
  #reg only             8   out of    546    1.47%
  #lut&reg            358   out of    546   65.57%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4030, tnet num: 997, tinst num: 354, tnode num: 4972, tedge num: 6763.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 356
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 999, pip num: 9930
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 973 valid insts, and 26710 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  3.479197s wall, 19.359375s user + 0.406250s system = 19.765625s CPU (568.1%)

RUN-1004 : used memory is 501 MB, reserved memory is 469 MB, peak memory is 562 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1183/435 useful/useless nets, 943/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.036447s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (107.0%)

RUN-1004 : used memory is 380 MB, reserved memory is 348 MB, peak memory is 562 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          809
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             44

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1920/1 useful/useless nets, 1687/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 283 (4.08), #lev = 10 (2.66)
SYN-3001 : Mapper mapped 954 instances into 297 LUTs, name keeping = 46%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 130 adder to BLE ...
SYN-4008 : Packed 130 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 293 LUT to BLE ...
SYN-4008 : Packed 293 LUT and 49 SEQ to BLE.
SYN-4003 : Packing 285 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (285 nodes)...
SYN-4004 : #1: Packed 221 SEQ (1540 nodes)...
SYN-4004 : #2: Packed 271 SEQ (1399 nodes)...
SYN-4004 : #3: Packed 273 SEQ (689 nodes)...
SYN-4005 : Packed 273 SEQ with LUT/SLICE
SYN-4006 : 102 single LUT's are left
SYN-4006 : 12 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 305/491 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  545   out of   8640    6.31%
#reg                  366   out of   8640    4.24%
#le                   551
  #lut only           185   out of    551   33.58%
  #reg only             6   out of    551    1.09%
  #lut&reg            360   out of    551   65.34%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |551   |545   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  6.718884s wall, 6.187500s user + 0.984375s system = 7.171875s CPU (106.7%)

RUN-1004 : used memory is 380 MB, reserved memory is 348 MB, peak memory is 562 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 61 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 358 instances
RUN-1001 : 138 mslices, 138 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 999 nets
RUN-1001 : 556 nets have 2 pins
RUN-1001 : 314 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 356 instances, 276 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4053, tnet num: 997, tinst num: 356, tnode num: 4995, tedge num: 6805.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.158183s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (128.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 170107
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(841): len = 160883, overlap = 36
PHY-3002 : Step(842): len = 143271, overlap = 36
PHY-3002 : Step(843): len = 135036, overlap = 36
PHY-3002 : Step(844): len = 119664, overlap = 36
PHY-3002 : Step(845): len = 112691, overlap = 36
PHY-3002 : Step(846): len = 99861.1, overlap = 31.5
PHY-3002 : Step(847): len = 93992.2, overlap = 33.75
PHY-3002 : Step(848): len = 85582.1, overlap = 33.75
PHY-3002 : Step(849): len = 80922.7, overlap = 33.75
PHY-3002 : Step(850): len = 73098.1, overlap = 31.5
PHY-3002 : Step(851): len = 68968, overlap = 36
PHY-3002 : Step(852): len = 63062, overlap = 36
PHY-3002 : Step(853): len = 59659.2, overlap = 36
PHY-3002 : Step(854): len = 55091.8, overlap = 36
PHY-3002 : Step(855): len = 52122.9, overlap = 36
PHY-3002 : Step(856): len = 48336.4, overlap = 37.5
PHY-3002 : Step(857): len = 45800.3, overlap = 38.25
PHY-3002 : Step(858): len = 43014.8, overlap = 40
PHY-3002 : Step(859): len = 40972.9, overlap = 41
PHY-3002 : Step(860): len = 38763.7, overlap = 40
PHY-3002 : Step(861): len = 36982.4, overlap = 39.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.13578e-06
PHY-3002 : Step(862): len = 38879.9, overlap = 40.5
PHY-3002 : Step(863): len = 38311.3, overlap = 41.25
PHY-3002 : Step(864): len = 36335.5, overlap = 37.75
PHY-3002 : Step(865): len = 35148, overlap = 42.75
PHY-3002 : Step(866): len = 34312, overlap = 44
PHY-3002 : Step(867): len = 33021.4, overlap = 46
PHY-3002 : Step(868): len = 31745, overlap = 47.25
PHY-3002 : Step(869): len = 30591.6, overlap = 43.75
PHY-3002 : Step(870): len = 30222.2, overlap = 43
PHY-3002 : Step(871): len = 30352.5, overlap = 44.5
PHY-3002 : Step(872): len = 30677.6, overlap = 40.25
PHY-3002 : Step(873): len = 30821.6, overlap = 39.75
PHY-3002 : Step(874): len = 31101.8, overlap = 42.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.22716e-05
PHY-3002 : Step(875): len = 31552.8, overlap = 40.25
PHY-3002 : Step(876): len = 31811.2, overlap = 38.25
PHY-3002 : Step(877): len = 32203.8, overlap = 36
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.45431e-05
PHY-3002 : Step(878): len = 33149.5, overlap = 34
PHY-3002 : Step(879): len = 33323.4, overlap = 34
PHY-3002 : Step(880): len = 33123.6, overlap = 31
PHY-3002 : Step(881): len = 33034.7, overlap = 31.25
PHY-3002 : Step(882): len = 33104.1, overlap = 32.75
PHY-3002 : Step(883): len = 33598.1, overlap = 32
PHY-3002 : Step(884): len = 33903.4, overlap = 31.75
PHY-3002 : Step(885): len = 33715.5, overlap = 31.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025938s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (180.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.21457e-06
PHY-3002 : Step(886): len = 35400.6, overlap = 18.25
PHY-3002 : Step(887): len = 34965.5, overlap = 18.5
PHY-3002 : Step(888): len = 34459.5, overlap = 19.75
PHY-3002 : Step(889): len = 34225.3, overlap = 21.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.42914e-06
PHY-3002 : Step(890): len = 34173.7, overlap = 21
PHY-3002 : Step(891): len = 34165.3, overlap = 21.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.85827e-06
PHY-3002 : Step(892): len = 34228.1, overlap = 21
PHY-3002 : Step(893): len = 34535.5, overlap = 18.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.93899e-06
PHY-3002 : Step(894): len = 34571.9, overlap = 31.5
PHY-3002 : Step(895): len = 34584.6, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.874e-06
PHY-3002 : Step(896): len = 34721.2, overlap = 30.75
PHY-3002 : Step(897): len = 35040.1, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.38717e-05
PHY-3002 : Step(898): len = 35127.4, overlap = 30.5
PHY-3002 : Step(899): len = 35461.9, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.09708e-05
PHY-3002 : Step(900): len = 35598.2, overlap = 29
PHY-3002 : Step(901): len = 36100.3, overlap = 27.75
PHY-3002 : Step(902): len = 36890, overlap = 24.75
PHY-3002 : Step(903): len = 37188.7, overlap = 25.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.19416e-05
PHY-3002 : Step(904): len = 37442.1, overlap = 24.5
PHY-3002 : Step(905): len = 37745, overlap = 23
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.28122e-05
PHY-3002 : Step(906): len = 38701.5, overlap = 22
PHY-3002 : Step(907): len = 39228.9, overlap = 21.5
PHY-3002 : Step(908): len = 39830.7, overlap = 21.5
PHY-3002 : Step(909): len = 39748.4, overlap = 21.75
PHY-3002 : Step(910): len = 39532.4, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.132411s wall, 0.218750s user + 0.125000s system = 0.343750s CPU (259.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000234717
PHY-3002 : Step(911): len = 41609.7, overlap = 9.5
PHY-3002 : Step(912): len = 40891.3, overlap = 14.75
PHY-3002 : Step(913): len = 40600.1, overlap = 17.5
PHY-3002 : Step(914): len = 40561.3, overlap = 18
PHY-3002 : Step(915): len = 40407.4, overlap = 18
PHY-3002 : Step(916): len = 40222.1, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000469434
PHY-3002 : Step(917): len = 40459.2, overlap = 18
PHY-3002 : Step(918): len = 40651.8, overlap = 18.75
PHY-3002 : Step(919): len = 40784.8, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000938867
PHY-3002 : Step(920): len = 40892, overlap = 17.75
PHY-3002 : Step(921): len = 41109.9, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010142s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (154.1%)

PHY-3001 : Legalized: Len = 41852.3, Over = 0
PHY-3001 : Final: Len = 41852.3, Over = 0
RUN-1003 : finish command "place" in  3.878443s wall, 5.140625s user + 5.234375s system = 10.375000s CPU (267.5%)

RUN-1004 : used memory is 380 MB, reserved memory is 348 MB, peak memory is 562 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 386 to 304
PHY-1001 : Pin misalignment score is improved from 304 to 302
PHY-1001 : Pin misalignment score is improved from 302 to 302
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 358 instances
RUN-1001 : 138 mslices, 138 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 999 nets
RUN-1001 : 556 nets have 2 pins
RUN-1001 : 314 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 88112, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 88208, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 88248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 87752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.405247s wall, 0.437500s user + 0.078125s system = 0.515625s CPU (127.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 215 to 58
PHY-1001 : End pin swap;  0.053930s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (115.9%)

PHY-1001 : End global routing;  1.171449s wall, 1.234375s user + 0.078125s system = 1.312500s CPU (112.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.240392s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (97.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 149248, over cnt = 58(0%), over = 58, worst = 1
PHY-1001 : End Routed; 3.953283s wall, 3.437500s user + 1.375000s system = 4.812500s CPU (121.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 147848, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 1; 0.086631s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (108.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 147680, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.026551s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 147680, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 147680
PHY-1001 : End DR Iter 3; 0.014858s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.938513s wall, 5.343750s user + 1.531250s system = 6.875000s CPU (115.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.355629s wall, 6.875000s user + 1.625000s system = 8.500000s CPU (115.6%)

RUN-1004 : used memory is 382 MB, reserved memory is 350 MB, peak memory is 562 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  545   out of   8640    6.31%
#reg                  366   out of   8640    4.24%
#le                   551
  #lut only           185   out of    551   33.58%
  #reg only             6   out of    551    1.09%
  #lut&reg            360   out of    551   65.34%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4053, tnet num: 997, tinst num: 356, tnode num: 4995, tedge num: 6805.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 358
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 999, pip num: 9803
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 985 valid insts, and 26512 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  3.082494s wall, 19.062500s user + 0.375000s system = 19.437500s CPU (630.6%)

RUN-1004 : used memory is 505 MB, reserved memory is 473 MB, peak memory is 568 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1159/447 useful/useless nets, 919/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.041567s wall, 1.125000s user + 0.078125s system = 1.203125s CPU (115.5%)

RUN-1004 : used memory is 387 MB, reserved memory is 355 MB, peak memory is 568 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          809
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1896/1 useful/useless nets, 1663/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 270 (4.10), #lev = 10 (2.88)
SYN-3001 : Mapper mapped 930 instances into 285 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 130 adder to BLE ...
SYN-4008 : Packed 130 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 281 LUT to BLE ...
SYN-4008 : Packed 281 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 233 SEQ (1552 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1399 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 91 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 294/480 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  533   out of   8640    6.17%
#reg                  366   out of   8640    4.24%
#le                   543
  #lut only           177   out of    543   32.60%
  #reg only            10   out of    543    1.84%
  #lut&reg            356   out of    543   65.56%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |543   |533   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  6.669047s wall, 6.218750s user + 0.750000s system = 6.968750s CPU (104.5%)

RUN-1004 : used memory is 387 MB, reserved memory is 355 MB, peak memory is 568 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 133 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 58 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 354 instances
RUN-1001 : 136 mslices, 136 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 999 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 319 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 352 instances, 272 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4017, tnet num: 997, tinst num: 352, tnode num: 4959, tedge num: 6736.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.151494s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (113.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 165967
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(922): len = 148259, overlap = 36
PHY-3002 : Step(923): len = 138511, overlap = 36
PHY-3002 : Step(924): len = 130253, overlap = 36
PHY-3002 : Step(925): len = 120904, overlap = 36
PHY-3002 : Step(926): len = 113634, overlap = 36
PHY-3002 : Step(927): len = 104801, overlap = 36
PHY-3002 : Step(928): len = 98475.2, overlap = 31.5
PHY-3002 : Step(929): len = 90646.3, overlap = 29.25
PHY-3002 : Step(930): len = 85282, overlap = 29.25
PHY-3002 : Step(931): len = 78535, overlap = 33.75
PHY-3002 : Step(932): len = 74135.8, overlap = 33.75
PHY-3002 : Step(933): len = 68435.7, overlap = 33.75
PHY-3002 : Step(934): len = 64798.9, overlap = 36
PHY-3002 : Step(935): len = 60474.7, overlap = 36
PHY-3002 : Step(936): len = 57386.7, overlap = 36
PHY-3002 : Step(937): len = 53479.7, overlap = 36
PHY-3002 : Step(938): len = 50718, overlap = 36
PHY-3002 : Step(939): len = 47454, overlap = 36.75
PHY-3002 : Step(940): len = 45192.8, overlap = 36.75
PHY-3002 : Step(941): len = 42560.9, overlap = 37
PHY-3002 : Step(942): len = 40624.8, overlap = 37.5
PHY-3002 : Step(943): len = 38602.8, overlap = 38.25
PHY-3002 : Step(944): len = 37084.6, overlap = 39.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.78087e-06
PHY-3002 : Step(945): len = 38328.2, overlap = 31
PHY-3002 : Step(946): len = 38182.9, overlap = 33.5
PHY-3002 : Step(947): len = 37145.3, overlap = 34.75
PHY-3002 : Step(948): len = 36034.7, overlap = 37.25
PHY-3002 : Step(949): len = 34831.3, overlap = 37.75
PHY-3002 : Step(950): len = 34106.3, overlap = 38.25
PHY-3002 : Step(951): len = 33377.7, overlap = 39.5
PHY-3002 : Step(952): len = 32644.3, overlap = 40
PHY-3002 : Step(953): len = 32174.6, overlap = 39.5
PHY-3002 : Step(954): len = 31726.1, overlap = 35.25
PHY-3002 : Step(955): len = 31428.7, overlap = 39.75
PHY-3002 : Step(956): len = 31139.1, overlap = 39.75
PHY-3002 : Step(957): len = 30839.6, overlap = 40
PHY-3002 : Step(958): len = 30417.2, overlap = 40.75
PHY-3002 : Step(959): len = 29989, overlap = 42.25
PHY-3002 : Step(960): len = 29736.5, overlap = 42.25
PHY-3002 : Step(961): len = 29632.3, overlap = 43.5
PHY-3002 : Step(962): len = 29586.9, overlap = 43.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15617e-05
PHY-3002 : Step(963): len = 30398.5, overlap = 43.25
PHY-3002 : Step(964): len = 30702.9, overlap = 42
PHY-3002 : Step(965): len = 31091.7, overlap = 41.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.31235e-05
PHY-3002 : Step(966): len = 31601.5, overlap = 43.25
PHY-3002 : Step(967): len = 31863.7, overlap = 38.75
PHY-3002 : Step(968): len = 32138, overlap = 37.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018442s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (254.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.25465e-07
PHY-3002 : Step(969): len = 34270.5, overlap = 15.75
PHY-3002 : Step(970): len = 34016.5, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.25093e-06
PHY-3002 : Step(971): len = 34038.2, overlap = 17
PHY-3002 : Step(972): len = 34038.2, overlap = 17
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.30526e-06
PHY-3002 : Step(973): len = 33995.7, overlap = 29.5
PHY-3002 : Step(974): len = 33995.7, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020929s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (298.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000298973
PHY-3002 : Step(975): len = 44093.4, overlap = 19
PHY-3002 : Step(976): len = 43375.7, overlap = 19.25
PHY-3002 : Step(977): len = 43243.9, overlap = 17.25
PHY-3002 : Step(978): len = 43062.7, overlap = 18
PHY-3002 : Step(979): len = 42524.1, overlap = 16.25
PHY-3002 : Step(980): len = 42089.7, overlap = 15.5
PHY-3002 : Step(981): len = 41827.4, overlap = 15.25
PHY-3002 : Step(982): len = 41560.4, overlap = 13.75
PHY-3002 : Step(983): len = 41370, overlap = 14.25
PHY-3002 : Step(984): len = 41039.8, overlap = 13
PHY-3002 : Step(985): len = 40747.5, overlap = 15.5
PHY-3002 : Step(986): len = 40615.4, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000559008
PHY-3002 : Step(987): len = 41103.2, overlap = 13.25
PHY-3002 : Step(988): len = 41463, overlap = 12.5
PHY-3002 : Step(989): len = 41464.7, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111802
PHY-3002 : Step(990): len = 41660.4, overlap = 12.5
PHY-3002 : Step(991): len = 41922.2, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009956s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 42312.4, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 5, deltaY = 4.
PHY-3001 : Final: Len = 42412, Over = 0
RUN-1003 : finish command "place" in  2.851378s wall, 3.437500s user + 3.687500s system = 7.125000s CPU (249.9%)

RUN-1004 : used memory is 387 MB, reserved memory is 355 MB, peak memory is 568 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 382 to 301
PHY-1001 : Pin misalignment score is improved from 301 to 292
PHY-1001 : Pin misalignment score is improved from 292 to 292
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 354 instances
RUN-1001 : 136 mslices, 136 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 999 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 319 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 87056, over cnt = 30(0%), over = 36, worst = 2
PHY-1002 : len = 87200, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 87224, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 86384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.313278s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (134.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 211 to 56
PHY-1001 : End pin swap;  0.052272s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (149.5%)

PHY-1001 : End global routing;  0.989212s wall, 1.062500s user + 0.078125s system = 1.140625s CPU (115.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.148894s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (115.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 150280, over cnt = 80(0%), over = 80, worst = 1
PHY-1001 : End Routed; 3.870878s wall, 3.375000s user + 1.234375s system = 4.609375s CPU (119.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 148832, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 1; 0.101786s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (138.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 148464, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.056578s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (110.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 148520, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 148520
PHY-1001 : End DR Iter 3; 0.019674s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.758656s wall, 5.250000s user + 1.375000s system = 6.625000s CPU (115.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.958918s wall, 6.546875s user + 1.484375s system = 8.031250s CPU (115.4%)

RUN-1004 : used memory is 386 MB, reserved memory is 354 MB, peak memory is 568 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  533   out of   8640    6.17%
#reg                  366   out of   8640    4.24%
#le                   543
  #lut only           177   out of    543   32.60%
  #reg only            10   out of    543    1.84%
  #lut&reg            356   out of    543   65.56%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4017, tnet num: 997, tinst num: 352, tnode num: 4959, tedge num: 6736.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 354
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 999, pip num: 9997
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 966 valid insts, and 26740 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  3.021696s wall, 18.140625s user + 0.453125s system = 18.593750s CPU (615.3%)

RUN-1004 : used memory is 512 MB, reserved memory is 480 MB, peak memory is 573 MB
