Execution Data Sweep Report File 2024_09_09_01_41_PM

________________________________________________________________________________________________________________________
LAT = 0

RAM CLK Cycles:
# Halted at 276300 time and ran for      13814 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 35.23 MHz  ; 35.23 MHz       ; CPUCLK              ;      ;
; 39.19 MHz  ; 39.19 MHz       ; CLK                 ;      ;
; 104.82 MHz ; 104.82 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 2

RAM CLK Cycles:
# Halted at 552580 time and ran for      27628 cycles.

Slow 1200mV 85C Model Fmax Summary:
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 38.1 MHz  ; 38.1 MHz        ; CPUCLK              ;      ;
; 44.41 MHz ; 44.41 MHz       ; CLK                 ;      ;
; 78.9 MHz  ; 78.9 MHz        ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 6

RAM CLK Cycles:
# Halted at 1.10514e+06 time and ran for      55256 cycles.

Slow 1200mV 85C Model Fmax Summary:
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 38.1 MHz  ; 38.1 MHz        ; CPUCLK              ;      ;
; 44.41 MHz ; 44.41 MHz       ; CLK                 ;      ;
; 78.9 MHz  ; 78.9 MHz        ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
(copied from LAT=2)

________________________________________________________________________________________________________________________
LAT = 10

RAM CLK Cycles:
# Halted at 1.6577e+06 time and ran for      82884 cycles.

Slow 1200mV 85C Model Fmax Summary:
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 38.1 MHz  ; 38.1 MHz        ; CPUCLK              ;      ;
; 44.41 MHz ; 44.41 MHz       ; CLK                 ;      ;
; 78.9 MHz  ; 78.9 MHz        ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
(copied from LAT=2)
