# MIPS_CPU
MIPS CPU with pipeline
can handle load hazards, branch hazards and data hazards.

This is for NCTUCS CO-lab4.