// Seed: 3769810342
module module_0 (
    output tri0 id_0,
    output tri  id_1,
    input  tri  id_2
    , id_4
);
  logic id_5, id_6, id_7;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd60,
    parameter id_4 = 32'd33
) (
    output supply0 _id_0,
    input supply0 id_1,
    output uwire id_2,
    input supply0 id_3,
    input tri1 _id_4,
    input tri1 id_5,
    output tri id_6
);
  logic [~  id_4 : id_0] id_8;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_3
  );
endmodule
module module_2 (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    input supply0 id_3,
    output tri1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
