#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jan 10 18:17:46 2025
# Process ID         : 17588
# Current directory  : F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.runs/synth_1
# Command line       : vivado.exe -log UART_TEST.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_TEST.tcl
# Log file           : F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.runs/synth_1/UART_TEST.vds
# Journal file       : F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.runs/synth_1\vivado.jou
# Running On         : DESKTOP-QQS53RN
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 5 3600 6-Core Processor              
# CPU Frequency      : 3600 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 34282 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39382 MB
# Available Virtual  : 23396 MB
#-----------------------------------------------------------
source UART_TEST.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.srcs/utils_1/imports/synth_1/UART_TEST.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.srcs/utils_1/imports/synth_1/UART_TEST.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top UART_TEST -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9180
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1060.566 ; gain = 467.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_TEST' [F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.srcs/sources_1/new/UART_TEST.sv:23]
INFO: [Synth 8-6157] synthesizing module 'UART_TX_CMOD_A735T' [F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.srcs/sources_1/new/UART_TX_CMOD_A735T.sv:24]
	Parameter BAUD_RATE bound to: 32'sb00000000000000000010010110000000 
	Parameter CLK_FREQ bound to: 32'sb00000000101101110001101100000000 
INFO: [Synth 8-6155] done synthesizing module 'UART_TX_CMOD_A735T' (0#1) [F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.srcs/sources_1/new/UART_TX_CMOD_A735T.sv:24]
INFO: [Synth 8-6157] synthesizing module 'UART_RX_CMOD_A735T' [F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.srcs/sources_1/new/UART_RX_CMOD_A735T.sv:23]
	Parameter BAUD_RATE bound to: 32'sb00000000000000000010010110000000 
	Parameter CLK_FREQ bound to: 32'sb00000000101101110001101100000000 
INFO: [Synth 8-6155] done synthesizing module 'UART_RX_CMOD_A735T' (0#1) [F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.srcs/sources_1/new/UART_RX_CMOD_A735T.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'UART_TEST' (0#1) [F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.srcs/sources_1/new/UART_TEST.sv:23]
WARNING: [Synth 8-7137] Register shift_reg_reg in module UART_TX_CMOD_A735T has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.srcs/sources_1/new/UART_TX_CMOD_A735T.sv:61]
WARNING: [Synth 8-7137] Register shift_reg_reg in module UART_RX_CMOD_A735T has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.srcs/sources_1/new/UART_RX_CMOD_A735T.sv:70]
WARNING: [Synth 8-6014] Unused sequential element delay_counter_reg was removed.  [F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.srcs/sources_1/new/UART_TEST.sv:70]
WARNING: [Synth 8-3848] Net leds in module/entity UART_TEST does not have driver. [F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.srcs/sources_1/new/UART_TEST.sv:28]
WARNING: [Synth 8-7129] Port leds[1] in module UART_TEST is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[0] in module UART_TEST is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1166.898 ; gain = 574.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1166.898 ; gain = 574.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1166.898 ; gain = 574.297
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1166.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/FPGA_Projects/UART_CMOD_A735T/UART_CMOD_A735T.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [F:/FPGA_Projects/UART_CMOD_A735T/UART_CMOD_A735T.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/FPGA_Projects/UART_CMOD_A735T/UART_CMOD_A735T.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_TEST_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_TEST_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1256.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1256.543 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1256.543 ; gain = 663.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1256.543 ; gain = 663.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1256.543 ; gain = 663.941
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_TX_CMOD_A735T'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_RX_CMOD_A735T'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_TX_CMOD_A735T'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_RX_CMOD_A735T'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1256.543 ; gain = 663.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input   16 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port leds[1] in module UART_TEST is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[0] in module UART_TEST is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1256.543 ; gain = 663.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1366.492 ; gain = 773.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1389.656 ; gain = 797.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1390.215 ; gain = 797.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1594.336 ; gain = 1001.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1594.336 ; gain = 1001.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1594.336 ; gain = 1001.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1594.336 ; gain = 1001.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1594.336 ; gain = 1001.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1594.336 ; gain = 1001.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |    20|
|5     |LUT3   |    16|
|6     |LUT4   |    13|
|7     |LUT5   |    22|
|8     |LUT6   |     7|
|9     |FDCE   |    63|
|10    |FDPE   |     1|
|11    |FDRE   |    16|
|12    |IBUF   |     3|
|13    |OBUF   |     1|
|14    |OBUFT  |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1594.336 ; gain = 1001.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1594.336 ; gain = 912.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1594.336 ; gain = 1001.734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1594.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1594.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e9eeebaa
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1594.336 ; gain = 1189.250
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1594.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FPGA_Projects/UART_SERIAL_TESTING/UART_SERIAL_TESTING.runs/synth_1/UART_TEST.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file UART_TEST_utilization_synth.rpt -pb UART_TEST_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 10 18:18:25 2025...
