# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/jonat/Documents/FPGA/Lab2/fulladder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:22 on Mar 05,2020
# vcom -reportprogress 300 -93 -work work C:/Users/jonat/Documents/FPGA/Lab2/fulladder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder
# -- Compiling architecture synth of fulladder
# End time: 21:26:22 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:22 on Mar 05,2020
# vcom -reportprogress 300 -93 -work work C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fullAdder4Bits
# -- Compiling architecture synth of fullAdder4Bits
# -- Loading entity fulladder
# End time: 21:26:22 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:22 on Mar 05,2020
# vcom -reportprogress 300 -93 -work work C:/Users/jonat/Documents/FPGA/Lab2/fullAdder4Bits_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fullAdder4Bits_tb
# -- Compiling architecture testbench of fullAdder4Bits_tb
# -- Loading entity fullAdder4Bits
# End time: 21:26:23 on Mar 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.fulladder4bits_tb
# vsim work.fulladder4bits_tb 
# Start time: 21:26:44 on Mar 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fulladder4bits_tb(testbench)
# Loading work.fulladder4bits(fast)
# Loading work.fulladder(fast)
add wave -position end  sim:/fulladder4bits_tb/a
add wave -position end  sim:/fulladder4bits_tb/b
add wave -position end  sim:/fulladder4bits_tb/y
add wave -position end  sim:/fulladder4bits_tb/c_out
run
# ** Error: There is an incorrect value on the output led
#    Time: 0 ps  Iteration: 0  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 0 ps  Iteration: 0  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 0 ps  Iteration: 0  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 0 ps  Iteration: 0  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 0 ps  Iteration: 0  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 50 ps  Iteration: 0  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 50 ps  Iteration: 0  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 50 ps  Iteration: 0  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 50 ps  Iteration: 0  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 50 ps  Iteration: 0  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 50 ps  Iteration: 1  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 50 ps  Iteration: 1  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 50 ps  Iteration: 1  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 50 ps  Iteration: 1  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 50 ps  Iteration: 1  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 50 ps  Iteration: 2  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 50 ps  Iteration: 2  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 50 ps  Iteration: 2  Instance: /fulladder4bits_tb
# ** Error: There is an incorrect value on the output led
#    Time: 50 ps  Iteration: 2  Instance: /fulladder4bits_tb
# End time: 21:27:55 on Mar 05,2020, Elapsed time: 0:01:11
# Errors: 19, Warnings: 0
