INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/CUM_LAB/lab_6/revers/revers.srcs/sources_1/new/main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/CUM_LAB/lab_6/revers/revers.srcs/sim_1/new/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
