{
  "version": "0.1.0",
  "types": {
    "peripherals": {
      "FUSE": {
        "description": "Fuses",
        "children": {
          "registers": {
            "BYTE0": {
              "offset": 0,
              "size": 8,
              "reset_value": 255,
              "children": {
                "fields": {
                  "SELFPROGEN": {
                    "description": "Self programming enable",
                    "offset": 3,
                    "size": 1
                  },
                  "CKOUT": {
                    "description": "Output external clock",
                    "offset": 2,
                    "size": 1
                  },
                  "WDTON": {
                    "description": "Watch dog timer always on",
                    "offset": 1,
                    "size": 1
                  },
                  "RSTDISBL": {
                    "description": "Disable external reset",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "LOCKBIT": {
        "description": "Lockbits",
        "children": {
          "registers": {
            "LOCKBIT": {
              "offset": 0,
              "size": 8,
              "reset_value": 255,
              "children": {
                "fields": {
                  "LB": {
                    "description": "Memory Lock",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.LOCKBIT.children.enums.ENUM_LB"
                  }
                }
              }
            }
          },
          "enums": {
            "ENUM_LB": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "PROG_VER_DISABLED": {
                    "description": "Further programming and verification disabled",
                    "value": 0
                  },
                  "PROG_DISABLED": {
                    "description": "Further programming disabled",
                    "value": 2
                  },
                  "NO_LOCK": {
                    "description": "No memory lock features enabled",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "ADC": {
        "description": "Analog-to-Digital Converter",
        "children": {
          "registers": {
            "ADMUX": {
              "description": "The ADC multiplexer Selection Register",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "MUX": {
                    "description": "Analog Channel Selection Bits",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.ADC.children.enums.ADC_MUX_TINY10X"
                  },
                  "REFS": {
                    "description": "Analog Reference voltage Selection Bits",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_V_REF_TINY10X"
                  }
                }
              }
            },
            "ADCL": {
              "description": "ADC Data Register Low",
              "offset": 2,
              "size": 8
            },
            "ADCH": {
              "description": "ADC Data Register High",
              "offset": 3,
              "size": 8
            },
            "ADCSRA": {
              "description": "The ADC Control and Status register A",
              "offset": 6,
              "size": 8,
              "children": {
                "fields": {
                  "ADEN": {
                    "description": "ADC Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "ADSC": {
                    "description": "ADC Start Conversion",
                    "offset": 6,
                    "size": 1
                  },
                  "ADATE": {
                    "description": "ADC  Auto Trigger Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "ADIF": {
                    "description": "ADC Interrupt Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "ADIE": {
                    "description": "ADC Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "ADPS": {
                    "description": "ADC  Prescaler Select Bits",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_PRESCALER"
                  }
                }
              }
            },
            "ADCSRB": {
              "description": "The ADC Control and Status register B",
              "offset": 5,
              "size": 8,
              "children": {
                "fields": {
                  "ADLAR": {
                    "description": "Left Adjustment for ADC Result Readout",
                    "offset": 7,
                    "size": 1
                  },
                  "ADTS": {
                    "description": "ADC Auto Trigger Source bits",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_AUTO_TRIGGER_T10"
                  }
                }
              }
            },
            "DIDR0": {
              "description": "Digital Input Disable Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "ADC7D": {
                    "description": "ADC7 Digital Input Disable",
                    "offset": 7,
                    "size": 1
                  },
                  "ADC6D": {
                    "description": "ADC6 Digital Input Disable",
                    "offset": 6,
                    "size": 1
                  },
                  "ADC5D": {
                    "description": "ADC5 Digital Input Disable",
                    "offset": 5,
                    "size": 1
                  },
                  "ADC4D": {
                    "description": "ADC4 Digital Input Disable",
                    "offset": 4,
                    "size": 1
                  },
                  "ADC3D": {
                    "description": "ADC3 Digital Input Disable",
                    "offset": 3,
                    "size": 1
                  },
                  "ADC2D": {
                    "description": "ADC2 Digital Input Disable",
                    "offset": 2,
                    "size": 1
                  },
                  "ADC1D": {
                    "description": "ADC1 Digital Input Disable",
                    "offset": 1,
                    "size": 1
                  },
                  "ADC0D": {
                    "description": "ADC0 Digital Input Disable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "ANALOG_ADC_V_REF_TINY10X": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "VCC": {
                    "description": "Vcc",
                    "value": 0
                  },
                  "INTERNAL_1_1V_REFEREMCE": {
                    "description": "Internal 1.1V Referemce",
                    "value": 1
                  },
                  "INTERNAL_2_2V_REFEREMCE": {
                    "description": "Internal 2.2V Referemce",
                    "value": 2
                  },
                  "INTERNAL_4_3V_REFEREMCE": {
                    "description": "Internal 4.3V Referemce",
                    "value": 3
                  }
                }
              }
            },
            "ADC_MUX_TINY10X": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "ADC0": {
                    "description": "ADC0",
                    "value": 0
                  },
                  "ADC1": {
                    "description": "ADC1",
                    "value": 1
                  },
                  "ADC2": {
                    "description": "ADC2",
                    "value": 2
                  },
                  "ADC3": {
                    "description": "ADC3",
                    "value": 3
                  },
                  "ADC4": {
                    "description": "ADC4",
                    "value": 4
                  },
                  "ADC5": {
                    "description": "ADC5",
                    "value": 5
                  },
                  "ADC6": {
                    "description": "ADC6",
                    "value": 6
                  },
                  "ADC7": {
                    "description": "ADC7",
                    "value": 7
                  }
                }
              }
            },
            "ANALOG_ADC_PRESCALER": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "2": {
                    "description": "2",
                    "value": 1
                  },
                  "4": {
                    "description": "4",
                    "value": 2
                  },
                  "8": {
                    "description": "8",
                    "value": 3
                  },
                  "16": {
                    "description": "16",
                    "value": 4
                  },
                  "32": {
                    "description": "32",
                    "value": 5
                  },
                  "64": {
                    "description": "64",
                    "value": 6
                  },
                  "128": {
                    "description": "128",
                    "value": 7
                  }
                }
              }
            },
            "ANALOG_ADC_AUTO_TRIGGER_T10": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "FREE_RUNNING_MODE": {
                    "description": "Free Running mode",
                    "value": 0
                  },
                  "ANALOG_COMPARATOR": {
                    "description": "Analog Comparator",
                    "value": 1
                  },
                  "EXTERNAL_INTERRUPT_REQUEST_0": {
                    "description": "External Interrupt Request 0",
                    "value": 2
                  },
                  "TIMER_COUNTER0_COMPARE_MATCH_A": {
                    "description": "Timer/Counter0 Compare Match A",
                    "value": 3
                  },
                  "TIMER_COUNTER0_OVERFLOW": {
                    "description": "Timer/Counter0 Overflow",
                    "value": 4
                  },
                  "TIMER_COUNTER0_COMPARE_MATCH_B": {
                    "description": "Timer/Counter0 Compare Match B",
                    "value": 5
                  },
                  "PIN_CHANGE_INTERRUPT_0_REQUEST": {
                    "description": "Pin Change Interrupt 0 Request",
                    "value": 6
                  },
                  "TIMER_COUNTER0_CAPTURE_EVENT": {
                    "description": "Timer/Counter0 Capture Event",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "AC": {
        "description": "Analog Comparator",
        "children": {
          "registers": {
            "ACSRA": {
              "description": "Analog Comparator Control And Status Register A",
              "offset": 8,
              "size": 8,
              "children": {
                "fields": {
                  "ACD": {
                    "description": "Analog Comparator Disable",
                    "offset": 7,
                    "size": 1
                  },
                  "ACBG": {
                    "description": "Analog Comparator Bandgap enable",
                    "offset": 6,
                    "size": 1
                  },
                  "ACO": {
                    "description": "Analog Compare Output",
                    "offset": 5,
                    "size": 1
                  },
                  "ACI": {
                    "description": "Analog Comparator Interrupt Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "ACIE": {
                    "description": "Analog Comparator Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "ACIC": {
                    "description": "Analog Comparator Input Capture  Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "ACIS": {
                    "description": "Analog Comparator Interrupt Mode Select bits",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.AC.children.enums.ANALOG_COMP_INTERRUPT"
                  }
                }
              }
            },
            "ACSRB": {
              "description": "Analog Comparator Control And Status Register B",
              "offset": 7,
              "size": 8,
              "children": {
                "fields": {
                  "ACOE": {
                    "description": "Analog Comparator Output Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "ACPMUX": {
                    "description": "Analog Comparator positive input selection bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "DIDR0": {
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "AIN1D": {
                    "description": "AIN1 Digital Input Disable",
                    "offset": 1,
                    "size": 1
                  },
                  "AIN0D": {
                    "description": "AIN0 Digital Input Disable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "ANALOG_COMP_INTERRUPT": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "INTERRUPT_ON_TOGGLE": {
                    "description": "Interrupt on Toggle",
                    "value": 0
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 1
                  },
                  "INTERRUPT_ON_FALLING_EDGE": {
                    "description": "Interrupt on Falling Edge",
                    "value": 2
                  },
                  "INTERRUPT_ON_RISING_EDGE": {
                    "description": "Interrupt on Rising Edge",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "CPU": {
        "description": "CPU Registers",
        "children": {
          "registers": {
            "CCP": {
              "description": "Configuration Change Protection",
              "offset": 10,
              "size": 8,
              "children": {
                "fields": {
                  "CCP": {
                    "description": "CCP signature",
                    "offset": 0,
                    "size": 8,
                    "enum": "types.peripherals.CPU.children.enums.CPU_CCP"
                  }
                }
              }
            },
            "SP": {
              "description": "Stack Pointer ",
              "offset": 11,
              "size": 16
            },
            "SREG": {
              "description": "Status Register",
              "offset": 13,
              "size": 8,
              "children": {
                "fields": {
                  "I": {
                    "description": "Global Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "T": {
                    "description": "Bit Copy Storage",
                    "offset": 6,
                    "size": 1
                  },
                  "H": {
                    "description": "Half Carry Flag",
                    "offset": 5,
                    "size": 1
                  },
                  "S": {
                    "description": "Sign Bit",
                    "offset": 4,
                    "size": 1
                  },
                  "V": {
                    "description": "Two's Complement Overflow Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "N": {
                    "description": "Negative Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "Z": {
                    "description": "Zero Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "C": {
                    "description": "Carry Flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CLKMSR": {
              "description": "Clock Main Settings Register",
              "offset": 5,
              "size": 8,
              "children": {
                "fields": {
                  "CLKMS": {
                    "description": "Clock Main Select Bits",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "CLKPSR": {
              "description": "Clock Prescale Register",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "CLKPS": {
                    "description": "Clock Prescaler Select Bits",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.CPU.children.enums.CPU_CLK_PRESCALE_4_BITS_SMALL"
                  }
                }
              }
            },
            "OSCCAL": {
              "description": "Oscillator Calibration Value",
              "offset": 7,
              "size": 8
            },
            "SMCR": {
              "description": "Sleep Mode Control Register",
              "offset": 8,
              "size": 8,
              "children": {
                "fields": {
                  "SM": {
                    "description": "Sleep Mode Select Bits",
                    "offset": 1,
                    "size": 3,
                    "enum": "types.peripherals.CPU.children.enums.CPU_SLEEP_MODE_3BITS"
                  },
                  "SE": {
                    "description": "Sleep Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PRR": {
              "description": "Power Reduction Register",
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "PRUSART": {
                    "description": "Power Reduction USART",
                    "offset": 2,
                    "size": 1
                  },
                  "PRADC": {
                    "description": "Power Reduction ADC",
                    "offset": 1,
                    "size": 1
                  },
                  "PRTIM0": {
                    "description": "Power Reduction Timer/Counter0",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "VLMCSR": {
              "description": "Vcc Level Monitoring Control and Status Register",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "VLMF": {
                    "description": "VLM Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "VLMIE": {
                    "description": "VLM Interrupt Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "VLM": {
                    "description": "Trigger Level of Voltage Level Monitor bits",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "RSTFLR": {
              "description": "Reset Flag Register",
              "offset": 9,
              "size": 8,
              "children": {
                "fields": {
                  "WDRF": {
                    "description": "Watchdog Reset Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "EXTRF": {
                    "description": "External Reset Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "PORF": {
                    "description": "Power-on Reset Flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "NVMCSR": {
              "description": "Non-Volatile Memory Control and Status Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "NVMBSY": {
                    "description": "Non-Volatile Memory Busy",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "NVMCMD": {
              "description": "Non-Volatile Memory Command",
              "offset": 1,
              "size": 8
            }
          },
          "enums": {
            "CPU_CCP": {
              "description": "CCP signature select",
              "size": 8,
              "children": {
                "enum_fields": {
                  "SPM": {
                    "description": "SPM Instruction Protection",
                    "value": 231
                  },
                  "IOREG": {
                    "description": "IO Register Protection",
                    "value": 216
                  }
                }
              }
            },
            "CPU_CLK_PRESCALE_4_BITS_SMALL": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "1": {
                    "description": "1",
                    "value": 0
                  },
                  "2": {
                    "description": "2",
                    "value": 1
                  },
                  "4": {
                    "description": "4",
                    "value": 2
                  },
                  "8": {
                    "description": "8",
                    "value": 3
                  },
                  "16": {
                    "description": "16",
                    "value": 4
                  },
                  "32": {
                    "description": "32",
                    "value": 5
                  },
                  "64": {
                    "description": "64",
                    "value": 6
                  },
                  "128": {
                    "description": "128",
                    "value": 7
                  },
                  "256": {
                    "description": "256",
                    "value": 8
                  }
                }
              }
            },
            "CPU_SLEEP_MODE_3BITS": {
              "description": "Sleep Mode",
              "size": 3,
              "children": {
                "enum_fields": {
                  "IDLE": {
                    "description": "Idle",
                    "value": 0
                  },
                  "ADC": {
                    "description": "ADC Noise Reduction",
                    "value": 1
                  },
                  "PDOWN": {
                    "description": "Power Down",
                    "value": 2
                  },
                  "VAL_0x03": {
                    "description": "Reserved",
                    "value": 3
                  },
                  "STDBY": {
                    "description": "Standby",
                    "value": 4
                  },
                  "VAL_0x05": {
                    "description": "Reserved",
                    "value": 5
                  },
                  "VAL_0x06": {
                    "description": "Reserved",
                    "value": 6
                  },
                  "VAL_0x07": {
                    "description": "Reserved",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "PORT": {
        "description": "I/O Port",
        "children": {
          "register_groups": {
            "PORTB": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTCR": {
                    "description": "Port Control Register",
                    "offset": 18,
                    "size": 8,
                    "children": {
                      "fields": {
                        "BBMB": {
                          "description": "Break-Before-Make Mode Enable for PORTB",
                          "offset": 1,
                          "size": 1
                        }
                      }
                    }
                  },
                  "PUEB": {
                    "description": "Pull-up Enable Control Register for PORTB",
                    "offset": 3,
                    "size": 8
                  },
                  "DDRB": {
                    "description": "Data Direction Register, Port B",
                    "offset": 1,
                    "size": 8
                  },
                  "PINB": {
                    "description": "Input Pins, Port B",
                    "offset": 0,
                    "size": 8
                  },
                  "PORTB": {
                    "description": "Port B Data register",
                    "offset": 2,
                    "size": 8
                  }
                }
              }
            },
            "PORTA": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTCR": {
                    "description": "Port Control Register",
                    "offset": 22,
                    "size": 8,
                    "children": {
                      "fields": {
                        "BBMA": {
                          "description": "Break-Before-Make Mode Enable for PORTA",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "PUEA": {
                    "description": "Pull-up Enable Control Register for PORTA",
                    "offset": 3,
                    "size": 8
                  },
                  "DDRA": {
                    "description": "Data Direction Register, Port A",
                    "offset": 1,
                    "size": 8
                  },
                  "PINA": {
                    "description": "Input Pins, Port A",
                    "offset": 0,
                    "size": 8
                  },
                  "PORTA": {
                    "description": "Port A Data register",
                    "offset": 2,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "EXINT": {
        "description": "External Interrupts",
        "children": {
          "registers": {
            "EICRA": {
              "description": "External Interrupt Control Register A",
              "offset": 6,
              "size": 8,
              "children": {
                "fields": {
                  "ISC01": {
                    "description": "Interrupt Sense Control 0 Bit 1",
                    "offset": 1,
                    "size": 1
                  },
                  "ISC00": {
                    "description": "Interrupt Sense Control 0 Bit 0",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "EIMSK": {
              "description": "External Interrupt Mask register",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "INT0": {
                    "description": "External Interrupt Request 0 Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "EIFR": {
              "description": "External Interrupt Flag register",
              "offset": 5,
              "size": 8,
              "children": {
                "fields": {
                  "INTF0": {
                    "description": "External Interrupt Flag 0",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PCICR": {
              "description": "Pin Change Interrupt Control Register",
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "PCIE1": {
                    "description": "Pin Change Interrupt Enable 1",
                    "offset": 1,
                    "size": 1
                  },
                  "PCIE0": {
                    "description": "Pin Change Interrupt Enable 0",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PCIFR": {
              "description": "Pin Change Interrupt Flag Register",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "PCIF1": {
                    "description": "Pin Change Interrupt Flag 1",
                    "offset": 1,
                    "size": 1
                  },
                  "PCIF0": {
                    "description": "Pin Change Interrupt Flag 0",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PCMSK1": {
              "description": "Pin Change Mask Register 1",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT11": {
                    "description": "Pin Change Enable Mask 1 Bit 3",
                    "offset": 3,
                    "size": 1
                  },
                  "PCINT10": {
                    "description": "Pin Change Enable Mask 1 Bit 2",
                    "offset": 2,
                    "size": 1
                  },
                  "PCINT9": {
                    "description": "Pin Change Enable Mask 1 Bit 1",
                    "offset": 1,
                    "size": 1
                  },
                  "PCINT8": {
                    "description": "Pin Change Enable Mask 1 Bit 0",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PCMSK0": {
              "description": "Pin Change Mask Register 0",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT7": {
                    "description": "Pin Change Enable Mask 0 Bit 7",
                    "offset": 7,
                    "size": 1
                  },
                  "PCINT6": {
                    "description": "Pin Change Enable Mask 0 Bit 6",
                    "offset": 6,
                    "size": 1
                  },
                  "PCINT5": {
                    "description": "Pin Change Enable Mask 0 Bit 5",
                    "offset": 5,
                    "size": 1
                  },
                  "PCINT4": {
                    "description": "Pin Change Enable Mask 0 Bit 4",
                    "offset": 4,
                    "size": 1
                  },
                  "PCINT3": {
                    "description": "Pin Change Enable Mask 0 Bit 3",
                    "offset": 3,
                    "size": 1
                  },
                  "PCINT2": {
                    "description": "Pin Change Enable Mask 0 Bit 2",
                    "offset": 2,
                    "size": 1
                  },
                  "PCINT1": {
                    "description": "Pin Change Enable Mask 0 Bit 1",
                    "offset": 1,
                    "size": 1
                  },
                  "PCINT0": {
                    "description": "Pin Change Enable Mask 0 Bit 0",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "TC16": {
        "description": "Timer/Counter, 16-bit",
        "children": {
          "register_groups": {
            "TC0": {
              "description": "Timer/Counter, 16-bit",
              "children": {
                "registers": {
                  "TCCR0A": {
                    "description": "Timer/Counter 0 Control Register A",
                    "offset": 12,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM0A": {
                          "description": "Compare Output Mode for Channel A bits",
                          "offset": 6,
                          "size": 2
                        },
                        "COM0B": {
                          "description": "Compare Output Mode for Channel B bits",
                          "offset": 4,
                          "size": 2
                        },
                        "WGM0": {
                          "description": "Waveform Generation Mode",
                          "offset": 0,
                          "size": 2
                        }
                      }
                    }
                  },
                  "TCCR0B": {
                    "description": "Timer/Counter 0 Control Register B",
                    "offset": 11,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICNC0": {
                          "description": "Input Capture Noise Canceler",
                          "offset": 7,
                          "size": 1
                        },
                        "ICES0": {
                          "description": "Input Capture Edge Select",
                          "offset": 6,
                          "size": 1
                        },
                        "WGM0": {
                          "description": "Waveform Generation Mode",
                          "offset": 3,
                          "size": 2
                        },
                        "CS0": {
                          "description": "Clock Select",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC16.children.enums.CLK_SEL_3BIT_EXT"
                        }
                      }
                    }
                  },
                  "TCCR0C": {
                    "description": "Timer/Counter 0 Control Register C",
                    "offset": 10,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC0A": {
                          "description": "Force Output Compare for Channel A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC0B": {
                          "description": "Force Output Compare for Channel B",
                          "offset": 6,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCNT0": {
                    "description": "Timer/Counter0 ",
                    "offset": 6,
                    "size": 16
                  },
                  "OCR0A": {
                    "description": "Timer/Counter 0 Output Compare Register A ",
                    "offset": 4,
                    "size": 16
                  },
                  "OCR0B": {
                    "description": "Timer/Counter0 Output Compare Register B ",
                    "offset": 2,
                    "size": 16
                  },
                  "ICR0": {
                    "description": "Input Capture Register  Bytes",
                    "offset": 0,
                    "size": 16
                  },
                  "TIMSK0": {
                    "description": "Timer Interrupt Mask Register 0",
                    "offset": 9,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICIE0": {
                          "description": "Input Capture Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "OCIE0B": {
                          "description": "Output Compare B Match Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE0A": {
                          "description": "Output Compare A Match Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE0": {
                          "description": "Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR0": {
                    "description": "Overflow Interrupt Enable",
                    "offset": 8,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICF0": {
                          "description": "Input Capture Flag",
                          "offset": 5,
                          "size": 1
                        },
                        "OCF0B": {
                          "description": "Timer Output Compare Flag 0B",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF0A": {
                          "description": "Timer Output Compare Flag 0A",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV0": {
                          "description": "Timer Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "GTCCR": {
                    "description": "General Timer/Counter Control Register",
                    "offset": 13,
                    "size": 8,
                    "children": {
                      "fields": {
                        "TSM": {
                          "description": "Timer Synchronization Mode",
                          "offset": 7,
                          "size": 1
                        },
                        "REMAP": {
                          "description": "Remap Bit for 14 pin part only",
                          "offset": 1,
                          "size": 1
                        },
                        "PSR": {
                          "description": "Prescaler Reset",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "enums": {
            "CLK_SEL_3BIT_EXT": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_STOPPED": {
                    "description": "No Clock Source (Stopped)",
                    "value": 0
                  },
                  "RUNNING_NO_PRESCALING": {
                    "description": "Running, No Prescaling",
                    "value": 1
                  },
                  "RUNNING_CLK_8": {
                    "description": "Running, CLK/8",
                    "value": 2
                  },
                  "RUNNING_CLK_64": {
                    "description": "Running, CLK/64",
                    "value": 3
                  },
                  "RUNNING_CLK_256": {
                    "description": "Running, CLK/256",
                    "value": 4
                  },
                  "RUNNING_CLK_1024": {
                    "description": "Running, CLK/1024",
                    "value": 5
                  },
                  "RUNNING_EXTCLK_TN_FALLING_EDGE": {
                    "description": "Running, ExtClk Tn Falling Edge",
                    "value": 6
                  },
                  "RUNNING_EXTCLK_TN_RISING_EDGE": {
                    "description": "Running, ExtClk Tn Rising Edge",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "USART": {
        "description": "USART",
        "children": {
          "registers": {
            "UDR": {
              "description": "USART I/O Data Register",
              "offset": 0,
              "size": 8
            },
            "UCSRA": {
              "description": "USART Control and Status Register A",
              "offset": 6,
              "size": 8,
              "children": {
                "fields": {
                  "RXC": {
                    "description": "USART Receive Complete",
                    "offset": 7,
                    "size": 1
                  },
                  "TXC": {
                    "description": "USART Transmitt Complete",
                    "offset": 6,
                    "size": 1
                  },
                  "UDRE": {
                    "description": "USART Data Register Empty",
                    "offset": 5,
                    "size": 1
                  },
                  "FE": {
                    "description": "Framing Error",
                    "offset": 4,
                    "size": 1
                  },
                  "DOR": {
                    "description": "Data overRun",
                    "offset": 3,
                    "size": 1
                  },
                  "UPE": {
                    "description": "Parity Error",
                    "offset": 2,
                    "size": 1
                  },
                  "U2X": {
                    "description": "Double the USART transmission speed",
                    "offset": 1,
                    "size": 1
                  },
                  "MPCM": {
                    "description": "Multi-processor Communication Mode",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UCSRB": {
              "description": "USART Control and Status Register B",
              "offset": 5,
              "size": 8,
              "children": {
                "fields": {
                  "RXCIE": {
                    "description": "RX Complete Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "TXCIE": {
                    "description": "TX Complete Interrupt Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "UDRIE": {
                    "description": "USART Data register Empty Interrupt Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "RXEN": {
                    "description": "Receiver Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "TXEN": {
                    "description": "Transmitter Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "UCSZ2": {
                    "description": "Character Size",
                    "offset": 2,
                    "size": 1
                  },
                  "RXB8": {
                    "description": "Receive Data Bit 8",
                    "offset": 1,
                    "size": 1
                  },
                  "TXB8": {
                    "description": "Transmit Data Bit 8",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UCSRC": {
              "description": "USART Control and Status Register C",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "UMSEL": {
                    "description": "USART Mode Select",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.USART.children.enums.COMM_USART_MODE"
                  },
                  "UPM": {
                    "description": "Parity Mode Bits",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.USART.children.enums.COMM_UPM_PARITY_MODE"
                  },
                  "USBS": {
                    "description": "Stop Bit Select",
                    "offset": 3,
                    "size": 1,
                    "enum": "types.peripherals.USART.children.enums.COMM_STOP_BIT_SEL"
                  },
                  "UCSZ": {
                    "description": "Character Size",
                    "offset": 1,
                    "size": 2
                  },
                  "UCPOL": {
                    "description": "Clock Polarity",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UCSRD": {
              "description": "USART Control and Status Register D",
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "RXSIE": {
                    "description": "USART RX Start Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "RXS": {
                    "description": "USART RX Start Flag",
                    "offset": 6,
                    "size": 1
                  },
                  "SFDE": {
                    "description": "Start frame detection enable",
                    "offset": 5,
                    "size": 1
                  }
                }
              }
            },
            "UBRR": {
              "description": "USART Baud Rate Register  Bytes",
              "offset": 1,
              "size": 16
            }
          },
          "enums": {
            "COMM_USART_MODE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "ASYNCHRONOUS_OPERATION": {
                    "description": "Asynchronous Operation",
                    "value": 0
                  },
                  "SYNCHRONOUS_OPERATION": {
                    "description": "Synchronous Operation",
                    "value": 1
                  }
                }
              }
            },
            "COMM_UPM_PARITY_MODE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "DISABLED": {
                    "description": "Disabled",
                    "value": 0
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 1
                  },
                  "ENABLED_EVEN_PARITY": {
                    "description": "Enabled, Even Parity",
                    "value": 2
                  },
                  "ENABLED_ODD_PARITY": {
                    "description": "Enabled, Odd Parity",
                    "value": 3
                  }
                }
              }
            },
            "COMM_STOP_BIT_SEL": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "1_BIT": {
                    "description": "1-bit",
                    "value": 0
                  },
                  "2_BIT": {
                    "description": "2-bit",
                    "value": 1
                  }
                }
              }
            }
          }
        }
      },
      "WDT": {
        "description": "Watchdog Timer",
        "children": {
          "registers": {
            "WDTCSR": {
              "description": "Watchdog Timer Control and Status Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "WDIF": {
                    "description": "Watchdog Timer Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "WDIE": {
                    "description": "Watchdog Timer Interrupt Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "WDP_bit0": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 0,
                    "size": 1
                  },
                  "WDP_bit1": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 1,
                    "size": 1
                  },
                  "WDP_bit2": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 2,
                    "size": 1
                  },
                  "WDP_bit3": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 5,
                    "size": 1
                  },
                  "WDE": {
                    "description": "Watch Dog Enable",
                    "offset": 3,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "WDOG_TIMER_PRESCALE_4BITS": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "OSCILLATOR_CYCLES_2K": {
                    "description": "Oscillator Cycles 2K",
                    "value": 0
                  },
                  "OSCILLATOR_CYCLES_4K": {
                    "description": "Oscillator Cycles 4K",
                    "value": 1
                  },
                  "OSCILLATOR_CYCLES_8K": {
                    "description": "Oscillator Cycles 8K",
                    "value": 2
                  },
                  "OSCILLATOR_CYCLES_16K": {
                    "description": "Oscillator Cycles 16K",
                    "value": 3
                  },
                  "OSCILLATOR_CYCLES_32K": {
                    "description": "Oscillator Cycles 32K",
                    "value": 4
                  },
                  "OSCILLATOR_CYCLES_64K": {
                    "description": "Oscillator Cycles 64K",
                    "value": 5
                  },
                  "OSCILLATOR_CYCLES_128K": {
                    "description": "Oscillator Cycles 128K",
                    "value": 6
                  },
                  "OSCILLATOR_CYCLES_256K": {
                    "description": "Oscillator Cycles 256K",
                    "value": 7
                  },
                  "OSCILLATOR_CYCLES_512K": {
                    "description": "Oscillator Cycles 512K",
                    "value": 8
                  },
                  "OSCILLATOR_CYCLES_1024K": {
                    "description": "Oscillator Cycles 1024K",
                    "value": 9
                  }
                }
              }
            }
          }
        }
      }
    }
  },
  "devices": {
    "ATtiny102": {
      "arch": "avr8l",
      "properties": {
        "family": "tinyAVR",
        "arch": "AVR8L"
      },
      "children": {
        "interrupts": {
          "RESET": {
            "index": 0,
            "description": "External Reset, Power-on Reset and Watchdog Reset"
          },
          "INT0": {
            "index": 1,
            "description": "External Interrupt Request 0"
          },
          "PCINT0": {
            "index": 2,
            "description": "Pin Change Interrupt Request 0"
          },
          "PCINT1": {
            "index": 3,
            "description": "Pin Change Interrupt Request 1"
          },
          "TIM0_CAPT": {
            "index": 4,
            "description": "Timer/Counter0 Input Capture"
          },
          "TIM0_OVF": {
            "index": 5,
            "description": "Timer/Counter0 Overflow"
          },
          "TIM0_COMPA": {
            "index": 6,
            "description": "Timer/Counter Compare Match A"
          },
          "TIM0_COMPB": {
            "index": 7,
            "description": "Timer/Counter Compare Match B"
          },
          "ANA_COMP": {
            "index": 8,
            "description": "Analog Comparator"
          },
          "WDT": {
            "index": 9,
            "description": "Watchdog Time-out"
          },
          "VLM": {
            "index": 10,
            "description": "Vcc Voltage Level Monitor"
          },
          "ADC": {
            "index": 11,
            "description": "ADC Conversion complete"
          },
          "USART_RXS": {
            "index": 12,
            "description": "USART RX Start"
          },
          "USART_RXC": {
            "index": 13,
            "description": "USART RX Complete"
          },
          "USART_DRE": {
            "index": 14,
            "description": "USART Data register empty"
          },
          "USART_TXC": {
            "index": 15,
            "description": "USART Tx Complete"
          }
        },
        "peripheral_instances": {
          "ADC": {
            "description": "Analog-to-Digital Converter",
            "offset": 23,
            "type": "types.peripherals.ADC"
          },
          "AC": {
            "description": "Analog Comparator",
            "offset": 23,
            "type": "types.peripherals.AC"
          },
          "CPU": {
            "description": "CPU Registers",
            "offset": 50,
            "type": "types.peripherals.CPU"
          },
          "PORTA": {
            "description": "I/O Port",
            "offset": 0,
            "type": "types.peripherals.PORT.children.register_groups.PORTA"
          },
          "PORTB": {
            "description": "I/O Port",
            "offset": 4,
            "type": "types.peripherals.PORT.children.register_groups.PORTB"
          },
          "EXINT": {
            "description": "External Interrupts",
            "offset": 15,
            "type": "types.peripherals.EXINT"
          },
          "TC0": {
            "description": "Timer/Counter, 16-bit",
            "offset": 34,
            "type": "types.peripherals.TC16.children.register_groups.TC0"
          },
          "WDT": {
            "description": "Watchdog Timer",
            "offset": 49,
            "type": "types.peripherals.WDT"
          },
          "FUSE": {
            "description": "Fuses",
            "offset": 0,
            "type": "types.peripherals.FUSE"
          },
          "LOCKBIT": {
            "description": "Lockbits",
            "offset": 0,
            "type": "types.peripherals.LOCKBIT"
          },
          "USART": {
            "description": "USART",
            "offset": 8,
            "type": "types.peripherals.USART"
          }
        }
      }
    }
  }
}