// Seed: 2606142135
module module_0 (
    id_1,
    module_0,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_4 = 0;
  output wire id_1;
  assign id_3 = id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output logic id_2,
    output supply1 id_3,
    input uwire id_4,
    inout tri1 id_5,
    input supply1 id_6,
    input wire id_7,
    input tri1 id_8,
    input wand id_9,
    output uwire id_10
);
  logic id_12;
  ;
  and primCall (id_5, id_8, id_1, id_12, id_6, id_9, id_4, id_7);
  always @(*) id_2 = -1 & id_7;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
