{
    "nl": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/79-openroad-fillinsertion/SarsaNada_e8.nl.v",
    "pnl": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/79-openroad-fillinsertion/SarsaNada_e8.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/80-odb-cellfrequencytables/SarsaNada_e8.def",
    "lef": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/86-magic-writelef/SarsaNada_e8.lef",
    "openroad-lef": null,
    "odb": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/80-odb-cellfrequencytables/SarsaNada_e8.odb",
    "sdc": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/79-openroad-fillinsertion/SarsaNada_e8.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/nom_tt_025C_1v80/SarsaNada_e8__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/nom_ss_100C_1v60/SarsaNada_e8__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/nom_ff_n40C_1v95/SarsaNada_e8__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/min_tt_025C_1v80/SarsaNada_e8__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/min_ss_100C_1v60/SarsaNada_e8__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/min_ff_n40C_1v95/SarsaNada_e8__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/max_tt_025C_1v80/SarsaNada_e8__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/max_ss_100C_1v60/SarsaNada_e8__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/max_ff_n40C_1v95/SarsaNada_e8__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/81-openroad-rcx/nom/SarsaNada_e8.nom.spef",
        "min_*": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/81-openroad-rcx/min/SarsaNada_e8.min.spef",
        "max_*": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/81-openroad-rcx/max/SarsaNada_e8.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/nom_tt_025C_1v80/SarsaNada_e8__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/nom_ss_100C_1v60/SarsaNada_e8__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/nom_ff_n40C_1v95/SarsaNada_e8__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/min_tt_025C_1v80/SarsaNada_e8__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/min_ss_100C_1v60/SarsaNada_e8__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/min_ff_n40C_1v95/SarsaNada_e8__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/max_tt_025C_1v80/SarsaNada_e8__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/max_ss_100C_1v60/SarsaNada_e8__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/82-openroad-stapostpnr/max_ff_n40C_1v95/SarsaNada_e8__max_ff_n40C_1v95.lib"
    },
    "spice": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/94-magic-spiceextraction/SarsaNada_e8.spice",
    "mag": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/84-magic-streamout/SarsaNada_e8.mag",
    "gds": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/84-magic-streamout/SarsaNada_e8.gds",
    "mag_gds": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/84-magic-streamout/SarsaNada_e8.magic.gds",
    "klayout_gds": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/85-klayout-streamout/SarsaNada_e8.klayout.gds",
    "json_h": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/33-yosys-jsonheader/SarsaNada_e8.h.json",
    "vh": "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e8/56-odb-writeverilogheader/SarsaNada_e8.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 445,
        "design__inferred_latch__count": 0,
        "design__instance__count": 485,
        "design__instance__area": 665.638,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 1.4785167650188669e-06,
        "power__switching__total": 4.348534275777638e-06,
        "power__leakage__total": 2.3557680250974045e-09,
        "power__total": 5.8294067457609344e-06,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.201200395372635,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 4.797412380918863,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.650465921758807,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 3.7803321543134554,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 4.043848037553073,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.122691305032785,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 4.04168399077227,
        "timing__setup__ws": 3.7688466747542715,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 200.0 200.0",
        "design__core__bbox": "5.52 10.88 194.12 187.68",
        "design__io": 10,
        "design__die__area": 40000,
        "design__core__area": 33344.5,
        "design__instance__count__stdcell": 485,
        "design__instance__area__stdcell": 665.638,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0199625,
        "design__instance__utilization__stdcell": 0.0199625,
        "design__instance__count__class:buffer": 1,
        "design__instance__count__class:multi_input_combinational_cell": 5,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 2952,
        "design__instance__count__class:tap_cell": 469,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 8,
        "design__io__hpwl": 824053,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 666.188,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 8,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 2,
        "design__instance__count__class:antenna_cell": 2,
        "route__net": 18,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 6,
        "route__wirelength__iter:1": 653,
        "route__drc_errors__iter:2": 0,
        "route__wirelength__iter:2": 649,
        "route__drc_errors": 0,
        "route__wirelength": 649,
        "route__vias": 81,
        "route__vias__singlecut": 81,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 176.96,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 4.198249422489722,
        "timing__setup__ws__corner:min_tt_025C_1v80": 4.822165470086761,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.644760263429286,
        "timing__setup__ws__corner:min_ss_100C_1v60": 3.807157363793117,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 4.04168399077227,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 5.138855708639278,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.204359646100857,
        "timing__setup__ws__corner:max_tt_025C_1v80": 4.788041654236794,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 4.656372308416857,
        "timing__setup__ws__corner:max_ss_100C_1v60": 3.7688466747542715,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 4.046266547458316,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 5.116147650340578,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 0,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 3.84991e-06,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 5.30096e-06,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.00245e-07,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 5.30096e-06,
        "design_powergrid__voltage__worst": 5.30096e-06,
        "design_powergrid__voltage__worst__net:VPWR": 1.8,
        "design_powergrid__drop__worst": 5.30096e-06,
        "design_powergrid__drop__worst__net:VPWR": 3.84991e-06,
        "design_powergrid__voltage__worst__net:VGND": 5.30096e-06,
        "design_powergrid__drop__worst__net:VGND": 5.30096e-06,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 1.01e-07,
        "ir__drop__worst": 3.85e-06,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0,
        "magic__illegal_overlap__count": 0,
        "design__lvs_device_difference__count": 0,
        "design__lvs_net_difference__count": 0,
        "design__lvs_property_fail__count": 0,
        "design__lvs_error__count": 0,
        "design__lvs_unmatched_device__count": 0,
        "design__lvs_unmatched_net__count": 0,
        "design__lvs_unmatched_pin__count": 0
    }
}