
Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000606c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  0800612c  0800612c  0001612c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006578  08006578  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08006578  08006578  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006578  08006578  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006578  08006578  00016578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800657c  0800657c  0001657c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006580  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  20000070  080065f0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000023c  080065f0  0002023c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000127de  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002291  00000000  00000000  00032876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001088  00000000  00000000  00034b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fa0  00000000  00000000  00035b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000131aa  00000000  00000000  00036b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001499f  00000000  00000000  00049cda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00078673  00000000  00000000  0005e679  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d6cec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004058  00000000  00000000  000d6d3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006114 	.word	0x08006114

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08006114 	.word	0x08006114

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b086      	sub	sp, #24
 8000238:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800023a:	f001 fab9 	bl	80017b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800023e:	f000 f8d3 	bl	80003e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000242:	f000 fab1 	bl	80007a8 <MX_GPIO_Init>
  MX_ADC_Init();
 8000246:	f000 f933 	bl	80004b0 <MX_ADC_Init>
  MX_I2C1_Init();
 800024a:	f000 f999 	bl	8000580 <MX_I2C1_Init>
  MX_RTC_Init();
 800024e:	f000 f9d7 	bl	8000600 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8000252:	f000 fa77 	bl	8000744 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8000256:	f000 fa37 	bl	80006c8 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
//  HAL_Delay(10000);

  //setup light sensor
  uint8_t buf[1];
  HAL_Delay(200);
 800025a:	20c8      	movs	r0, #200	; 0xc8
 800025c:	f001 fb0c 	bl	8001878 <HAL_Delay>
  HAL_I2C_IsDeviceReady(&hi2c1, LIGHT_ADDR, 2, 1000);
 8000260:	23fa      	movs	r3, #250	; 0xfa
 8000262:	009b      	lsls	r3, r3, #2
 8000264:	4856      	ldr	r0, [pc, #344]	; (80003c0 <main+0x18c>)
 8000266:	2202      	movs	r2, #2
 8000268:	2152      	movs	r1, #82	; 0x52
 800026a:	f002 fd05 	bl	8002c78 <HAL_I2C_IsDeviceReady>
  buf[0] = LIGHT_MEAS_RATE_100ms_50ms;
 800026e:	1d3b      	adds	r3, r7, #4
 8000270:	2200      	movs	r2, #0
 8000272:	701a      	strb	r2, [r3, #0]
  HAL_I2C_Mem_Write(&hi2c1, LIGHT_ADDR, LIGHT_MEAS_RATE, 1, buf, 1, 1000);
 8000274:	4852      	ldr	r0, [pc, #328]	; (80003c0 <main+0x18c>)
 8000276:	23fa      	movs	r3, #250	; 0xfa
 8000278:	009b      	lsls	r3, r3, #2
 800027a:	9302      	str	r3, [sp, #8]
 800027c:	2301      	movs	r3, #1
 800027e:	9301      	str	r3, [sp, #4]
 8000280:	1d3b      	adds	r3, r7, #4
 8000282:	9300      	str	r3, [sp, #0]
 8000284:	2301      	movs	r3, #1
 8000286:	2285      	movs	r2, #133	; 0x85
 8000288:	2152      	movs	r1, #82	; 0x52
 800028a:	f002 fa93 	bl	80027b4 <HAL_I2C_Mem_Write>
  HAL_Delay(10);
 800028e:	200a      	movs	r0, #10
 8000290:	f001 faf2 	bl	8001878 <HAL_Delay>

  //get EEPROM address to write to
  HAL_I2C_IsDeviceReady(&hi2c1, EEPROM_ADDR, 2, 1000);
 8000294:	23fa      	movs	r3, #250	; 0xfa
 8000296:	009b      	lsls	r3, r3, #2
 8000298:	4849      	ldr	r0, [pc, #292]	; (80003c0 <main+0x18c>)
 800029a:	2202      	movs	r2, #2
 800029c:	21a0      	movs	r1, #160	; 0xa0
 800029e:	f002 fceb 	bl	8002c78 <HAL_I2C_IsDeviceReady>
  HAL_Delay(10);
 80002a2:	200a      	movs	r0, #10
 80002a4:	f001 fae8 	bl	8001878 <HAL_Delay>
  HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDR, 0x0000, 2, buf, 1, 1000);
 80002a8:	4845      	ldr	r0, [pc, #276]	; (80003c0 <main+0x18c>)
 80002aa:	23fa      	movs	r3, #250	; 0xfa
 80002ac:	009b      	lsls	r3, r3, #2
 80002ae:	9302      	str	r3, [sp, #8]
 80002b0:	2301      	movs	r3, #1
 80002b2:	9301      	str	r3, [sp, #4]
 80002b4:	1d3b      	adds	r3, r7, #4
 80002b6:	9300      	str	r3, [sp, #0]
 80002b8:	2302      	movs	r3, #2
 80002ba:	2200      	movs	r2, #0
 80002bc:	21a0      	movs	r1, #160	; 0xa0
 80002be:	f002 fba7 	bl	8002a10 <HAL_I2C_Mem_Read>
  eeprom_page_addr = buf[0];
 80002c2:	1d3b      	adds	r3, r7, #4
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	b29a      	uxth	r2, r3
 80002c8:	4b3e      	ldr	r3, [pc, #248]	; (80003c4 <main+0x190>)
 80002ca:	801a      	strh	r2, [r3, #0]
  HAL_Delay(10);
 80002cc:	200a      	movs	r0, #10
 80002ce:	f001 fad3 	bl	8001878 <HAL_Delay>

  HAL_TIM_Base_Start_IT(&htim6);
 80002d2:	4b3d      	ldr	r3, [pc, #244]	; (80003c8 <main+0x194>)
 80002d4:	0018      	movs	r0, r3
 80002d6:	f004 fad9 	bl	800488c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t SW2_down = 0x00, SW3_down = 0x00, SW4_down = 0x00;
 80002da:	1dfb      	adds	r3, r7, #7
 80002dc:	2200      	movs	r2, #0
 80002de:	701a      	strb	r2, [r3, #0]
 80002e0:	1dbb      	adds	r3, r7, #6
 80002e2:	2200      	movs	r2, #0
 80002e4:	701a      	strb	r2, [r3, #0]
 80002e6:	1d7b      	adds	r3, r7, #5
 80002e8:	2200      	movs	r2, #0
 80002ea:	701a      	strb	r2, [r3, #0]
  while (1)
  {
	  //handle plug detect
	  if ((GPIOB->IDR & GPIO_IDR_14) == GPIO_IDR_14) {
 80002ec:	4b37      	ldr	r3, [pc, #220]	; (80003cc <main+0x198>)
 80002ee:	691a      	ldr	r2, [r3, #16]
 80002f0:	2380      	movs	r3, #128	; 0x80
 80002f2:	01db      	lsls	r3, r3, #7
 80002f4:	401a      	ands	r2, r3
 80002f6:	2380      	movs	r3, #128	; 0x80
 80002f8:	01db      	lsls	r3, r3, #7
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d111      	bne.n	8000322 <main+0xee>
		  if (!plg_dtcted) {
 80002fe:	4b34      	ldr	r3, [pc, #208]	; (80003d0 <main+0x19c>)
 8000300:	781b      	ldrb	r3, [r3, #0]
 8000302:	2b00      	cmp	r3, #0
 8000304:	d114      	bne.n	8000330 <main+0xfc>
			  HAL_Delay(5000);
 8000306:	4b33      	ldr	r3, [pc, #204]	; (80003d4 <main+0x1a0>)
 8000308:	0018      	movs	r0, r3
 800030a:	f001 fab5 	bl	8001878 <HAL_Delay>
			  HAL_UART_Transmit(&huart1, UART_LOGON, sizeof(UART_LOGON), 10);
 800030e:	4932      	ldr	r1, [pc, #200]	; (80003d8 <main+0x1a4>)
 8000310:	4832      	ldr	r0, [pc, #200]	; (80003dc <main+0x1a8>)
 8000312:	230a      	movs	r3, #10
 8000314:	2214      	movs	r2, #20
 8000316:	f004 fd83 	bl	8004e20 <HAL_UART_Transmit>
			  plg_dtcted = 1;
 800031a:	4b2d      	ldr	r3, [pc, #180]	; (80003d0 <main+0x19c>)
 800031c:	2201      	movs	r2, #1
 800031e:	701a      	strb	r2, [r3, #0]
 8000320:	e006      	b.n	8000330 <main+0xfc>
		  }
	  } else if (plg_dtcted) plg_dtcted = 0;
 8000322:	4b2b      	ldr	r3, [pc, #172]	; (80003d0 <main+0x19c>)
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	2b00      	cmp	r3, #0
 8000328:	d002      	beq.n	8000330 <main+0xfc>
 800032a:	4b29      	ldr	r3, [pc, #164]	; (80003d0 <main+0x19c>)
 800032c:	2200      	movs	r2, #0
 800032e:	701a      	strb	r2, [r3, #0]

	  //select mode
	  if ((GPIOB->IDR & GPIO_IDR_3) == 0b0) {
 8000330:	4b26      	ldr	r3, [pc, #152]	; (80003cc <main+0x198>)
 8000332:	691b      	ldr	r3, [r3, #16]
 8000334:	2208      	movs	r2, #8
 8000336:	4013      	ands	r3, r2
 8000338:	d115      	bne.n	8000366 <main+0x132>
		  //SW2 pressed
		  if (!SW2_down) {
 800033a:	1dfb      	adds	r3, r7, #7
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	2b00      	cmp	r3, #0
 8000340:	d114      	bne.n	800036c <main+0x138>
			  SW2_down = 0b1;
 8000342:	1dfb      	adds	r3, r7, #7
 8000344:	2201      	movs	r2, #1
 8000346:	701a      	strb	r2, [r3, #0]
			  if (mode == MODE_SET_SAMPLE_TIME) {
 8000348:	4b25      	ldr	r3, [pc, #148]	; (80003e0 <main+0x1ac>)
 800034a:	781b      	ldrb	r3, [r3, #0]
 800034c:	2b04      	cmp	r3, #4
 800034e:	d103      	bne.n	8000358 <main+0x124>
				  changeMode(MODE_RECORD_DATA);
 8000350:	2001      	movs	r0, #1
 8000352:	f000 faf9 	bl	8000948 <changeMode>
 8000356:	e009      	b.n	800036c <main+0x138>
			  } else {
				  sample_time = 0;
 8000358:	4b22      	ldr	r3, [pc, #136]	; (80003e4 <main+0x1b0>)
 800035a:	2200      	movs	r2, #0
 800035c:	701a      	strb	r2, [r3, #0]
				  changeMode(MODE_SET_SAMPLE_TIME);
 800035e:	2004      	movs	r0, #4
 8000360:	f000 faf2 	bl	8000948 <changeMode>
 8000364:	e002      	b.n	800036c <main+0x138>
			  }
		  }
	  }	else SW2_down = 0b0;
 8000366:	1dfb      	adds	r3, r7, #7
 8000368:	2200      	movs	r2, #0
 800036a:	701a      	strb	r2, [r3, #0]

	  if ((GPIOA->IDR & GPIO_IDR_15) == 0b0){
 800036c:	2390      	movs	r3, #144	; 0x90
 800036e:	05db      	lsls	r3, r3, #23
 8000370:	691a      	ldr	r2, [r3, #16]
 8000372:	2380      	movs	r3, #128	; 0x80
 8000374:	021b      	lsls	r3, r3, #8
 8000376:	4013      	ands	r3, r2
 8000378:	d10a      	bne.n	8000390 <main+0x15c>
		  //SW3 pressed
		  if (!SW3_down) {
 800037a:	1dbb      	adds	r3, r7, #6
 800037c:	781b      	ldrb	r3, [r3, #0]
 800037e:	2b00      	cmp	r3, #0
 8000380:	d109      	bne.n	8000396 <main+0x162>
			  SW3_down = 0b1;
 8000382:	1dbb      	adds	r3, r7, #6
 8000384:	2201      	movs	r2, #1
 8000386:	701a      	strb	r2, [r3, #0]
			  changeMode(MODE_READ_DATA);
 8000388:	2002      	movs	r0, #2
 800038a:	f000 fadd 	bl	8000948 <changeMode>
 800038e:	e002      	b.n	8000396 <main+0x162>
		  }
	  }	else SW3_down = 0b0;
 8000390:	1dbb      	adds	r3, r7, #6
 8000392:	2200      	movs	r2, #0
 8000394:	701a      	strb	r2, [r3, #0]

	  if ((GPIOB->IDR & GPIO_IDR_15) == 0b0){
 8000396:	4b0d      	ldr	r3, [pc, #52]	; (80003cc <main+0x198>)
 8000398:	691a      	ldr	r2, [r3, #16]
 800039a:	2380      	movs	r3, #128	; 0x80
 800039c:	021b      	lsls	r3, r3, #8
 800039e:	4013      	ands	r3, r2
 80003a0:	d10a      	bne.n	80003b8 <main+0x184>
		  //SW4 pressed
		  if (!SW4_down) {
 80003a2:	1d7b      	adds	r3, r7, #5
 80003a4:	781b      	ldrb	r3, [r3, #0]
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d1a0      	bne.n	80002ec <main+0xb8>
			  SW4_down = 0b1;
 80003aa:	1d7b      	adds	r3, r7, #5
 80003ac:	2201      	movs	r2, #1
 80003ae:	701a      	strb	r2, [r3, #0]
		  changeMode(MODE_LIVE_DATA);
 80003b0:	2003      	movs	r0, #3
 80003b2:	f000 fac9 	bl	8000948 <changeMode>
 80003b6:	e799      	b.n	80002ec <main+0xb8>
		  }
	  } else SW4_down = 0b0;
 80003b8:	1d7b      	adds	r3, r7, #5
 80003ba:	2200      	movs	r2, #0
 80003bc:	701a      	strb	r2, [r3, #0]
	  if ((GPIOB->IDR & GPIO_IDR_14) == GPIO_IDR_14) {
 80003be:	e795      	b.n	80002ec <main+0xb8>
 80003c0:	200000cc 	.word	0x200000cc
 80003c4:	2000021c 	.word	0x2000021c
 80003c8:	20000140 	.word	0x20000140
 80003cc:	48000400 	.word	0x48000400
 80003d0:	2000021e 	.word	0x2000021e
 80003d4:	00001388 	.word	0x00001388
 80003d8:	0800631c 	.word	0x0800631c
 80003dc:	20000188 	.word	0x20000188
 80003e0:	2000021f 	.word	0x2000021f
 80003e4:	20000221 	.word	0x20000221

080003e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003e8:	b590      	push	{r4, r7, lr}
 80003ea:	b097      	sub	sp, #92	; 0x5c
 80003ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ee:	2428      	movs	r4, #40	; 0x28
 80003f0:	193b      	adds	r3, r7, r4
 80003f2:	0018      	movs	r0, r3
 80003f4:	2330      	movs	r3, #48	; 0x30
 80003f6:	001a      	movs	r2, r3
 80003f8:	2100      	movs	r1, #0
 80003fa:	f005 fa19 	bl	8005830 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003fe:	2318      	movs	r3, #24
 8000400:	18fb      	adds	r3, r7, r3
 8000402:	0018      	movs	r0, r3
 8000404:	2310      	movs	r3, #16
 8000406:	001a      	movs	r2, r3
 8000408:	2100      	movs	r1, #0
 800040a:	f005 fa11 	bl	8005830 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800040e:	1d3b      	adds	r3, r7, #4
 8000410:	0018      	movs	r0, r3
 8000412:	2314      	movs	r3, #20
 8000414:	001a      	movs	r2, r3
 8000416:	2100      	movs	r1, #0
 8000418:	f005 fa0a 	bl	8005830 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE;
 800041c:	0021      	movs	r1, r4
 800041e:	187b      	adds	r3, r7, r1
 8000420:	2211      	movs	r2, #17
 8000422:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000424:	187b      	adds	r3, r7, r1
 8000426:	2201      	movs	r2, #1
 8000428:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800042a:	187b      	adds	r3, r7, r1
 800042c:	2201      	movs	r2, #1
 800042e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000430:	187b      	adds	r3, r7, r1
 8000432:	2210      	movs	r2, #16
 8000434:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000436:	187b      	adds	r3, r7, r1
 8000438:	2200      	movs	r2, #0
 800043a:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800043c:	187b      	adds	r3, r7, r1
 800043e:	0018      	movs	r0, r3
 8000440:	f003 f948 	bl	80036d4 <HAL_RCC_OscConfig>
 8000444:	1e03      	subs	r3, r0, #0
 8000446:	d001      	beq.n	800044c <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000448:	f000 ffe0 	bl	800140c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800044c:	2118      	movs	r1, #24
 800044e:	187b      	adds	r3, r7, r1
 8000450:	2207      	movs	r2, #7
 8000452:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000454:	187b      	adds	r3, r7, r1
 8000456:	2201      	movs	r2, #1
 8000458:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800045a:	187b      	adds	r3, r7, r1
 800045c:	2200      	movs	r2, #0
 800045e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000460:	187b      	adds	r3, r7, r1
 8000462:	2200      	movs	r2, #0
 8000464:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000466:	187b      	adds	r3, r7, r1
 8000468:	2100      	movs	r1, #0
 800046a:	0018      	movs	r0, r3
 800046c:	f003 fc4c 	bl	8003d08 <HAL_RCC_ClockConfig>
 8000470:	1e03      	subs	r3, r0, #0
 8000472:	d001      	beq.n	8000478 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000474:	f000 ffca 	bl	800140c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8000478:	1d3b      	adds	r3, r7, #4
 800047a:	4a0c      	ldr	r2, [pc, #48]	; (80004ac <SystemClock_Config+0xc4>)
 800047c:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 800047e:	1d3b      	adds	r3, r7, #4
 8000480:	2201      	movs	r2, #1
 8000482:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	2210      	movs	r2, #16
 8000488:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32;
 800048a:	1d3b      	adds	r3, r7, #4
 800048c:	22c0      	movs	r2, #192	; 0xc0
 800048e:	0092      	lsls	r2, r2, #2
 8000490:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000492:	1d3b      	adds	r3, r7, #4
 8000494:	0018      	movs	r0, r3
 8000496:	f003 fd7b 	bl	8003f90 <HAL_RCCEx_PeriphCLKConfig>
 800049a:	1e03      	subs	r3, r0, #0
 800049c:	d001      	beq.n	80004a2 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800049e:	f000 ffb5 	bl	800140c <Error_Handler>
  }
}
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	46bd      	mov	sp, r7
 80004a6:	b017      	add	sp, #92	; 0x5c
 80004a8:	bd90      	pop	{r4, r7, pc}
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	00010021 	.word	0x00010021

080004b0 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b084      	sub	sp, #16
 80004b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004b6:	1d3b      	adds	r3, r7, #4
 80004b8:	0018      	movs	r0, r3
 80004ba:	230c      	movs	r3, #12
 80004bc:	001a      	movs	r2, r3
 80004be:	2100      	movs	r1, #0
 80004c0:	f005 f9b6 	bl	8005830 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80004c4:	4b2c      	ldr	r3, [pc, #176]	; (8000578 <MX_ADC_Init+0xc8>)
 80004c6:	4a2d      	ldr	r2, [pc, #180]	; (800057c <MX_ADC_Init+0xcc>)
 80004c8:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80004ca:	4b2b      	ldr	r3, [pc, #172]	; (8000578 <MX_ADC_Init+0xc8>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80004d0:	4b29      	ldr	r3, [pc, #164]	; (8000578 <MX_ADC_Init+0xc8>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004d6:	4b28      	ldr	r3, [pc, #160]	; (8000578 <MX_ADC_Init+0xc8>)
 80004d8:	2200      	movs	r2, #0
 80004da:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80004dc:	4b26      	ldr	r3, [pc, #152]	; (8000578 <MX_ADC_Init+0xc8>)
 80004de:	2201      	movs	r2, #1
 80004e0:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80004e2:	4b25      	ldr	r3, [pc, #148]	; (8000578 <MX_ADC_Init+0xc8>)
 80004e4:	2208      	movs	r2, #8
 80004e6:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ENABLE;
 80004e8:	4b23      	ldr	r3, [pc, #140]	; (8000578 <MX_ADC_Init+0xc8>)
 80004ea:	2201      	movs	r2, #1
 80004ec:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80004ee:	4b22      	ldr	r3, [pc, #136]	; (8000578 <MX_ADC_Init+0xc8>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80004f4:	4b20      	ldr	r3, [pc, #128]	; (8000578 <MX_ADC_Init+0xc8>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = ENABLE;
 80004fa:	4b1f      	ldr	r3, [pc, #124]	; (8000578 <MX_ADC_Init+0xc8>)
 80004fc:	2201      	movs	r2, #1
 80004fe:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000500:	4b1d      	ldr	r3, [pc, #116]	; (8000578 <MX_ADC_Init+0xc8>)
 8000502:	22c2      	movs	r2, #194	; 0xc2
 8000504:	32ff      	adds	r2, #255	; 0xff
 8000506:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000508:	4b1b      	ldr	r3, [pc, #108]	; (8000578 <MX_ADC_Init+0xc8>)
 800050a:	2200      	movs	r2, #0
 800050c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800050e:	4b1a      	ldr	r3, [pc, #104]	; (8000578 <MX_ADC_Init+0xc8>)
 8000510:	2224      	movs	r2, #36	; 0x24
 8000512:	2100      	movs	r1, #0
 8000514:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000516:	4b18      	ldr	r3, [pc, #96]	; (8000578 <MX_ADC_Init+0xc8>)
 8000518:	2200      	movs	r2, #0
 800051a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800051c:	4b16      	ldr	r3, [pc, #88]	; (8000578 <MX_ADC_Init+0xc8>)
 800051e:	0018      	movs	r0, r3
 8000520:	f001 f9ce 	bl	80018c0 <HAL_ADC_Init>
 8000524:	1e03      	subs	r3, r0, #0
 8000526:	d001      	beq.n	800052c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000528:	f000 ff70 	bl	800140c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800052c:	1d3b      	adds	r3, r7, #4
 800052e:	2208      	movs	r2, #8
 8000530:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000532:	1d3b      	adds	r3, r7, #4
 8000534:	2280      	movs	r2, #128	; 0x80
 8000536:	0152      	lsls	r2, r2, #5
 8000538:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800053a:	1d3b      	adds	r3, r7, #4
 800053c:	2280      	movs	r2, #128	; 0x80
 800053e:	0552      	lsls	r2, r2, #21
 8000540:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000542:	1d3a      	adds	r2, r7, #4
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <MX_ADC_Init+0xc8>)
 8000546:	0011      	movs	r1, r2
 8000548:	0018      	movs	r0, r3
 800054a:	f001 faf9 	bl	8001b40 <HAL_ADC_ConfigChannel>
 800054e:	1e03      	subs	r3, r0, #0
 8000550:	d001      	beq.n	8000556 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000552:	f000 ff5b 	bl	800140c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000556:	1d3b      	adds	r3, r7, #4
 8000558:	2209      	movs	r2, #9
 800055a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800055c:	1d3a      	adds	r2, r7, #4
 800055e:	4b06      	ldr	r3, [pc, #24]	; (8000578 <MX_ADC_Init+0xc8>)
 8000560:	0011      	movs	r1, r2
 8000562:	0018      	movs	r0, r3
 8000564:	f001 faec 	bl	8001b40 <HAL_ADC_ConfigChannel>
 8000568:	1e03      	subs	r3, r0, #0
 800056a:	d001      	beq.n	8000570 <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 800056c:	f000 ff4e 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000570:	46c0      	nop			; (mov r8, r8)
 8000572:	46bd      	mov	sp, r7
 8000574:	b004      	add	sp, #16
 8000576:	bd80      	pop	{r7, pc}
 8000578:	2000008c 	.word	0x2000008c
 800057c:	40012400 	.word	0x40012400

08000580 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000584:	4b1b      	ldr	r3, [pc, #108]	; (80005f4 <MX_I2C1_Init+0x74>)
 8000586:	4a1c      	ldr	r2, [pc, #112]	; (80005f8 <MX_I2C1_Init+0x78>)
 8000588:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0010020A;
 800058a:	4b1a      	ldr	r3, [pc, #104]	; (80005f4 <MX_I2C1_Init+0x74>)
 800058c:	4a1b      	ldr	r2, [pc, #108]	; (80005fc <MX_I2C1_Init+0x7c>)
 800058e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000590:	4b18      	ldr	r3, [pc, #96]	; (80005f4 <MX_I2C1_Init+0x74>)
 8000592:	2200      	movs	r2, #0
 8000594:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000596:	4b17      	ldr	r3, [pc, #92]	; (80005f4 <MX_I2C1_Init+0x74>)
 8000598:	2201      	movs	r2, #1
 800059a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800059c:	4b15      	ldr	r3, [pc, #84]	; (80005f4 <MX_I2C1_Init+0x74>)
 800059e:	2200      	movs	r2, #0
 80005a0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005a2:	4b14      	ldr	r3, [pc, #80]	; (80005f4 <MX_I2C1_Init+0x74>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005a8:	4b12      	ldr	r3, [pc, #72]	; (80005f4 <MX_I2C1_Init+0x74>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005ae:	4b11      	ldr	r3, [pc, #68]	; (80005f4 <MX_I2C1_Init+0x74>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005b4:	4b0f      	ldr	r3, [pc, #60]	; (80005f4 <MX_I2C1_Init+0x74>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005ba:	4b0e      	ldr	r3, [pc, #56]	; (80005f4 <MX_I2C1_Init+0x74>)
 80005bc:	0018      	movs	r0, r3
 80005be:	f001 fe53 	bl	8002268 <HAL_I2C_Init>
 80005c2:	1e03      	subs	r3, r0, #0
 80005c4:	d001      	beq.n	80005ca <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80005c6:	f000 ff21 	bl	800140c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005ca:	4b0a      	ldr	r3, [pc, #40]	; (80005f4 <MX_I2C1_Init+0x74>)
 80005cc:	2100      	movs	r1, #0
 80005ce:	0018      	movs	r0, r3
 80005d0:	f002 ffe8 	bl	80035a4 <HAL_I2CEx_ConfigAnalogFilter>
 80005d4:	1e03      	subs	r3, r0, #0
 80005d6:	d001      	beq.n	80005dc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80005d8:	f000 ff18 	bl	800140c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80005dc:	4b05      	ldr	r3, [pc, #20]	; (80005f4 <MX_I2C1_Init+0x74>)
 80005de:	2100      	movs	r1, #0
 80005e0:	0018      	movs	r0, r3
 80005e2:	f003 f82b 	bl	800363c <HAL_I2CEx_ConfigDigitalFilter>
 80005e6:	1e03      	subs	r3, r0, #0
 80005e8:	d001      	beq.n	80005ee <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80005ea:	f000 ff0f 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80005ee:	46c0      	nop			; (mov r8, r8)
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	200000cc 	.word	0x200000cc
 80005f8:	40005400 	.word	0x40005400
 80005fc:	0010020a 	.word	0x0010020a

08000600 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b086      	sub	sp, #24
 8000604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000606:	1d3b      	adds	r3, r7, #4
 8000608:	0018      	movs	r0, r3
 800060a:	2314      	movs	r3, #20
 800060c:	001a      	movs	r2, r3
 800060e:	2100      	movs	r1, #0
 8000610:	f005 f90e 	bl	8005830 <memset>
  RTC_DateTypeDef sDate = {0};
 8000614:	003b      	movs	r3, r7
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800061a:	4b28      	ldr	r3, [pc, #160]	; (80006bc <MX_RTC_Init+0xbc>)
 800061c:	4a28      	ldr	r2, [pc, #160]	; (80006c0 <MX_RTC_Init+0xc0>)
 800061e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000620:	4b26      	ldr	r3, [pc, #152]	; (80006bc <MX_RTC_Init+0xbc>)
 8000622:	2200      	movs	r2, #0
 8000624:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 124;
 8000626:	4b25      	ldr	r3, [pc, #148]	; (80006bc <MX_RTC_Init+0xbc>)
 8000628:	227c      	movs	r2, #124	; 0x7c
 800062a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1999;
 800062c:	4b23      	ldr	r3, [pc, #140]	; (80006bc <MX_RTC_Init+0xbc>)
 800062e:	4a25      	ldr	r2, [pc, #148]	; (80006c4 <MX_RTC_Init+0xc4>)
 8000630:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000632:	4b22      	ldr	r3, [pc, #136]	; (80006bc <MX_RTC_Init+0xbc>)
 8000634:	2200      	movs	r2, #0
 8000636:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000638:	4b20      	ldr	r3, [pc, #128]	; (80006bc <MX_RTC_Init+0xbc>)
 800063a:	2200      	movs	r2, #0
 800063c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800063e:	4b1f      	ldr	r3, [pc, #124]	; (80006bc <MX_RTC_Init+0xbc>)
 8000640:	2200      	movs	r2, #0
 8000642:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000644:	4b1d      	ldr	r3, [pc, #116]	; (80006bc <MX_RTC_Init+0xbc>)
 8000646:	0018      	movs	r0, r3
 8000648:	f003 fd80 	bl	800414c <HAL_RTC_Init>
 800064c:	1e03      	subs	r3, r0, #0
 800064e:	d001      	beq.n	8000654 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8000650:	f000 fedc 	bl	800140c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x16;
 8000654:	1d3b      	adds	r3, r7, #4
 8000656:	2216      	movs	r2, #22
 8000658:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x35;
 800065a:	1d3b      	adds	r3, r7, #4
 800065c:	2235      	movs	r2, #53	; 0x35
 800065e:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x35;
 8000660:	1d3b      	adds	r3, r7, #4
 8000662:	2235      	movs	r2, #53	; 0x35
 8000664:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000666:	1d3b      	adds	r3, r7, #4
 8000668:	2200      	movs	r2, #0
 800066a:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800066c:	1d3b      	adds	r3, r7, #4
 800066e:	2200      	movs	r2, #0
 8000670:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000672:	1d39      	adds	r1, r7, #4
 8000674:	4b11      	ldr	r3, [pc, #68]	; (80006bc <MX_RTC_Init+0xbc>)
 8000676:	2201      	movs	r2, #1
 8000678:	0018      	movs	r0, r3
 800067a:	f003 fdff 	bl	800427c <HAL_RTC_SetTime>
 800067e:	1e03      	subs	r3, r0, #0
 8000680:	d001      	beq.n	8000686 <MX_RTC_Init+0x86>
  {
    Error_Handler();
 8000682:	f000 fec3 	bl	800140c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8000686:	003b      	movs	r3, r7
 8000688:	2203      	movs	r2, #3
 800068a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_MAY;
 800068c:	003b      	movs	r3, r7
 800068e:	2205      	movs	r2, #5
 8000690:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x17;
 8000692:	003b      	movs	r3, r7
 8000694:	2217      	movs	r2, #23
 8000696:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x23;
 8000698:	003b      	movs	r3, r7
 800069a:	2223      	movs	r2, #35	; 0x23
 800069c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800069e:	0039      	movs	r1, r7
 80006a0:	4b06      	ldr	r3, [pc, #24]	; (80006bc <MX_RTC_Init+0xbc>)
 80006a2:	2201      	movs	r2, #1
 80006a4:	0018      	movs	r0, r3
 80006a6:	f003 feed 	bl	8004484 <HAL_RTC_SetDate>
 80006aa:	1e03      	subs	r3, r0, #0
 80006ac:	d001      	beq.n	80006b2 <MX_RTC_Init+0xb2>
  {
    Error_Handler();
 80006ae:	f000 fead 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	46bd      	mov	sp, r7
 80006b6:	b006      	add	sp, #24
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	46c0      	nop			; (mov r8, r8)
 80006bc:	20000120 	.word	0x20000120
 80006c0:	40002800 	.word	0x40002800
 80006c4:	000007cf 	.word	0x000007cf

080006c8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006ce:	003b      	movs	r3, r7
 80006d0:	0018      	movs	r0, r3
 80006d2:	2308      	movs	r3, #8
 80006d4:	001a      	movs	r2, r3
 80006d6:	2100      	movs	r1, #0
 80006d8:	f005 f8aa 	bl	8005830 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80006dc:	4b15      	ldr	r3, [pc, #84]	; (8000734 <MX_TIM6_Init+0x6c>)
 80006de:	4a16      	ldr	r2, [pc, #88]	; (8000738 <MX_TIM6_Init+0x70>)
 80006e0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8000-1;
 80006e2:	4b14      	ldr	r3, [pc, #80]	; (8000734 <MX_TIM6_Init+0x6c>)
 80006e4:	4a15      	ldr	r2, [pc, #84]	; (800073c <MX_TIM6_Init+0x74>)
 80006e6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006e8:	4b12      	ldr	r3, [pc, #72]	; (8000734 <MX_TIM6_Init+0x6c>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 80006ee:	4b11      	ldr	r3, [pc, #68]	; (8000734 <MX_TIM6_Init+0x6c>)
 80006f0:	4a13      	ldr	r2, [pc, #76]	; (8000740 <MX_TIM6_Init+0x78>)
 80006f2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006f4:	4b0f      	ldr	r3, [pc, #60]	; (8000734 <MX_TIM6_Init+0x6c>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80006fa:	4b0e      	ldr	r3, [pc, #56]	; (8000734 <MX_TIM6_Init+0x6c>)
 80006fc:	0018      	movs	r0, r3
 80006fe:	f004 f875 	bl	80047ec <HAL_TIM_Base_Init>
 8000702:	1e03      	subs	r3, r0, #0
 8000704:	d001      	beq.n	800070a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000706:	f000 fe81 	bl	800140c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800070a:	003b      	movs	r3, r7
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000710:	003b      	movs	r3, r7
 8000712:	2200      	movs	r2, #0
 8000714:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000716:	003a      	movs	r2, r7
 8000718:	4b06      	ldr	r3, [pc, #24]	; (8000734 <MX_TIM6_Init+0x6c>)
 800071a:	0011      	movs	r1, r2
 800071c:	0018      	movs	r0, r3
 800071e:	f004 fabd 	bl	8004c9c <HAL_TIMEx_MasterConfigSynchronization>
 8000722:	1e03      	subs	r3, r0, #0
 8000724:	d001      	beq.n	800072a <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8000726:	f000 fe71 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800072a:	46c0      	nop			; (mov r8, r8)
 800072c:	46bd      	mov	sp, r7
 800072e:	b002      	add	sp, #8
 8000730:	bd80      	pop	{r7, pc}
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	20000140 	.word	0x20000140
 8000738:	40001000 	.word	0x40001000
 800073c:	00001f3f 	.word	0x00001f3f
 8000740:	000003e7 	.word	0x000003e7

08000744 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000748:	4b15      	ldr	r3, [pc, #84]	; (80007a0 <MX_USART1_UART_Init+0x5c>)
 800074a:	4a16      	ldr	r2, [pc, #88]	; (80007a4 <MX_USART1_UART_Init+0x60>)
 800074c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800074e:	4b14      	ldr	r3, [pc, #80]	; (80007a0 <MX_USART1_UART_Init+0x5c>)
 8000750:	2296      	movs	r2, #150	; 0x96
 8000752:	0212      	lsls	r2, r2, #8
 8000754:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8000756:	4b12      	ldr	r3, [pc, #72]	; (80007a0 <MX_USART1_UART_Init+0x5c>)
 8000758:	2280      	movs	r2, #128	; 0x80
 800075a:	0152      	lsls	r2, r2, #5
 800075c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800075e:	4b10      	ldr	r3, [pc, #64]	; (80007a0 <MX_USART1_UART_Init+0x5c>)
 8000760:	2200      	movs	r2, #0
 8000762:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8000764:	4b0e      	ldr	r3, [pc, #56]	; (80007a0 <MX_USART1_UART_Init+0x5c>)
 8000766:	2280      	movs	r2, #128	; 0x80
 8000768:	00d2      	lsls	r2, r2, #3
 800076a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800076c:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <MX_USART1_UART_Init+0x5c>)
 800076e:	220c      	movs	r2, #12
 8000770:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000772:	4b0b      	ldr	r3, [pc, #44]	; (80007a0 <MX_USART1_UART_Init+0x5c>)
 8000774:	2200      	movs	r2, #0
 8000776:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000778:	4b09      	ldr	r3, [pc, #36]	; (80007a0 <MX_USART1_UART_Init+0x5c>)
 800077a:	2200      	movs	r2, #0
 800077c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800077e:	4b08      	ldr	r3, [pc, #32]	; (80007a0 <MX_USART1_UART_Init+0x5c>)
 8000780:	2200      	movs	r2, #0
 8000782:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000784:	4b06      	ldr	r3, [pc, #24]	; (80007a0 <MX_USART1_UART_Init+0x5c>)
 8000786:	2200      	movs	r2, #0
 8000788:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800078a:	4b05      	ldr	r3, [pc, #20]	; (80007a0 <MX_USART1_UART_Init+0x5c>)
 800078c:	0018      	movs	r0, r3
 800078e:	f004 faf3 	bl	8004d78 <HAL_UART_Init>
 8000792:	1e03      	subs	r3, r0, #0
 8000794:	d001      	beq.n	800079a <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 8000796:	f000 fe39 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800079a:	46c0      	nop			; (mov r8, r8)
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000188 	.word	0x20000188
 80007a4:	40013800 	.word	0x40013800

080007a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007a8:	b590      	push	{r4, r7, lr}
 80007aa:	b08b      	sub	sp, #44	; 0x2c
 80007ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ae:	2414      	movs	r4, #20
 80007b0:	193b      	adds	r3, r7, r4
 80007b2:	0018      	movs	r0, r3
 80007b4:	2314      	movs	r3, #20
 80007b6:	001a      	movs	r2, r3
 80007b8:	2100      	movs	r1, #0
 80007ba:	f005 f839 	bl	8005830 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007be:	4b5b      	ldr	r3, [pc, #364]	; (800092c <MX_GPIO_Init+0x184>)
 80007c0:	695a      	ldr	r2, [r3, #20]
 80007c2:	4b5a      	ldr	r3, [pc, #360]	; (800092c <MX_GPIO_Init+0x184>)
 80007c4:	2180      	movs	r1, #128	; 0x80
 80007c6:	0309      	lsls	r1, r1, #12
 80007c8:	430a      	orrs	r2, r1
 80007ca:	615a      	str	r2, [r3, #20]
 80007cc:	4b57      	ldr	r3, [pc, #348]	; (800092c <MX_GPIO_Init+0x184>)
 80007ce:	695a      	ldr	r2, [r3, #20]
 80007d0:	2380      	movs	r3, #128	; 0x80
 80007d2:	031b      	lsls	r3, r3, #12
 80007d4:	4013      	ands	r3, r2
 80007d6:	613b      	str	r3, [r7, #16]
 80007d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007da:	4b54      	ldr	r3, [pc, #336]	; (800092c <MX_GPIO_Init+0x184>)
 80007dc:	695a      	ldr	r2, [r3, #20]
 80007de:	4b53      	ldr	r3, [pc, #332]	; (800092c <MX_GPIO_Init+0x184>)
 80007e0:	2180      	movs	r1, #128	; 0x80
 80007e2:	03c9      	lsls	r1, r1, #15
 80007e4:	430a      	orrs	r2, r1
 80007e6:	615a      	str	r2, [r3, #20]
 80007e8:	4b50      	ldr	r3, [pc, #320]	; (800092c <MX_GPIO_Init+0x184>)
 80007ea:	695a      	ldr	r2, [r3, #20]
 80007ec:	2380      	movs	r3, #128	; 0x80
 80007ee:	03db      	lsls	r3, r3, #15
 80007f0:	4013      	ands	r3, r2
 80007f2:	60fb      	str	r3, [r7, #12]
 80007f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f6:	4b4d      	ldr	r3, [pc, #308]	; (800092c <MX_GPIO_Init+0x184>)
 80007f8:	695a      	ldr	r2, [r3, #20]
 80007fa:	4b4c      	ldr	r3, [pc, #304]	; (800092c <MX_GPIO_Init+0x184>)
 80007fc:	2180      	movs	r1, #128	; 0x80
 80007fe:	0289      	lsls	r1, r1, #10
 8000800:	430a      	orrs	r2, r1
 8000802:	615a      	str	r2, [r3, #20]
 8000804:	4b49      	ldr	r3, [pc, #292]	; (800092c <MX_GPIO_Init+0x184>)
 8000806:	695a      	ldr	r2, [r3, #20]
 8000808:	2380      	movs	r3, #128	; 0x80
 800080a:	029b      	lsls	r3, r3, #10
 800080c:	4013      	ands	r3, r2
 800080e:	60bb      	str	r3, [r7, #8]
 8000810:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000812:	4b46      	ldr	r3, [pc, #280]	; (800092c <MX_GPIO_Init+0x184>)
 8000814:	695a      	ldr	r2, [r3, #20]
 8000816:	4b45      	ldr	r3, [pc, #276]	; (800092c <MX_GPIO_Init+0x184>)
 8000818:	2180      	movs	r1, #128	; 0x80
 800081a:	02c9      	lsls	r1, r1, #11
 800081c:	430a      	orrs	r2, r1
 800081e:	615a      	str	r2, [r3, #20]
 8000820:	4b42      	ldr	r3, [pc, #264]	; (800092c <MX_GPIO_Init+0x184>)
 8000822:	695a      	ldr	r2, [r3, #20]
 8000824:	2380      	movs	r3, #128	; 0x80
 8000826:	02db      	lsls	r3, r3, #11
 8000828:	4013      	ands	r3, r2
 800082a:	607b      	str	r3, [r7, #4]
 800082c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800082e:	4940      	ldr	r1, [pc, #256]	; (8000930 <MX_GPIO_Init+0x188>)
 8000830:	4b40      	ldr	r3, [pc, #256]	; (8000934 <MX_GPIO_Init+0x18c>)
 8000832:	2200      	movs	r2, #0
 8000834:	0018      	movs	r0, r3
 8000836:	f001 fcdf 	bl	80021f8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800083a:	193b      	adds	r3, r7, r4
 800083c:	22e0      	movs	r2, #224	; 0xe0
 800083e:	0212      	lsls	r2, r2, #8
 8000840:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000842:	193b      	adds	r3, r7, r4
 8000844:	2203      	movs	r2, #3
 8000846:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	193b      	adds	r3, r7, r4
 800084a:	2200      	movs	r2, #0
 800084c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800084e:	193b      	adds	r3, r7, r4
 8000850:	4a39      	ldr	r2, [pc, #228]	; (8000938 <MX_GPIO_Init+0x190>)
 8000852:	0019      	movs	r1, r3
 8000854:	0010      	movs	r0, r2
 8000856:	f001 fb5f 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800085a:	193b      	adds	r3, r7, r4
 800085c:	4a37      	ldr	r2, [pc, #220]	; (800093c <MX_GPIO_Init+0x194>)
 800085e:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000860:	193b      	adds	r3, r7, r4
 8000862:	2203      	movs	r2, #3
 8000864:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000866:	193b      	adds	r3, r7, r4
 8000868:	2200      	movs	r2, #0
 800086a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800086c:	193a      	adds	r2, r7, r4
 800086e:	2390      	movs	r3, #144	; 0x90
 8000870:	05db      	lsls	r3, r3, #23
 8000872:	0011      	movs	r1, r2
 8000874:	0018      	movs	r0, r3
 8000876:	f001 fb4f 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB11 PB12 PB13
                           PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800087a:	193b      	adds	r3, r7, r4
 800087c:	4a2c      	ldr	r2, [pc, #176]	; (8000930 <MX_GPIO_Init+0x188>)
 800087e:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000880:	193b      	adds	r3, r7, r4
 8000882:	2201      	movs	r2, #1
 8000884:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	193b      	adds	r3, r7, r4
 8000888:	2200      	movs	r2, #0
 800088a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088c:	193b      	adds	r3, r7, r4
 800088e:	2200      	movs	r2, #0
 8000890:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000892:	193b      	adds	r3, r7, r4
 8000894:	4a27      	ldr	r2, [pc, #156]	; (8000934 <MX_GPIO_Init+0x18c>)
 8000896:	0019      	movs	r1, r3
 8000898:	0010      	movs	r0, r2
 800089a:	f001 fb3d 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14;
 800089e:	0021      	movs	r1, r4
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	2288      	movs	r2, #136	; 0x88
 80008a4:	01d2      	lsls	r2, r2, #7
 80008a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008a8:	000c      	movs	r4, r1
 80008aa:	193b      	adds	r3, r7, r4
 80008ac:	2200      	movs	r2, #0
 80008ae:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	193b      	adds	r3, r7, r4
 80008b2:	2200      	movs	r2, #0
 80008b4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b6:	193b      	adds	r3, r7, r4
 80008b8:	4a1e      	ldr	r2, [pc, #120]	; (8000934 <MX_GPIO_Init+0x18c>)
 80008ba:	0019      	movs	r1, r3
 80008bc:	0010      	movs	r0, r2
 80008be:	f001 fb2b 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB15 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_3;
 80008c2:	193b      	adds	r3, r7, r4
 80008c4:	4a1e      	ldr	r2, [pc, #120]	; (8000940 <MX_GPIO_Init+0x198>)
 80008c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c8:	193b      	adds	r3, r7, r4
 80008ca:	2200      	movs	r2, #0
 80008cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008ce:	193b      	adds	r3, r7, r4
 80008d0:	2201      	movs	r2, #1
 80008d2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d4:	193b      	adds	r3, r7, r4
 80008d6:	4a17      	ldr	r2, [pc, #92]	; (8000934 <MX_GPIO_Init+0x18c>)
 80008d8:	0019      	movs	r1, r3
 80008da:	0010      	movs	r0, r2
 80008dc:	f001 fb1c 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80008e0:	193b      	adds	r3, r7, r4
 80008e2:	22c0      	movs	r2, #192	; 0xc0
 80008e4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008e6:	193b      	adds	r3, r7, r4
 80008e8:	2203      	movs	r2, #3
 80008ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	193b      	adds	r3, r7, r4
 80008ee:	2200      	movs	r2, #0
 80008f0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008f2:	193b      	adds	r3, r7, r4
 80008f4:	4a13      	ldr	r2, [pc, #76]	; (8000944 <MX_GPIO_Init+0x19c>)
 80008f6:	0019      	movs	r1, r3
 80008f8:	0010      	movs	r0, r2
 80008fa:	f001 fb0d 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80008fe:	0021      	movs	r1, r4
 8000900:	187b      	adds	r3, r7, r1
 8000902:	2280      	movs	r2, #128	; 0x80
 8000904:	0212      	lsls	r2, r2, #8
 8000906:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000908:	187b      	adds	r3, r7, r1
 800090a:	2200      	movs	r2, #0
 800090c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800090e:	187b      	adds	r3, r7, r1
 8000910:	2201      	movs	r2, #1
 8000912:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000914:	187a      	adds	r2, r7, r1
 8000916:	2390      	movs	r3, #144	; 0x90
 8000918:	05db      	lsls	r3, r3, #23
 800091a:	0011      	movs	r1, r2
 800091c:	0018      	movs	r0, r3
 800091e:	f001 fafb 	bl	8001f18 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	46bd      	mov	sp, r7
 8000926:	b00b      	add	sp, #44	; 0x2c
 8000928:	bd90      	pop	{r4, r7, pc}
 800092a:	46c0      	nop			; (mov r8, r8)
 800092c:	40021000 	.word	0x40021000
 8000930:	00003834 	.word	0x00003834
 8000934:	48000400 	.word	0x48000400
 8000938:	48000800 	.word	0x48000800
 800093c:	00001fff 	.word	0x00001fff
 8000940:	00008008 	.word	0x00008008
 8000944:	48001400 	.word	0x48001400

08000948 <changeMode>:

/* USER CODE BEGIN 4 */
void changeMode(int MODE_CODE) {
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
	mode = MODE_CODE;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	b2da      	uxtb	r2, r3
 8000954:	4b13      	ldr	r3, [pc, #76]	; (80009a4 <changeMode+0x5c>)
 8000956:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, UART_MODE_START[MODE_CODE], sizeof(UART_MODE_START[MODE_CODE]), 10);
 8000958:	687a      	ldr	r2, [r7, #4]
 800095a:	0013      	movs	r3, r2
 800095c:	009b      	lsls	r3, r3, #2
 800095e:	189b      	adds	r3, r3, r2
 8000960:	009a      	lsls	r2, r3, #2
 8000962:	189b      	adds	r3, r3, r2
 8000964:	4a10      	ldr	r2, [pc, #64]	; (80009a8 <changeMode+0x60>)
 8000966:	1899      	adds	r1, r3, r2
 8000968:	4810      	ldr	r0, [pc, #64]	; (80009ac <changeMode+0x64>)
 800096a:	230a      	movs	r3, #10
 800096c:	2219      	movs	r2, #25
 800096e:	f004 fa57 	bl	8004e20 <HAL_UART_Transmit>

	if (MODE_CODE == MODE_SET_SAMPLE_TIME) MODE_CODE = MODE_LIVE_DATA;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	2b04      	cmp	r3, #4
 8000976:	d101      	bne.n	800097c <changeMode+0x34>
 8000978:	2303      	movs	r3, #3
 800097a:	607b      	str	r3, [r7, #4]
	GPIOB->ODR &= ~(0b11 << 12); //turn off LEDs
 800097c:	4b0c      	ldr	r3, [pc, #48]	; (80009b0 <changeMode+0x68>)
 800097e:	695a      	ldr	r2, [r3, #20]
 8000980:	4b0b      	ldr	r3, [pc, #44]	; (80009b0 <changeMode+0x68>)
 8000982:	490c      	ldr	r1, [pc, #48]	; (80009b4 <changeMode+0x6c>)
 8000984:	400a      	ands	r2, r1
 8000986:	615a      	str	r2, [r3, #20]
	GPIOB->ODR |= (mode << 12);
 8000988:	4b09      	ldr	r3, [pc, #36]	; (80009b0 <changeMode+0x68>)
 800098a:	695a      	ldr	r2, [r3, #20]
 800098c:	4b05      	ldr	r3, [pc, #20]	; (80009a4 <changeMode+0x5c>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	031b      	lsls	r3, r3, #12
 8000992:	0019      	movs	r1, r3
 8000994:	4b06      	ldr	r3, [pc, #24]	; (80009b0 <changeMode+0x68>)
 8000996:	430a      	orrs	r2, r1
 8000998:	615a      	str	r2, [r3, #20]
}
 800099a:	46c0      	nop			; (mov r8, r8)
 800099c:	46bd      	mov	sp, r7
 800099e:	b002      	add	sp, #8
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	46c0      	nop			; (mov r8, r8)
 80009a4:	2000021f 	.word	0x2000021f
 80009a8:	080061d8 	.word	0x080061d8
 80009ac:	20000188 	.word	0x20000188
 80009b0:	48000400 	.word	0x48000400
 80009b4:	ffffcfff 	.word	0xffffcfff

080009b8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim6)
 80009c0:	687a      	ldr	r2, [r7, #4]
 80009c2:	4b2c      	ldr	r3, [pc, #176]	; (8000a74 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d149      	bne.n	8000a5c <HAL_TIM_PeriodElapsedCallback+0xa4>
  {
	  second_elapsed++;
 80009c8:	4b2b      	ldr	r3, [pc, #172]	; (8000a78 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	3301      	adds	r3, #1
 80009ce:	b2da      	uxtb	r2, r3
 80009d0:	4b29      	ldr	r3, [pc, #164]	; (8000a78 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80009d2:	701a      	strb	r2, [r3, #0]

	  switch (mode) {
 80009d4:	4b29      	ldr	r3, [pc, #164]	; (8000a7c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b04      	cmp	r3, #4
 80009da:	d846      	bhi.n	8000a6a <HAL_TIM_PeriodElapsedCallback+0xb2>
 80009dc:	009a      	lsls	r2, r3, #2
 80009de:	4b28      	ldr	r3, [pc, #160]	; (8000a80 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80009e0:	18d3      	adds	r3, r2, r3
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	469f      	mov	pc, r3
	  case MODE_RECORD_DATA:
		  if (second_elapsed < sample_time) break;
 80009e6:	4b24      	ldr	r3, [pc, #144]	; (8000a78 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80009e8:	781a      	ldrb	r2, [r3, #0]
 80009ea:	4b26      	ldr	r3, [pc, #152]	; (8000a84 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	429a      	cmp	r2, r3
 80009f0:	d336      	bcc.n	8000a60 <HAL_TIM_PeriodElapsedCallback+0xa8>
		  readData();
 80009f2:	f000 f84b 	bl	8000a8c <readData>
		  storeData();
 80009f6:	f000 fa31 	bl	8000e5c <storeData>
		  second_elapsed = 0;
 80009fa:	4b1f      	ldr	r3, [pc, #124]	; (8000a78 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	701a      	strb	r2, [r3, #0]
		  break;
 8000a00:	e033      	b.n	8000a6a <HAL_TIM_PeriodElapsedCallback+0xb2>
	  case MODE_STANDBY:
		  if (second_elapsed < 1) break;
 8000a02:	4b1d      	ldr	r3, [pc, #116]	; (8000a78 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d02c      	beq.n	8000a64 <HAL_TIM_PeriodElapsedCallback+0xac>
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 8000a0a:	2380      	movs	r3, #128	; 0x80
 8000a0c:	015b      	lsls	r3, r3, #5
 8000a0e:	4a1e      	ldr	r2, [pc, #120]	; (8000a88 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000a10:	0019      	movs	r1, r3
 8000a12:	0010      	movs	r0, r2
 8000a14:	f001 fc0d 	bl	8002232 <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8000a18:	2380      	movs	r3, #128	; 0x80
 8000a1a:	019b      	lsls	r3, r3, #6
 8000a1c:	4a1a      	ldr	r2, [pc, #104]	; (8000a88 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000a1e:	0019      	movs	r1, r3
 8000a20:	0010      	movs	r0, r2
 8000a22:	f001 fc06 	bl	8002232 <HAL_GPIO_TogglePin>
		  second_elapsed = 0;
 8000a26:	4b14      	ldr	r3, [pc, #80]	; (8000a78 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	701a      	strb	r2, [r3, #0]
		  break;
 8000a2c:	e01d      	b.n	8000a6a <HAL_TIM_PeriodElapsedCallback+0xb2>
	  case MODE_SET_SAMPLE_TIME:
		  readData();
 8000a2e:	f000 f82d 	bl	8000a8c <readData>
		  setSampleTime();
 8000a32:	f000 f9cb 	bl	8000dcc <setSampleTime>
		  break;
 8000a36:	e018      	b.n	8000a6a <HAL_TIM_PeriodElapsedCallback+0xb2>
	  case MODE_READ_DATA:
		  retrieveData();
 8000a38:	f000 faba 	bl	8000fb0 <retrieveData>
		  changeMode(MODE_STANDBY);
 8000a3c:	2000      	movs	r0, #0
 8000a3e:	f7ff ff83 	bl	8000948 <changeMode>
		  break;
 8000a42:	e012      	b.n	8000a6a <HAL_TIM_PeriodElapsedCallback+0xb2>
	  case MODE_LIVE_DATA:
		  if (second_elapsed < 2) break;
 8000a44:	4b0c      	ldr	r3, [pc, #48]	; (8000a78 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	2b01      	cmp	r3, #1
 8000a4a:	d90d      	bls.n	8000a68 <HAL_TIM_PeriodElapsedCallback+0xb0>
		  readData();
 8000a4c:	f000 f81e 	bl	8000a8c <readData>
		  liveData();
 8000a50:	f000 fc04 	bl	800125c <liveData>
		  second_elapsed = 0;
 8000a54:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	701a      	strb	r2, [r3, #0]
		  break;
 8000a5a:	e006      	b.n	8000a6a <HAL_TIM_PeriodElapsedCallback+0xb2>
	  }
  }
 8000a5c:	46c0      	nop			; (mov r8, r8)
 8000a5e:	e004      	b.n	8000a6a <HAL_TIM_PeriodElapsedCallback+0xb2>
		  if (second_elapsed < sample_time) break;
 8000a60:	46c0      	nop			; (mov r8, r8)
 8000a62:	e002      	b.n	8000a6a <HAL_TIM_PeriodElapsedCallback+0xb2>
		  if (second_elapsed < 1) break;
 8000a64:	46c0      	nop			; (mov r8, r8)
 8000a66:	e000      	b.n	8000a6a <HAL_TIM_PeriodElapsedCallback+0xb2>
		  if (second_elapsed < 2) break;
 8000a68:	46c0      	nop			; (mov r8, r8)
}
 8000a6a:	46c0      	nop			; (mov r8, r8)
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	b002      	add	sp, #8
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	46c0      	nop			; (mov r8, r8)
 8000a74:	20000140 	.word	0x20000140
 8000a78:	20000220 	.word	0x20000220
 8000a7c:	2000021f 	.word	0x2000021f
 8000a80:	080064f8 	.word	0x080064f8
 8000a84:	20000221 	.word	0x20000221
 8000a88:	48000400 	.word	0x48000400

08000a8c <readData>:


void readData(void) {
 8000a8c:	b590      	push	{r4, r7, lr}
 8000a8e:	b087      	sub	sp, #28
 8000a90:	af04      	add	r7, sp, #16
	//check calibration, if not calibrate
	ADC1->CR |= ADC_CR_ADCAL;
 8000a92:	4bcb      	ldr	r3, [pc, #812]	; (8000dc0 <readData+0x334>)
 8000a94:	689a      	ldr	r2, [r3, #8]
 8000a96:	4bca      	ldr	r3, [pc, #808]	; (8000dc0 <readData+0x334>)
 8000a98:	2180      	movs	r1, #128	; 0x80
 8000a9a:	0609      	lsls	r1, r1, #24
 8000a9c:	430a      	orrs	r2, r1
 8000a9e:	609a      	str	r2, [r3, #8]
	while ((ADC1->CR & ADC_CR_ADCAL) == ADC_CR_ADCAL);
 8000aa0:	46c0      	nop			; (mov r8, r8)
 8000aa2:	4bc7      	ldr	r3, [pc, #796]	; (8000dc0 <readData+0x334>)
 8000aa4:	689b      	ldr	r3, [r3, #8]
 8000aa6:	0fdb      	lsrs	r3, r3, #31
 8000aa8:	07da      	lsls	r2, r3, #31
 8000aaa:	2380      	movs	r3, #128	; 0x80
 8000aac:	061b      	lsls	r3, r3, #24
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	d0f7      	beq.n	8000aa2 <readData+0x16>

	//check if ADC is RDY
	if ((ADC1->ISR & ADC_ISR_ADRDY) == 0b0) {
 8000ab2:	4bc3      	ldr	r3, [pc, #780]	; (8000dc0 <readData+0x334>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	4013      	ands	r3, r2
 8000aba:	d10b      	bne.n	8000ad4 <readData+0x48>
		ADC1->CR |= ADC_CR_ADEN;
 8000abc:	4bc0      	ldr	r3, [pc, #768]	; (8000dc0 <readData+0x334>)
 8000abe:	689a      	ldr	r2, [r3, #8]
 8000ac0:	4bbf      	ldr	r3, [pc, #764]	; (8000dc0 <readData+0x334>)
 8000ac2:	2101      	movs	r1, #1
 8000ac4:	430a      	orrs	r2, r1
 8000ac6:	609a      	str	r2, [r3, #8]
		while ((ADC1->ISR & ADC_ISR_ADRDY) == 0b0);
 8000ac8:	46c0      	nop			; (mov r8, r8)
 8000aca:	4bbd      	ldr	r3, [pc, #756]	; (8000dc0 <readData+0x334>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	2201      	movs	r2, #1
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	d0fa      	beq.n	8000aca <readData+0x3e>
	}

	//read thermistor data 12-bit res
	ADC1->CR |= ADC_CR_ADSTART;
 8000ad4:	4bba      	ldr	r3, [pc, #744]	; (8000dc0 <readData+0x334>)
 8000ad6:	689a      	ldr	r2, [r3, #8]
 8000ad8:	4bb9      	ldr	r3, [pc, #740]	; (8000dc0 <readData+0x334>)
 8000ada:	2104      	movs	r1, #4
 8000adc:	430a      	orrs	r2, r1
 8000ade:	609a      	str	r2, [r3, #8]
	while ((ADC1->ISR & ADC_ISR_EOC) == 0b0);
 8000ae0:	46c0      	nop			; (mov r8, r8)
 8000ae2:	4bb7      	ldr	r3, [pc, #732]	; (8000dc0 <readData+0x334>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	2204      	movs	r2, #4
 8000ae8:	4013      	ands	r3, r2
 8000aea:	d0fa      	beq.n	8000ae2 <readData+0x56>
	data[DATA_THERMISTOR] = ADC1->DR;
 8000aec:	4bb4      	ldr	r3, [pc, #720]	; (8000dc0 <readData+0x334>)
 8000aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af0:	b29a      	uxth	r2, r3
 8000af2:	4bb4      	ldr	r3, [pc, #720]	; (8000dc4 <readData+0x338>)
 8000af4:	801a      	strh	r2, [r3, #0]

	//read potentiometer data 12-bit res
	ADC1->CR |= ADC_CR_ADSTART;
 8000af6:	4bb2      	ldr	r3, [pc, #712]	; (8000dc0 <readData+0x334>)
 8000af8:	689a      	ldr	r2, [r3, #8]
 8000afa:	4bb1      	ldr	r3, [pc, #708]	; (8000dc0 <readData+0x334>)
 8000afc:	2104      	movs	r1, #4
 8000afe:	430a      	orrs	r2, r1
 8000b00:	609a      	str	r2, [r3, #8]
	while ((ADC1->ISR & ADC_ISR_EOC) == 0b0);
 8000b02:	46c0      	nop			; (mov r8, r8)
 8000b04:	4bae      	ldr	r3, [pc, #696]	; (8000dc0 <readData+0x334>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	2204      	movs	r2, #4
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	d0fa      	beq.n	8000b04 <readData+0x78>
	data[DATA_POTENTIOMETER] = ADC1->DR;
 8000b0e:	4bac      	ldr	r3, [pc, #688]	; (8000dc0 <readData+0x334>)
 8000b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b12:	b29a      	uxth	r2, r3
 8000b14:	4bab      	ldr	r3, [pc, #684]	; (8000dc4 <readData+0x338>)
 8000b16:	805a      	strh	r2, [r3, #2]
	ADC1->ISR &= ~(ADC_ISR_EOS);
 8000b18:	4ba9      	ldr	r3, [pc, #676]	; (8000dc0 <readData+0x334>)
 8000b1a:	681a      	ldr	r2, [r3, #0]
 8000b1c:	4ba8      	ldr	r3, [pc, #672]	; (8000dc0 <readData+0x334>)
 8000b1e:	2108      	movs	r1, #8
 8000b20:	438a      	bics	r2, r1
 8000b22:	601a      	str	r2, [r3, #0]

	//stop ADC
	ADC1->CR |= ADC_CR_ADSTP;
 8000b24:	4ba6      	ldr	r3, [pc, #664]	; (8000dc0 <readData+0x334>)
 8000b26:	689a      	ldr	r2, [r3, #8]
 8000b28:	4ba5      	ldr	r3, [pc, #660]	; (8000dc0 <readData+0x334>)
 8000b2a:	2110      	movs	r1, #16
 8000b2c:	430a      	orrs	r2, r1
 8000b2e:	609a      	str	r2, [r3, #8]
	while ((ADC1->CR & ADC_CR_ADSTP) == ADC_CR_ADSTP);
 8000b30:	46c0      	nop			; (mov r8, r8)
 8000b32:	4ba3      	ldr	r3, [pc, #652]	; (8000dc0 <readData+0x334>)
 8000b34:	689b      	ldr	r3, [r3, #8]
 8000b36:	2210      	movs	r2, #16
 8000b38:	4013      	ands	r3, r2
 8000b3a:	2b10      	cmp	r3, #16
 8000b3c:	d0f9      	beq.n	8000b32 <readData+0xa6>
	//disable ADC
	ADC1->CR |= ADC_CR_ADDIS;
 8000b3e:	4ba0      	ldr	r3, [pc, #640]	; (8000dc0 <readData+0x334>)
 8000b40:	689a      	ldr	r2, [r3, #8]
 8000b42:	4b9f      	ldr	r3, [pc, #636]	; (8000dc0 <readData+0x334>)
 8000b44:	2102      	movs	r1, #2
 8000b46:	430a      	orrs	r2, r1
 8000b48:	609a      	str	r2, [r3, #8]
	while ((ADC1->CR & ADC_CR_ADDIS) == ADC_CR_ADDIS);
 8000b4a:	46c0      	nop			; (mov r8, r8)
 8000b4c:	4b9c      	ldr	r3, [pc, #624]	; (8000dc0 <readData+0x334>)
 8000b4e:	689b      	ldr	r3, [r3, #8]
 8000b50:	2202      	movs	r2, #2
 8000b52:	4013      	ands	r3, r2
 8000b54:	2b02      	cmp	r3, #2
 8000b56:	d0f9      	beq.n	8000b4c <readData+0xc0>
	//I2C data retrieval
	//LIGHT SENSOR
	uint8_t buf[6];
	HAL_StatusTypeDef ref;

	ref = HAL_I2C_IsDeviceReady(&hi2c1, LIGHT_ADDR, 2, 1000);
 8000b58:	1dfc      	adds	r4, r7, #7
 8000b5a:	23fa      	movs	r3, #250	; 0xfa
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	489a      	ldr	r0, [pc, #616]	; (8000dc8 <readData+0x33c>)
 8000b60:	2202      	movs	r2, #2
 8000b62:	2152      	movs	r1, #82	; 0x52
 8000b64:	f002 f888 	bl	8002c78 <HAL_I2C_IsDeviceReady>
 8000b68:	0003      	movs	r3, r0
 8000b6a:	7023      	strb	r3, [r4, #0]

	buf[0] = LIGHT_CONTR_ACTIVE;
 8000b6c:	003b      	movs	r3, r7
 8000b6e:	2201      	movs	r2, #1
 8000b70:	701a      	strb	r2, [r3, #0]
	ref = HAL_I2C_Mem_Write(&hi2c1, LIGHT_ADDR, LIGHT_CONTR, 1, buf, 1, 1000);
 8000b72:	1dfc      	adds	r4, r7, #7
 8000b74:	4894      	ldr	r0, [pc, #592]	; (8000dc8 <readData+0x33c>)
 8000b76:	23fa      	movs	r3, #250	; 0xfa
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	9302      	str	r3, [sp, #8]
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	9301      	str	r3, [sp, #4]
 8000b80:	003b      	movs	r3, r7
 8000b82:	9300      	str	r3, [sp, #0]
 8000b84:	2301      	movs	r3, #1
 8000b86:	2280      	movs	r2, #128	; 0x80
 8000b88:	2152      	movs	r1, #82	; 0x52
 8000b8a:	f001 fe13 	bl	80027b4 <HAL_I2C_Mem_Write>
 8000b8e:	0003      	movs	r3, r0
 8000b90:	7023      	strb	r3, [r4, #0]

	//wait until new_data is high
	ref = HAL_I2C_Mem_Read(&hi2c1, LIGHT_ADDR, LIGHT_STATUS, 1, buf, 1, 1000);
 8000b92:	1dfc      	adds	r4, r7, #7
 8000b94:	488c      	ldr	r0, [pc, #560]	; (8000dc8 <readData+0x33c>)
 8000b96:	23fa      	movs	r3, #250	; 0xfa
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	9302      	str	r3, [sp, #8]
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	9301      	str	r3, [sp, #4]
 8000ba0:	003b      	movs	r3, r7
 8000ba2:	9300      	str	r3, [sp, #0]
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	228c      	movs	r2, #140	; 0x8c
 8000ba8:	2152      	movs	r1, #82	; 0x52
 8000baa:	f001 ff31 	bl	8002a10 <HAL_I2C_Mem_Read>
 8000bae:	0003      	movs	r3, r0
 8000bb0:	7023      	strb	r3, [r4, #0]
	while ((buf[0] & LIGHT_STATUS_NEW_DATA) == 0b0) {
 8000bb2:	e00f      	b.n	8000bd4 <readData+0x148>
		ref = HAL_I2C_Mem_Read(&hi2c1, LIGHT_ADDR, LIGHT_STATUS, 1, buf, 1, 1000);
 8000bb4:	1dfc      	adds	r4, r7, #7
 8000bb6:	4884      	ldr	r0, [pc, #528]	; (8000dc8 <readData+0x33c>)
 8000bb8:	23fa      	movs	r3, #250	; 0xfa
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	9302      	str	r3, [sp, #8]
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	9301      	str	r3, [sp, #4]
 8000bc2:	003b      	movs	r3, r7
 8000bc4:	9300      	str	r3, [sp, #0]
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	228c      	movs	r2, #140	; 0x8c
 8000bca:	2152      	movs	r1, #82	; 0x52
 8000bcc:	f001 ff20 	bl	8002a10 <HAL_I2C_Mem_Read>
 8000bd0:	0003      	movs	r3, r0
 8000bd2:	7023      	strb	r3, [r4, #0]
	while ((buf[0] & LIGHT_STATUS_NEW_DATA) == 0b0) {
 8000bd4:	003b      	movs	r3, r7
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	001a      	movs	r2, r3
 8000bda:	2304      	movs	r3, #4
 8000bdc:	4013      	ands	r3, r2
 8000bde:	d0e9      	beq.n	8000bb4 <readData+0x128>
	}

	//read data
	ref = HAL_I2C_Mem_Read(&hi2c1, LIGHT_ADDR, LIGHT_DATA_1_L, 1, buf, 1, 1000);
 8000be0:	1dfc      	adds	r4, r7, #7
 8000be2:	4879      	ldr	r0, [pc, #484]	; (8000dc8 <readData+0x33c>)
 8000be4:	23fa      	movs	r3, #250	; 0xfa
 8000be6:	009b      	lsls	r3, r3, #2
 8000be8:	9302      	str	r3, [sp, #8]
 8000bea:	2301      	movs	r3, #1
 8000bec:	9301      	str	r3, [sp, #4]
 8000bee:	003b      	movs	r3, r7
 8000bf0:	9300      	str	r3, [sp, #0]
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	2288      	movs	r2, #136	; 0x88
 8000bf6:	2152      	movs	r1, #82	; 0x52
 8000bf8:	f001 ff0a 	bl	8002a10 <HAL_I2C_Mem_Read>
 8000bfc:	0003      	movs	r3, r0
 8000bfe:	7023      	strb	r3, [r4, #0]
	data[DATA_LIGHT_IR] = buf[0];
 8000c00:	003b      	movs	r3, r7
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	b29a      	uxth	r2, r3
 8000c06:	4b6f      	ldr	r3, [pc, #444]	; (8000dc4 <readData+0x338>)
 8000c08:	80da      	strh	r2, [r3, #6]
	ref = HAL_I2C_Mem_Read(&hi2c1, LIGHT_ADDR, LIGHT_DATA_1_H, 1, buf, 1, 1000);
 8000c0a:	1dfc      	adds	r4, r7, #7
 8000c0c:	486e      	ldr	r0, [pc, #440]	; (8000dc8 <readData+0x33c>)
 8000c0e:	23fa      	movs	r3, #250	; 0xfa
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	9302      	str	r3, [sp, #8]
 8000c14:	2301      	movs	r3, #1
 8000c16:	9301      	str	r3, [sp, #4]
 8000c18:	003b      	movs	r3, r7
 8000c1a:	9300      	str	r3, [sp, #0]
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	2289      	movs	r2, #137	; 0x89
 8000c20:	2152      	movs	r1, #82	; 0x52
 8000c22:	f001 fef5 	bl	8002a10 <HAL_I2C_Mem_Read>
 8000c26:	0003      	movs	r3, r0
 8000c28:	7023      	strb	r3, [r4, #0]
	data[DATA_LIGHT_IR] |= (buf[0] << 8);
 8000c2a:	4b66      	ldr	r3, [pc, #408]	; (8000dc4 <readData+0x338>)
 8000c2c:	88db      	ldrh	r3, [r3, #6]
 8000c2e:	b21a      	sxth	r2, r3
 8000c30:	003b      	movs	r3, r7
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	021b      	lsls	r3, r3, #8
 8000c36:	b21b      	sxth	r3, r3
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	b21b      	sxth	r3, r3
 8000c3c:	b29a      	uxth	r2, r3
 8000c3e:	4b61      	ldr	r3, [pc, #388]	; (8000dc4 <readData+0x338>)
 8000c40:	80da      	strh	r2, [r3, #6]
	ref = HAL_I2C_Mem_Read(&hi2c1, LIGHT_ADDR, LIGHT_DATA_0_L, 1, buf, 1, 1000);
 8000c42:	1dfc      	adds	r4, r7, #7
 8000c44:	4860      	ldr	r0, [pc, #384]	; (8000dc8 <readData+0x33c>)
 8000c46:	23fa      	movs	r3, #250	; 0xfa
 8000c48:	009b      	lsls	r3, r3, #2
 8000c4a:	9302      	str	r3, [sp, #8]
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	9301      	str	r3, [sp, #4]
 8000c50:	003b      	movs	r3, r7
 8000c52:	9300      	str	r3, [sp, #0]
 8000c54:	2301      	movs	r3, #1
 8000c56:	228a      	movs	r2, #138	; 0x8a
 8000c58:	2152      	movs	r1, #82	; 0x52
 8000c5a:	f001 fed9 	bl	8002a10 <HAL_I2C_Mem_Read>
 8000c5e:	0003      	movs	r3, r0
 8000c60:	7023      	strb	r3, [r4, #0]
	data[DATA_LIGHT_ALL] = buf[0];
 8000c62:	003b      	movs	r3, r7
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	b29a      	uxth	r2, r3
 8000c68:	4b56      	ldr	r3, [pc, #344]	; (8000dc4 <readData+0x338>)
 8000c6a:	809a      	strh	r2, [r3, #4]
	ref = HAL_I2C_Mem_Read(&hi2c1, LIGHT_ADDR, LIGHT_DATA_0_H, 1, buf, 1, 1000);
 8000c6c:	1dfc      	adds	r4, r7, #7
 8000c6e:	4856      	ldr	r0, [pc, #344]	; (8000dc8 <readData+0x33c>)
 8000c70:	23fa      	movs	r3, #250	; 0xfa
 8000c72:	009b      	lsls	r3, r3, #2
 8000c74:	9302      	str	r3, [sp, #8]
 8000c76:	2301      	movs	r3, #1
 8000c78:	9301      	str	r3, [sp, #4]
 8000c7a:	003b      	movs	r3, r7
 8000c7c:	9300      	str	r3, [sp, #0]
 8000c7e:	2301      	movs	r3, #1
 8000c80:	228b      	movs	r2, #139	; 0x8b
 8000c82:	2152      	movs	r1, #82	; 0x52
 8000c84:	f001 fec4 	bl	8002a10 <HAL_I2C_Mem_Read>
 8000c88:	0003      	movs	r3, r0
 8000c8a:	7023      	strb	r3, [r4, #0]
	data[DATA_LIGHT_ALL] |= (buf[0] << 8);
 8000c8c:	4b4d      	ldr	r3, [pc, #308]	; (8000dc4 <readData+0x338>)
 8000c8e:	889b      	ldrh	r3, [r3, #4]
 8000c90:	b21a      	sxth	r2, r3
 8000c92:	003b      	movs	r3, r7
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	021b      	lsls	r3, r3, #8
 8000c98:	b21b      	sxth	r3, r3
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	b21b      	sxth	r3, r3
 8000c9e:	b29a      	uxth	r2, r3
 8000ca0:	4b48      	ldr	r3, [pc, #288]	; (8000dc4 <readData+0x338>)
 8000ca2:	809a      	strh	r2, [r3, #4]

	buf[0] = 0x00;
 8000ca4:	003b      	movs	r3, r7
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	701a      	strb	r2, [r3, #0]
	ref = HAL_I2C_Mem_Write(&hi2c1, LIGHT_ADDR, LIGHT_CONTR, 1, buf, 1, 1000);
 8000caa:	1dfc      	adds	r4, r7, #7
 8000cac:	4846      	ldr	r0, [pc, #280]	; (8000dc8 <readData+0x33c>)
 8000cae:	23fa      	movs	r3, #250	; 0xfa
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	9302      	str	r3, [sp, #8]
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	9301      	str	r3, [sp, #4]
 8000cb8:	003b      	movs	r3, r7
 8000cba:	9300      	str	r3, [sp, #0]
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	2280      	movs	r2, #128	; 0x80
 8000cc0:	2152      	movs	r1, #82	; 0x52
 8000cc2:	f001 fd77 	bl	80027b4 <HAL_I2C_Mem_Write>
 8000cc6:	0003      	movs	r3, r0
 8000cc8:	7023      	strb	r3, [r4, #0]

	//TEMPERATURE HUMIDITY
	ref = HAL_I2C_IsDeviceReady(&hi2c1, TH_ADDR, 2, 1000);
 8000cca:	1dfc      	adds	r4, r7, #7
 8000ccc:	23fa      	movs	r3, #250	; 0xfa
 8000cce:	009b      	lsls	r3, r3, #2
 8000cd0:	483d      	ldr	r0, [pc, #244]	; (8000dc8 <readData+0x33c>)
 8000cd2:	2202      	movs	r2, #2
 8000cd4:	21e0      	movs	r1, #224	; 0xe0
 8000cd6:	f001 ffcf 	bl	8002c78 <HAL_I2C_IsDeviceReady>
 8000cda:	0003      	movs	r3, r0
 8000cdc:	7023      	strb	r3, [r4, #0]

	buf[0] = (TH_WAKE >> 8);
 8000cde:	003b      	movs	r3, r7
 8000ce0:	2235      	movs	r2, #53	; 0x35
 8000ce2:	701a      	strb	r2, [r3, #0]
	buf[1] = (TH_WAKE);
 8000ce4:	003b      	movs	r3, r7
 8000ce6:	2217      	movs	r2, #23
 8000ce8:	705a      	strb	r2, [r3, #1]
	ref = HAL_I2C_Master_Transmit(&hi2c1, TH_ADDR, buf, 2, 1000);
 8000cea:	1dfc      	adds	r4, r7, #7
 8000cec:	003a      	movs	r2, r7
 8000cee:	4836      	ldr	r0, [pc, #216]	; (8000dc8 <readData+0x33c>)
 8000cf0:	23fa      	movs	r3, #250	; 0xfa
 8000cf2:	009b      	lsls	r3, r3, #2
 8000cf4:	9300      	str	r3, [sp, #0]
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	21e0      	movs	r1, #224	; 0xe0
 8000cfa:	f001 fb4b 	bl	8002394 <HAL_I2C_Master_Transmit>
 8000cfe:	0003      	movs	r3, r0
 8000d00:	7023      	strb	r3, [r4, #0]

	buf[0] = (TH_READ_DATA >> 8);
 8000d02:	003b      	movs	r3, r7
 8000d04:	2278      	movs	r2, #120	; 0x78
 8000d06:	701a      	strb	r2, [r3, #0]
	buf[1] = (TH_READ_DATA);
 8000d08:	003b      	movs	r3, r7
 8000d0a:	2266      	movs	r2, #102	; 0x66
 8000d0c:	705a      	strb	r2, [r3, #1]
	ref = HAL_I2C_Master_Transmit(&hi2c1, TH_ADDR, buf, 2, 1000);
 8000d0e:	1dfc      	adds	r4, r7, #7
 8000d10:	003a      	movs	r2, r7
 8000d12:	482d      	ldr	r0, [pc, #180]	; (8000dc8 <readData+0x33c>)
 8000d14:	23fa      	movs	r3, #250	; 0xfa
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	9300      	str	r3, [sp, #0]
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	21e0      	movs	r1, #224	; 0xe0
 8000d1e:	f001 fb39 	bl	8002394 <HAL_I2C_Master_Transmit>
 8000d22:	0003      	movs	r3, r0
 8000d24:	7023      	strb	r3, [r4, #0]

	//read data
	buf[0] = 0x00; buf[1] = 0x00; buf[2] = 0x00; buf[3] = 0x00; buf[4] = 0x00; buf[5] = 0x00;
 8000d26:	003b      	movs	r3, r7
 8000d28:	2200      	movs	r2, #0
 8000d2a:	701a      	strb	r2, [r3, #0]
 8000d2c:	003b      	movs	r3, r7
 8000d2e:	2200      	movs	r2, #0
 8000d30:	705a      	strb	r2, [r3, #1]
 8000d32:	003b      	movs	r3, r7
 8000d34:	2200      	movs	r2, #0
 8000d36:	709a      	strb	r2, [r3, #2]
 8000d38:	003b      	movs	r3, r7
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	70da      	strb	r2, [r3, #3]
 8000d3e:	003b      	movs	r3, r7
 8000d40:	2200      	movs	r2, #0
 8000d42:	711a      	strb	r2, [r3, #4]
 8000d44:	003b      	movs	r3, r7
 8000d46:	2200      	movs	r2, #0
 8000d48:	715a      	strb	r2, [r3, #5]
	while (HAL_I2C_Master_Receive(&hi2c1, TH_ADDR, buf, 6, 1000) != HAL_OK);
 8000d4a:	46c0      	nop			; (mov r8, r8)
 8000d4c:	003a      	movs	r2, r7
 8000d4e:	481e      	ldr	r0, [pc, #120]	; (8000dc8 <readData+0x33c>)
 8000d50:	23fa      	movs	r3, #250	; 0xfa
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	9300      	str	r3, [sp, #0]
 8000d56:	2306      	movs	r3, #6
 8000d58:	21e0      	movs	r1, #224	; 0xe0
 8000d5a:	f001 fc23 	bl	80025a4 <HAL_I2C_Master_Receive>
 8000d5e:	1e03      	subs	r3, r0, #0
 8000d60:	d1f4      	bne.n	8000d4c <readData+0x2c0>
	data[DATA_TEMPERATURE] = ((buf[TH_DATA_TEMP_H] << 8) | buf[TH_DATA_TEMP_L]);
 8000d62:	003b      	movs	r3, r7
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	021b      	lsls	r3, r3, #8
 8000d68:	b21a      	sxth	r2, r3
 8000d6a:	003b      	movs	r3, r7
 8000d6c:	785b      	ldrb	r3, [r3, #1]
 8000d6e:	b21b      	sxth	r3, r3
 8000d70:	4313      	orrs	r3, r2
 8000d72:	b21b      	sxth	r3, r3
 8000d74:	b29a      	uxth	r2, r3
 8000d76:	4b13      	ldr	r3, [pc, #76]	; (8000dc4 <readData+0x338>)
 8000d78:	811a      	strh	r2, [r3, #8]
	data[DATA_HUMIDITY] = ((buf[TH_DATA_HUM_H] << 8) | buf[TH_DATA_HUM_L]);
 8000d7a:	003b      	movs	r3, r7
 8000d7c:	78db      	ldrb	r3, [r3, #3]
 8000d7e:	021b      	lsls	r3, r3, #8
 8000d80:	b21a      	sxth	r2, r3
 8000d82:	003b      	movs	r3, r7
 8000d84:	791b      	ldrb	r3, [r3, #4]
 8000d86:	b21b      	sxth	r3, r3
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	b21b      	sxth	r3, r3
 8000d8c:	b29a      	uxth	r2, r3
 8000d8e:	4b0d      	ldr	r3, [pc, #52]	; (8000dc4 <readData+0x338>)
 8000d90:	815a      	strh	r2, [r3, #10]


	buf[0] = (TH_SLEEP >> 8);
 8000d92:	003b      	movs	r3, r7
 8000d94:	22b0      	movs	r2, #176	; 0xb0
 8000d96:	701a      	strb	r2, [r3, #0]
	buf[1] = (TH_SLEEP);
 8000d98:	003b      	movs	r3, r7
 8000d9a:	2298      	movs	r2, #152	; 0x98
 8000d9c:	705a      	strb	r2, [r3, #1]
	ref = HAL_I2C_Master_Transmit(&hi2c1, TH_ADDR, buf, 2, 1000);
 8000d9e:	1dfc      	adds	r4, r7, #7
 8000da0:	003a      	movs	r2, r7
 8000da2:	4809      	ldr	r0, [pc, #36]	; (8000dc8 <readData+0x33c>)
 8000da4:	23fa      	movs	r3, #250	; 0xfa
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	9300      	str	r3, [sp, #0]
 8000daa:	2302      	movs	r3, #2
 8000dac:	21e0      	movs	r1, #224	; 0xe0
 8000dae:	f001 faf1 	bl	8002394 <HAL_I2C_Master_Transmit>
 8000db2:	0003      	movs	r3, r0
 8000db4:	7023      	strb	r3, [r4, #0]

}
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	46bd      	mov	sp, r7
 8000dba:	b003      	add	sp, #12
 8000dbc:	bd90      	pop	{r4, r7, pc}
 8000dbe:	46c0      	nop			; (mov r8, r8)
 8000dc0:	40012400 	.word	0x40012400
 8000dc4:	20000210 	.word	0x20000210
 8000dc8:	200000cc 	.word	0x200000cc

08000dcc <setSampleTime>:

void setSampleTime(void) {
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
	uint8_t sample_time_index = data[DATA_POTENTIOMETER] / SAMPLE_TIMES_DIVISIONS;
 8000dd2:	4b1b      	ldr	r3, [pc, #108]	; (8000e40 <setSampleTime+0x74>)
 8000dd4:	885b      	ldrh	r3, [r3, #2]
 8000dd6:	22c8      	movs	r2, #200	; 0xc8
 8000dd8:	32ff      	adds	r2, #255	; 0xff
 8000dda:	0011      	movs	r1, r2
 8000ddc:	0018      	movs	r0, r3
 8000dde:	f7ff f99d 	bl	800011c <__udivsi3>
 8000de2:	0003      	movs	r3, r0
 8000de4:	b29a      	uxth	r2, r3
 8000de6:	1dfb      	adds	r3, r7, #7
 8000de8:	701a      	strb	r2, [r3, #0]
	if (sample_time != SAMPLE_TIMES[sample_time_index]) {
 8000dea:	1dfb      	adds	r3, r7, #7
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	4a15      	ldr	r2, [pc, #84]	; (8000e44 <setSampleTime+0x78>)
 8000df0:	5cd2      	ldrb	r2, [r2, r3]
 8000df2:	4b15      	ldr	r3, [pc, #84]	; (8000e48 <setSampleTime+0x7c>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	429a      	cmp	r2, r3
 8000df8:	d01d      	beq.n	8000e36 <setSampleTime+0x6a>
		sample_time = SAMPLE_TIMES[sample_time_index];
 8000dfa:	1dfb      	adds	r3, r7, #7
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	4a11      	ldr	r2, [pc, #68]	; (8000e44 <setSampleTime+0x78>)
 8000e00:	5cd2      	ldrb	r2, [r2, r3]
 8000e02:	4b11      	ldr	r3, [pc, #68]	; (8000e48 <setSampleTime+0x7c>)
 8000e04:	701a      	strb	r2, [r3, #0]

		HAL_UART_Transmit(&huart1, UART_SAMPLE_TIME_SET, sizeof(UART_SAMPLE_TIME_SET), 10);
 8000e06:	4911      	ldr	r1, [pc, #68]	; (8000e4c <setSampleTime+0x80>)
 8000e08:	4811      	ldr	r0, [pc, #68]	; (8000e50 <setSampleTime+0x84>)
 8000e0a:	230a      	movs	r3, #10
 8000e0c:	2214      	movs	r2, #20
 8000e0e:	f004 f807 	bl	8004e20 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, UART_SAMPLE_TIMES[sample_time_index], sizeof(UART_SAMPLE_TIMES[sample_time_index]), 10);
 8000e12:	1dfb      	adds	r3, r7, #7
 8000e14:	781a      	ldrb	r2, [r3, #0]
 8000e16:	0013      	movs	r3, r2
 8000e18:	005b      	lsls	r3, r3, #1
 8000e1a:	189b      	adds	r3, r3, r2
 8000e1c:	4a0d      	ldr	r2, [pc, #52]	; (8000e54 <setSampleTime+0x88>)
 8000e1e:	1899      	adds	r1, r3, r2
 8000e20:	480b      	ldr	r0, [pc, #44]	; (8000e50 <setSampleTime+0x84>)
 8000e22:	230a      	movs	r3, #10
 8000e24:	2203      	movs	r2, #3
 8000e26:	f003 fffb 	bl	8004e20 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, UART_SECONDS, sizeof(UART_SECONDS), 10);
 8000e2a:	490b      	ldr	r1, [pc, #44]	; (8000e58 <setSampleTime+0x8c>)
 8000e2c:	4808      	ldr	r0, [pc, #32]	; (8000e50 <setSampleTime+0x84>)
 8000e2e:	230a      	movs	r3, #10
 8000e30:	2205      	movs	r2, #5
 8000e32:	f003 fff5 	bl	8004e20 <HAL_UART_Transmit>
	}
}
 8000e36:	46c0      	nop			; (mov r8, r8)
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	b002      	add	sp, #8
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	46c0      	nop			; (mov r8, r8)
 8000e40:	20000210 	.word	0x20000210
 8000e44:	08006194 	.word	0x08006194
 8000e48:	20000221 	.word	0x20000221
 8000e4c:	080061a0 	.word	0x080061a0
 8000e50:	20000188 	.word	0x20000188
 8000e54:	080061b4 	.word	0x080061b4
 8000e58:	080061d0 	.word	0x080061d0

08000e5c <storeData>:

void storeData(void) {
 8000e5c:	b5b0      	push	{r4, r5, r7, lr}
 8000e5e:	b090      	sub	sp, #64	; 0x40
 8000e60:	af04      	add	r7, sp, #16
	uint8_t page[EEPROM_ENTRY_SIZE];

	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000e62:	2508      	movs	r5, #8
 8000e64:	1979      	adds	r1, r7, r5
 8000e66:	4b4e      	ldr	r3, [pc, #312]	; (8000fa0 <storeData+0x144>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	0018      	movs	r0, r3
 8000e6c:	f003 faac 	bl	80043c8 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000e70:	1d39      	adds	r1, r7, #4
 8000e72:	4b4b      	ldr	r3, [pc, #300]	; (8000fa0 <storeData+0x144>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	0018      	movs	r0, r3
 8000e78:	f003 fb94 	bl	80045a4 <HAL_RTC_GetDate>

	//prepare year.month.date hour.minute.second
	page[PAGE_YEAR] = sDate.Year; page[PAGE_MONTH] = sDate.Month; page[PAGE_DATE] = sDate.Date;
 8000e7c:	1d3b      	adds	r3, r7, #4
 8000e7e:	78da      	ldrb	r2, [r3, #3]
 8000e80:	241c      	movs	r4, #28
 8000e82:	193b      	adds	r3, r7, r4
 8000e84:	701a      	strb	r2, [r3, #0]
 8000e86:	1d3b      	adds	r3, r7, #4
 8000e88:	785a      	ldrb	r2, [r3, #1]
 8000e8a:	193b      	adds	r3, r7, r4
 8000e8c:	705a      	strb	r2, [r3, #1]
 8000e8e:	1d3b      	adds	r3, r7, #4
 8000e90:	789a      	ldrb	r2, [r3, #2]
 8000e92:	193b      	adds	r3, r7, r4
 8000e94:	709a      	strb	r2, [r3, #2]
	page[PAGE_HOUR] = sTime.Hours; page[PAGE_MINUTE] = sTime.Minutes; page[PAGE_SECOND] = sTime.Seconds;
 8000e96:	197b      	adds	r3, r7, r5
 8000e98:	781a      	ldrb	r2, [r3, #0]
 8000e9a:	193b      	adds	r3, r7, r4
 8000e9c:	70da      	strb	r2, [r3, #3]
 8000e9e:	197b      	adds	r3, r7, r5
 8000ea0:	785a      	ldrb	r2, [r3, #1]
 8000ea2:	193b      	adds	r3, r7, r4
 8000ea4:	711a      	strb	r2, [r3, #4]
 8000ea6:	197b      	adds	r3, r7, r5
 8000ea8:	789a      	ldrb	r2, [r3, #2]
 8000eaa:	193b      	adds	r3, r7, r4
 8000eac:	715a      	strb	r2, [r3, #5]

	page[PAGE_THERMISTOR_H] = (data[DATA_THERMISTOR] >> 8);
 8000eae:	4b3d      	ldr	r3, [pc, #244]	; (8000fa4 <storeData+0x148>)
 8000eb0:	881b      	ldrh	r3, [r3, #0]
 8000eb2:	0a1b      	lsrs	r3, r3, #8
 8000eb4:	b29b      	uxth	r3, r3
 8000eb6:	b2da      	uxtb	r2, r3
 8000eb8:	193b      	adds	r3, r7, r4
 8000eba:	719a      	strb	r2, [r3, #6]
	page[PAGE_THERMISTOR_L] = (data[DATA_THERMISTOR]);
 8000ebc:	4b39      	ldr	r3, [pc, #228]	; (8000fa4 <storeData+0x148>)
 8000ebe:	881b      	ldrh	r3, [r3, #0]
 8000ec0:	b2da      	uxtb	r2, r3
 8000ec2:	193b      	adds	r3, r7, r4
 8000ec4:	71da      	strb	r2, [r3, #7]

	page[PAGE_POTENTIOMETER_H] = (data[DATA_POTENTIOMETER] >> 8);
 8000ec6:	4b37      	ldr	r3, [pc, #220]	; (8000fa4 <storeData+0x148>)
 8000ec8:	885b      	ldrh	r3, [r3, #2]
 8000eca:	0a1b      	lsrs	r3, r3, #8
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	b2da      	uxtb	r2, r3
 8000ed0:	193b      	adds	r3, r7, r4
 8000ed2:	721a      	strb	r2, [r3, #8]
	page[PAGE_POTENTIOMETER_L] = (data[DATA_POTENTIOMETER]);
 8000ed4:	4b33      	ldr	r3, [pc, #204]	; (8000fa4 <storeData+0x148>)
 8000ed6:	885b      	ldrh	r3, [r3, #2]
 8000ed8:	b2da      	uxtb	r2, r3
 8000eda:	193b      	adds	r3, r7, r4
 8000edc:	725a      	strb	r2, [r3, #9]

	page[PAGE_LIGHT_ALL_H] = (data[DATA_LIGHT_ALL] >> 8);
 8000ede:	4b31      	ldr	r3, [pc, #196]	; (8000fa4 <storeData+0x148>)
 8000ee0:	889b      	ldrh	r3, [r3, #4]
 8000ee2:	0a1b      	lsrs	r3, r3, #8
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	b2da      	uxtb	r2, r3
 8000ee8:	193b      	adds	r3, r7, r4
 8000eea:	729a      	strb	r2, [r3, #10]
	page[PAGE_LIGHT_ALL_L] = (data[DATA_LIGHT_ALL]);
 8000eec:	4b2d      	ldr	r3, [pc, #180]	; (8000fa4 <storeData+0x148>)
 8000eee:	889b      	ldrh	r3, [r3, #4]
 8000ef0:	b2da      	uxtb	r2, r3
 8000ef2:	193b      	adds	r3, r7, r4
 8000ef4:	72da      	strb	r2, [r3, #11]

	page[PAGE_LIGHT_IR_H] = (data[DATA_LIGHT_IR] >> 8);
 8000ef6:	4b2b      	ldr	r3, [pc, #172]	; (8000fa4 <storeData+0x148>)
 8000ef8:	88db      	ldrh	r3, [r3, #6]
 8000efa:	0a1b      	lsrs	r3, r3, #8
 8000efc:	b29b      	uxth	r3, r3
 8000efe:	b2da      	uxtb	r2, r3
 8000f00:	193b      	adds	r3, r7, r4
 8000f02:	731a      	strb	r2, [r3, #12]
	page[PAGE_LIGHT_IR_L] = (data[DATA_LIGHT_IR]);
 8000f04:	4b27      	ldr	r3, [pc, #156]	; (8000fa4 <storeData+0x148>)
 8000f06:	88db      	ldrh	r3, [r3, #6]
 8000f08:	b2da      	uxtb	r2, r3
 8000f0a:	193b      	adds	r3, r7, r4
 8000f0c:	735a      	strb	r2, [r3, #13]

	page[PAGE_TEMPERATURE_H] = (data[DATA_TEMPERATURE] >> 8);
 8000f0e:	4b25      	ldr	r3, [pc, #148]	; (8000fa4 <storeData+0x148>)
 8000f10:	891b      	ldrh	r3, [r3, #8]
 8000f12:	0a1b      	lsrs	r3, r3, #8
 8000f14:	b29b      	uxth	r3, r3
 8000f16:	b2da      	uxtb	r2, r3
 8000f18:	193b      	adds	r3, r7, r4
 8000f1a:	739a      	strb	r2, [r3, #14]
	page[PAGE_TEMPERATURE_L] = (data[DATA_TEMPERATURE]);
 8000f1c:	4b21      	ldr	r3, [pc, #132]	; (8000fa4 <storeData+0x148>)
 8000f1e:	891b      	ldrh	r3, [r3, #8]
 8000f20:	b2da      	uxtb	r2, r3
 8000f22:	193b      	adds	r3, r7, r4
 8000f24:	73da      	strb	r2, [r3, #15]

	page[PAGE_HUMIDITY_H] = (data[DATA_HUMIDITY] >> 8);
 8000f26:	4b1f      	ldr	r3, [pc, #124]	; (8000fa4 <storeData+0x148>)
 8000f28:	895b      	ldrh	r3, [r3, #10]
 8000f2a:	0a1b      	lsrs	r3, r3, #8
 8000f2c:	b29b      	uxth	r3, r3
 8000f2e:	b2da      	uxtb	r2, r3
 8000f30:	193b      	adds	r3, r7, r4
 8000f32:	741a      	strb	r2, [r3, #16]
	page[PAGE_HUMIDITY_L] = (data[DATA_HUMIDITY]);
 8000f34:	4b1b      	ldr	r3, [pc, #108]	; (8000fa4 <storeData+0x148>)
 8000f36:	895b      	ldrh	r3, [r3, #10]
 8000f38:	b2da      	uxtb	r2, r3
 8000f3a:	193b      	adds	r3, r7, r4
 8000f3c:	745a      	strb	r2, [r3, #17]

	//write data
	HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDR, (eeprom_page_addr << 6), 2, page, EEPROM_ENTRY_SIZE, 1000);
 8000f3e:	4b1a      	ldr	r3, [pc, #104]	; (8000fa8 <storeData+0x14c>)
 8000f40:	881b      	ldrh	r3, [r3, #0]
 8000f42:	019b      	lsls	r3, r3, #6
 8000f44:	b29a      	uxth	r2, r3
 8000f46:	4819      	ldr	r0, [pc, #100]	; (8000fac <storeData+0x150>)
 8000f48:	23fa      	movs	r3, #250	; 0xfa
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	9302      	str	r3, [sp, #8]
 8000f4e:	2312      	movs	r3, #18
 8000f50:	9301      	str	r3, [sp, #4]
 8000f52:	193b      	adds	r3, r7, r4
 8000f54:	9300      	str	r3, [sp, #0]
 8000f56:	2302      	movs	r3, #2
 8000f58:	21a0      	movs	r1, #160	; 0xa0
 8000f5a:	f001 fc2b 	bl	80027b4 <HAL_I2C_Mem_Write>
	eeprom_page_addr++;
 8000f5e:	4b12      	ldr	r3, [pc, #72]	; (8000fa8 <storeData+0x14c>)
 8000f60:	881b      	ldrh	r3, [r3, #0]
 8000f62:	3301      	adds	r3, #1
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	4b10      	ldr	r3, [pc, #64]	; (8000fa8 <storeData+0x14c>)
 8000f68:	801a      	strh	r2, [r3, #0]
	//write page address until acknowledged
	page[0] = eeprom_page_addr;
 8000f6a:	4b0f      	ldr	r3, [pc, #60]	; (8000fa8 <storeData+0x14c>)
 8000f6c:	881b      	ldrh	r3, [r3, #0]
 8000f6e:	b2da      	uxtb	r2, r3
 8000f70:	193b      	adds	r3, r7, r4
 8000f72:	701a      	strb	r2, [r3, #0]
	while (HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDR, 0x0000, 2, page, 1, 1000) != HAL_OK);
 8000f74:	46c0      	nop			; (mov r8, r8)
 8000f76:	480d      	ldr	r0, [pc, #52]	; (8000fac <storeData+0x150>)
 8000f78:	23fa      	movs	r3, #250	; 0xfa
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	9302      	str	r3, [sp, #8]
 8000f7e:	2301      	movs	r3, #1
 8000f80:	9301      	str	r3, [sp, #4]
 8000f82:	231c      	movs	r3, #28
 8000f84:	18fb      	adds	r3, r7, r3
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	2302      	movs	r3, #2
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	21a0      	movs	r1, #160	; 0xa0
 8000f8e:	f001 fc11 	bl	80027b4 <HAL_I2C_Mem_Write>
 8000f92:	1e03      	subs	r3, r0, #0
 8000f94:	d1ef      	bne.n	8000f76 <storeData+0x11a>
}
 8000f96:	46c0      	nop			; (mov r8, r8)
 8000f98:	46c0      	nop			; (mov r8, r8)
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	b00c      	add	sp, #48	; 0x30
 8000f9e:	bdb0      	pop	{r4, r5, r7, pc}
 8000fa0:	20000120 	.word	0x20000120
 8000fa4:	20000210 	.word	0x20000210
 8000fa8:	2000021c 	.word	0x2000021c
 8000fac:	200000cc 	.word	0x200000cc

08000fb0 <retrieveData>:

void retrieveData(void) {
 8000fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fb2:	b091      	sub	sp, #68	; 0x44
 8000fb4:	af04      	add	r7, sp, #16
	if (eeprom_page_addr == 0x01) {
 8000fb6:	4b97      	ldr	r3, [pc, #604]	; (8001214 <retrieveData+0x264>)
 8000fb8:	881b      	ldrh	r3, [r3, #0]
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d106      	bne.n	8000fcc <retrieveData+0x1c>
		HAL_UART_Transmit(&huart1, UART_NO_DATA, sizeof(UART_NO_DATA), 10);
 8000fbe:	4996      	ldr	r1, [pc, #600]	; (8001218 <retrieveData+0x268>)
 8000fc0:	4896      	ldr	r0, [pc, #600]	; (800121c <retrieveData+0x26c>)
 8000fc2:	230a      	movs	r3, #10
 8000fc4:	2227      	movs	r2, #39	; 0x27
 8000fc6:	f003 ff2b 	bl	8004e20 <HAL_UART_Transmit>
		return;
 8000fca:	e11f      	b.n	800120c <retrieveData+0x25c>
	}

	HAL_UART_Transmit(&huart1, UART_TRANSMISSION_START, sizeof(UART_TRANSMISSION_START), 10);
 8000fcc:	4994      	ldr	r1, [pc, #592]	; (8001220 <retrieveData+0x270>)
 8000fce:	4893      	ldr	r0, [pc, #588]	; (800121c <retrieveData+0x26c>)
 8000fd0:	230a      	movs	r3, #10
 8000fd2:	2221      	movs	r2, #33	; 0x21
 8000fd4:	f003 ff24 	bl	8004e20 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, UART_TABLE_HEADER, sizeof(UART_TABLE_HEADER), 10);
 8000fd8:	4992      	ldr	r1, [pc, #584]	; (8001224 <retrieveData+0x274>)
 8000fda:	4890      	ldr	r0, [pc, #576]	; (800121c <retrieveData+0x26c>)
 8000fdc:	230a      	movs	r3, #10
 8000fde:	226d      	movs	r2, #109	; 0x6d
 8000fe0:	f003 ff1e 	bl	8004e20 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, UART_TABLE_LINE, sizeof(UART_TABLE_LINE), 10);
 8000fe4:	4990      	ldr	r1, [pc, #576]	; (8001228 <retrieveData+0x278>)
 8000fe6:	488d      	ldr	r0, [pc, #564]	; (800121c <retrieveData+0x26c>)
 8000fe8:	230a      	movs	r3, #10
 8000fea:	2236      	movs	r2, #54	; 0x36
 8000fec:	f003 ff18 	bl	8004e20 <HAL_UART_Transmit>

	uint8_t page[EEPROM_ENTRY_SIZE];
	uint8_t date[9]; uint8_t time[9];

	for (uint16_t addr = 0x01; addr < eeprom_page_addr; addr++) {
 8000ff0:	232e      	movs	r3, #46	; 0x2e
 8000ff2:	18fb      	adds	r3, r7, r3
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	801a      	strh	r2, [r3, #0]
 8000ff8:	e0aa      	b.n	8001150 <retrieveData+0x1a0>
		HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDR, (addr << 6), 2, page, EEPROM_ENTRY_SIZE, 1000);
 8000ffa:	262e      	movs	r6, #46	; 0x2e
 8000ffc:	19bb      	adds	r3, r7, r6
 8000ffe:	881b      	ldrh	r3, [r3, #0]
 8001000:	019b      	lsls	r3, r3, #6
 8001002:	b29a      	uxth	r2, r3
 8001004:	4889      	ldr	r0, [pc, #548]	; (800122c <retrieveData+0x27c>)
 8001006:	23fa      	movs	r3, #250	; 0xfa
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	9302      	str	r3, [sp, #8]
 800100c:	2312      	movs	r3, #18
 800100e:	9301      	str	r3, [sp, #4]
 8001010:	251c      	movs	r5, #28
 8001012:	197b      	adds	r3, r7, r5
 8001014:	9300      	str	r3, [sp, #0]
 8001016:	2302      	movs	r3, #2
 8001018:	21a0      	movs	r1, #160	; 0xa0
 800101a:	f001 fcf9 	bl	8002a10 <HAL_I2C_Mem_Read>

		sprintf(date,"%02d.%02d.%02d", page[PAGE_DATE], page[PAGE_MONTH], page[PAGE_YEAR]);
 800101e:	197b      	adds	r3, r7, r5
 8001020:	789b      	ldrb	r3, [r3, #2]
 8001022:	001a      	movs	r2, r3
 8001024:	197b      	adds	r3, r7, r5
 8001026:	785b      	ldrb	r3, [r3, #1]
 8001028:	001c      	movs	r4, r3
 800102a:	197b      	adds	r3, r7, r5
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	4980      	ldr	r1, [pc, #512]	; (8001230 <retrieveData+0x280>)
 8001030:	2010      	movs	r0, #16
 8001032:	1838      	adds	r0, r7, r0
 8001034:	9300      	str	r3, [sp, #0]
 8001036:	0023      	movs	r3, r4
 8001038:	f004 fc02 	bl	8005840 <siprintf>
		sprintf(time,",%02d.%02d.%02d", page[PAGE_HOUR], page[PAGE_MINUTE], page[PAGE_SECOND]);
 800103c:	197b      	adds	r3, r7, r5
 800103e:	78db      	ldrb	r3, [r3, #3]
 8001040:	001a      	movs	r2, r3
 8001042:	197b      	adds	r3, r7, r5
 8001044:	791b      	ldrb	r3, [r3, #4]
 8001046:	001c      	movs	r4, r3
 8001048:	197b      	adds	r3, r7, r5
 800104a:	795b      	ldrb	r3, [r3, #5]
 800104c:	4979      	ldr	r1, [pc, #484]	; (8001234 <retrieveData+0x284>)
 800104e:	1d38      	adds	r0, r7, #4
 8001050:	9300      	str	r3, [sp, #0]
 8001052:	0023      	movs	r3, r4
 8001054:	f004 fbf4 	bl	8005840 <siprintf>

		HAL_UART_Transmit(&huart1, (uint8_t *)date, sizeof(date), 1000);
 8001058:	23fa      	movs	r3, #250	; 0xfa
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	2010      	movs	r0, #16
 800105e:	1839      	adds	r1, r7, r0
 8001060:	486e      	ldr	r0, [pc, #440]	; (800121c <retrieveData+0x26c>)
 8001062:	2209      	movs	r2, #9
 8001064:	f003 fedc 	bl	8004e20 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, (uint8_t *)time, sizeof(time), 1000);
 8001068:	23fa      	movs	r3, #250	; 0xfa
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	1d39      	adds	r1, r7, #4
 800106e:	486b      	ldr	r0, [pc, #428]	; (800121c <retrieveData+0x26c>)
 8001070:	2209      	movs	r2, #9
 8001072:	f003 fed5 	bl	8004e20 <HAL_UART_Transmit>

		data[DATA_THERMISTOR] = ((page[PAGE_THERMISTOR_H] << 8) | page[PAGE_THERMISTOR_L]);
 8001076:	0029      	movs	r1, r5
 8001078:	187b      	adds	r3, r7, r1
 800107a:	799b      	ldrb	r3, [r3, #6]
 800107c:	021b      	lsls	r3, r3, #8
 800107e:	b21a      	sxth	r2, r3
 8001080:	187b      	adds	r3, r7, r1
 8001082:	79db      	ldrb	r3, [r3, #7]
 8001084:	b21b      	sxth	r3, r3
 8001086:	4313      	orrs	r3, r2
 8001088:	b21b      	sxth	r3, r3
 800108a:	b29a      	uxth	r2, r3
 800108c:	4b6a      	ldr	r3, [pc, #424]	; (8001238 <retrieveData+0x288>)
 800108e:	801a      	strh	r2, [r3, #0]
		data[DATA_POTENTIOMETER] = ((page[PAGE_POTENTIOMETER_H] << 8) | page[PAGE_POTENTIOMETER_L]);
 8001090:	187b      	adds	r3, r7, r1
 8001092:	7a1b      	ldrb	r3, [r3, #8]
 8001094:	021b      	lsls	r3, r3, #8
 8001096:	b21a      	sxth	r2, r3
 8001098:	187b      	adds	r3, r7, r1
 800109a:	7a5b      	ldrb	r3, [r3, #9]
 800109c:	b21b      	sxth	r3, r3
 800109e:	4313      	orrs	r3, r2
 80010a0:	b21b      	sxth	r3, r3
 80010a2:	b29a      	uxth	r2, r3
 80010a4:	4b64      	ldr	r3, [pc, #400]	; (8001238 <retrieveData+0x288>)
 80010a6:	805a      	strh	r2, [r3, #2]
		data[DATA_LIGHT_ALL] = ((page[PAGE_LIGHT_ALL_H] << 8) | page[PAGE_LIGHT_ALL_L]);
 80010a8:	187b      	adds	r3, r7, r1
 80010aa:	7a9b      	ldrb	r3, [r3, #10]
 80010ac:	021b      	lsls	r3, r3, #8
 80010ae:	b21a      	sxth	r2, r3
 80010b0:	187b      	adds	r3, r7, r1
 80010b2:	7adb      	ldrb	r3, [r3, #11]
 80010b4:	b21b      	sxth	r3, r3
 80010b6:	4313      	orrs	r3, r2
 80010b8:	b21b      	sxth	r3, r3
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	4b5e      	ldr	r3, [pc, #376]	; (8001238 <retrieveData+0x288>)
 80010be:	809a      	strh	r2, [r3, #4]
		data[DATA_LIGHT_IR] = ((page[PAGE_LIGHT_IR_H] << 8) | page[PAGE_LIGHT_IR_L]);
 80010c0:	187b      	adds	r3, r7, r1
 80010c2:	7b1b      	ldrb	r3, [r3, #12]
 80010c4:	021b      	lsls	r3, r3, #8
 80010c6:	b21a      	sxth	r2, r3
 80010c8:	187b      	adds	r3, r7, r1
 80010ca:	7b5b      	ldrb	r3, [r3, #13]
 80010cc:	b21b      	sxth	r3, r3
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	b29a      	uxth	r2, r3
 80010d4:	4b58      	ldr	r3, [pc, #352]	; (8001238 <retrieveData+0x288>)
 80010d6:	80da      	strh	r2, [r3, #6]
		data[DATA_TEMPERATURE] = ((page[PAGE_TEMPERATURE_H] << 8) | page[PAGE_TEMPERATURE_L]);
 80010d8:	187b      	adds	r3, r7, r1
 80010da:	7b9b      	ldrb	r3, [r3, #14]
 80010dc:	021b      	lsls	r3, r3, #8
 80010de:	b21a      	sxth	r2, r3
 80010e0:	187b      	adds	r3, r7, r1
 80010e2:	7bdb      	ldrb	r3, [r3, #15]
 80010e4:	b21b      	sxth	r3, r3
 80010e6:	4313      	orrs	r3, r2
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	4b52      	ldr	r3, [pc, #328]	; (8001238 <retrieveData+0x288>)
 80010ee:	811a      	strh	r2, [r3, #8]
		data[DATA_HUMIDITY] = ((page[PAGE_HUMIDITY_H] << 8) | page[PAGE_HUMIDITY_L]);
 80010f0:	187b      	adds	r3, r7, r1
 80010f2:	7c1b      	ldrb	r3, [r3, #16]
 80010f4:	021b      	lsls	r3, r3, #8
 80010f6:	b21a      	sxth	r2, r3
 80010f8:	187b      	adds	r3, r7, r1
 80010fa:	7c5b      	ldrb	r3, [r3, #17]
 80010fc:	b21b      	sxth	r3, r3
 80010fe:	4313      	orrs	r3, r2
 8001100:	b21b      	sxth	r3, r3
 8001102:	b29a      	uxth	r2, r3
 8001104:	4b4c      	ldr	r3, [pc, #304]	; (8001238 <retrieveData+0x288>)
 8001106:	815a      	strh	r2, [r3, #10]

		transmitFromIndex(DATA_THERMISTOR, 0);
 8001108:	2100      	movs	r1, #0
 800110a:	2000      	movs	r0, #0
 800110c:	f000 f916 	bl	800133c <transmitFromIndex>
		transmitFromIndex(DATA_POTENTIOMETER, 0);
 8001110:	2100      	movs	r1, #0
 8001112:	2001      	movs	r0, #1
 8001114:	f000 f912 	bl	800133c <transmitFromIndex>
		transmitFromIndex(DATA_LIGHT_ALL, 0);
 8001118:	2100      	movs	r1, #0
 800111a:	2002      	movs	r0, #2
 800111c:	f000 f90e 	bl	800133c <transmitFromIndex>
		transmitFromIndex(DATA_LIGHT_IR, 0);
 8001120:	2100      	movs	r1, #0
 8001122:	2003      	movs	r0, #3
 8001124:	f000 f90a 	bl	800133c <transmitFromIndex>
		transmitFromIndex(DATA_TEMPERATURE, 0);
 8001128:	2100      	movs	r1, #0
 800112a:	2004      	movs	r0, #4
 800112c:	f000 f906 	bl	800133c <transmitFromIndex>
		transmitFromIndex(DATA_HUMIDITY, 0);
 8001130:	2100      	movs	r1, #0
 8001132:	2005      	movs	r0, #5
 8001134:	f000 f902 	bl	800133c <transmitFromIndex>

		HAL_UART_Transmit(&huart1, UART_NEWLINE, sizeof(UART_NEWLINE), 1000);
 8001138:	23fa      	movs	r3, #250	; 0xfa
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	493f      	ldr	r1, [pc, #252]	; (800123c <retrieveData+0x28c>)
 800113e:	4837      	ldr	r0, [pc, #220]	; (800121c <retrieveData+0x26c>)
 8001140:	2203      	movs	r2, #3
 8001142:	f003 fe6d 	bl	8004e20 <HAL_UART_Transmit>
	for (uint16_t addr = 0x01; addr < eeprom_page_addr; addr++) {
 8001146:	19bb      	adds	r3, r7, r6
 8001148:	881a      	ldrh	r2, [r3, #0]
 800114a:	19bb      	adds	r3, r7, r6
 800114c:	3201      	adds	r2, #1
 800114e:	801a      	strh	r2, [r3, #0]
 8001150:	4b30      	ldr	r3, [pc, #192]	; (8001214 <retrieveData+0x264>)
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	222e      	movs	r2, #46	; 0x2e
 8001156:	18ba      	adds	r2, r7, r2
 8001158:	8812      	ldrh	r2, [r2, #0]
 800115a:	429a      	cmp	r2, r3
 800115c:	d200      	bcs.n	8001160 <retrieveData+0x1b0>
 800115e:	e74c      	b.n	8000ffa <retrieveData+0x4a>
	}

	HAL_UART_Transmit(&huart1, UART_TABLE_LINE, sizeof(UART_TABLE_LINE), 10);
 8001160:	4931      	ldr	r1, [pc, #196]	; (8001228 <retrieveData+0x278>)
 8001162:	482e      	ldr	r0, [pc, #184]	; (800121c <retrieveData+0x26c>)
 8001164:	230a      	movs	r3, #10
 8001166:	2236      	movs	r2, #54	; 0x36
 8001168:	f003 fe5a 	bl	8004e20 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, UART_TRANSMISSION_END, sizeof(UART_TRANSMISSION_END), 10);
 800116c:	4934      	ldr	r1, [pc, #208]	; (8001240 <retrieveData+0x290>)
 800116e:	482b      	ldr	r0, [pc, #172]	; (800121c <retrieveData+0x26c>)
 8001170:	230a      	movs	r3, #10
 8001172:	221e      	movs	r2, #30
 8001174:	f003 fe54 	bl	8004e20 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, UART_DATA_DELETE, sizeof(UART_DATA_DELETE), 10);
 8001178:	4932      	ldr	r1, [pc, #200]	; (8001244 <retrieveData+0x294>)
 800117a:	4828      	ldr	r0, [pc, #160]	; (800121c <retrieveData+0x26c>)
 800117c:	230a      	movs	r3, #10
 800117e:	222c      	movs	r2, #44	; 0x2c
 8001180:	f003 fe4e 	bl	8004e20 <HAL_UART_Transmit>

	uint8_t buf[1];
	while (1) {
		buf[0] = UTF_SPACE;
 8001184:	003b      	movs	r3, r7
 8001186:	2220      	movs	r2, #32
 8001188:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive(&huart1, buf, 1, 20000);
 800118a:	4b2f      	ldr	r3, [pc, #188]	; (8001248 <retrieveData+0x298>)
 800118c:	0039      	movs	r1, r7
 800118e:	4823      	ldr	r0, [pc, #140]	; (800121c <retrieveData+0x26c>)
 8001190:	2201      	movs	r2, #1
 8001192:	f003 fee5 	bl	8004f60 <HAL_UART_Receive>
		if (buf[0] == UTF_Y) {
 8001196:	003b      	movs	r3, r7
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2b59      	cmp	r3, #89	; 0x59
 800119c:	d119      	bne.n	80011d2 <retrieveData+0x222>
			//'erase' memory (start at 0x00 again)
			buf[0] = 0x01; eeprom_page_addr = 0x01;
 800119e:	003b      	movs	r3, r7
 80011a0:	2201      	movs	r2, #1
 80011a2:	701a      	strb	r2, [r3, #0]
 80011a4:	4b1b      	ldr	r3, [pc, #108]	; (8001214 <retrieveData+0x264>)
 80011a6:	2201      	movs	r2, #1
 80011a8:	801a      	strh	r2, [r3, #0]
			HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDR, 0x0000, 2, buf, 1, 1000);
 80011aa:	4820      	ldr	r0, [pc, #128]	; (800122c <retrieveData+0x27c>)
 80011ac:	23fa      	movs	r3, #250	; 0xfa
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	9302      	str	r3, [sp, #8]
 80011b2:	2301      	movs	r3, #1
 80011b4:	9301      	str	r3, [sp, #4]
 80011b6:	003b      	movs	r3, r7
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	2302      	movs	r3, #2
 80011bc:	2200      	movs	r2, #0
 80011be:	21a0      	movs	r1, #160	; 0xa0
 80011c0:	f001 faf8 	bl	80027b4 <HAL_I2C_Mem_Write>
			HAL_UART_Transmit(&huart1, UART_DATA_ERASED, sizeof(UART_DATA_ERASED), 10);
 80011c4:	4921      	ldr	r1, [pc, #132]	; (800124c <retrieveData+0x29c>)
 80011c6:	4815      	ldr	r0, [pc, #84]	; (800121c <retrieveData+0x26c>)
 80011c8:	230a      	movs	r3, #10
 80011ca:	221a      	movs	r2, #26
 80011cc:	f003 fe28 	bl	8004e20 <HAL_UART_Transmit>
			return;
 80011d0:	e01c      	b.n	800120c <retrieveData+0x25c>
		}
		else if (buf[0] == UTF_N) {
 80011d2:	003b      	movs	r3, r7
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2b4e      	cmp	r3, #78	; 0x4e
 80011d8:	d106      	bne.n	80011e8 <retrieveData+0x238>
			HAL_UART_Transmit(&huart1, UART_DATA_NOT_ERASED, sizeof(UART_DATA_NOT_ERASED), 10);
 80011da:	491d      	ldr	r1, [pc, #116]	; (8001250 <retrieveData+0x2a0>)
 80011dc:	480f      	ldr	r0, [pc, #60]	; (800121c <retrieveData+0x26c>)
 80011de:	230a      	movs	r3, #10
 80011e0:	221e      	movs	r2, #30
 80011e2:	f003 fe1d 	bl	8004e20 <HAL_UART_Transmit>
			return;
 80011e6:	e011      	b.n	800120c <retrieveData+0x25c>
		}
		else if (buf[0] == UTF_SPACE) {
 80011e8:	003b      	movs	r3, r7
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b20      	cmp	r3, #32
 80011ee:	d106      	bne.n	80011fe <retrieveData+0x24e>
			HAL_UART_Transmit(&huart1, UART_NO_REPLY_DETECTED, sizeof(UART_NO_REPLY_DETECTED), 10);
 80011f0:	4918      	ldr	r1, [pc, #96]	; (8001254 <retrieveData+0x2a4>)
 80011f2:	480a      	ldr	r0, [pc, #40]	; (800121c <retrieveData+0x26c>)
 80011f4:	230a      	movs	r3, #10
 80011f6:	2234      	movs	r2, #52	; 0x34
 80011f8:	f003 fe12 	bl	8004e20 <HAL_UART_Transmit>
 80011fc:	e7c2      	b.n	8001184 <retrieveData+0x1d4>
		}
		else HAL_UART_Transmit(&huart1, UART_INVALID_REPLY_DETECTED, sizeof(UART_INVALID_REPLY_DETECTED), 10);
 80011fe:	4916      	ldr	r1, [pc, #88]	; (8001258 <retrieveData+0x2a8>)
 8001200:	4806      	ldr	r0, [pc, #24]	; (800121c <retrieveData+0x26c>)
 8001202:	230a      	movs	r3, #10
 8001204:	2239      	movs	r2, #57	; 0x39
 8001206:	f003 fe0b 	bl	8004e20 <HAL_UART_Transmit>
		buf[0] = UTF_SPACE;
 800120a:	e7bb      	b.n	8001184 <retrieveData+0x1d4>
	}
}
 800120c:	46bd      	mov	sp, r7
 800120e:	b00d      	add	sp, #52	; 0x34
 8001210:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001212:	46c0      	nop			; (mov r8, r8)
 8001214:	2000021c 	.word	0x2000021c
 8001218:	080062f4 	.word	0x080062f4
 800121c:	20000188 	.word	0x20000188
 8001220:	08006330 	.word	0x08006330
 8001224:	08006354 	.word	0x08006354
 8001228:	080063c4 	.word	0x080063c4
 800122c:	200000cc 	.word	0x200000cc
 8001230:	0800612c 	.word	0x0800612c
 8001234:	0800613c 	.word	0x0800613c
 8001238:	20000210 	.word	0x20000210
 800123c:	080064f4 	.word	0x080064f4
 8001240:	080063fc 	.word	0x080063fc
 8001244:	0800641c 	.word	0x0800641c
 8001248:	00004e20 	.word	0x00004e20
 800124c:	08006448 	.word	0x08006448
 8001250:	08006464 	.word	0x08006464
 8001254:	08006484 	.word	0x08006484
 8001258:	080064b8 	.word	0x080064b8

0800125c <liveData>:

void liveData(void) {
 800125c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800125e:	b091      	sub	sp, #68	; 0x44
 8001260:	af02      	add	r7, sp, #8
	HAL_UART_Transmit(&huart1, UART_START_PACKET, sizeof(UART_START_PACKET), 10);
 8001262:	4930      	ldr	r1, [pc, #192]	; (8001324 <liveData+0xc8>)
 8001264:	4830      	ldr	r0, [pc, #192]	; (8001328 <liveData+0xcc>)
 8001266:	230a      	movs	r3, #10
 8001268:	2211      	movs	r2, #17
 800126a:	f003 fdd9 	bl	8004e20 <HAL_UART_Transmit>

	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800126e:	2524      	movs	r5, #36	; 0x24
 8001270:	1979      	adds	r1, r7, r5
 8001272:	4b2e      	ldr	r3, [pc, #184]	; (800132c <liveData+0xd0>)
 8001274:	2200      	movs	r2, #0
 8001276:	0018      	movs	r0, r3
 8001278:	f003 f8a6 	bl	80043c8 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800127c:	2420      	movs	r4, #32
 800127e:	1939      	adds	r1, r7, r4
 8001280:	4b2a      	ldr	r3, [pc, #168]	; (800132c <liveData+0xd0>)
 8001282:	2200      	movs	r2, #0
 8001284:	0018      	movs	r0, r3
 8001286:	f003 f98d 	bl	80045a4 <HAL_RTC_GetDate>

	uint8_t date[16]; uint8_t time[16];

	sprintf(date," Date: %02d.%02d.%02d\t",sDate.Date,sDate.Month,sDate.Year);
 800128a:	0021      	movs	r1, r4
 800128c:	187b      	adds	r3, r7, r1
 800128e:	789b      	ldrb	r3, [r3, #2]
 8001290:	001a      	movs	r2, r3
 8001292:	187b      	adds	r3, r7, r1
 8001294:	785b      	ldrb	r3, [r3, #1]
 8001296:	001c      	movs	r4, r3
 8001298:	187b      	adds	r3, r7, r1
 800129a:	78db      	ldrb	r3, [r3, #3]
 800129c:	4924      	ldr	r1, [pc, #144]	; (8001330 <liveData+0xd4>)
 800129e:	2610      	movs	r6, #16
 80012a0:	19b8      	adds	r0, r7, r6
 80012a2:	9300      	str	r3, [sp, #0]
 80012a4:	0023      	movs	r3, r4
 80012a6:	f004 facb 	bl	8005840 <siprintf>
	sprintf(time,"Time: %02d.%02d.%02d\r\n",sTime.Hours,sTime.Minutes,sTime.Seconds);
 80012aa:	197b      	adds	r3, r7, r5
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	001a      	movs	r2, r3
 80012b0:	197b      	adds	r3, r7, r5
 80012b2:	785b      	ldrb	r3, [r3, #1]
 80012b4:	001c      	movs	r4, r3
 80012b6:	197b      	adds	r3, r7, r5
 80012b8:	789b      	ldrb	r3, [r3, #2]
 80012ba:	491e      	ldr	r1, [pc, #120]	; (8001334 <liveData+0xd8>)
 80012bc:	0038      	movs	r0, r7
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	0023      	movs	r3, r4
 80012c2:	f004 fabd 	bl	8005840 <siprintf>

	HAL_UART_Transmit(&huart1, (uint8_t *)date, sizeof(date), 10);
 80012c6:	19b9      	adds	r1, r7, r6
 80012c8:	4817      	ldr	r0, [pc, #92]	; (8001328 <liveData+0xcc>)
 80012ca:	230a      	movs	r3, #10
 80012cc:	2210      	movs	r2, #16
 80012ce:	f003 fda7 	bl	8004e20 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t *)time, sizeof(time), 10);
 80012d2:	0039      	movs	r1, r7
 80012d4:	4814      	ldr	r0, [pc, #80]	; (8001328 <liveData+0xcc>)
 80012d6:	230a      	movs	r3, #10
 80012d8:	2210      	movs	r2, #16
 80012da:	f003 fda1 	bl	8004e20 <HAL_UART_Transmit>

	transmitFromIndex(DATA_THERMISTOR, 1);
 80012de:	2101      	movs	r1, #1
 80012e0:	2000      	movs	r0, #0
 80012e2:	f000 f82b 	bl	800133c <transmitFromIndex>
	transmitFromIndex(DATA_POTENTIOMETER, 1);
 80012e6:	2101      	movs	r1, #1
 80012e8:	2001      	movs	r0, #1
 80012ea:	f000 f827 	bl	800133c <transmitFromIndex>
	transmitFromIndex(DATA_LIGHT_ALL, 1);
 80012ee:	2101      	movs	r1, #1
 80012f0:	2002      	movs	r0, #2
 80012f2:	f000 f823 	bl	800133c <transmitFromIndex>
	transmitFromIndex(DATA_LIGHT_IR, 1);
 80012f6:	2101      	movs	r1, #1
 80012f8:	2003      	movs	r0, #3
 80012fa:	f000 f81f 	bl	800133c <transmitFromIndex>
	transmitFromIndex(DATA_TEMPERATURE, 1);
 80012fe:	2101      	movs	r1, #1
 8001300:	2004      	movs	r0, #4
 8001302:	f000 f81b 	bl	800133c <transmitFromIndex>
	transmitFromIndex(DATA_HUMIDITY, 1);
 8001306:	2101      	movs	r1, #1
 8001308:	2005      	movs	r0, #5
 800130a:	f000 f817 	bl	800133c <transmitFromIndex>

	HAL_UART_Transmit(&huart1, UART_END_PACKET, sizeof(UART_END_PACKET), 10);
 800130e:	490a      	ldr	r1, [pc, #40]	; (8001338 <liveData+0xdc>)
 8001310:	4805      	ldr	r0, [pc, #20]	; (8001328 <liveData+0xcc>)
 8001312:	230a      	movs	r3, #10
 8001314:	2210      	movs	r2, #16
 8001316:	f003 fd83 	bl	8004e20 <HAL_UART_Transmit>
}
 800131a:	46c0      	nop			; (mov r8, r8)
 800131c:	46bd      	mov	sp, r7
 800131e:	b00f      	add	sp, #60	; 0x3c
 8001320:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001322:	46c0      	nop			; (mov r8, r8)
 8001324:	08006258 	.word	0x08006258
 8001328:	20000188 	.word	0x20000188
 800132c:	20000120 	.word	0x20000120
 8001330:	0800614c 	.word	0x0800614c
 8001334:	08006164 	.word	0x08006164
 8001338:	0800626c 	.word	0x0800626c

0800133c <transmitFromIndex>:

void transmitFromIndex(int index, int newline) {
 800133c:	b5b0      	push	{r4, r5, r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
	uint16_t data_cpy = data[index];
 8001346:	2414      	movs	r4, #20
 8001348:	193b      	adds	r3, r7, r4
 800134a:	4a2a      	ldr	r2, [pc, #168]	; (80013f4 <transmitFromIndex+0xb8>)
 800134c:	6879      	ldr	r1, [r7, #4]
 800134e:	0049      	lsls	r1, r1, #1
 8001350:	5a8a      	ldrh	r2, [r1, r2]
 8001352:	801a      	strh	r2, [r3, #0]
	uint8_t UART_data[6] = "      ", data_len;
 8001354:	250c      	movs	r5, #12
 8001356:	197b      	adds	r3, r7, r5
 8001358:	4a27      	ldr	r2, [pc, #156]	; (80013f8 <transmitFromIndex+0xbc>)
 800135a:	6811      	ldr	r1, [r2, #0]
 800135c:	6019      	str	r1, [r3, #0]
 800135e:	8892      	ldrh	r2, [r2, #4]
 8001360:	809a      	strh	r2, [r3, #4]
	if (newline)  {
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d013      	beq.n	8001390 <transmitFromIndex+0x54>
		HAL_UART_Transmit(&huart1, UART_SENSOR_PREFIX[index], sizeof(UART_SENSOR_PREFIX[index]), 10);
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	0013      	movs	r3, r2
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	189b      	adds	r3, r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	4a22      	ldr	r2, [pc, #136]	; (80013fc <transmitFromIndex+0xc0>)
 8001374:	1899      	adds	r1, r3, r2
 8001376:	4822      	ldr	r0, [pc, #136]	; (8001400 <transmitFromIndex+0xc4>)
 8001378:	230a      	movs	r3, #10
 800137a:	2214      	movs	r2, #20
 800137c:	f003 fd50 	bl	8004e20 <HAL_UART_Transmit>
		sprintf(UART_data, "%01d\r\n", data_cpy);
 8001380:	193b      	adds	r3, r7, r4
 8001382:	881a      	ldrh	r2, [r3, #0]
 8001384:	491f      	ldr	r1, [pc, #124]	; (8001404 <transmitFromIndex+0xc8>)
 8001386:	197b      	adds	r3, r7, r5
 8001388:	0018      	movs	r0, r3
 800138a:	f004 fa59 	bl	8005840 <siprintf>
 800138e:	e008      	b.n	80013a2 <transmitFromIndex+0x66>
	}
	else sprintf(UART_data, ",%01d", data_cpy);
 8001390:	2314      	movs	r3, #20
 8001392:	18fb      	adds	r3, r7, r3
 8001394:	881a      	ldrh	r2, [r3, #0]
 8001396:	491c      	ldr	r1, [pc, #112]	; (8001408 <transmitFromIndex+0xcc>)
 8001398:	230c      	movs	r3, #12
 800139a:	18fb      	adds	r3, r7, r3
 800139c:	0018      	movs	r0, r3
 800139e:	f004 fa4f 	bl	8005840 <siprintf>

	//get exact length of data then transmit
	for (data_len = 0; data_len < 6; data_len++) if (UART_data[data_len] == '\0') break;
 80013a2:	2317      	movs	r3, #23
 80013a4:	18fb      	adds	r3, r7, r3
 80013a6:	2200      	movs	r2, #0
 80013a8:	701a      	strb	r2, [r3, #0]
 80013aa:	e00c      	b.n	80013c6 <transmitFromIndex+0x8a>
 80013ac:	2117      	movs	r1, #23
 80013ae:	187b      	adds	r3, r7, r1
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	220c      	movs	r2, #12
 80013b4:	18ba      	adds	r2, r7, r2
 80013b6:	5cd3      	ldrb	r3, [r2, r3]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d00a      	beq.n	80013d2 <transmitFromIndex+0x96>
 80013bc:	187b      	adds	r3, r7, r1
 80013be:	781a      	ldrb	r2, [r3, #0]
 80013c0:	187b      	adds	r3, r7, r1
 80013c2:	3201      	adds	r2, #1
 80013c4:	701a      	strb	r2, [r3, #0]
 80013c6:	2317      	movs	r3, #23
 80013c8:	18fb      	adds	r3, r7, r3
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b05      	cmp	r3, #5
 80013ce:	d9ed      	bls.n	80013ac <transmitFromIndex+0x70>
 80013d0:	e000      	b.n	80013d4 <transmitFromIndex+0x98>
 80013d2:	46c0      	nop			; (mov r8, r8)
	HAL_UART_Transmit(&huart1, (uint8_t *)UART_data, data_len + 1, 10);
 80013d4:	2317      	movs	r3, #23
 80013d6:	18fb      	adds	r3, r7, r3
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	b29b      	uxth	r3, r3
 80013dc:	3301      	adds	r3, #1
 80013de:	b29a      	uxth	r2, r3
 80013e0:	230c      	movs	r3, #12
 80013e2:	18f9      	adds	r1, r7, r3
 80013e4:	4806      	ldr	r0, [pc, #24]	; (8001400 <transmitFromIndex+0xc4>)
 80013e6:	230a      	movs	r3, #10
 80013e8:	f003 fd1a 	bl	8004e20 <HAL_UART_Transmit>
}
 80013ec:	46c0      	nop			; (mov r8, r8)
 80013ee:	46bd      	mov	sp, r7
 80013f0:	b006      	add	sp, #24
 80013f2:	bdb0      	pop	{r4, r5, r7, pc}
 80013f4:	20000210 	.word	0x20000210
 80013f8:	0800618c 	.word	0x0800618c
 80013fc:	0800627c 	.word	0x0800627c
 8001400:	20000188 	.word	0x20000188
 8001404:	0800617c 	.word	0x0800617c
 8001408:	08006184 	.word	0x08006184

0800140c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001410:	b672      	cpsid	i
}
 8001412:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001414:	e7fe      	b.n	8001414 <Error_Handler+0x8>
	...

08001418 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141e:	4b0f      	ldr	r3, [pc, #60]	; (800145c <HAL_MspInit+0x44>)
 8001420:	699a      	ldr	r2, [r3, #24]
 8001422:	4b0e      	ldr	r3, [pc, #56]	; (800145c <HAL_MspInit+0x44>)
 8001424:	2101      	movs	r1, #1
 8001426:	430a      	orrs	r2, r1
 8001428:	619a      	str	r2, [r3, #24]
 800142a:	4b0c      	ldr	r3, [pc, #48]	; (800145c <HAL_MspInit+0x44>)
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	2201      	movs	r2, #1
 8001430:	4013      	ands	r3, r2
 8001432:	607b      	str	r3, [r7, #4]
 8001434:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001436:	4b09      	ldr	r3, [pc, #36]	; (800145c <HAL_MspInit+0x44>)
 8001438:	69da      	ldr	r2, [r3, #28]
 800143a:	4b08      	ldr	r3, [pc, #32]	; (800145c <HAL_MspInit+0x44>)
 800143c:	2180      	movs	r1, #128	; 0x80
 800143e:	0549      	lsls	r1, r1, #21
 8001440:	430a      	orrs	r2, r1
 8001442:	61da      	str	r2, [r3, #28]
 8001444:	4b05      	ldr	r3, [pc, #20]	; (800145c <HAL_MspInit+0x44>)
 8001446:	69da      	ldr	r2, [r3, #28]
 8001448:	2380      	movs	r3, #128	; 0x80
 800144a:	055b      	lsls	r3, r3, #21
 800144c:	4013      	ands	r3, r2
 800144e:	603b      	str	r3, [r7, #0]
 8001450:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001452:	46c0      	nop			; (mov r8, r8)
 8001454:	46bd      	mov	sp, r7
 8001456:	b002      	add	sp, #8
 8001458:	bd80      	pop	{r7, pc}
 800145a:	46c0      	nop			; (mov r8, r8)
 800145c:	40021000 	.word	0x40021000

08001460 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001460:	b590      	push	{r4, r7, lr}
 8001462:	b08b      	sub	sp, #44	; 0x2c
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	2414      	movs	r4, #20
 800146a:	193b      	adds	r3, r7, r4
 800146c:	0018      	movs	r0, r3
 800146e:	2314      	movs	r3, #20
 8001470:	001a      	movs	r2, r3
 8001472:	2100      	movs	r1, #0
 8001474:	f004 f9dc 	bl	8005830 <memset>
  if(hadc->Instance==ADC1)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a18      	ldr	r2, [pc, #96]	; (80014e0 <HAL_ADC_MspInit+0x80>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d12a      	bne.n	80014d8 <HAL_ADC_MspInit+0x78>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001482:	4b18      	ldr	r3, [pc, #96]	; (80014e4 <HAL_ADC_MspInit+0x84>)
 8001484:	699a      	ldr	r2, [r3, #24]
 8001486:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <HAL_ADC_MspInit+0x84>)
 8001488:	2180      	movs	r1, #128	; 0x80
 800148a:	0089      	lsls	r1, r1, #2
 800148c:	430a      	orrs	r2, r1
 800148e:	619a      	str	r2, [r3, #24]
 8001490:	4b14      	ldr	r3, [pc, #80]	; (80014e4 <HAL_ADC_MspInit+0x84>)
 8001492:	699a      	ldr	r2, [r3, #24]
 8001494:	2380      	movs	r3, #128	; 0x80
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	4013      	ands	r3, r2
 800149a:	613b      	str	r3, [r7, #16]
 800149c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800149e:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <HAL_ADC_MspInit+0x84>)
 80014a0:	695a      	ldr	r2, [r3, #20]
 80014a2:	4b10      	ldr	r3, [pc, #64]	; (80014e4 <HAL_ADC_MspInit+0x84>)
 80014a4:	2180      	movs	r1, #128	; 0x80
 80014a6:	02c9      	lsls	r1, r1, #11
 80014a8:	430a      	orrs	r2, r1
 80014aa:	615a      	str	r2, [r3, #20]
 80014ac:	4b0d      	ldr	r3, [pc, #52]	; (80014e4 <HAL_ADC_MspInit+0x84>)
 80014ae:	695a      	ldr	r2, [r3, #20]
 80014b0:	2380      	movs	r3, #128	; 0x80
 80014b2:	02db      	lsls	r3, r3, #11
 80014b4:	4013      	ands	r3, r2
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PB0     ------> ADC_IN8
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80014ba:	193b      	adds	r3, r7, r4
 80014bc:	2203      	movs	r2, #3
 80014be:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014c0:	193b      	adds	r3, r7, r4
 80014c2:	2203      	movs	r2, #3
 80014c4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	193b      	adds	r3, r7, r4
 80014c8:	2200      	movs	r2, #0
 80014ca:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014cc:	193b      	adds	r3, r7, r4
 80014ce:	4a06      	ldr	r2, [pc, #24]	; (80014e8 <HAL_ADC_MspInit+0x88>)
 80014d0:	0019      	movs	r1, r3
 80014d2:	0010      	movs	r0, r2
 80014d4:	f000 fd20 	bl	8001f18 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80014d8:	46c0      	nop			; (mov r8, r8)
 80014da:	46bd      	mov	sp, r7
 80014dc:	b00b      	add	sp, #44	; 0x2c
 80014de:	bd90      	pop	{r4, r7, pc}
 80014e0:	40012400 	.word	0x40012400
 80014e4:	40021000 	.word	0x40021000
 80014e8:	48000400 	.word	0x48000400

080014ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014ec:	b590      	push	{r4, r7, lr}
 80014ee:	b08b      	sub	sp, #44	; 0x2c
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f4:	2414      	movs	r4, #20
 80014f6:	193b      	adds	r3, r7, r4
 80014f8:	0018      	movs	r0, r3
 80014fa:	2314      	movs	r3, #20
 80014fc:	001a      	movs	r2, r3
 80014fe:	2100      	movs	r1, #0
 8001500:	f004 f996 	bl	8005830 <memset>
  if(hi2c->Instance==I2C1)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a1c      	ldr	r2, [pc, #112]	; (800157c <HAL_I2C_MspInit+0x90>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d132      	bne.n	8001574 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800150e:	4b1c      	ldr	r3, [pc, #112]	; (8001580 <HAL_I2C_MspInit+0x94>)
 8001510:	695a      	ldr	r2, [r3, #20]
 8001512:	4b1b      	ldr	r3, [pc, #108]	; (8001580 <HAL_I2C_MspInit+0x94>)
 8001514:	2180      	movs	r1, #128	; 0x80
 8001516:	02c9      	lsls	r1, r1, #11
 8001518:	430a      	orrs	r2, r1
 800151a:	615a      	str	r2, [r3, #20]
 800151c:	4b18      	ldr	r3, [pc, #96]	; (8001580 <HAL_I2C_MspInit+0x94>)
 800151e:	695a      	ldr	r2, [r3, #20]
 8001520:	2380      	movs	r3, #128	; 0x80
 8001522:	02db      	lsls	r3, r3, #11
 8001524:	4013      	ands	r3, r2
 8001526:	613b      	str	r3, [r7, #16]
 8001528:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800152a:	193b      	adds	r3, r7, r4
 800152c:	22c0      	movs	r2, #192	; 0xc0
 800152e:	0092      	lsls	r2, r2, #2
 8001530:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001532:	0021      	movs	r1, r4
 8001534:	187b      	adds	r3, r7, r1
 8001536:	2212      	movs	r2, #18
 8001538:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153a:	187b      	adds	r3, r7, r1
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001540:	187b      	adds	r3, r7, r1
 8001542:	2203      	movs	r2, #3
 8001544:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8001546:	187b      	adds	r3, r7, r1
 8001548:	2201      	movs	r2, #1
 800154a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800154c:	187b      	adds	r3, r7, r1
 800154e:	4a0d      	ldr	r2, [pc, #52]	; (8001584 <HAL_I2C_MspInit+0x98>)
 8001550:	0019      	movs	r1, r3
 8001552:	0010      	movs	r0, r2
 8001554:	f000 fce0 	bl	8001f18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001558:	4b09      	ldr	r3, [pc, #36]	; (8001580 <HAL_I2C_MspInit+0x94>)
 800155a:	69da      	ldr	r2, [r3, #28]
 800155c:	4b08      	ldr	r3, [pc, #32]	; (8001580 <HAL_I2C_MspInit+0x94>)
 800155e:	2180      	movs	r1, #128	; 0x80
 8001560:	0389      	lsls	r1, r1, #14
 8001562:	430a      	orrs	r2, r1
 8001564:	61da      	str	r2, [r3, #28]
 8001566:	4b06      	ldr	r3, [pc, #24]	; (8001580 <HAL_I2C_MspInit+0x94>)
 8001568:	69da      	ldr	r2, [r3, #28]
 800156a:	2380      	movs	r3, #128	; 0x80
 800156c:	039b      	lsls	r3, r3, #14
 800156e:	4013      	ands	r3, r2
 8001570:	60fb      	str	r3, [r7, #12]
 8001572:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001574:	46c0      	nop			; (mov r8, r8)
 8001576:	46bd      	mov	sp, r7
 8001578:	b00b      	add	sp, #44	; 0x2c
 800157a:	bd90      	pop	{r4, r7, pc}
 800157c:	40005400 	.word	0x40005400
 8001580:	40021000 	.word	0x40021000
 8001584:	48000400 	.word	0x48000400

08001588 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a06      	ldr	r2, [pc, #24]	; (80015b0 <HAL_RTC_MspInit+0x28>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d106      	bne.n	80015a8 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800159a:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <HAL_RTC_MspInit+0x2c>)
 800159c:	6a1a      	ldr	r2, [r3, #32]
 800159e:	4b05      	ldr	r3, [pc, #20]	; (80015b4 <HAL_RTC_MspInit+0x2c>)
 80015a0:	2180      	movs	r1, #128	; 0x80
 80015a2:	0209      	lsls	r1, r1, #8
 80015a4:	430a      	orrs	r2, r1
 80015a6:	621a      	str	r2, [r3, #32]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80015a8:	46c0      	nop			; (mov r8, r8)
 80015aa:	46bd      	mov	sp, r7
 80015ac:	b002      	add	sp, #8
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40002800 	.word	0x40002800
 80015b4:	40021000 	.word	0x40021000

080015b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a0d      	ldr	r2, [pc, #52]	; (80015fc <HAL_TIM_Base_MspInit+0x44>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d113      	bne.n	80015f2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80015ca:	4b0d      	ldr	r3, [pc, #52]	; (8001600 <HAL_TIM_Base_MspInit+0x48>)
 80015cc:	69da      	ldr	r2, [r3, #28]
 80015ce:	4b0c      	ldr	r3, [pc, #48]	; (8001600 <HAL_TIM_Base_MspInit+0x48>)
 80015d0:	2110      	movs	r1, #16
 80015d2:	430a      	orrs	r2, r1
 80015d4:	61da      	str	r2, [r3, #28]
 80015d6:	4b0a      	ldr	r3, [pc, #40]	; (8001600 <HAL_TIM_Base_MspInit+0x48>)
 80015d8:	69db      	ldr	r3, [r3, #28]
 80015da:	2210      	movs	r2, #16
 80015dc:	4013      	ands	r3, r2
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80015e2:	2200      	movs	r2, #0
 80015e4:	2100      	movs	r1, #0
 80015e6:	2011      	movs	r0, #17
 80015e8:	f000 fc64 	bl	8001eb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015ec:	2011      	movs	r0, #17
 80015ee:	f000 fc76 	bl	8001ede <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80015f2:	46c0      	nop			; (mov r8, r8)
 80015f4:	46bd      	mov	sp, r7
 80015f6:	b004      	add	sp, #16
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	46c0      	nop			; (mov r8, r8)
 80015fc:	40001000 	.word	0x40001000
 8001600:	40021000 	.word	0x40021000

08001604 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b08b      	sub	sp, #44	; 0x2c
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160c:	2414      	movs	r4, #20
 800160e:	193b      	adds	r3, r7, r4
 8001610:	0018      	movs	r0, r3
 8001612:	2314      	movs	r3, #20
 8001614:	001a      	movs	r2, r3
 8001616:	2100      	movs	r1, #0
 8001618:	f004 f90a 	bl	8005830 <memset>
  if(huart->Instance==USART1)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a1c      	ldr	r2, [pc, #112]	; (8001694 <HAL_UART_MspInit+0x90>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d131      	bne.n	800168a <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001626:	4b1c      	ldr	r3, [pc, #112]	; (8001698 <HAL_UART_MspInit+0x94>)
 8001628:	699a      	ldr	r2, [r3, #24]
 800162a:	4b1b      	ldr	r3, [pc, #108]	; (8001698 <HAL_UART_MspInit+0x94>)
 800162c:	2180      	movs	r1, #128	; 0x80
 800162e:	01c9      	lsls	r1, r1, #7
 8001630:	430a      	orrs	r2, r1
 8001632:	619a      	str	r2, [r3, #24]
 8001634:	4b18      	ldr	r3, [pc, #96]	; (8001698 <HAL_UART_MspInit+0x94>)
 8001636:	699a      	ldr	r2, [r3, #24]
 8001638:	2380      	movs	r3, #128	; 0x80
 800163a:	01db      	lsls	r3, r3, #7
 800163c:	4013      	ands	r3, r2
 800163e:	613b      	str	r3, [r7, #16]
 8001640:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001642:	4b15      	ldr	r3, [pc, #84]	; (8001698 <HAL_UART_MspInit+0x94>)
 8001644:	695a      	ldr	r2, [r3, #20]
 8001646:	4b14      	ldr	r3, [pc, #80]	; (8001698 <HAL_UART_MspInit+0x94>)
 8001648:	2180      	movs	r1, #128	; 0x80
 800164a:	02c9      	lsls	r1, r1, #11
 800164c:	430a      	orrs	r2, r1
 800164e:	615a      	str	r2, [r3, #20]
 8001650:	4b11      	ldr	r3, [pc, #68]	; (8001698 <HAL_UART_MspInit+0x94>)
 8001652:	695a      	ldr	r2, [r3, #20]
 8001654:	2380      	movs	r3, #128	; 0x80
 8001656:	02db      	lsls	r3, r3, #11
 8001658:	4013      	ands	r3, r2
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800165e:	0021      	movs	r1, r4
 8001660:	187b      	adds	r3, r7, r1
 8001662:	22c0      	movs	r2, #192	; 0xc0
 8001664:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001666:	187b      	adds	r3, r7, r1
 8001668:	2202      	movs	r2, #2
 800166a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	187b      	adds	r3, r7, r1
 800166e:	2200      	movs	r2, #0
 8001670:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001672:	187b      	adds	r3, r7, r1
 8001674:	2203      	movs	r2, #3
 8001676:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8001678:	187b      	adds	r3, r7, r1
 800167a:	2200      	movs	r2, #0
 800167c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800167e:	187b      	adds	r3, r7, r1
 8001680:	4a06      	ldr	r2, [pc, #24]	; (800169c <HAL_UART_MspInit+0x98>)
 8001682:	0019      	movs	r1, r3
 8001684:	0010      	movs	r0, r2
 8001686:	f000 fc47 	bl	8001f18 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800168a:	46c0      	nop			; (mov r8, r8)
 800168c:	46bd      	mov	sp, r7
 800168e:	b00b      	add	sp, #44	; 0x2c
 8001690:	bd90      	pop	{r4, r7, pc}
 8001692:	46c0      	nop			; (mov r8, r8)
 8001694:	40013800 	.word	0x40013800
 8001698:	40021000 	.word	0x40021000
 800169c:	48000400 	.word	0x48000400

080016a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016a4:	e7fe      	b.n	80016a4 <NMI_Handler+0x4>

080016a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016a6:	b580      	push	{r7, lr}
 80016a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016aa:	e7fe      	b.n	80016aa <HardFault_Handler+0x4>

080016ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80016b0:	46c0      	nop			; (mov r8, r8)
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016ba:	46c0      	nop			; (mov r8, r8)
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016c4:	f000 f8bc 	bl	8001840 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016c8:	46c0      	nop			; (mov r8, r8)
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
	...

080016d0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80016d4:	4b03      	ldr	r3, [pc, #12]	; (80016e4 <TIM6_DAC_IRQHandler+0x14>)
 80016d6:	0018      	movs	r0, r3
 80016d8:	f003 f92a 	bl	8004930 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80016dc:	46c0      	nop			; (mov r8, r8)
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	46c0      	nop			; (mov r8, r8)
 80016e4:	20000140 	.word	0x20000140

080016e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016f0:	4a14      	ldr	r2, [pc, #80]	; (8001744 <_sbrk+0x5c>)
 80016f2:	4b15      	ldr	r3, [pc, #84]	; (8001748 <_sbrk+0x60>)
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016fc:	4b13      	ldr	r3, [pc, #76]	; (800174c <_sbrk+0x64>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d102      	bne.n	800170a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001704:	4b11      	ldr	r3, [pc, #68]	; (800174c <_sbrk+0x64>)
 8001706:	4a12      	ldr	r2, [pc, #72]	; (8001750 <_sbrk+0x68>)
 8001708:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800170a:	4b10      	ldr	r3, [pc, #64]	; (800174c <_sbrk+0x64>)
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	18d3      	adds	r3, r2, r3
 8001712:	693a      	ldr	r2, [r7, #16]
 8001714:	429a      	cmp	r2, r3
 8001716:	d207      	bcs.n	8001728 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001718:	f004 f860 	bl	80057dc <__errno>
 800171c:	0003      	movs	r3, r0
 800171e:	220c      	movs	r2, #12
 8001720:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001722:	2301      	movs	r3, #1
 8001724:	425b      	negs	r3, r3
 8001726:	e009      	b.n	800173c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001728:	4b08      	ldr	r3, [pc, #32]	; (800174c <_sbrk+0x64>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800172e:	4b07      	ldr	r3, [pc, #28]	; (800174c <_sbrk+0x64>)
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	18d2      	adds	r2, r2, r3
 8001736:	4b05      	ldr	r3, [pc, #20]	; (800174c <_sbrk+0x64>)
 8001738:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800173a:	68fb      	ldr	r3, [r7, #12]
}
 800173c:	0018      	movs	r0, r3
 800173e:	46bd      	mov	sp, r7
 8001740:	b006      	add	sp, #24
 8001742:	bd80      	pop	{r7, pc}
 8001744:	20002000 	.word	0x20002000
 8001748:	00000400 	.word	0x00000400
 800174c:	20000224 	.word	0x20000224
 8001750:	20000240 	.word	0x20000240

08001754 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001754:	480d      	ldr	r0, [pc, #52]	; (800178c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001756:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8001758:	f000 f825 	bl	80017a6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800175c:	480c      	ldr	r0, [pc, #48]	; (8001790 <LoopForever+0x6>)
  ldr r1, =_edata
 800175e:	490d      	ldr	r1, [pc, #52]	; (8001794 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001760:	4a0d      	ldr	r2, [pc, #52]	; (8001798 <LoopForever+0xe>)
  movs r3, #0
 8001762:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001764:	e002      	b.n	800176c <LoopCopyDataInit>

08001766 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001766:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001768:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800176a:	3304      	adds	r3, #4

0800176c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800176c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800176e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001770:	d3f9      	bcc.n	8001766 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001772:	4a0a      	ldr	r2, [pc, #40]	; (800179c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001774:	4c0a      	ldr	r4, [pc, #40]	; (80017a0 <LoopForever+0x16>)
  movs r3, #0
 8001776:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001778:	e001      	b.n	800177e <LoopFillZerobss>

0800177a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800177a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800177c:	3204      	adds	r2, #4

0800177e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800177e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001780:	d3fb      	bcc.n	800177a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001782:	f004 f831 	bl	80057e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001786:	f7fe fd55 	bl	8000234 <main>

0800178a <LoopForever>:

LoopForever:
    b LoopForever
 800178a:	e7fe      	b.n	800178a <LoopForever>
  ldr   r0, =_estack
 800178c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001790:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001794:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001798:	08006580 	.word	0x08006580
  ldr r2, =_sbss
 800179c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80017a0:	2000023c 	.word	0x2000023c

080017a4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017a4:	e7fe      	b.n	80017a4 <ADC1_COMP_IRQHandler>

080017a6 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80017aa:	46c0      	nop			; (mov r8, r8)
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017b4:	4b07      	ldr	r3, [pc, #28]	; (80017d4 <HAL_Init+0x24>)
 80017b6:	681a      	ldr	r2, [r3, #0]
 80017b8:	4b06      	ldr	r3, [pc, #24]	; (80017d4 <HAL_Init+0x24>)
 80017ba:	2110      	movs	r1, #16
 80017bc:	430a      	orrs	r2, r1
 80017be:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80017c0:	2003      	movs	r0, #3
 80017c2:	f000 f809 	bl	80017d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017c6:	f7ff fe27 	bl	8001418 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017ca:	2300      	movs	r3, #0
}
 80017cc:	0018      	movs	r0, r3
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	46c0      	nop			; (mov r8, r8)
 80017d4:	40022000 	.word	0x40022000

080017d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017d8:	b590      	push	{r4, r7, lr}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017e0:	4b14      	ldr	r3, [pc, #80]	; (8001834 <HAL_InitTick+0x5c>)
 80017e2:	681c      	ldr	r4, [r3, #0]
 80017e4:	4b14      	ldr	r3, [pc, #80]	; (8001838 <HAL_InitTick+0x60>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	0019      	movs	r1, r3
 80017ea:	23fa      	movs	r3, #250	; 0xfa
 80017ec:	0098      	lsls	r0, r3, #2
 80017ee:	f7fe fc95 	bl	800011c <__udivsi3>
 80017f2:	0003      	movs	r3, r0
 80017f4:	0019      	movs	r1, r3
 80017f6:	0020      	movs	r0, r4
 80017f8:	f7fe fc90 	bl	800011c <__udivsi3>
 80017fc:	0003      	movs	r3, r0
 80017fe:	0018      	movs	r0, r3
 8001800:	f000 fb7d 	bl	8001efe <HAL_SYSTICK_Config>
 8001804:	1e03      	subs	r3, r0, #0
 8001806:	d001      	beq.n	800180c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e00f      	b.n	800182c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2b03      	cmp	r3, #3
 8001810:	d80b      	bhi.n	800182a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001812:	6879      	ldr	r1, [r7, #4]
 8001814:	2301      	movs	r3, #1
 8001816:	425b      	negs	r3, r3
 8001818:	2200      	movs	r2, #0
 800181a:	0018      	movs	r0, r3
 800181c:	f000 fb4a 	bl	8001eb4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001820:	4b06      	ldr	r3, [pc, #24]	; (800183c <HAL_InitTick+0x64>)
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001826:	2300      	movs	r3, #0
 8001828:	e000      	b.n	800182c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
}
 800182c:	0018      	movs	r0, r3
 800182e:	46bd      	mov	sp, r7
 8001830:	b003      	add	sp, #12
 8001832:	bd90      	pop	{r4, r7, pc}
 8001834:	20000000 	.word	0x20000000
 8001838:	20000008 	.word	0x20000008
 800183c:	20000004 	.word	0x20000004

08001840 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001844:	4b05      	ldr	r3, [pc, #20]	; (800185c <HAL_IncTick+0x1c>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	001a      	movs	r2, r3
 800184a:	4b05      	ldr	r3, [pc, #20]	; (8001860 <HAL_IncTick+0x20>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	18d2      	adds	r2, r2, r3
 8001850:	4b03      	ldr	r3, [pc, #12]	; (8001860 <HAL_IncTick+0x20>)
 8001852:	601a      	str	r2, [r3, #0]
}
 8001854:	46c0      	nop			; (mov r8, r8)
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	46c0      	nop			; (mov r8, r8)
 800185c:	20000008 	.word	0x20000008
 8001860:	20000228 	.word	0x20000228

08001864 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  return uwTick;
 8001868:	4b02      	ldr	r3, [pc, #8]	; (8001874 <HAL_GetTick+0x10>)
 800186a:	681b      	ldr	r3, [r3, #0]
}
 800186c:	0018      	movs	r0, r3
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	46c0      	nop			; (mov r8, r8)
 8001874:	20000228 	.word	0x20000228

08001878 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001880:	f7ff fff0 	bl	8001864 <HAL_GetTick>
 8001884:	0003      	movs	r3, r0
 8001886:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	3301      	adds	r3, #1
 8001890:	d005      	beq.n	800189e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001892:	4b0a      	ldr	r3, [pc, #40]	; (80018bc <HAL_Delay+0x44>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	001a      	movs	r2, r3
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	189b      	adds	r3, r3, r2
 800189c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800189e:	46c0      	nop			; (mov r8, r8)
 80018a0:	f7ff ffe0 	bl	8001864 <HAL_GetTick>
 80018a4:	0002      	movs	r2, r0
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d8f7      	bhi.n	80018a0 <HAL_Delay+0x28>
  {
  }
}
 80018b0:	46c0      	nop			; (mov r8, r8)
 80018b2:	46c0      	nop			; (mov r8, r8)
 80018b4:	46bd      	mov	sp, r7
 80018b6:	b004      	add	sp, #16
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	46c0      	nop			; (mov r8, r8)
 80018bc:	20000008 	.word	0x20000008

080018c0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018c8:	230f      	movs	r3, #15
 80018ca:	18fb      	adds	r3, r7, r3
 80018cc:	2200      	movs	r2, #0
 80018ce:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80018d0:	2300      	movs	r3, #0
 80018d2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e125      	b.n	8001b2a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d10a      	bne.n	80018fc <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2200      	movs	r2, #0
 80018ea:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2234      	movs	r2, #52	; 0x34
 80018f0:	2100      	movs	r1, #0
 80018f2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	0018      	movs	r0, r3
 80018f8:	f7ff fdb2 	bl	8001460 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001900:	2210      	movs	r2, #16
 8001902:	4013      	ands	r3, r2
 8001904:	d000      	beq.n	8001908 <HAL_ADC_Init+0x48>
 8001906:	e103      	b.n	8001b10 <HAL_ADC_Init+0x250>
 8001908:	230f      	movs	r3, #15
 800190a:	18fb      	adds	r3, r7, r3
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d000      	beq.n	8001914 <HAL_ADC_Init+0x54>
 8001912:	e0fd      	b.n	8001b10 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	2204      	movs	r2, #4
 800191c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800191e:	d000      	beq.n	8001922 <HAL_ADC_Init+0x62>
 8001920:	e0f6      	b.n	8001b10 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001926:	4a83      	ldr	r2, [pc, #524]	; (8001b34 <HAL_ADC_Init+0x274>)
 8001928:	4013      	ands	r3, r2
 800192a:	2202      	movs	r2, #2
 800192c:	431a      	orrs	r2, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	2203      	movs	r2, #3
 800193a:	4013      	ands	r3, r2
 800193c:	2b01      	cmp	r3, #1
 800193e:	d112      	bne.n	8001966 <HAL_ADC_Init+0xa6>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2201      	movs	r2, #1
 8001948:	4013      	ands	r3, r2
 800194a:	2b01      	cmp	r3, #1
 800194c:	d009      	beq.n	8001962 <HAL_ADC_Init+0xa2>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	68da      	ldr	r2, [r3, #12]
 8001954:	2380      	movs	r3, #128	; 0x80
 8001956:	021b      	lsls	r3, r3, #8
 8001958:	401a      	ands	r2, r3
 800195a:	2380      	movs	r3, #128	; 0x80
 800195c:	021b      	lsls	r3, r3, #8
 800195e:	429a      	cmp	r2, r3
 8001960:	d101      	bne.n	8001966 <HAL_ADC_Init+0xa6>
 8001962:	2301      	movs	r3, #1
 8001964:	e000      	b.n	8001968 <HAL_ADC_Init+0xa8>
 8001966:	2300      	movs	r3, #0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d116      	bne.n	800199a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	68db      	ldr	r3, [r3, #12]
 8001972:	2218      	movs	r2, #24
 8001974:	4393      	bics	r3, r2
 8001976:	0019      	movs	r1, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	689a      	ldr	r2, [r3, #8]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	430a      	orrs	r2, r1
 8001982:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	691b      	ldr	r3, [r3, #16]
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	0899      	lsrs	r1, r3, #2
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	685a      	ldr	r2, [r3, #4]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	430a      	orrs	r2, r1
 8001998:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	68da      	ldr	r2, [r3, #12]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4964      	ldr	r1, [pc, #400]	; (8001b38 <HAL_ADC_Init+0x278>)
 80019a6:	400a      	ands	r2, r1
 80019a8:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	7e1b      	ldrb	r3, [r3, #24]
 80019ae:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	7e5b      	ldrb	r3, [r3, #25]
 80019b4:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80019b6:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	7e9b      	ldrb	r3, [r3, #26]
 80019bc:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80019be:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d002      	beq.n	80019ce <HAL_ADC_Init+0x10e>
 80019c8:	2380      	movs	r3, #128	; 0x80
 80019ca:	015b      	lsls	r3, r3, #5
 80019cc:	e000      	b.n	80019d0 <HAL_ADC_Init+0x110>
 80019ce:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80019d0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80019d6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	691b      	ldr	r3, [r3, #16]
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d101      	bne.n	80019e4 <HAL_ADC_Init+0x124>
 80019e0:	2304      	movs	r3, #4
 80019e2:	e000      	b.n	80019e6 <HAL_ADC_Init+0x126>
 80019e4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80019e6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2124      	movs	r1, #36	; 0x24
 80019ec:	5c5b      	ldrb	r3, [r3, r1]
 80019ee:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80019f0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80019f2:	68ba      	ldr	r2, [r7, #8]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	7edb      	ldrb	r3, [r3, #27]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d115      	bne.n	8001a2c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	7e9b      	ldrb	r3, [r3, #26]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d105      	bne.n	8001a14 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	2280      	movs	r2, #128	; 0x80
 8001a0c:	0252      	lsls	r2, r2, #9
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	60bb      	str	r3, [r7, #8]
 8001a12:	e00b      	b.n	8001a2c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a18:	2220      	movs	r2, #32
 8001a1a:	431a      	orrs	r2, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a24:	2201      	movs	r2, #1
 8001a26:	431a      	orrs	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	69da      	ldr	r2, [r3, #28]
 8001a30:	23c2      	movs	r3, #194	; 0xc2
 8001a32:	33ff      	adds	r3, #255	; 0xff
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d007      	beq.n	8001a48 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001a40:	4313      	orrs	r3, r2
 8001a42:	68ba      	ldr	r2, [r7, #8]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	68d9      	ldr	r1, [r3, #12]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	68ba      	ldr	r2, [r7, #8]
 8001a54:	430a      	orrs	r2, r1
 8001a56:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a5c:	2380      	movs	r3, #128	; 0x80
 8001a5e:	055b      	lsls	r3, r3, #21
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d01b      	beq.n	8001a9c <HAL_ADC_Init+0x1dc>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d017      	beq.n	8001a9c <HAL_ADC_Init+0x1dc>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d013      	beq.n	8001a9c <HAL_ADC_Init+0x1dc>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a78:	2b03      	cmp	r3, #3
 8001a7a:	d00f      	beq.n	8001a9c <HAL_ADC_Init+0x1dc>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a80:	2b04      	cmp	r3, #4
 8001a82:	d00b      	beq.n	8001a9c <HAL_ADC_Init+0x1dc>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a88:	2b05      	cmp	r3, #5
 8001a8a:	d007      	beq.n	8001a9c <HAL_ADC_Init+0x1dc>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a90:	2b06      	cmp	r3, #6
 8001a92:	d003      	beq.n	8001a9c <HAL_ADC_Init+0x1dc>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a98:	2b07      	cmp	r3, #7
 8001a9a:	d112      	bne.n	8001ac2 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	695a      	ldr	r2, [r3, #20]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	2107      	movs	r1, #7
 8001aa8:	438a      	bics	r2, r1
 8001aaa:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	6959      	ldr	r1, [r3, #20]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ab6:	2207      	movs	r2, #7
 8001ab8:	401a      	ands	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	430a      	orrs	r2, r1
 8001ac0:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	4a1c      	ldr	r2, [pc, #112]	; (8001b3c <HAL_ADC_Init+0x27c>)
 8001aca:	4013      	ands	r3, r2
 8001acc:	68ba      	ldr	r2, [r7, #8]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d10b      	bne.n	8001aea <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001adc:	2203      	movs	r2, #3
 8001ade:	4393      	bics	r3, r2
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	431a      	orrs	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001ae8:	e01c      	b.n	8001b24 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aee:	2212      	movs	r2, #18
 8001af0:	4393      	bics	r3, r2
 8001af2:	2210      	movs	r2, #16
 8001af4:	431a      	orrs	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001afe:	2201      	movs	r2, #1
 8001b00:	431a      	orrs	r2, r3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001b06:	230f      	movs	r3, #15
 8001b08:	18fb      	adds	r3, r7, r3
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001b0e:	e009      	b.n	8001b24 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b14:	2210      	movs	r2, #16
 8001b16:	431a      	orrs	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001b1c:	230f      	movs	r3, #15
 8001b1e:	18fb      	adds	r3, r7, r3
 8001b20:	2201      	movs	r2, #1
 8001b22:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001b24:	230f      	movs	r3, #15
 8001b26:	18fb      	adds	r3, r7, r3
 8001b28:	781b      	ldrb	r3, [r3, #0]
}
 8001b2a:	0018      	movs	r0, r3
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	b004      	add	sp, #16
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	46c0      	nop			; (mov r8, r8)
 8001b34:	fffffefd 	.word	0xfffffefd
 8001b38:	fffe0219 	.word	0xfffe0219
 8001b3c:	833fffe7 	.word	0x833fffe7

08001b40 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b4a:	230f      	movs	r3, #15
 8001b4c:	18fb      	adds	r3, r7, r3
 8001b4e:	2200      	movs	r2, #0
 8001b50:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001b52:	2300      	movs	r3, #0
 8001b54:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b5a:	2380      	movs	r3, #128	; 0x80
 8001b5c:	055b      	lsls	r3, r3, #21
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d011      	beq.n	8001b86 <HAL_ADC_ConfigChannel+0x46>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d00d      	beq.n	8001b86 <HAL_ADC_ConfigChannel+0x46>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d009      	beq.n	8001b86 <HAL_ADC_ConfigChannel+0x46>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b76:	2b03      	cmp	r3, #3
 8001b78:	d005      	beq.n	8001b86 <HAL_ADC_ConfigChannel+0x46>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	d001      	beq.n	8001b86 <HAL_ADC_ConfigChannel+0x46>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2234      	movs	r2, #52	; 0x34
 8001b8a:	5c9b      	ldrb	r3, [r3, r2]
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d101      	bne.n	8001b94 <HAL_ADC_ConfigChannel+0x54>
 8001b90:	2302      	movs	r3, #2
 8001b92:	e0d0      	b.n	8001d36 <HAL_ADC_ConfigChannel+0x1f6>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2234      	movs	r2, #52	; 0x34
 8001b98:	2101      	movs	r1, #1
 8001b9a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	2204      	movs	r2, #4
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d000      	beq.n	8001baa <HAL_ADC_ConfigChannel+0x6a>
 8001ba8:	e0b4      	b.n	8001d14 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	4a64      	ldr	r2, [pc, #400]	; (8001d40 <HAL_ADC_ConfigChannel+0x200>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d100      	bne.n	8001bb6 <HAL_ADC_ConfigChannel+0x76>
 8001bb4:	e082      	b.n	8001cbc <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	409a      	lsls	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bd0:	2380      	movs	r3, #128	; 0x80
 8001bd2:	055b      	lsls	r3, r3, #21
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d037      	beq.n	8001c48 <HAL_ADC_ConfigChannel+0x108>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d033      	beq.n	8001c48 <HAL_ADC_ConfigChannel+0x108>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d02f      	beq.n	8001c48 <HAL_ADC_ConfigChannel+0x108>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bec:	2b03      	cmp	r3, #3
 8001bee:	d02b      	beq.n	8001c48 <HAL_ADC_ConfigChannel+0x108>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bf4:	2b04      	cmp	r3, #4
 8001bf6:	d027      	beq.n	8001c48 <HAL_ADC_ConfigChannel+0x108>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bfc:	2b05      	cmp	r3, #5
 8001bfe:	d023      	beq.n	8001c48 <HAL_ADC_ConfigChannel+0x108>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c04:	2b06      	cmp	r3, #6
 8001c06:	d01f      	beq.n	8001c48 <HAL_ADC_ConfigChannel+0x108>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c0c:	2b07      	cmp	r3, #7
 8001c0e:	d01b      	beq.n	8001c48 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	689a      	ldr	r2, [r3, #8]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	2107      	movs	r1, #7
 8001c1c:	400b      	ands	r3, r1
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d012      	beq.n	8001c48 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	695a      	ldr	r2, [r3, #20]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2107      	movs	r1, #7
 8001c2e:	438a      	bics	r2, r1
 8001c30:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	6959      	ldr	r1, [r3, #20]
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	2207      	movs	r2, #7
 8001c3e:	401a      	ands	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	430a      	orrs	r2, r1
 8001c46:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2b10      	cmp	r3, #16
 8001c4e:	d007      	beq.n	8001c60 <HAL_ADC_ConfigChannel+0x120>
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2b11      	cmp	r3, #17
 8001c56:	d003      	beq.n	8001c60 <HAL_ADC_ConfigChannel+0x120>
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2b12      	cmp	r3, #18
 8001c5e:	d163      	bne.n	8001d28 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001c60:	4b38      	ldr	r3, [pc, #224]	; (8001d44 <HAL_ADC_ConfigChannel+0x204>)
 8001c62:	6819      	ldr	r1, [r3, #0]
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2b10      	cmp	r3, #16
 8001c6a:	d009      	beq.n	8001c80 <HAL_ADC_ConfigChannel+0x140>
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2b11      	cmp	r3, #17
 8001c72:	d102      	bne.n	8001c7a <HAL_ADC_ConfigChannel+0x13a>
 8001c74:	2380      	movs	r3, #128	; 0x80
 8001c76:	03db      	lsls	r3, r3, #15
 8001c78:	e004      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x144>
 8001c7a:	2380      	movs	r3, #128	; 0x80
 8001c7c:	045b      	lsls	r3, r3, #17
 8001c7e:	e001      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x144>
 8001c80:	2380      	movs	r3, #128	; 0x80
 8001c82:	041b      	lsls	r3, r3, #16
 8001c84:	4a2f      	ldr	r2, [pc, #188]	; (8001d44 <HAL_ADC_ConfigChannel+0x204>)
 8001c86:	430b      	orrs	r3, r1
 8001c88:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2b10      	cmp	r3, #16
 8001c90:	d14a      	bne.n	8001d28 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c92:	4b2d      	ldr	r3, [pc, #180]	; (8001d48 <HAL_ADC_ConfigChannel+0x208>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	492d      	ldr	r1, [pc, #180]	; (8001d4c <HAL_ADC_ConfigChannel+0x20c>)
 8001c98:	0018      	movs	r0, r3
 8001c9a:	f7fe fa3f 	bl	800011c <__udivsi3>
 8001c9e:	0003      	movs	r3, r0
 8001ca0:	001a      	movs	r2, r3
 8001ca2:	0013      	movs	r3, r2
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	189b      	adds	r3, r3, r2
 8001ca8:	005b      	lsls	r3, r3, #1
 8001caa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cac:	e002      	b.n	8001cb4 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	3b01      	subs	r3, #1
 8001cb2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d1f9      	bne.n	8001cae <HAL_ADC_ConfigChannel+0x16e>
 8001cba:	e035      	b.n	8001d28 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	4099      	lsls	r1, r3
 8001cca:	000b      	movs	r3, r1
 8001ccc:	43d9      	mvns	r1, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	400a      	ands	r2, r1
 8001cd4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2b10      	cmp	r3, #16
 8001cdc:	d007      	beq.n	8001cee <HAL_ADC_ConfigChannel+0x1ae>
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2b11      	cmp	r3, #17
 8001ce4:	d003      	beq.n	8001cee <HAL_ADC_ConfigChannel+0x1ae>
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2b12      	cmp	r3, #18
 8001cec:	d11c      	bne.n	8001d28 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001cee:	4b15      	ldr	r3, [pc, #84]	; (8001d44 <HAL_ADC_ConfigChannel+0x204>)
 8001cf0:	6819      	ldr	r1, [r3, #0]
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	2b10      	cmp	r3, #16
 8001cf8:	d007      	beq.n	8001d0a <HAL_ADC_ConfigChannel+0x1ca>
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2b11      	cmp	r3, #17
 8001d00:	d101      	bne.n	8001d06 <HAL_ADC_ConfigChannel+0x1c6>
 8001d02:	4b13      	ldr	r3, [pc, #76]	; (8001d50 <HAL_ADC_ConfigChannel+0x210>)
 8001d04:	e002      	b.n	8001d0c <HAL_ADC_ConfigChannel+0x1cc>
 8001d06:	4b13      	ldr	r3, [pc, #76]	; (8001d54 <HAL_ADC_ConfigChannel+0x214>)
 8001d08:	e000      	b.n	8001d0c <HAL_ADC_ConfigChannel+0x1cc>
 8001d0a:	4b13      	ldr	r3, [pc, #76]	; (8001d58 <HAL_ADC_ConfigChannel+0x218>)
 8001d0c:	4a0d      	ldr	r2, [pc, #52]	; (8001d44 <HAL_ADC_ConfigChannel+0x204>)
 8001d0e:	400b      	ands	r3, r1
 8001d10:	6013      	str	r3, [r2, #0]
 8001d12:	e009      	b.n	8001d28 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d18:	2220      	movs	r2, #32
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001d20:	230f      	movs	r3, #15
 8001d22:	18fb      	adds	r3, r7, r3
 8001d24:	2201      	movs	r2, #1
 8001d26:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2234      	movs	r2, #52	; 0x34
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001d30:	230f      	movs	r3, #15
 8001d32:	18fb      	adds	r3, r7, r3
 8001d34:	781b      	ldrb	r3, [r3, #0]
}
 8001d36:	0018      	movs	r0, r3
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	b004      	add	sp, #16
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	46c0      	nop			; (mov r8, r8)
 8001d40:	00001001 	.word	0x00001001
 8001d44:	40012708 	.word	0x40012708
 8001d48:	20000000 	.word	0x20000000
 8001d4c:	000f4240 	.word	0x000f4240
 8001d50:	ffbfffff 	.word	0xffbfffff
 8001d54:	feffffff 	.word	0xfeffffff
 8001d58:	ff7fffff 	.word	0xff7fffff

08001d5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	0002      	movs	r2, r0
 8001d64:	1dfb      	adds	r3, r7, #7
 8001d66:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d68:	1dfb      	adds	r3, r7, #7
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b7f      	cmp	r3, #127	; 0x7f
 8001d6e:	d809      	bhi.n	8001d84 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d70:	1dfb      	adds	r3, r7, #7
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	001a      	movs	r2, r3
 8001d76:	231f      	movs	r3, #31
 8001d78:	401a      	ands	r2, r3
 8001d7a:	4b04      	ldr	r3, [pc, #16]	; (8001d8c <__NVIC_EnableIRQ+0x30>)
 8001d7c:	2101      	movs	r1, #1
 8001d7e:	4091      	lsls	r1, r2
 8001d80:	000a      	movs	r2, r1
 8001d82:	601a      	str	r2, [r3, #0]
  }
}
 8001d84:	46c0      	nop			; (mov r8, r8)
 8001d86:	46bd      	mov	sp, r7
 8001d88:	b002      	add	sp, #8
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	e000e100 	.word	0xe000e100

08001d90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d90:	b590      	push	{r4, r7, lr}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	0002      	movs	r2, r0
 8001d98:	6039      	str	r1, [r7, #0]
 8001d9a:	1dfb      	adds	r3, r7, #7
 8001d9c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d9e:	1dfb      	adds	r3, r7, #7
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	2b7f      	cmp	r3, #127	; 0x7f
 8001da4:	d828      	bhi.n	8001df8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001da6:	4a2f      	ldr	r2, [pc, #188]	; (8001e64 <__NVIC_SetPriority+0xd4>)
 8001da8:	1dfb      	adds	r3, r7, #7
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	b25b      	sxtb	r3, r3
 8001dae:	089b      	lsrs	r3, r3, #2
 8001db0:	33c0      	adds	r3, #192	; 0xc0
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	589b      	ldr	r3, [r3, r2]
 8001db6:	1dfa      	adds	r2, r7, #7
 8001db8:	7812      	ldrb	r2, [r2, #0]
 8001dba:	0011      	movs	r1, r2
 8001dbc:	2203      	movs	r2, #3
 8001dbe:	400a      	ands	r2, r1
 8001dc0:	00d2      	lsls	r2, r2, #3
 8001dc2:	21ff      	movs	r1, #255	; 0xff
 8001dc4:	4091      	lsls	r1, r2
 8001dc6:	000a      	movs	r2, r1
 8001dc8:	43d2      	mvns	r2, r2
 8001dca:	401a      	ands	r2, r3
 8001dcc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	019b      	lsls	r3, r3, #6
 8001dd2:	22ff      	movs	r2, #255	; 0xff
 8001dd4:	401a      	ands	r2, r3
 8001dd6:	1dfb      	adds	r3, r7, #7
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	0018      	movs	r0, r3
 8001ddc:	2303      	movs	r3, #3
 8001dde:	4003      	ands	r3, r0
 8001de0:	00db      	lsls	r3, r3, #3
 8001de2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001de4:	481f      	ldr	r0, [pc, #124]	; (8001e64 <__NVIC_SetPriority+0xd4>)
 8001de6:	1dfb      	adds	r3, r7, #7
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	b25b      	sxtb	r3, r3
 8001dec:	089b      	lsrs	r3, r3, #2
 8001dee:	430a      	orrs	r2, r1
 8001df0:	33c0      	adds	r3, #192	; 0xc0
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001df6:	e031      	b.n	8001e5c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001df8:	4a1b      	ldr	r2, [pc, #108]	; (8001e68 <__NVIC_SetPriority+0xd8>)
 8001dfa:	1dfb      	adds	r3, r7, #7
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	0019      	movs	r1, r3
 8001e00:	230f      	movs	r3, #15
 8001e02:	400b      	ands	r3, r1
 8001e04:	3b08      	subs	r3, #8
 8001e06:	089b      	lsrs	r3, r3, #2
 8001e08:	3306      	adds	r3, #6
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	18d3      	adds	r3, r2, r3
 8001e0e:	3304      	adds	r3, #4
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	1dfa      	adds	r2, r7, #7
 8001e14:	7812      	ldrb	r2, [r2, #0]
 8001e16:	0011      	movs	r1, r2
 8001e18:	2203      	movs	r2, #3
 8001e1a:	400a      	ands	r2, r1
 8001e1c:	00d2      	lsls	r2, r2, #3
 8001e1e:	21ff      	movs	r1, #255	; 0xff
 8001e20:	4091      	lsls	r1, r2
 8001e22:	000a      	movs	r2, r1
 8001e24:	43d2      	mvns	r2, r2
 8001e26:	401a      	ands	r2, r3
 8001e28:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	019b      	lsls	r3, r3, #6
 8001e2e:	22ff      	movs	r2, #255	; 0xff
 8001e30:	401a      	ands	r2, r3
 8001e32:	1dfb      	adds	r3, r7, #7
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	0018      	movs	r0, r3
 8001e38:	2303      	movs	r3, #3
 8001e3a:	4003      	ands	r3, r0
 8001e3c:	00db      	lsls	r3, r3, #3
 8001e3e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e40:	4809      	ldr	r0, [pc, #36]	; (8001e68 <__NVIC_SetPriority+0xd8>)
 8001e42:	1dfb      	adds	r3, r7, #7
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	001c      	movs	r4, r3
 8001e48:	230f      	movs	r3, #15
 8001e4a:	4023      	ands	r3, r4
 8001e4c:	3b08      	subs	r3, #8
 8001e4e:	089b      	lsrs	r3, r3, #2
 8001e50:	430a      	orrs	r2, r1
 8001e52:	3306      	adds	r3, #6
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	18c3      	adds	r3, r0, r3
 8001e58:	3304      	adds	r3, #4
 8001e5a:	601a      	str	r2, [r3, #0]
}
 8001e5c:	46c0      	nop			; (mov r8, r8)
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	b003      	add	sp, #12
 8001e62:	bd90      	pop	{r4, r7, pc}
 8001e64:	e000e100 	.word	0xe000e100
 8001e68:	e000ed00 	.word	0xe000ed00

08001e6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	1e5a      	subs	r2, r3, #1
 8001e78:	2380      	movs	r3, #128	; 0x80
 8001e7a:	045b      	lsls	r3, r3, #17
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d301      	bcc.n	8001e84 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e80:	2301      	movs	r3, #1
 8001e82:	e010      	b.n	8001ea6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e84:	4b0a      	ldr	r3, [pc, #40]	; (8001eb0 <SysTick_Config+0x44>)
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	3a01      	subs	r2, #1
 8001e8a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	425b      	negs	r3, r3
 8001e90:	2103      	movs	r1, #3
 8001e92:	0018      	movs	r0, r3
 8001e94:	f7ff ff7c 	bl	8001d90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e98:	4b05      	ldr	r3, [pc, #20]	; (8001eb0 <SysTick_Config+0x44>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e9e:	4b04      	ldr	r3, [pc, #16]	; (8001eb0 <SysTick_Config+0x44>)
 8001ea0:	2207      	movs	r2, #7
 8001ea2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	0018      	movs	r0, r3
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	b002      	add	sp, #8
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	46c0      	nop			; (mov r8, r8)
 8001eb0:	e000e010 	.word	0xe000e010

08001eb4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60b9      	str	r1, [r7, #8]
 8001ebc:	607a      	str	r2, [r7, #4]
 8001ebe:	210f      	movs	r1, #15
 8001ec0:	187b      	adds	r3, r7, r1
 8001ec2:	1c02      	adds	r2, r0, #0
 8001ec4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001ec6:	68ba      	ldr	r2, [r7, #8]
 8001ec8:	187b      	adds	r3, r7, r1
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	b25b      	sxtb	r3, r3
 8001ece:	0011      	movs	r1, r2
 8001ed0:	0018      	movs	r0, r3
 8001ed2:	f7ff ff5d 	bl	8001d90 <__NVIC_SetPriority>
}
 8001ed6:	46c0      	nop			; (mov r8, r8)
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	b004      	add	sp, #16
 8001edc:	bd80      	pop	{r7, pc}

08001ede <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b082      	sub	sp, #8
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	0002      	movs	r2, r0
 8001ee6:	1dfb      	adds	r3, r7, #7
 8001ee8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eea:	1dfb      	adds	r3, r7, #7
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	b25b      	sxtb	r3, r3
 8001ef0:	0018      	movs	r0, r3
 8001ef2:	f7ff ff33 	bl	8001d5c <__NVIC_EnableIRQ>
}
 8001ef6:	46c0      	nop			; (mov r8, r8)
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	b002      	add	sp, #8
 8001efc:	bd80      	pop	{r7, pc}

08001efe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b082      	sub	sp, #8
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	0018      	movs	r0, r3
 8001f0a:	f7ff ffaf 	bl	8001e6c <SysTick_Config>
 8001f0e:	0003      	movs	r3, r0
}
 8001f10:	0018      	movs	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	b002      	add	sp, #8
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f22:	2300      	movs	r3, #0
 8001f24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f26:	e14f      	b.n	80021c8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	697a      	ldr	r2, [r7, #20]
 8001f30:	4091      	lsls	r1, r2
 8001f32:	000a      	movs	r2, r1
 8001f34:	4013      	ands	r3, r2
 8001f36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d100      	bne.n	8001f40 <HAL_GPIO_Init+0x28>
 8001f3e:	e140      	b.n	80021c2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	2203      	movs	r2, #3
 8001f46:	4013      	ands	r3, r2
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d005      	beq.n	8001f58 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	2203      	movs	r2, #3
 8001f52:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d130      	bne.n	8001fba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	2203      	movs	r2, #3
 8001f64:	409a      	lsls	r2, r3
 8001f66:	0013      	movs	r3, r2
 8001f68:	43da      	mvns	r2, r3
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	68da      	ldr	r2, [r3, #12]
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	409a      	lsls	r2, r3
 8001f7a:	0013      	movs	r3, r2
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	693a      	ldr	r2, [r7, #16]
 8001f86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f8e:	2201      	movs	r2, #1
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	409a      	lsls	r2, r3
 8001f94:	0013      	movs	r3, r2
 8001f96:	43da      	mvns	r2, r3
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	091b      	lsrs	r3, r3, #4
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	401a      	ands	r2, r3
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	409a      	lsls	r2, r3
 8001fac:	0013      	movs	r3, r2
 8001fae:	693a      	ldr	r2, [r7, #16]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	2203      	movs	r2, #3
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	2b03      	cmp	r3, #3
 8001fc4:	d017      	beq.n	8001ff6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	2203      	movs	r2, #3
 8001fd2:	409a      	lsls	r2, r3
 8001fd4:	0013      	movs	r3, r2
 8001fd6:	43da      	mvns	r2, r3
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	4013      	ands	r3, r2
 8001fdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	689a      	ldr	r2, [r3, #8]
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	409a      	lsls	r2, r3
 8001fe8:	0013      	movs	r3, r2
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	2203      	movs	r2, #3
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d123      	bne.n	800204a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	08da      	lsrs	r2, r3, #3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	3208      	adds	r2, #8
 800200a:	0092      	lsls	r2, r2, #2
 800200c:	58d3      	ldr	r3, [r2, r3]
 800200e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	2207      	movs	r2, #7
 8002014:	4013      	ands	r3, r2
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	220f      	movs	r2, #15
 800201a:	409a      	lsls	r2, r3
 800201c:	0013      	movs	r3, r2
 800201e:	43da      	mvns	r2, r3
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	4013      	ands	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	691a      	ldr	r2, [r3, #16]
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	2107      	movs	r1, #7
 800202e:	400b      	ands	r3, r1
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	409a      	lsls	r2, r3
 8002034:	0013      	movs	r3, r2
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	4313      	orrs	r3, r2
 800203a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	08da      	lsrs	r2, r3, #3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	3208      	adds	r2, #8
 8002044:	0092      	lsls	r2, r2, #2
 8002046:	6939      	ldr	r1, [r7, #16]
 8002048:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	2203      	movs	r2, #3
 8002056:	409a      	lsls	r2, r3
 8002058:	0013      	movs	r3, r2
 800205a:	43da      	mvns	r2, r3
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	4013      	ands	r3, r2
 8002060:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	2203      	movs	r2, #3
 8002068:	401a      	ands	r2, r3
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	409a      	lsls	r2, r3
 8002070:	0013      	movs	r3, r2
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	4313      	orrs	r3, r2
 8002076:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685a      	ldr	r2, [r3, #4]
 8002082:	23c0      	movs	r3, #192	; 0xc0
 8002084:	029b      	lsls	r3, r3, #10
 8002086:	4013      	ands	r3, r2
 8002088:	d100      	bne.n	800208c <HAL_GPIO_Init+0x174>
 800208a:	e09a      	b.n	80021c2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800208c:	4b54      	ldr	r3, [pc, #336]	; (80021e0 <HAL_GPIO_Init+0x2c8>)
 800208e:	699a      	ldr	r2, [r3, #24]
 8002090:	4b53      	ldr	r3, [pc, #332]	; (80021e0 <HAL_GPIO_Init+0x2c8>)
 8002092:	2101      	movs	r1, #1
 8002094:	430a      	orrs	r2, r1
 8002096:	619a      	str	r2, [r3, #24]
 8002098:	4b51      	ldr	r3, [pc, #324]	; (80021e0 <HAL_GPIO_Init+0x2c8>)
 800209a:	699b      	ldr	r3, [r3, #24]
 800209c:	2201      	movs	r2, #1
 800209e:	4013      	ands	r3, r2
 80020a0:	60bb      	str	r3, [r7, #8]
 80020a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80020a4:	4a4f      	ldr	r2, [pc, #316]	; (80021e4 <HAL_GPIO_Init+0x2cc>)
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	089b      	lsrs	r3, r3, #2
 80020aa:	3302      	adds	r3, #2
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	589b      	ldr	r3, [r3, r2]
 80020b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	2203      	movs	r2, #3
 80020b6:	4013      	ands	r3, r2
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	220f      	movs	r2, #15
 80020bc:	409a      	lsls	r2, r3
 80020be:	0013      	movs	r3, r2
 80020c0:	43da      	mvns	r2, r3
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	4013      	ands	r3, r2
 80020c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	2390      	movs	r3, #144	; 0x90
 80020cc:	05db      	lsls	r3, r3, #23
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d013      	beq.n	80020fa <HAL_GPIO_Init+0x1e2>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a44      	ldr	r2, [pc, #272]	; (80021e8 <HAL_GPIO_Init+0x2d0>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d00d      	beq.n	80020f6 <HAL_GPIO_Init+0x1de>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a43      	ldr	r2, [pc, #268]	; (80021ec <HAL_GPIO_Init+0x2d4>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d007      	beq.n	80020f2 <HAL_GPIO_Init+0x1da>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a42      	ldr	r2, [pc, #264]	; (80021f0 <HAL_GPIO_Init+0x2d8>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d101      	bne.n	80020ee <HAL_GPIO_Init+0x1d6>
 80020ea:	2303      	movs	r3, #3
 80020ec:	e006      	b.n	80020fc <HAL_GPIO_Init+0x1e4>
 80020ee:	2305      	movs	r3, #5
 80020f0:	e004      	b.n	80020fc <HAL_GPIO_Init+0x1e4>
 80020f2:	2302      	movs	r3, #2
 80020f4:	e002      	b.n	80020fc <HAL_GPIO_Init+0x1e4>
 80020f6:	2301      	movs	r3, #1
 80020f8:	e000      	b.n	80020fc <HAL_GPIO_Init+0x1e4>
 80020fa:	2300      	movs	r3, #0
 80020fc:	697a      	ldr	r2, [r7, #20]
 80020fe:	2103      	movs	r1, #3
 8002100:	400a      	ands	r2, r1
 8002102:	0092      	lsls	r2, r2, #2
 8002104:	4093      	lsls	r3, r2
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	4313      	orrs	r3, r2
 800210a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800210c:	4935      	ldr	r1, [pc, #212]	; (80021e4 <HAL_GPIO_Init+0x2cc>)
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	089b      	lsrs	r3, r3, #2
 8002112:	3302      	adds	r3, #2
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	693a      	ldr	r2, [r7, #16]
 8002118:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800211a:	4b36      	ldr	r3, [pc, #216]	; (80021f4 <HAL_GPIO_Init+0x2dc>)
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	43da      	mvns	r2, r3
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	4013      	ands	r3, r2
 8002128:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685a      	ldr	r2, [r3, #4]
 800212e:	2380      	movs	r3, #128	; 0x80
 8002130:	035b      	lsls	r3, r3, #13
 8002132:	4013      	ands	r3, r2
 8002134:	d003      	beq.n	800213e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	4313      	orrs	r3, r2
 800213c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800213e:	4b2d      	ldr	r3, [pc, #180]	; (80021f4 <HAL_GPIO_Init+0x2dc>)
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002144:	4b2b      	ldr	r3, [pc, #172]	; (80021f4 <HAL_GPIO_Init+0x2dc>)
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	43da      	mvns	r2, r3
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	4013      	ands	r3, r2
 8002152:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685a      	ldr	r2, [r3, #4]
 8002158:	2380      	movs	r3, #128	; 0x80
 800215a:	039b      	lsls	r3, r3, #14
 800215c:	4013      	ands	r3, r2
 800215e:	d003      	beq.n	8002168 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002160:	693a      	ldr	r2, [r7, #16]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	4313      	orrs	r3, r2
 8002166:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002168:	4b22      	ldr	r3, [pc, #136]	; (80021f4 <HAL_GPIO_Init+0x2dc>)
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800216e:	4b21      	ldr	r3, [pc, #132]	; (80021f4 <HAL_GPIO_Init+0x2dc>)
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	43da      	mvns	r2, r3
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	4013      	ands	r3, r2
 800217c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685a      	ldr	r2, [r3, #4]
 8002182:	2380      	movs	r3, #128	; 0x80
 8002184:	029b      	lsls	r3, r3, #10
 8002186:	4013      	ands	r3, r2
 8002188:	d003      	beq.n	8002192 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	4313      	orrs	r3, r2
 8002190:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002192:	4b18      	ldr	r3, [pc, #96]	; (80021f4 <HAL_GPIO_Init+0x2dc>)
 8002194:	693a      	ldr	r2, [r7, #16]
 8002196:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002198:	4b16      	ldr	r3, [pc, #88]	; (80021f4 <HAL_GPIO_Init+0x2dc>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	43da      	mvns	r2, r3
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	4013      	ands	r3, r2
 80021a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685a      	ldr	r2, [r3, #4]
 80021ac:	2380      	movs	r3, #128	; 0x80
 80021ae:	025b      	lsls	r3, r3, #9
 80021b0:	4013      	ands	r3, r2
 80021b2:	d003      	beq.n	80021bc <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80021b4:	693a      	ldr	r2, [r7, #16]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80021bc:	4b0d      	ldr	r3, [pc, #52]	; (80021f4 <HAL_GPIO_Init+0x2dc>)
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	3301      	adds	r3, #1
 80021c6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	40da      	lsrs	r2, r3
 80021d0:	1e13      	subs	r3, r2, #0
 80021d2:	d000      	beq.n	80021d6 <HAL_GPIO_Init+0x2be>
 80021d4:	e6a8      	b.n	8001f28 <HAL_GPIO_Init+0x10>
  } 
}
 80021d6:	46c0      	nop			; (mov r8, r8)
 80021d8:	46c0      	nop			; (mov r8, r8)
 80021da:	46bd      	mov	sp, r7
 80021dc:	b006      	add	sp, #24
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40021000 	.word	0x40021000
 80021e4:	40010000 	.word	0x40010000
 80021e8:	48000400 	.word	0x48000400
 80021ec:	48000800 	.word	0x48000800
 80021f0:	48000c00 	.word	0x48000c00
 80021f4:	40010400 	.word	0x40010400

080021f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	0008      	movs	r0, r1
 8002202:	0011      	movs	r1, r2
 8002204:	1cbb      	adds	r3, r7, #2
 8002206:	1c02      	adds	r2, r0, #0
 8002208:	801a      	strh	r2, [r3, #0]
 800220a:	1c7b      	adds	r3, r7, #1
 800220c:	1c0a      	adds	r2, r1, #0
 800220e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002210:	1c7b      	adds	r3, r7, #1
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d004      	beq.n	8002222 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002218:	1cbb      	adds	r3, r7, #2
 800221a:	881a      	ldrh	r2, [r3, #0]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002220:	e003      	b.n	800222a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002222:	1cbb      	adds	r3, r7, #2
 8002224:	881a      	ldrh	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	629a      	str	r2, [r3, #40]	; 0x28
}
 800222a:	46c0      	nop			; (mov r8, r8)
 800222c:	46bd      	mov	sp, r7
 800222e:	b002      	add	sp, #8
 8002230:	bd80      	pop	{r7, pc}

08002232 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002232:	b580      	push	{r7, lr}
 8002234:	b084      	sub	sp, #16
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
 800223a:	000a      	movs	r2, r1
 800223c:	1cbb      	adds	r3, r7, #2
 800223e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	695b      	ldr	r3, [r3, #20]
 8002244:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002246:	1cbb      	adds	r3, r7, #2
 8002248:	881b      	ldrh	r3, [r3, #0]
 800224a:	68fa      	ldr	r2, [r7, #12]
 800224c:	4013      	ands	r3, r2
 800224e:	041a      	lsls	r2, r3, #16
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	43db      	mvns	r3, r3
 8002254:	1cb9      	adds	r1, r7, #2
 8002256:	8809      	ldrh	r1, [r1, #0]
 8002258:	400b      	ands	r3, r1
 800225a:	431a      	orrs	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	619a      	str	r2, [r3, #24]
}
 8002260:	46c0      	nop			; (mov r8, r8)
 8002262:	46bd      	mov	sp, r7
 8002264:	b004      	add	sp, #16
 8002266:	bd80      	pop	{r7, pc}

08002268 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d101      	bne.n	800227a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e082      	b.n	8002380 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2241      	movs	r2, #65	; 0x41
 800227e:	5c9b      	ldrb	r3, [r3, r2]
 8002280:	b2db      	uxtb	r3, r3
 8002282:	2b00      	cmp	r3, #0
 8002284:	d107      	bne.n	8002296 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2240      	movs	r2, #64	; 0x40
 800228a:	2100      	movs	r1, #0
 800228c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	0018      	movs	r0, r3
 8002292:	f7ff f92b 	bl	80014ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2241      	movs	r2, #65	; 0x41
 800229a:	2124      	movs	r1, #36	; 0x24
 800229c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2101      	movs	r1, #1
 80022aa:	438a      	bics	r2, r1
 80022ac:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685a      	ldr	r2, [r3, #4]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4934      	ldr	r1, [pc, #208]	; (8002388 <HAL_I2C_Init+0x120>)
 80022b8:	400a      	ands	r2, r1
 80022ba:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	689a      	ldr	r2, [r3, #8]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4931      	ldr	r1, [pc, #196]	; (800238c <HAL_I2C_Init+0x124>)
 80022c8:	400a      	ands	r2, r1
 80022ca:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d108      	bne.n	80022e6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689a      	ldr	r2, [r3, #8]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2180      	movs	r1, #128	; 0x80
 80022de:	0209      	lsls	r1, r1, #8
 80022e0:	430a      	orrs	r2, r1
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	e007      	b.n	80022f6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	689a      	ldr	r2, [r3, #8]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2184      	movs	r1, #132	; 0x84
 80022f0:	0209      	lsls	r1, r1, #8
 80022f2:	430a      	orrs	r2, r1
 80022f4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d104      	bne.n	8002308 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2280      	movs	r2, #128	; 0x80
 8002304:	0112      	lsls	r2, r2, #4
 8002306:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	685a      	ldr	r2, [r3, #4]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	491f      	ldr	r1, [pc, #124]	; (8002390 <HAL_I2C_Init+0x128>)
 8002314:	430a      	orrs	r2, r1
 8002316:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68da      	ldr	r2, [r3, #12]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	491a      	ldr	r1, [pc, #104]	; (800238c <HAL_I2C_Init+0x124>)
 8002324:	400a      	ands	r2, r1
 8002326:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	691a      	ldr	r2, [r3, #16]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	695b      	ldr	r3, [r3, #20]
 8002330:	431a      	orrs	r2, r3
 8002332:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	699b      	ldr	r3, [r3, #24]
 8002338:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	430a      	orrs	r2, r1
 8002340:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	69d9      	ldr	r1, [r3, #28]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a1a      	ldr	r2, [r3, #32]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	430a      	orrs	r2, r1
 8002350:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2101      	movs	r1, #1
 800235e:	430a      	orrs	r2, r1
 8002360:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2241      	movs	r2, #65	; 0x41
 800236c:	2120      	movs	r1, #32
 800236e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2200      	movs	r2, #0
 8002374:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2242      	movs	r2, #66	; 0x42
 800237a:	2100      	movs	r1, #0
 800237c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800237e:	2300      	movs	r3, #0
}
 8002380:	0018      	movs	r0, r3
 8002382:	46bd      	mov	sp, r7
 8002384:	b002      	add	sp, #8
 8002386:	bd80      	pop	{r7, pc}
 8002388:	f0ffffff 	.word	0xf0ffffff
 800238c:	ffff7fff 	.word	0xffff7fff
 8002390:	02008000 	.word	0x02008000

08002394 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002394:	b590      	push	{r4, r7, lr}
 8002396:	b089      	sub	sp, #36	; 0x24
 8002398:	af02      	add	r7, sp, #8
 800239a:	60f8      	str	r0, [r7, #12]
 800239c:	0008      	movs	r0, r1
 800239e:	607a      	str	r2, [r7, #4]
 80023a0:	0019      	movs	r1, r3
 80023a2:	230a      	movs	r3, #10
 80023a4:	18fb      	adds	r3, r7, r3
 80023a6:	1c02      	adds	r2, r0, #0
 80023a8:	801a      	strh	r2, [r3, #0]
 80023aa:	2308      	movs	r3, #8
 80023ac:	18fb      	adds	r3, r7, r3
 80023ae:	1c0a      	adds	r2, r1, #0
 80023b0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2241      	movs	r2, #65	; 0x41
 80023b6:	5c9b      	ldrb	r3, [r3, r2]
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b20      	cmp	r3, #32
 80023bc:	d000      	beq.n	80023c0 <HAL_I2C_Master_Transmit+0x2c>
 80023be:	e0e7      	b.n	8002590 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2240      	movs	r2, #64	; 0x40
 80023c4:	5c9b      	ldrb	r3, [r3, r2]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d101      	bne.n	80023ce <HAL_I2C_Master_Transmit+0x3a>
 80023ca:	2302      	movs	r3, #2
 80023cc:	e0e1      	b.n	8002592 <HAL_I2C_Master_Transmit+0x1fe>
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2240      	movs	r2, #64	; 0x40
 80023d2:	2101      	movs	r1, #1
 80023d4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80023d6:	f7ff fa45 	bl	8001864 <HAL_GetTick>
 80023da:	0003      	movs	r3, r0
 80023dc:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80023de:	2380      	movs	r3, #128	; 0x80
 80023e0:	0219      	lsls	r1, r3, #8
 80023e2:	68f8      	ldr	r0, [r7, #12]
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	9300      	str	r3, [sp, #0]
 80023e8:	2319      	movs	r3, #25
 80023ea:	2201      	movs	r2, #1
 80023ec:	f000 fe46 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 80023f0:	1e03      	subs	r3, r0, #0
 80023f2:	d001      	beq.n	80023f8 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e0cc      	b.n	8002592 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2241      	movs	r2, #65	; 0x41
 80023fc:	2121      	movs	r1, #33	; 0x21
 80023fe:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2242      	movs	r2, #66	; 0x42
 8002404:	2110      	movs	r1, #16
 8002406:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2200      	movs	r2, #0
 800240c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2208      	movs	r2, #8
 8002418:	18ba      	adds	r2, r7, r2
 800241a:	8812      	ldrh	r2, [r2, #0]
 800241c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2200      	movs	r2, #0
 8002422:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002428:	b29b      	uxth	r3, r3
 800242a:	2bff      	cmp	r3, #255	; 0xff
 800242c:	d911      	bls.n	8002452 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	22ff      	movs	r2, #255	; 0xff
 8002432:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002438:	b2da      	uxtb	r2, r3
 800243a:	2380      	movs	r3, #128	; 0x80
 800243c:	045c      	lsls	r4, r3, #17
 800243e:	230a      	movs	r3, #10
 8002440:	18fb      	adds	r3, r7, r3
 8002442:	8819      	ldrh	r1, [r3, #0]
 8002444:	68f8      	ldr	r0, [r7, #12]
 8002446:	4b55      	ldr	r3, [pc, #340]	; (800259c <HAL_I2C_Master_Transmit+0x208>)
 8002448:	9300      	str	r3, [sp, #0]
 800244a:	0023      	movs	r3, r4
 800244c:	f001 f870 	bl	8003530 <I2C_TransferConfig>
 8002450:	e075      	b.n	800253e <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002456:	b29a      	uxth	r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002460:	b2da      	uxtb	r2, r3
 8002462:	2380      	movs	r3, #128	; 0x80
 8002464:	049c      	lsls	r4, r3, #18
 8002466:	230a      	movs	r3, #10
 8002468:	18fb      	adds	r3, r7, r3
 800246a:	8819      	ldrh	r1, [r3, #0]
 800246c:	68f8      	ldr	r0, [r7, #12]
 800246e:	4b4b      	ldr	r3, [pc, #300]	; (800259c <HAL_I2C_Master_Transmit+0x208>)
 8002470:	9300      	str	r3, [sp, #0]
 8002472:	0023      	movs	r3, r4
 8002474:	f001 f85c 	bl	8003530 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002478:	e061      	b.n	800253e <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800247a:	697a      	ldr	r2, [r7, #20]
 800247c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	0018      	movs	r0, r3
 8002482:	f000 fe49 	bl	8003118 <I2C_WaitOnTXISFlagUntilTimeout>
 8002486:	1e03      	subs	r3, r0, #0
 8002488:	d001      	beq.n	800248e <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e081      	b.n	8002592 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002492:	781a      	ldrb	r2, [r3, #0]
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249e:	1c5a      	adds	r2, r3, #1
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	3b01      	subs	r3, #1
 80024ac:	b29a      	uxth	r2, r3
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024b6:	3b01      	subs	r3, #1
 80024b8:	b29a      	uxth	r2, r3
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024c2:	b29b      	uxth	r3, r3
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d03a      	beq.n	800253e <HAL_I2C_Master_Transmit+0x1aa>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d136      	bne.n	800253e <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80024d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024d2:	68f8      	ldr	r0, [r7, #12]
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	9300      	str	r3, [sp, #0]
 80024d8:	0013      	movs	r3, r2
 80024da:	2200      	movs	r2, #0
 80024dc:	2180      	movs	r1, #128	; 0x80
 80024de:	f000 fdcd 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 80024e2:	1e03      	subs	r3, r0, #0
 80024e4:	d001      	beq.n	80024ea <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e053      	b.n	8002592 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	2bff      	cmp	r3, #255	; 0xff
 80024f2:	d911      	bls.n	8002518 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	22ff      	movs	r2, #255	; 0xff
 80024f8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024fe:	b2da      	uxtb	r2, r3
 8002500:	2380      	movs	r3, #128	; 0x80
 8002502:	045c      	lsls	r4, r3, #17
 8002504:	230a      	movs	r3, #10
 8002506:	18fb      	adds	r3, r7, r3
 8002508:	8819      	ldrh	r1, [r3, #0]
 800250a:	68f8      	ldr	r0, [r7, #12]
 800250c:	2300      	movs	r3, #0
 800250e:	9300      	str	r3, [sp, #0]
 8002510:	0023      	movs	r3, r4
 8002512:	f001 f80d 	bl	8003530 <I2C_TransferConfig>
 8002516:	e012      	b.n	800253e <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800251c:	b29a      	uxth	r2, r3
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002526:	b2da      	uxtb	r2, r3
 8002528:	2380      	movs	r3, #128	; 0x80
 800252a:	049c      	lsls	r4, r3, #18
 800252c:	230a      	movs	r3, #10
 800252e:	18fb      	adds	r3, r7, r3
 8002530:	8819      	ldrh	r1, [r3, #0]
 8002532:	68f8      	ldr	r0, [r7, #12]
 8002534:	2300      	movs	r3, #0
 8002536:	9300      	str	r3, [sp, #0]
 8002538:	0023      	movs	r3, r4
 800253a:	f000 fff9 	bl	8003530 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002542:	b29b      	uxth	r3, r3
 8002544:	2b00      	cmp	r3, #0
 8002546:	d198      	bne.n	800247a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002548:	697a      	ldr	r2, [r7, #20]
 800254a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	0018      	movs	r0, r3
 8002550:	f000 fe28 	bl	80031a4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002554:	1e03      	subs	r3, r0, #0
 8002556:	d001      	beq.n	800255c <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e01a      	b.n	8002592 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2220      	movs	r2, #32
 8002562:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	490c      	ldr	r1, [pc, #48]	; (80025a0 <HAL_I2C_Master_Transmit+0x20c>)
 8002570:	400a      	ands	r2, r1
 8002572:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2241      	movs	r2, #65	; 0x41
 8002578:	2120      	movs	r1, #32
 800257a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2242      	movs	r2, #66	; 0x42
 8002580:	2100      	movs	r1, #0
 8002582:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2240      	movs	r2, #64	; 0x40
 8002588:	2100      	movs	r1, #0
 800258a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800258c:	2300      	movs	r3, #0
 800258e:	e000      	b.n	8002592 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8002590:	2302      	movs	r3, #2
  }
}
 8002592:	0018      	movs	r0, r3
 8002594:	46bd      	mov	sp, r7
 8002596:	b007      	add	sp, #28
 8002598:	bd90      	pop	{r4, r7, pc}
 800259a:	46c0      	nop			; (mov r8, r8)
 800259c:	80002000 	.word	0x80002000
 80025a0:	fe00e800 	.word	0xfe00e800

080025a4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80025a4:	b590      	push	{r4, r7, lr}
 80025a6:	b089      	sub	sp, #36	; 0x24
 80025a8:	af02      	add	r7, sp, #8
 80025aa:	60f8      	str	r0, [r7, #12]
 80025ac:	0008      	movs	r0, r1
 80025ae:	607a      	str	r2, [r7, #4]
 80025b0:	0019      	movs	r1, r3
 80025b2:	230a      	movs	r3, #10
 80025b4:	18fb      	adds	r3, r7, r3
 80025b6:	1c02      	adds	r2, r0, #0
 80025b8:	801a      	strh	r2, [r3, #0]
 80025ba:	2308      	movs	r3, #8
 80025bc:	18fb      	adds	r3, r7, r3
 80025be:	1c0a      	adds	r2, r1, #0
 80025c0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2241      	movs	r2, #65	; 0x41
 80025c6:	5c9b      	ldrb	r3, [r3, r2]
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	2b20      	cmp	r3, #32
 80025cc:	d000      	beq.n	80025d0 <HAL_I2C_Master_Receive+0x2c>
 80025ce:	e0e8      	b.n	80027a2 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2240      	movs	r2, #64	; 0x40
 80025d4:	5c9b      	ldrb	r3, [r3, r2]
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d101      	bne.n	80025de <HAL_I2C_Master_Receive+0x3a>
 80025da:	2302      	movs	r3, #2
 80025dc:	e0e2      	b.n	80027a4 <HAL_I2C_Master_Receive+0x200>
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2240      	movs	r2, #64	; 0x40
 80025e2:	2101      	movs	r1, #1
 80025e4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80025e6:	f7ff f93d 	bl	8001864 <HAL_GetTick>
 80025ea:	0003      	movs	r3, r0
 80025ec:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80025ee:	2380      	movs	r3, #128	; 0x80
 80025f0:	0219      	lsls	r1, r3, #8
 80025f2:	68f8      	ldr	r0, [r7, #12]
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	2319      	movs	r3, #25
 80025fa:	2201      	movs	r2, #1
 80025fc:	f000 fd3e 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 8002600:	1e03      	subs	r3, r0, #0
 8002602:	d001      	beq.n	8002608 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e0cd      	b.n	80027a4 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2241      	movs	r2, #65	; 0x41
 800260c:	2122      	movs	r1, #34	; 0x22
 800260e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2242      	movs	r2, #66	; 0x42
 8002614:	2110      	movs	r1, #16
 8002616:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2208      	movs	r2, #8
 8002628:	18ba      	adds	r2, r7, r2
 800262a:	8812      	ldrh	r2, [r2, #0]
 800262c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2200      	movs	r2, #0
 8002632:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002638:	b29b      	uxth	r3, r3
 800263a:	2bff      	cmp	r3, #255	; 0xff
 800263c:	d911      	bls.n	8002662 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	22ff      	movs	r2, #255	; 0xff
 8002642:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002648:	b2da      	uxtb	r2, r3
 800264a:	2380      	movs	r3, #128	; 0x80
 800264c:	045c      	lsls	r4, r3, #17
 800264e:	230a      	movs	r3, #10
 8002650:	18fb      	adds	r3, r7, r3
 8002652:	8819      	ldrh	r1, [r3, #0]
 8002654:	68f8      	ldr	r0, [r7, #12]
 8002656:	4b55      	ldr	r3, [pc, #340]	; (80027ac <HAL_I2C_Master_Receive+0x208>)
 8002658:	9300      	str	r3, [sp, #0]
 800265a:	0023      	movs	r3, r4
 800265c:	f000 ff68 	bl	8003530 <I2C_TransferConfig>
 8002660:	e076      	b.n	8002750 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002666:	b29a      	uxth	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002670:	b2da      	uxtb	r2, r3
 8002672:	2380      	movs	r3, #128	; 0x80
 8002674:	049c      	lsls	r4, r3, #18
 8002676:	230a      	movs	r3, #10
 8002678:	18fb      	adds	r3, r7, r3
 800267a:	8819      	ldrh	r1, [r3, #0]
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	4b4b      	ldr	r3, [pc, #300]	; (80027ac <HAL_I2C_Master_Receive+0x208>)
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	0023      	movs	r3, r4
 8002684:	f000 ff54 	bl	8003530 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002688:	e062      	b.n	8002750 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800268a:	697a      	ldr	r2, [r7, #20]
 800268c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	0018      	movs	r0, r3
 8002692:	f000 fdcb 	bl	800322c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002696:	1e03      	subs	r3, r0, #0
 8002698:	d001      	beq.n	800269e <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e082      	b.n	80027a4 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a8:	b2d2      	uxtb	r2, r2
 80026aa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b0:	1c5a      	adds	r2, r3, #1
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026ba:	3b01      	subs	r3, #1
 80026bc:	b29a      	uxth	r2, r3
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	3b01      	subs	r3, #1
 80026ca:	b29a      	uxth	r2, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d03a      	beq.n	8002750 <HAL_I2C_Master_Receive+0x1ac>
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d136      	bne.n	8002750 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80026e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026e4:	68f8      	ldr	r0, [r7, #12]
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	9300      	str	r3, [sp, #0]
 80026ea:	0013      	movs	r3, r2
 80026ec:	2200      	movs	r2, #0
 80026ee:	2180      	movs	r1, #128	; 0x80
 80026f0:	f000 fcc4 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 80026f4:	1e03      	subs	r3, r0, #0
 80026f6:	d001      	beq.n	80026fc <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e053      	b.n	80027a4 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002700:	b29b      	uxth	r3, r3
 8002702:	2bff      	cmp	r3, #255	; 0xff
 8002704:	d911      	bls.n	800272a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	22ff      	movs	r2, #255	; 0xff
 800270a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002710:	b2da      	uxtb	r2, r3
 8002712:	2380      	movs	r3, #128	; 0x80
 8002714:	045c      	lsls	r4, r3, #17
 8002716:	230a      	movs	r3, #10
 8002718:	18fb      	adds	r3, r7, r3
 800271a:	8819      	ldrh	r1, [r3, #0]
 800271c:	68f8      	ldr	r0, [r7, #12]
 800271e:	2300      	movs	r3, #0
 8002720:	9300      	str	r3, [sp, #0]
 8002722:	0023      	movs	r3, r4
 8002724:	f000 ff04 	bl	8003530 <I2C_TransferConfig>
 8002728:	e012      	b.n	8002750 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800272e:	b29a      	uxth	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002738:	b2da      	uxtb	r2, r3
 800273a:	2380      	movs	r3, #128	; 0x80
 800273c:	049c      	lsls	r4, r3, #18
 800273e:	230a      	movs	r3, #10
 8002740:	18fb      	adds	r3, r7, r3
 8002742:	8819      	ldrh	r1, [r3, #0]
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	2300      	movs	r3, #0
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	0023      	movs	r3, r4
 800274c:	f000 fef0 	bl	8003530 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002754:	b29b      	uxth	r3, r3
 8002756:	2b00      	cmp	r3, #0
 8002758:	d197      	bne.n	800268a <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	0018      	movs	r0, r3
 8002762:	f000 fd1f 	bl	80031a4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002766:	1e03      	subs	r3, r0, #0
 8002768:	d001      	beq.n	800276e <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e01a      	b.n	80027a4 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2220      	movs	r2, #32
 8002774:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	490b      	ldr	r1, [pc, #44]	; (80027b0 <HAL_I2C_Master_Receive+0x20c>)
 8002782:	400a      	ands	r2, r1
 8002784:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2241      	movs	r2, #65	; 0x41
 800278a:	2120      	movs	r1, #32
 800278c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2242      	movs	r2, #66	; 0x42
 8002792:	2100      	movs	r1, #0
 8002794:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2240      	movs	r2, #64	; 0x40
 800279a:	2100      	movs	r1, #0
 800279c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800279e:	2300      	movs	r3, #0
 80027a0:	e000      	b.n	80027a4 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80027a2:	2302      	movs	r3, #2
  }
}
 80027a4:	0018      	movs	r0, r3
 80027a6:	46bd      	mov	sp, r7
 80027a8:	b007      	add	sp, #28
 80027aa:	bd90      	pop	{r4, r7, pc}
 80027ac:	80002400 	.word	0x80002400
 80027b0:	fe00e800 	.word	0xfe00e800

080027b4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027b4:	b590      	push	{r4, r7, lr}
 80027b6:	b089      	sub	sp, #36	; 0x24
 80027b8:	af02      	add	r7, sp, #8
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	000c      	movs	r4, r1
 80027be:	0010      	movs	r0, r2
 80027c0:	0019      	movs	r1, r3
 80027c2:	230a      	movs	r3, #10
 80027c4:	18fb      	adds	r3, r7, r3
 80027c6:	1c22      	adds	r2, r4, #0
 80027c8:	801a      	strh	r2, [r3, #0]
 80027ca:	2308      	movs	r3, #8
 80027cc:	18fb      	adds	r3, r7, r3
 80027ce:	1c02      	adds	r2, r0, #0
 80027d0:	801a      	strh	r2, [r3, #0]
 80027d2:	1dbb      	adds	r3, r7, #6
 80027d4:	1c0a      	adds	r2, r1, #0
 80027d6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2241      	movs	r2, #65	; 0x41
 80027dc:	5c9b      	ldrb	r3, [r3, r2]
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	2b20      	cmp	r3, #32
 80027e2:	d000      	beq.n	80027e6 <HAL_I2C_Mem_Write+0x32>
 80027e4:	e10c      	b.n	8002a00 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80027e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d004      	beq.n	80027f6 <HAL_I2C_Mem_Write+0x42>
 80027ec:	232c      	movs	r3, #44	; 0x2c
 80027ee:	18fb      	adds	r3, r7, r3
 80027f0:	881b      	ldrh	r3, [r3, #0]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d105      	bne.n	8002802 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2280      	movs	r2, #128	; 0x80
 80027fa:	0092      	lsls	r2, r2, #2
 80027fc:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e0ff      	b.n	8002a02 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2240      	movs	r2, #64	; 0x40
 8002806:	5c9b      	ldrb	r3, [r3, r2]
 8002808:	2b01      	cmp	r3, #1
 800280a:	d101      	bne.n	8002810 <HAL_I2C_Mem_Write+0x5c>
 800280c:	2302      	movs	r3, #2
 800280e:	e0f8      	b.n	8002a02 <HAL_I2C_Mem_Write+0x24e>
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2240      	movs	r2, #64	; 0x40
 8002814:	2101      	movs	r1, #1
 8002816:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002818:	f7ff f824 	bl	8001864 <HAL_GetTick>
 800281c:	0003      	movs	r3, r0
 800281e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002820:	2380      	movs	r3, #128	; 0x80
 8002822:	0219      	lsls	r1, r3, #8
 8002824:	68f8      	ldr	r0, [r7, #12]
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	9300      	str	r3, [sp, #0]
 800282a:	2319      	movs	r3, #25
 800282c:	2201      	movs	r2, #1
 800282e:	f000 fc25 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 8002832:	1e03      	subs	r3, r0, #0
 8002834:	d001      	beq.n	800283a <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e0e3      	b.n	8002a02 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2241      	movs	r2, #65	; 0x41
 800283e:	2121      	movs	r1, #33	; 0x21
 8002840:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2242      	movs	r2, #66	; 0x42
 8002846:	2140      	movs	r1, #64	; 0x40
 8002848:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002854:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	222c      	movs	r2, #44	; 0x2c
 800285a:	18ba      	adds	r2, r7, r2
 800285c:	8812      	ldrh	r2, [r2, #0]
 800285e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2200      	movs	r2, #0
 8002864:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002866:	1dbb      	adds	r3, r7, #6
 8002868:	881c      	ldrh	r4, [r3, #0]
 800286a:	2308      	movs	r3, #8
 800286c:	18fb      	adds	r3, r7, r3
 800286e:	881a      	ldrh	r2, [r3, #0]
 8002870:	230a      	movs	r3, #10
 8002872:	18fb      	adds	r3, r7, r3
 8002874:	8819      	ldrh	r1, [r3, #0]
 8002876:	68f8      	ldr	r0, [r7, #12]
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	9301      	str	r3, [sp, #4]
 800287c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800287e:	9300      	str	r3, [sp, #0]
 8002880:	0023      	movs	r3, r4
 8002882:	f000 fb13 	bl	8002eac <I2C_RequestMemoryWrite>
 8002886:	1e03      	subs	r3, r0, #0
 8002888:	d005      	beq.n	8002896 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2240      	movs	r2, #64	; 0x40
 800288e:	2100      	movs	r1, #0
 8002890:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e0b5      	b.n	8002a02 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800289a:	b29b      	uxth	r3, r3
 800289c:	2bff      	cmp	r3, #255	; 0xff
 800289e:	d911      	bls.n	80028c4 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	22ff      	movs	r2, #255	; 0xff
 80028a4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028aa:	b2da      	uxtb	r2, r3
 80028ac:	2380      	movs	r3, #128	; 0x80
 80028ae:	045c      	lsls	r4, r3, #17
 80028b0:	230a      	movs	r3, #10
 80028b2:	18fb      	adds	r3, r7, r3
 80028b4:	8819      	ldrh	r1, [r3, #0]
 80028b6:	68f8      	ldr	r0, [r7, #12]
 80028b8:	2300      	movs	r3, #0
 80028ba:	9300      	str	r3, [sp, #0]
 80028bc:	0023      	movs	r3, r4
 80028be:	f000 fe37 	bl	8003530 <I2C_TransferConfig>
 80028c2:	e012      	b.n	80028ea <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028c8:	b29a      	uxth	r2, r3
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028d2:	b2da      	uxtb	r2, r3
 80028d4:	2380      	movs	r3, #128	; 0x80
 80028d6:	049c      	lsls	r4, r3, #18
 80028d8:	230a      	movs	r3, #10
 80028da:	18fb      	adds	r3, r7, r3
 80028dc:	8819      	ldrh	r1, [r3, #0]
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	2300      	movs	r3, #0
 80028e2:	9300      	str	r3, [sp, #0]
 80028e4:	0023      	movs	r3, r4
 80028e6:	f000 fe23 	bl	8003530 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	0018      	movs	r0, r3
 80028f2:	f000 fc11 	bl	8003118 <I2C_WaitOnTXISFlagUntilTimeout>
 80028f6:	1e03      	subs	r3, r0, #0
 80028f8:	d001      	beq.n	80028fe <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e081      	b.n	8002a02 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002902:	781a      	ldrb	r2, [r3, #0]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290e:	1c5a      	adds	r2, r3, #1
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002918:	b29b      	uxth	r3, r3
 800291a:	3b01      	subs	r3, #1
 800291c:	b29a      	uxth	r2, r3
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002926:	3b01      	subs	r3, #1
 8002928:	b29a      	uxth	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002932:	b29b      	uxth	r3, r3
 8002934:	2b00      	cmp	r3, #0
 8002936:	d03a      	beq.n	80029ae <HAL_I2C_Mem_Write+0x1fa>
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800293c:	2b00      	cmp	r3, #0
 800293e:	d136      	bne.n	80029ae <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002940:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	9300      	str	r3, [sp, #0]
 8002948:	0013      	movs	r3, r2
 800294a:	2200      	movs	r2, #0
 800294c:	2180      	movs	r1, #128	; 0x80
 800294e:	f000 fb95 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 8002952:	1e03      	subs	r3, r0, #0
 8002954:	d001      	beq.n	800295a <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e053      	b.n	8002a02 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800295e:	b29b      	uxth	r3, r3
 8002960:	2bff      	cmp	r3, #255	; 0xff
 8002962:	d911      	bls.n	8002988 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	22ff      	movs	r2, #255	; 0xff
 8002968:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800296e:	b2da      	uxtb	r2, r3
 8002970:	2380      	movs	r3, #128	; 0x80
 8002972:	045c      	lsls	r4, r3, #17
 8002974:	230a      	movs	r3, #10
 8002976:	18fb      	adds	r3, r7, r3
 8002978:	8819      	ldrh	r1, [r3, #0]
 800297a:	68f8      	ldr	r0, [r7, #12]
 800297c:	2300      	movs	r3, #0
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	0023      	movs	r3, r4
 8002982:	f000 fdd5 	bl	8003530 <I2C_TransferConfig>
 8002986:	e012      	b.n	80029ae <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800298c:	b29a      	uxth	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002996:	b2da      	uxtb	r2, r3
 8002998:	2380      	movs	r3, #128	; 0x80
 800299a:	049c      	lsls	r4, r3, #18
 800299c:	230a      	movs	r3, #10
 800299e:	18fb      	adds	r3, r7, r3
 80029a0:	8819      	ldrh	r1, [r3, #0]
 80029a2:	68f8      	ldr	r0, [r7, #12]
 80029a4:	2300      	movs	r3, #0
 80029a6:	9300      	str	r3, [sp, #0]
 80029a8:	0023      	movs	r3, r4
 80029aa:	f000 fdc1 	bl	8003530 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d198      	bne.n	80028ea <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029b8:	697a      	ldr	r2, [r7, #20]
 80029ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	0018      	movs	r0, r3
 80029c0:	f000 fbf0 	bl	80031a4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80029c4:	1e03      	subs	r3, r0, #0
 80029c6:	d001      	beq.n	80029cc <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e01a      	b.n	8002a02 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2220      	movs	r2, #32
 80029d2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	490b      	ldr	r1, [pc, #44]	; (8002a0c <HAL_I2C_Mem_Write+0x258>)
 80029e0:	400a      	ands	r2, r1
 80029e2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2241      	movs	r2, #65	; 0x41
 80029e8:	2120      	movs	r1, #32
 80029ea:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2242      	movs	r2, #66	; 0x42
 80029f0:	2100      	movs	r1, #0
 80029f2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2240      	movs	r2, #64	; 0x40
 80029f8:	2100      	movs	r1, #0
 80029fa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80029fc:	2300      	movs	r3, #0
 80029fe:	e000      	b.n	8002a02 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8002a00:	2302      	movs	r3, #2
  }
}
 8002a02:	0018      	movs	r0, r3
 8002a04:	46bd      	mov	sp, r7
 8002a06:	b007      	add	sp, #28
 8002a08:	bd90      	pop	{r4, r7, pc}
 8002a0a:	46c0      	nop			; (mov r8, r8)
 8002a0c:	fe00e800 	.word	0xfe00e800

08002a10 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a10:	b590      	push	{r4, r7, lr}
 8002a12:	b089      	sub	sp, #36	; 0x24
 8002a14:	af02      	add	r7, sp, #8
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	000c      	movs	r4, r1
 8002a1a:	0010      	movs	r0, r2
 8002a1c:	0019      	movs	r1, r3
 8002a1e:	230a      	movs	r3, #10
 8002a20:	18fb      	adds	r3, r7, r3
 8002a22:	1c22      	adds	r2, r4, #0
 8002a24:	801a      	strh	r2, [r3, #0]
 8002a26:	2308      	movs	r3, #8
 8002a28:	18fb      	adds	r3, r7, r3
 8002a2a:	1c02      	adds	r2, r0, #0
 8002a2c:	801a      	strh	r2, [r3, #0]
 8002a2e:	1dbb      	adds	r3, r7, #6
 8002a30:	1c0a      	adds	r2, r1, #0
 8002a32:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2241      	movs	r2, #65	; 0x41
 8002a38:	5c9b      	ldrb	r3, [r3, r2]
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	2b20      	cmp	r3, #32
 8002a3e:	d000      	beq.n	8002a42 <HAL_I2C_Mem_Read+0x32>
 8002a40:	e110      	b.n	8002c64 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d004      	beq.n	8002a52 <HAL_I2C_Mem_Read+0x42>
 8002a48:	232c      	movs	r3, #44	; 0x2c
 8002a4a:	18fb      	adds	r3, r7, r3
 8002a4c:	881b      	ldrh	r3, [r3, #0]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d105      	bne.n	8002a5e <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2280      	movs	r2, #128	; 0x80
 8002a56:	0092      	lsls	r2, r2, #2
 8002a58:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e103      	b.n	8002c66 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2240      	movs	r2, #64	; 0x40
 8002a62:	5c9b      	ldrb	r3, [r3, r2]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d101      	bne.n	8002a6c <HAL_I2C_Mem_Read+0x5c>
 8002a68:	2302      	movs	r3, #2
 8002a6a:	e0fc      	b.n	8002c66 <HAL_I2C_Mem_Read+0x256>
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2240      	movs	r2, #64	; 0x40
 8002a70:	2101      	movs	r1, #1
 8002a72:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002a74:	f7fe fef6 	bl	8001864 <HAL_GetTick>
 8002a78:	0003      	movs	r3, r0
 8002a7a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a7c:	2380      	movs	r3, #128	; 0x80
 8002a7e:	0219      	lsls	r1, r3, #8
 8002a80:	68f8      	ldr	r0, [r7, #12]
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	2319      	movs	r3, #25
 8002a88:	2201      	movs	r2, #1
 8002a8a:	f000 faf7 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 8002a8e:	1e03      	subs	r3, r0, #0
 8002a90:	d001      	beq.n	8002a96 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e0e7      	b.n	8002c66 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2241      	movs	r2, #65	; 0x41
 8002a9a:	2122      	movs	r1, #34	; 0x22
 8002a9c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2242      	movs	r2, #66	; 0x42
 8002aa2:	2140      	movs	r1, #64	; 0x40
 8002aa4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ab0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	222c      	movs	r2, #44	; 0x2c
 8002ab6:	18ba      	adds	r2, r7, r2
 8002ab8:	8812      	ldrh	r2, [r2, #0]
 8002aba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ac2:	1dbb      	adds	r3, r7, #6
 8002ac4:	881c      	ldrh	r4, [r3, #0]
 8002ac6:	2308      	movs	r3, #8
 8002ac8:	18fb      	adds	r3, r7, r3
 8002aca:	881a      	ldrh	r2, [r3, #0]
 8002acc:	230a      	movs	r3, #10
 8002ace:	18fb      	adds	r3, r7, r3
 8002ad0:	8819      	ldrh	r1, [r3, #0]
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	9301      	str	r3, [sp, #4]
 8002ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	0023      	movs	r3, r4
 8002ade:	f000 fa49 	bl	8002f74 <I2C_RequestMemoryRead>
 8002ae2:	1e03      	subs	r3, r0, #0
 8002ae4:	d005      	beq.n	8002af2 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2240      	movs	r2, #64	; 0x40
 8002aea:	2100      	movs	r1, #0
 8002aec:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e0b9      	b.n	8002c66 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	2bff      	cmp	r3, #255	; 0xff
 8002afa:	d911      	bls.n	8002b20 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	22ff      	movs	r2, #255	; 0xff
 8002b00:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b06:	b2da      	uxtb	r2, r3
 8002b08:	2380      	movs	r3, #128	; 0x80
 8002b0a:	045c      	lsls	r4, r3, #17
 8002b0c:	230a      	movs	r3, #10
 8002b0e:	18fb      	adds	r3, r7, r3
 8002b10:	8819      	ldrh	r1, [r3, #0]
 8002b12:	68f8      	ldr	r0, [r7, #12]
 8002b14:	4b56      	ldr	r3, [pc, #344]	; (8002c70 <HAL_I2C_Mem_Read+0x260>)
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	0023      	movs	r3, r4
 8002b1a:	f000 fd09 	bl	8003530 <I2C_TransferConfig>
 8002b1e:	e012      	b.n	8002b46 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b2e:	b2da      	uxtb	r2, r3
 8002b30:	2380      	movs	r3, #128	; 0x80
 8002b32:	049c      	lsls	r4, r3, #18
 8002b34:	230a      	movs	r3, #10
 8002b36:	18fb      	adds	r3, r7, r3
 8002b38:	8819      	ldrh	r1, [r3, #0]
 8002b3a:	68f8      	ldr	r0, [r7, #12]
 8002b3c:	4b4c      	ldr	r3, [pc, #304]	; (8002c70 <HAL_I2C_Mem_Read+0x260>)
 8002b3e:	9300      	str	r3, [sp, #0]
 8002b40:	0023      	movs	r3, r4
 8002b42:	f000 fcf5 	bl	8003530 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002b46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b48:	68f8      	ldr	r0, [r7, #12]
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	9300      	str	r3, [sp, #0]
 8002b4e:	0013      	movs	r3, r2
 8002b50:	2200      	movs	r2, #0
 8002b52:	2104      	movs	r1, #4
 8002b54:	f000 fa92 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 8002b58:	1e03      	subs	r3, r0, #0
 8002b5a:	d001      	beq.n	8002b60 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e082      	b.n	8002c66 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b6a:	b2d2      	uxtb	r2, r2
 8002b6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b72:	1c5a      	adds	r2, r3, #1
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b7c:	3b01      	subs	r3, #1
 8002b7e:	b29a      	uxth	r2, r3
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	3b01      	subs	r3, #1
 8002b8c:	b29a      	uxth	r2, r3
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d03a      	beq.n	8002c12 <HAL_I2C_Mem_Read+0x202>
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d136      	bne.n	8002c12 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ba4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ba6:	68f8      	ldr	r0, [r7, #12]
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	9300      	str	r3, [sp, #0]
 8002bac:	0013      	movs	r3, r2
 8002bae:	2200      	movs	r2, #0
 8002bb0:	2180      	movs	r1, #128	; 0x80
 8002bb2:	f000 fa63 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 8002bb6:	1e03      	subs	r3, r0, #0
 8002bb8:	d001      	beq.n	8002bbe <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e053      	b.n	8002c66 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bc2:	b29b      	uxth	r3, r3
 8002bc4:	2bff      	cmp	r3, #255	; 0xff
 8002bc6:	d911      	bls.n	8002bec <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	22ff      	movs	r2, #255	; 0xff
 8002bcc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bd2:	b2da      	uxtb	r2, r3
 8002bd4:	2380      	movs	r3, #128	; 0x80
 8002bd6:	045c      	lsls	r4, r3, #17
 8002bd8:	230a      	movs	r3, #10
 8002bda:	18fb      	adds	r3, r7, r3
 8002bdc:	8819      	ldrh	r1, [r3, #0]
 8002bde:	68f8      	ldr	r0, [r7, #12]
 8002be0:	2300      	movs	r3, #0
 8002be2:	9300      	str	r3, [sp, #0]
 8002be4:	0023      	movs	r3, r4
 8002be6:	f000 fca3 	bl	8003530 <I2C_TransferConfig>
 8002bea:	e012      	b.n	8002c12 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bf0:	b29a      	uxth	r2, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bfa:	b2da      	uxtb	r2, r3
 8002bfc:	2380      	movs	r3, #128	; 0x80
 8002bfe:	049c      	lsls	r4, r3, #18
 8002c00:	230a      	movs	r3, #10
 8002c02:	18fb      	adds	r3, r7, r3
 8002c04:	8819      	ldrh	r1, [r3, #0]
 8002c06:	68f8      	ldr	r0, [r7, #12]
 8002c08:	2300      	movs	r3, #0
 8002c0a:	9300      	str	r3, [sp, #0]
 8002c0c:	0023      	movs	r3, r4
 8002c0e:	f000 fc8f 	bl	8003530 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d194      	bne.n	8002b46 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c1c:	697a      	ldr	r2, [r7, #20]
 8002c1e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	0018      	movs	r0, r3
 8002c24:	f000 fabe 	bl	80031a4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002c28:	1e03      	subs	r3, r0, #0
 8002c2a:	d001      	beq.n	8002c30 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e01a      	b.n	8002c66 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2220      	movs	r2, #32
 8002c36:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	685a      	ldr	r2, [r3, #4]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	490c      	ldr	r1, [pc, #48]	; (8002c74 <HAL_I2C_Mem_Read+0x264>)
 8002c44:	400a      	ands	r2, r1
 8002c46:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2241      	movs	r2, #65	; 0x41
 8002c4c:	2120      	movs	r1, #32
 8002c4e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2242      	movs	r2, #66	; 0x42
 8002c54:	2100      	movs	r1, #0
 8002c56:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2240      	movs	r2, #64	; 0x40
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002c60:	2300      	movs	r3, #0
 8002c62:	e000      	b.n	8002c66 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8002c64:	2302      	movs	r3, #2
  }
}
 8002c66:	0018      	movs	r0, r3
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	b007      	add	sp, #28
 8002c6c:	bd90      	pop	{r4, r7, pc}
 8002c6e:	46c0      	nop			; (mov r8, r8)
 8002c70:	80002400 	.word	0x80002400
 8002c74:	fe00e800 	.word	0xfe00e800

08002c78 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b08a      	sub	sp, #40	; 0x28
 8002c7c:	af02      	add	r7, sp, #8
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	607a      	str	r2, [r7, #4]
 8002c82:	603b      	str	r3, [r7, #0]
 8002c84:	230a      	movs	r3, #10
 8002c86:	18fb      	adds	r3, r7, r3
 8002c88:	1c0a      	adds	r2, r1, #0
 8002c8a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2241      	movs	r2, #65	; 0x41
 8002c94:	5c9b      	ldrb	r3, [r3, r2]
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	2b20      	cmp	r3, #32
 8002c9a:	d000      	beq.n	8002c9e <HAL_I2C_IsDeviceReady+0x26>
 8002c9c:	e0fd      	b.n	8002e9a <HAL_I2C_IsDeviceReady+0x222>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	699a      	ldr	r2, [r3, #24]
 8002ca4:	2380      	movs	r3, #128	; 0x80
 8002ca6:	021b      	lsls	r3, r3, #8
 8002ca8:	401a      	ands	r2, r3
 8002caa:	2380      	movs	r3, #128	; 0x80
 8002cac:	021b      	lsls	r3, r3, #8
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d101      	bne.n	8002cb6 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	e0f2      	b.n	8002e9c <HAL_I2C_IsDeviceReady+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2240      	movs	r2, #64	; 0x40
 8002cba:	5c9b      	ldrb	r3, [r3, r2]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d101      	bne.n	8002cc4 <HAL_I2C_IsDeviceReady+0x4c>
 8002cc0:	2302      	movs	r3, #2
 8002cc2:	e0eb      	b.n	8002e9c <HAL_I2C_IsDeviceReady+0x224>
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2240      	movs	r2, #64	; 0x40
 8002cc8:	2101      	movs	r1, #1
 8002cca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2241      	movs	r2, #65	; 0x41
 8002cd0:	2124      	movs	r1, #36	; 0x24
 8002cd2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d107      	bne.n	8002cf2 <HAL_I2C_IsDeviceReady+0x7a>
 8002ce2:	230a      	movs	r3, #10
 8002ce4:	18fb      	adds	r3, r7, r3
 8002ce6:	881b      	ldrh	r3, [r3, #0]
 8002ce8:	059b      	lsls	r3, r3, #22
 8002cea:	0d9b      	lsrs	r3, r3, #22
 8002cec:	4a6d      	ldr	r2, [pc, #436]	; (8002ea4 <HAL_I2C_IsDeviceReady+0x22c>)
 8002cee:	431a      	orrs	r2, r3
 8002cf0:	e006      	b.n	8002d00 <HAL_I2C_IsDeviceReady+0x88>
 8002cf2:	230a      	movs	r3, #10
 8002cf4:	18fb      	adds	r3, r7, r3
 8002cf6:	881b      	ldrh	r3, [r3, #0]
 8002cf8:	059b      	lsls	r3, r3, #22
 8002cfa:	0d9b      	lsrs	r3, r3, #22
 8002cfc:	4a6a      	ldr	r2, [pc, #424]	; (8002ea8 <HAL_I2C_IsDeviceReady+0x230>)
 8002cfe:	431a      	orrs	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002d06:	f7fe fdad 	bl	8001864 <HAL_GetTick>
 8002d0a:	0003      	movs	r3, r0
 8002d0c:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	2220      	movs	r2, #32
 8002d16:	4013      	ands	r3, r2
 8002d18:	3b20      	subs	r3, #32
 8002d1a:	425a      	negs	r2, r3
 8002d1c:	4153      	adcs	r3, r2
 8002d1e:	b2da      	uxtb	r2, r3
 8002d20:	231f      	movs	r3, #31
 8002d22:	18fb      	adds	r3, r7, r3
 8002d24:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	2210      	movs	r2, #16
 8002d2e:	4013      	ands	r3, r2
 8002d30:	3b10      	subs	r3, #16
 8002d32:	425a      	negs	r2, r3
 8002d34:	4153      	adcs	r3, r2
 8002d36:	b2da      	uxtb	r2, r3
 8002d38:	231e      	movs	r3, #30
 8002d3a:	18fb      	adds	r3, r7, r3
 8002d3c:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002d3e:	e035      	b.n	8002dac <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	3301      	adds	r3, #1
 8002d44:	d01a      	beq.n	8002d7c <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d46:	f7fe fd8d 	bl	8001864 <HAL_GetTick>
 8002d4a:	0002      	movs	r2, r0
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	683a      	ldr	r2, [r7, #0]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d302      	bcc.n	8002d5c <HAL_I2C_IsDeviceReady+0xe4>
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d10f      	bne.n	8002d7c <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2241      	movs	r2, #65	; 0x41
 8002d60:	2120      	movs	r1, #32
 8002d62:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d68:	2220      	movs	r2, #32
 8002d6a:	431a      	orrs	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2240      	movs	r2, #64	; 0x40
 8002d74:	2100      	movs	r1, #0
 8002d76:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e08f      	b.n	8002e9c <HAL_I2C_IsDeviceReady+0x224>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	2220      	movs	r2, #32
 8002d84:	4013      	ands	r3, r2
 8002d86:	3b20      	subs	r3, #32
 8002d88:	425a      	negs	r2, r3
 8002d8a:	4153      	adcs	r3, r2
 8002d8c:	b2da      	uxtb	r2, r3
 8002d8e:	231f      	movs	r3, #31
 8002d90:	18fb      	adds	r3, r7, r3
 8002d92:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	2210      	movs	r2, #16
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	3b10      	subs	r3, #16
 8002da0:	425a      	negs	r2, r3
 8002da2:	4153      	adcs	r3, r2
 8002da4:	b2da      	uxtb	r2, r3
 8002da6:	231e      	movs	r3, #30
 8002da8:	18fb      	adds	r3, r7, r3
 8002daa:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002dac:	231f      	movs	r3, #31
 8002dae:	18fb      	adds	r3, r7, r3
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d104      	bne.n	8002dc0 <HAL_I2C_IsDeviceReady+0x148>
 8002db6:	231e      	movs	r3, #30
 8002db8:	18fb      	adds	r3, r7, r3
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d0bf      	beq.n	8002d40 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	699b      	ldr	r3, [r3, #24]
 8002dc6:	2210      	movs	r2, #16
 8002dc8:	4013      	ands	r3, r2
 8002dca:	2b10      	cmp	r3, #16
 8002dcc:	d01a      	beq.n	8002e04 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002dce:	683a      	ldr	r2, [r7, #0]
 8002dd0:	68f8      	ldr	r0, [r7, #12]
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	9300      	str	r3, [sp, #0]
 8002dd6:	0013      	movs	r3, r2
 8002dd8:	2200      	movs	r2, #0
 8002dda:	2120      	movs	r1, #32
 8002ddc:	f000 f94e 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 8002de0:	1e03      	subs	r3, r0, #0
 8002de2:	d001      	beq.n	8002de8 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e059      	b.n	8002e9c <HAL_I2C_IsDeviceReady+0x224>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2220      	movs	r2, #32
 8002dee:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2241      	movs	r2, #65	; 0x41
 8002df4:	2120      	movs	r1, #32
 8002df6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2240      	movs	r2, #64	; 0x40
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8002e00:	2300      	movs	r3, #0
 8002e02:	e04b      	b.n	8002e9c <HAL_I2C_IsDeviceReady+0x224>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	68f8      	ldr	r0, [r7, #12]
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	9300      	str	r3, [sp, #0]
 8002e0c:	0013      	movs	r3, r2
 8002e0e:	2200      	movs	r2, #0
 8002e10:	2120      	movs	r1, #32
 8002e12:	f000 f933 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 8002e16:	1e03      	subs	r3, r0, #0
 8002e18:	d001      	beq.n	8002e1e <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e03e      	b.n	8002e9c <HAL_I2C_IsDeviceReady+0x224>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2210      	movs	r2, #16
 8002e24:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2220      	movs	r2, #32
 8002e2c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d119      	bne.n	8002e6a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	685a      	ldr	r2, [r3, #4]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2180      	movs	r1, #128	; 0x80
 8002e42:	01c9      	lsls	r1, r1, #7
 8002e44:	430a      	orrs	r2, r1
 8002e46:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002e48:	683a      	ldr	r2, [r7, #0]
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	9300      	str	r3, [sp, #0]
 8002e50:	0013      	movs	r3, r2
 8002e52:	2200      	movs	r2, #0
 8002e54:	2120      	movs	r1, #32
 8002e56:	f000 f911 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 8002e5a:	1e03      	subs	r3, r0, #0
 8002e5c:	d001      	beq.n	8002e62 <HAL_I2C_IsDeviceReady+0x1ea>
        {
          return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e01c      	b.n	8002e9c <HAL_I2C_IsDeviceReady+0x224>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2220      	movs	r2, #32
 8002e68:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d900      	bls.n	8002e7a <HAL_I2C_IsDeviceReady+0x202>
 8002e78:	e72f      	b.n	8002cda <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2241      	movs	r2, #65	; 0x41
 8002e7e:	2120      	movs	r1, #32
 8002e80:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e86:	2220      	movs	r2, #32
 8002e88:	431a      	orrs	r2, r3
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2240      	movs	r2, #64	; 0x40
 8002e92:	2100      	movs	r1, #0
 8002e94:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e000      	b.n	8002e9c <HAL_I2C_IsDeviceReady+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002e9a:	2302      	movs	r3, #2
  }
}
 8002e9c:	0018      	movs	r0, r3
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	b008      	add	sp, #32
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	02002000 	.word	0x02002000
 8002ea8:	02002800 	.word	0x02002800

08002eac <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002eac:	b5b0      	push	{r4, r5, r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af02      	add	r7, sp, #8
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	000c      	movs	r4, r1
 8002eb6:	0010      	movs	r0, r2
 8002eb8:	0019      	movs	r1, r3
 8002eba:	250a      	movs	r5, #10
 8002ebc:	197b      	adds	r3, r7, r5
 8002ebe:	1c22      	adds	r2, r4, #0
 8002ec0:	801a      	strh	r2, [r3, #0]
 8002ec2:	2308      	movs	r3, #8
 8002ec4:	18fb      	adds	r3, r7, r3
 8002ec6:	1c02      	adds	r2, r0, #0
 8002ec8:	801a      	strh	r2, [r3, #0]
 8002eca:	1dbb      	adds	r3, r7, #6
 8002ecc:	1c0a      	adds	r2, r1, #0
 8002ece:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002ed0:	1dbb      	adds	r3, r7, #6
 8002ed2:	881b      	ldrh	r3, [r3, #0]
 8002ed4:	b2da      	uxtb	r2, r3
 8002ed6:	2380      	movs	r3, #128	; 0x80
 8002ed8:	045c      	lsls	r4, r3, #17
 8002eda:	197b      	adds	r3, r7, r5
 8002edc:	8819      	ldrh	r1, [r3, #0]
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	4b23      	ldr	r3, [pc, #140]	; (8002f70 <I2C_RequestMemoryWrite+0xc4>)
 8002ee2:	9300      	str	r3, [sp, #0]
 8002ee4:	0023      	movs	r3, r4
 8002ee6:	f000 fb23 	bl	8003530 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002eea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eec:	6a39      	ldr	r1, [r7, #32]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	0018      	movs	r0, r3
 8002ef2:	f000 f911 	bl	8003118 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ef6:	1e03      	subs	r3, r0, #0
 8002ef8:	d001      	beq.n	8002efe <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e033      	b.n	8002f66 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002efe:	1dbb      	adds	r3, r7, #6
 8002f00:	881b      	ldrh	r3, [r3, #0]
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d107      	bne.n	8002f16 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f06:	2308      	movs	r3, #8
 8002f08:	18fb      	adds	r3, r7, r3
 8002f0a:	881b      	ldrh	r3, [r3, #0]
 8002f0c:	b2da      	uxtb	r2, r3
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	629a      	str	r2, [r3, #40]	; 0x28
 8002f14:	e019      	b.n	8002f4a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002f16:	2308      	movs	r3, #8
 8002f18:	18fb      	adds	r3, r7, r3
 8002f1a:	881b      	ldrh	r3, [r3, #0]
 8002f1c:	0a1b      	lsrs	r3, r3, #8
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	b2da      	uxtb	r2, r3
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f2a:	6a39      	ldr	r1, [r7, #32]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	0018      	movs	r0, r3
 8002f30:	f000 f8f2 	bl	8003118 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f34:	1e03      	subs	r3, r0, #0
 8002f36:	d001      	beq.n	8002f3c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e014      	b.n	8002f66 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f3c:	2308      	movs	r3, #8
 8002f3e:	18fb      	adds	r3, r7, r3
 8002f40:	881b      	ldrh	r3, [r3, #0]
 8002f42:	b2da      	uxtb	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002f4a:	6a3a      	ldr	r2, [r7, #32]
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f50:	9300      	str	r3, [sp, #0]
 8002f52:	0013      	movs	r3, r2
 8002f54:	2200      	movs	r2, #0
 8002f56:	2180      	movs	r1, #128	; 0x80
 8002f58:	f000 f890 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 8002f5c:	1e03      	subs	r3, r0, #0
 8002f5e:	d001      	beq.n	8002f64 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e000      	b.n	8002f66 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	0018      	movs	r0, r3
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	b004      	add	sp, #16
 8002f6c:	bdb0      	pop	{r4, r5, r7, pc}
 8002f6e:	46c0      	nop			; (mov r8, r8)
 8002f70:	80002000 	.word	0x80002000

08002f74 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002f74:	b5b0      	push	{r4, r5, r7, lr}
 8002f76:	b086      	sub	sp, #24
 8002f78:	af02      	add	r7, sp, #8
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	000c      	movs	r4, r1
 8002f7e:	0010      	movs	r0, r2
 8002f80:	0019      	movs	r1, r3
 8002f82:	250a      	movs	r5, #10
 8002f84:	197b      	adds	r3, r7, r5
 8002f86:	1c22      	adds	r2, r4, #0
 8002f88:	801a      	strh	r2, [r3, #0]
 8002f8a:	2308      	movs	r3, #8
 8002f8c:	18fb      	adds	r3, r7, r3
 8002f8e:	1c02      	adds	r2, r0, #0
 8002f90:	801a      	strh	r2, [r3, #0]
 8002f92:	1dbb      	adds	r3, r7, #6
 8002f94:	1c0a      	adds	r2, r1, #0
 8002f96:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002f98:	1dbb      	adds	r3, r7, #6
 8002f9a:	881b      	ldrh	r3, [r3, #0]
 8002f9c:	b2da      	uxtb	r2, r3
 8002f9e:	197b      	adds	r3, r7, r5
 8002fa0:	8819      	ldrh	r1, [r3, #0]
 8002fa2:	68f8      	ldr	r0, [r7, #12]
 8002fa4:	4b23      	ldr	r3, [pc, #140]	; (8003034 <I2C_RequestMemoryRead+0xc0>)
 8002fa6:	9300      	str	r3, [sp, #0]
 8002fa8:	2300      	movs	r3, #0
 8002faa:	f000 fac1 	bl	8003530 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fb0:	6a39      	ldr	r1, [r7, #32]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	0018      	movs	r0, r3
 8002fb6:	f000 f8af 	bl	8003118 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fba:	1e03      	subs	r3, r0, #0
 8002fbc:	d001      	beq.n	8002fc2 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e033      	b.n	800302a <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002fc2:	1dbb      	adds	r3, r7, #6
 8002fc4:	881b      	ldrh	r3, [r3, #0]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d107      	bne.n	8002fda <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002fca:	2308      	movs	r3, #8
 8002fcc:	18fb      	adds	r3, r7, r3
 8002fce:	881b      	ldrh	r3, [r3, #0]
 8002fd0:	b2da      	uxtb	r2, r3
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	629a      	str	r2, [r3, #40]	; 0x28
 8002fd8:	e019      	b.n	800300e <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002fda:	2308      	movs	r3, #8
 8002fdc:	18fb      	adds	r3, r7, r3
 8002fde:	881b      	ldrh	r3, [r3, #0]
 8002fe0:	0a1b      	lsrs	r3, r3, #8
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	b2da      	uxtb	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fee:	6a39      	ldr	r1, [r7, #32]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	f000 f890 	bl	8003118 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ff8:	1e03      	subs	r3, r0, #0
 8002ffa:	d001      	beq.n	8003000 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e014      	b.n	800302a <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003000:	2308      	movs	r3, #8
 8003002:	18fb      	adds	r3, r7, r3
 8003004:	881b      	ldrh	r3, [r3, #0]
 8003006:	b2da      	uxtb	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800300e:	6a3a      	ldr	r2, [r7, #32]
 8003010:	68f8      	ldr	r0, [r7, #12]
 8003012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003014:	9300      	str	r3, [sp, #0]
 8003016:	0013      	movs	r3, r2
 8003018:	2200      	movs	r2, #0
 800301a:	2140      	movs	r1, #64	; 0x40
 800301c:	f000 f82e 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 8003020:	1e03      	subs	r3, r0, #0
 8003022:	d001      	beq.n	8003028 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e000      	b.n	800302a <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8003028:	2300      	movs	r3, #0
}
 800302a:	0018      	movs	r0, r3
 800302c:	46bd      	mov	sp, r7
 800302e:	b004      	add	sp, #16
 8003030:	bdb0      	pop	{r4, r5, r7, pc}
 8003032:	46c0      	nop			; (mov r8, r8)
 8003034:	80002000 	.word	0x80002000

08003038 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	2202      	movs	r2, #2
 8003048:	4013      	ands	r3, r2
 800304a:	2b02      	cmp	r3, #2
 800304c:	d103      	bne.n	8003056 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2200      	movs	r2, #0
 8003054:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	2201      	movs	r2, #1
 800305e:	4013      	ands	r3, r2
 8003060:	2b01      	cmp	r3, #1
 8003062:	d007      	beq.n	8003074 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	699a      	ldr	r2, [r3, #24]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2101      	movs	r1, #1
 8003070:	430a      	orrs	r2, r1
 8003072:	619a      	str	r2, [r3, #24]
  }
}
 8003074:	46c0      	nop			; (mov r8, r8)
 8003076:	46bd      	mov	sp, r7
 8003078:	b002      	add	sp, #8
 800307a:	bd80      	pop	{r7, pc}

0800307c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	603b      	str	r3, [r7, #0]
 8003088:	1dfb      	adds	r3, r7, #7
 800308a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800308c:	e030      	b.n	80030f0 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	3301      	adds	r3, #1
 8003092:	d02d      	beq.n	80030f0 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003094:	f7fe fbe6 	bl	8001864 <HAL_GetTick>
 8003098:	0002      	movs	r2, r0
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	683a      	ldr	r2, [r7, #0]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d302      	bcc.n	80030aa <I2C_WaitOnFlagUntilTimeout+0x2e>
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d122      	bne.n	80030f0 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	68ba      	ldr	r2, [r7, #8]
 80030b2:	4013      	ands	r3, r2
 80030b4:	68ba      	ldr	r2, [r7, #8]
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	425a      	negs	r2, r3
 80030ba:	4153      	adcs	r3, r2
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	001a      	movs	r2, r3
 80030c0:	1dfb      	adds	r3, r7, #7
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d113      	bne.n	80030f0 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030cc:	2220      	movs	r2, #32
 80030ce:	431a      	orrs	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2241      	movs	r2, #65	; 0x41
 80030d8:	2120      	movs	r1, #32
 80030da:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2242      	movs	r2, #66	; 0x42
 80030e0:	2100      	movs	r1, #0
 80030e2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2240      	movs	r2, #64	; 0x40
 80030e8:	2100      	movs	r1, #0
 80030ea:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e00f      	b.n	8003110 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	68ba      	ldr	r2, [r7, #8]
 80030f8:	4013      	ands	r3, r2
 80030fa:	68ba      	ldr	r2, [r7, #8]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	425a      	negs	r2, r3
 8003100:	4153      	adcs	r3, r2
 8003102:	b2db      	uxtb	r3, r3
 8003104:	001a      	movs	r2, r3
 8003106:	1dfb      	adds	r3, r7, #7
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	429a      	cmp	r2, r3
 800310c:	d0bf      	beq.n	800308e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	0018      	movs	r0, r3
 8003112:	46bd      	mov	sp, r7
 8003114:	b004      	add	sp, #16
 8003116:	bd80      	pop	{r7, pc}

08003118 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003124:	e032      	b.n	800318c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003126:	687a      	ldr	r2, [r7, #4]
 8003128:	68b9      	ldr	r1, [r7, #8]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	0018      	movs	r0, r3
 800312e:	f000 f8ff 	bl	8003330 <I2C_IsErrorOccurred>
 8003132:	1e03      	subs	r3, r0, #0
 8003134:	d001      	beq.n	800313a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e030      	b.n	800319c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	3301      	adds	r3, #1
 800313e:	d025      	beq.n	800318c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003140:	f7fe fb90 	bl	8001864 <HAL_GetTick>
 8003144:	0002      	movs	r2, r0
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	68ba      	ldr	r2, [r7, #8]
 800314c:	429a      	cmp	r2, r3
 800314e:	d302      	bcc.n	8003156 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d11a      	bne.n	800318c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	2202      	movs	r2, #2
 800315e:	4013      	ands	r3, r2
 8003160:	2b02      	cmp	r3, #2
 8003162:	d013      	beq.n	800318c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003168:	2220      	movs	r2, #32
 800316a:	431a      	orrs	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2241      	movs	r2, #65	; 0x41
 8003174:	2120      	movs	r1, #32
 8003176:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2242      	movs	r2, #66	; 0x42
 800317c:	2100      	movs	r1, #0
 800317e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2240      	movs	r2, #64	; 0x40
 8003184:	2100      	movs	r1, #0
 8003186:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e007      	b.n	800319c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	2202      	movs	r2, #2
 8003194:	4013      	ands	r3, r2
 8003196:	2b02      	cmp	r3, #2
 8003198:	d1c5      	bne.n	8003126 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800319a:	2300      	movs	r3, #0
}
 800319c:	0018      	movs	r0, r3
 800319e:	46bd      	mov	sp, r7
 80031a0:	b004      	add	sp, #16
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031b0:	e02f      	b.n	8003212 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	68b9      	ldr	r1, [r7, #8]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	0018      	movs	r0, r3
 80031ba:	f000 f8b9 	bl	8003330 <I2C_IsErrorOccurred>
 80031be:	1e03      	subs	r3, r0, #0
 80031c0:	d001      	beq.n	80031c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e02d      	b.n	8003222 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031c6:	f7fe fb4d 	bl	8001864 <HAL_GetTick>
 80031ca:	0002      	movs	r2, r0
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	68ba      	ldr	r2, [r7, #8]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d302      	bcc.n	80031dc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d11a      	bne.n	8003212 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	2220      	movs	r2, #32
 80031e4:	4013      	ands	r3, r2
 80031e6:	2b20      	cmp	r3, #32
 80031e8:	d013      	beq.n	8003212 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ee:	2220      	movs	r2, #32
 80031f0:	431a      	orrs	r2, r3
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2241      	movs	r2, #65	; 0x41
 80031fa:	2120      	movs	r1, #32
 80031fc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2242      	movs	r2, #66	; 0x42
 8003202:	2100      	movs	r1, #0
 8003204:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2240      	movs	r2, #64	; 0x40
 800320a:	2100      	movs	r1, #0
 800320c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e007      	b.n	8003222 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	2220      	movs	r2, #32
 800321a:	4013      	ands	r3, r2
 800321c:	2b20      	cmp	r3, #32
 800321e:	d1c8      	bne.n	80031b2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003220:	2300      	movs	r3, #0
}
 8003222:	0018      	movs	r0, r3
 8003224:	46bd      	mov	sp, r7
 8003226:	b004      	add	sp, #16
 8003228:	bd80      	pop	{r7, pc}
	...

0800322c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003238:	e06b      	b.n	8003312 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	68b9      	ldr	r1, [r7, #8]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	0018      	movs	r0, r3
 8003242:	f000 f875 	bl	8003330 <I2C_IsErrorOccurred>
 8003246:	1e03      	subs	r3, r0, #0
 8003248:	d001      	beq.n	800324e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e069      	b.n	8003322 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	699b      	ldr	r3, [r3, #24]
 8003254:	2220      	movs	r2, #32
 8003256:	4013      	ands	r3, r2
 8003258:	2b20      	cmp	r3, #32
 800325a:	d138      	bne.n	80032ce <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	699b      	ldr	r3, [r3, #24]
 8003262:	2204      	movs	r2, #4
 8003264:	4013      	ands	r3, r2
 8003266:	2b04      	cmp	r3, #4
 8003268:	d105      	bne.n	8003276 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003272:	2300      	movs	r3, #0
 8003274:	e055      	b.n	8003322 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	2210      	movs	r2, #16
 800327e:	4013      	ands	r3, r2
 8003280:	2b10      	cmp	r3, #16
 8003282:	d107      	bne.n	8003294 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2210      	movs	r2, #16
 800328a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2204      	movs	r2, #4
 8003290:	645a      	str	r2, [r3, #68]	; 0x44
 8003292:	e002      	b.n	800329a <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2220      	movs	r2, #32
 80032a0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	685a      	ldr	r2, [r3, #4]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	491f      	ldr	r1, [pc, #124]	; (800332c <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 80032ae:	400a      	ands	r2, r1
 80032b0:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2241      	movs	r2, #65	; 0x41
 80032b6:	2120      	movs	r1, #32
 80032b8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2242      	movs	r2, #66	; 0x42
 80032be:	2100      	movs	r1, #0
 80032c0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2240      	movs	r2, #64	; 0x40
 80032c6:	2100      	movs	r1, #0
 80032c8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e029      	b.n	8003322 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ce:	f7fe fac9 	bl	8001864 <HAL_GetTick>
 80032d2:	0002      	movs	r2, r0
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	68ba      	ldr	r2, [r7, #8]
 80032da:	429a      	cmp	r2, r3
 80032dc:	d302      	bcc.n	80032e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d116      	bne.n	8003312 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	2204      	movs	r2, #4
 80032ec:	4013      	ands	r3, r2
 80032ee:	2b04      	cmp	r3, #4
 80032f0:	d00f      	beq.n	8003312 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f6:	2220      	movs	r2, #32
 80032f8:	431a      	orrs	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2241      	movs	r2, #65	; 0x41
 8003302:	2120      	movs	r1, #32
 8003304:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2240      	movs	r2, #64	; 0x40
 800330a:	2100      	movs	r1, #0
 800330c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e007      	b.n	8003322 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	699b      	ldr	r3, [r3, #24]
 8003318:	2204      	movs	r2, #4
 800331a:	4013      	ands	r3, r2
 800331c:	2b04      	cmp	r3, #4
 800331e:	d18c      	bne.n	800323a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003320:	2300      	movs	r3, #0
}
 8003322:	0018      	movs	r0, r3
 8003324:	46bd      	mov	sp, r7
 8003326:	b004      	add	sp, #16
 8003328:	bd80      	pop	{r7, pc}
 800332a:	46c0      	nop			; (mov r8, r8)
 800332c:	fe00e800 	.word	0xfe00e800

08003330 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003330:	b590      	push	{r4, r7, lr}
 8003332:	b08b      	sub	sp, #44	; 0x2c
 8003334:	af00      	add	r7, sp, #0
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	60b9      	str	r1, [r7, #8]
 800333a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800333c:	2327      	movs	r3, #39	; 0x27
 800333e:	18fb      	adds	r3, r7, r3
 8003340:	2200      	movs	r2, #0
 8003342:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800334c:	2300      	movs	r3, #0
 800334e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	2210      	movs	r2, #16
 8003358:	4013      	ands	r3, r2
 800335a:	d100      	bne.n	800335e <I2C_IsErrorOccurred+0x2e>
 800335c:	e082      	b.n	8003464 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2210      	movs	r2, #16
 8003364:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003366:	e060      	b.n	800342a <I2C_IsErrorOccurred+0xfa>
 8003368:	2427      	movs	r4, #39	; 0x27
 800336a:	193b      	adds	r3, r7, r4
 800336c:	193a      	adds	r2, r7, r4
 800336e:	7812      	ldrb	r2, [r2, #0]
 8003370:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	3301      	adds	r3, #1
 8003376:	d058      	beq.n	800342a <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003378:	f7fe fa74 	bl	8001864 <HAL_GetTick>
 800337c:	0002      	movs	r2, r0
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	68ba      	ldr	r2, [r7, #8]
 8003384:	429a      	cmp	r2, r3
 8003386:	d306      	bcc.n	8003396 <I2C_IsErrorOccurred+0x66>
 8003388:	193b      	adds	r3, r7, r4
 800338a:	193a      	adds	r2, r7, r4
 800338c:	7812      	ldrb	r2, [r2, #0]
 800338e:	701a      	strb	r2, [r3, #0]
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d149      	bne.n	800342a <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	685a      	ldr	r2, [r3, #4]
 800339c:	2380      	movs	r3, #128	; 0x80
 800339e:	01db      	lsls	r3, r3, #7
 80033a0:	4013      	ands	r3, r2
 80033a2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80033a4:	2013      	movs	r0, #19
 80033a6:	183b      	adds	r3, r7, r0
 80033a8:	68fa      	ldr	r2, [r7, #12]
 80033aa:	2142      	movs	r1, #66	; 0x42
 80033ac:	5c52      	ldrb	r2, [r2, r1]
 80033ae:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	699a      	ldr	r2, [r3, #24]
 80033b6:	2380      	movs	r3, #128	; 0x80
 80033b8:	021b      	lsls	r3, r3, #8
 80033ba:	401a      	ands	r2, r3
 80033bc:	2380      	movs	r3, #128	; 0x80
 80033be:	021b      	lsls	r3, r3, #8
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d126      	bne.n	8003412 <I2C_IsErrorOccurred+0xe2>
 80033c4:	697a      	ldr	r2, [r7, #20]
 80033c6:	2380      	movs	r3, #128	; 0x80
 80033c8:	01db      	lsls	r3, r3, #7
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d021      	beq.n	8003412 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 80033ce:	183b      	adds	r3, r7, r0
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	2b20      	cmp	r3, #32
 80033d4:	d01d      	beq.n	8003412 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	685a      	ldr	r2, [r3, #4]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2180      	movs	r1, #128	; 0x80
 80033e2:	01c9      	lsls	r1, r1, #7
 80033e4:	430a      	orrs	r2, r1
 80033e6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80033e8:	f7fe fa3c 	bl	8001864 <HAL_GetTick>
 80033ec:	0003      	movs	r3, r0
 80033ee:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033f0:	e00f      	b.n	8003412 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80033f2:	f7fe fa37 	bl	8001864 <HAL_GetTick>
 80033f6:	0002      	movs	r2, r0
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	2b19      	cmp	r3, #25
 80033fe:	d908      	bls.n	8003412 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003400:	6a3b      	ldr	r3, [r7, #32]
 8003402:	2220      	movs	r2, #32
 8003404:	4313      	orrs	r3, r2
 8003406:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003408:	2327      	movs	r3, #39	; 0x27
 800340a:	18fb      	adds	r3, r7, r3
 800340c:	2201      	movs	r2, #1
 800340e:	701a      	strb	r2, [r3, #0]

              break;
 8003410:	e00b      	b.n	800342a <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	2220      	movs	r2, #32
 800341a:	4013      	ands	r3, r2
 800341c:	2127      	movs	r1, #39	; 0x27
 800341e:	187a      	adds	r2, r7, r1
 8003420:	1879      	adds	r1, r7, r1
 8003422:	7809      	ldrb	r1, [r1, #0]
 8003424:	7011      	strb	r1, [r2, #0]
 8003426:	2b20      	cmp	r3, #32
 8003428:	d1e3      	bne.n	80033f2 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	699b      	ldr	r3, [r3, #24]
 8003430:	2220      	movs	r2, #32
 8003432:	4013      	ands	r3, r2
 8003434:	2b20      	cmp	r3, #32
 8003436:	d004      	beq.n	8003442 <I2C_IsErrorOccurred+0x112>
 8003438:	2327      	movs	r3, #39	; 0x27
 800343a:	18fb      	adds	r3, r7, r3
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d092      	beq.n	8003368 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003442:	2327      	movs	r3, #39	; 0x27
 8003444:	18fb      	adds	r3, r7, r3
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d103      	bne.n	8003454 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2220      	movs	r2, #32
 8003452:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003454:	6a3b      	ldr	r3, [r7, #32]
 8003456:	2204      	movs	r2, #4
 8003458:	4313      	orrs	r3, r2
 800345a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800345c:	2327      	movs	r3, #39	; 0x27
 800345e:	18fb      	adds	r3, r7, r3
 8003460:	2201      	movs	r2, #1
 8003462:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800346c:	69ba      	ldr	r2, [r7, #24]
 800346e:	2380      	movs	r3, #128	; 0x80
 8003470:	005b      	lsls	r3, r3, #1
 8003472:	4013      	ands	r3, r2
 8003474:	d00c      	beq.n	8003490 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003476:	6a3b      	ldr	r3, [r7, #32]
 8003478:	2201      	movs	r2, #1
 800347a:	4313      	orrs	r3, r2
 800347c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	2280      	movs	r2, #128	; 0x80
 8003484:	0052      	lsls	r2, r2, #1
 8003486:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003488:	2327      	movs	r3, #39	; 0x27
 800348a:	18fb      	adds	r3, r7, r3
 800348c:	2201      	movs	r2, #1
 800348e:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003490:	69ba      	ldr	r2, [r7, #24]
 8003492:	2380      	movs	r3, #128	; 0x80
 8003494:	00db      	lsls	r3, r3, #3
 8003496:	4013      	ands	r3, r2
 8003498:	d00c      	beq.n	80034b4 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800349a:	6a3b      	ldr	r3, [r7, #32]
 800349c:	2208      	movs	r2, #8
 800349e:	4313      	orrs	r3, r2
 80034a0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2280      	movs	r2, #128	; 0x80
 80034a8:	00d2      	lsls	r2, r2, #3
 80034aa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80034ac:	2327      	movs	r3, #39	; 0x27
 80034ae:	18fb      	adds	r3, r7, r3
 80034b0:	2201      	movs	r2, #1
 80034b2:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80034b4:	69ba      	ldr	r2, [r7, #24]
 80034b6:	2380      	movs	r3, #128	; 0x80
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	4013      	ands	r3, r2
 80034bc:	d00c      	beq.n	80034d8 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80034be:	6a3b      	ldr	r3, [r7, #32]
 80034c0:	2202      	movs	r2, #2
 80034c2:	4313      	orrs	r3, r2
 80034c4:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2280      	movs	r2, #128	; 0x80
 80034cc:	0092      	lsls	r2, r2, #2
 80034ce:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80034d0:	2327      	movs	r3, #39	; 0x27
 80034d2:	18fb      	adds	r3, r7, r3
 80034d4:	2201      	movs	r2, #1
 80034d6:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80034d8:	2327      	movs	r3, #39	; 0x27
 80034da:	18fb      	adds	r3, r7, r3
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d01d      	beq.n	800351e <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	0018      	movs	r0, r3
 80034e6:	f7ff fda7 	bl	8003038 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	685a      	ldr	r2, [r3, #4]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	490d      	ldr	r1, [pc, #52]	; (800352c <I2C_IsErrorOccurred+0x1fc>)
 80034f6:	400a      	ands	r2, r1
 80034f8:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034fe:	6a3b      	ldr	r3, [r7, #32]
 8003500:	431a      	orrs	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2241      	movs	r2, #65	; 0x41
 800350a:	2120      	movs	r1, #32
 800350c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2242      	movs	r2, #66	; 0x42
 8003512:	2100      	movs	r1, #0
 8003514:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2240      	movs	r2, #64	; 0x40
 800351a:	2100      	movs	r1, #0
 800351c:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800351e:	2327      	movs	r3, #39	; 0x27
 8003520:	18fb      	adds	r3, r7, r3
 8003522:	781b      	ldrb	r3, [r3, #0]
}
 8003524:	0018      	movs	r0, r3
 8003526:	46bd      	mov	sp, r7
 8003528:	b00b      	add	sp, #44	; 0x2c
 800352a:	bd90      	pop	{r4, r7, pc}
 800352c:	fe00e800 	.word	0xfe00e800

08003530 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003530:	b590      	push	{r4, r7, lr}
 8003532:	b087      	sub	sp, #28
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	0008      	movs	r0, r1
 800353a:	0011      	movs	r1, r2
 800353c:	607b      	str	r3, [r7, #4]
 800353e:	240a      	movs	r4, #10
 8003540:	193b      	adds	r3, r7, r4
 8003542:	1c02      	adds	r2, r0, #0
 8003544:	801a      	strh	r2, [r3, #0]
 8003546:	2009      	movs	r0, #9
 8003548:	183b      	adds	r3, r7, r0
 800354a:	1c0a      	adds	r2, r1, #0
 800354c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800354e:	193b      	adds	r3, r7, r4
 8003550:	881b      	ldrh	r3, [r3, #0]
 8003552:	059b      	lsls	r3, r3, #22
 8003554:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003556:	183b      	adds	r3, r7, r0
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	0419      	lsls	r1, r3, #16
 800355c:	23ff      	movs	r3, #255	; 0xff
 800355e:	041b      	lsls	r3, r3, #16
 8003560:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003562:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800356a:	4313      	orrs	r3, r2
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	085b      	lsrs	r3, r3, #1
 8003570:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800357a:	0d51      	lsrs	r1, r2, #21
 800357c:	2280      	movs	r2, #128	; 0x80
 800357e:	00d2      	lsls	r2, r2, #3
 8003580:	400a      	ands	r2, r1
 8003582:	4907      	ldr	r1, [pc, #28]	; (80035a0 <I2C_TransferConfig+0x70>)
 8003584:	430a      	orrs	r2, r1
 8003586:	43d2      	mvns	r2, r2
 8003588:	401a      	ands	r2, r3
 800358a:	0011      	movs	r1, r2
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	697a      	ldr	r2, [r7, #20]
 8003592:	430a      	orrs	r2, r1
 8003594:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003596:	46c0      	nop			; (mov r8, r8)
 8003598:	46bd      	mov	sp, r7
 800359a:	b007      	add	sp, #28
 800359c:	bd90      	pop	{r4, r7, pc}
 800359e:	46c0      	nop			; (mov r8, r8)
 80035a0:	03ff63ff 	.word	0x03ff63ff

080035a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2241      	movs	r2, #65	; 0x41
 80035b2:	5c9b      	ldrb	r3, [r3, r2]
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	2b20      	cmp	r3, #32
 80035b8:	d138      	bne.n	800362c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2240      	movs	r2, #64	; 0x40
 80035be:	5c9b      	ldrb	r3, [r3, r2]
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d101      	bne.n	80035c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80035c4:	2302      	movs	r3, #2
 80035c6:	e032      	b.n	800362e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2240      	movs	r2, #64	; 0x40
 80035cc:	2101      	movs	r1, #1
 80035ce:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2241      	movs	r2, #65	; 0x41
 80035d4:	2124      	movs	r1, #36	; 0x24
 80035d6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2101      	movs	r1, #1
 80035e4:	438a      	bics	r2, r1
 80035e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4911      	ldr	r1, [pc, #68]	; (8003638 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80035f4:	400a      	ands	r2, r1
 80035f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	6819      	ldr	r1, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	683a      	ldr	r2, [r7, #0]
 8003604:	430a      	orrs	r2, r1
 8003606:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	2101      	movs	r1, #1
 8003614:	430a      	orrs	r2, r1
 8003616:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2241      	movs	r2, #65	; 0x41
 800361c:	2120      	movs	r1, #32
 800361e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2240      	movs	r2, #64	; 0x40
 8003624:	2100      	movs	r1, #0
 8003626:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003628:	2300      	movs	r3, #0
 800362a:	e000      	b.n	800362e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800362c:	2302      	movs	r3, #2
  }
}
 800362e:	0018      	movs	r0, r3
 8003630:	46bd      	mov	sp, r7
 8003632:	b002      	add	sp, #8
 8003634:	bd80      	pop	{r7, pc}
 8003636:	46c0      	nop			; (mov r8, r8)
 8003638:	ffffefff 	.word	0xffffefff

0800363c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2241      	movs	r2, #65	; 0x41
 800364a:	5c9b      	ldrb	r3, [r3, r2]
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b20      	cmp	r3, #32
 8003650:	d139      	bne.n	80036c6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2240      	movs	r2, #64	; 0x40
 8003656:	5c9b      	ldrb	r3, [r3, r2]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d101      	bne.n	8003660 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800365c:	2302      	movs	r3, #2
 800365e:	e033      	b.n	80036c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2240      	movs	r2, #64	; 0x40
 8003664:	2101      	movs	r1, #1
 8003666:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2241      	movs	r2, #65	; 0x41
 800366c:	2124      	movs	r1, #36	; 0x24
 800366e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2101      	movs	r1, #1
 800367c:	438a      	bics	r2, r1
 800367e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	4a11      	ldr	r2, [pc, #68]	; (80036d0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800368c:	4013      	ands	r3, r2
 800368e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	021b      	lsls	r3, r3, #8
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	4313      	orrs	r3, r2
 8003698:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68fa      	ldr	r2, [r7, #12]
 80036a0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2101      	movs	r1, #1
 80036ae:	430a      	orrs	r2, r1
 80036b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2241      	movs	r2, #65	; 0x41
 80036b6:	2120      	movs	r1, #32
 80036b8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2240      	movs	r2, #64	; 0x40
 80036be:	2100      	movs	r1, #0
 80036c0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80036c2:	2300      	movs	r3, #0
 80036c4:	e000      	b.n	80036c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80036c6:	2302      	movs	r3, #2
  }
}
 80036c8:	0018      	movs	r0, r3
 80036ca:	46bd      	mov	sp, r7
 80036cc:	b004      	add	sp, #16
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	fffff0ff 	.word	0xfffff0ff

080036d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b088      	sub	sp, #32
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d101      	bne.n	80036e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e301      	b.n	8003cea <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	2201      	movs	r2, #1
 80036ec:	4013      	ands	r3, r2
 80036ee:	d100      	bne.n	80036f2 <HAL_RCC_OscConfig+0x1e>
 80036f0:	e08d      	b.n	800380e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80036f2:	4bc3      	ldr	r3, [pc, #780]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	220c      	movs	r2, #12
 80036f8:	4013      	ands	r3, r2
 80036fa:	2b04      	cmp	r3, #4
 80036fc:	d00e      	beq.n	800371c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036fe:	4bc0      	ldr	r3, [pc, #768]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	220c      	movs	r2, #12
 8003704:	4013      	ands	r3, r2
 8003706:	2b08      	cmp	r3, #8
 8003708:	d116      	bne.n	8003738 <HAL_RCC_OscConfig+0x64>
 800370a:	4bbd      	ldr	r3, [pc, #756]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	2380      	movs	r3, #128	; 0x80
 8003710:	025b      	lsls	r3, r3, #9
 8003712:	401a      	ands	r2, r3
 8003714:	2380      	movs	r3, #128	; 0x80
 8003716:	025b      	lsls	r3, r3, #9
 8003718:	429a      	cmp	r2, r3
 800371a:	d10d      	bne.n	8003738 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800371c:	4bb8      	ldr	r3, [pc, #736]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	2380      	movs	r3, #128	; 0x80
 8003722:	029b      	lsls	r3, r3, #10
 8003724:	4013      	ands	r3, r2
 8003726:	d100      	bne.n	800372a <HAL_RCC_OscConfig+0x56>
 8003728:	e070      	b.n	800380c <HAL_RCC_OscConfig+0x138>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d000      	beq.n	8003734 <HAL_RCC_OscConfig+0x60>
 8003732:	e06b      	b.n	800380c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e2d8      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d107      	bne.n	8003750 <HAL_RCC_OscConfig+0x7c>
 8003740:	4baf      	ldr	r3, [pc, #700]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	4bae      	ldr	r3, [pc, #696]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003746:	2180      	movs	r1, #128	; 0x80
 8003748:	0249      	lsls	r1, r1, #9
 800374a:	430a      	orrs	r2, r1
 800374c:	601a      	str	r2, [r3, #0]
 800374e:	e02f      	b.n	80037b0 <HAL_RCC_OscConfig+0xdc>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d10c      	bne.n	8003772 <HAL_RCC_OscConfig+0x9e>
 8003758:	4ba9      	ldr	r3, [pc, #676]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	4ba8      	ldr	r3, [pc, #672]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800375e:	49a9      	ldr	r1, [pc, #676]	; (8003a04 <HAL_RCC_OscConfig+0x330>)
 8003760:	400a      	ands	r2, r1
 8003762:	601a      	str	r2, [r3, #0]
 8003764:	4ba6      	ldr	r3, [pc, #664]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	4ba5      	ldr	r3, [pc, #660]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800376a:	49a7      	ldr	r1, [pc, #668]	; (8003a08 <HAL_RCC_OscConfig+0x334>)
 800376c:	400a      	ands	r2, r1
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	e01e      	b.n	80037b0 <HAL_RCC_OscConfig+0xdc>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	2b05      	cmp	r3, #5
 8003778:	d10e      	bne.n	8003798 <HAL_RCC_OscConfig+0xc4>
 800377a:	4ba1      	ldr	r3, [pc, #644]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	4ba0      	ldr	r3, [pc, #640]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003780:	2180      	movs	r1, #128	; 0x80
 8003782:	02c9      	lsls	r1, r1, #11
 8003784:	430a      	orrs	r2, r1
 8003786:	601a      	str	r2, [r3, #0]
 8003788:	4b9d      	ldr	r3, [pc, #628]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	4b9c      	ldr	r3, [pc, #624]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800378e:	2180      	movs	r1, #128	; 0x80
 8003790:	0249      	lsls	r1, r1, #9
 8003792:	430a      	orrs	r2, r1
 8003794:	601a      	str	r2, [r3, #0]
 8003796:	e00b      	b.n	80037b0 <HAL_RCC_OscConfig+0xdc>
 8003798:	4b99      	ldr	r3, [pc, #612]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	4b98      	ldr	r3, [pc, #608]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800379e:	4999      	ldr	r1, [pc, #612]	; (8003a04 <HAL_RCC_OscConfig+0x330>)
 80037a0:	400a      	ands	r2, r1
 80037a2:	601a      	str	r2, [r3, #0]
 80037a4:	4b96      	ldr	r3, [pc, #600]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	4b95      	ldr	r3, [pc, #596]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 80037aa:	4997      	ldr	r1, [pc, #604]	; (8003a08 <HAL_RCC_OscConfig+0x334>)
 80037ac:	400a      	ands	r2, r1
 80037ae:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d014      	beq.n	80037e2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b8:	f7fe f854 	bl	8001864 <HAL_GetTick>
 80037bc:	0003      	movs	r3, r0
 80037be:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037c0:	e008      	b.n	80037d4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037c2:	f7fe f84f 	bl	8001864 <HAL_GetTick>
 80037c6:	0002      	movs	r2, r0
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	2b64      	cmp	r3, #100	; 0x64
 80037ce:	d901      	bls.n	80037d4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e28a      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037d4:	4b8a      	ldr	r3, [pc, #552]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	2380      	movs	r3, #128	; 0x80
 80037da:	029b      	lsls	r3, r3, #10
 80037dc:	4013      	ands	r3, r2
 80037de:	d0f0      	beq.n	80037c2 <HAL_RCC_OscConfig+0xee>
 80037e0:	e015      	b.n	800380e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e2:	f7fe f83f 	bl	8001864 <HAL_GetTick>
 80037e6:	0003      	movs	r3, r0
 80037e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ea:	e008      	b.n	80037fe <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037ec:	f7fe f83a 	bl	8001864 <HAL_GetTick>
 80037f0:	0002      	movs	r2, r0
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	2b64      	cmp	r3, #100	; 0x64
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e275      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037fe:	4b80      	ldr	r3, [pc, #512]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	2380      	movs	r3, #128	; 0x80
 8003804:	029b      	lsls	r3, r3, #10
 8003806:	4013      	ands	r3, r2
 8003808:	d1f0      	bne.n	80037ec <HAL_RCC_OscConfig+0x118>
 800380a:	e000      	b.n	800380e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800380c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2202      	movs	r2, #2
 8003814:	4013      	ands	r3, r2
 8003816:	d100      	bne.n	800381a <HAL_RCC_OscConfig+0x146>
 8003818:	e069      	b.n	80038ee <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800381a:	4b79      	ldr	r3, [pc, #484]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	220c      	movs	r2, #12
 8003820:	4013      	ands	r3, r2
 8003822:	d00b      	beq.n	800383c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003824:	4b76      	ldr	r3, [pc, #472]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	220c      	movs	r2, #12
 800382a:	4013      	ands	r3, r2
 800382c:	2b08      	cmp	r3, #8
 800382e:	d11c      	bne.n	800386a <HAL_RCC_OscConfig+0x196>
 8003830:	4b73      	ldr	r3, [pc, #460]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003832:	685a      	ldr	r2, [r3, #4]
 8003834:	2380      	movs	r3, #128	; 0x80
 8003836:	025b      	lsls	r3, r3, #9
 8003838:	4013      	ands	r3, r2
 800383a:	d116      	bne.n	800386a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800383c:	4b70      	ldr	r3, [pc, #448]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2202      	movs	r2, #2
 8003842:	4013      	ands	r3, r2
 8003844:	d005      	beq.n	8003852 <HAL_RCC_OscConfig+0x17e>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	2b01      	cmp	r3, #1
 800384c:	d001      	beq.n	8003852 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e24b      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003852:	4b6b      	ldr	r3, [pc, #428]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	22f8      	movs	r2, #248	; 0xf8
 8003858:	4393      	bics	r3, r2
 800385a:	0019      	movs	r1, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	691b      	ldr	r3, [r3, #16]
 8003860:	00da      	lsls	r2, r3, #3
 8003862:	4b67      	ldr	r3, [pc, #412]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003864:	430a      	orrs	r2, r1
 8003866:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003868:	e041      	b.n	80038ee <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d024      	beq.n	80038bc <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003872:	4b63      	ldr	r3, [pc, #396]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	4b62      	ldr	r3, [pc, #392]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003878:	2101      	movs	r1, #1
 800387a:	430a      	orrs	r2, r1
 800387c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800387e:	f7fd fff1 	bl	8001864 <HAL_GetTick>
 8003882:	0003      	movs	r3, r0
 8003884:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003886:	e008      	b.n	800389a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003888:	f7fd ffec 	bl	8001864 <HAL_GetTick>
 800388c:	0002      	movs	r2, r0
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b02      	cmp	r3, #2
 8003894:	d901      	bls.n	800389a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e227      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800389a:	4b59      	ldr	r3, [pc, #356]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2202      	movs	r2, #2
 80038a0:	4013      	ands	r3, r2
 80038a2:	d0f1      	beq.n	8003888 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038a4:	4b56      	ldr	r3, [pc, #344]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	22f8      	movs	r2, #248	; 0xf8
 80038aa:	4393      	bics	r3, r2
 80038ac:	0019      	movs	r1, r3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	00da      	lsls	r2, r3, #3
 80038b4:	4b52      	ldr	r3, [pc, #328]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 80038b6:	430a      	orrs	r2, r1
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	e018      	b.n	80038ee <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038bc:	4b50      	ldr	r3, [pc, #320]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	4b4f      	ldr	r3, [pc, #316]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 80038c2:	2101      	movs	r1, #1
 80038c4:	438a      	bics	r2, r1
 80038c6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c8:	f7fd ffcc 	bl	8001864 <HAL_GetTick>
 80038cc:	0003      	movs	r3, r0
 80038ce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038d0:	e008      	b.n	80038e4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038d2:	f7fd ffc7 	bl	8001864 <HAL_GetTick>
 80038d6:	0002      	movs	r2, r0
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d901      	bls.n	80038e4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	e202      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038e4:	4b46      	ldr	r3, [pc, #280]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2202      	movs	r2, #2
 80038ea:	4013      	ands	r3, r2
 80038ec:	d1f1      	bne.n	80038d2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2208      	movs	r2, #8
 80038f4:	4013      	ands	r3, r2
 80038f6:	d036      	beq.n	8003966 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	69db      	ldr	r3, [r3, #28]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d019      	beq.n	8003934 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003900:	4b3f      	ldr	r3, [pc, #252]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003902:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003904:	4b3e      	ldr	r3, [pc, #248]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003906:	2101      	movs	r1, #1
 8003908:	430a      	orrs	r2, r1
 800390a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800390c:	f7fd ffaa 	bl	8001864 <HAL_GetTick>
 8003910:	0003      	movs	r3, r0
 8003912:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003914:	e008      	b.n	8003928 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003916:	f7fd ffa5 	bl	8001864 <HAL_GetTick>
 800391a:	0002      	movs	r2, r0
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	2b02      	cmp	r3, #2
 8003922:	d901      	bls.n	8003928 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003924:	2303      	movs	r3, #3
 8003926:	e1e0      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003928:	4b35      	ldr	r3, [pc, #212]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800392a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392c:	2202      	movs	r2, #2
 800392e:	4013      	ands	r3, r2
 8003930:	d0f1      	beq.n	8003916 <HAL_RCC_OscConfig+0x242>
 8003932:	e018      	b.n	8003966 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003934:	4b32      	ldr	r3, [pc, #200]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003936:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003938:	4b31      	ldr	r3, [pc, #196]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800393a:	2101      	movs	r1, #1
 800393c:	438a      	bics	r2, r1
 800393e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003940:	f7fd ff90 	bl	8001864 <HAL_GetTick>
 8003944:	0003      	movs	r3, r0
 8003946:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003948:	e008      	b.n	800395c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800394a:	f7fd ff8b 	bl	8001864 <HAL_GetTick>
 800394e:	0002      	movs	r2, r0
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d901      	bls.n	800395c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e1c6      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800395c:	4b28      	ldr	r3, [pc, #160]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800395e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003960:	2202      	movs	r2, #2
 8003962:	4013      	ands	r3, r2
 8003964:	d1f1      	bne.n	800394a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2204      	movs	r2, #4
 800396c:	4013      	ands	r3, r2
 800396e:	d100      	bne.n	8003972 <HAL_RCC_OscConfig+0x29e>
 8003970:	e0b4      	b.n	8003adc <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003972:	201f      	movs	r0, #31
 8003974:	183b      	adds	r3, r7, r0
 8003976:	2200      	movs	r2, #0
 8003978:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800397a:	4b21      	ldr	r3, [pc, #132]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800397c:	69da      	ldr	r2, [r3, #28]
 800397e:	2380      	movs	r3, #128	; 0x80
 8003980:	055b      	lsls	r3, r3, #21
 8003982:	4013      	ands	r3, r2
 8003984:	d110      	bne.n	80039a8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003986:	4b1e      	ldr	r3, [pc, #120]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003988:	69da      	ldr	r2, [r3, #28]
 800398a:	4b1d      	ldr	r3, [pc, #116]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 800398c:	2180      	movs	r1, #128	; 0x80
 800398e:	0549      	lsls	r1, r1, #21
 8003990:	430a      	orrs	r2, r1
 8003992:	61da      	str	r2, [r3, #28]
 8003994:	4b1a      	ldr	r3, [pc, #104]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 8003996:	69da      	ldr	r2, [r3, #28]
 8003998:	2380      	movs	r3, #128	; 0x80
 800399a:	055b      	lsls	r3, r3, #21
 800399c:	4013      	ands	r3, r2
 800399e:	60fb      	str	r3, [r7, #12]
 80039a0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80039a2:	183b      	adds	r3, r7, r0
 80039a4:	2201      	movs	r2, #1
 80039a6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a8:	4b18      	ldr	r3, [pc, #96]	; (8003a0c <HAL_RCC_OscConfig+0x338>)
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	2380      	movs	r3, #128	; 0x80
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	4013      	ands	r3, r2
 80039b2:	d11a      	bne.n	80039ea <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039b4:	4b15      	ldr	r3, [pc, #84]	; (8003a0c <HAL_RCC_OscConfig+0x338>)
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	4b14      	ldr	r3, [pc, #80]	; (8003a0c <HAL_RCC_OscConfig+0x338>)
 80039ba:	2180      	movs	r1, #128	; 0x80
 80039bc:	0049      	lsls	r1, r1, #1
 80039be:	430a      	orrs	r2, r1
 80039c0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039c2:	f7fd ff4f 	bl	8001864 <HAL_GetTick>
 80039c6:	0003      	movs	r3, r0
 80039c8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ca:	e008      	b.n	80039de <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039cc:	f7fd ff4a 	bl	8001864 <HAL_GetTick>
 80039d0:	0002      	movs	r2, r0
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b64      	cmp	r3, #100	; 0x64
 80039d8:	d901      	bls.n	80039de <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e185      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039de:	4b0b      	ldr	r3, [pc, #44]	; (8003a0c <HAL_RCC_OscConfig+0x338>)
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	2380      	movs	r3, #128	; 0x80
 80039e4:	005b      	lsls	r3, r3, #1
 80039e6:	4013      	ands	r3, r2
 80039e8:	d0f0      	beq.n	80039cc <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d10e      	bne.n	8003a10 <HAL_RCC_OscConfig+0x33c>
 80039f2:	4b03      	ldr	r3, [pc, #12]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 80039f4:	6a1a      	ldr	r2, [r3, #32]
 80039f6:	4b02      	ldr	r3, [pc, #8]	; (8003a00 <HAL_RCC_OscConfig+0x32c>)
 80039f8:	2101      	movs	r1, #1
 80039fa:	430a      	orrs	r2, r1
 80039fc:	621a      	str	r2, [r3, #32]
 80039fe:	e035      	b.n	8003a6c <HAL_RCC_OscConfig+0x398>
 8003a00:	40021000 	.word	0x40021000
 8003a04:	fffeffff 	.word	0xfffeffff
 8003a08:	fffbffff 	.word	0xfffbffff
 8003a0c:	40007000 	.word	0x40007000
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d10c      	bne.n	8003a32 <HAL_RCC_OscConfig+0x35e>
 8003a18:	4bb6      	ldr	r3, [pc, #728]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003a1a:	6a1a      	ldr	r2, [r3, #32]
 8003a1c:	4bb5      	ldr	r3, [pc, #724]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003a1e:	2101      	movs	r1, #1
 8003a20:	438a      	bics	r2, r1
 8003a22:	621a      	str	r2, [r3, #32]
 8003a24:	4bb3      	ldr	r3, [pc, #716]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003a26:	6a1a      	ldr	r2, [r3, #32]
 8003a28:	4bb2      	ldr	r3, [pc, #712]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003a2a:	2104      	movs	r1, #4
 8003a2c:	438a      	bics	r2, r1
 8003a2e:	621a      	str	r2, [r3, #32]
 8003a30:	e01c      	b.n	8003a6c <HAL_RCC_OscConfig+0x398>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	2b05      	cmp	r3, #5
 8003a38:	d10c      	bne.n	8003a54 <HAL_RCC_OscConfig+0x380>
 8003a3a:	4bae      	ldr	r3, [pc, #696]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003a3c:	6a1a      	ldr	r2, [r3, #32]
 8003a3e:	4bad      	ldr	r3, [pc, #692]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003a40:	2104      	movs	r1, #4
 8003a42:	430a      	orrs	r2, r1
 8003a44:	621a      	str	r2, [r3, #32]
 8003a46:	4bab      	ldr	r3, [pc, #684]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003a48:	6a1a      	ldr	r2, [r3, #32]
 8003a4a:	4baa      	ldr	r3, [pc, #680]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003a4c:	2101      	movs	r1, #1
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	621a      	str	r2, [r3, #32]
 8003a52:	e00b      	b.n	8003a6c <HAL_RCC_OscConfig+0x398>
 8003a54:	4ba7      	ldr	r3, [pc, #668]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003a56:	6a1a      	ldr	r2, [r3, #32]
 8003a58:	4ba6      	ldr	r3, [pc, #664]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003a5a:	2101      	movs	r1, #1
 8003a5c:	438a      	bics	r2, r1
 8003a5e:	621a      	str	r2, [r3, #32]
 8003a60:	4ba4      	ldr	r3, [pc, #656]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003a62:	6a1a      	ldr	r2, [r3, #32]
 8003a64:	4ba3      	ldr	r3, [pc, #652]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003a66:	2104      	movs	r1, #4
 8003a68:	438a      	bics	r2, r1
 8003a6a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d014      	beq.n	8003a9e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a74:	f7fd fef6 	bl	8001864 <HAL_GetTick>
 8003a78:	0003      	movs	r3, r0
 8003a7a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a7c:	e009      	b.n	8003a92 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a7e:	f7fd fef1 	bl	8001864 <HAL_GetTick>
 8003a82:	0002      	movs	r2, r0
 8003a84:	69bb      	ldr	r3, [r7, #24]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	4a9b      	ldr	r2, [pc, #620]	; (8003cf8 <HAL_RCC_OscConfig+0x624>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e12b      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a92:	4b98      	ldr	r3, [pc, #608]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003a94:	6a1b      	ldr	r3, [r3, #32]
 8003a96:	2202      	movs	r2, #2
 8003a98:	4013      	ands	r3, r2
 8003a9a:	d0f0      	beq.n	8003a7e <HAL_RCC_OscConfig+0x3aa>
 8003a9c:	e013      	b.n	8003ac6 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a9e:	f7fd fee1 	bl	8001864 <HAL_GetTick>
 8003aa2:	0003      	movs	r3, r0
 8003aa4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aa6:	e009      	b.n	8003abc <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003aa8:	f7fd fedc 	bl	8001864 <HAL_GetTick>
 8003aac:	0002      	movs	r2, r0
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	4a91      	ldr	r2, [pc, #580]	; (8003cf8 <HAL_RCC_OscConfig+0x624>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d901      	bls.n	8003abc <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	e116      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003abc:	4b8d      	ldr	r3, [pc, #564]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003abe:	6a1b      	ldr	r3, [r3, #32]
 8003ac0:	2202      	movs	r2, #2
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	d1f0      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003ac6:	231f      	movs	r3, #31
 8003ac8:	18fb      	adds	r3, r7, r3
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d105      	bne.n	8003adc <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ad0:	4b88      	ldr	r3, [pc, #544]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003ad2:	69da      	ldr	r2, [r3, #28]
 8003ad4:	4b87      	ldr	r3, [pc, #540]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003ad6:	4989      	ldr	r1, [pc, #548]	; (8003cfc <HAL_RCC_OscConfig+0x628>)
 8003ad8:	400a      	ands	r2, r1
 8003ada:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	2210      	movs	r2, #16
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	d063      	beq.n	8003bae <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d12a      	bne.n	8003b44 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003aee:	4b81      	ldr	r3, [pc, #516]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003af0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003af2:	4b80      	ldr	r3, [pc, #512]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003af4:	2104      	movs	r1, #4
 8003af6:	430a      	orrs	r2, r1
 8003af8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003afa:	4b7e      	ldr	r3, [pc, #504]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003afc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003afe:	4b7d      	ldr	r3, [pc, #500]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003b00:	2101      	movs	r1, #1
 8003b02:	430a      	orrs	r2, r1
 8003b04:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b06:	f7fd fead 	bl	8001864 <HAL_GetTick>
 8003b0a:	0003      	movs	r3, r0
 8003b0c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003b0e:	e008      	b.n	8003b22 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003b10:	f7fd fea8 	bl	8001864 <HAL_GetTick>
 8003b14:	0002      	movs	r2, r0
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d901      	bls.n	8003b22 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	e0e3      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003b22:	4b74      	ldr	r3, [pc, #464]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b26:	2202      	movs	r2, #2
 8003b28:	4013      	ands	r3, r2
 8003b2a:	d0f1      	beq.n	8003b10 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003b2c:	4b71      	ldr	r3, [pc, #452]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003b2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b30:	22f8      	movs	r2, #248	; 0xf8
 8003b32:	4393      	bics	r3, r2
 8003b34:	0019      	movs	r1, r3
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	00da      	lsls	r2, r3, #3
 8003b3c:	4b6d      	ldr	r3, [pc, #436]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003b3e:	430a      	orrs	r2, r1
 8003b40:	635a      	str	r2, [r3, #52]	; 0x34
 8003b42:	e034      	b.n	8003bae <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	695b      	ldr	r3, [r3, #20]
 8003b48:	3305      	adds	r3, #5
 8003b4a:	d111      	bne.n	8003b70 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003b4c:	4b69      	ldr	r3, [pc, #420]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003b4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b50:	4b68      	ldr	r3, [pc, #416]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003b52:	2104      	movs	r1, #4
 8003b54:	438a      	bics	r2, r1
 8003b56:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003b58:	4b66      	ldr	r3, [pc, #408]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003b5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b5c:	22f8      	movs	r2, #248	; 0xf8
 8003b5e:	4393      	bics	r3, r2
 8003b60:	0019      	movs	r1, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	00da      	lsls	r2, r3, #3
 8003b68:	4b62      	ldr	r3, [pc, #392]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003b6a:	430a      	orrs	r2, r1
 8003b6c:	635a      	str	r2, [r3, #52]	; 0x34
 8003b6e:	e01e      	b.n	8003bae <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003b70:	4b60      	ldr	r3, [pc, #384]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003b72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b74:	4b5f      	ldr	r3, [pc, #380]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003b76:	2104      	movs	r1, #4
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003b7c:	4b5d      	ldr	r3, [pc, #372]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003b7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b80:	4b5c      	ldr	r3, [pc, #368]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003b82:	2101      	movs	r1, #1
 8003b84:	438a      	bics	r2, r1
 8003b86:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b88:	f7fd fe6c 	bl	8001864 <HAL_GetTick>
 8003b8c:	0003      	movs	r3, r0
 8003b8e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003b90:	e008      	b.n	8003ba4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003b92:	f7fd fe67 	bl	8001864 <HAL_GetTick>
 8003b96:	0002      	movs	r2, r0
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	d901      	bls.n	8003ba4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	e0a2      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003ba4:	4b53      	ldr	r3, [pc, #332]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003ba6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ba8:	2202      	movs	r2, #2
 8003baa:	4013      	ands	r3, r2
 8003bac:	d1f1      	bne.n	8003b92 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d100      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x4e4>
 8003bb6:	e097      	b.n	8003ce8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bb8:	4b4e      	ldr	r3, [pc, #312]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	220c      	movs	r2, #12
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d100      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x4f2>
 8003bc4:	e06b      	b.n	8003c9e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d14c      	bne.n	8003c68 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bce:	4b49      	ldr	r3, [pc, #292]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	4b48      	ldr	r3, [pc, #288]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003bd4:	494a      	ldr	r1, [pc, #296]	; (8003d00 <HAL_RCC_OscConfig+0x62c>)
 8003bd6:	400a      	ands	r2, r1
 8003bd8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bda:	f7fd fe43 	bl	8001864 <HAL_GetTick>
 8003bde:	0003      	movs	r3, r0
 8003be0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003be4:	f7fd fe3e 	bl	8001864 <HAL_GetTick>
 8003be8:	0002      	movs	r2, r0
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e079      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bf6:	4b3f      	ldr	r3, [pc, #252]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	2380      	movs	r3, #128	; 0x80
 8003bfc:	049b      	lsls	r3, r3, #18
 8003bfe:	4013      	ands	r3, r2
 8003c00:	d1f0      	bne.n	8003be4 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c02:	4b3c      	ldr	r3, [pc, #240]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c06:	220f      	movs	r2, #15
 8003c08:	4393      	bics	r3, r2
 8003c0a:	0019      	movs	r1, r3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c10:	4b38      	ldr	r3, [pc, #224]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003c12:	430a      	orrs	r2, r1
 8003c14:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c16:	4b37      	ldr	r3, [pc, #220]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	4a3a      	ldr	r2, [pc, #232]	; (8003d04 <HAL_RCC_OscConfig+0x630>)
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	0019      	movs	r1, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c28:	431a      	orrs	r2, r3
 8003c2a:	4b32      	ldr	r3, [pc, #200]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003c2c:	430a      	orrs	r2, r1
 8003c2e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c30:	4b30      	ldr	r3, [pc, #192]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	4b2f      	ldr	r3, [pc, #188]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003c36:	2180      	movs	r1, #128	; 0x80
 8003c38:	0449      	lsls	r1, r1, #17
 8003c3a:	430a      	orrs	r2, r1
 8003c3c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c3e:	f7fd fe11 	bl	8001864 <HAL_GetTick>
 8003c42:	0003      	movs	r3, r0
 8003c44:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c46:	e008      	b.n	8003c5a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c48:	f7fd fe0c 	bl	8001864 <HAL_GetTick>
 8003c4c:	0002      	movs	r2, r0
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d901      	bls.n	8003c5a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e047      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c5a:	4b26      	ldr	r3, [pc, #152]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	2380      	movs	r3, #128	; 0x80
 8003c60:	049b      	lsls	r3, r3, #18
 8003c62:	4013      	ands	r3, r2
 8003c64:	d0f0      	beq.n	8003c48 <HAL_RCC_OscConfig+0x574>
 8003c66:	e03f      	b.n	8003ce8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c68:	4b22      	ldr	r3, [pc, #136]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	4b21      	ldr	r3, [pc, #132]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003c6e:	4924      	ldr	r1, [pc, #144]	; (8003d00 <HAL_RCC_OscConfig+0x62c>)
 8003c70:	400a      	ands	r2, r1
 8003c72:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c74:	f7fd fdf6 	bl	8001864 <HAL_GetTick>
 8003c78:	0003      	movs	r3, r0
 8003c7a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c7c:	e008      	b.n	8003c90 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c7e:	f7fd fdf1 	bl	8001864 <HAL_GetTick>
 8003c82:	0002      	movs	r2, r0
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	1ad3      	subs	r3, r2, r3
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d901      	bls.n	8003c90 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	e02c      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c90:	4b18      	ldr	r3, [pc, #96]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	2380      	movs	r3, #128	; 0x80
 8003c96:	049b      	lsls	r3, r3, #18
 8003c98:	4013      	ands	r3, r2
 8003c9a:	d1f0      	bne.n	8003c7e <HAL_RCC_OscConfig+0x5aa>
 8003c9c:	e024      	b.n	8003ce8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6a1b      	ldr	r3, [r3, #32]
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d101      	bne.n	8003caa <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e01f      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003caa:	4b12      	ldr	r3, [pc, #72]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003cb0:	4b10      	ldr	r3, [pc, #64]	; (8003cf4 <HAL_RCC_OscConfig+0x620>)
 8003cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	2380      	movs	r3, #128	; 0x80
 8003cba:	025b      	lsls	r3, r3, #9
 8003cbc:	401a      	ands	r2, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d10e      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	220f      	movs	r2, #15
 8003cca:	401a      	ands	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d107      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	23f0      	movs	r3, #240	; 0xf0
 8003cd8:	039b      	lsls	r3, r3, #14
 8003cda:	401a      	ands	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d001      	beq.n	8003ce8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e000      	b.n	8003cea <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	0018      	movs	r0, r3
 8003cec:	46bd      	mov	sp, r7
 8003cee:	b008      	add	sp, #32
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	46c0      	nop			; (mov r8, r8)
 8003cf4:	40021000 	.word	0x40021000
 8003cf8:	00001388 	.word	0x00001388
 8003cfc:	efffffff 	.word	0xefffffff
 8003d00:	feffffff 	.word	0xfeffffff
 8003d04:	ffc2ffff 	.word	0xffc2ffff

08003d08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d101      	bne.n	8003d1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e0b3      	b.n	8003e84 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d1c:	4b5b      	ldr	r3, [pc, #364]	; (8003e8c <HAL_RCC_ClockConfig+0x184>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2201      	movs	r2, #1
 8003d22:	4013      	ands	r3, r2
 8003d24:	683a      	ldr	r2, [r7, #0]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d911      	bls.n	8003d4e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d2a:	4b58      	ldr	r3, [pc, #352]	; (8003e8c <HAL_RCC_ClockConfig+0x184>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2201      	movs	r2, #1
 8003d30:	4393      	bics	r3, r2
 8003d32:	0019      	movs	r1, r3
 8003d34:	4b55      	ldr	r3, [pc, #340]	; (8003e8c <HAL_RCC_ClockConfig+0x184>)
 8003d36:	683a      	ldr	r2, [r7, #0]
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d3c:	4b53      	ldr	r3, [pc, #332]	; (8003e8c <HAL_RCC_ClockConfig+0x184>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2201      	movs	r2, #1
 8003d42:	4013      	ands	r3, r2
 8003d44:	683a      	ldr	r2, [r7, #0]
 8003d46:	429a      	cmp	r2, r3
 8003d48:	d001      	beq.n	8003d4e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e09a      	b.n	8003e84 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2202      	movs	r2, #2
 8003d54:	4013      	ands	r3, r2
 8003d56:	d015      	beq.n	8003d84 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2204      	movs	r2, #4
 8003d5e:	4013      	ands	r3, r2
 8003d60:	d006      	beq.n	8003d70 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003d62:	4b4b      	ldr	r3, [pc, #300]	; (8003e90 <HAL_RCC_ClockConfig+0x188>)
 8003d64:	685a      	ldr	r2, [r3, #4]
 8003d66:	4b4a      	ldr	r3, [pc, #296]	; (8003e90 <HAL_RCC_ClockConfig+0x188>)
 8003d68:	21e0      	movs	r1, #224	; 0xe0
 8003d6a:	00c9      	lsls	r1, r1, #3
 8003d6c:	430a      	orrs	r2, r1
 8003d6e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d70:	4b47      	ldr	r3, [pc, #284]	; (8003e90 <HAL_RCC_ClockConfig+0x188>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	22f0      	movs	r2, #240	; 0xf0
 8003d76:	4393      	bics	r3, r2
 8003d78:	0019      	movs	r1, r3
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	689a      	ldr	r2, [r3, #8]
 8003d7e:	4b44      	ldr	r3, [pc, #272]	; (8003e90 <HAL_RCC_ClockConfig+0x188>)
 8003d80:	430a      	orrs	r2, r1
 8003d82:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	d040      	beq.n	8003e10 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d107      	bne.n	8003da6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d96:	4b3e      	ldr	r3, [pc, #248]	; (8003e90 <HAL_RCC_ClockConfig+0x188>)
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	2380      	movs	r3, #128	; 0x80
 8003d9c:	029b      	lsls	r3, r3, #10
 8003d9e:	4013      	ands	r3, r2
 8003da0:	d114      	bne.n	8003dcc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e06e      	b.n	8003e84 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d107      	bne.n	8003dbe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dae:	4b38      	ldr	r3, [pc, #224]	; (8003e90 <HAL_RCC_ClockConfig+0x188>)
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	2380      	movs	r3, #128	; 0x80
 8003db4:	049b      	lsls	r3, r3, #18
 8003db6:	4013      	ands	r3, r2
 8003db8:	d108      	bne.n	8003dcc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e062      	b.n	8003e84 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dbe:	4b34      	ldr	r3, [pc, #208]	; (8003e90 <HAL_RCC_ClockConfig+0x188>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	d101      	bne.n	8003dcc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e05b      	b.n	8003e84 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dcc:	4b30      	ldr	r3, [pc, #192]	; (8003e90 <HAL_RCC_ClockConfig+0x188>)
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	2203      	movs	r2, #3
 8003dd2:	4393      	bics	r3, r2
 8003dd4:	0019      	movs	r1, r3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685a      	ldr	r2, [r3, #4]
 8003dda:	4b2d      	ldr	r3, [pc, #180]	; (8003e90 <HAL_RCC_ClockConfig+0x188>)
 8003ddc:	430a      	orrs	r2, r1
 8003dde:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003de0:	f7fd fd40 	bl	8001864 <HAL_GetTick>
 8003de4:	0003      	movs	r3, r0
 8003de6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003de8:	e009      	b.n	8003dfe <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dea:	f7fd fd3b 	bl	8001864 <HAL_GetTick>
 8003dee:	0002      	movs	r2, r0
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	4a27      	ldr	r2, [pc, #156]	; (8003e94 <HAL_RCC_ClockConfig+0x18c>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e042      	b.n	8003e84 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dfe:	4b24      	ldr	r3, [pc, #144]	; (8003e90 <HAL_RCC_ClockConfig+0x188>)
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	220c      	movs	r2, #12
 8003e04:	401a      	ands	r2, r3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d1ec      	bne.n	8003dea <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e10:	4b1e      	ldr	r3, [pc, #120]	; (8003e8c <HAL_RCC_ClockConfig+0x184>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2201      	movs	r2, #1
 8003e16:	4013      	ands	r3, r2
 8003e18:	683a      	ldr	r2, [r7, #0]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d211      	bcs.n	8003e42 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e1e:	4b1b      	ldr	r3, [pc, #108]	; (8003e8c <HAL_RCC_ClockConfig+0x184>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2201      	movs	r2, #1
 8003e24:	4393      	bics	r3, r2
 8003e26:	0019      	movs	r1, r3
 8003e28:	4b18      	ldr	r3, [pc, #96]	; (8003e8c <HAL_RCC_ClockConfig+0x184>)
 8003e2a:	683a      	ldr	r2, [r7, #0]
 8003e2c:	430a      	orrs	r2, r1
 8003e2e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e30:	4b16      	ldr	r3, [pc, #88]	; (8003e8c <HAL_RCC_ClockConfig+0x184>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	2201      	movs	r2, #1
 8003e36:	4013      	ands	r3, r2
 8003e38:	683a      	ldr	r2, [r7, #0]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d001      	beq.n	8003e42 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e020      	b.n	8003e84 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2204      	movs	r2, #4
 8003e48:	4013      	ands	r3, r2
 8003e4a:	d009      	beq.n	8003e60 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003e4c:	4b10      	ldr	r3, [pc, #64]	; (8003e90 <HAL_RCC_ClockConfig+0x188>)
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	4a11      	ldr	r2, [pc, #68]	; (8003e98 <HAL_RCC_ClockConfig+0x190>)
 8003e52:	4013      	ands	r3, r2
 8003e54:	0019      	movs	r1, r3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	68da      	ldr	r2, [r3, #12]
 8003e5a:	4b0d      	ldr	r3, [pc, #52]	; (8003e90 <HAL_RCC_ClockConfig+0x188>)
 8003e5c:	430a      	orrs	r2, r1
 8003e5e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003e60:	f000 f820 	bl	8003ea4 <HAL_RCC_GetSysClockFreq>
 8003e64:	0001      	movs	r1, r0
 8003e66:	4b0a      	ldr	r3, [pc, #40]	; (8003e90 <HAL_RCC_ClockConfig+0x188>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	091b      	lsrs	r3, r3, #4
 8003e6c:	220f      	movs	r2, #15
 8003e6e:	4013      	ands	r3, r2
 8003e70:	4a0a      	ldr	r2, [pc, #40]	; (8003e9c <HAL_RCC_ClockConfig+0x194>)
 8003e72:	5cd3      	ldrb	r3, [r2, r3]
 8003e74:	000a      	movs	r2, r1
 8003e76:	40da      	lsrs	r2, r3
 8003e78:	4b09      	ldr	r3, [pc, #36]	; (8003ea0 <HAL_RCC_ClockConfig+0x198>)
 8003e7a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003e7c:	2003      	movs	r0, #3
 8003e7e:	f7fd fcab 	bl	80017d8 <HAL_InitTick>
  
  return HAL_OK;
 8003e82:	2300      	movs	r3, #0
}
 8003e84:	0018      	movs	r0, r3
 8003e86:	46bd      	mov	sp, r7
 8003e88:	b004      	add	sp, #16
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	40022000 	.word	0x40022000
 8003e90:	40021000 	.word	0x40021000
 8003e94:	00001388 	.word	0x00001388
 8003e98:	fffff8ff 	.word	0xfffff8ff
 8003e9c:	0800650c 	.word	0x0800650c
 8003ea0:	20000000 	.word	0x20000000

08003ea4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	60fb      	str	r3, [r7, #12]
 8003eae:	2300      	movs	r3, #0
 8003eb0:	60bb      	str	r3, [r7, #8]
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	617b      	str	r3, [r7, #20]
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003ebe:	4b20      	ldr	r3, [pc, #128]	; (8003f40 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	220c      	movs	r2, #12
 8003ec8:	4013      	ands	r3, r2
 8003eca:	2b04      	cmp	r3, #4
 8003ecc:	d002      	beq.n	8003ed4 <HAL_RCC_GetSysClockFreq+0x30>
 8003ece:	2b08      	cmp	r3, #8
 8003ed0:	d003      	beq.n	8003eda <HAL_RCC_GetSysClockFreq+0x36>
 8003ed2:	e02c      	b.n	8003f2e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ed4:	4b1b      	ldr	r3, [pc, #108]	; (8003f44 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003ed6:	613b      	str	r3, [r7, #16]
      break;
 8003ed8:	e02c      	b.n	8003f34 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	0c9b      	lsrs	r3, r3, #18
 8003ede:	220f      	movs	r2, #15
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	4a19      	ldr	r2, [pc, #100]	; (8003f48 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003ee4:	5cd3      	ldrb	r3, [r2, r3]
 8003ee6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003ee8:	4b15      	ldr	r3, [pc, #84]	; (8003f40 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eec:	220f      	movs	r2, #15
 8003eee:	4013      	ands	r3, r2
 8003ef0:	4a16      	ldr	r2, [pc, #88]	; (8003f4c <HAL_RCC_GetSysClockFreq+0xa8>)
 8003ef2:	5cd3      	ldrb	r3, [r2, r3]
 8003ef4:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003ef6:	68fa      	ldr	r2, [r7, #12]
 8003ef8:	2380      	movs	r3, #128	; 0x80
 8003efa:	025b      	lsls	r3, r3, #9
 8003efc:	4013      	ands	r3, r2
 8003efe:	d009      	beq.n	8003f14 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003f00:	68b9      	ldr	r1, [r7, #8]
 8003f02:	4810      	ldr	r0, [pc, #64]	; (8003f44 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f04:	f7fc f90a 	bl	800011c <__udivsi3>
 8003f08:	0003      	movs	r3, r0
 8003f0a:	001a      	movs	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4353      	muls	r3, r2
 8003f10:	617b      	str	r3, [r7, #20]
 8003f12:	e009      	b.n	8003f28 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003f14:	6879      	ldr	r1, [r7, #4]
 8003f16:	000a      	movs	r2, r1
 8003f18:	0152      	lsls	r2, r2, #5
 8003f1a:	1a52      	subs	r2, r2, r1
 8003f1c:	0193      	lsls	r3, r2, #6
 8003f1e:	1a9b      	subs	r3, r3, r2
 8003f20:	00db      	lsls	r3, r3, #3
 8003f22:	185b      	adds	r3, r3, r1
 8003f24:	021b      	lsls	r3, r3, #8
 8003f26:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	613b      	str	r3, [r7, #16]
      break;
 8003f2c:	e002      	b.n	8003f34 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f2e:	4b05      	ldr	r3, [pc, #20]	; (8003f44 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f30:	613b      	str	r3, [r7, #16]
      break;
 8003f32:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003f34:	693b      	ldr	r3, [r7, #16]
}
 8003f36:	0018      	movs	r0, r3
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	b006      	add	sp, #24
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	46c0      	nop			; (mov r8, r8)
 8003f40:	40021000 	.word	0x40021000
 8003f44:	007a1200 	.word	0x007a1200
 8003f48:	08006524 	.word	0x08006524
 8003f4c:	08006534 	.word	0x08006534

08003f50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f54:	4b02      	ldr	r3, [pc, #8]	; (8003f60 <HAL_RCC_GetHCLKFreq+0x10>)
 8003f56:	681b      	ldr	r3, [r3, #0]
}
 8003f58:	0018      	movs	r0, r3
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	46c0      	nop			; (mov r8, r8)
 8003f60:	20000000 	.word	0x20000000

08003f64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003f68:	f7ff fff2 	bl	8003f50 <HAL_RCC_GetHCLKFreq>
 8003f6c:	0001      	movs	r1, r0
 8003f6e:	4b06      	ldr	r3, [pc, #24]	; (8003f88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	0a1b      	lsrs	r3, r3, #8
 8003f74:	2207      	movs	r2, #7
 8003f76:	4013      	ands	r3, r2
 8003f78:	4a04      	ldr	r2, [pc, #16]	; (8003f8c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f7a:	5cd3      	ldrb	r3, [r2, r3]
 8003f7c:	40d9      	lsrs	r1, r3
 8003f7e:	000b      	movs	r3, r1
}    
 8003f80:	0018      	movs	r0, r3
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	46c0      	nop			; (mov r8, r8)
 8003f88:	40021000 	.word	0x40021000
 8003f8c:	0800651c 	.word	0x0800651c

08003f90 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b086      	sub	sp, #24
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	2380      	movs	r3, #128	; 0x80
 8003fa6:	025b      	lsls	r3, r3, #9
 8003fa8:	4013      	ands	r3, r2
 8003faa:	d100      	bne.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003fac:	e08e      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8003fae:	2017      	movs	r0, #23
 8003fb0:	183b      	adds	r3, r7, r0
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fb6:	4b5f      	ldr	r3, [pc, #380]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003fb8:	69da      	ldr	r2, [r3, #28]
 8003fba:	2380      	movs	r3, #128	; 0x80
 8003fbc:	055b      	lsls	r3, r3, #21
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	d110      	bne.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003fc2:	4b5c      	ldr	r3, [pc, #368]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003fc4:	69da      	ldr	r2, [r3, #28]
 8003fc6:	4b5b      	ldr	r3, [pc, #364]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003fc8:	2180      	movs	r1, #128	; 0x80
 8003fca:	0549      	lsls	r1, r1, #21
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	61da      	str	r2, [r3, #28]
 8003fd0:	4b58      	ldr	r3, [pc, #352]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003fd2:	69da      	ldr	r2, [r3, #28]
 8003fd4:	2380      	movs	r3, #128	; 0x80
 8003fd6:	055b      	lsls	r3, r3, #21
 8003fd8:	4013      	ands	r3, r2
 8003fda:	60bb      	str	r3, [r7, #8]
 8003fdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fde:	183b      	adds	r3, r7, r0
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fe4:	4b54      	ldr	r3, [pc, #336]	; (8004138 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	2380      	movs	r3, #128	; 0x80
 8003fea:	005b      	lsls	r3, r3, #1
 8003fec:	4013      	ands	r3, r2
 8003fee:	d11a      	bne.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ff0:	4b51      	ldr	r3, [pc, #324]	; (8004138 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	4b50      	ldr	r3, [pc, #320]	; (8004138 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003ff6:	2180      	movs	r1, #128	; 0x80
 8003ff8:	0049      	lsls	r1, r1, #1
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ffe:	f7fd fc31 	bl	8001864 <HAL_GetTick>
 8004002:	0003      	movs	r3, r0
 8004004:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004006:	e008      	b.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004008:	f7fd fc2c 	bl	8001864 <HAL_GetTick>
 800400c:	0002      	movs	r2, r0
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b64      	cmp	r3, #100	; 0x64
 8004014:	d901      	bls.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e087      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800401a:	4b47      	ldr	r3, [pc, #284]	; (8004138 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	2380      	movs	r3, #128	; 0x80
 8004020:	005b      	lsls	r3, r3, #1
 8004022:	4013      	ands	r3, r2
 8004024:	d0f0      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004026:	4b43      	ldr	r3, [pc, #268]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004028:	6a1a      	ldr	r2, [r3, #32]
 800402a:	23c0      	movs	r3, #192	; 0xc0
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	4013      	ands	r3, r2
 8004030:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d034      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	685a      	ldr	r2, [r3, #4]
 800403c:	23c0      	movs	r3, #192	; 0xc0
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	4013      	ands	r3, r2
 8004042:	68fa      	ldr	r2, [r7, #12]
 8004044:	429a      	cmp	r2, r3
 8004046:	d02c      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004048:	4b3a      	ldr	r3, [pc, #232]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800404a:	6a1b      	ldr	r3, [r3, #32]
 800404c:	4a3b      	ldr	r2, [pc, #236]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800404e:	4013      	ands	r3, r2
 8004050:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004052:	4b38      	ldr	r3, [pc, #224]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004054:	6a1a      	ldr	r2, [r3, #32]
 8004056:	4b37      	ldr	r3, [pc, #220]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004058:	2180      	movs	r1, #128	; 0x80
 800405a:	0249      	lsls	r1, r1, #9
 800405c:	430a      	orrs	r2, r1
 800405e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004060:	4b34      	ldr	r3, [pc, #208]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004062:	6a1a      	ldr	r2, [r3, #32]
 8004064:	4b33      	ldr	r3, [pc, #204]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004066:	4936      	ldr	r1, [pc, #216]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004068:	400a      	ands	r2, r1
 800406a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800406c:	4b31      	ldr	r3, [pc, #196]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800406e:	68fa      	ldr	r2, [r7, #12]
 8004070:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2201      	movs	r2, #1
 8004076:	4013      	ands	r3, r2
 8004078:	d013      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800407a:	f7fd fbf3 	bl	8001864 <HAL_GetTick>
 800407e:	0003      	movs	r3, r0
 8004080:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004082:	e009      	b.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004084:	f7fd fbee 	bl	8001864 <HAL_GetTick>
 8004088:	0002      	movs	r2, r0
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	4a2d      	ldr	r2, [pc, #180]	; (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d901      	bls.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004094:	2303      	movs	r3, #3
 8004096:	e048      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004098:	4b26      	ldr	r3, [pc, #152]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800409a:	6a1b      	ldr	r3, [r3, #32]
 800409c:	2202      	movs	r2, #2
 800409e:	4013      	ands	r3, r2
 80040a0:	d0f0      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040a2:	4b24      	ldr	r3, [pc, #144]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040a4:	6a1b      	ldr	r3, [r3, #32]
 80040a6:	4a25      	ldr	r2, [pc, #148]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80040a8:	4013      	ands	r3, r2
 80040aa:	0019      	movs	r1, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	4b20      	ldr	r3, [pc, #128]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040b2:	430a      	orrs	r2, r1
 80040b4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80040b6:	2317      	movs	r3, #23
 80040b8:	18fb      	adds	r3, r7, r3
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d105      	bne.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040c0:	4b1c      	ldr	r3, [pc, #112]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040c2:	69da      	ldr	r2, [r3, #28]
 80040c4:	4b1b      	ldr	r3, [pc, #108]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040c6:	4920      	ldr	r1, [pc, #128]	; (8004148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80040c8:	400a      	ands	r2, r1
 80040ca:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2201      	movs	r2, #1
 80040d2:	4013      	ands	r3, r2
 80040d4:	d009      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040d6:	4b17      	ldr	r3, [pc, #92]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040da:	2203      	movs	r2, #3
 80040dc:	4393      	bics	r3, r2
 80040de:	0019      	movs	r1, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	689a      	ldr	r2, [r3, #8]
 80040e4:	4b13      	ldr	r3, [pc, #76]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040e6:	430a      	orrs	r2, r1
 80040e8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2220      	movs	r2, #32
 80040f0:	4013      	ands	r3, r2
 80040f2:	d009      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040f4:	4b0f      	ldr	r3, [pc, #60]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f8:	2210      	movs	r2, #16
 80040fa:	4393      	bics	r3, r2
 80040fc:	0019      	movs	r1, r3
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	68da      	ldr	r2, [r3, #12]
 8004102:	4b0c      	ldr	r3, [pc, #48]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004104:	430a      	orrs	r2, r1
 8004106:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	2380      	movs	r3, #128	; 0x80
 800410e:	00db      	lsls	r3, r3, #3
 8004110:	4013      	ands	r3, r2
 8004112:	d009      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004114:	4b07      	ldr	r3, [pc, #28]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004118:	2240      	movs	r2, #64	; 0x40
 800411a:	4393      	bics	r3, r2
 800411c:	0019      	movs	r1, r3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	691a      	ldr	r2, [r3, #16]
 8004122:	4b04      	ldr	r3, [pc, #16]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004124:	430a      	orrs	r2, r1
 8004126:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	0018      	movs	r0, r3
 800412c:	46bd      	mov	sp, r7
 800412e:	b006      	add	sp, #24
 8004130:	bd80      	pop	{r7, pc}
 8004132:	46c0      	nop			; (mov r8, r8)
 8004134:	40021000 	.word	0x40021000
 8004138:	40007000 	.word	0x40007000
 800413c:	fffffcff 	.word	0xfffffcff
 8004140:	fffeffff 	.word	0xfffeffff
 8004144:	00001388 	.word	0x00001388
 8004148:	efffffff 	.word	0xefffffff

0800414c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800414c:	b5b0      	push	{r4, r5, r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004154:	230f      	movs	r3, #15
 8004156:	18fb      	adds	r3, r7, r3
 8004158:	2201      	movs	r2, #1
 800415a:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d101      	bne.n	8004166 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e081      	b.n	800426a <HAL_RTC_Init+0x11e>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	7f5b      	ldrb	r3, [r3, #29]
 800416a:	b2db      	uxtb	r3, r3
 800416c:	2b00      	cmp	r3, #0
 800416e:	d106      	bne.n	800417e <HAL_RTC_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	0018      	movs	r0, r3
 800417a:	f7fd fa05 	bl	8001588 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2202      	movs	r2, #2
 8004182:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	2210      	movs	r2, #16
 800418c:	4013      	ands	r3, r2
 800418e:	2b10      	cmp	r3, #16
 8004190:	d05c      	beq.n	800424c <HAL_RTC_Init+0x100>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	22ca      	movs	r2, #202	; 0xca
 8004198:	625a      	str	r2, [r3, #36]	; 0x24
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2253      	movs	r2, #83	; 0x53
 80041a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80041a2:	250f      	movs	r5, #15
 80041a4:	197c      	adds	r4, r7, r5
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	0018      	movs	r0, r3
 80041aa:	f000 fa73 	bl	8004694 <RTC_EnterInitMode>
 80041ae:	0003      	movs	r3, r0
 80041b0:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 80041b2:	0028      	movs	r0, r5
 80041b4:	183b      	adds	r3, r7, r0
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d12c      	bne.n	8004216 <HAL_RTC_Init+0xca>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	689a      	ldr	r2, [r3, #8]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	492b      	ldr	r1, [pc, #172]	; (8004274 <HAL_RTC_Init+0x128>)
 80041c8:	400a      	ands	r2, r1
 80041ca:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	6899      	ldr	r1, [r3, #8]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685a      	ldr	r2, [r3, #4]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	431a      	orrs	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	695b      	ldr	r3, [r3, #20]
 80041e0:	431a      	orrs	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	430a      	orrs	r2, r1
 80041e8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	68d2      	ldr	r2, [r2, #12]
 80041f2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	6919      	ldr	r1, [r3, #16]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	041a      	lsls	r2, r3, #16
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	430a      	orrs	r2, r1
 8004206:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004208:	183c      	adds	r4, r7, r0
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	0018      	movs	r0, r3
 800420e:	f000 fa84 	bl	800471a <RTC_ExitInitMode>
 8004212:	0003      	movs	r3, r0
 8004214:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8004216:	230f      	movs	r3, #15
 8004218:	18fb      	adds	r3, r7, r3
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d110      	bne.n	8004242 <HAL_RTC_Init+0xf6>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4913      	ldr	r1, [pc, #76]	; (8004278 <HAL_RTC_Init+0x12c>)
 800422c:	400a      	ands	r2, r1
 800422e:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	699a      	ldr	r2, [r3, #24]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	430a      	orrs	r2, r1
 8004240:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	22ff      	movs	r2, #255	; 0xff
 8004248:	625a      	str	r2, [r3, #36]	; 0x24
 800424a:	e003      	b.n	8004254 <HAL_RTC_Init+0x108>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800424c:	230f      	movs	r3, #15
 800424e:	18fb      	adds	r3, r7, r3
 8004250:	2200      	movs	r2, #0
 8004252:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8004254:	230f      	movs	r3, #15
 8004256:	18fb      	adds	r3, r7, r3
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d102      	bne.n	8004264 <HAL_RTC_Init+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2201      	movs	r2, #1
 8004262:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8004264:	230f      	movs	r3, #15
 8004266:	18fb      	adds	r3, r7, r3
 8004268:	781b      	ldrb	r3, [r3, #0]
}
 800426a:	0018      	movs	r0, r3
 800426c:	46bd      	mov	sp, r7
 800426e:	b004      	add	sp, #16
 8004270:	bdb0      	pop	{r4, r5, r7, pc}
 8004272:	46c0      	nop			; (mov r8, r8)
 8004274:	ff8fffbf 	.word	0xff8fffbf
 8004278:	fffbffff 	.word	0xfffbffff

0800427c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800427c:	b5b0      	push	{r4, r5, r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004288:	2300      	movs	r3, #0
 800428a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	7f1b      	ldrb	r3, [r3, #28]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d101      	bne.n	8004298 <HAL_RTC_SetTime+0x1c>
 8004294:	2302      	movs	r3, #2
 8004296:	e08e      	b.n	80043b6 <HAL_RTC_SetTime+0x13a>
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2201      	movs	r2, #1
 800429c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2202      	movs	r2, #2
 80042a2:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d125      	bne.n	80042f6 <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	2240      	movs	r2, #64	; 0x40
 80042b2:	4013      	ands	r3, r2
 80042b4:	d102      	bne.n	80042bc <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	2200      	movs	r2, #0
 80042ba:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	0018      	movs	r0, r3
 80042c2:	f000 fa53 	bl	800476c <RTC_ByteToBcd2>
 80042c6:	0003      	movs	r3, r0
 80042c8:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	785b      	ldrb	r3, [r3, #1]
 80042ce:	0018      	movs	r0, r3
 80042d0:	f000 fa4c 	bl	800476c <RTC_ByteToBcd2>
 80042d4:	0003      	movs	r3, r0
 80042d6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80042d8:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	789b      	ldrb	r3, [r3, #2]
 80042de:	0018      	movs	r0, r3
 80042e0:	f000 fa44 	bl	800476c <RTC_ByteToBcd2>
 80042e4:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80042e6:	0022      	movs	r2, r4
 80042e8:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	78db      	ldrb	r3, [r3, #3]
 80042ee:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80042f0:	4313      	orrs	r3, r2
 80042f2:	617b      	str	r3, [r7, #20]
 80042f4:	e017      	b.n	8004326 <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	2240      	movs	r2, #64	; 0x40
 80042fe:	4013      	ands	r3, r2
 8004300:	d102      	bne.n	8004308 <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	2200      	movs	r2, #0
 8004306:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	785b      	ldrb	r3, [r3, #1]
 8004312:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004314:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004316:	68ba      	ldr	r2, [r7, #8]
 8004318:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800431a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	78db      	ldrb	r3, [r3, #3]
 8004320:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004322:	4313      	orrs	r3, r2
 8004324:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	22ca      	movs	r2, #202	; 0xca
 800432c:	625a      	str	r2, [r3, #36]	; 0x24
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	2253      	movs	r2, #83	; 0x53
 8004334:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004336:	2513      	movs	r5, #19
 8004338:	197c      	adds	r4, r7, r5
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	0018      	movs	r0, r3
 800433e:	f000 f9a9 	bl	8004694 <RTC_EnterInitMode>
 8004342:	0003      	movs	r3, r0
 8004344:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004346:	0028      	movs	r0, r5
 8004348:	183b      	adds	r3, r7, r0
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d120      	bne.n	8004392 <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	697a      	ldr	r2, [r7, #20]
 8004356:	491a      	ldr	r1, [pc, #104]	; (80043c0 <HAL_RTC_SetTime+0x144>)
 8004358:	400a      	ands	r2, r1
 800435a:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	689a      	ldr	r2, [r3, #8]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4917      	ldr	r1, [pc, #92]	; (80043c4 <HAL_RTC_SetTime+0x148>)
 8004368:	400a      	ands	r2, r1
 800436a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	6899      	ldr	r1, [r3, #8]
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	68da      	ldr	r2, [r3, #12]
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	691b      	ldr	r3, [r3, #16]
 800437a:	431a      	orrs	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	430a      	orrs	r2, r1
 8004382:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004384:	183c      	adds	r4, r7, r0
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	0018      	movs	r0, r3
 800438a:	f000 f9c6 	bl	800471a <RTC_ExitInitMode>
 800438e:	0003      	movs	r3, r0
 8004390:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8004392:	2313      	movs	r3, #19
 8004394:	18fb      	adds	r3, r7, r3
 8004396:	781b      	ldrb	r3, [r3, #0]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d102      	bne.n	80043a2 <HAL_RTC_SetTime+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2201      	movs	r2, #1
 80043a0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	22ff      	movs	r2, #255	; 0xff
 80043a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	771a      	strb	r2, [r3, #28]

  return status;
 80043b0:	2313      	movs	r3, #19
 80043b2:	18fb      	adds	r3, r7, r3
 80043b4:	781b      	ldrb	r3, [r3, #0]
}
 80043b6:	0018      	movs	r0, r3
 80043b8:	46bd      	mov	sp, r7
 80043ba:	b006      	add	sp, #24
 80043bc:	bdb0      	pop	{r4, r5, r7, pc}
 80043be:	46c0      	nop			; (mov r8, r8)
 80043c0:	007f7f7f 	.word	0x007f7f7f
 80043c4:	fffbffff 	.word	0xfffbffff

080043c8 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80043d4:	2300      	movs	r3, #0
 80043d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	691b      	ldr	r3, [r3, #16]
 80043e8:	045b      	lsls	r3, r3, #17
 80043ea:	0c5a      	lsrs	r2, r3, #17
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a22      	ldr	r2, [pc, #136]	; (8004480 <HAL_RTC_GetTime+0xb8>)
 80043f8:	4013      	ands	r3, r2
 80043fa:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	0c1b      	lsrs	r3, r3, #16
 8004400:	b2db      	uxtb	r3, r3
 8004402:	223f      	movs	r2, #63	; 0x3f
 8004404:	4013      	ands	r3, r2
 8004406:	b2da      	uxtb	r2, r3
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	0a1b      	lsrs	r3, r3, #8
 8004410:	b2db      	uxtb	r3, r3
 8004412:	227f      	movs	r2, #127	; 0x7f
 8004414:	4013      	ands	r3, r2
 8004416:	b2da      	uxtb	r2, r3
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	b2db      	uxtb	r3, r3
 8004420:	227f      	movs	r2, #127	; 0x7f
 8004422:	4013      	ands	r3, r2
 8004424:	b2da      	uxtb	r2, r3
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	0d9b      	lsrs	r3, r3, #22
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2201      	movs	r2, #1
 8004432:	4013      	ands	r3, r2
 8004434:	b2da      	uxtb	r2, r3
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d11a      	bne.n	8004476 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	781b      	ldrb	r3, [r3, #0]
 8004444:	0018      	movs	r0, r3
 8004446:	f000 f9b2 	bl	80047ae <RTC_Bcd2ToByte>
 800444a:	0003      	movs	r3, r0
 800444c:	001a      	movs	r2, r3
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	785b      	ldrb	r3, [r3, #1]
 8004456:	0018      	movs	r0, r3
 8004458:	f000 f9a9 	bl	80047ae <RTC_Bcd2ToByte>
 800445c:	0003      	movs	r3, r0
 800445e:	001a      	movs	r2, r3
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	789b      	ldrb	r3, [r3, #2]
 8004468:	0018      	movs	r0, r3
 800446a:	f000 f9a0 	bl	80047ae <RTC_Bcd2ToByte>
 800446e:	0003      	movs	r3, r0
 8004470:	001a      	movs	r2, r3
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004476:	2300      	movs	r3, #0
}
 8004478:	0018      	movs	r0, r3
 800447a:	46bd      	mov	sp, r7
 800447c:	b006      	add	sp, #24
 800447e:	bd80      	pop	{r7, pc}
 8004480:	007f7f7f 	.word	0x007f7f7f

08004484 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004484:	b5b0      	push	{r4, r5, r7, lr}
 8004486:	b086      	sub	sp, #24
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004490:	2300      	movs	r3, #0
 8004492:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	7f1b      	ldrb	r3, [r3, #28]
 8004498:	2b01      	cmp	r3, #1
 800449a:	d101      	bne.n	80044a0 <HAL_RTC_SetDate+0x1c>
 800449c:	2302      	movs	r3, #2
 800449e:	e07a      	b.n	8004596 <HAL_RTC_SetDate+0x112>
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2201      	movs	r2, #1
 80044a4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2202      	movs	r2, #2
 80044aa:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d10e      	bne.n	80044d0 <HAL_RTC_SetDate+0x4c>
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	785b      	ldrb	r3, [r3, #1]
 80044b6:	001a      	movs	r2, r3
 80044b8:	2310      	movs	r3, #16
 80044ba:	4013      	ands	r3, r2
 80044bc:	d008      	beq.n	80044d0 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	785b      	ldrb	r3, [r3, #1]
 80044c2:	2210      	movs	r2, #16
 80044c4:	4393      	bics	r3, r2
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	330a      	adds	r3, #10
 80044ca:	b2da      	uxtb	r2, r3
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d11c      	bne.n	8004510 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	78db      	ldrb	r3, [r3, #3]
 80044da:	0018      	movs	r0, r3
 80044dc:	f000 f946 	bl	800476c <RTC_ByteToBcd2>
 80044e0:	0003      	movs	r3, r0
 80044e2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	785b      	ldrb	r3, [r3, #1]
 80044e8:	0018      	movs	r0, r3
 80044ea:	f000 f93f 	bl	800476c <RTC_ByteToBcd2>
 80044ee:	0003      	movs	r3, r0
 80044f0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80044f2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	789b      	ldrb	r3, [r3, #2]
 80044f8:	0018      	movs	r0, r3
 80044fa:	f000 f937 	bl	800476c <RTC_ByteToBcd2>
 80044fe:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004500:	0022      	movs	r2, r4
 8004502:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800450a:	4313      	orrs	r3, r2
 800450c:	617b      	str	r3, [r7, #20]
 800450e:	e00e      	b.n	800452e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	78db      	ldrb	r3, [r3, #3]
 8004514:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	785b      	ldrb	r3, [r3, #1]
 800451a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800451c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004522:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	781b      	ldrb	r3, [r3, #0]
 8004528:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800452a:	4313      	orrs	r3, r2
 800452c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	22ca      	movs	r2, #202	; 0xca
 8004534:	625a      	str	r2, [r3, #36]	; 0x24
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2253      	movs	r2, #83	; 0x53
 800453c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800453e:	2513      	movs	r5, #19
 8004540:	197c      	adds	r4, r7, r5
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	0018      	movs	r0, r3
 8004546:	f000 f8a5 	bl	8004694 <RTC_EnterInitMode>
 800454a:	0003      	movs	r3, r0
 800454c:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800454e:	0028      	movs	r0, r5
 8004550:	183b      	adds	r3, r7, r0
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d10c      	bne.n	8004572 <HAL_RTC_SetDate+0xee>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	697a      	ldr	r2, [r7, #20]
 800455e:	4910      	ldr	r1, [pc, #64]	; (80045a0 <HAL_RTC_SetDate+0x11c>)
 8004560:	400a      	ands	r2, r1
 8004562:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004564:	183c      	adds	r4, r7, r0
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	0018      	movs	r0, r3
 800456a:	f000 f8d6 	bl	800471a <RTC_ExitInitMode>
 800456e:	0003      	movs	r3, r0
 8004570:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8004572:	2313      	movs	r3, #19
 8004574:	18fb      	adds	r3, r7, r3
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d102      	bne.n	8004582 <HAL_RTC_SetDate+0xfe>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2201      	movs	r2, #1
 8004580:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	22ff      	movs	r2, #255	; 0xff
 8004588:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	771a      	strb	r2, [r3, #28]

  return status;
 8004590:	2313      	movs	r3, #19
 8004592:	18fb      	adds	r3, r7, r3
 8004594:	781b      	ldrb	r3, [r3, #0]
}
 8004596:	0018      	movs	r0, r3
 8004598:	46bd      	mov	sp, r7
 800459a:	b006      	add	sp, #24
 800459c:	bdb0      	pop	{r4, r5, r7, pc}
 800459e:	46c0      	nop			; (mov r8, r8)
 80045a0:	00ffff3f 	.word	0x00ffff3f

080045a4 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b086      	sub	sp, #24
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80045b0:	2300      	movs	r3, #0
 80045b2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	4a21      	ldr	r2, [pc, #132]	; (8004640 <HAL_RTC_GetDate+0x9c>)
 80045bc:	4013      	ands	r3, r2
 80045be:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	0c1b      	lsrs	r3, r3, #16
 80045c4:	b2da      	uxtb	r2, r3
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	0a1b      	lsrs	r3, r3, #8
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	221f      	movs	r2, #31
 80045d2:	4013      	ands	r3, r2
 80045d4:	b2da      	uxtb	r2, r3
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	223f      	movs	r2, #63	; 0x3f
 80045e0:	4013      	ands	r3, r2
 80045e2:	b2da      	uxtb	r2, r3
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	0b5b      	lsrs	r3, r3, #13
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	2207      	movs	r2, #7
 80045f0:	4013      	ands	r3, r2
 80045f2:	b2da      	uxtb	r2, r3
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d11a      	bne.n	8004634 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	78db      	ldrb	r3, [r3, #3]
 8004602:	0018      	movs	r0, r3
 8004604:	f000 f8d3 	bl	80047ae <RTC_Bcd2ToByte>
 8004608:	0003      	movs	r3, r0
 800460a:	001a      	movs	r2, r3
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	785b      	ldrb	r3, [r3, #1]
 8004614:	0018      	movs	r0, r3
 8004616:	f000 f8ca 	bl	80047ae <RTC_Bcd2ToByte>
 800461a:	0003      	movs	r3, r0
 800461c:	001a      	movs	r2, r3
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	789b      	ldrb	r3, [r3, #2]
 8004626:	0018      	movs	r0, r3
 8004628:	f000 f8c1 	bl	80047ae <RTC_Bcd2ToByte>
 800462c:	0003      	movs	r3, r0
 800462e:	001a      	movs	r2, r3
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	0018      	movs	r0, r3
 8004638:	46bd      	mov	sp, r7
 800463a:	b006      	add	sp, #24
 800463c:	bd80      	pop	{r7, pc}
 800463e:	46c0      	nop			; (mov r8, r8)
 8004640:	00ffff3f 	.word	0x00ffff3f

08004644 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b084      	sub	sp, #16
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800464c:	2300      	movs	r3, #0
 800464e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a0e      	ldr	r2, [pc, #56]	; (8004690 <HAL_RTC_WaitForSynchro+0x4c>)
 8004656:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004658:	f7fd f904 	bl	8001864 <HAL_GetTick>
 800465c:	0003      	movs	r3, r0
 800465e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004660:	e00a      	b.n	8004678 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004662:	f7fd f8ff 	bl	8001864 <HAL_GetTick>
 8004666:	0002      	movs	r2, r0
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	1ad2      	subs	r2, r2, r3
 800466c:	23fa      	movs	r3, #250	; 0xfa
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	429a      	cmp	r2, r3
 8004672:	d901      	bls.n	8004678 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e006      	b.n	8004686 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	2220      	movs	r2, #32
 8004680:	4013      	ands	r3, r2
 8004682:	d0ee      	beq.n	8004662 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	0018      	movs	r0, r3
 8004688:	46bd      	mov	sp, r7
 800468a:	b004      	add	sp, #16
 800468c:	bd80      	pop	{r7, pc}
 800468e:	46c0      	nop			; (mov r8, r8)
 8004690:	00017959 	.word	0x00017959

08004694 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800469c:	2300      	movs	r3, #0
 800469e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80046a0:	230f      	movs	r3, #15
 80046a2:	18fb      	adds	r3, r7, r3
 80046a4:	2200      	movs	r2, #0
 80046a6:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	2240      	movs	r2, #64	; 0x40
 80046b0:	4013      	ands	r3, r2
 80046b2:	d12b      	bne.n	800470c <RTC_EnterInitMode+0x78>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	68da      	ldr	r2, [r3, #12]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2180      	movs	r1, #128	; 0x80
 80046c0:	430a      	orrs	r2, r1
 80046c2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80046c4:	f7fd f8ce 	bl	8001864 <HAL_GetTick>
 80046c8:	0003      	movs	r3, r0
 80046ca:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80046cc:	e013      	b.n	80046f6 <RTC_EnterInitMode+0x62>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80046ce:	f7fd f8c9 	bl	8001864 <HAL_GetTick>
 80046d2:	0002      	movs	r2, r0
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	1ad2      	subs	r2, r2, r3
 80046d8:	200f      	movs	r0, #15
 80046da:	183b      	adds	r3, r7, r0
 80046dc:	1839      	adds	r1, r7, r0
 80046de:	7809      	ldrb	r1, [r1, #0]
 80046e0:	7019      	strb	r1, [r3, #0]
 80046e2:	23fa      	movs	r3, #250	; 0xfa
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d905      	bls.n	80046f6 <RTC_EnterInitMode+0x62>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2204      	movs	r2, #4
 80046ee:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80046f0:	183b      	adds	r3, r7, r0
 80046f2:	2201      	movs	r2, #1
 80046f4:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	2240      	movs	r2, #64	; 0x40
 80046fe:	4013      	ands	r3, r2
 8004700:	d104      	bne.n	800470c <RTC_EnterInitMode+0x78>
 8004702:	230f      	movs	r3, #15
 8004704:	18fb      	adds	r3, r7, r3
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	2b01      	cmp	r3, #1
 800470a:	d1e0      	bne.n	80046ce <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 800470c:	230f      	movs	r3, #15
 800470e:	18fb      	adds	r3, r7, r3
 8004710:	781b      	ldrb	r3, [r3, #0]
}
 8004712:	0018      	movs	r0, r3
 8004714:	46bd      	mov	sp, r7
 8004716:	b004      	add	sp, #16
 8004718:	bd80      	pop	{r7, pc}

0800471a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800471a:	b590      	push	{r4, r7, lr}
 800471c:	b085      	sub	sp, #20
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004722:	240f      	movs	r4, #15
 8004724:	193b      	adds	r3, r7, r4
 8004726:	2200      	movs	r2, #0
 8004728:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68da      	ldr	r2, [r3, #12]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	2180      	movs	r1, #128	; 0x80
 8004736:	438a      	bics	r2, r1
 8004738:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	2220      	movs	r2, #32
 8004742:	4013      	ands	r3, r2
 8004744:	d10b      	bne.n	800475e <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	0018      	movs	r0, r3
 800474a:	f7ff ff7b 	bl	8004644 <HAL_RTC_WaitForSynchro>
 800474e:	1e03      	subs	r3, r0, #0
 8004750:	d005      	beq.n	800475e <RTC_ExitInitMode+0x44>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2204      	movs	r2, #4
 8004756:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8004758:	193b      	adds	r3, r7, r4
 800475a:	2201      	movs	r2, #1
 800475c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800475e:	230f      	movs	r3, #15
 8004760:	18fb      	adds	r3, r7, r3
 8004762:	781b      	ldrb	r3, [r3, #0]
}
 8004764:	0018      	movs	r0, r3
 8004766:	46bd      	mov	sp, r7
 8004768:	b005      	add	sp, #20
 800476a:	bd90      	pop	{r4, r7, pc}

0800476c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	0002      	movs	r2, r0
 8004774:	1dfb      	adds	r3, r7, #7
 8004776:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8004778:	2300      	movs	r3, #0
 800477a:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800477c:	e007      	b.n	800478e <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	3301      	adds	r3, #1
 8004782:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8004784:	1dfb      	adds	r3, r7, #7
 8004786:	1dfa      	adds	r2, r7, #7
 8004788:	7812      	ldrb	r2, [r2, #0]
 800478a:	3a0a      	subs	r2, #10
 800478c:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 800478e:	1dfb      	adds	r3, r7, #7
 8004790:	781b      	ldrb	r3, [r3, #0]
 8004792:	2b09      	cmp	r3, #9
 8004794:	d8f3      	bhi.n	800477e <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	b2db      	uxtb	r3, r3
 800479a:	011b      	lsls	r3, r3, #4
 800479c:	b2da      	uxtb	r2, r3
 800479e:	1dfb      	adds	r3, r7, #7
 80047a0:	781b      	ldrb	r3, [r3, #0]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	b2db      	uxtb	r3, r3
}
 80047a6:	0018      	movs	r0, r3
 80047a8:	46bd      	mov	sp, r7
 80047aa:	b004      	add	sp, #16
 80047ac:	bd80      	pop	{r7, pc}

080047ae <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80047ae:	b580      	push	{r7, lr}
 80047b0:	b084      	sub	sp, #16
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	0002      	movs	r2, r0
 80047b6:	1dfb      	adds	r3, r7, #7
 80047b8:	701a      	strb	r2, [r3, #0]
  uint32_t tens = 0U;
 80047ba:	2300      	movs	r3, #0
 80047bc:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80047be:	1dfb      	adds	r3, r7, #7
 80047c0:	781b      	ldrb	r3, [r3, #0]
 80047c2:	091b      	lsrs	r3, r3, #4
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	001a      	movs	r2, r3
 80047c8:	0013      	movs	r3, r2
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	189b      	adds	r3, r3, r2
 80047ce:	005b      	lsls	r3, r3, #1
 80047d0:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	b2da      	uxtb	r2, r3
 80047d6:	1dfb      	adds	r3, r7, #7
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	210f      	movs	r1, #15
 80047dc:	400b      	ands	r3, r1
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	18d3      	adds	r3, r2, r3
 80047e2:	b2db      	uxtb	r3, r3
}
 80047e4:	0018      	movs	r0, r3
 80047e6:	46bd      	mov	sp, r7
 80047e8:	b004      	add	sp, #16
 80047ea:	bd80      	pop	{r7, pc}

080047ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b082      	sub	sp, #8
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d101      	bne.n	80047fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e042      	b.n	8004884 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	223d      	movs	r2, #61	; 0x3d
 8004802:	5c9b      	ldrb	r3, [r3, r2]
 8004804:	b2db      	uxtb	r3, r3
 8004806:	2b00      	cmp	r3, #0
 8004808:	d107      	bne.n	800481a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	223c      	movs	r2, #60	; 0x3c
 800480e:	2100      	movs	r1, #0
 8004810:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	0018      	movs	r0, r3
 8004816:	f7fc fecf 	bl	80015b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	223d      	movs	r2, #61	; 0x3d
 800481e:	2102      	movs	r1, #2
 8004820:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	3304      	adds	r3, #4
 800482a:	0019      	movs	r1, r3
 800482c:	0010      	movs	r0, r2
 800482e:	f000 f9b5 	bl	8004b9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2246      	movs	r2, #70	; 0x46
 8004836:	2101      	movs	r1, #1
 8004838:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	223e      	movs	r2, #62	; 0x3e
 800483e:	2101      	movs	r1, #1
 8004840:	5499      	strb	r1, [r3, r2]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	223f      	movs	r2, #63	; 0x3f
 8004846:	2101      	movs	r1, #1
 8004848:	5499      	strb	r1, [r3, r2]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2240      	movs	r2, #64	; 0x40
 800484e:	2101      	movs	r1, #1
 8004850:	5499      	strb	r1, [r3, r2]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2241      	movs	r2, #65	; 0x41
 8004856:	2101      	movs	r1, #1
 8004858:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2242      	movs	r2, #66	; 0x42
 800485e:	2101      	movs	r1, #1
 8004860:	5499      	strb	r1, [r3, r2]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2243      	movs	r2, #67	; 0x43
 8004866:	2101      	movs	r1, #1
 8004868:	5499      	strb	r1, [r3, r2]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2244      	movs	r2, #68	; 0x44
 800486e:	2101      	movs	r1, #1
 8004870:	5499      	strb	r1, [r3, r2]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2245      	movs	r2, #69	; 0x45
 8004876:	2101      	movs	r1, #1
 8004878:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	223d      	movs	r2, #61	; 0x3d
 800487e:	2101      	movs	r1, #1
 8004880:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	0018      	movs	r0, r3
 8004886:	46bd      	mov	sp, r7
 8004888:	b002      	add	sp, #8
 800488a:	bd80      	pop	{r7, pc}

0800488c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	223d      	movs	r2, #61	; 0x3d
 8004898:	5c9b      	ldrb	r3, [r3, r2]
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b01      	cmp	r3, #1
 800489e:	d001      	beq.n	80048a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e03b      	b.n	800491c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	223d      	movs	r2, #61	; 0x3d
 80048a8:	2102      	movs	r1, #2
 80048aa:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68da      	ldr	r2, [r3, #12]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2101      	movs	r1, #1
 80048b8:	430a      	orrs	r2, r1
 80048ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a18      	ldr	r2, [pc, #96]	; (8004924 <HAL_TIM_Base_Start_IT+0x98>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d00f      	beq.n	80048e6 <HAL_TIM_Base_Start_IT+0x5a>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	2380      	movs	r3, #128	; 0x80
 80048cc:	05db      	lsls	r3, r3, #23
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d009      	beq.n	80048e6 <HAL_TIM_Base_Start_IT+0x5a>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a14      	ldr	r2, [pc, #80]	; (8004928 <HAL_TIM_Base_Start_IT+0x9c>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d004      	beq.n	80048e6 <HAL_TIM_Base_Start_IT+0x5a>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a12      	ldr	r2, [pc, #72]	; (800492c <HAL_TIM_Base_Start_IT+0xa0>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d111      	bne.n	800490a <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	2207      	movs	r2, #7
 80048ee:	4013      	ands	r3, r2
 80048f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2b06      	cmp	r3, #6
 80048f6:	d010      	beq.n	800491a <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2101      	movs	r1, #1
 8004904:	430a      	orrs	r2, r1
 8004906:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004908:	e007      	b.n	800491a <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2101      	movs	r1, #1
 8004916:	430a      	orrs	r2, r1
 8004918:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800491a:	2300      	movs	r3, #0
}
 800491c:	0018      	movs	r0, r3
 800491e:	46bd      	mov	sp, r7
 8004920:	b004      	add	sp, #16
 8004922:	bd80      	pop	{r7, pc}
 8004924:	40012c00 	.word	0x40012c00
 8004928:	40000400 	.word	0x40000400
 800492c:	40014000 	.word	0x40014000

08004930 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b082      	sub	sp, #8
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	2202      	movs	r2, #2
 8004940:	4013      	ands	r3, r2
 8004942:	2b02      	cmp	r3, #2
 8004944:	d124      	bne.n	8004990 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	2202      	movs	r2, #2
 800494e:	4013      	ands	r3, r2
 8004950:	2b02      	cmp	r3, #2
 8004952:	d11d      	bne.n	8004990 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2203      	movs	r2, #3
 800495a:	4252      	negs	r2, r2
 800495c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	2203      	movs	r2, #3
 800496c:	4013      	ands	r3, r2
 800496e:	d004      	beq.n	800497a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	0018      	movs	r0, r3
 8004974:	f000 f8fa 	bl	8004b6c <HAL_TIM_IC_CaptureCallback>
 8004978:	e007      	b.n	800498a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	0018      	movs	r0, r3
 800497e:	f000 f8ed 	bl	8004b5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	0018      	movs	r0, r3
 8004986:	f000 f8f9 	bl	8004b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	2204      	movs	r2, #4
 8004998:	4013      	ands	r3, r2
 800499a:	2b04      	cmp	r3, #4
 800499c:	d125      	bne.n	80049ea <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	2204      	movs	r2, #4
 80049a6:	4013      	ands	r3, r2
 80049a8:	2b04      	cmp	r3, #4
 80049aa:	d11e      	bne.n	80049ea <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2205      	movs	r2, #5
 80049b2:	4252      	negs	r2, r2
 80049b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2202      	movs	r2, #2
 80049ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	699a      	ldr	r2, [r3, #24]
 80049c2:	23c0      	movs	r3, #192	; 0xc0
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	4013      	ands	r3, r2
 80049c8:	d004      	beq.n	80049d4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	0018      	movs	r0, r3
 80049ce:	f000 f8cd 	bl	8004b6c <HAL_TIM_IC_CaptureCallback>
 80049d2:	e007      	b.n	80049e4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	0018      	movs	r0, r3
 80049d8:	f000 f8c0 	bl	8004b5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	0018      	movs	r0, r3
 80049e0:	f000 f8cc 	bl	8004b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	691b      	ldr	r3, [r3, #16]
 80049f0:	2208      	movs	r2, #8
 80049f2:	4013      	ands	r3, r2
 80049f4:	2b08      	cmp	r3, #8
 80049f6:	d124      	bne.n	8004a42 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	2208      	movs	r2, #8
 8004a00:	4013      	ands	r3, r2
 8004a02:	2b08      	cmp	r3, #8
 8004a04:	d11d      	bne.n	8004a42 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	2209      	movs	r2, #9
 8004a0c:	4252      	negs	r2, r2
 8004a0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2204      	movs	r2, #4
 8004a14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	69db      	ldr	r3, [r3, #28]
 8004a1c:	2203      	movs	r2, #3
 8004a1e:	4013      	ands	r3, r2
 8004a20:	d004      	beq.n	8004a2c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	0018      	movs	r0, r3
 8004a26:	f000 f8a1 	bl	8004b6c <HAL_TIM_IC_CaptureCallback>
 8004a2a:	e007      	b.n	8004a3c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	0018      	movs	r0, r3
 8004a30:	f000 f894 	bl	8004b5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	0018      	movs	r0, r3
 8004a38:	f000 f8a0 	bl	8004b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	2210      	movs	r2, #16
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	2b10      	cmp	r3, #16
 8004a4e:	d125      	bne.n	8004a9c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	2210      	movs	r2, #16
 8004a58:	4013      	ands	r3, r2
 8004a5a:	2b10      	cmp	r3, #16
 8004a5c:	d11e      	bne.n	8004a9c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	2211      	movs	r2, #17
 8004a64:	4252      	negs	r2, r2
 8004a66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2208      	movs	r2, #8
 8004a6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	69da      	ldr	r2, [r3, #28]
 8004a74:	23c0      	movs	r3, #192	; 0xc0
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	4013      	ands	r3, r2
 8004a7a:	d004      	beq.n	8004a86 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	0018      	movs	r0, r3
 8004a80:	f000 f874 	bl	8004b6c <HAL_TIM_IC_CaptureCallback>
 8004a84:	e007      	b.n	8004a96 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	0018      	movs	r0, r3
 8004a8a:	f000 f867 	bl	8004b5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	0018      	movs	r0, r3
 8004a92:	f000 f873 	bl	8004b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d10f      	bne.n	8004aca <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d108      	bne.n	8004aca <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2202      	movs	r2, #2
 8004abe:	4252      	negs	r2, r2
 8004ac0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	f7fb ff77 	bl	80009b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	2280      	movs	r2, #128	; 0x80
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	2b80      	cmp	r3, #128	; 0x80
 8004ad6:	d10f      	bne.n	8004af8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	2280      	movs	r2, #128	; 0x80
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	2b80      	cmp	r3, #128	; 0x80
 8004ae4:	d108      	bne.n	8004af8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2281      	movs	r2, #129	; 0x81
 8004aec:	4252      	negs	r2, r2
 8004aee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	0018      	movs	r0, r3
 8004af4:	f000 f938 	bl	8004d68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	691b      	ldr	r3, [r3, #16]
 8004afe:	2240      	movs	r2, #64	; 0x40
 8004b00:	4013      	ands	r3, r2
 8004b02:	2b40      	cmp	r3, #64	; 0x40
 8004b04:	d10f      	bne.n	8004b26 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	2240      	movs	r2, #64	; 0x40
 8004b0e:	4013      	ands	r3, r2
 8004b10:	2b40      	cmp	r3, #64	; 0x40
 8004b12:	d108      	bne.n	8004b26 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2241      	movs	r2, #65	; 0x41
 8004b1a:	4252      	negs	r2, r2
 8004b1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	0018      	movs	r0, r3
 8004b22:	f000 f833 	bl	8004b8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	4013      	ands	r3, r2
 8004b30:	2b20      	cmp	r3, #32
 8004b32:	d10f      	bne.n	8004b54 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	2b20      	cmp	r3, #32
 8004b40:	d108      	bne.n	8004b54 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2221      	movs	r2, #33	; 0x21
 8004b48:	4252      	negs	r2, r2
 8004b4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	0018      	movs	r0, r3
 8004b50:	f000 f902 	bl	8004d58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b54:	46c0      	nop			; (mov r8, r8)
 8004b56:	46bd      	mov	sp, r7
 8004b58:	b002      	add	sp, #8
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b64:	46c0      	nop			; (mov r8, r8)
 8004b66:	46bd      	mov	sp, r7
 8004b68:	b002      	add	sp, #8
 8004b6a:	bd80      	pop	{r7, pc}

08004b6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b082      	sub	sp, #8
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b74:	46c0      	nop			; (mov r8, r8)
 8004b76:	46bd      	mov	sp, r7
 8004b78:	b002      	add	sp, #8
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b84:	46c0      	nop			; (mov r8, r8)
 8004b86:	46bd      	mov	sp, r7
 8004b88:	b002      	add	sp, #8
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b082      	sub	sp, #8
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b94:	46c0      	nop			; (mov r8, r8)
 8004b96:	46bd      	mov	sp, r7
 8004b98:	b002      	add	sp, #8
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4a34      	ldr	r2, [pc, #208]	; (8004c80 <TIM_Base_SetConfig+0xe4>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d008      	beq.n	8004bc6 <TIM_Base_SetConfig+0x2a>
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	2380      	movs	r3, #128	; 0x80
 8004bb8:	05db      	lsls	r3, r3, #23
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	d003      	beq.n	8004bc6 <TIM_Base_SetConfig+0x2a>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a30      	ldr	r2, [pc, #192]	; (8004c84 <TIM_Base_SetConfig+0xe8>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d108      	bne.n	8004bd8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2270      	movs	r2, #112	; 0x70
 8004bca:	4393      	bics	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	4a29      	ldr	r2, [pc, #164]	; (8004c80 <TIM_Base_SetConfig+0xe4>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d018      	beq.n	8004c12 <TIM_Base_SetConfig+0x76>
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	2380      	movs	r3, #128	; 0x80
 8004be4:	05db      	lsls	r3, r3, #23
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d013      	beq.n	8004c12 <TIM_Base_SetConfig+0x76>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a25      	ldr	r2, [pc, #148]	; (8004c84 <TIM_Base_SetConfig+0xe8>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d00f      	beq.n	8004c12 <TIM_Base_SetConfig+0x76>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a24      	ldr	r2, [pc, #144]	; (8004c88 <TIM_Base_SetConfig+0xec>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d00b      	beq.n	8004c12 <TIM_Base_SetConfig+0x76>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a23      	ldr	r2, [pc, #140]	; (8004c8c <TIM_Base_SetConfig+0xf0>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d007      	beq.n	8004c12 <TIM_Base_SetConfig+0x76>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a22      	ldr	r2, [pc, #136]	; (8004c90 <TIM_Base_SetConfig+0xf4>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d003      	beq.n	8004c12 <TIM_Base_SetConfig+0x76>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a21      	ldr	r2, [pc, #132]	; (8004c94 <TIM_Base_SetConfig+0xf8>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d108      	bne.n	8004c24 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	4a20      	ldr	r2, [pc, #128]	; (8004c98 <TIM_Base_SetConfig+0xfc>)
 8004c16:	4013      	ands	r3, r2
 8004c18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	68fa      	ldr	r2, [r7, #12]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2280      	movs	r2, #128	; 0x80
 8004c28:	4393      	bics	r3, r2
 8004c2a:	001a      	movs	r2, r3
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	695b      	ldr	r3, [r3, #20]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	689a      	ldr	r2, [r3, #8]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a0c      	ldr	r2, [pc, #48]	; (8004c80 <TIM_Base_SetConfig+0xe4>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d00b      	beq.n	8004c6a <TIM_Base_SetConfig+0xce>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a0d      	ldr	r2, [pc, #52]	; (8004c8c <TIM_Base_SetConfig+0xf0>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d007      	beq.n	8004c6a <TIM_Base_SetConfig+0xce>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a0c      	ldr	r2, [pc, #48]	; (8004c90 <TIM_Base_SetConfig+0xf4>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d003      	beq.n	8004c6a <TIM_Base_SetConfig+0xce>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a0b      	ldr	r2, [pc, #44]	; (8004c94 <TIM_Base_SetConfig+0xf8>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d103      	bne.n	8004c72 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	691a      	ldr	r2, [r3, #16]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2201      	movs	r2, #1
 8004c76:	615a      	str	r2, [r3, #20]
}
 8004c78:	46c0      	nop			; (mov r8, r8)
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	b004      	add	sp, #16
 8004c7e:	bd80      	pop	{r7, pc}
 8004c80:	40012c00 	.word	0x40012c00
 8004c84:	40000400 	.word	0x40000400
 8004c88:	40002000 	.word	0x40002000
 8004c8c:	40014000 	.word	0x40014000
 8004c90:	40014400 	.word	0x40014400
 8004c94:	40014800 	.word	0x40014800
 8004c98:	fffffcff 	.word	0xfffffcff

08004c9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b084      	sub	sp, #16
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	223c      	movs	r2, #60	; 0x3c
 8004caa:	5c9b      	ldrb	r3, [r3, r2]
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d101      	bne.n	8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004cb0:	2302      	movs	r3, #2
 8004cb2:	e047      	b.n	8004d44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	223c      	movs	r2, #60	; 0x3c
 8004cb8:	2101      	movs	r1, #1
 8004cba:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	223d      	movs	r2, #61	; 0x3d
 8004cc0:	2102      	movs	r1, #2
 8004cc2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2270      	movs	r2, #112	; 0x70
 8004cd8:	4393      	bics	r3, r2
 8004cda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	68fa      	ldr	r2, [r7, #12]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a16      	ldr	r2, [pc, #88]	; (8004d4c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d00f      	beq.n	8004d18 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	2380      	movs	r3, #128	; 0x80
 8004cfe:	05db      	lsls	r3, r3, #23
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d009      	beq.n	8004d18 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a11      	ldr	r2, [pc, #68]	; (8004d50 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d004      	beq.n	8004d18 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a10      	ldr	r2, [pc, #64]	; (8004d54 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d10c      	bne.n	8004d32 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	2280      	movs	r2, #128	; 0x80
 8004d1c:	4393      	bics	r3, r2
 8004d1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	68ba      	ldr	r2, [r7, #8]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	68ba      	ldr	r2, [r7, #8]
 8004d30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	223d      	movs	r2, #61	; 0x3d
 8004d36:	2101      	movs	r1, #1
 8004d38:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	223c      	movs	r2, #60	; 0x3c
 8004d3e:	2100      	movs	r1, #0
 8004d40:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d42:	2300      	movs	r3, #0
}
 8004d44:	0018      	movs	r0, r3
 8004d46:	46bd      	mov	sp, r7
 8004d48:	b004      	add	sp, #16
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	40012c00 	.word	0x40012c00
 8004d50:	40000400 	.word	0x40000400
 8004d54:	40014000 	.word	0x40014000

08004d58 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d60:	46c0      	nop			; (mov r8, r8)
 8004d62:	46bd      	mov	sp, r7
 8004d64:	b002      	add	sp, #8
 8004d66:	bd80      	pop	{r7, pc}

08004d68 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b082      	sub	sp, #8
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d70:	46c0      	nop			; (mov r8, r8)
 8004d72:	46bd      	mov	sp, r7
 8004d74:	b002      	add	sp, #8
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d101      	bne.n	8004d8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e044      	b.n	8004e14 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d107      	bne.n	8004da2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2278      	movs	r2, #120	; 0x78
 8004d96:	2100      	movs	r1, #0
 8004d98:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	0018      	movs	r0, r3
 8004d9e:	f7fc fc31 	bl	8001604 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2224      	movs	r2, #36	; 0x24
 8004da6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2101      	movs	r1, #1
 8004db4:	438a      	bics	r2, r1
 8004db6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	0018      	movs	r0, r3
 8004dbc:	f000 f9a4 	bl	8005108 <UART_SetConfig>
 8004dc0:	0003      	movs	r3, r0
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d101      	bne.n	8004dca <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e024      	b.n	8004e14 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d003      	beq.n	8004dda <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	0018      	movs	r0, r3
 8004dd6:	f000 fad7 	bl	8005388 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	685a      	ldr	r2, [r3, #4]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	490d      	ldr	r1, [pc, #52]	; (8004e1c <HAL_UART_Init+0xa4>)
 8004de6:	400a      	ands	r2, r1
 8004de8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	689a      	ldr	r2, [r3, #8]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	212a      	movs	r1, #42	; 0x2a
 8004df6:	438a      	bics	r2, r1
 8004df8:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2101      	movs	r1, #1
 8004e06:	430a      	orrs	r2, r1
 8004e08:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	0018      	movs	r0, r3
 8004e0e:	f000 fb6f 	bl	80054f0 <UART_CheckIdleState>
 8004e12:	0003      	movs	r3, r0
}
 8004e14:	0018      	movs	r0, r3
 8004e16:	46bd      	mov	sp, r7
 8004e18:	b002      	add	sp, #8
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	ffffb7ff 	.word	0xffffb7ff

08004e20 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b08a      	sub	sp, #40	; 0x28
 8004e24:	af02      	add	r7, sp, #8
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	603b      	str	r3, [r7, #0]
 8004e2c:	1dbb      	adds	r3, r7, #6
 8004e2e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e34:	2b20      	cmp	r3, #32
 8004e36:	d000      	beq.n	8004e3a <HAL_UART_Transmit+0x1a>
 8004e38:	e08d      	b.n	8004f56 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d003      	beq.n	8004e48 <HAL_UART_Transmit+0x28>
 8004e40:	1dbb      	adds	r3, r7, #6
 8004e42:	881b      	ldrh	r3, [r3, #0]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d101      	bne.n	8004e4c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e085      	b.n	8004f58 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	689a      	ldr	r2, [r3, #8]
 8004e50:	2380      	movs	r3, #128	; 0x80
 8004e52:	015b      	lsls	r3, r3, #5
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d109      	bne.n	8004e6c <HAL_UART_Transmit+0x4c>
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	691b      	ldr	r3, [r3, #16]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d105      	bne.n	8004e6c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	2201      	movs	r2, #1
 8004e64:	4013      	ands	r3, r2
 8004e66:	d001      	beq.n	8004e6c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e075      	b.n	8004f58 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2284      	movs	r2, #132	; 0x84
 8004e70:	2100      	movs	r1, #0
 8004e72:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2221      	movs	r2, #33	; 0x21
 8004e78:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e7a:	f7fc fcf3 	bl	8001864 <HAL_GetTick>
 8004e7e:	0003      	movs	r3, r0
 8004e80:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	1dba      	adds	r2, r7, #6
 8004e86:	2150      	movs	r1, #80	; 0x50
 8004e88:	8812      	ldrh	r2, [r2, #0]
 8004e8a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	1dba      	adds	r2, r7, #6
 8004e90:	2152      	movs	r1, #82	; 0x52
 8004e92:	8812      	ldrh	r2, [r2, #0]
 8004e94:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	689a      	ldr	r2, [r3, #8]
 8004e9a:	2380      	movs	r3, #128	; 0x80
 8004e9c:	015b      	lsls	r3, r3, #5
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d108      	bne.n	8004eb4 <HAL_UART_Transmit+0x94>
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d104      	bne.n	8004eb4 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	61bb      	str	r3, [r7, #24]
 8004eb2:	e003      	b.n	8004ebc <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ebc:	e030      	b.n	8004f20 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ebe:	697a      	ldr	r2, [r7, #20]
 8004ec0:	68f8      	ldr	r0, [r7, #12]
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	9300      	str	r3, [sp, #0]
 8004ec6:	0013      	movs	r3, r2
 8004ec8:	2200      	movs	r2, #0
 8004eca:	2180      	movs	r1, #128	; 0x80
 8004ecc:	f000 fbb8 	bl	8005640 <UART_WaitOnFlagUntilTimeout>
 8004ed0:	1e03      	subs	r3, r0, #0
 8004ed2:	d004      	beq.n	8004ede <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e03c      	b.n	8004f58 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 8004ede:	69fb      	ldr	r3, [r7, #28]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d10b      	bne.n	8004efc <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	881a      	ldrh	r2, [r3, #0]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	05d2      	lsls	r2, r2, #23
 8004eee:	0dd2      	lsrs	r2, r2, #23
 8004ef0:	b292      	uxth	r2, r2
 8004ef2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	3302      	adds	r3, #2
 8004ef8:	61bb      	str	r3, [r7, #24]
 8004efa:	e008      	b.n	8004f0e <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	781a      	ldrb	r2, [r3, #0]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	b292      	uxth	r2, r2
 8004f06:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	3301      	adds	r3, #1
 8004f0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2252      	movs	r2, #82	; 0x52
 8004f12:	5a9b      	ldrh	r3, [r3, r2]
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	3b01      	subs	r3, #1
 8004f18:	b299      	uxth	r1, r3
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2252      	movs	r2, #82	; 0x52
 8004f1e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2252      	movs	r2, #82	; 0x52
 8004f24:	5a9b      	ldrh	r3, [r3, r2]
 8004f26:	b29b      	uxth	r3, r3
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d1c8      	bne.n	8004ebe <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f2c:	697a      	ldr	r2, [r7, #20]
 8004f2e:	68f8      	ldr	r0, [r7, #12]
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	9300      	str	r3, [sp, #0]
 8004f34:	0013      	movs	r3, r2
 8004f36:	2200      	movs	r2, #0
 8004f38:	2140      	movs	r1, #64	; 0x40
 8004f3a:	f000 fb81 	bl	8005640 <UART_WaitOnFlagUntilTimeout>
 8004f3e:	1e03      	subs	r3, r0, #0
 8004f40:	d004      	beq.n	8004f4c <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2220      	movs	r2, #32
 8004f46:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e005      	b.n	8004f58 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2220      	movs	r2, #32
 8004f50:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004f52:	2300      	movs	r3, #0
 8004f54:	e000      	b.n	8004f58 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 8004f56:	2302      	movs	r3, #2
  }
}
 8004f58:	0018      	movs	r0, r3
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	b008      	add	sp, #32
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b08a      	sub	sp, #40	; 0x28
 8004f64:	af02      	add	r7, sp, #8
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	603b      	str	r3, [r7, #0]
 8004f6c:	1dbb      	adds	r3, r7, #6
 8004f6e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2280      	movs	r2, #128	; 0x80
 8004f74:	589b      	ldr	r3, [r3, r2]
 8004f76:	2b20      	cmp	r3, #32
 8004f78:	d000      	beq.n	8004f7c <HAL_UART_Receive+0x1c>
 8004f7a:	e0bd      	b.n	80050f8 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d003      	beq.n	8004f8a <HAL_UART_Receive+0x2a>
 8004f82:	1dbb      	adds	r3, r7, #6
 8004f84:	881b      	ldrh	r3, [r3, #0]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d101      	bne.n	8004f8e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e0b5      	b.n	80050fa <HAL_UART_Receive+0x19a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	689a      	ldr	r2, [r3, #8]
 8004f92:	2380      	movs	r3, #128	; 0x80
 8004f94:	015b      	lsls	r3, r3, #5
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d109      	bne.n	8004fae <HAL_UART_Receive+0x4e>
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d105      	bne.n	8004fae <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	d001      	beq.n	8004fae <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e0a5      	b.n	80050fa <HAL_UART_Receive+0x19a>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2284      	movs	r2, #132	; 0x84
 8004fb2:	2100      	movs	r1, #0
 8004fb4:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2280      	movs	r2, #128	; 0x80
 8004fba:	2122      	movs	r1, #34	; 0x22
 8004fbc:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fc4:	f7fc fc4e 	bl	8001864 <HAL_GetTick>
 8004fc8:	0003      	movs	r3, r0
 8004fca:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	1dba      	adds	r2, r7, #6
 8004fd0:	2158      	movs	r1, #88	; 0x58
 8004fd2:	8812      	ldrh	r2, [r2, #0]
 8004fd4:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	1dba      	adds	r2, r7, #6
 8004fda:	215a      	movs	r1, #90	; 0x5a
 8004fdc:	8812      	ldrh	r2, [r2, #0]
 8004fde:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	689a      	ldr	r2, [r3, #8]
 8004fe4:	2380      	movs	r3, #128	; 0x80
 8004fe6:	015b      	lsls	r3, r3, #5
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d10d      	bne.n	8005008 <HAL_UART_Receive+0xa8>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d104      	bne.n	8004ffe <HAL_UART_Receive+0x9e>
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	225c      	movs	r2, #92	; 0x5c
 8004ff8:	4942      	ldr	r1, [pc, #264]	; (8005104 <HAL_UART_Receive+0x1a4>)
 8004ffa:	5299      	strh	r1, [r3, r2]
 8004ffc:	e01a      	b.n	8005034 <HAL_UART_Receive+0xd4>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	225c      	movs	r2, #92	; 0x5c
 8005002:	21ff      	movs	r1, #255	; 0xff
 8005004:	5299      	strh	r1, [r3, r2]
 8005006:	e015      	b.n	8005034 <HAL_UART_Receive+0xd4>
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d10d      	bne.n	800502c <HAL_UART_Receive+0xcc>
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	691b      	ldr	r3, [r3, #16]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d104      	bne.n	8005022 <HAL_UART_Receive+0xc2>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	225c      	movs	r2, #92	; 0x5c
 800501c:	21ff      	movs	r1, #255	; 0xff
 800501e:	5299      	strh	r1, [r3, r2]
 8005020:	e008      	b.n	8005034 <HAL_UART_Receive+0xd4>
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	225c      	movs	r2, #92	; 0x5c
 8005026:	217f      	movs	r1, #127	; 0x7f
 8005028:	5299      	strh	r1, [r3, r2]
 800502a:	e003      	b.n	8005034 <HAL_UART_Receive+0xd4>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	225c      	movs	r2, #92	; 0x5c
 8005030:	2100      	movs	r1, #0
 8005032:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8005034:	2312      	movs	r3, #18
 8005036:	18fb      	adds	r3, r7, r3
 8005038:	68fa      	ldr	r2, [r7, #12]
 800503a:	215c      	movs	r1, #92	; 0x5c
 800503c:	5a52      	ldrh	r2, [r2, r1]
 800503e:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	689a      	ldr	r2, [r3, #8]
 8005044:	2380      	movs	r3, #128	; 0x80
 8005046:	015b      	lsls	r3, r3, #5
 8005048:	429a      	cmp	r2, r3
 800504a:	d108      	bne.n	800505e <HAL_UART_Receive+0xfe>
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	691b      	ldr	r3, [r3, #16]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d104      	bne.n	800505e <HAL_UART_Receive+0xfe>
    {
      pdata8bits  = NULL;
 8005054:	2300      	movs	r3, #0
 8005056:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	61bb      	str	r3, [r7, #24]
 800505c:	e003      	b.n	8005066 <HAL_UART_Receive+0x106>
    }
    else
    {
      pdata8bits  = pData;
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005062:	2300      	movs	r3, #0
 8005064:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005066:	e03b      	b.n	80050e0 <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005068:	697a      	ldr	r2, [r7, #20]
 800506a:	68f8      	ldr	r0, [r7, #12]
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	9300      	str	r3, [sp, #0]
 8005070:	0013      	movs	r3, r2
 8005072:	2200      	movs	r2, #0
 8005074:	2120      	movs	r1, #32
 8005076:	f000 fae3 	bl	8005640 <UART_WaitOnFlagUntilTimeout>
 800507a:	1e03      	subs	r3, r0, #0
 800507c:	d005      	beq.n	800508a <HAL_UART_Receive+0x12a>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2280      	movs	r2, #128	; 0x80
 8005082:	2120      	movs	r1, #32
 8005084:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e037      	b.n	80050fa <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d10e      	bne.n	80050ae <HAL_UART_Receive+0x14e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005096:	b29b      	uxth	r3, r3
 8005098:	2212      	movs	r2, #18
 800509a:	18ba      	adds	r2, r7, r2
 800509c:	8812      	ldrh	r2, [r2, #0]
 800509e:	4013      	ands	r3, r2
 80050a0:	b29a      	uxth	r2, r3
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	3302      	adds	r3, #2
 80050aa:	61bb      	str	r3, [r7, #24]
 80050ac:	e00f      	b.n	80050ce <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	2212      	movs	r2, #18
 80050ba:	18ba      	adds	r2, r7, r2
 80050bc:	8812      	ldrh	r2, [r2, #0]
 80050be:	b2d2      	uxtb	r2, r2
 80050c0:	4013      	ands	r3, r2
 80050c2:	b2da      	uxtb	r2, r3
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	3301      	adds	r3, #1
 80050cc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	225a      	movs	r2, #90	; 0x5a
 80050d2:	5a9b      	ldrh	r3, [r3, r2]
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	3b01      	subs	r3, #1
 80050d8:	b299      	uxth	r1, r3
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	225a      	movs	r2, #90	; 0x5a
 80050de:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	225a      	movs	r2, #90	; 0x5a
 80050e4:	5a9b      	ldrh	r3, [r3, r2]
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d1bd      	bne.n	8005068 <HAL_UART_Receive+0x108>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2280      	movs	r2, #128	; 0x80
 80050f0:	2120      	movs	r1, #32
 80050f2:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80050f4:	2300      	movs	r3, #0
 80050f6:	e000      	b.n	80050fa <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 80050f8:	2302      	movs	r3, #2
  }
}
 80050fa:	0018      	movs	r0, r3
 80050fc:	46bd      	mov	sp, r7
 80050fe:	b008      	add	sp, #32
 8005100:	bd80      	pop	{r7, pc}
 8005102:	46c0      	nop			; (mov r8, r8)
 8005104:	000001ff 	.word	0x000001ff

08005108 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b088      	sub	sp, #32
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005110:	231e      	movs	r3, #30
 8005112:	18fb      	adds	r3, r7, r3
 8005114:	2200      	movs	r2, #0
 8005116:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	689a      	ldr	r2, [r3, #8]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	691b      	ldr	r3, [r3, #16]
 8005120:	431a      	orrs	r2, r3
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	695b      	ldr	r3, [r3, #20]
 8005126:	431a      	orrs	r2, r3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	69db      	ldr	r3, [r3, #28]
 800512c:	4313      	orrs	r3, r2
 800512e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a8d      	ldr	r2, [pc, #564]	; (800536c <UART_SetConfig+0x264>)
 8005138:	4013      	ands	r3, r2
 800513a:	0019      	movs	r1, r3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	697a      	ldr	r2, [r7, #20]
 8005142:	430a      	orrs	r2, r1
 8005144:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	4a88      	ldr	r2, [pc, #544]	; (8005370 <UART_SetConfig+0x268>)
 800514e:	4013      	ands	r3, r2
 8005150:	0019      	movs	r1, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	68da      	ldr	r2, [r3, #12]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	430a      	orrs	r2, r1
 800515c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	699b      	ldr	r3, [r3, #24]
 8005162:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6a1b      	ldr	r3, [r3, #32]
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	4313      	orrs	r3, r2
 800516c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	4a7f      	ldr	r2, [pc, #508]	; (8005374 <UART_SetConfig+0x26c>)
 8005176:	4013      	ands	r3, r2
 8005178:	0019      	movs	r1, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	697a      	ldr	r2, [r7, #20]
 8005180:	430a      	orrs	r2, r1
 8005182:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a7b      	ldr	r2, [pc, #492]	; (8005378 <UART_SetConfig+0x270>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d127      	bne.n	80051de <UART_SetConfig+0xd6>
 800518e:	4b7b      	ldr	r3, [pc, #492]	; (800537c <UART_SetConfig+0x274>)
 8005190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005192:	2203      	movs	r2, #3
 8005194:	4013      	ands	r3, r2
 8005196:	2b03      	cmp	r3, #3
 8005198:	d00d      	beq.n	80051b6 <UART_SetConfig+0xae>
 800519a:	d81b      	bhi.n	80051d4 <UART_SetConfig+0xcc>
 800519c:	2b02      	cmp	r3, #2
 800519e:	d014      	beq.n	80051ca <UART_SetConfig+0xc2>
 80051a0:	d818      	bhi.n	80051d4 <UART_SetConfig+0xcc>
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d002      	beq.n	80051ac <UART_SetConfig+0xa4>
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d00a      	beq.n	80051c0 <UART_SetConfig+0xb8>
 80051aa:	e013      	b.n	80051d4 <UART_SetConfig+0xcc>
 80051ac:	231f      	movs	r3, #31
 80051ae:	18fb      	adds	r3, r7, r3
 80051b0:	2200      	movs	r2, #0
 80051b2:	701a      	strb	r2, [r3, #0]
 80051b4:	e021      	b.n	80051fa <UART_SetConfig+0xf2>
 80051b6:	231f      	movs	r3, #31
 80051b8:	18fb      	adds	r3, r7, r3
 80051ba:	2202      	movs	r2, #2
 80051bc:	701a      	strb	r2, [r3, #0]
 80051be:	e01c      	b.n	80051fa <UART_SetConfig+0xf2>
 80051c0:	231f      	movs	r3, #31
 80051c2:	18fb      	adds	r3, r7, r3
 80051c4:	2204      	movs	r2, #4
 80051c6:	701a      	strb	r2, [r3, #0]
 80051c8:	e017      	b.n	80051fa <UART_SetConfig+0xf2>
 80051ca:	231f      	movs	r3, #31
 80051cc:	18fb      	adds	r3, r7, r3
 80051ce:	2208      	movs	r2, #8
 80051d0:	701a      	strb	r2, [r3, #0]
 80051d2:	e012      	b.n	80051fa <UART_SetConfig+0xf2>
 80051d4:	231f      	movs	r3, #31
 80051d6:	18fb      	adds	r3, r7, r3
 80051d8:	2210      	movs	r2, #16
 80051da:	701a      	strb	r2, [r3, #0]
 80051dc:	e00d      	b.n	80051fa <UART_SetConfig+0xf2>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a67      	ldr	r2, [pc, #412]	; (8005380 <UART_SetConfig+0x278>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d104      	bne.n	80051f2 <UART_SetConfig+0xea>
 80051e8:	231f      	movs	r3, #31
 80051ea:	18fb      	adds	r3, r7, r3
 80051ec:	2200      	movs	r2, #0
 80051ee:	701a      	strb	r2, [r3, #0]
 80051f0:	e003      	b.n	80051fa <UART_SetConfig+0xf2>
 80051f2:	231f      	movs	r3, #31
 80051f4:	18fb      	adds	r3, r7, r3
 80051f6:	2210      	movs	r2, #16
 80051f8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	69da      	ldr	r2, [r3, #28]
 80051fe:	2380      	movs	r3, #128	; 0x80
 8005200:	021b      	lsls	r3, r3, #8
 8005202:	429a      	cmp	r2, r3
 8005204:	d15c      	bne.n	80052c0 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8005206:	231f      	movs	r3, #31
 8005208:	18fb      	adds	r3, r7, r3
 800520a:	781b      	ldrb	r3, [r3, #0]
 800520c:	2b08      	cmp	r3, #8
 800520e:	d015      	beq.n	800523c <UART_SetConfig+0x134>
 8005210:	dc18      	bgt.n	8005244 <UART_SetConfig+0x13c>
 8005212:	2b04      	cmp	r3, #4
 8005214:	d00d      	beq.n	8005232 <UART_SetConfig+0x12a>
 8005216:	dc15      	bgt.n	8005244 <UART_SetConfig+0x13c>
 8005218:	2b00      	cmp	r3, #0
 800521a:	d002      	beq.n	8005222 <UART_SetConfig+0x11a>
 800521c:	2b02      	cmp	r3, #2
 800521e:	d005      	beq.n	800522c <UART_SetConfig+0x124>
 8005220:	e010      	b.n	8005244 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005222:	f7fe fe9f 	bl	8003f64 <HAL_RCC_GetPCLK1Freq>
 8005226:	0003      	movs	r3, r0
 8005228:	61bb      	str	r3, [r7, #24]
        break;
 800522a:	e012      	b.n	8005252 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800522c:	4b55      	ldr	r3, [pc, #340]	; (8005384 <UART_SetConfig+0x27c>)
 800522e:	61bb      	str	r3, [r7, #24]
        break;
 8005230:	e00f      	b.n	8005252 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005232:	f7fe fe37 	bl	8003ea4 <HAL_RCC_GetSysClockFreq>
 8005236:	0003      	movs	r3, r0
 8005238:	61bb      	str	r3, [r7, #24]
        break;
 800523a:	e00a      	b.n	8005252 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800523c:	2380      	movs	r3, #128	; 0x80
 800523e:	021b      	lsls	r3, r3, #8
 8005240:	61bb      	str	r3, [r7, #24]
        break;
 8005242:	e006      	b.n	8005252 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8005244:	2300      	movs	r3, #0
 8005246:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005248:	231e      	movs	r3, #30
 800524a:	18fb      	adds	r3, r7, r3
 800524c:	2201      	movs	r2, #1
 800524e:	701a      	strb	r2, [r3, #0]
        break;
 8005250:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d100      	bne.n	800525a <UART_SetConfig+0x152>
 8005258:	e07a      	b.n	8005350 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	005a      	lsls	r2, r3, #1
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	085b      	lsrs	r3, r3, #1
 8005264:	18d2      	adds	r2, r2, r3
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	0019      	movs	r1, r3
 800526c:	0010      	movs	r0, r2
 800526e:	f7fa ff55 	bl	800011c <__udivsi3>
 8005272:	0003      	movs	r3, r0
 8005274:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	2b0f      	cmp	r3, #15
 800527a:	d91c      	bls.n	80052b6 <UART_SetConfig+0x1ae>
 800527c:	693a      	ldr	r2, [r7, #16]
 800527e:	2380      	movs	r3, #128	; 0x80
 8005280:	025b      	lsls	r3, r3, #9
 8005282:	429a      	cmp	r2, r3
 8005284:	d217      	bcs.n	80052b6 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	b29a      	uxth	r2, r3
 800528a:	200e      	movs	r0, #14
 800528c:	183b      	adds	r3, r7, r0
 800528e:	210f      	movs	r1, #15
 8005290:	438a      	bics	r2, r1
 8005292:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	085b      	lsrs	r3, r3, #1
 8005298:	b29b      	uxth	r3, r3
 800529a:	2207      	movs	r2, #7
 800529c:	4013      	ands	r3, r2
 800529e:	b299      	uxth	r1, r3
 80052a0:	183b      	adds	r3, r7, r0
 80052a2:	183a      	adds	r2, r7, r0
 80052a4:	8812      	ldrh	r2, [r2, #0]
 80052a6:	430a      	orrs	r2, r1
 80052a8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	183a      	adds	r2, r7, r0
 80052b0:	8812      	ldrh	r2, [r2, #0]
 80052b2:	60da      	str	r2, [r3, #12]
 80052b4:	e04c      	b.n	8005350 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80052b6:	231e      	movs	r3, #30
 80052b8:	18fb      	adds	r3, r7, r3
 80052ba:	2201      	movs	r2, #1
 80052bc:	701a      	strb	r2, [r3, #0]
 80052be:	e047      	b.n	8005350 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052c0:	231f      	movs	r3, #31
 80052c2:	18fb      	adds	r3, r7, r3
 80052c4:	781b      	ldrb	r3, [r3, #0]
 80052c6:	2b08      	cmp	r3, #8
 80052c8:	d015      	beq.n	80052f6 <UART_SetConfig+0x1ee>
 80052ca:	dc18      	bgt.n	80052fe <UART_SetConfig+0x1f6>
 80052cc:	2b04      	cmp	r3, #4
 80052ce:	d00d      	beq.n	80052ec <UART_SetConfig+0x1e4>
 80052d0:	dc15      	bgt.n	80052fe <UART_SetConfig+0x1f6>
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d002      	beq.n	80052dc <UART_SetConfig+0x1d4>
 80052d6:	2b02      	cmp	r3, #2
 80052d8:	d005      	beq.n	80052e6 <UART_SetConfig+0x1de>
 80052da:	e010      	b.n	80052fe <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052dc:	f7fe fe42 	bl	8003f64 <HAL_RCC_GetPCLK1Freq>
 80052e0:	0003      	movs	r3, r0
 80052e2:	61bb      	str	r3, [r7, #24]
        break;
 80052e4:	e012      	b.n	800530c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052e6:	4b27      	ldr	r3, [pc, #156]	; (8005384 <UART_SetConfig+0x27c>)
 80052e8:	61bb      	str	r3, [r7, #24]
        break;
 80052ea:	e00f      	b.n	800530c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052ec:	f7fe fdda 	bl	8003ea4 <HAL_RCC_GetSysClockFreq>
 80052f0:	0003      	movs	r3, r0
 80052f2:	61bb      	str	r3, [r7, #24]
        break;
 80052f4:	e00a      	b.n	800530c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052f6:	2380      	movs	r3, #128	; 0x80
 80052f8:	021b      	lsls	r3, r3, #8
 80052fa:	61bb      	str	r3, [r7, #24]
        break;
 80052fc:	e006      	b.n	800530c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80052fe:	2300      	movs	r3, #0
 8005300:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005302:	231e      	movs	r3, #30
 8005304:	18fb      	adds	r3, r7, r3
 8005306:	2201      	movs	r2, #1
 8005308:	701a      	strb	r2, [r3, #0]
        break;
 800530a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800530c:	69bb      	ldr	r3, [r7, #24]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d01e      	beq.n	8005350 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	085a      	lsrs	r2, r3, #1
 8005318:	69bb      	ldr	r3, [r7, #24]
 800531a:	18d2      	adds	r2, r2, r3
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	0019      	movs	r1, r3
 8005322:	0010      	movs	r0, r2
 8005324:	f7fa fefa 	bl	800011c <__udivsi3>
 8005328:	0003      	movs	r3, r0
 800532a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	2b0f      	cmp	r3, #15
 8005330:	d90a      	bls.n	8005348 <UART_SetConfig+0x240>
 8005332:	693a      	ldr	r2, [r7, #16]
 8005334:	2380      	movs	r3, #128	; 0x80
 8005336:	025b      	lsls	r3, r3, #9
 8005338:	429a      	cmp	r2, r3
 800533a:	d205      	bcs.n	8005348 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	b29a      	uxth	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	60da      	str	r2, [r3, #12]
 8005346:	e003      	b.n	8005350 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8005348:	231e      	movs	r3, #30
 800534a:	18fb      	adds	r3, r7, r3
 800534c:	2201      	movs	r2, #1
 800534e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800535c:	231e      	movs	r3, #30
 800535e:	18fb      	adds	r3, r7, r3
 8005360:	781b      	ldrb	r3, [r3, #0]
}
 8005362:	0018      	movs	r0, r3
 8005364:	46bd      	mov	sp, r7
 8005366:	b008      	add	sp, #32
 8005368:	bd80      	pop	{r7, pc}
 800536a:	46c0      	nop			; (mov r8, r8)
 800536c:	ffff69f3 	.word	0xffff69f3
 8005370:	ffffcfff 	.word	0xffffcfff
 8005374:	fffff4ff 	.word	0xfffff4ff
 8005378:	40013800 	.word	0x40013800
 800537c:	40021000 	.word	0x40021000
 8005380:	40004400 	.word	0x40004400
 8005384:	007a1200 	.word	0x007a1200

08005388 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b082      	sub	sp, #8
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005394:	2201      	movs	r2, #1
 8005396:	4013      	ands	r3, r2
 8005398:	d00b      	beq.n	80053b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	4a4a      	ldr	r2, [pc, #296]	; (80054cc <UART_AdvFeatureConfig+0x144>)
 80053a2:	4013      	ands	r3, r2
 80053a4:	0019      	movs	r1, r3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	430a      	orrs	r2, r1
 80053b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b6:	2202      	movs	r2, #2
 80053b8:	4013      	ands	r3, r2
 80053ba:	d00b      	beq.n	80053d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	4a43      	ldr	r2, [pc, #268]	; (80054d0 <UART_AdvFeatureConfig+0x148>)
 80053c4:	4013      	ands	r3, r2
 80053c6:	0019      	movs	r1, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	430a      	orrs	r2, r1
 80053d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d8:	2204      	movs	r2, #4
 80053da:	4013      	ands	r3, r2
 80053dc:	d00b      	beq.n	80053f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	4a3b      	ldr	r2, [pc, #236]	; (80054d4 <UART_AdvFeatureConfig+0x14c>)
 80053e6:	4013      	ands	r3, r2
 80053e8:	0019      	movs	r1, r3
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	430a      	orrs	r2, r1
 80053f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fa:	2208      	movs	r2, #8
 80053fc:	4013      	ands	r3, r2
 80053fe:	d00b      	beq.n	8005418 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	4a34      	ldr	r2, [pc, #208]	; (80054d8 <UART_AdvFeatureConfig+0x150>)
 8005408:	4013      	ands	r3, r2
 800540a:	0019      	movs	r1, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	430a      	orrs	r2, r1
 8005416:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541c:	2210      	movs	r2, #16
 800541e:	4013      	ands	r3, r2
 8005420:	d00b      	beq.n	800543a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	4a2c      	ldr	r2, [pc, #176]	; (80054dc <UART_AdvFeatureConfig+0x154>)
 800542a:	4013      	ands	r3, r2
 800542c:	0019      	movs	r1, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	430a      	orrs	r2, r1
 8005438:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543e:	2220      	movs	r2, #32
 8005440:	4013      	ands	r3, r2
 8005442:	d00b      	beq.n	800545c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	4a25      	ldr	r2, [pc, #148]	; (80054e0 <UART_AdvFeatureConfig+0x158>)
 800544c:	4013      	ands	r3, r2
 800544e:	0019      	movs	r1, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	430a      	orrs	r2, r1
 800545a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005460:	2240      	movs	r2, #64	; 0x40
 8005462:	4013      	ands	r3, r2
 8005464:	d01d      	beq.n	80054a2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	4a1d      	ldr	r2, [pc, #116]	; (80054e4 <UART_AdvFeatureConfig+0x15c>)
 800546e:	4013      	ands	r3, r2
 8005470:	0019      	movs	r1, r3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	430a      	orrs	r2, r1
 800547c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005482:	2380      	movs	r3, #128	; 0x80
 8005484:	035b      	lsls	r3, r3, #13
 8005486:	429a      	cmp	r2, r3
 8005488:	d10b      	bne.n	80054a2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	4a15      	ldr	r2, [pc, #84]	; (80054e8 <UART_AdvFeatureConfig+0x160>)
 8005492:	4013      	ands	r3, r2
 8005494:	0019      	movs	r1, r3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	430a      	orrs	r2, r1
 80054a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a6:	2280      	movs	r2, #128	; 0x80
 80054a8:	4013      	ands	r3, r2
 80054aa:	d00b      	beq.n	80054c4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	4a0e      	ldr	r2, [pc, #56]	; (80054ec <UART_AdvFeatureConfig+0x164>)
 80054b4:	4013      	ands	r3, r2
 80054b6:	0019      	movs	r1, r3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	430a      	orrs	r2, r1
 80054c2:	605a      	str	r2, [r3, #4]
  }
}
 80054c4:	46c0      	nop			; (mov r8, r8)
 80054c6:	46bd      	mov	sp, r7
 80054c8:	b002      	add	sp, #8
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	fffdffff 	.word	0xfffdffff
 80054d0:	fffeffff 	.word	0xfffeffff
 80054d4:	fffbffff 	.word	0xfffbffff
 80054d8:	ffff7fff 	.word	0xffff7fff
 80054dc:	ffffefff 	.word	0xffffefff
 80054e0:	ffffdfff 	.word	0xffffdfff
 80054e4:	ffefffff 	.word	0xffefffff
 80054e8:	ff9fffff 	.word	0xff9fffff
 80054ec:	fff7ffff 	.word	0xfff7ffff

080054f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b092      	sub	sp, #72	; 0x48
 80054f4:	af02      	add	r7, sp, #8
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2284      	movs	r2, #132	; 0x84
 80054fc:	2100      	movs	r1, #0
 80054fe:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005500:	f7fc f9b0 	bl	8001864 <HAL_GetTick>
 8005504:	0003      	movs	r3, r0
 8005506:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2208      	movs	r2, #8
 8005510:	4013      	ands	r3, r2
 8005512:	2b08      	cmp	r3, #8
 8005514:	d12c      	bne.n	8005570 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005516:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005518:	2280      	movs	r2, #128	; 0x80
 800551a:	0391      	lsls	r1, r2, #14
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	4a46      	ldr	r2, [pc, #280]	; (8005638 <UART_CheckIdleState+0x148>)
 8005520:	9200      	str	r2, [sp, #0]
 8005522:	2200      	movs	r2, #0
 8005524:	f000 f88c 	bl	8005640 <UART_WaitOnFlagUntilTimeout>
 8005528:	1e03      	subs	r3, r0, #0
 800552a:	d021      	beq.n	8005570 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800552c:	f3ef 8310 	mrs	r3, PRIMASK
 8005530:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005534:	63bb      	str	r3, [r7, #56]	; 0x38
 8005536:	2301      	movs	r3, #1
 8005538:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800553a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800553c:	f383 8810 	msr	PRIMASK, r3
}
 8005540:	46c0      	nop			; (mov r8, r8)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2180      	movs	r1, #128	; 0x80
 800554e:	438a      	bics	r2, r1
 8005550:	601a      	str	r2, [r3, #0]
 8005552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005554:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005558:	f383 8810 	msr	PRIMASK, r3
}
 800555c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2220      	movs	r2, #32
 8005562:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2278      	movs	r2, #120	; 0x78
 8005568:	2100      	movs	r1, #0
 800556a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800556c:	2303      	movs	r3, #3
 800556e:	e05f      	b.n	8005630 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2204      	movs	r2, #4
 8005578:	4013      	ands	r3, r2
 800557a:	2b04      	cmp	r3, #4
 800557c:	d146      	bne.n	800560c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800557e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005580:	2280      	movs	r2, #128	; 0x80
 8005582:	03d1      	lsls	r1, r2, #15
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	4a2c      	ldr	r2, [pc, #176]	; (8005638 <UART_CheckIdleState+0x148>)
 8005588:	9200      	str	r2, [sp, #0]
 800558a:	2200      	movs	r2, #0
 800558c:	f000 f858 	bl	8005640 <UART_WaitOnFlagUntilTimeout>
 8005590:	1e03      	subs	r3, r0, #0
 8005592:	d03b      	beq.n	800560c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005594:	f3ef 8310 	mrs	r3, PRIMASK
 8005598:	60fb      	str	r3, [r7, #12]
  return(result);
 800559a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800559c:	637b      	str	r3, [r7, #52]	; 0x34
 800559e:	2301      	movs	r3, #1
 80055a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	f383 8810 	msr	PRIMASK, r3
}
 80055a8:	46c0      	nop			; (mov r8, r8)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4921      	ldr	r1, [pc, #132]	; (800563c <UART_CheckIdleState+0x14c>)
 80055b6:	400a      	ands	r2, r1
 80055b8:	601a      	str	r2, [r3, #0]
 80055ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	f383 8810 	msr	PRIMASK, r3
}
 80055c4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055c6:	f3ef 8310 	mrs	r3, PRIMASK
 80055ca:	61bb      	str	r3, [r7, #24]
  return(result);
 80055cc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055ce:	633b      	str	r3, [r7, #48]	; 0x30
 80055d0:	2301      	movs	r3, #1
 80055d2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	f383 8810 	msr	PRIMASK, r3
}
 80055da:	46c0      	nop			; (mov r8, r8)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	689a      	ldr	r2, [r3, #8]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	2101      	movs	r1, #1
 80055e8:	438a      	bics	r2, r1
 80055ea:	609a      	str	r2, [r3, #8]
 80055ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055ee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055f0:	6a3b      	ldr	r3, [r7, #32]
 80055f2:	f383 8810 	msr	PRIMASK, r3
}
 80055f6:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2280      	movs	r2, #128	; 0x80
 80055fc:	2120      	movs	r1, #32
 80055fe:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2278      	movs	r2, #120	; 0x78
 8005604:	2100      	movs	r1, #0
 8005606:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	e011      	b.n	8005630 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2220      	movs	r2, #32
 8005610:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2280      	movs	r2, #128	; 0x80
 8005616:	2120      	movs	r1, #32
 8005618:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2278      	movs	r2, #120	; 0x78
 800562a:	2100      	movs	r1, #0
 800562c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800562e:	2300      	movs	r3, #0
}
 8005630:	0018      	movs	r0, r3
 8005632:	46bd      	mov	sp, r7
 8005634:	b010      	add	sp, #64	; 0x40
 8005636:	bd80      	pop	{r7, pc}
 8005638:	01ffffff 	.word	0x01ffffff
 800563c:	fffffedf 	.word	0xfffffedf

08005640 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	603b      	str	r3, [r7, #0]
 800564c:	1dfb      	adds	r3, r7, #7
 800564e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005650:	e04b      	b.n	80056ea <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005652:	69bb      	ldr	r3, [r7, #24]
 8005654:	3301      	adds	r3, #1
 8005656:	d048      	beq.n	80056ea <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005658:	f7fc f904 	bl	8001864 <HAL_GetTick>
 800565c:	0002      	movs	r2, r0
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	1ad3      	subs	r3, r2, r3
 8005662:	69ba      	ldr	r2, [r7, #24]
 8005664:	429a      	cmp	r2, r3
 8005666:	d302      	bcc.n	800566e <UART_WaitOnFlagUntilTimeout+0x2e>
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d101      	bne.n	8005672 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	e04b      	b.n	800570a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	2204      	movs	r2, #4
 800567a:	4013      	ands	r3, r2
 800567c:	d035      	beq.n	80056ea <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	69db      	ldr	r3, [r3, #28]
 8005684:	2208      	movs	r2, #8
 8005686:	4013      	ands	r3, r2
 8005688:	2b08      	cmp	r3, #8
 800568a:	d111      	bne.n	80056b0 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2208      	movs	r2, #8
 8005692:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	0018      	movs	r0, r3
 8005698:	f000 f83c 	bl	8005714 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2284      	movs	r2, #132	; 0x84
 80056a0:	2108      	movs	r1, #8
 80056a2:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2278      	movs	r2, #120	; 0x78
 80056a8:	2100      	movs	r1, #0
 80056aa:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80056ac:	2301      	movs	r3, #1
 80056ae:	e02c      	b.n	800570a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	69da      	ldr	r2, [r3, #28]
 80056b6:	2380      	movs	r3, #128	; 0x80
 80056b8:	011b      	lsls	r3, r3, #4
 80056ba:	401a      	ands	r2, r3
 80056bc:	2380      	movs	r3, #128	; 0x80
 80056be:	011b      	lsls	r3, r3, #4
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d112      	bne.n	80056ea <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2280      	movs	r2, #128	; 0x80
 80056ca:	0112      	lsls	r2, r2, #4
 80056cc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	0018      	movs	r0, r3
 80056d2:	f000 f81f 	bl	8005714 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2284      	movs	r2, #132	; 0x84
 80056da:	2120      	movs	r1, #32
 80056dc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2278      	movs	r2, #120	; 0x78
 80056e2:	2100      	movs	r1, #0
 80056e4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	e00f      	b.n	800570a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	69db      	ldr	r3, [r3, #28]
 80056f0:	68ba      	ldr	r2, [r7, #8]
 80056f2:	4013      	ands	r3, r2
 80056f4:	68ba      	ldr	r2, [r7, #8]
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	425a      	negs	r2, r3
 80056fa:	4153      	adcs	r3, r2
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	001a      	movs	r2, r3
 8005700:	1dfb      	adds	r3, r7, #7
 8005702:	781b      	ldrb	r3, [r3, #0]
 8005704:	429a      	cmp	r2, r3
 8005706:	d0a4      	beq.n	8005652 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005708:	2300      	movs	r3, #0
}
 800570a:	0018      	movs	r0, r3
 800570c:	46bd      	mov	sp, r7
 800570e:	b004      	add	sp, #16
 8005710:	bd80      	pop	{r7, pc}
	...

08005714 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b08e      	sub	sp, #56	; 0x38
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800571c:	f3ef 8310 	mrs	r3, PRIMASK
 8005720:	617b      	str	r3, [r7, #20]
  return(result);
 8005722:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005724:	637b      	str	r3, [r7, #52]	; 0x34
 8005726:	2301      	movs	r3, #1
 8005728:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800572a:	69bb      	ldr	r3, [r7, #24]
 800572c:	f383 8810 	msr	PRIMASK, r3
}
 8005730:	46c0      	nop			; (mov r8, r8)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4926      	ldr	r1, [pc, #152]	; (80057d8 <UART_EndRxTransfer+0xc4>)
 800573e:	400a      	ands	r2, r1
 8005740:	601a      	str	r2, [r3, #0]
 8005742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005744:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005746:	69fb      	ldr	r3, [r7, #28]
 8005748:	f383 8810 	msr	PRIMASK, r3
}
 800574c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800574e:	f3ef 8310 	mrs	r3, PRIMASK
 8005752:	623b      	str	r3, [r7, #32]
  return(result);
 8005754:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005756:	633b      	str	r3, [r7, #48]	; 0x30
 8005758:	2301      	movs	r3, #1
 800575a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800575c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575e:	f383 8810 	msr	PRIMASK, r3
}
 8005762:	46c0      	nop			; (mov r8, r8)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	689a      	ldr	r2, [r3, #8]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	2101      	movs	r1, #1
 8005770:	438a      	bics	r2, r1
 8005772:	609a      	str	r2, [r3, #8]
 8005774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005776:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800577a:	f383 8810 	msr	PRIMASK, r3
}
 800577e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005784:	2b01      	cmp	r3, #1
 8005786:	d118      	bne.n	80057ba <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005788:	f3ef 8310 	mrs	r3, PRIMASK
 800578c:	60bb      	str	r3, [r7, #8]
  return(result);
 800578e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005790:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005792:	2301      	movs	r3, #1
 8005794:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f383 8810 	msr	PRIMASK, r3
}
 800579c:	46c0      	nop			; (mov r8, r8)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2110      	movs	r1, #16
 80057aa:	438a      	bics	r2, r1
 80057ac:	601a      	str	r2, [r3, #0]
 80057ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	f383 8810 	msr	PRIMASK, r3
}
 80057b8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2280      	movs	r2, #128	; 0x80
 80057be:	2120      	movs	r1, #32
 80057c0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2200      	movs	r2, #0
 80057c6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80057ce:	46c0      	nop			; (mov r8, r8)
 80057d0:	46bd      	mov	sp, r7
 80057d2:	b00e      	add	sp, #56	; 0x38
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	46c0      	nop			; (mov r8, r8)
 80057d8:	fffffedf 	.word	0xfffffedf

080057dc <__errno>:
 80057dc:	4b01      	ldr	r3, [pc, #4]	; (80057e4 <__errno+0x8>)
 80057de:	6818      	ldr	r0, [r3, #0]
 80057e0:	4770      	bx	lr
 80057e2:	46c0      	nop			; (mov r8, r8)
 80057e4:	2000000c 	.word	0x2000000c

080057e8 <__libc_init_array>:
 80057e8:	b570      	push	{r4, r5, r6, lr}
 80057ea:	2600      	movs	r6, #0
 80057ec:	4d0c      	ldr	r5, [pc, #48]	; (8005820 <__libc_init_array+0x38>)
 80057ee:	4c0d      	ldr	r4, [pc, #52]	; (8005824 <__libc_init_array+0x3c>)
 80057f0:	1b64      	subs	r4, r4, r5
 80057f2:	10a4      	asrs	r4, r4, #2
 80057f4:	42a6      	cmp	r6, r4
 80057f6:	d109      	bne.n	800580c <__libc_init_array+0x24>
 80057f8:	2600      	movs	r6, #0
 80057fa:	f000 fc8b 	bl	8006114 <_init>
 80057fe:	4d0a      	ldr	r5, [pc, #40]	; (8005828 <__libc_init_array+0x40>)
 8005800:	4c0a      	ldr	r4, [pc, #40]	; (800582c <__libc_init_array+0x44>)
 8005802:	1b64      	subs	r4, r4, r5
 8005804:	10a4      	asrs	r4, r4, #2
 8005806:	42a6      	cmp	r6, r4
 8005808:	d105      	bne.n	8005816 <__libc_init_array+0x2e>
 800580a:	bd70      	pop	{r4, r5, r6, pc}
 800580c:	00b3      	lsls	r3, r6, #2
 800580e:	58eb      	ldr	r3, [r5, r3]
 8005810:	4798      	blx	r3
 8005812:	3601      	adds	r6, #1
 8005814:	e7ee      	b.n	80057f4 <__libc_init_array+0xc>
 8005816:	00b3      	lsls	r3, r6, #2
 8005818:	58eb      	ldr	r3, [r5, r3]
 800581a:	4798      	blx	r3
 800581c:	3601      	adds	r6, #1
 800581e:	e7f2      	b.n	8005806 <__libc_init_array+0x1e>
 8005820:	08006578 	.word	0x08006578
 8005824:	08006578 	.word	0x08006578
 8005828:	08006578 	.word	0x08006578
 800582c:	0800657c 	.word	0x0800657c

08005830 <memset>:
 8005830:	0003      	movs	r3, r0
 8005832:	1882      	adds	r2, r0, r2
 8005834:	4293      	cmp	r3, r2
 8005836:	d100      	bne.n	800583a <memset+0xa>
 8005838:	4770      	bx	lr
 800583a:	7019      	strb	r1, [r3, #0]
 800583c:	3301      	adds	r3, #1
 800583e:	e7f9      	b.n	8005834 <memset+0x4>

08005840 <siprintf>:
 8005840:	b40e      	push	{r1, r2, r3}
 8005842:	b500      	push	{lr}
 8005844:	490b      	ldr	r1, [pc, #44]	; (8005874 <siprintf+0x34>)
 8005846:	b09c      	sub	sp, #112	; 0x70
 8005848:	ab1d      	add	r3, sp, #116	; 0x74
 800584a:	9002      	str	r0, [sp, #8]
 800584c:	9006      	str	r0, [sp, #24]
 800584e:	9107      	str	r1, [sp, #28]
 8005850:	9104      	str	r1, [sp, #16]
 8005852:	4809      	ldr	r0, [pc, #36]	; (8005878 <siprintf+0x38>)
 8005854:	4909      	ldr	r1, [pc, #36]	; (800587c <siprintf+0x3c>)
 8005856:	cb04      	ldmia	r3!, {r2}
 8005858:	9105      	str	r1, [sp, #20]
 800585a:	6800      	ldr	r0, [r0, #0]
 800585c:	a902      	add	r1, sp, #8
 800585e:	9301      	str	r3, [sp, #4]
 8005860:	f000 f870 	bl	8005944 <_svfiprintf_r>
 8005864:	2300      	movs	r3, #0
 8005866:	9a02      	ldr	r2, [sp, #8]
 8005868:	7013      	strb	r3, [r2, #0]
 800586a:	b01c      	add	sp, #112	; 0x70
 800586c:	bc08      	pop	{r3}
 800586e:	b003      	add	sp, #12
 8005870:	4718      	bx	r3
 8005872:	46c0      	nop			; (mov r8, r8)
 8005874:	7fffffff 	.word	0x7fffffff
 8005878:	2000000c 	.word	0x2000000c
 800587c:	ffff0208 	.word	0xffff0208

08005880 <__ssputs_r>:
 8005880:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005882:	688e      	ldr	r6, [r1, #8]
 8005884:	b085      	sub	sp, #20
 8005886:	0007      	movs	r7, r0
 8005888:	000c      	movs	r4, r1
 800588a:	9203      	str	r2, [sp, #12]
 800588c:	9301      	str	r3, [sp, #4]
 800588e:	429e      	cmp	r6, r3
 8005890:	d83c      	bhi.n	800590c <__ssputs_r+0x8c>
 8005892:	2390      	movs	r3, #144	; 0x90
 8005894:	898a      	ldrh	r2, [r1, #12]
 8005896:	00db      	lsls	r3, r3, #3
 8005898:	421a      	tst	r2, r3
 800589a:	d034      	beq.n	8005906 <__ssputs_r+0x86>
 800589c:	6909      	ldr	r1, [r1, #16]
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	6960      	ldr	r0, [r4, #20]
 80058a2:	1a5b      	subs	r3, r3, r1
 80058a4:	9302      	str	r3, [sp, #8]
 80058a6:	2303      	movs	r3, #3
 80058a8:	4343      	muls	r3, r0
 80058aa:	0fdd      	lsrs	r5, r3, #31
 80058ac:	18ed      	adds	r5, r5, r3
 80058ae:	9b01      	ldr	r3, [sp, #4]
 80058b0:	9802      	ldr	r0, [sp, #8]
 80058b2:	3301      	adds	r3, #1
 80058b4:	181b      	adds	r3, r3, r0
 80058b6:	106d      	asrs	r5, r5, #1
 80058b8:	42ab      	cmp	r3, r5
 80058ba:	d900      	bls.n	80058be <__ssputs_r+0x3e>
 80058bc:	001d      	movs	r5, r3
 80058be:	0553      	lsls	r3, r2, #21
 80058c0:	d532      	bpl.n	8005928 <__ssputs_r+0xa8>
 80058c2:	0029      	movs	r1, r5
 80058c4:	0038      	movs	r0, r7
 80058c6:	f000 fb53 	bl	8005f70 <_malloc_r>
 80058ca:	1e06      	subs	r6, r0, #0
 80058cc:	d109      	bne.n	80058e2 <__ssputs_r+0x62>
 80058ce:	230c      	movs	r3, #12
 80058d0:	603b      	str	r3, [r7, #0]
 80058d2:	2340      	movs	r3, #64	; 0x40
 80058d4:	2001      	movs	r0, #1
 80058d6:	89a2      	ldrh	r2, [r4, #12]
 80058d8:	4240      	negs	r0, r0
 80058da:	4313      	orrs	r3, r2
 80058dc:	81a3      	strh	r3, [r4, #12]
 80058de:	b005      	add	sp, #20
 80058e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058e2:	9a02      	ldr	r2, [sp, #8]
 80058e4:	6921      	ldr	r1, [r4, #16]
 80058e6:	f000 faba 	bl	8005e5e <memcpy>
 80058ea:	89a3      	ldrh	r3, [r4, #12]
 80058ec:	4a14      	ldr	r2, [pc, #80]	; (8005940 <__ssputs_r+0xc0>)
 80058ee:	401a      	ands	r2, r3
 80058f0:	2380      	movs	r3, #128	; 0x80
 80058f2:	4313      	orrs	r3, r2
 80058f4:	81a3      	strh	r3, [r4, #12]
 80058f6:	9b02      	ldr	r3, [sp, #8]
 80058f8:	6126      	str	r6, [r4, #16]
 80058fa:	18f6      	adds	r6, r6, r3
 80058fc:	6026      	str	r6, [r4, #0]
 80058fe:	6165      	str	r5, [r4, #20]
 8005900:	9e01      	ldr	r6, [sp, #4]
 8005902:	1aed      	subs	r5, r5, r3
 8005904:	60a5      	str	r5, [r4, #8]
 8005906:	9b01      	ldr	r3, [sp, #4]
 8005908:	429e      	cmp	r6, r3
 800590a:	d900      	bls.n	800590e <__ssputs_r+0x8e>
 800590c:	9e01      	ldr	r6, [sp, #4]
 800590e:	0032      	movs	r2, r6
 8005910:	9903      	ldr	r1, [sp, #12]
 8005912:	6820      	ldr	r0, [r4, #0]
 8005914:	f000 faac 	bl	8005e70 <memmove>
 8005918:	68a3      	ldr	r3, [r4, #8]
 800591a:	2000      	movs	r0, #0
 800591c:	1b9b      	subs	r3, r3, r6
 800591e:	60a3      	str	r3, [r4, #8]
 8005920:	6823      	ldr	r3, [r4, #0]
 8005922:	199e      	adds	r6, r3, r6
 8005924:	6026      	str	r6, [r4, #0]
 8005926:	e7da      	b.n	80058de <__ssputs_r+0x5e>
 8005928:	002a      	movs	r2, r5
 800592a:	0038      	movs	r0, r7
 800592c:	f000 fb96 	bl	800605c <_realloc_r>
 8005930:	1e06      	subs	r6, r0, #0
 8005932:	d1e0      	bne.n	80058f6 <__ssputs_r+0x76>
 8005934:	0038      	movs	r0, r7
 8005936:	6921      	ldr	r1, [r4, #16]
 8005938:	f000 faae 	bl	8005e98 <_free_r>
 800593c:	e7c7      	b.n	80058ce <__ssputs_r+0x4e>
 800593e:	46c0      	nop			; (mov r8, r8)
 8005940:	fffffb7f 	.word	0xfffffb7f

08005944 <_svfiprintf_r>:
 8005944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005946:	b0a1      	sub	sp, #132	; 0x84
 8005948:	9003      	str	r0, [sp, #12]
 800594a:	001d      	movs	r5, r3
 800594c:	898b      	ldrh	r3, [r1, #12]
 800594e:	000f      	movs	r7, r1
 8005950:	0016      	movs	r6, r2
 8005952:	061b      	lsls	r3, r3, #24
 8005954:	d511      	bpl.n	800597a <_svfiprintf_r+0x36>
 8005956:	690b      	ldr	r3, [r1, #16]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d10e      	bne.n	800597a <_svfiprintf_r+0x36>
 800595c:	2140      	movs	r1, #64	; 0x40
 800595e:	f000 fb07 	bl	8005f70 <_malloc_r>
 8005962:	6038      	str	r0, [r7, #0]
 8005964:	6138      	str	r0, [r7, #16]
 8005966:	2800      	cmp	r0, #0
 8005968:	d105      	bne.n	8005976 <_svfiprintf_r+0x32>
 800596a:	230c      	movs	r3, #12
 800596c:	9a03      	ldr	r2, [sp, #12]
 800596e:	3801      	subs	r0, #1
 8005970:	6013      	str	r3, [r2, #0]
 8005972:	b021      	add	sp, #132	; 0x84
 8005974:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005976:	2340      	movs	r3, #64	; 0x40
 8005978:	617b      	str	r3, [r7, #20]
 800597a:	2300      	movs	r3, #0
 800597c:	ac08      	add	r4, sp, #32
 800597e:	6163      	str	r3, [r4, #20]
 8005980:	3320      	adds	r3, #32
 8005982:	7663      	strb	r3, [r4, #25]
 8005984:	3310      	adds	r3, #16
 8005986:	76a3      	strb	r3, [r4, #26]
 8005988:	9507      	str	r5, [sp, #28]
 800598a:	0035      	movs	r5, r6
 800598c:	782b      	ldrb	r3, [r5, #0]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d001      	beq.n	8005996 <_svfiprintf_r+0x52>
 8005992:	2b25      	cmp	r3, #37	; 0x25
 8005994:	d147      	bne.n	8005a26 <_svfiprintf_r+0xe2>
 8005996:	1bab      	subs	r3, r5, r6
 8005998:	9305      	str	r3, [sp, #20]
 800599a:	42b5      	cmp	r5, r6
 800599c:	d00c      	beq.n	80059b8 <_svfiprintf_r+0x74>
 800599e:	0032      	movs	r2, r6
 80059a0:	0039      	movs	r1, r7
 80059a2:	9803      	ldr	r0, [sp, #12]
 80059a4:	f7ff ff6c 	bl	8005880 <__ssputs_r>
 80059a8:	1c43      	adds	r3, r0, #1
 80059aa:	d100      	bne.n	80059ae <_svfiprintf_r+0x6a>
 80059ac:	e0ae      	b.n	8005b0c <_svfiprintf_r+0x1c8>
 80059ae:	6962      	ldr	r2, [r4, #20]
 80059b0:	9b05      	ldr	r3, [sp, #20]
 80059b2:	4694      	mov	ip, r2
 80059b4:	4463      	add	r3, ip
 80059b6:	6163      	str	r3, [r4, #20]
 80059b8:	782b      	ldrb	r3, [r5, #0]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d100      	bne.n	80059c0 <_svfiprintf_r+0x7c>
 80059be:	e0a5      	b.n	8005b0c <_svfiprintf_r+0x1c8>
 80059c0:	2201      	movs	r2, #1
 80059c2:	2300      	movs	r3, #0
 80059c4:	4252      	negs	r2, r2
 80059c6:	6062      	str	r2, [r4, #4]
 80059c8:	a904      	add	r1, sp, #16
 80059ca:	3254      	adds	r2, #84	; 0x54
 80059cc:	1852      	adds	r2, r2, r1
 80059ce:	1c6e      	adds	r6, r5, #1
 80059d0:	6023      	str	r3, [r4, #0]
 80059d2:	60e3      	str	r3, [r4, #12]
 80059d4:	60a3      	str	r3, [r4, #8]
 80059d6:	7013      	strb	r3, [r2, #0]
 80059d8:	65a3      	str	r3, [r4, #88]	; 0x58
 80059da:	2205      	movs	r2, #5
 80059dc:	7831      	ldrb	r1, [r6, #0]
 80059de:	4854      	ldr	r0, [pc, #336]	; (8005b30 <_svfiprintf_r+0x1ec>)
 80059e0:	f000 fa32 	bl	8005e48 <memchr>
 80059e4:	1c75      	adds	r5, r6, #1
 80059e6:	2800      	cmp	r0, #0
 80059e8:	d11f      	bne.n	8005a2a <_svfiprintf_r+0xe6>
 80059ea:	6822      	ldr	r2, [r4, #0]
 80059ec:	06d3      	lsls	r3, r2, #27
 80059ee:	d504      	bpl.n	80059fa <_svfiprintf_r+0xb6>
 80059f0:	2353      	movs	r3, #83	; 0x53
 80059f2:	a904      	add	r1, sp, #16
 80059f4:	185b      	adds	r3, r3, r1
 80059f6:	2120      	movs	r1, #32
 80059f8:	7019      	strb	r1, [r3, #0]
 80059fa:	0713      	lsls	r3, r2, #28
 80059fc:	d504      	bpl.n	8005a08 <_svfiprintf_r+0xc4>
 80059fe:	2353      	movs	r3, #83	; 0x53
 8005a00:	a904      	add	r1, sp, #16
 8005a02:	185b      	adds	r3, r3, r1
 8005a04:	212b      	movs	r1, #43	; 0x2b
 8005a06:	7019      	strb	r1, [r3, #0]
 8005a08:	7833      	ldrb	r3, [r6, #0]
 8005a0a:	2b2a      	cmp	r3, #42	; 0x2a
 8005a0c:	d016      	beq.n	8005a3c <_svfiprintf_r+0xf8>
 8005a0e:	0035      	movs	r5, r6
 8005a10:	2100      	movs	r1, #0
 8005a12:	200a      	movs	r0, #10
 8005a14:	68e3      	ldr	r3, [r4, #12]
 8005a16:	782a      	ldrb	r2, [r5, #0]
 8005a18:	1c6e      	adds	r6, r5, #1
 8005a1a:	3a30      	subs	r2, #48	; 0x30
 8005a1c:	2a09      	cmp	r2, #9
 8005a1e:	d94e      	bls.n	8005abe <_svfiprintf_r+0x17a>
 8005a20:	2900      	cmp	r1, #0
 8005a22:	d111      	bne.n	8005a48 <_svfiprintf_r+0x104>
 8005a24:	e017      	b.n	8005a56 <_svfiprintf_r+0x112>
 8005a26:	3501      	adds	r5, #1
 8005a28:	e7b0      	b.n	800598c <_svfiprintf_r+0x48>
 8005a2a:	4b41      	ldr	r3, [pc, #260]	; (8005b30 <_svfiprintf_r+0x1ec>)
 8005a2c:	6822      	ldr	r2, [r4, #0]
 8005a2e:	1ac0      	subs	r0, r0, r3
 8005a30:	2301      	movs	r3, #1
 8005a32:	4083      	lsls	r3, r0
 8005a34:	4313      	orrs	r3, r2
 8005a36:	002e      	movs	r6, r5
 8005a38:	6023      	str	r3, [r4, #0]
 8005a3a:	e7ce      	b.n	80059da <_svfiprintf_r+0x96>
 8005a3c:	9b07      	ldr	r3, [sp, #28]
 8005a3e:	1d19      	adds	r1, r3, #4
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	9107      	str	r1, [sp, #28]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	db01      	blt.n	8005a4c <_svfiprintf_r+0x108>
 8005a48:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a4a:	e004      	b.n	8005a56 <_svfiprintf_r+0x112>
 8005a4c:	425b      	negs	r3, r3
 8005a4e:	60e3      	str	r3, [r4, #12]
 8005a50:	2302      	movs	r3, #2
 8005a52:	4313      	orrs	r3, r2
 8005a54:	6023      	str	r3, [r4, #0]
 8005a56:	782b      	ldrb	r3, [r5, #0]
 8005a58:	2b2e      	cmp	r3, #46	; 0x2e
 8005a5a:	d10a      	bne.n	8005a72 <_svfiprintf_r+0x12e>
 8005a5c:	786b      	ldrb	r3, [r5, #1]
 8005a5e:	2b2a      	cmp	r3, #42	; 0x2a
 8005a60:	d135      	bne.n	8005ace <_svfiprintf_r+0x18a>
 8005a62:	9b07      	ldr	r3, [sp, #28]
 8005a64:	3502      	adds	r5, #2
 8005a66:	1d1a      	adds	r2, r3, #4
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	9207      	str	r2, [sp, #28]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	db2b      	blt.n	8005ac8 <_svfiprintf_r+0x184>
 8005a70:	9309      	str	r3, [sp, #36]	; 0x24
 8005a72:	4e30      	ldr	r6, [pc, #192]	; (8005b34 <_svfiprintf_r+0x1f0>)
 8005a74:	2203      	movs	r2, #3
 8005a76:	0030      	movs	r0, r6
 8005a78:	7829      	ldrb	r1, [r5, #0]
 8005a7a:	f000 f9e5 	bl	8005e48 <memchr>
 8005a7e:	2800      	cmp	r0, #0
 8005a80:	d006      	beq.n	8005a90 <_svfiprintf_r+0x14c>
 8005a82:	2340      	movs	r3, #64	; 0x40
 8005a84:	1b80      	subs	r0, r0, r6
 8005a86:	4083      	lsls	r3, r0
 8005a88:	6822      	ldr	r2, [r4, #0]
 8005a8a:	3501      	adds	r5, #1
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	6023      	str	r3, [r4, #0]
 8005a90:	7829      	ldrb	r1, [r5, #0]
 8005a92:	2206      	movs	r2, #6
 8005a94:	4828      	ldr	r0, [pc, #160]	; (8005b38 <_svfiprintf_r+0x1f4>)
 8005a96:	1c6e      	adds	r6, r5, #1
 8005a98:	7621      	strb	r1, [r4, #24]
 8005a9a:	f000 f9d5 	bl	8005e48 <memchr>
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	d03c      	beq.n	8005b1c <_svfiprintf_r+0x1d8>
 8005aa2:	4b26      	ldr	r3, [pc, #152]	; (8005b3c <_svfiprintf_r+0x1f8>)
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d125      	bne.n	8005af4 <_svfiprintf_r+0x1b0>
 8005aa8:	2207      	movs	r2, #7
 8005aaa:	9b07      	ldr	r3, [sp, #28]
 8005aac:	3307      	adds	r3, #7
 8005aae:	4393      	bics	r3, r2
 8005ab0:	3308      	adds	r3, #8
 8005ab2:	9307      	str	r3, [sp, #28]
 8005ab4:	6963      	ldr	r3, [r4, #20]
 8005ab6:	9a04      	ldr	r2, [sp, #16]
 8005ab8:	189b      	adds	r3, r3, r2
 8005aba:	6163      	str	r3, [r4, #20]
 8005abc:	e765      	b.n	800598a <_svfiprintf_r+0x46>
 8005abe:	4343      	muls	r3, r0
 8005ac0:	0035      	movs	r5, r6
 8005ac2:	2101      	movs	r1, #1
 8005ac4:	189b      	adds	r3, r3, r2
 8005ac6:	e7a6      	b.n	8005a16 <_svfiprintf_r+0xd2>
 8005ac8:	2301      	movs	r3, #1
 8005aca:	425b      	negs	r3, r3
 8005acc:	e7d0      	b.n	8005a70 <_svfiprintf_r+0x12c>
 8005ace:	2300      	movs	r3, #0
 8005ad0:	200a      	movs	r0, #10
 8005ad2:	001a      	movs	r2, r3
 8005ad4:	3501      	adds	r5, #1
 8005ad6:	6063      	str	r3, [r4, #4]
 8005ad8:	7829      	ldrb	r1, [r5, #0]
 8005ada:	1c6e      	adds	r6, r5, #1
 8005adc:	3930      	subs	r1, #48	; 0x30
 8005ade:	2909      	cmp	r1, #9
 8005ae0:	d903      	bls.n	8005aea <_svfiprintf_r+0x1a6>
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d0c5      	beq.n	8005a72 <_svfiprintf_r+0x12e>
 8005ae6:	9209      	str	r2, [sp, #36]	; 0x24
 8005ae8:	e7c3      	b.n	8005a72 <_svfiprintf_r+0x12e>
 8005aea:	4342      	muls	r2, r0
 8005aec:	0035      	movs	r5, r6
 8005aee:	2301      	movs	r3, #1
 8005af0:	1852      	adds	r2, r2, r1
 8005af2:	e7f1      	b.n	8005ad8 <_svfiprintf_r+0x194>
 8005af4:	ab07      	add	r3, sp, #28
 8005af6:	9300      	str	r3, [sp, #0]
 8005af8:	003a      	movs	r2, r7
 8005afa:	0021      	movs	r1, r4
 8005afc:	4b10      	ldr	r3, [pc, #64]	; (8005b40 <_svfiprintf_r+0x1fc>)
 8005afe:	9803      	ldr	r0, [sp, #12]
 8005b00:	e000      	b.n	8005b04 <_svfiprintf_r+0x1c0>
 8005b02:	bf00      	nop
 8005b04:	9004      	str	r0, [sp, #16]
 8005b06:	9b04      	ldr	r3, [sp, #16]
 8005b08:	3301      	adds	r3, #1
 8005b0a:	d1d3      	bne.n	8005ab4 <_svfiprintf_r+0x170>
 8005b0c:	89bb      	ldrh	r3, [r7, #12]
 8005b0e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005b10:	065b      	lsls	r3, r3, #25
 8005b12:	d400      	bmi.n	8005b16 <_svfiprintf_r+0x1d2>
 8005b14:	e72d      	b.n	8005972 <_svfiprintf_r+0x2e>
 8005b16:	2001      	movs	r0, #1
 8005b18:	4240      	negs	r0, r0
 8005b1a:	e72a      	b.n	8005972 <_svfiprintf_r+0x2e>
 8005b1c:	ab07      	add	r3, sp, #28
 8005b1e:	9300      	str	r3, [sp, #0]
 8005b20:	003a      	movs	r2, r7
 8005b22:	0021      	movs	r1, r4
 8005b24:	4b06      	ldr	r3, [pc, #24]	; (8005b40 <_svfiprintf_r+0x1fc>)
 8005b26:	9803      	ldr	r0, [sp, #12]
 8005b28:	f000 f87c 	bl	8005c24 <_printf_i>
 8005b2c:	e7ea      	b.n	8005b04 <_svfiprintf_r+0x1c0>
 8005b2e:	46c0      	nop			; (mov r8, r8)
 8005b30:	08006544 	.word	0x08006544
 8005b34:	0800654a 	.word	0x0800654a
 8005b38:	0800654e 	.word	0x0800654e
 8005b3c:	00000000 	.word	0x00000000
 8005b40:	08005881 	.word	0x08005881

08005b44 <_printf_common>:
 8005b44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b46:	0015      	movs	r5, r2
 8005b48:	9301      	str	r3, [sp, #4]
 8005b4a:	688a      	ldr	r2, [r1, #8]
 8005b4c:	690b      	ldr	r3, [r1, #16]
 8005b4e:	000c      	movs	r4, r1
 8005b50:	9000      	str	r0, [sp, #0]
 8005b52:	4293      	cmp	r3, r2
 8005b54:	da00      	bge.n	8005b58 <_printf_common+0x14>
 8005b56:	0013      	movs	r3, r2
 8005b58:	0022      	movs	r2, r4
 8005b5a:	602b      	str	r3, [r5, #0]
 8005b5c:	3243      	adds	r2, #67	; 0x43
 8005b5e:	7812      	ldrb	r2, [r2, #0]
 8005b60:	2a00      	cmp	r2, #0
 8005b62:	d001      	beq.n	8005b68 <_printf_common+0x24>
 8005b64:	3301      	adds	r3, #1
 8005b66:	602b      	str	r3, [r5, #0]
 8005b68:	6823      	ldr	r3, [r4, #0]
 8005b6a:	069b      	lsls	r3, r3, #26
 8005b6c:	d502      	bpl.n	8005b74 <_printf_common+0x30>
 8005b6e:	682b      	ldr	r3, [r5, #0]
 8005b70:	3302      	adds	r3, #2
 8005b72:	602b      	str	r3, [r5, #0]
 8005b74:	6822      	ldr	r2, [r4, #0]
 8005b76:	2306      	movs	r3, #6
 8005b78:	0017      	movs	r7, r2
 8005b7a:	401f      	ands	r7, r3
 8005b7c:	421a      	tst	r2, r3
 8005b7e:	d027      	beq.n	8005bd0 <_printf_common+0x8c>
 8005b80:	0023      	movs	r3, r4
 8005b82:	3343      	adds	r3, #67	; 0x43
 8005b84:	781b      	ldrb	r3, [r3, #0]
 8005b86:	1e5a      	subs	r2, r3, #1
 8005b88:	4193      	sbcs	r3, r2
 8005b8a:	6822      	ldr	r2, [r4, #0]
 8005b8c:	0692      	lsls	r2, r2, #26
 8005b8e:	d430      	bmi.n	8005bf2 <_printf_common+0xae>
 8005b90:	0022      	movs	r2, r4
 8005b92:	9901      	ldr	r1, [sp, #4]
 8005b94:	9800      	ldr	r0, [sp, #0]
 8005b96:	9e08      	ldr	r6, [sp, #32]
 8005b98:	3243      	adds	r2, #67	; 0x43
 8005b9a:	47b0      	blx	r6
 8005b9c:	1c43      	adds	r3, r0, #1
 8005b9e:	d025      	beq.n	8005bec <_printf_common+0xa8>
 8005ba0:	2306      	movs	r3, #6
 8005ba2:	6820      	ldr	r0, [r4, #0]
 8005ba4:	682a      	ldr	r2, [r5, #0]
 8005ba6:	68e1      	ldr	r1, [r4, #12]
 8005ba8:	2500      	movs	r5, #0
 8005baa:	4003      	ands	r3, r0
 8005bac:	2b04      	cmp	r3, #4
 8005bae:	d103      	bne.n	8005bb8 <_printf_common+0x74>
 8005bb0:	1a8d      	subs	r5, r1, r2
 8005bb2:	43eb      	mvns	r3, r5
 8005bb4:	17db      	asrs	r3, r3, #31
 8005bb6:	401d      	ands	r5, r3
 8005bb8:	68a3      	ldr	r3, [r4, #8]
 8005bba:	6922      	ldr	r2, [r4, #16]
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	dd01      	ble.n	8005bc4 <_printf_common+0x80>
 8005bc0:	1a9b      	subs	r3, r3, r2
 8005bc2:	18ed      	adds	r5, r5, r3
 8005bc4:	2700      	movs	r7, #0
 8005bc6:	42bd      	cmp	r5, r7
 8005bc8:	d120      	bne.n	8005c0c <_printf_common+0xc8>
 8005bca:	2000      	movs	r0, #0
 8005bcc:	e010      	b.n	8005bf0 <_printf_common+0xac>
 8005bce:	3701      	adds	r7, #1
 8005bd0:	68e3      	ldr	r3, [r4, #12]
 8005bd2:	682a      	ldr	r2, [r5, #0]
 8005bd4:	1a9b      	subs	r3, r3, r2
 8005bd6:	42bb      	cmp	r3, r7
 8005bd8:	ddd2      	ble.n	8005b80 <_printf_common+0x3c>
 8005bda:	0022      	movs	r2, r4
 8005bdc:	2301      	movs	r3, #1
 8005bde:	9901      	ldr	r1, [sp, #4]
 8005be0:	9800      	ldr	r0, [sp, #0]
 8005be2:	9e08      	ldr	r6, [sp, #32]
 8005be4:	3219      	adds	r2, #25
 8005be6:	47b0      	blx	r6
 8005be8:	1c43      	adds	r3, r0, #1
 8005bea:	d1f0      	bne.n	8005bce <_printf_common+0x8a>
 8005bec:	2001      	movs	r0, #1
 8005bee:	4240      	negs	r0, r0
 8005bf0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005bf2:	2030      	movs	r0, #48	; 0x30
 8005bf4:	18e1      	adds	r1, r4, r3
 8005bf6:	3143      	adds	r1, #67	; 0x43
 8005bf8:	7008      	strb	r0, [r1, #0]
 8005bfa:	0021      	movs	r1, r4
 8005bfc:	1c5a      	adds	r2, r3, #1
 8005bfe:	3145      	adds	r1, #69	; 0x45
 8005c00:	7809      	ldrb	r1, [r1, #0]
 8005c02:	18a2      	adds	r2, r4, r2
 8005c04:	3243      	adds	r2, #67	; 0x43
 8005c06:	3302      	adds	r3, #2
 8005c08:	7011      	strb	r1, [r2, #0]
 8005c0a:	e7c1      	b.n	8005b90 <_printf_common+0x4c>
 8005c0c:	0022      	movs	r2, r4
 8005c0e:	2301      	movs	r3, #1
 8005c10:	9901      	ldr	r1, [sp, #4]
 8005c12:	9800      	ldr	r0, [sp, #0]
 8005c14:	9e08      	ldr	r6, [sp, #32]
 8005c16:	321a      	adds	r2, #26
 8005c18:	47b0      	blx	r6
 8005c1a:	1c43      	adds	r3, r0, #1
 8005c1c:	d0e6      	beq.n	8005bec <_printf_common+0xa8>
 8005c1e:	3701      	adds	r7, #1
 8005c20:	e7d1      	b.n	8005bc6 <_printf_common+0x82>
	...

08005c24 <_printf_i>:
 8005c24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c26:	b08b      	sub	sp, #44	; 0x2c
 8005c28:	9206      	str	r2, [sp, #24]
 8005c2a:	000a      	movs	r2, r1
 8005c2c:	3243      	adds	r2, #67	; 0x43
 8005c2e:	9307      	str	r3, [sp, #28]
 8005c30:	9005      	str	r0, [sp, #20]
 8005c32:	9204      	str	r2, [sp, #16]
 8005c34:	7e0a      	ldrb	r2, [r1, #24]
 8005c36:	000c      	movs	r4, r1
 8005c38:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c3a:	2a78      	cmp	r2, #120	; 0x78
 8005c3c:	d807      	bhi.n	8005c4e <_printf_i+0x2a>
 8005c3e:	2a62      	cmp	r2, #98	; 0x62
 8005c40:	d809      	bhi.n	8005c56 <_printf_i+0x32>
 8005c42:	2a00      	cmp	r2, #0
 8005c44:	d100      	bne.n	8005c48 <_printf_i+0x24>
 8005c46:	e0c1      	b.n	8005dcc <_printf_i+0x1a8>
 8005c48:	2a58      	cmp	r2, #88	; 0x58
 8005c4a:	d100      	bne.n	8005c4e <_printf_i+0x2a>
 8005c4c:	e08c      	b.n	8005d68 <_printf_i+0x144>
 8005c4e:	0026      	movs	r6, r4
 8005c50:	3642      	adds	r6, #66	; 0x42
 8005c52:	7032      	strb	r2, [r6, #0]
 8005c54:	e022      	b.n	8005c9c <_printf_i+0x78>
 8005c56:	0010      	movs	r0, r2
 8005c58:	3863      	subs	r0, #99	; 0x63
 8005c5a:	2815      	cmp	r0, #21
 8005c5c:	d8f7      	bhi.n	8005c4e <_printf_i+0x2a>
 8005c5e:	f7fa fa53 	bl	8000108 <__gnu_thumb1_case_shi>
 8005c62:	0016      	.short	0x0016
 8005c64:	fff6001f 	.word	0xfff6001f
 8005c68:	fff6fff6 	.word	0xfff6fff6
 8005c6c:	001ffff6 	.word	0x001ffff6
 8005c70:	fff6fff6 	.word	0xfff6fff6
 8005c74:	fff6fff6 	.word	0xfff6fff6
 8005c78:	003600a8 	.word	0x003600a8
 8005c7c:	fff6009a 	.word	0xfff6009a
 8005c80:	00b9fff6 	.word	0x00b9fff6
 8005c84:	0036fff6 	.word	0x0036fff6
 8005c88:	fff6fff6 	.word	0xfff6fff6
 8005c8c:	009e      	.short	0x009e
 8005c8e:	0026      	movs	r6, r4
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	3642      	adds	r6, #66	; 0x42
 8005c94:	1d11      	adds	r1, r2, #4
 8005c96:	6019      	str	r1, [r3, #0]
 8005c98:	6813      	ldr	r3, [r2, #0]
 8005c9a:	7033      	strb	r3, [r6, #0]
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e0a7      	b.n	8005df0 <_printf_i+0x1cc>
 8005ca0:	6808      	ldr	r0, [r1, #0]
 8005ca2:	6819      	ldr	r1, [r3, #0]
 8005ca4:	1d0a      	adds	r2, r1, #4
 8005ca6:	0605      	lsls	r5, r0, #24
 8005ca8:	d50b      	bpl.n	8005cc2 <_printf_i+0x9e>
 8005caa:	680d      	ldr	r5, [r1, #0]
 8005cac:	601a      	str	r2, [r3, #0]
 8005cae:	2d00      	cmp	r5, #0
 8005cb0:	da03      	bge.n	8005cba <_printf_i+0x96>
 8005cb2:	232d      	movs	r3, #45	; 0x2d
 8005cb4:	9a04      	ldr	r2, [sp, #16]
 8005cb6:	426d      	negs	r5, r5
 8005cb8:	7013      	strb	r3, [r2, #0]
 8005cba:	4b61      	ldr	r3, [pc, #388]	; (8005e40 <_printf_i+0x21c>)
 8005cbc:	270a      	movs	r7, #10
 8005cbe:	9303      	str	r3, [sp, #12]
 8005cc0:	e01b      	b.n	8005cfa <_printf_i+0xd6>
 8005cc2:	680d      	ldr	r5, [r1, #0]
 8005cc4:	601a      	str	r2, [r3, #0]
 8005cc6:	0641      	lsls	r1, r0, #25
 8005cc8:	d5f1      	bpl.n	8005cae <_printf_i+0x8a>
 8005cca:	b22d      	sxth	r5, r5
 8005ccc:	e7ef      	b.n	8005cae <_printf_i+0x8a>
 8005cce:	680d      	ldr	r5, [r1, #0]
 8005cd0:	6819      	ldr	r1, [r3, #0]
 8005cd2:	1d08      	adds	r0, r1, #4
 8005cd4:	6018      	str	r0, [r3, #0]
 8005cd6:	062e      	lsls	r6, r5, #24
 8005cd8:	d501      	bpl.n	8005cde <_printf_i+0xba>
 8005cda:	680d      	ldr	r5, [r1, #0]
 8005cdc:	e003      	b.n	8005ce6 <_printf_i+0xc2>
 8005cde:	066d      	lsls	r5, r5, #25
 8005ce0:	d5fb      	bpl.n	8005cda <_printf_i+0xb6>
 8005ce2:	680d      	ldr	r5, [r1, #0]
 8005ce4:	b2ad      	uxth	r5, r5
 8005ce6:	4b56      	ldr	r3, [pc, #344]	; (8005e40 <_printf_i+0x21c>)
 8005ce8:	2708      	movs	r7, #8
 8005cea:	9303      	str	r3, [sp, #12]
 8005cec:	2a6f      	cmp	r2, #111	; 0x6f
 8005cee:	d000      	beq.n	8005cf2 <_printf_i+0xce>
 8005cf0:	3702      	adds	r7, #2
 8005cf2:	0023      	movs	r3, r4
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	3343      	adds	r3, #67	; 0x43
 8005cf8:	701a      	strb	r2, [r3, #0]
 8005cfa:	6863      	ldr	r3, [r4, #4]
 8005cfc:	60a3      	str	r3, [r4, #8]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	db03      	blt.n	8005d0a <_printf_i+0xe6>
 8005d02:	2204      	movs	r2, #4
 8005d04:	6821      	ldr	r1, [r4, #0]
 8005d06:	4391      	bics	r1, r2
 8005d08:	6021      	str	r1, [r4, #0]
 8005d0a:	2d00      	cmp	r5, #0
 8005d0c:	d102      	bne.n	8005d14 <_printf_i+0xf0>
 8005d0e:	9e04      	ldr	r6, [sp, #16]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d00c      	beq.n	8005d2e <_printf_i+0x10a>
 8005d14:	9e04      	ldr	r6, [sp, #16]
 8005d16:	0028      	movs	r0, r5
 8005d18:	0039      	movs	r1, r7
 8005d1a:	f7fa fa85 	bl	8000228 <__aeabi_uidivmod>
 8005d1e:	9b03      	ldr	r3, [sp, #12]
 8005d20:	3e01      	subs	r6, #1
 8005d22:	5c5b      	ldrb	r3, [r3, r1]
 8005d24:	7033      	strb	r3, [r6, #0]
 8005d26:	002b      	movs	r3, r5
 8005d28:	0005      	movs	r5, r0
 8005d2a:	429f      	cmp	r7, r3
 8005d2c:	d9f3      	bls.n	8005d16 <_printf_i+0xf2>
 8005d2e:	2f08      	cmp	r7, #8
 8005d30:	d109      	bne.n	8005d46 <_printf_i+0x122>
 8005d32:	6823      	ldr	r3, [r4, #0]
 8005d34:	07db      	lsls	r3, r3, #31
 8005d36:	d506      	bpl.n	8005d46 <_printf_i+0x122>
 8005d38:	6863      	ldr	r3, [r4, #4]
 8005d3a:	6922      	ldr	r2, [r4, #16]
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	dc02      	bgt.n	8005d46 <_printf_i+0x122>
 8005d40:	2330      	movs	r3, #48	; 0x30
 8005d42:	3e01      	subs	r6, #1
 8005d44:	7033      	strb	r3, [r6, #0]
 8005d46:	9b04      	ldr	r3, [sp, #16]
 8005d48:	1b9b      	subs	r3, r3, r6
 8005d4a:	6123      	str	r3, [r4, #16]
 8005d4c:	9b07      	ldr	r3, [sp, #28]
 8005d4e:	0021      	movs	r1, r4
 8005d50:	9300      	str	r3, [sp, #0]
 8005d52:	9805      	ldr	r0, [sp, #20]
 8005d54:	9b06      	ldr	r3, [sp, #24]
 8005d56:	aa09      	add	r2, sp, #36	; 0x24
 8005d58:	f7ff fef4 	bl	8005b44 <_printf_common>
 8005d5c:	1c43      	adds	r3, r0, #1
 8005d5e:	d14c      	bne.n	8005dfa <_printf_i+0x1d6>
 8005d60:	2001      	movs	r0, #1
 8005d62:	4240      	negs	r0, r0
 8005d64:	b00b      	add	sp, #44	; 0x2c
 8005d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d68:	3145      	adds	r1, #69	; 0x45
 8005d6a:	700a      	strb	r2, [r1, #0]
 8005d6c:	4a34      	ldr	r2, [pc, #208]	; (8005e40 <_printf_i+0x21c>)
 8005d6e:	9203      	str	r2, [sp, #12]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	6821      	ldr	r1, [r4, #0]
 8005d74:	ca20      	ldmia	r2!, {r5}
 8005d76:	601a      	str	r2, [r3, #0]
 8005d78:	0608      	lsls	r0, r1, #24
 8005d7a:	d516      	bpl.n	8005daa <_printf_i+0x186>
 8005d7c:	07cb      	lsls	r3, r1, #31
 8005d7e:	d502      	bpl.n	8005d86 <_printf_i+0x162>
 8005d80:	2320      	movs	r3, #32
 8005d82:	4319      	orrs	r1, r3
 8005d84:	6021      	str	r1, [r4, #0]
 8005d86:	2710      	movs	r7, #16
 8005d88:	2d00      	cmp	r5, #0
 8005d8a:	d1b2      	bne.n	8005cf2 <_printf_i+0xce>
 8005d8c:	2320      	movs	r3, #32
 8005d8e:	6822      	ldr	r2, [r4, #0]
 8005d90:	439a      	bics	r2, r3
 8005d92:	6022      	str	r2, [r4, #0]
 8005d94:	e7ad      	b.n	8005cf2 <_printf_i+0xce>
 8005d96:	2220      	movs	r2, #32
 8005d98:	6809      	ldr	r1, [r1, #0]
 8005d9a:	430a      	orrs	r2, r1
 8005d9c:	6022      	str	r2, [r4, #0]
 8005d9e:	0022      	movs	r2, r4
 8005da0:	2178      	movs	r1, #120	; 0x78
 8005da2:	3245      	adds	r2, #69	; 0x45
 8005da4:	7011      	strb	r1, [r2, #0]
 8005da6:	4a27      	ldr	r2, [pc, #156]	; (8005e44 <_printf_i+0x220>)
 8005da8:	e7e1      	b.n	8005d6e <_printf_i+0x14a>
 8005daa:	0648      	lsls	r0, r1, #25
 8005dac:	d5e6      	bpl.n	8005d7c <_printf_i+0x158>
 8005dae:	b2ad      	uxth	r5, r5
 8005db0:	e7e4      	b.n	8005d7c <_printf_i+0x158>
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	680d      	ldr	r5, [r1, #0]
 8005db6:	1d10      	adds	r0, r2, #4
 8005db8:	6949      	ldr	r1, [r1, #20]
 8005dba:	6018      	str	r0, [r3, #0]
 8005dbc:	6813      	ldr	r3, [r2, #0]
 8005dbe:	062e      	lsls	r6, r5, #24
 8005dc0:	d501      	bpl.n	8005dc6 <_printf_i+0x1a2>
 8005dc2:	6019      	str	r1, [r3, #0]
 8005dc4:	e002      	b.n	8005dcc <_printf_i+0x1a8>
 8005dc6:	066d      	lsls	r5, r5, #25
 8005dc8:	d5fb      	bpl.n	8005dc2 <_printf_i+0x19e>
 8005dca:	8019      	strh	r1, [r3, #0]
 8005dcc:	2300      	movs	r3, #0
 8005dce:	9e04      	ldr	r6, [sp, #16]
 8005dd0:	6123      	str	r3, [r4, #16]
 8005dd2:	e7bb      	b.n	8005d4c <_printf_i+0x128>
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	1d11      	adds	r1, r2, #4
 8005dd8:	6019      	str	r1, [r3, #0]
 8005dda:	6816      	ldr	r6, [r2, #0]
 8005ddc:	2100      	movs	r1, #0
 8005dde:	0030      	movs	r0, r6
 8005de0:	6862      	ldr	r2, [r4, #4]
 8005de2:	f000 f831 	bl	8005e48 <memchr>
 8005de6:	2800      	cmp	r0, #0
 8005de8:	d001      	beq.n	8005dee <_printf_i+0x1ca>
 8005dea:	1b80      	subs	r0, r0, r6
 8005dec:	6060      	str	r0, [r4, #4]
 8005dee:	6863      	ldr	r3, [r4, #4]
 8005df0:	6123      	str	r3, [r4, #16]
 8005df2:	2300      	movs	r3, #0
 8005df4:	9a04      	ldr	r2, [sp, #16]
 8005df6:	7013      	strb	r3, [r2, #0]
 8005df8:	e7a8      	b.n	8005d4c <_printf_i+0x128>
 8005dfa:	6923      	ldr	r3, [r4, #16]
 8005dfc:	0032      	movs	r2, r6
 8005dfe:	9906      	ldr	r1, [sp, #24]
 8005e00:	9805      	ldr	r0, [sp, #20]
 8005e02:	9d07      	ldr	r5, [sp, #28]
 8005e04:	47a8      	blx	r5
 8005e06:	1c43      	adds	r3, r0, #1
 8005e08:	d0aa      	beq.n	8005d60 <_printf_i+0x13c>
 8005e0a:	6823      	ldr	r3, [r4, #0]
 8005e0c:	079b      	lsls	r3, r3, #30
 8005e0e:	d415      	bmi.n	8005e3c <_printf_i+0x218>
 8005e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e12:	68e0      	ldr	r0, [r4, #12]
 8005e14:	4298      	cmp	r0, r3
 8005e16:	daa5      	bge.n	8005d64 <_printf_i+0x140>
 8005e18:	0018      	movs	r0, r3
 8005e1a:	e7a3      	b.n	8005d64 <_printf_i+0x140>
 8005e1c:	0022      	movs	r2, r4
 8005e1e:	2301      	movs	r3, #1
 8005e20:	9906      	ldr	r1, [sp, #24]
 8005e22:	9805      	ldr	r0, [sp, #20]
 8005e24:	9e07      	ldr	r6, [sp, #28]
 8005e26:	3219      	adds	r2, #25
 8005e28:	47b0      	blx	r6
 8005e2a:	1c43      	adds	r3, r0, #1
 8005e2c:	d098      	beq.n	8005d60 <_printf_i+0x13c>
 8005e2e:	3501      	adds	r5, #1
 8005e30:	68e3      	ldr	r3, [r4, #12]
 8005e32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e34:	1a9b      	subs	r3, r3, r2
 8005e36:	42ab      	cmp	r3, r5
 8005e38:	dcf0      	bgt.n	8005e1c <_printf_i+0x1f8>
 8005e3a:	e7e9      	b.n	8005e10 <_printf_i+0x1ec>
 8005e3c:	2500      	movs	r5, #0
 8005e3e:	e7f7      	b.n	8005e30 <_printf_i+0x20c>
 8005e40:	08006555 	.word	0x08006555
 8005e44:	08006566 	.word	0x08006566

08005e48 <memchr>:
 8005e48:	b2c9      	uxtb	r1, r1
 8005e4a:	1882      	adds	r2, r0, r2
 8005e4c:	4290      	cmp	r0, r2
 8005e4e:	d101      	bne.n	8005e54 <memchr+0xc>
 8005e50:	2000      	movs	r0, #0
 8005e52:	4770      	bx	lr
 8005e54:	7803      	ldrb	r3, [r0, #0]
 8005e56:	428b      	cmp	r3, r1
 8005e58:	d0fb      	beq.n	8005e52 <memchr+0xa>
 8005e5a:	3001      	adds	r0, #1
 8005e5c:	e7f6      	b.n	8005e4c <memchr+0x4>

08005e5e <memcpy>:
 8005e5e:	2300      	movs	r3, #0
 8005e60:	b510      	push	{r4, lr}
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d100      	bne.n	8005e68 <memcpy+0xa>
 8005e66:	bd10      	pop	{r4, pc}
 8005e68:	5ccc      	ldrb	r4, [r1, r3]
 8005e6a:	54c4      	strb	r4, [r0, r3]
 8005e6c:	3301      	adds	r3, #1
 8005e6e:	e7f8      	b.n	8005e62 <memcpy+0x4>

08005e70 <memmove>:
 8005e70:	b510      	push	{r4, lr}
 8005e72:	4288      	cmp	r0, r1
 8005e74:	d902      	bls.n	8005e7c <memmove+0xc>
 8005e76:	188b      	adds	r3, r1, r2
 8005e78:	4298      	cmp	r0, r3
 8005e7a:	d303      	bcc.n	8005e84 <memmove+0x14>
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	e007      	b.n	8005e90 <memmove+0x20>
 8005e80:	5c8b      	ldrb	r3, [r1, r2]
 8005e82:	5483      	strb	r3, [r0, r2]
 8005e84:	3a01      	subs	r2, #1
 8005e86:	d2fb      	bcs.n	8005e80 <memmove+0x10>
 8005e88:	bd10      	pop	{r4, pc}
 8005e8a:	5ccc      	ldrb	r4, [r1, r3]
 8005e8c:	54c4      	strb	r4, [r0, r3]
 8005e8e:	3301      	adds	r3, #1
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d1fa      	bne.n	8005e8a <memmove+0x1a>
 8005e94:	e7f8      	b.n	8005e88 <memmove+0x18>
	...

08005e98 <_free_r>:
 8005e98:	b570      	push	{r4, r5, r6, lr}
 8005e9a:	0005      	movs	r5, r0
 8005e9c:	2900      	cmp	r1, #0
 8005e9e:	d010      	beq.n	8005ec2 <_free_r+0x2a>
 8005ea0:	1f0c      	subs	r4, r1, #4
 8005ea2:	6823      	ldr	r3, [r4, #0]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	da00      	bge.n	8005eaa <_free_r+0x12>
 8005ea8:	18e4      	adds	r4, r4, r3
 8005eaa:	0028      	movs	r0, r5
 8005eac:	f000 f918 	bl	80060e0 <__malloc_lock>
 8005eb0:	4a1d      	ldr	r2, [pc, #116]	; (8005f28 <_free_r+0x90>)
 8005eb2:	6813      	ldr	r3, [r2, #0]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d105      	bne.n	8005ec4 <_free_r+0x2c>
 8005eb8:	6063      	str	r3, [r4, #4]
 8005eba:	6014      	str	r4, [r2, #0]
 8005ebc:	0028      	movs	r0, r5
 8005ebe:	f000 f917 	bl	80060f0 <__malloc_unlock>
 8005ec2:	bd70      	pop	{r4, r5, r6, pc}
 8005ec4:	42a3      	cmp	r3, r4
 8005ec6:	d908      	bls.n	8005eda <_free_r+0x42>
 8005ec8:	6821      	ldr	r1, [r4, #0]
 8005eca:	1860      	adds	r0, r4, r1
 8005ecc:	4283      	cmp	r3, r0
 8005ece:	d1f3      	bne.n	8005eb8 <_free_r+0x20>
 8005ed0:	6818      	ldr	r0, [r3, #0]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	1841      	adds	r1, r0, r1
 8005ed6:	6021      	str	r1, [r4, #0]
 8005ed8:	e7ee      	b.n	8005eb8 <_free_r+0x20>
 8005eda:	001a      	movs	r2, r3
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d001      	beq.n	8005ee6 <_free_r+0x4e>
 8005ee2:	42a3      	cmp	r3, r4
 8005ee4:	d9f9      	bls.n	8005eda <_free_r+0x42>
 8005ee6:	6811      	ldr	r1, [r2, #0]
 8005ee8:	1850      	adds	r0, r2, r1
 8005eea:	42a0      	cmp	r0, r4
 8005eec:	d10b      	bne.n	8005f06 <_free_r+0x6e>
 8005eee:	6820      	ldr	r0, [r4, #0]
 8005ef0:	1809      	adds	r1, r1, r0
 8005ef2:	1850      	adds	r0, r2, r1
 8005ef4:	6011      	str	r1, [r2, #0]
 8005ef6:	4283      	cmp	r3, r0
 8005ef8:	d1e0      	bne.n	8005ebc <_free_r+0x24>
 8005efa:	6818      	ldr	r0, [r3, #0]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	1841      	adds	r1, r0, r1
 8005f00:	6011      	str	r1, [r2, #0]
 8005f02:	6053      	str	r3, [r2, #4]
 8005f04:	e7da      	b.n	8005ebc <_free_r+0x24>
 8005f06:	42a0      	cmp	r0, r4
 8005f08:	d902      	bls.n	8005f10 <_free_r+0x78>
 8005f0a:	230c      	movs	r3, #12
 8005f0c:	602b      	str	r3, [r5, #0]
 8005f0e:	e7d5      	b.n	8005ebc <_free_r+0x24>
 8005f10:	6821      	ldr	r1, [r4, #0]
 8005f12:	1860      	adds	r0, r4, r1
 8005f14:	4283      	cmp	r3, r0
 8005f16:	d103      	bne.n	8005f20 <_free_r+0x88>
 8005f18:	6818      	ldr	r0, [r3, #0]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	1841      	adds	r1, r0, r1
 8005f1e:	6021      	str	r1, [r4, #0]
 8005f20:	6063      	str	r3, [r4, #4]
 8005f22:	6054      	str	r4, [r2, #4]
 8005f24:	e7ca      	b.n	8005ebc <_free_r+0x24>
 8005f26:	46c0      	nop			; (mov r8, r8)
 8005f28:	2000022c 	.word	0x2000022c

08005f2c <sbrk_aligned>:
 8005f2c:	b570      	push	{r4, r5, r6, lr}
 8005f2e:	4e0f      	ldr	r6, [pc, #60]	; (8005f6c <sbrk_aligned+0x40>)
 8005f30:	000d      	movs	r5, r1
 8005f32:	6831      	ldr	r1, [r6, #0]
 8005f34:	0004      	movs	r4, r0
 8005f36:	2900      	cmp	r1, #0
 8005f38:	d102      	bne.n	8005f40 <sbrk_aligned+0x14>
 8005f3a:	f000 f8bf 	bl	80060bc <_sbrk_r>
 8005f3e:	6030      	str	r0, [r6, #0]
 8005f40:	0029      	movs	r1, r5
 8005f42:	0020      	movs	r0, r4
 8005f44:	f000 f8ba 	bl	80060bc <_sbrk_r>
 8005f48:	1c43      	adds	r3, r0, #1
 8005f4a:	d00a      	beq.n	8005f62 <sbrk_aligned+0x36>
 8005f4c:	2303      	movs	r3, #3
 8005f4e:	1cc5      	adds	r5, r0, #3
 8005f50:	439d      	bics	r5, r3
 8005f52:	42a8      	cmp	r0, r5
 8005f54:	d007      	beq.n	8005f66 <sbrk_aligned+0x3a>
 8005f56:	1a29      	subs	r1, r5, r0
 8005f58:	0020      	movs	r0, r4
 8005f5a:	f000 f8af 	bl	80060bc <_sbrk_r>
 8005f5e:	1c43      	adds	r3, r0, #1
 8005f60:	d101      	bne.n	8005f66 <sbrk_aligned+0x3a>
 8005f62:	2501      	movs	r5, #1
 8005f64:	426d      	negs	r5, r5
 8005f66:	0028      	movs	r0, r5
 8005f68:	bd70      	pop	{r4, r5, r6, pc}
 8005f6a:	46c0      	nop			; (mov r8, r8)
 8005f6c:	20000230 	.word	0x20000230

08005f70 <_malloc_r>:
 8005f70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f72:	2203      	movs	r2, #3
 8005f74:	1ccb      	adds	r3, r1, #3
 8005f76:	4393      	bics	r3, r2
 8005f78:	3308      	adds	r3, #8
 8005f7a:	0006      	movs	r6, r0
 8005f7c:	001f      	movs	r7, r3
 8005f7e:	2b0c      	cmp	r3, #12
 8005f80:	d232      	bcs.n	8005fe8 <_malloc_r+0x78>
 8005f82:	270c      	movs	r7, #12
 8005f84:	42b9      	cmp	r1, r7
 8005f86:	d831      	bhi.n	8005fec <_malloc_r+0x7c>
 8005f88:	0030      	movs	r0, r6
 8005f8a:	f000 f8a9 	bl	80060e0 <__malloc_lock>
 8005f8e:	4d32      	ldr	r5, [pc, #200]	; (8006058 <_malloc_r+0xe8>)
 8005f90:	682b      	ldr	r3, [r5, #0]
 8005f92:	001c      	movs	r4, r3
 8005f94:	2c00      	cmp	r4, #0
 8005f96:	d12e      	bne.n	8005ff6 <_malloc_r+0x86>
 8005f98:	0039      	movs	r1, r7
 8005f9a:	0030      	movs	r0, r6
 8005f9c:	f7ff ffc6 	bl	8005f2c <sbrk_aligned>
 8005fa0:	0004      	movs	r4, r0
 8005fa2:	1c43      	adds	r3, r0, #1
 8005fa4:	d11e      	bne.n	8005fe4 <_malloc_r+0x74>
 8005fa6:	682c      	ldr	r4, [r5, #0]
 8005fa8:	0025      	movs	r5, r4
 8005faa:	2d00      	cmp	r5, #0
 8005fac:	d14a      	bne.n	8006044 <_malloc_r+0xd4>
 8005fae:	6823      	ldr	r3, [r4, #0]
 8005fb0:	0029      	movs	r1, r5
 8005fb2:	18e3      	adds	r3, r4, r3
 8005fb4:	0030      	movs	r0, r6
 8005fb6:	9301      	str	r3, [sp, #4]
 8005fb8:	f000 f880 	bl	80060bc <_sbrk_r>
 8005fbc:	9b01      	ldr	r3, [sp, #4]
 8005fbe:	4283      	cmp	r3, r0
 8005fc0:	d143      	bne.n	800604a <_malloc_r+0xda>
 8005fc2:	6823      	ldr	r3, [r4, #0]
 8005fc4:	3703      	adds	r7, #3
 8005fc6:	1aff      	subs	r7, r7, r3
 8005fc8:	2303      	movs	r3, #3
 8005fca:	439f      	bics	r7, r3
 8005fcc:	3708      	adds	r7, #8
 8005fce:	2f0c      	cmp	r7, #12
 8005fd0:	d200      	bcs.n	8005fd4 <_malloc_r+0x64>
 8005fd2:	270c      	movs	r7, #12
 8005fd4:	0039      	movs	r1, r7
 8005fd6:	0030      	movs	r0, r6
 8005fd8:	f7ff ffa8 	bl	8005f2c <sbrk_aligned>
 8005fdc:	1c43      	adds	r3, r0, #1
 8005fde:	d034      	beq.n	800604a <_malloc_r+0xda>
 8005fe0:	6823      	ldr	r3, [r4, #0]
 8005fe2:	19df      	adds	r7, r3, r7
 8005fe4:	6027      	str	r7, [r4, #0]
 8005fe6:	e013      	b.n	8006010 <_malloc_r+0xa0>
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	dacb      	bge.n	8005f84 <_malloc_r+0x14>
 8005fec:	230c      	movs	r3, #12
 8005fee:	2500      	movs	r5, #0
 8005ff0:	6033      	str	r3, [r6, #0]
 8005ff2:	0028      	movs	r0, r5
 8005ff4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005ff6:	6822      	ldr	r2, [r4, #0]
 8005ff8:	1bd1      	subs	r1, r2, r7
 8005ffa:	d420      	bmi.n	800603e <_malloc_r+0xce>
 8005ffc:	290b      	cmp	r1, #11
 8005ffe:	d917      	bls.n	8006030 <_malloc_r+0xc0>
 8006000:	19e2      	adds	r2, r4, r7
 8006002:	6027      	str	r7, [r4, #0]
 8006004:	42a3      	cmp	r3, r4
 8006006:	d111      	bne.n	800602c <_malloc_r+0xbc>
 8006008:	602a      	str	r2, [r5, #0]
 800600a:	6863      	ldr	r3, [r4, #4]
 800600c:	6011      	str	r1, [r2, #0]
 800600e:	6053      	str	r3, [r2, #4]
 8006010:	0030      	movs	r0, r6
 8006012:	0025      	movs	r5, r4
 8006014:	f000 f86c 	bl	80060f0 <__malloc_unlock>
 8006018:	2207      	movs	r2, #7
 800601a:	350b      	adds	r5, #11
 800601c:	1d23      	adds	r3, r4, #4
 800601e:	4395      	bics	r5, r2
 8006020:	1aea      	subs	r2, r5, r3
 8006022:	429d      	cmp	r5, r3
 8006024:	d0e5      	beq.n	8005ff2 <_malloc_r+0x82>
 8006026:	1b5b      	subs	r3, r3, r5
 8006028:	50a3      	str	r3, [r4, r2]
 800602a:	e7e2      	b.n	8005ff2 <_malloc_r+0x82>
 800602c:	605a      	str	r2, [r3, #4]
 800602e:	e7ec      	b.n	800600a <_malloc_r+0x9a>
 8006030:	6862      	ldr	r2, [r4, #4]
 8006032:	42a3      	cmp	r3, r4
 8006034:	d101      	bne.n	800603a <_malloc_r+0xca>
 8006036:	602a      	str	r2, [r5, #0]
 8006038:	e7ea      	b.n	8006010 <_malloc_r+0xa0>
 800603a:	605a      	str	r2, [r3, #4]
 800603c:	e7e8      	b.n	8006010 <_malloc_r+0xa0>
 800603e:	0023      	movs	r3, r4
 8006040:	6864      	ldr	r4, [r4, #4]
 8006042:	e7a7      	b.n	8005f94 <_malloc_r+0x24>
 8006044:	002c      	movs	r4, r5
 8006046:	686d      	ldr	r5, [r5, #4]
 8006048:	e7af      	b.n	8005faa <_malloc_r+0x3a>
 800604a:	230c      	movs	r3, #12
 800604c:	0030      	movs	r0, r6
 800604e:	6033      	str	r3, [r6, #0]
 8006050:	f000 f84e 	bl	80060f0 <__malloc_unlock>
 8006054:	e7cd      	b.n	8005ff2 <_malloc_r+0x82>
 8006056:	46c0      	nop			; (mov r8, r8)
 8006058:	2000022c 	.word	0x2000022c

0800605c <_realloc_r>:
 800605c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800605e:	0007      	movs	r7, r0
 8006060:	000e      	movs	r6, r1
 8006062:	0014      	movs	r4, r2
 8006064:	2900      	cmp	r1, #0
 8006066:	d105      	bne.n	8006074 <_realloc_r+0x18>
 8006068:	0011      	movs	r1, r2
 800606a:	f7ff ff81 	bl	8005f70 <_malloc_r>
 800606e:	0005      	movs	r5, r0
 8006070:	0028      	movs	r0, r5
 8006072:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006074:	2a00      	cmp	r2, #0
 8006076:	d103      	bne.n	8006080 <_realloc_r+0x24>
 8006078:	f7ff ff0e 	bl	8005e98 <_free_r>
 800607c:	0025      	movs	r5, r4
 800607e:	e7f7      	b.n	8006070 <_realloc_r+0x14>
 8006080:	f000 f83e 	bl	8006100 <_malloc_usable_size_r>
 8006084:	9001      	str	r0, [sp, #4]
 8006086:	4284      	cmp	r4, r0
 8006088:	d803      	bhi.n	8006092 <_realloc_r+0x36>
 800608a:	0035      	movs	r5, r6
 800608c:	0843      	lsrs	r3, r0, #1
 800608e:	42a3      	cmp	r3, r4
 8006090:	d3ee      	bcc.n	8006070 <_realloc_r+0x14>
 8006092:	0021      	movs	r1, r4
 8006094:	0038      	movs	r0, r7
 8006096:	f7ff ff6b 	bl	8005f70 <_malloc_r>
 800609a:	1e05      	subs	r5, r0, #0
 800609c:	d0e8      	beq.n	8006070 <_realloc_r+0x14>
 800609e:	9b01      	ldr	r3, [sp, #4]
 80060a0:	0022      	movs	r2, r4
 80060a2:	429c      	cmp	r4, r3
 80060a4:	d900      	bls.n	80060a8 <_realloc_r+0x4c>
 80060a6:	001a      	movs	r2, r3
 80060a8:	0031      	movs	r1, r6
 80060aa:	0028      	movs	r0, r5
 80060ac:	f7ff fed7 	bl	8005e5e <memcpy>
 80060b0:	0031      	movs	r1, r6
 80060b2:	0038      	movs	r0, r7
 80060b4:	f7ff fef0 	bl	8005e98 <_free_r>
 80060b8:	e7da      	b.n	8006070 <_realloc_r+0x14>
	...

080060bc <_sbrk_r>:
 80060bc:	2300      	movs	r3, #0
 80060be:	b570      	push	{r4, r5, r6, lr}
 80060c0:	4d06      	ldr	r5, [pc, #24]	; (80060dc <_sbrk_r+0x20>)
 80060c2:	0004      	movs	r4, r0
 80060c4:	0008      	movs	r0, r1
 80060c6:	602b      	str	r3, [r5, #0]
 80060c8:	f7fb fb0e 	bl	80016e8 <_sbrk>
 80060cc:	1c43      	adds	r3, r0, #1
 80060ce:	d103      	bne.n	80060d8 <_sbrk_r+0x1c>
 80060d0:	682b      	ldr	r3, [r5, #0]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d000      	beq.n	80060d8 <_sbrk_r+0x1c>
 80060d6:	6023      	str	r3, [r4, #0]
 80060d8:	bd70      	pop	{r4, r5, r6, pc}
 80060da:	46c0      	nop			; (mov r8, r8)
 80060dc:	20000234 	.word	0x20000234

080060e0 <__malloc_lock>:
 80060e0:	b510      	push	{r4, lr}
 80060e2:	4802      	ldr	r0, [pc, #8]	; (80060ec <__malloc_lock+0xc>)
 80060e4:	f000 f814 	bl	8006110 <__retarget_lock_acquire_recursive>
 80060e8:	bd10      	pop	{r4, pc}
 80060ea:	46c0      	nop			; (mov r8, r8)
 80060ec:	20000238 	.word	0x20000238

080060f0 <__malloc_unlock>:
 80060f0:	b510      	push	{r4, lr}
 80060f2:	4802      	ldr	r0, [pc, #8]	; (80060fc <__malloc_unlock+0xc>)
 80060f4:	f000 f80d 	bl	8006112 <__retarget_lock_release_recursive>
 80060f8:	bd10      	pop	{r4, pc}
 80060fa:	46c0      	nop			; (mov r8, r8)
 80060fc:	20000238 	.word	0x20000238

08006100 <_malloc_usable_size_r>:
 8006100:	1f0b      	subs	r3, r1, #4
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	1f18      	subs	r0, r3, #4
 8006106:	2b00      	cmp	r3, #0
 8006108:	da01      	bge.n	800610e <_malloc_usable_size_r+0xe>
 800610a:	580b      	ldr	r3, [r1, r0]
 800610c:	18c0      	adds	r0, r0, r3
 800610e:	4770      	bx	lr

08006110 <__retarget_lock_acquire_recursive>:
 8006110:	4770      	bx	lr

08006112 <__retarget_lock_release_recursive>:
 8006112:	4770      	bx	lr

08006114 <_init>:
 8006114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006116:	46c0      	nop			; (mov r8, r8)
 8006118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800611a:	bc08      	pop	{r3}
 800611c:	469e      	mov	lr, r3
 800611e:	4770      	bx	lr

08006120 <_fini>:
 8006120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006122:	46c0      	nop			; (mov r8, r8)
 8006124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006126:	bc08      	pop	{r3}
 8006128:	469e      	mov	lr, r3
 800612a:	4770      	bx	lr
