ARM GAS  /tmp/ccyQ8bJm.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Src/tim.c"
  18              		.section	.text.MX_TIM1_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM1_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_TIM1_Init:
  26              	.LFB65:
   1:Src/tim.c     **** /* USER CODE BEGIN Header */
   2:Src/tim.c     **** /**
   3:Src/tim.c     ****   ******************************************************************************
   4:Src/tim.c     ****   * @file    tim.c
   5:Src/tim.c     ****   * @brief   This file provides code for the configuration
   6:Src/tim.c     ****   *          of the TIM instances.
   7:Src/tim.c     ****   ******************************************************************************
   8:Src/tim.c     ****   * @attention
   9:Src/tim.c     ****   *
  10:Src/tim.c     ****   * Copyright (c) 2025 STMicroelectronics.
  11:Src/tim.c     ****   * All rights reserved.
  12:Src/tim.c     ****   *
  13:Src/tim.c     ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Src/tim.c     ****   * in the root directory of this software component.
  15:Src/tim.c     ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Src/tim.c     ****   *
  17:Src/tim.c     ****   ******************************************************************************
  18:Src/tim.c     ****   */
  19:Src/tim.c     **** /* USER CODE END Header */
  20:Src/tim.c     **** /* Includes ------------------------------------------------------------------*/
  21:Src/tim.c     **** #include "tim.h"
  22:Src/tim.c     **** 
  23:Src/tim.c     **** /* USER CODE BEGIN 0 */
  24:Src/tim.c     **** 
  25:Src/tim.c     **** /* USER CODE END 0 */
  26:Src/tim.c     **** 
  27:Src/tim.c     **** TIM_HandleTypeDef htim1;
  28:Src/tim.c     **** TIM_HandleTypeDef htim2;
  29:Src/tim.c     **** TIM_HandleTypeDef htim3;
  30:Src/tim.c     **** 
  31:Src/tim.c     **** /* TIM1 init function */
  32:Src/tim.c     **** void MX_TIM1_Init(void)
ARM GAS  /tmp/ccyQ8bJm.s 			page 2


  33:Src/tim.c     **** {
  27              		.loc 1 33 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  34:Src/tim.c     **** 
  35:Src/tim.c     ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Src/tim.c     **** 
  37:Src/tim.c     ****   /* USER CODE END TIM1_Init 0 */
  38:Src/tim.c     **** 
  39:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 39 3 view .LVU1
  39              		.loc 1 39 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  40:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 40 3 is_stmt 1 view .LVU3
  46              		.loc 1 40 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  41:Src/tim.c     **** 
  42:Src/tim.c     ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Src/tim.c     **** 
  44:Src/tim.c     ****   /* USER CODE END TIM1_Init 1 */
  45:Src/tim.c     ****   htim1.Instance = TIM1;
  49              		.loc 1 45 3 is_stmt 1 view .LVU5
  50              		.loc 1 45 18 is_stmt 0 view .LVU6
  51 0012 1648     		ldr	r0, .L9
  52 0014 164A     		ldr	r2, .L9+4
  53 0016 0260     		str	r2, [r0]
  46:Src/tim.c     ****   htim1.Init.Prescaler = 639;
  54              		.loc 1 46 3 is_stmt 1 view .LVU7
  55              		.loc 1 46 24 is_stmt 0 view .LVU8
  56 0018 40F27F22 		movw	r2, #639
  57 001c 4260     		str	r2, [r0, #4]
  47:Src/tim.c     ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 47 3 is_stmt 1 view .LVU9
  59              		.loc 1 47 26 is_stmt 0 view .LVU10
  60 001e 8360     		str	r3, [r0, #8]
  48:Src/tim.c     ****   htim1.Init.Period = 9999;
  61              		.loc 1 48 3 is_stmt 1 view .LVU11
  62              		.loc 1 48 21 is_stmt 0 view .LVU12
  63 0020 42F20F72 		movw	r2, #9999
  64 0024 C260     		str	r2, [r0, #12]
  49:Src/tim.c     ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 49 3 is_stmt 1 view .LVU13
  66              		.loc 1 49 28 is_stmt 0 view .LVU14
ARM GAS  /tmp/ccyQ8bJm.s 			page 3


  67 0026 0361     		str	r3, [r0, #16]
  50:Src/tim.c     ****   htim1.Init.RepetitionCounter = 0;
  68              		.loc 1 50 3 is_stmt 1 view .LVU15
  69              		.loc 1 50 32 is_stmt 0 view .LVU16
  70 0028 4361     		str	r3, [r0, #20]
  51:Src/tim.c     ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  71              		.loc 1 51 3 is_stmt 1 view .LVU17
  72              		.loc 1 51 32 is_stmt 0 view .LVU18
  73 002a 8361     		str	r3, [r0, #24]
  52:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  74              		.loc 1 52 3 is_stmt 1 view .LVU19
  75              		.loc 1 52 7 is_stmt 0 view .LVU20
  76 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  77              	.LVL0:
  78              		.loc 1 52 6 discriminator 1 view .LVU21
  79 0030 98B9     		cbnz	r0, .L6
  80              	.L2:
  53:Src/tim.c     ****   {
  54:Src/tim.c     ****     Error_Handler();
  55:Src/tim.c     ****   }
  56:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  81              		.loc 1 56 3 is_stmt 1 view .LVU22
  82              		.loc 1 56 34 is_stmt 0 view .LVU23
  83 0032 4FF48053 		mov	r3, #4096
  84 0036 0293     		str	r3, [sp, #8]
  57:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  85              		.loc 1 57 3 is_stmt 1 view .LVU24
  86              		.loc 1 57 7 is_stmt 0 view .LVU25
  87 0038 02A9     		add	r1, sp, #8
  88 003a 0C48     		ldr	r0, .L9
  89 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  90              	.LVL1:
  91              		.loc 1 57 6 discriminator 1 view .LVU26
  92 0040 70B9     		cbnz	r0, .L7
  93              	.L3:
  58:Src/tim.c     ****   {
  59:Src/tim.c     ****     Error_Handler();
  60:Src/tim.c     ****   }
  61:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  94              		.loc 1 61 3 is_stmt 1 view .LVU27
  95              		.loc 1 61 37 is_stmt 0 view .LVU28
  96 0042 2023     		movs	r3, #32
  97 0044 0093     		str	r3, [sp]
  62:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  98              		.loc 1 62 3 is_stmt 1 view .LVU29
  99              		.loc 1 62 33 is_stmt 0 view .LVU30
 100 0046 0023     		movs	r3, #0
 101 0048 0193     		str	r3, [sp, #4]
  63:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 102              		.loc 1 63 3 is_stmt 1 view .LVU31
 103              		.loc 1 63 7 is_stmt 0 view .LVU32
 104 004a 6946     		mov	r1, sp
 105 004c 0748     		ldr	r0, .L9
 106 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 107              	.LVL2:
 108              		.loc 1 63 6 discriminator 1 view .LVU33
 109 0052 40B9     		cbnz	r0, .L8
ARM GAS  /tmp/ccyQ8bJm.s 			page 4


 110              	.L1:
  64:Src/tim.c     ****   {
  65:Src/tim.c     ****     Error_Handler();
  66:Src/tim.c     ****   }
  67:Src/tim.c     ****   /* USER CODE BEGIN TIM1_Init 2 */
  68:Src/tim.c     **** 
  69:Src/tim.c     ****   /* USER CODE END TIM1_Init 2 */
  70:Src/tim.c     **** 
  71:Src/tim.c     **** }
 111              		.loc 1 71 1 view .LVU34
 112 0054 07B0     		add	sp, sp, #28
 113              	.LCFI2:
 114              		.cfi_remember_state
 115              		.cfi_def_cfa_offset 4
 116              		@ sp needed
 117 0056 5DF804FB 		ldr	pc, [sp], #4
 118              	.L6:
 119              	.LCFI3:
 120              		.cfi_restore_state
  54:Src/tim.c     ****   }
 121              		.loc 1 54 5 is_stmt 1 view .LVU35
 122 005a FFF7FEFF 		bl	Error_Handler
 123              	.LVL3:
 124 005e E8E7     		b	.L2
 125              	.L7:
  59:Src/tim.c     ****   }
 126              		.loc 1 59 5 view .LVU36
 127 0060 FFF7FEFF 		bl	Error_Handler
 128              	.LVL4:
 129 0064 EDE7     		b	.L3
 130              	.L8:
  65:Src/tim.c     ****   }
 131              		.loc 1 65 5 view .LVU37
 132 0066 FFF7FEFF 		bl	Error_Handler
 133              	.LVL5:
 134              		.loc 1 71 1 is_stmt 0 view .LVU38
 135 006a F3E7     		b	.L1
 136              	.L10:
 137              		.align	2
 138              	.L9:
 139 006c 00000000 		.word	htim1
 140 0070 002C0140 		.word	1073818624
 141              		.cfi_endproc
 142              	.LFE65:
 144              		.section	.text.MX_TIM2_Init,"ax",%progbits
 145              		.align	1
 146              		.global	MX_TIM2_Init
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 151              	MX_TIM2_Init:
 152              	.LFB66:
  72:Src/tim.c     **** /* TIM2 init function */
  73:Src/tim.c     **** void MX_TIM2_Init(void)
  74:Src/tim.c     **** {
 153              		.loc 1 74 1 is_stmt 1 view -0
 154              		.cfi_startproc
ARM GAS  /tmp/ccyQ8bJm.s 			page 5


 155              		@ args = 0, pretend = 0, frame = 32
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157 0000 00B5     		push	{lr}
 158              	.LCFI4:
 159              		.cfi_def_cfa_offset 4
 160              		.cfi_offset 14, -4
 161 0002 89B0     		sub	sp, sp, #36
 162              	.LCFI5:
 163              		.cfi_def_cfa_offset 40
  75:Src/tim.c     **** 
  76:Src/tim.c     ****   /* USER CODE BEGIN TIM2_Init 0 */
  77:Src/tim.c     **** 
  78:Src/tim.c     ****   /* USER CODE END TIM2_Init 0 */
  79:Src/tim.c     **** 
  80:Src/tim.c     ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 164              		.loc 1 80 3 view .LVU40
 165              		.loc 1 80 26 is_stmt 0 view .LVU41
 166 0004 0023     		movs	r3, #0
 167 0006 0393     		str	r3, [sp, #12]
 168 0008 0493     		str	r3, [sp, #16]
 169 000a 0593     		str	r3, [sp, #20]
 170 000c 0693     		str	r3, [sp, #24]
 171 000e 0793     		str	r3, [sp, #28]
  81:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 172              		.loc 1 81 3 is_stmt 1 view .LVU42
 173              		.loc 1 81 27 is_stmt 0 view .LVU43
 174 0010 0193     		str	r3, [sp, #4]
 175 0012 0293     		str	r3, [sp, #8]
  82:Src/tim.c     **** 
  83:Src/tim.c     ****   /* USER CODE BEGIN TIM2_Init 1 */
  84:Src/tim.c     **** 
  85:Src/tim.c     ****   /* USER CODE END TIM2_Init 1 */
  86:Src/tim.c     ****   htim2.Instance = TIM2;
 176              		.loc 1 86 3 is_stmt 1 view .LVU44
 177              		.loc 1 86 18 is_stmt 0 view .LVU45
 178 0014 1548     		ldr	r0, .L19
 179 0016 4FF08042 		mov	r2, #1073741824
 180 001a 0260     		str	r2, [r0]
  87:Src/tim.c     ****   htim2.Init.Prescaler = 0;
 181              		.loc 1 87 3 is_stmt 1 view .LVU46
 182              		.loc 1 87 24 is_stmt 0 view .LVU47
 183 001c 4360     		str	r3, [r0, #4]
  88:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 184              		.loc 1 88 3 is_stmt 1 view .LVU48
 185              		.loc 1 88 26 is_stmt 0 view .LVU49
 186 001e 8360     		str	r3, [r0, #8]
  89:Src/tim.c     ****   htim2.Init.Period = 65535;
 187              		.loc 1 89 3 is_stmt 1 view .LVU50
 188              		.loc 1 89 21 is_stmt 0 view .LVU51
 189 0020 4FF6FF72 		movw	r2, #65535
 190 0024 C260     		str	r2, [r0, #12]
  90:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 191              		.loc 1 90 3 is_stmt 1 view .LVU52
 192              		.loc 1 90 28 is_stmt 0 view .LVU53
 193 0026 0361     		str	r3, [r0, #16]
  91:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 194              		.loc 1 91 3 is_stmt 1 view .LVU54
ARM GAS  /tmp/ccyQ8bJm.s 			page 6


 195              		.loc 1 91 32 is_stmt 0 view .LVU55
 196 0028 8361     		str	r3, [r0, #24]
  92:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 197              		.loc 1 92 3 is_stmt 1 view .LVU56
 198              		.loc 1 92 7 is_stmt 0 view .LVU57
 199 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 200              	.LVL6:
 201              		.loc 1 92 6 discriminator 1 view .LVU58
 202 002e 98B9     		cbnz	r0, .L16
 203              	.L12:
  93:Src/tim.c     ****   {
  94:Src/tim.c     ****     Error_Handler();
  95:Src/tim.c     ****   }
  96:Src/tim.c     ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 204              		.loc 1 96 3 is_stmt 1 view .LVU59
 205              		.loc 1 96 26 is_stmt 0 view .LVU60
 206 0030 0723     		movs	r3, #7
 207 0032 0393     		str	r3, [sp, #12]
  97:Src/tim.c     ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 208              		.loc 1 97 3 is_stmt 1 view .LVU61
 209              		.loc 1 97 29 is_stmt 0 view .LVU62
 210 0034 0023     		movs	r3, #0
 211 0036 0493     		str	r3, [sp, #16]
  98:Src/tim.c     ****   if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 212              		.loc 1 98 3 is_stmt 1 view .LVU63
 213              		.loc 1 98 7 is_stmt 0 view .LVU64
 214 0038 03A9     		add	r1, sp, #12
 215 003a 0C48     		ldr	r0, .L19
 216 003c FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 217              	.LVL7:
 218              		.loc 1 98 6 discriminator 1 view .LVU65
 219 0040 68B9     		cbnz	r0, .L17
 220              	.L13:
  99:Src/tim.c     ****   {
 100:Src/tim.c     ****     Error_Handler();
 101:Src/tim.c     ****   }
 102:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 221              		.loc 1 102 3 is_stmt 1 view .LVU66
 222              		.loc 1 102 37 is_stmt 0 view .LVU67
 223 0042 0023     		movs	r3, #0
 224 0044 0193     		str	r3, [sp, #4]
 103:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 225              		.loc 1 103 3 is_stmt 1 view .LVU68
 226              		.loc 1 103 33 is_stmt 0 view .LVU69
 227 0046 0293     		str	r3, [sp, #8]
 104:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 228              		.loc 1 104 3 is_stmt 1 view .LVU70
 229              		.loc 1 104 7 is_stmt 0 view .LVU71
 230 0048 01A9     		add	r1, sp, #4
 231 004a 0848     		ldr	r0, .L19
 232 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 233              	.LVL8:
 234              		.loc 1 104 6 discriminator 1 view .LVU72
 235 0050 40B9     		cbnz	r0, .L18
 236              	.L11:
 105:Src/tim.c     ****   {
 106:Src/tim.c     ****     Error_Handler();
ARM GAS  /tmp/ccyQ8bJm.s 			page 7


 107:Src/tim.c     ****   }
 108:Src/tim.c     ****   /* USER CODE BEGIN TIM2_Init 2 */
 109:Src/tim.c     **** 
 110:Src/tim.c     ****   /* USER CODE END TIM2_Init 2 */
 111:Src/tim.c     **** 
 112:Src/tim.c     **** }
 237              		.loc 1 112 1 view .LVU73
 238 0052 09B0     		add	sp, sp, #36
 239              	.LCFI6:
 240              		.cfi_remember_state
 241              		.cfi_def_cfa_offset 4
 242              		@ sp needed
 243 0054 5DF804FB 		ldr	pc, [sp], #4
 244              	.L16:
 245              	.LCFI7:
 246              		.cfi_restore_state
  94:Src/tim.c     ****   }
 247              		.loc 1 94 5 is_stmt 1 view .LVU74
 248 0058 FFF7FEFF 		bl	Error_Handler
 249              	.LVL9:
 250 005c E8E7     		b	.L12
 251              	.L17:
 100:Src/tim.c     ****   }
 252              		.loc 1 100 5 view .LVU75
 253 005e FFF7FEFF 		bl	Error_Handler
 254              	.LVL10:
 255 0062 EEE7     		b	.L13
 256              	.L18:
 106:Src/tim.c     ****   }
 257              		.loc 1 106 5 view .LVU76
 258 0064 FFF7FEFF 		bl	Error_Handler
 259              	.LVL11:
 260              		.loc 1 112 1 is_stmt 0 view .LVU77
 261 0068 F3E7     		b	.L11
 262              	.L20:
 263 006a 00BF     		.align	2
 264              	.L19:
 265 006c 00000000 		.word	htim2
 266              		.cfi_endproc
 267              	.LFE66:
 269              		.section	.text.MX_TIM3_Init,"ax",%progbits
 270              		.align	1
 271              		.global	MX_TIM3_Init
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 276              	MX_TIM3_Init:
 277              	.LFB67:
 113:Src/tim.c     **** /* TIM3 init function */
 114:Src/tim.c     **** void MX_TIM3_Init(void)
 115:Src/tim.c     **** {
 278              		.loc 1 115 1 is_stmt 1 view -0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 24
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282 0000 00B5     		push	{lr}
 283              	.LCFI8:
ARM GAS  /tmp/ccyQ8bJm.s 			page 8


 284              		.cfi_def_cfa_offset 4
 285              		.cfi_offset 14, -4
 286 0002 87B0     		sub	sp, sp, #28
 287              	.LCFI9:
 288              		.cfi_def_cfa_offset 32
 116:Src/tim.c     **** 
 117:Src/tim.c     ****   /* USER CODE BEGIN TIM3_Init 0 */
 118:Src/tim.c     **** 
 119:Src/tim.c     ****   /* USER CODE END TIM3_Init 0 */
 120:Src/tim.c     **** 
 121:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 289              		.loc 1 121 3 view .LVU79
 290              		.loc 1 121 26 is_stmt 0 view .LVU80
 291 0004 0023     		movs	r3, #0
 292 0006 0293     		str	r3, [sp, #8]
 293 0008 0393     		str	r3, [sp, #12]
 294 000a 0493     		str	r3, [sp, #16]
 295 000c 0593     		str	r3, [sp, #20]
 122:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 296              		.loc 1 122 3 is_stmt 1 view .LVU81
 297              		.loc 1 122 27 is_stmt 0 view .LVU82
 298 000e 0093     		str	r3, [sp]
 299 0010 0193     		str	r3, [sp, #4]
 123:Src/tim.c     **** 
 124:Src/tim.c     ****   /* USER CODE BEGIN TIM3_Init 1 */
 125:Src/tim.c     **** 
 126:Src/tim.c     ****   /* USER CODE END TIM3_Init 1 */
 127:Src/tim.c     ****   htim3.Instance = TIM3;
 300              		.loc 1 127 3 is_stmt 1 view .LVU83
 301              		.loc 1 127 18 is_stmt 0 view .LVU84
 302 0012 1548     		ldr	r0, .L29
 303 0014 154A     		ldr	r2, .L29+4
 304 0016 0260     		str	r2, [r0]
 128:Src/tim.c     ****   htim3.Init.Prescaler = 1599;
 305              		.loc 1 128 3 is_stmt 1 view .LVU85
 306              		.loc 1 128 24 is_stmt 0 view .LVU86
 307 0018 40F23F62 		movw	r2, #1599
 308 001c 4260     		str	r2, [r0, #4]
 129:Src/tim.c     ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 309              		.loc 1 129 3 is_stmt 1 view .LVU87
 310              		.loc 1 129 26 is_stmt 0 view .LVU88
 311 001e 8360     		str	r3, [r0, #8]
 130:Src/tim.c     ****   htim3.Init.Period = 99;
 312              		.loc 1 130 3 is_stmt 1 view .LVU89
 313              		.loc 1 130 21 is_stmt 0 view .LVU90
 314 0020 6322     		movs	r2, #99
 315 0022 C260     		str	r2, [r0, #12]
 131:Src/tim.c     ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 316              		.loc 1 131 3 is_stmt 1 view .LVU91
 317              		.loc 1 131 28 is_stmt 0 view .LVU92
 318 0024 0361     		str	r3, [r0, #16]
 132:Src/tim.c     ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 319              		.loc 1 132 3 is_stmt 1 view .LVU93
 320              		.loc 1 132 32 is_stmt 0 view .LVU94
 321 0026 8361     		str	r3, [r0, #24]
 133:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 322              		.loc 1 133 3 is_stmt 1 view .LVU95
ARM GAS  /tmp/ccyQ8bJm.s 			page 9


 323              		.loc 1 133 7 is_stmt 0 view .LVU96
 324 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 325              	.LVL12:
 326              		.loc 1 133 6 discriminator 1 view .LVU97
 327 002c 90B9     		cbnz	r0, .L26
 328              	.L22:
 134:Src/tim.c     ****   {
 135:Src/tim.c     ****     Error_Handler();
 136:Src/tim.c     ****   }
 137:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 329              		.loc 1 137 3 is_stmt 1 view .LVU98
 330              		.loc 1 137 34 is_stmt 0 view .LVU99
 331 002e 4FF48053 		mov	r3, #4096
 332 0032 0293     		str	r3, [sp, #8]
 138:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 333              		.loc 1 138 3 is_stmt 1 view .LVU100
 334              		.loc 1 138 7 is_stmt 0 view .LVU101
 335 0034 02A9     		add	r1, sp, #8
 336 0036 0C48     		ldr	r0, .L29
 337 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 338              	.LVL13:
 339              		.loc 1 138 6 discriminator 1 view .LVU102
 340 003c 68B9     		cbnz	r0, .L27
 341              	.L23:
 139:Src/tim.c     ****   {
 140:Src/tim.c     ****     Error_Handler();
 141:Src/tim.c     ****   }
 142:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 342              		.loc 1 142 3 is_stmt 1 view .LVU103
 343              		.loc 1 142 37 is_stmt 0 view .LVU104
 344 003e 0023     		movs	r3, #0
 345 0040 0093     		str	r3, [sp]
 143:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 346              		.loc 1 143 3 is_stmt 1 view .LVU105
 347              		.loc 1 143 33 is_stmt 0 view .LVU106
 348 0042 0193     		str	r3, [sp, #4]
 144:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 349              		.loc 1 144 3 is_stmt 1 view .LVU107
 350              		.loc 1 144 7 is_stmt 0 view .LVU108
 351 0044 6946     		mov	r1, sp
 352 0046 0848     		ldr	r0, .L29
 353 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 354              	.LVL14:
 355              		.loc 1 144 6 discriminator 1 view .LVU109
 356 004c 40B9     		cbnz	r0, .L28
 357              	.L21:
 145:Src/tim.c     ****   {
 146:Src/tim.c     ****     Error_Handler();
 147:Src/tim.c     ****   }
 148:Src/tim.c     ****   /* USER CODE BEGIN TIM3_Init 2 */
 149:Src/tim.c     **** 
 150:Src/tim.c     ****   /* USER CODE END TIM3_Init 2 */
 151:Src/tim.c     **** 
 152:Src/tim.c     **** }
 358              		.loc 1 152 1 view .LVU110
 359 004e 07B0     		add	sp, sp, #28
 360              	.LCFI10:
ARM GAS  /tmp/ccyQ8bJm.s 			page 10


 361              		.cfi_remember_state
 362              		.cfi_def_cfa_offset 4
 363              		@ sp needed
 364 0050 5DF804FB 		ldr	pc, [sp], #4
 365              	.L26:
 366              	.LCFI11:
 367              		.cfi_restore_state
 135:Src/tim.c     ****   }
 368              		.loc 1 135 5 is_stmt 1 view .LVU111
 369 0054 FFF7FEFF 		bl	Error_Handler
 370              	.LVL15:
 371 0058 E9E7     		b	.L22
 372              	.L27:
 140:Src/tim.c     ****   }
 373              		.loc 1 140 5 view .LVU112
 374 005a FFF7FEFF 		bl	Error_Handler
 375              	.LVL16:
 376 005e EEE7     		b	.L23
 377              	.L28:
 146:Src/tim.c     ****   }
 378              		.loc 1 146 5 view .LVU113
 379 0060 FFF7FEFF 		bl	Error_Handler
 380              	.LVL17:
 381              		.loc 1 152 1 is_stmt 0 view .LVU114
 382 0064 F3E7     		b	.L21
 383              	.L30:
 384 0066 00BF     		.align	2
 385              	.L29:
 386 0068 00000000 		.word	htim3
 387 006c 00040040 		.word	1073742848
 388              		.cfi_endproc
 389              	.LFE67:
 391              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 392              		.align	1
 393              		.global	HAL_TIM_Base_MspInit
 394              		.syntax unified
 395              		.thumb
 396              		.thumb_func
 398              	HAL_TIM_Base_MspInit:
 399              	.LVL18:
 400              	.LFB68:
 153:Src/tim.c     **** 
 154:Src/tim.c     **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 155:Src/tim.c     **** {
 401              		.loc 1 155 1 is_stmt 1 view -0
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 16
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 405              		.loc 1 155 1 is_stmt 0 view .LVU116
 406 0000 00B5     		push	{lr}
 407              	.LCFI12:
 408              		.cfi_def_cfa_offset 4
 409              		.cfi_offset 14, -4
 410 0002 85B0     		sub	sp, sp, #20
 411              	.LCFI13:
 412              		.cfi_def_cfa_offset 24
 156:Src/tim.c     **** 
ARM GAS  /tmp/ccyQ8bJm.s 			page 11


 157:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM1)
 413              		.loc 1 157 3 is_stmt 1 view .LVU117
 414              		.loc 1 157 20 is_stmt 0 view .LVU118
 415 0004 0368     		ldr	r3, [r0]
 416              		.loc 1 157 5 view .LVU119
 417 0006 1B4A     		ldr	r2, .L39
 418 0008 9342     		cmp	r3, r2
 419 000a 08D0     		beq	.L36
 158:Src/tim.c     ****   {
 159:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 160:Src/tim.c     **** 
 161:Src/tim.c     ****   /* USER CODE END TIM1_MspInit 0 */
 162:Src/tim.c     ****     /* TIM1 clock enable */
 163:Src/tim.c     ****     __HAL_RCC_TIM1_CLK_ENABLE();
 164:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 165:Src/tim.c     **** 
 166:Src/tim.c     ****   /* USER CODE END TIM1_MspInit 1 */
 167:Src/tim.c     ****   }
 168:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM2)
 420              		.loc 1 168 8 is_stmt 1 view .LVU120
 421              		.loc 1 168 10 is_stmt 0 view .LVU121
 422 000c B3F1804F 		cmp	r3, #1073741824
 423 0010 10D0     		beq	.L37
 169:Src/tim.c     ****   {
 170:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 171:Src/tim.c     **** 
 172:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 0 */
 173:Src/tim.c     ****     /* TIM2 clock enable */
 174:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_ENABLE();
 175:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 176:Src/tim.c     **** 
 177:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 1 */
 178:Src/tim.c     ****   }
 179:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM3)
 424              		.loc 1 179 8 is_stmt 1 view .LVU122
 425              		.loc 1 179 10 is_stmt 0 view .LVU123
 426 0012 194A     		ldr	r2, .L39+4
 427 0014 9342     		cmp	r3, r2
 428 0016 19D0     		beq	.L38
 429              	.LVL19:
 430              	.L31:
 180:Src/tim.c     ****   {
 181:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 182:Src/tim.c     **** 
 183:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 0 */
 184:Src/tim.c     ****     /* TIM3 clock enable */
 185:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_ENABLE();
 186:Src/tim.c     **** 
 187:Src/tim.c     ****     /* TIM3 interrupt Init */
 188:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 189:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 190:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 191:Src/tim.c     **** 
 192:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 1 */
 193:Src/tim.c     ****   }
 194:Src/tim.c     **** }
 431              		.loc 1 194 1 view .LVU124
ARM GAS  /tmp/ccyQ8bJm.s 			page 12


 432 0018 05B0     		add	sp, sp, #20
 433              	.LCFI14:
 434              		.cfi_remember_state
 435              		.cfi_def_cfa_offset 4
 436              		@ sp needed
 437 001a 5DF804FB 		ldr	pc, [sp], #4
 438              	.LVL20:
 439              	.L36:
 440              	.LCFI15:
 441              		.cfi_restore_state
 163:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 442              		.loc 1 163 5 is_stmt 1 view .LVU125
 443              	.LBB2:
 163:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 444              		.loc 1 163 5 view .LVU126
 163:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 445              		.loc 1 163 5 view .LVU127
 446 001e 174B     		ldr	r3, .L39+8
 447 0020 9A69     		ldr	r2, [r3, #24]
 448 0022 42F40062 		orr	r2, r2, #2048
 449 0026 9A61     		str	r2, [r3, #24]
 163:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 450              		.loc 1 163 5 view .LVU128
 451 0028 9B69     		ldr	r3, [r3, #24]
 452 002a 03F40063 		and	r3, r3, #2048
 453 002e 0193     		str	r3, [sp, #4]
 163:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 454              		.loc 1 163 5 view .LVU129
 455 0030 019B     		ldr	r3, [sp, #4]
 456              	.LBE2:
 163:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 457              		.loc 1 163 5 view .LVU130
 458 0032 F1E7     		b	.L31
 459              	.L37:
 174:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 460              		.loc 1 174 5 view .LVU131
 461              	.LBB3:
 174:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 462              		.loc 1 174 5 view .LVU132
 174:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 463              		.loc 1 174 5 view .LVU133
 464 0034 03F50433 		add	r3, r3, #135168
 465 0038 DA69     		ldr	r2, [r3, #28]
 466 003a 42F00102 		orr	r2, r2, #1
 467 003e DA61     		str	r2, [r3, #28]
 174:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 468              		.loc 1 174 5 view .LVU134
 469 0040 DB69     		ldr	r3, [r3, #28]
 470 0042 03F00103 		and	r3, r3, #1
 471 0046 0293     		str	r3, [sp, #8]
 174:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 472              		.loc 1 174 5 view .LVU135
 473 0048 029B     		ldr	r3, [sp, #8]
 474              	.LBE3:
 174:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 475              		.loc 1 174 5 view .LVU136
 476 004a E5E7     		b	.L31
ARM GAS  /tmp/ccyQ8bJm.s 			page 13


 477              	.L38:
 185:Src/tim.c     **** 
 478              		.loc 1 185 5 view .LVU137
 479              	.LBB4:
 185:Src/tim.c     **** 
 480              		.loc 1 185 5 view .LVU138
 185:Src/tim.c     **** 
 481              		.loc 1 185 5 view .LVU139
 482 004c 0B4B     		ldr	r3, .L39+8
 483 004e DA69     		ldr	r2, [r3, #28]
 484 0050 42F00202 		orr	r2, r2, #2
 485 0054 DA61     		str	r2, [r3, #28]
 185:Src/tim.c     **** 
 486              		.loc 1 185 5 view .LVU140
 487 0056 DB69     		ldr	r3, [r3, #28]
 488 0058 03F00203 		and	r3, r3, #2
 489 005c 0393     		str	r3, [sp, #12]
 185:Src/tim.c     **** 
 490              		.loc 1 185 5 view .LVU141
 491 005e 039B     		ldr	r3, [sp, #12]
 492              	.LBE4:
 185:Src/tim.c     **** 
 493              		.loc 1 185 5 view .LVU142
 188:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 494              		.loc 1 188 5 view .LVU143
 495 0060 0022     		movs	r2, #0
 496 0062 1146     		mov	r1, r2
 497 0064 1D20     		movs	r0, #29
 498              	.LVL21:
 188:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 499              		.loc 1 188 5 is_stmt 0 view .LVU144
 500 0066 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 501              	.LVL22:
 189:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 502              		.loc 1 189 5 is_stmt 1 view .LVU145
 503 006a 1D20     		movs	r0, #29
 504 006c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 505              	.LVL23:
 506              		.loc 1 194 1 is_stmt 0 view .LVU146
 507 0070 D2E7     		b	.L31
 508              	.L40:
 509 0072 00BF     		.align	2
 510              	.L39:
 511 0074 002C0140 		.word	1073818624
 512 0078 00040040 		.word	1073742848
 513 007c 00100240 		.word	1073876992
 514              		.cfi_endproc
 515              	.LFE68:
 517              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 518              		.align	1
 519              		.global	HAL_TIM_Base_MspDeInit
 520              		.syntax unified
 521              		.thumb
 522              		.thumb_func
 524              	HAL_TIM_Base_MspDeInit:
 525              	.LVL24:
 526              	.LFB69:
ARM GAS  /tmp/ccyQ8bJm.s 			page 14


 195:Src/tim.c     **** 
 196:Src/tim.c     **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 197:Src/tim.c     **** {
 527              		.loc 1 197 1 is_stmt 1 view -0
 528              		.cfi_startproc
 529              		@ args = 0, pretend = 0, frame = 0
 530              		@ frame_needed = 0, uses_anonymous_args = 0
 531              		.loc 1 197 1 is_stmt 0 view .LVU148
 532 0000 08B5     		push	{r3, lr}
 533              	.LCFI16:
 534              		.cfi_def_cfa_offset 8
 535              		.cfi_offset 3, -8
 536              		.cfi_offset 14, -4
 198:Src/tim.c     **** 
 199:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM1)
 537              		.loc 1 199 3 is_stmt 1 view .LVU149
 538              		.loc 1 199 20 is_stmt 0 view .LVU150
 539 0002 0368     		ldr	r3, [r0]
 540              		.loc 1 199 5 view .LVU151
 541 0004 104A     		ldr	r2, .L49
 542 0006 9342     		cmp	r3, r2
 543 0008 06D0     		beq	.L46
 200:Src/tim.c     ****   {
 201:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 202:Src/tim.c     **** 
 203:Src/tim.c     ****   /* USER CODE END TIM1_MspDeInit 0 */
 204:Src/tim.c     ****     /* Peripheral clock disable */
 205:Src/tim.c     ****     __HAL_RCC_TIM1_CLK_DISABLE();
 206:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 207:Src/tim.c     **** 
 208:Src/tim.c     ****   /* USER CODE END TIM1_MspDeInit 1 */
 209:Src/tim.c     ****   }
 210:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM2)
 544              		.loc 1 210 8 is_stmt 1 view .LVU152
 545              		.loc 1 210 10 is_stmt 0 view .LVU153
 546 000a B3F1804F 		cmp	r3, #1073741824
 547 000e 0AD0     		beq	.L47
 211:Src/tim.c     ****   {
 212:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 213:Src/tim.c     **** 
 214:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 0 */
 215:Src/tim.c     ****     /* Peripheral clock disable */
 216:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_DISABLE();
 217:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 218:Src/tim.c     **** 
 219:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 1 */
 220:Src/tim.c     ****   }
 221:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM3)
 548              		.loc 1 221 8 is_stmt 1 view .LVU154
 549              		.loc 1 221 10 is_stmt 0 view .LVU155
 550 0010 0E4A     		ldr	r2, .L49+4
 551 0012 9342     		cmp	r3, r2
 552 0014 0DD0     		beq	.L48
 553              	.LVL25:
 554              	.L41:
 222:Src/tim.c     ****   {
 223:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
ARM GAS  /tmp/ccyQ8bJm.s 			page 15


 224:Src/tim.c     **** 
 225:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 0 */
 226:Src/tim.c     ****     /* Peripheral clock disable */
 227:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_DISABLE();
 228:Src/tim.c     **** 
 229:Src/tim.c     ****     /* TIM3 interrupt Deinit */
 230:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 231:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 232:Src/tim.c     **** 
 233:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 1 */
 234:Src/tim.c     ****   }
 235:Src/tim.c     **** }
 555              		.loc 1 235 1 view .LVU156
 556 0016 08BD     		pop	{r3, pc}
 557              	.LVL26:
 558              	.L46:
 205:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 559              		.loc 1 205 5 is_stmt 1 view .LVU157
 560 0018 02F56442 		add	r2, r2, #58368
 561 001c 9369     		ldr	r3, [r2, #24]
 562 001e 23F40063 		bic	r3, r3, #2048
 563 0022 9361     		str	r3, [r2, #24]
 564 0024 F7E7     		b	.L41
 565              	.L47:
 216:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 566              		.loc 1 216 5 view .LVU158
 567 0026 0A4A     		ldr	r2, .L49+8
 568 0028 D369     		ldr	r3, [r2, #28]
 569 002a 23F00103 		bic	r3, r3, #1
 570 002e D361     		str	r3, [r2, #28]
 571 0030 F1E7     		b	.L41
 572              	.L48:
 227:Src/tim.c     **** 
 573              		.loc 1 227 5 view .LVU159
 574 0032 02F50332 		add	r2, r2, #134144
 575 0036 D369     		ldr	r3, [r2, #28]
 576 0038 23F00203 		bic	r3, r3, #2
 577 003c D361     		str	r3, [r2, #28]
 230:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 578              		.loc 1 230 5 view .LVU160
 579 003e 1D20     		movs	r0, #29
 580              	.LVL27:
 230:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 581              		.loc 1 230 5 is_stmt 0 view .LVU161
 582 0040 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 583              	.LVL28:
 584              		.loc 1 235 1 view .LVU162
 585 0044 E7E7     		b	.L41
 586              	.L50:
 587 0046 00BF     		.align	2
 588              	.L49:
 589 0048 002C0140 		.word	1073818624
 590 004c 00040040 		.word	1073742848
 591 0050 00100240 		.word	1073876992
 592              		.cfi_endproc
 593              	.LFE69:
 595              		.global	htim3
ARM GAS  /tmp/ccyQ8bJm.s 			page 16


 596              		.section	.bss.htim3,"aw",%nobits
 597              		.align	2
 600              	htim3:
 601 0000 00000000 		.space	72
 601      00000000 
 601      00000000 
 601      00000000 
 601      00000000 
 602              		.global	htim2
 603              		.section	.bss.htim2,"aw",%nobits
 604              		.align	2
 607              	htim2:
 608 0000 00000000 		.space	72
 608      00000000 
 608      00000000 
 608      00000000 
 608      00000000 
 609              		.global	htim1
 610              		.section	.bss.htim1,"aw",%nobits
 611              		.align	2
 614              	htim1:
 615 0000 00000000 		.space	72
 615      00000000 
 615      00000000 
 615      00000000 
 615      00000000 
 616              		.text
 617              	.Letext0:
 618              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 619              		.file 3 "/opt/gcc-arm/arm-none-eabi/include/machine/_default_types.h"
 620              		.file 4 "/opt/gcc-arm/arm-none-eabi/include/sys/_stdint.h"
 621              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 622              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 623              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 624              		.file 8 "Inc/tim.h"
 625              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 626              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 627              		.file 11 "Inc/main.h"
ARM GAS  /tmp/ccyQ8bJm.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
     /tmp/ccyQ8bJm.s:19     .text.MX_TIM1_Init:00000000 $t
     /tmp/ccyQ8bJm.s:25     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
     /tmp/ccyQ8bJm.s:139    .text.MX_TIM1_Init:0000006c $d
     /tmp/ccyQ8bJm.s:614    .bss.htim1:00000000 htim1
     /tmp/ccyQ8bJm.s:145    .text.MX_TIM2_Init:00000000 $t
     /tmp/ccyQ8bJm.s:151    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/ccyQ8bJm.s:265    .text.MX_TIM2_Init:0000006c $d
     /tmp/ccyQ8bJm.s:607    .bss.htim2:00000000 htim2
     /tmp/ccyQ8bJm.s:270    .text.MX_TIM3_Init:00000000 $t
     /tmp/ccyQ8bJm.s:276    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
     /tmp/ccyQ8bJm.s:386    .text.MX_TIM3_Init:00000068 $d
     /tmp/ccyQ8bJm.s:600    .bss.htim3:00000000 htim3
     /tmp/ccyQ8bJm.s:392    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccyQ8bJm.s:398    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccyQ8bJm.s:511    .text.HAL_TIM_Base_MspInit:00000074 $d
     /tmp/ccyQ8bJm.s:518    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccyQ8bJm.s:524    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccyQ8bJm.s:589    .text.HAL_TIM_Base_MspDeInit:00000048 $d
     /tmp/ccyQ8bJm.s:597    .bss.htim3:00000000 $d
     /tmp/ccyQ8bJm.s:604    .bss.htim2:00000000 $d
     /tmp/ccyQ8bJm.s:611    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_TIM_SlaveConfigSynchro
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
