vendor_name = ModelSim
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/UsbPort.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/clkDIV.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/full_adder.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX4x1.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/Decoder.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyControl.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialControl.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/ShiftRegister.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/db/Test.cbx.xml
design_name = hard_block
design_name = adder
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, adder, 1
instance = comp, \Co~output\, Co~output, adder, 1
instance = comp, \S[0]~output\, S[0]~output, adder, 1
instance = comp, \S[1]~output\, S[1]~output, adder, 1
instance = comp, \S[2]~output\, S[2]~output, adder, 1
instance = comp, \S[3]~output\, S[3]~output, adder, 1
instance = comp, \B[0]~input\, B[0]~input, adder, 1
instance = comp, \Ci~input\, Ci~input, adder, 1
instance = comp, \A[0]~input\, A[0]~input, adder, 1
instance = comp, \fa1|Co~0\, fa1|Co~0, adder, 1
instance = comp, \A[1]~input\, A[1]~input, adder, 1
instance = comp, \B[1]~input\, B[1]~input, adder, 1
instance = comp, \fa2|Co~0\, fa2|Co~0, adder, 1
instance = comp, \B[2]~input\, B[2]~input, adder, 1
instance = comp, \A[2]~input\, A[2]~input, adder, 1
instance = comp, \fa3|Co~0\, fa3|Co~0, adder, 1
instance = comp, \B[3]~input\, B[3]~input, adder, 1
instance = comp, \A[3]~input\, A[3]~input, adder, 1
instance = comp, \fa4|Co~0\, fa4|Co~0, adder, 1
instance = comp, \fa1|S~0\, fa1|S~0, adder, 1
instance = comp, \fa2|S\, fa2|S, adder, 1
instance = comp, \fa3|S\, fa3|S, adder, 1
instance = comp, \fa4|S\, fa4|S, adder, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, adder, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, adder, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, adder, 1
