

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s'
================================================================
* Date:           Sun Nov  3 14:21:43 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.362 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     9804|     9804|  49.020 us|  49.020 us|  9801|  9801|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                   |                                                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s_fu_130  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s  |        9|        9|  45.000 ns|  45.000 ns|    9|    9|      yes|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     9802|     9802|        11|          9|          1|  1089|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  679|   71639|  23479|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    134|    -|
|Register         |        -|    -|      27|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  679|   71666|  23649|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|  308|      67|     44|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s_fu_130  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s  |        0|  679|  71639|  23479|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                              |                                                                        |        0|  679|  71639|  23479|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_248_p2                        |         +|   0|  0|  12|          11|           1|
    |ap_block_pp0_stage0_11001                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp36  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_ignoreCallOp24  |       and|   0|  0|   2|           1|           1|
    |ap_condition_475                          |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_254_p2                       |      icmp|   0|  0|  12|          11|          11|
    |ap_block_pp0_stage1_11001                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  36|          28|          19|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  53|         10|    1|         10|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |indvar_flatten2_fu_120            |   9|          2|   11|         22|
    |layer17_out_blk_n                 |   9|          2|    1|          2|
    |layer2_out_blk_n                  |   9|          2|    1|          2|
    |layer2_out_write                  |   9|          2|    1|          2|
    |real_start                        |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 134|         28|   20|         48|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                       |   9|   0|    9|          0|
    |ap_done_reg                                                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                                |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s_fu_130_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln24_reg_272                                                                               |   1|   0|    1|          0|
    |indvar_flatten2_fu_120                                                                          |  11|   0|   11|          0|
    |start_once_reg                                                                                  |   1|   0|    1|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           |  27|   0|   27|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>|  return value|
|layer17_out_dout            |   in|   48|     ap_fifo|                                                             layer17_out|       pointer|
|layer17_out_num_data_valid  |   in|   12|     ap_fifo|                                                             layer17_out|       pointer|
|layer17_out_fifo_cap        |   in|   12|     ap_fifo|                                                             layer17_out|       pointer|
|layer17_out_empty_n         |   in|    1|     ap_fifo|                                                             layer17_out|       pointer|
|layer17_out_read            |  out|    1|     ap_fifo|                                                             layer17_out|       pointer|
|layer2_out_din              |  out|  512|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_num_data_valid   |   in|    9|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_fifo_cap         |   in|    9|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_full_n           |   in|    1|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_write            |  out|    1|     ap_fifo|                                                              layer2_out|       pointer|
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

