
---------- Begin Simulation Statistics ----------
final_tick                               2541878114500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201219                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   201218                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.85                       # Real time elapsed on the host
host_tick_rate                              569300572                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194800                       # Number of instructions simulated
sim_ops                                       4194800                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011868                       # Number of seconds simulated
sim_ticks                                 11868269500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.652451                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  367786                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               788353                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2587                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77953                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            839346                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45718                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          289210                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           243492                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1018054                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64972                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31407                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194800                       # Number of instructions committed
system.cpu.committedOps                       4194800                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.655357                       # CPI: cycles per instruction
system.cpu.discardedOps                        214906                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608383                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1456661                       # DTB hits
system.cpu.dtb.data_misses                       7597                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407071                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       854060                       # DTB read hits
system.cpu.dtb.read_misses                       6781                       # DTB read misses
system.cpu.dtb.write_accesses                  201312                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602601                       # DTB write hits
system.cpu.dtb.write_misses                       816                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18122                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3436929                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1055015                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           663640                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16828181                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176823                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  941634                       # ITB accesses
system.cpu.itb.fetch_acv                          729                       # ITB acv
system.cpu.itb.fetch_hits                      934354                       # ITB hits
system.cpu.itb.fetch_misses                      7280                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6083                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14426                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10957562000     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9252000      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17376500      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               888266500      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11872457000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946620                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8033714500     67.67%     67.67% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3838742500     32.33%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23723093                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85398      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540786     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839023     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592404     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194800                       # Class of committed instruction
system.cpu.quiesceCycles                        13446                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6894912                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          449                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314330                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22813449                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22813449                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22813449                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22813449                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116992.046154                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116992.046154                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116992.046154                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116992.046154                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13050483                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13050483                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13050483                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13050483                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66925.553846                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66925.553846                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66925.553846                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66925.553846                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22463952                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22463952                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116999.750000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116999.750000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12850986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12850986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66932.218750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66932.218750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.266585                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539453992000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.266585                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204162                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204162                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128885                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34858                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87217                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34266                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29002                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29002                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87807                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40972                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11197376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11197376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6697664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6698097                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17906737                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158196                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002845                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053259                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157746     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     450      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158196                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           825261037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376450500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          465577250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5615488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4478016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10093504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5615488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5615488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34858                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34858                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473151372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377309936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850461308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473151372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473151372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187972813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187972813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187972813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473151372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377309936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038434120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000216595750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7375                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7375                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408834                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112449                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157711                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121853                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157711                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121853                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10324                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2087                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5754                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2015081750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  736935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4778588000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13672.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32422.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104469                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80858                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157711                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121853                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.012569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.440357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.304467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34656     42.37%     42.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24234     29.63%     72.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9958     12.18%     84.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4697      5.74%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2433      2.97%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1477      1.81%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          949      1.16%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          611      0.75%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2773      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81788                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.982644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.389575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.508938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1342     18.20%     18.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5550     75.25%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           281      3.81%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            99      1.34%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7375                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.235119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.219698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.740760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6618     89.74%     89.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      1.14%     90.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              446      6.05%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              152      2.06%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               73      0.99%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7375                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9432768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  660736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7662976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10093504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7798592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       645.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    657.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11868264500                       # Total gap between requests
system.mem_ctrls.avgGap                      42452.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4986432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4446336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7662976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 420148194.309204041958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374640633.160546243191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 645669193.811279654503                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121853                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2521547750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2257040250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291252595000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28738.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32257.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2390196.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315766500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167826285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           562853340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          311299920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936711360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5192942820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        184411200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7671811425                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.413652                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    428863500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    396240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11043166000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268242660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142559175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489489840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          313711560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936711360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5126638140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        240246720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7517599455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.420016                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    571242750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    396240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10900786750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1015449                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11861069500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1616886                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1616886                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1616886                       # number of overall hits
system.cpu.icache.overall_hits::total         1616886                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87808                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87808                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87808                       # number of overall misses
system.cpu.icache.overall_misses::total         87808                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5394940500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5394940500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5394940500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5394940500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1704694                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1704694                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1704694                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1704694                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051510                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051510                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051510                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051510                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61440.193376                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61440.193376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61440.193376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61440.193376                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87217                       # number of writebacks
system.cpu.icache.writebacks::total             87217                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87808                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87808                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87808                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87808                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5307133500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5307133500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5307133500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5307133500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051510                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051510                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051510                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051510                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60440.204765                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60440.204765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60440.204765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60440.204765                       # average overall mshr miss latency
system.cpu.icache.replacements                  87217                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1616886                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1616886                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87808                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87808                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5394940500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5394940500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1704694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1704694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051510                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051510                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61440.193376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61440.193376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87808                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87808                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5307133500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5307133500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051510                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051510                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60440.204765                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60440.204765                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.832599                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1640822                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87295                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.796288                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.832599                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3497195                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3497195                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1316678                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1316678                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1316678                       # number of overall hits
system.cpu.dcache.overall_hits::total         1316678                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105752                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105752                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105752                       # number of overall misses
system.cpu.dcache.overall_misses::total        105752                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6788059500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6788059500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6788059500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6788059500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1422430                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1422430                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1422430                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1422430                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074346                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074346                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074346                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074346                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64188.473977                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64188.473977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64188.473977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64188.473977                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34682                       # number of writebacks
system.cpu.dcache.writebacks::total             34682                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36664                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36664                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36664                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36664                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69088                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69088                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69088                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69088                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4408230000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4408230000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4408230000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4408230000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048570                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048570                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048570                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048570                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63806.015516                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63806.015516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63806.015516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63806.015516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68945                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       785982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          785982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3311209000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3311209000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       835254                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       835254                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058990                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058990                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67202.650593                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67202.650593                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40072                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40072                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2686361500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2686361500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67038.368437                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67038.368437                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56480                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56480                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476850500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476850500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587176                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587176                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61558.967776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61558.967776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721868500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721868500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59342.035429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59342.035429                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63718500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63718500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70877.085651                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70877.085651                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62819500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62819500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69877.085651                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69877.085651                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541878114500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.524513                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378403                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68945                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.992791                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.524513                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2959425                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2959425                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2601203608500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 259105                       # Simulator instruction rate (inst/s)
host_mem_usage                                 756036                       # Number of bytes of host memory used
host_op_rate                                   259105                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   147.40                       # Real time elapsed on the host
host_tick_rate                              387091847                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38191222                       # Number of instructions simulated
sim_ops                                      38191222                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057056                       # Number of seconds simulated
sim_ticks                                 57056041000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.411135                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2715183                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4281871                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             112547                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            294344                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4441291                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             193363                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          992638                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           799275                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6268381                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1070339                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        65600                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33255058                       # Number of instructions committed
system.cpu.committedOps                      33255058                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.414543                       # CPI: cycles per instruction
system.cpu.discardedOps                       2560853                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6398446                       # DTB accesses
system.cpu.dtb.data_acv                            62                       # DTB access violations
system.cpu.dtb.data_hits                      9607596                       # DTB hits
system.cpu.dtb.data_misses                      11116                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3599830                       # DTB read accesses
system.cpu.dtb.read_acv                            29                       # DTB read access violations
system.cpu.dtb.read_hits                      5405200                       # DTB read hits
system.cpu.dtb.read_misses                       9775                       # DTB read misses
system.cpu.dtb.write_accesses                 2798616                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4202396                       # DTB write hits
system.cpu.dtb.write_misses                      1341                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613507                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           25827117                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7496082                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4367458                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61840872                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292865                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10116486                       # ITB accesses
system.cpu.itb.fetch_acv                         1237                       # ITB acv
system.cpu.itb.fetch_hits                    10111775                       # ITB hits
system.cpu.itb.fetch_misses                      4711                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   327      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15668     27.89%     28.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     718      1.28%     29.77% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.77% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.77% # number of callpals executed
system.cpu.kern.callpal::rti                     1599      2.85%     32.62% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.87%     33.48% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.49% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.51%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56184                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63444                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      362                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6955     39.86%     39.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      58      0.33%     40.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10312     59.09%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17450                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6584     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       58      0.43%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6584     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13351                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              48135416000     84.36%     84.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               230597000      0.40%     84.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                69431000      0.12%     84.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8622753000     15.11%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          57058197000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.638479                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.765100                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1093                      
system.cpu.kern.mode_good::user                  1070                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1878                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1070                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  48                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.582002                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.479167                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.729640                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32453381000     56.88%     56.88% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          23679583000     41.50%     98.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            925233000      1.62%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      327                       # number of times the context was actually changed
system.cpu.numCycles                        113550810                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       362                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328046      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18474698     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533690      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282164      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456132     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428795     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771717      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           772002      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184295      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33255058                       # Class of committed instruction
system.cpu.quiesceCycles                       561272                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        51709938                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          779                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       748540                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1496472                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15479804499                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15479804499                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15479804499                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15479804499                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118064.604570                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118064.604570                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118064.604570                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118064.604570                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1130                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   34                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    33.235294                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8916787121                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8916787121                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8916787121                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8916787121                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68008.413514                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68008.413514                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68008.413514                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68008.413514                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35359381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35359381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 119055.154882                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119055.154882                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20509381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20509381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 69055.154882                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69055.154882                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15444445118                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15444445118                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118062.355660                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118062.355660                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8896277740                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8896277740                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68006.037029                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68006.037029                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             507998                       # Transaction distribution
system.membus.trans_dist::WriteReq               2241                       # Transaction distribution
system.membus.trans_dist::WriteResp              2241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267087                       # Transaction distribution
system.membus.trans_dist::WritebackClean       356222                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124617                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               40                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110703                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110703                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         356223                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150256                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1068650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1068650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       781946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       789478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2120362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45595328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45595328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25403328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25410969                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79379033                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              361                       # Total snoops (count)
system.membus.snoopTraffic                      19840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            751801                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001099                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033128                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  750975     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     826      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              751801                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7085500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4055378731                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1659629                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1400419500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1869845250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22797120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16681984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39479616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22797120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22797120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17093568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17093568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          356205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          260656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              616869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267087                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267087                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         399556639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         292378926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           8974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             691944539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    399556639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        399556639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      299592606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            299592606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      299592606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        399556639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        292378926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          8974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            991537145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    554339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    262824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    258520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000216327750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33940                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33940                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1514954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             523635                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      616869                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     622946                       # Number of write requests accepted
system.mem_ctrls.readBursts                    616869                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   622946                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95518                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68607                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            40894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            36934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30282                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7286142750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2606755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17061474000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13975.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32725.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       508                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   377863                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  409827                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                616869                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               622946                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  485639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1734                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       288008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.039360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.994785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.148862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       119464     41.48%     41.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81056     28.14%     69.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33722     11.71%     81.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14337      4.98%     86.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8747      3.04%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4655      1.62%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2929      1.02%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2389      0.83%     92.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20709      7.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       288008                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.361108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.058527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8359     24.63%     24.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4149     12.22%     36.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18184     53.58%     90.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1483      4.37%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           639      1.88%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           347      1.02%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           221      0.65%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           132      0.39%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           107      0.32%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            77      0.23%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            73      0.22%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            28      0.08%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           27      0.08%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           26      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           14      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           21      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           29      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           14      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33940                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.333088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.295799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.991936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         33895     99.87%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31            31      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33940                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33366464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6113152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35478080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39479616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39868544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       584.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       621.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    691.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    698.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57056041000                       # Total gap between requests
system.mem_ctrls.avgGap                      46019.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16820736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16545280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35478080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 294810780.860172212124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 289982966.045611202717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 7851.929298774866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 621811106.732764720917                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       356205                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       260656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       622946                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8905447250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8154989500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1037250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1450362676750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25000.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31286.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    129656.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2328231.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1112497680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            591283770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1966991460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1492340580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4504081920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23460262350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2155570080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35283027840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.392500                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5375756750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1905280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49780370500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            944172180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            501820440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1755983040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1401674400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4504081920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23608677810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2030507520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34746917310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.996290                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5044757250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1905280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50111158750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133057                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133057                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7641                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382241                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               813000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5285000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683259499                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5566500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              526500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 724                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     813593.922652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    342357.555985                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          362    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       311000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      3684500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59030973000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    294521000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13566569                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13566569                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13566569                       # number of overall hits
system.cpu.icache.overall_hits::total        13566569                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       356223                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         356223                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       356223                       # number of overall misses
system.cpu.icache.overall_misses::total        356223                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20034371000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20034371000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20034371000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20034371000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13922792                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13922792                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13922792                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13922792                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025586                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025586                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025586                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025586                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56241.093360                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56241.093360                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56241.093360                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56241.093360                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       356222                       # number of writebacks
system.cpu.icache.writebacks::total            356222                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       356223                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       356223                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       356223                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       356223                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19678148000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19678148000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19678148000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19678148000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025586                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025586                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025586                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025586                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55241.093360                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55241.093360                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55241.093360                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55241.093360                       # average overall mshr miss latency
system.cpu.icache.replacements                 356222                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13566569                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13566569                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       356223                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        356223                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20034371000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20034371000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13922792                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13922792                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025586                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025586                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56241.093360                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56241.093360                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       356223                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       356223                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19678148000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19678148000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025586                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025586                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55241.093360                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55241.093360                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999792                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13943962                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            356222                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.144023                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999792                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28201807                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28201807                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9000406                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9000406                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9000406                       # number of overall hits
system.cpu.dcache.overall_hits::total         9000406                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       366632                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366632                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       366632                       # number of overall misses
system.cpu.dcache.overall_misses::total        366632                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23254296000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23254296000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23254296000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23254296000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9367038                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9367038                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9367038                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9367038                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039141                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039141                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039141                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039141                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63426.803989                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63426.803989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63426.803989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63426.803989                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136271                       # number of writebacks
system.cpu.dcache.writebacks::total            136271                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107805                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107805                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258827                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258827                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16237343500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16237343500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16237343500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16237343500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256270000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256270000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027632                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027632                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027632                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027632                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62734.349585                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62734.349585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62734.349585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62734.349585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68102.577731                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68102.577731                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 260591                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5131641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5131641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10060850000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10060850000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5283153                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5283153                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028678                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028678                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66402.991182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66402.991182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3427                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3427                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9690047000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9690047000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256270000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256270000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65435.709221                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65435.709221                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168377.135348                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168377.135348                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13193446000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13193446000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61330.634065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61330.634065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104378                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104378                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110742                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110742                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6547296500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6547296500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59122.072023                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59122.072023                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106823                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106823                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1882                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1882                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    144457000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    144457000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017313                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017313                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76757.173220                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76757.173220                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1875                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1875                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    142286500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    142286500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017249                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017249                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75886.133333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75886.133333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108566                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108566                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108566                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108566                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59325494000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.607903                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9248641                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            260659                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.481764                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.607903                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19429277                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19429277                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3053510634000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 314916                       # Simulator instruction rate (inst/s)
host_mem_usage                                 764228                       # Number of bytes of host memory used
host_op_rate                                   314916                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1625.57                       # Real time elapsed on the host
host_tick_rate                              278244998                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511917795                       # Number of instructions simulated
sim_ops                                     511917795                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.452307                       # Number of seconds simulated
sim_ticks                                452307025500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.179782                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                25795031                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             33860731                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              20423                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1720465                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          45821190                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             862959                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2753327                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1890368                       # Number of indirect misses.
system.cpu.branchPred.lookups                53119797                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2482371                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       146531                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   473726573                       # Number of instructions committed
system.cpu.committedOps                     473726573                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.875632                       # CPI: cycles per instruction
system.cpu.discardedOps                       5480094                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                130229066                       # DTB accesses
system.cpu.dtb.data_acv                           106                       # DTB access violations
system.cpu.dtb.data_hits                    131691309                       # DTB hits
system.cpu.dtb.data_misses                     217316                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 91601498                       # DTB read accesses
system.cpu.dtb.read_acv                           100                       # DTB read access violations
system.cpu.dtb.read_hits                     92161949                       # DTB read hits
system.cpu.dtb.read_misses                     169328                       # DTB read misses
system.cpu.dtb.write_accesses                38627568                       # DTB write accesses
system.cpu.dtb.write_acv                            6                       # DTB write access violations
system.cpu.dtb.write_hits                    39529360                       # DTB write hits
system.cpu.dtb.write_misses                     47988                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            75064203                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          251637057                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          97796663                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         41044732                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       307008151                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.533154                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               105117289                       # ITB accesses
system.cpu.itb.fetch_acv                          759                       # ITB acv
system.cpu.itb.fetch_hits                   105106316                       # ITB hits
system.cpu.itb.fetch_misses                     10973                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      0.31%      0.31% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.31% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13814     13.91%     14.22% # number of callpals executed
system.cpu.kern.callpal::rdps                    1135      1.14%     15.36% # number of callpals executed
system.cpu.kern.callpal::rti                     1608      1.62%     16.98% # number of callpals executed
system.cpu.kern.callpal::callsys                  509      0.51%     17.49% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     17.49% # number of callpals executed
system.cpu.kern.callpal::rdunique               81950     82.51%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  99324                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     223575                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       65                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5198     32.67%     32.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      24      0.15%     32.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     463      2.91%     35.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10224     64.27%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15909                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5195     47.76%     47.76% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       24      0.22%     47.98% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      463      4.26%     52.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5195     47.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 10877                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             442857623500     98.08%     98.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                46342500      0.01%     98.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               652602500      0.14%     98.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7985756500      1.77%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         451542325000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999423                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.508118                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.683701                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1570                      
system.cpu.kern.mode_good::user                  1560                      
system.cpu.kern.mode_good::idle                    10                      
system.cpu.kern.mode_switch::kernel              1885                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1560                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  28                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.832891                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.357143                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.904117                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18967860000      4.20%      4.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         424162464000     93.94%     98.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           8411950000      1.86%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                        888536700                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        65                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            33809353      7.14%      7.14% # Class of committed instruction
system.cpu.op_class_0::IntAlu               234238909     49.45%     56.58% # Class of committed instruction
system.cpu.op_class_0::IntMult                1675124      0.35%     56.94% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.94% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              47291350      9.98%     66.92% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              10715772      2.26%     69.18% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               1876493      0.40%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatMult             10747093      2.27%     71.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                990402      0.21%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               259882      0.05%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::MemRead               60548928     12.78%     84.89% # Class of committed instruction
system.cpu.op_class_0::MemWrite              33971113      7.17%     92.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          30791440      6.50%     98.56% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5429523      1.15%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1381191      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                473726573                       # Class of committed instruction
system.cpu.quiesceCycles                     16077351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       581528549                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          179                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3027173                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6054331                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1463114641                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1463114641                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1463114641                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1463114641                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118126.484822                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118126.484822                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118126.484822                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118126.484822                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           220                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           55                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    843126371                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    843126371                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    843126371                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    843126371                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68070.916438                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68070.916438                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68070.916438                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68070.916438                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3927982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3927982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115528.882353                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115528.882353                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2227982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2227982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65528.882353                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65528.882353                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1459186659                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1459186659                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118133.634958                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118133.634958                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    840898389                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    840898389                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68077.913617                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68077.913617                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 272                       # Transaction distribution
system.membus.trans_dist::ReadResp            1732676                       # Transaction distribution
system.membus.trans_dist::WriteReq                831                       # Transaction distribution
system.membus.trans_dist::WriteResp               831                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1635135                       # Transaction distribution
system.membus.trans_dist::WritebackClean       463226                       # Transaction distribution
system.membus.trans_dist::CleanEvict           928796                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1282401                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1282401                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         463226                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1269179                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1389619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1389619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7654605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7656813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9071204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     59289152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     59289152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5014                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    267155072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    267160086                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               327239766                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              123                       # Total snoops (count)
system.membus.snoopTraffic                       7872                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3028261                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000059                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007688                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3028082     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     179      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3028261                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2328500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15233191748                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        13601018750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2443652250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       29642688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      163296960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          192939648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     29642688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      29642688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104648640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104648640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          463167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2551515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3014682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1635135                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1635135                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          65536652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         361031226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             426567878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     65536652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         65536652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      231366382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            231366382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      231366382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         65536652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        361031226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            657934260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2049544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    366493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2494206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011720221750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       125488                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       125488                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7762553                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1926222                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3014682                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2098269                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3014682                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2098269                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 153983                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 48725                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            133063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            129049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            136232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            185355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            120581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            143413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            137737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            153732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            293939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            216537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           189982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           233269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           187171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           190054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           206413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           204172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            100816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             98290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             93910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            141495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             77867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             87891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             81366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            240936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            152215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           135570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           149390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           148742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           135148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           155524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           158864                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  34138642000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14303495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             87776748250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11933.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30683.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        16                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2129616                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1579049                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3014682                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2098269                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2740723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  116090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 112453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 125797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 127254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 127413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 126523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 126664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 126369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 125996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 126401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 126646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 125922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 125964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 126026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 125580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 125642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 125729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     54                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1201582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.536434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.201193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.262050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       473877     39.44%     39.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       329689     27.44%     66.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       124981     10.40%     77.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        64628      5.38%     82.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        55425      4.61%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22363      1.86%     89.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15820      1.32%     90.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12654      1.05%     91.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       102145      8.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1201582                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       125488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.796411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.534340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        125414     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           58      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        125488                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       125488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.332534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.312825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.950934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        124655     99.34%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           826      0.66%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        125488                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              183084736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9854912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               131170368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               192939648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            134289216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       404.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       290.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    426.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    296.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  452306757000                       # Total gap between requests
system.mem_ctrls.avgGap                      88462.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     23455552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    159629184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    131170368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 51857589.375427462161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 352922185.596252679825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 290002941.818112432957                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       463167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2551515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2098269                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  12216002750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  75560745500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10953827798000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26374.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29614.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5220411.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4887622740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2597855865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12291774180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6662750580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     35705052240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     158387036010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      40307419200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       260839510815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        576.686843                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 103132807250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  15103442750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 334070775500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3691594200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1962147825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8133616680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4035832560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     35705052240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     147708564240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      49299816480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       250536624225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.908319                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 126591377250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  15103442750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 310612205500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  306                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 306                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13183                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13183                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   26978                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5014                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   795814                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1263000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1375000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64478641                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              827000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              152000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 130                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            65                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     123707023.076923                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    313237365.412677                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974455500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              65                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    444266069000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8040956500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    105887070                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        105887070                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    105887070                       # number of overall hits
system.cpu.icache.overall_hits::total       105887070                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       463225                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         463225                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       463225                       # number of overall misses
system.cpu.icache.overall_misses::total        463225                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  26872814000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26872814000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  26872814000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26872814000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    106350295                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    106350295                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    106350295                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    106350295                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004356                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004356                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004356                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004356                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58012.443197                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58012.443197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58012.443197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58012.443197                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       463226                       # number of writebacks
system.cpu.icache.writebacks::total            463226                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       463225                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       463225                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       463225                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       463225                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  26409588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  26409588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  26409588000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  26409588000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004356                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004356                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004356                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004356                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57012.441038                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57012.441038                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57012.441038                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57012.441038                       # average overall mshr miss latency
system.cpu.icache.replacements                 463226                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    105887070                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       105887070                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       463225                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        463225                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  26872814000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26872814000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    106350295                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    106350295                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58012.443197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58012.443197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       463225                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       463225                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  26409588000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  26409588000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57012.441038                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57012.441038                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           106362095                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            463738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            229.358161                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          361                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         213163816                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        213163816                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    118983332                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        118983332                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    118983332                       # number of overall hits
system.cpu.dcache.overall_hits::total       118983332                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3708944                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3708944                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3708944                       # number of overall misses
system.cpu.dcache.overall_misses::total       3708944                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 230530703000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 230530703000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 230530703000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 230530703000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    122692276                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    122692276                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    122692276                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    122692276                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030230                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030230                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030230                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030230                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62155.347452                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62155.347452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62155.347452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62155.347452                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1622783                       # number of writebacks
system.cpu.dcache.writebacks::total           1622783                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1159944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1159944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1159944                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1159944                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2549000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2549000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2549000                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2549000                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1103                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1103                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 155877595000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 155877595000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 155877595000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 155877595000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     47886500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     47886500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020776                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020776                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020776                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020776                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61152.449980                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61152.449980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61152.449980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61152.449980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 43414.777879                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 43414.777879                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2551545                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     82039800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        82039800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1372125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1372125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  85502934000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  85502934000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     83411925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     83411925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016450                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016450                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62314.245422                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62314.245422                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       105370                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       105370                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1266755                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1266755                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  78090868500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  78090868500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     47886500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     47886500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61646.386634                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61646.386634                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 176053.308824                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 176053.308824                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     36943532                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       36943532                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2336819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2336819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 145027769000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 145027769000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     39280351                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39280351                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059491                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059491                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62062.046312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62062.046312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1054574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1054574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1282245                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1282245                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          831                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          831                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  77786726500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  77786726500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032643                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032643                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60664.480267                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60664.480267                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        68965                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        68965                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2547                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2547                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    195933000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    195933000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        71512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        71512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.035616                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.035616                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76926.972909                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76926.972909                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2546                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2546                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    193325500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    193325500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.035602                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.035602                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75933.032207                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75933.032207                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        71393                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        71393                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        71393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        71393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 452307025500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           121934823                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2552569                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.769452                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          693                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         248221907                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        248221907                       # Number of data accesses

---------- End Simulation Statistics   ----------
