Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/ --output-directory=C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/ --report-file=bsf:C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC.qsys
Progress: Loading ProyectoFinal/SOC.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding NIOS_II [altera_nios2_qsys 13.0]
Progress: Parameterizing module NIOS_II
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding Ifsr_0 [Ifsr 1.0]
Progress: Parameterizing module Ifsr_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SOC.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SOC.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/ --output-directory=C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC.sopcinfo --report-file=html:C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC.html --report-file=qip:C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.qip --report-file=cmp:C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC.qsys --language=VERILOG
Progress: Loading ProyectoFinal/SOC.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding NIOS_II [altera_nios2_qsys 13.0]
Progress: Parameterizing module NIOS_II
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding Ifsr_0 [Ifsr 1.0]
Progress: Parameterizing module Ifsr_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SOC.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SOC.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: SOC: Generating SOC "SOC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 23 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 15 modules, 47 connections
Info: merlin_domain_transform: After transform: 30 modules, 124 connections
Info: merlin_router_transform: After transform: 38 modules, 148 connections
Info: merlin_traffic_limiter_transform: After transform: 39 modules, 152 connections
Info: reset_adaptation_transform: After transform: 40 modules, 154 connections
Info: merlin_network_to_switch_transform: After transform: 55 modules, 188 connections
Info: limiter_update_transform: After transform: 55 modules, 189 connections
Info: merlin_mm_transform: After transform: 55 modules, 189 connections
Info: merlin_interrupt_mapper_transform: After transform: 56 modules, 192 connections
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SOC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: RAM: Starting RTL generation for module 'SOC_RAM'
Info: RAM:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SOC_RAM --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6405_6474365799962538623.dir/0048_RAM_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6405_6474365799962538623.dir/0048_RAM_gen//SOC_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'SOC_RAM'
Info: RAM: "SOC" instantiated altera_avalon_onchip_memory2 "RAM"
Info: NIOS_II: Starting RTL generation for module 'SOC_NIOS_II'
Info: NIOS_II:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SOC_NIOS_II --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6405_6474365799962538623.dir/0049_NIOS_II_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6405_6474365799962538623.dir/0049_NIOS_II_gen//SOC_NIOS_II_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: NIOS_II: # 2014.12.01 14:25:48 (*) Starting Nios II generation
Info: NIOS_II: # 2014.12.01 14:25:48 (*)   Checking for plaintext license.
Info: NIOS_II: # 2014.12.01 14:25:49 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: NIOS_II: # 2014.12.01 14:25:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: NIOS_II: # 2014.12.01 14:25:49 (*)   LM_LICENSE_FILE environment variable is empty
Info: NIOS_II: # 2014.12.01 14:25:49 (*)   Plaintext license not found.
Info: NIOS_II: # 2014.12.01 14:25:49 (*)   Checking for encrypted license (non-evaluation).
Info: NIOS_II: # 2014.12.01 14:25:50 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: NIOS_II: # 2014.12.01 14:25:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: NIOS_II: # 2014.12.01 14:25:50 (*)   LM_LICENSE_FILE environment variable is empty
Info: NIOS_II: # 2014.12.01 14:25:50 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: NIOS_II: # 2014.12.01 14:25:50 (*)   Elaborating CPU configuration settings
Info: NIOS_II: # 2014.12.01 14:25:50 (*)   Creating all objects for CPU
Info: NIOS_II: # 2014.12.01 14:25:51 (*)     Pipeline frontend
Info: NIOS_II: # 2014.12.01 14:25:52 (*)   Generating RTL from CPU objects
Info: NIOS_II: # 2014.12.01 14:25:55 (*)   Creating encrypted RTL
Info: NIOS_II: # 2014.12.01 14:25:56 (*) Done Nios II generation
Info: NIOS_II: Done RTL generation for module 'SOC_NIOS_II'
Info: NIOS_II: "SOC" instantiated altera_nios2_qsys "NIOS_II"
Info: jtag_uart_0: Starting RTL generation for module 'SOC_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SOC_jtag_uart_0 --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6405_6474365799962538623.dir/0050_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6405_6474365799962538623.dir/0050_jtag_uart_0_gen//SOC_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'SOC_jtag_uart_0'
Info: jtag_uart_0: "SOC" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sysid_qsys_0: "SOC" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'SOC_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SOC_timer_0 --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6405_6474365799962538623.dir/0052_timer_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6405_6474365799962538623.dir/0052_timer_0_gen//SOC_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'SOC_timer_0'
Info: timer_0: "SOC" instantiated altera_avalon_timer "timer_0"
Info: Ifsr_0: "SOC" instantiated Ifsr "Ifsr_0"
Info: NIOS_II_instruction_master_translator: "SOC" instantiated altera_merlin_master_translator "NIOS_II_instruction_master_translator"
Info: NIOS_II_jtag_debug_module_translator: "SOC" instantiated altera_merlin_slave_translator "NIOS_II_jtag_debug_module_translator"
Info: NIOS_II_instruction_master_translator_avalon_universal_master_0_agent: "SOC" instantiated altera_merlin_master_agent "NIOS_II_instruction_master_translator_avalon_universal_master_0_agent"
Info: NIOS_II_jtag_debug_module_translator_avalon_universal_slave_0_agent: "SOC" instantiated altera_merlin_slave_agent "NIOS_II_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: NIOS_II_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "SOC" instantiated altera_avalon_sc_fifo "NIOS_II_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "SOC" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "SOC" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "SOC" instantiated altera_merlin_router "id_router"
Info: id_router_003: "SOC" instantiated altera_merlin_router "id_router_003"
Info: limiter: "SOC" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "SOC" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "SOC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "SOC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "SOC" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "SOC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "SOC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "SOC" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "SOC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "SOC" instantiated altera_irq_mapper "irq_mapper"
Info: SOC: Done SOC" with 26 modules, 78 files, 1594630 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
