// Seed: 1855827794
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input uwire id_2,
    output wire id_3,
    input wor id_4,
    input uwire id_5,
    input wand id_6,
    output supply0 id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri1 id_13
);
  assign id_1 = id_6.id_6 * id_6;
  wire id_15;
  assign id_8 = -1;
  wire id_16, id_17, id_18, id_19;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input wire id_2,
    input uwire id_3,
    input uwire id_4,
    input tri1 id_5,
    input wor id_6,
    output tri0 id_7,
    input uwire id_8,
    output uwire id_9,
    output wand id_10,
    output supply1 id_11
);
  assign id_7  = id_3;
  assign id_10 = -1;
  xor primCall (id_7, id_0, id_3, id_1, id_5, id_4, id_2, id_8, id_6);
  module_0 modCall_1 (
      id_5,
      id_10,
      id_8,
      id_11,
      id_6,
      id_5,
      id_5,
      id_7,
      id_11,
      id_0,
      id_0,
      id_1,
      id_5,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
