{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637274786217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637274786222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 18 16:33:06 2021 " "Processing started: Thu Nov 18 16:33:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637274786222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274786222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274786222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637274787376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637274787376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_files/numrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_files/numrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "quartus_files/numRom.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/numRom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274796392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274796392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_files/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_files/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4 " "Found entity 1: counter_4" {  } { { "quartus_files/counter.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_files/paddle.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_files/paddle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 paddle " "Found entity 1: paddle" {  } { { "quartus_files/paddle.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/paddle.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/finalproject_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/finalproject_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc " "Found entity 1: finalProject_soc" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "finalProject_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "finalProject_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_irq_mapper " "Found entity 1: finalProject_soc_irq_mapper" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_irq_mapper.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_mm_interconnect_0 " "Found entity 1: finalProject_soc_mm_interconnect_0" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: finalProject_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: finalProject_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalProject_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalProject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "finalProject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "finalProject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "finalProject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "finalProject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_mm_interconnect_0_rsp_mux " "Found entity 1: finalProject_soc_mm_interconnect_0_rsp_mux" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798813 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_mm_interconnect_0_rsp_demux " "Found entity 1: finalProject_soc_mm_interconnect_0_rsp_demux" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_mm_interconnect_0_cmd_mux " "Found entity 1: finalProject_soc_mm_interconnect_0_cmd_mux" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_mm_interconnect_0_cmd_demux " "Found entity 1: finalProject_soc_mm_interconnect_0_cmd_demux" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798834 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798834 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798834 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798834 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637274798838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "finalProject_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "finalProject_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637274798845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "finalProject_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "finalProject_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "finalProject_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at finalProject_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_007.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637274798854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at finalProject_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_007.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637274798855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: finalProject_soc_mm_interconnect_0_router_007_default_decode" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_007.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798856 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_soc_mm_interconnect_0_router_007 " "Found entity 2: finalProject_soc_mm_interconnect_0_router_007" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_007.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalProject_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637274798858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalProject_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637274798859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalProject_soc_mm_interconnect_0_router_002_default_decode" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798861 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_soc_mm_interconnect_0_router_002 " "Found entity 2: finalProject_soc_mm_interconnect_0_router_002" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalProject_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637274798863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalProject_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637274798863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_mm_interconnect_0_router_default_decode " "Found entity 1: finalProject_soc_mm_interconnect_0_router_default_decode" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798865 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_soc_mm_interconnect_0_router " "Found entity 2: finalProject_soc_mm_interconnect_0_router" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "finalProject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_usb_rst " "Found entity 1: finalProject_soc_usb_rst" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_usb_rst.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_usb_gpx " "Found entity 1: finalProject_soc_usb_gpx" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_usb_gpx.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_timer_0 " "Found entity 1: finalProject_soc_timer_0" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_timer_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_sysid_qsys_0 " "Found entity 1: finalProject_soc_sysid_qsys_0" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sysid_qsys_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_spi_0 " "Found entity 1: finalProject_soc_spi_0" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_spi_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_sdram_pll_dffpipe_l2c " "Found entity 1: finalProject_soc_sdram_pll_dffpipe_l2c" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798914 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_soc_sdram_pll_stdsync_sv6 " "Found entity 2: finalProject_soc_sdram_pll_stdsync_sv6" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798914 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalProject_soc_sdram_pll_altpll_vg92 " "Found entity 3: finalProject_soc_sdram_pll_altpll_vg92" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798914 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalProject_soc_sdram_pll " "Found entity 4: finalProject_soc_sdram_pll" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_sdram_input_efifo_module " "Found entity 1: finalProject_soc_sdram_input_efifo_module" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798920 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_soc_sdram " "Found entity 2: finalProject_soc_sdram" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798920 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "finalProject_soc_sdram_test_component.v(236) " "Verilog HDL warning at finalProject_soc_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram_test_component.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637274798923 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "finalProject_soc_sdram_test_component.v(237) " "Verilog HDL warning at finalProject_soc_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram_test_component.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637274798924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_sdram_test_component_ram_module " "Found entity 1: finalProject_soc_sdram_test_component_ram_module" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram_test_component.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798926 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_soc_sdram_test_component " "Found entity 2: finalProject_soc_sdram_test_component" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram_test_component.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_onchip_memory2_0 " "Found entity 1: finalProject_soc_onchip_memory2_0" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_onchip_memory2_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_nios2_gen2_0 " "Found entity 1: finalProject_soc_nios2_gen2_0" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalProject_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalProject_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalProject_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalProject_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalProject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalProject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalProject_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalProject_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalProject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalProject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalProject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalProject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalProject_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalProject_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalProject_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalProject_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalProject_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalProject_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalProject_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalProject_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalProject_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalProject_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalProject_soc_nios2_gen2_0_cpu " "Found entity 21: finalProject_soc_nios2_gen2_0_cpu" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalProject_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalProject_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalProject_soc_nios2_gen2_0_cpu_test_bench" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_leds_pio " "Found entity 1: finalProject_soc_leds_pio" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_leds_pio.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_keycode " "Found entity 1: finalProject_soc_keycode" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_keycode.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_key " "Found entity 1: finalProject_soc_key" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_key.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274798997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274798997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: finalProject_soc_jtag_uart_0_sim_scfifo_w" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799006 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_soc_jtag_uart_0_scfifo_w " "Found entity 2: finalProject_soc_jtag_uart_0_scfifo_w" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799006 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalProject_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: finalProject_soc_jtag_uart_0_sim_scfifo_r" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799006 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalProject_soc_jtag_uart_0_scfifo_r " "Found entity 4: finalProject_soc_jtag_uart_0_scfifo_r" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799006 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalProject_soc_jtag_uart_0 " "Found entity 5: finalProject_soc_jtag_uart_0" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274799006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_soc_hex_digits_pio " "Found entity 1: finalProject_soc_hex_digits_pio" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_hex_digits_pio.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274799011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_files/vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_files/vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "quartus_files/vgaController.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/vgaController.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274799015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_files/toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_files/toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274799020 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexDriver.sv(23) " "Verilog HDL warning at hexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "quartus_files/hexDriver.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/hexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637274799022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_files/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_files/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexDriver " "Found entity 1: hexDriver" {  } { { "quartus_files/hexDriver.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/hexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274799025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_files/color.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_files/color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color " "Found entity 1: color" {  } { { "quartus_files/color.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/color.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274799029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_files/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_files/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274799034 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_soc_sdram.v(318) " "Verilog HDL or VHDL warning at finalProject_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1637274799047 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_soc_sdram.v(328) " "Verilog HDL or VHDL warning at finalProject_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1637274799048 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_soc_sdram.v(338) " "Verilog HDL or VHDL warning at finalProject_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1637274799048 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_soc_sdram.v(682) " "Verilog HDL or VHDL warning at finalProject_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1637274799049 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at finalProject_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_spi_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1637274799050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637274799206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc finalProject_soc:u0 " "Elaborating entity \"finalProject_soc\" for hierarchy \"finalProject_soc:u0\"" {  } { { "quartus_files/topLevel.sv" "u0" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274799221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_hex_digits_pio finalProject_soc:u0\|finalProject_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"finalProject_soc_hex_digits_pio\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "hex_digits_pio" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274799251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_jtag_uart_0 finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"finalProject_soc_jtag_uart_0\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "jtag_uart_0" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274799291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_jtag_uart_0_scfifo_w finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"finalProject_soc_jtag_uart_0_scfifo_w\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" "the_finalProject_soc_jtag_uart_0_scfifo_w" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274799303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" "wfifo" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274799492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274799511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274799512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274799512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274799512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274799512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274799512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274799512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274799512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274799512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274799512 ""}  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637274799512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274799561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274799564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274799587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274799590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274799613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274799618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274799662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274799668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274799738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274799743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274799789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274799789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_w:the_finalProject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274799794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_jtag_uart_0_scfifo_r finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_r:the_finalProject_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"finalProject_soc_jtag_uart_0_scfifo_r\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|finalProject_soc_jtag_uart_0_scfifo_r:the_finalProject_soc_jtag_uart_0_scfifo_r\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" "the_finalProject_soc_jtag_uart_0_scfifo_r" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274799818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalProject_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalProject_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" "finalProject_soc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274800103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalProject_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalProject_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274800123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalProject_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalProject_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274800123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274800123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274800123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274800123 ""}  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637274800123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalProject_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalProject_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274800602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalProject_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalProject_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274800739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_key finalProject_soc:u0\|finalProject_soc_key:key " "Elaborating entity \"finalProject_soc_key\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_key:key\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "key" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274800786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_keycode finalProject_soc:u0\|finalProject_soc_keycode:keycode " "Elaborating entity \"finalProject_soc_keycode\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_keycode:keycode\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "keycode" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_leds_pio finalProject_soc:u0\|finalProject_soc_leds_pio:leds_pio " "Elaborating entity \"finalProject_soc_leds_pio\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_leds_pio:leds_pio\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "leds_pio" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0 finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"finalProject_soc_nios2_gen2_0\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "nios2_gen2_0" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0.v" "cpu" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_test_bench finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_test_bench:the_finalProject_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_test_bench:the_finalProject_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_test_bench" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_register_bank_a_module finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalProject_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalProject_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "finalProject_soc_nios2_gen2_0_cpu_register_bank_a" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalProject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalProject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalProject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalProject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalProject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalProject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801246 ""}  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637274801246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274801302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274801302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalProject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalProject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_register_bank_b_module finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_register_bank_b_module:finalProject_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_register_bank_b_module:finalProject_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "finalProject_soc_nios2_gen2_0_cpu_register_bank_b" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_oci finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801444 ""}  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637274801444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_oci_break finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_oci_itrace finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalProject_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalProject_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "finalProject_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_oci_pib finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_oci_im finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_avalon_reg finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalProject_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalProject_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801728 ""}  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637274801728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274801783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274801783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_debug_slave_tck finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_nios2_gen2_0_cpu_debug_slave_sysclk finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"finalProject_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274801977 ""}  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637274801977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801985 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274801991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_nios2_gen2_0:nios2_gen2_0\|finalProject_soc_nios2_gen2_0_cpu:cpu\|finalProject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalProject_soc_nios2_gen2_0_cpu_nios2_oci\|finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_onchip_memory2_0 finalProject_soc:u0\|finalProject_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"finalProject_soc_onchip_memory2_0\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "onchip_memory2_0" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalProject_soc:u0\|finalProject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_onchip_memory2_0.v" "the_altsyncram" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject_soc:u0\|finalProject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalProject_soc:u0\|finalProject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_onchip_memory2_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject_soc:u0\|finalProject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalProject_soc:u0\|finalProject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274802057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file finalProject_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"finalProject_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274802057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274802057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274802057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274802057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274802057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274802057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274802057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274802057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274802057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274802057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274802057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637274802057 ""}  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_onchip_memory2_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637274802057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2h1 " "Found entity 1: altsyncram_c2h1" {  } { { "db/altsyncram_c2h1.tdf" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/altsyncram_c2h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274802112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274802112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c2h1 finalProject_soc:u0\|finalProject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c2h1:auto_generated " "Elaborating entity \"altsyncram_c2h1\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_sdram finalProject_soc:u0\|finalProject_soc_sdram:sdram " "Elaborating entity \"finalProject_soc_sdram\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_sdram:sdram\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "sdram" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_sdram_input_efifo_module finalProject_soc:u0\|finalProject_soc_sdram:sdram\|finalProject_soc_sdram_input_efifo_module:the_finalProject_soc_sdram_input_efifo_module " "Elaborating entity \"finalProject_soc_sdram_input_efifo_module\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_sdram:sdram\|finalProject_soc_sdram_input_efifo_module:the_finalProject_soc_sdram_input_efifo_module\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" "the_finalProject_soc_sdram_input_efifo_module" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_sdram_pll finalProject_soc:u0\|finalProject_soc_sdram_pll:sdram_pll " "Elaborating entity \"finalProject_soc_sdram_pll\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_sdram_pll:sdram_pll\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "sdram_pll" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_sdram_pll_stdsync_sv6 finalProject_soc:u0\|finalProject_soc_sdram_pll:sdram_pll\|finalProject_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"finalProject_soc_sdram_pll_stdsync_sv6\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_sdram_pll:sdram_pll\|finalProject_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" "stdsync2" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_sdram_pll_dffpipe_l2c finalProject_soc:u0\|finalProject_soc_sdram_pll:sdram_pll\|finalProject_soc_sdram_pll_stdsync_sv6:stdsync2\|finalProject_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"finalProject_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_sdram_pll:sdram_pll\|finalProject_soc_sdram_pll_stdsync_sv6:stdsync2\|finalProject_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" "dffpipe3" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_sdram_pll_altpll_vg92 finalProject_soc:u0\|finalProject_soc_sdram_pll:sdram_pll\|finalProject_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"finalProject_soc_sdram_pll_altpll_vg92\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_sdram_pll:sdram_pll\|finalProject_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" "sd1" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_spi_0 finalProject_soc:u0\|finalProject_soc_spi_0:spi_0 " "Elaborating entity \"finalProject_soc_spi_0\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_spi_0:spi_0\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "spi_0" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_sysid_qsys_0 finalProject_soc:u0\|finalProject_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"finalProject_soc_sysid_qsys_0\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "sysid_qsys_0" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_timer_0 finalProject_soc:u0\|finalProject_soc_timer_0:timer_0 " "Elaborating entity \"finalProject_soc_timer_0\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_timer_0:timer_0\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "timer_0" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_usb_gpx finalProject_soc:u0\|finalProject_soc_usb_gpx:usb_gpx " "Elaborating entity \"finalProject_soc_usb_gpx\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_usb_gpx:usb_gpx\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "usb_gpx" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_usb_rst finalProject_soc:u0\|finalProject_soc_usb_rst:usb_rst " "Elaborating entity \"finalProject_soc_usb_rst\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_usb_rst:usb_rst\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "usb_rst" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_mm_interconnect_0 finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"finalProject_soc_mm_interconnect_0\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "mm_interconnect_0" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 1358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274802991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 2254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 2318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 2399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 2564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 2605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 3189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 3230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 3271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_mm_interconnect_0_router finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_router:router " "Elaborating entity \"finalProject_soc_mm_interconnect_0_router\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_router:router\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "router" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 4412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_mm_interconnect_0_router_default_decode finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_router:router\|finalProject_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"finalProject_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_router:router\|finalProject_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_mm_interconnect_0_router_002 finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"finalProject_soc_mm_interconnect_0_router_002\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "router_002" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 4444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_mm_interconnect_0_router_002_default_decode finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_router_002:router_002\|finalProject_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"finalProject_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_router_002:router_002\|finalProject_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_mm_interconnect_0_router_007 finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"finalProject_soc_mm_interconnect_0_router_007\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "router_007" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 4524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_mm_interconnect_0_router_007_default_decode finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_router_007:router_007\|finalProject_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"finalProject_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_router_007:router_007\|finalProject_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 4718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_mm_interconnect_0_cmd_demux finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"finalProject_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 4819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_mm_interconnect_0_cmd_mux finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"finalProject_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 4943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_mm_interconnect_0_rsp_demux finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"finalProject_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 5288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_mm_interconnect_0_rsp_mux finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"finalProject_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 5711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 5878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274803972 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637274803979 "|topLevel|finalProject_soc:u0|finalProject_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637274803979 "|topLevel|finalProject_soc:u0|finalProject_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "finalProject_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637274803979 "|topLevel|finalProject_soc:u0|finalProject_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 5944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "crosser" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 5978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "finalProject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "finalProject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_mm_interconnect_0_avalon_st_adapter finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"finalProject_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 6109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalProject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalProject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalProject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_mm_interconnect_0_avalon_st_adapter_005 finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"finalProject_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0.v" 6254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|finalProject_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalProject_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|finalProject_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|finalProject_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_soc_irq_mapper finalProject_soc:u0\|finalProject_soc_irq_mapper:irq_mapper " "Elaborating entity \"finalProject_soc_irq_mapper\" for hierarchy \"finalProject_soc:u0\|finalProject_soc_irq_mapper:irq_mapper\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "irq_mapper" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalProject_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalProject_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "rst_controller" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalProject_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalProject_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "finalProject_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalProject_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalProject_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "finalProject_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalProject_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalProject_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "finalProject_soc/synthesis/finalProject_soc.v" "rst_controller_001" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/finalProject_soc.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vga " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vga\"" {  } { { "quartus_files/topLevel.sv" "vga" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.sv(76) " "Verilog HDL assignment warning at vgaController.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "quartus_files/vgaController.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/vgaController.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804258 "|topLevel|vgaController:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.sv(79) " "Verilog HDL assignment warning at vgaController.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "quartus_files/vgaController.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/vgaController.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804259 "|topLevel|vgaController:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:vga_ball " "Elaborating entity \"ball\" for hierarchy \"ball:vga_ball\"" {  } { { "quartus_files/topLevel.sv" "vga_ball" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804266 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "paddle1minWidth ball.sv(39) " "Verilog HDL or VHDL warning at ball.sv(39): object \"paddle1minWidth\" assigned a value but never read" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637274804267 "|topLevel|ball:vga_ball"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "paddle2maxWidth ball.sv(40) " "Verilog HDL or VHDL warning at ball.sv(40): object \"paddle2maxWidth\" assigned a value but never read" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637274804267 "|topLevel|ball:vga_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.sv(96) " "Verilog HDL assignment warning at ball.sv(96): truncated value with size 32 to match size of target (4)" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804268 "|topLevel|ball:vga_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.sv(102) " "Verilog HDL assignment warning at ball.sv(102): truncated value with size 32 to match size of target (4)" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804268 "|topLevel|ball:vga_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.sv(108) " "Verilog HDL assignment warning at ball.sv(108): truncated value with size 32 to match size of target (4)" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804268 "|topLevel|ball:vga_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.sv(109) " "Verilog HDL assignment warning at ball.sv(109): truncated value with size 32 to match size of target (4)" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804268 "|topLevel|ball:vga_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.sv(116) " "Verilog HDL assignment warning at ball.sv(116): truncated value with size 32 to match size of target (4)" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804269 "|topLevel|ball:vga_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.sv(117) " "Verilog HDL assignment warning at ball.sv(117): truncated value with size 32 to match size of target (4)" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804269 "|topLevel|ball:vga_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.sv(124) " "Verilog HDL assignment warning at ball.sv(124): truncated value with size 32 to match size of target (4)" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804269 "|topLevel|ball:vga_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.sv(133) " "Verilog HDL assignment warning at ball.sv(133): truncated value with size 32 to match size of target (4)" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804269 "|topLevel|ball:vga_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.sv(142) " "Verilog HDL assignment warning at ball.sv(142): truncated value with size 32 to match size of target (4)" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804269 "|topLevel|ball:vga_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.sv(151) " "Verilog HDL assignment warning at ball.sv(151): truncated value with size 32 to match size of target (4)" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804269 "|topLevel|ball:vga_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(165) " "Verilog HDL assignment warning at ball.sv(165): truncated value with size 32 to match size of target (10)" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804269 "|topLevel|ball:vga_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(167) " "Verilog HDL assignment warning at ball.sv(167): truncated value with size 32 to match size of target (10)" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804270 "|topLevel|ball:vga_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(177) " "Verilog HDL assignment warning at ball.sv(177): truncated value with size 32 to match size of target (10)" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804270 "|topLevel|ball:vga_ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(179) " "Verilog HDL assignment warning at ball.sv(179): truncated value with size 32 to match size of target (10)" {  } { { "quartus_files/ball.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/ball.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637274804270 "|topLevel|ball:vga_ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paddle paddle:vga_paddles " "Elaborating entity \"paddle\" for hierarchy \"paddle:vga_paddles\"" {  } { { "quartus_files/topLevel.sv" "vga_paddles" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color color:vga_color_mapper " "Elaborating entity \"color\" for hierarchy \"color:vga_color_mapper\"" {  } { { "quartus_files/topLevel.sv" "vga_color_mapper" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDriver hexDriver:hex_driver4 " "Elaborating entity \"hexDriver\" for hierarchy \"hexDriver:hex_driver4\"" {  } { { "quartus_files/topLevel.sv" "hex_driver4" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274804302 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1637274806056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.11.18.16:33:29 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl " "2021.11.18.16:33:29 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274809935 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274814726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274814836 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274825397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274825485 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274825573 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274825674 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274825678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274825678 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1637274826367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld40590b26/alt_sld_fab.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/ip/sld40590b26/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274826578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274826578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274826662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274826662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274826671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274826671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274826728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274826728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274826808 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274826808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274826808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637274826878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274826878 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"finalProject_soc:u0\|finalProject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "finalProject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1637274829947 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1637274829947 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637274832095 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1637274832215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1637274832215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1637274832215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1637274832215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1637274832215 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1637274832215 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1637274832216 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1637274832216 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1637274832216 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1637274832216 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1637274832216 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1637274832216 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1637274832216 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1637274832216 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1637274832216 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1637274832216 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1637274832216 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" 356 -1 0 } } { "finalProject_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" 352 -1 0 } } { "finalProject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "finalProject_soc/synthesis/submodules/finalProject_soc_spi_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_spi_0.v" 243 -1 0 } } { "finalProject_soc/synthesis/submodules/finalProject_soc_spi_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_spi_0.v" 132 -1 0 } } { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_jtag_uart_0.v" 398 -1 0 } } { "finalProject_soc/synthesis/submodules/finalProject_soc_spi_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_spi_0.v" 253 -1 0 } } { "finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "finalProject_soc/synthesis/submodules/finalProject_soc_timer_0.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_timer_0.v" 181 -1 0 } } { "finalProject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1637274832244 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1637274832245 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274833593 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274833593 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274833593 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274833593 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274833593 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274833593 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1637274833593 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637274833594 "|topLevel|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637274833594 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274833817 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "310 " "310 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637274835913 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 209 " "Ignored 209 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637274836034 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1637274836034 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/output_files/FinalProject.map.smsg " "Generated suppressed messages file D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274836716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637274842136 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637274842136 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274842574 "|topLevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274842574 "|topLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274842574 "|topLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274842574 "|topLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274842574 "|topLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274842574 "|topLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274842574 "|topLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274842574 "|topLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274842574 "|topLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "quartus_files/topLevel.sv" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/quartus_files/topLevel.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637274842574 "|topLevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637274842574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5224 " "Implemented 5224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637274842574 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637274842574 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1637274842574 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4933 " "Implemented 4933 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637274842574 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637274842574 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1637274842574 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637274842574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 297 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 297 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4980 " "Peak virtual memory: 4980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637274842658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 18 16:34:02 2021 " "Processing ended: Thu Nov 18 16:34:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637274842658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637274842658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637274842658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637274842658 ""}
