/*
 * Copyright (C) 2013 Boundary Devices
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

DATA 4, MX6_MMDC_P0_MDPDC, 0x0002002D
DATA 4, MX6_MMDC_P0_MDCFG0, 0x2B2F5313

DATA 4, MX6_MMDC_P0_MDCFG1, 0xB66D8B63

DATA 4, MX6_MMDC_P0_MDCFG2, 0x01FF00DB

DATA 4, MX6_MMDC_P0_MDRWD, 0x000026D2

DATA 4, MX6_MMDC_P0_MDOR, 0x002F1023

DATA 4, MX6_MMDC_P0_MDOTC, 0x00333040

DATA 4, MX6_MMDC_P0_MDPDC, 0x0002556D
DATA 4, MX6_MMDC_P0_MDASP, 0x00000047

DATA 4, MX6_MMDC_P0_MDCTL, 0x82190000

// DATA 4, MX6_MMDC_P0_MDSCR, 0x40468032
// DATA 4, MX6_MMDC_P0_MDSCR, 0x40468033
// DATA 4, MX6_MMDC_P0_MDSCR, 0x40468031
DATA 4, MX6_MMDC_P0_MDSCR, 0x40458030

DATA 4, MX6_MMDC_P0_MDSCR, 0x02008032
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008033
DATA 4, MX6_MMDC_P0_MDSCR, 0x00048031
DATA 4, MX6_MMDC_P0_MDSCR, 0x15208030
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008040

DATA 4, MX6_MMDC_P0_MPZQHWCTRL, 0xA1390003
DATA 4, MX6_MMDC_P1_MPZQHWCTRL, 0xA1390003
DATA 4, MX6_MMDC_P0_MDREF, 0x00007800

DATA 4, MX6_MMDC_P0_MPODTCTRL, 0x00022227
DATA 4, MX6_MMDC_P1_MPODTCTRL, 0x00022227

// MMDC0_MDSCR, clear this register (especially
// the configuration bit as initialization is complete)

DATA 4, MX6_MMDC_P0_MDSCR, 0x00000000

// MMDC0_MAPSR ADOPT power down enabled, MMDC
// will enter automatically to self-refresh whilei
// the number of idle cycle reached.

DATA 4, MX6_MMDC_P0_MAPSR, 0x00011006
