

================================================================
== Vivado HLS Report for 'Loop_l_PE_1_1_k4_pro'
================================================================
* Date:           Tue Aug 29 13:18:27 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.336 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       85|       85| 0.850 us | 0.850 us |   85|   85|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_PE_1_1_k4  |       83|       83|         9|          5|          1|    16|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     38|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    122|    -|
|Register         |        -|      -|     118|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     466|    871|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |systolic_array_fabkb_U32  |systolic_array_fabkb  |        0|      2|  205|  390|    0|
    |systolic_array_fmcud_U33  |systolic_array_fmcud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |k4_fu_120_p2                      |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln123_fu_114_p2              |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  38|          16|          14|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_fifo_1_1_V_blk_n            |   9|          2|    1|          2|
    |A_fifo_1_2_V_blk_n            |   9|          2|    1|          2|
    |B_fifo_1_1_V_blk_n            |   9|          2|    1|          2|
    |B_fifo_1_2_V_blk_n            |   9|          2|    1|          2|
    |ap_NS_fsm                     |  41|          8|    1|          8|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_k4_0_phi_fu_95_p4  |   9|          2|    5|         10|
    |k4_0_reg_91                   |   9|          2|    5|         10|
    |v2_1_1_o                      |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 122|         26|   49|        104|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |icmp_ln123_reg_126                |   1|   0|    1|          0|
    |icmp_ln123_reg_126_pp0_iter1_reg  |   1|   0|    1|          0|
    |k4_0_reg_91                       |   5|   0|    5|          0|
    |k4_reg_130                        |   5|   0|    5|          0|
    |tmp_5_reg_141                     |  32|   0|   32|          0|
    |tmp_reg_135                       |  32|   0|   32|          0|
    |v63_reg_147                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 118|   0|  118|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | Loop_l_PE_1_1_k4_pro | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | Loop_l_PE_1_1_k4_pro | return value |
|ap_start              |  in |    1| ap_ctrl_hs | Loop_l_PE_1_1_k4_pro | return value |
|ap_done               | out |    1| ap_ctrl_hs | Loop_l_PE_1_1_k4_pro | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | Loop_l_PE_1_1_k4_pro | return value |
|ap_idle               | out |    1| ap_ctrl_hs | Loop_l_PE_1_1_k4_pro | return value |
|ap_ready              | out |    1| ap_ctrl_hs | Loop_l_PE_1_1_k4_pro | return value |
|A_fifo_1_1_V_dout     |  in |   32|   ap_fifo  |     A_fifo_1_1_V     |    pointer   |
|A_fifo_1_1_V_empty_n  |  in |    1|   ap_fifo  |     A_fifo_1_1_V     |    pointer   |
|A_fifo_1_1_V_read     | out |    1|   ap_fifo  |     A_fifo_1_1_V     |    pointer   |
|B_fifo_1_1_V_dout     |  in |   32|   ap_fifo  |     B_fifo_1_1_V     |    pointer   |
|B_fifo_1_1_V_empty_n  |  in |    1|   ap_fifo  |     B_fifo_1_1_V     |    pointer   |
|B_fifo_1_1_V_read     | out |    1|   ap_fifo  |     B_fifo_1_1_V     |    pointer   |
|v2_1_1_i              |  in |   32|   ap_ovld  |        v2_1_1        |    pointer   |
|v2_1_1_o              | out |   32|   ap_ovld  |        v2_1_1        |    pointer   |
|v2_1_1_o_ap_vld       | out |    1|   ap_ovld  |        v2_1_1        |    pointer   |
|A_fifo_1_2_V_din      | out |   32|   ap_fifo  |     A_fifo_1_2_V     |    pointer   |
|A_fifo_1_2_V_full_n   |  in |    1|   ap_fifo  |     A_fifo_1_2_V     |    pointer   |
|A_fifo_1_2_V_write    | out |    1|   ap_fifo  |     A_fifo_1_2_V     |    pointer   |
|B_fifo_1_2_V_din      | out |   32|   ap_fifo  |     B_fifo_1_2_V     |    pointer   |
|B_fifo_1_2_V_full_n   |  in |    1|   ap_fifo  |     B_fifo_1_2_V     |    pointer   |
|B_fifo_1_2_V_write    | out |    1|   ap_fifo  |     B_fifo_1_2_V     |    pointer   |
+----------------------+-----+-----+------------+----------------------+--------------+

