CAPI=2:
name: socet:riscv:riscv_standard:0.1.0
description: Standard core files for RISCVBusiness

filesets:
    rtl:
        files:
            - alu.sv
            - branch_res.sv
            - dmem_extender.sv
            - endian_swapper.sv
            - bus_ctrl.sv
            - memory_controller.sv
            - multicore_wrapper.sv
            - control_unit.sv
            - jump_calc.sv
            - rv32i_reg_file.sv
            - RISCVBusiness.sv
            - top_core.sv
            - ../../verification/uvm/multicore/interfaces/bus_if.vh
            - ../../verification/uvm/multicore/interfaces/multicore_if.vh
        file_type: systemVerilogSource

targets:
    default: &default
        filesets:
            - rtl
    lint:
        filesets:
            - rtl
        description: Linting
        default_tool: veriblelint
        toplevel: top_core
        tools:
            veriblelint:
                verible_lint_args: ['--autofix=inplace-interactive', '--rules_config_search']

