
digital constant fraction discriminator

[Time measurements by means of digital sampling techniques: a study case of 100 ps FWHM time resolution with a 100 MSample=s; 12 bit digitizer](https://www.bo.infn.it/nucl-ex/NIMA521.pdf)

[Digital Pulse Processing: A new paradigm in nuclear](http://slideplayer.com/slide/5321873/)

[Pulse processing and Analysis](http://www.dnp.fmph.uniba.sk/~kollar/je_w/el3.htm)

moving window deconvolution

[Digital pulse-shape analysis and controls for advanced detector systems](https://www.rug.nl/research/portal/files/14645846/proefschriftStoica.pdf)

[Tom Davinson Digital Signal Processing MWD](https://www2.ph.ed.ac.uk/~td/Davinson_SPES_Catania_111111.pdf)

[WP2081 Digital Pulse Processing in Nuclear Physics](http://www.caen.it/documents/News/20/WP2081_DigitalPulseProcessing_Rev_2.1.pdf)

[VHDL Simulation of Trapezoidal Filter for Digital Nuclear Spectroscopy systems](http://www.ijsrp.org/research-paper-0815.php?rp=P444433)

[Improved Performance in Germanium Detector Gamma Spectrometers based on Digital Signal Processing](https://www.ortec-online.com/-/media/ametekortec/technical%20papers/digital%20gamma%20ray%20spectroscopy%20systems/improved-performance-germanium-detector-gamma-spectrometers-based-digital-signal-processing.pdf?la=en)

[Instrumentation for Digital Nuclear Spectroscopy](https://www-pub.iaea.org/MTCD/Publications/PDF/te_1706_web.pdf)

[Hardware Design and Implementation of Digital Pulse Processor using FPGA](http://worldcomp-proceedings.com/proc/p2011/CDE4253.pdf)

[Software emulator of nuclear pulse generation with different pulseshapes and pile-up](https://www.researchgate.net/publication/303574425_Software_emulator_of_nuclear_pulse_generation_with_different_pulse_shapes_and_pile-up)

fpga dsp clock sample frequency
[Intro to DSP Using FPGA SASE](http://www.sase.com.ar/2011/files/2010/11/SASE2011-DSP_con_FPGA.pdf)


[Digital techniques for real-time pulse shaping in radiation measurements](https://www.sciencedirect.com/science/article/pii/0168900294916527)

[Baseline restoration technique based on symmetrical zero-area trapezoidal pulse shaper](https://www.sciencedirect.com/science/article/pii/S0168900217304011)

[A Random Number Generator in Verilog](http://rdsl.csit-sun.pub.ro/docs/PROIECTARE%20cu%20FPGA%20CURS/lecture6[1].pdf)


verilog two complement

[Two’s Complement Add/Sub Unit](http://access.ee.ntu.edu.tw/course/logic_design_95first/lecture/951_Verilog%20Lab(Add_Sub_Unit).pdf)



[Signed Arithmetic in Verilog 2001 – Opportunities and Hazards ](http://www.tumbush.com/published_papers/Tumbush%20DVCon%2005.pdf)


[Arithmetic Circuits & Multipliers](http://web.mit.edu/6.111/www/f2016/handouts/L08_4.pdf)
