## How to fix Timing Violation For Very Late Signals ? 

In the below circuit, the signal A is arriving late and passing through a combinational circuit with 6ns delay and as a result it causes 5ns -ve slack.
How do you solve this problem without pipelining the combinational logic ? 


![image](https://github.com/gorkemnisanci96/G100DaysOfRTL/assets/70295884/2cba0a96-4127-4b85-8784-2a154f3fcb8c)
