{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 09 23:19:48 2020 " "Info: Processing started: Wed Sep 09 23:19:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 12 " "Info: Parallel compilation is enabled and will use 4 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74190:inst37\|49 " "Info: Detected ripple clock \"74190:inst37\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst37\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst37\|48 " "Info: Detected ripple clock \"74190:inst37\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst37\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst36\|50 " "Info: Detected ripple clock \"74190:inst36\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst36\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst36\|51 " "Info: Detected ripple clock \"74190:inst36\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst36\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74190:inst37\|40~0 " "Info: Detected gated clock \"74190:inst37\|40~0\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst37\|40~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst37\|50 " "Info: Detected ripple clock \"74190:inst37\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst37\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst37\|51 " "Info: Detected ripple clock \"74190:inst37\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst37\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst36\|49 " "Info: Detected ripple clock \"74190:inst36\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst36\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74190:inst37\|58 " "Info: Detected gated clock \"74190:inst37\|58\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst37\|58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst35\|49 " "Info: Detected ripple clock \"74190:inst35\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst35\|48 " "Info: Detected ripple clock \"74190:inst35\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst34\|50 " "Info: Detected ripple clock \"74190:inst34\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst34\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74190:inst35\|40~0 " "Info: Detected gated clock \"74190:inst35\|40~0\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|40~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst35\|50 " "Info: Detected ripple clock \"74190:inst35\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst35\|51 " "Info: Detected ripple clock \"74190:inst35\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst34\|49 " "Info: Detected ripple clock \"74190:inst34\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst34\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74190:inst35\|58 " "Info: Detected gated clock \"74190:inst35\|58\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst34\|48 " "Info: Detected ripple clock \"74190:inst34\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst34\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst47~0 " "Info: Detected gated clock \"inst47~0\" as buffer" {  } { { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst47~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst47~1 " "Info: Detected gated clock \"inst47~1\" as buffer" {  } { { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst47~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst34\|51 " "Info: Detected ripple clock \"74190:inst34\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst34\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst36\|48 " "Info: Detected ripple clock \"74190:inst36\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst36\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst47 " "Info: Detected gated clock \"inst47\" as buffer" {  } { { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } } { "e:/program files/quantus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program files/quantus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 74190:inst34\|48 register delay:inst\|ram 47.55 MHz 21.03 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 47.55 MHz between source register \"74190:inst34\|48\" and destination register \"delay:inst\|ram\" (period= 21.03 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.904 ns + Longest register register " "Info: + Longest register to register delay is 2.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst34\|48 1 REG LC_X47_Y17_N4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X47_Y17_N4; Fanout = 6; REG Node = '74190:inst34\|48'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst34|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.442 ns) 0.950 ns inst47~0 2 COMB LC_X47_Y17_N0 1 " "Info: 2: + IC(0.508 ns) + CELL(0.442 ns) = 0.950 ns; Loc. = LC_X47_Y17_N0; Fanout = 1; COMB Node = 'inst47~0'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { 74190:inst34|48 inst47~0 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 1.492 ns inst47 3 COMB LC_X47_Y17_N3 5 " "Info: 3: + IC(0.428 ns) + CELL(0.114 ns) = 1.492 ns; Loc. = LC_X47_Y17_N3; Fanout = 5; COMB Node = 'inst47'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { inst47~0 inst47 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.309 ns) 2.904 ns delay:inst\|ram 4 REG LC_X44_Y17_N2 1 " "Info: 4: + IC(1.103 ns) + CELL(0.309 ns) = 2.904 ns; Loc. = LC_X44_Y17_N2; Fanout = 1; REG Node = 'delay:inst\|ram'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { inst47 delay:inst|ram } "NODE_NAME" } } { "delay.vhd" "" { Text "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.865 ns ( 29.79 % ) " "Info: Total cell delay = 0.865 ns ( 29.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.039 ns ( 70.21 % ) " "Info: Total interconnect delay = 2.039 ns ( 70.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { 74190:inst34|48 inst47~0 inst47 delay:inst|ram } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "2.904 ns" { 74190:inst34|48 {} inst47~0 {} inst47 {} delay:inst|ram {} } { 0.000ns 0.508ns 0.428ns 1.103ns } { 0.000ns 0.442ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.350 ns - Smallest " "Info: - Smallest clock skew is -7.350 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.188 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.711 ns) 3.188 ns delay:inst\|ram 2 REG LC_X44_Y17_N2 1 " "Info: 2: + IC(1.008 ns) + CELL(0.711 ns) = 3.188 ns; Loc. = LC_X44_Y17_N2; Fanout = 1; REG Node = 'delay:inst\|ram'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "delay.vhd" "" { Text "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.38 % ) " "Info: Total cell delay = 2.180 ns ( 68.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 31.62 % ) " "Info: Total interconnect delay = 1.008 ns ( 31.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { CLK {} CLK~out0 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.008ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.538 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 10.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.935 ns) 3.411 ns 74190:inst35\|48 2 REG LC_X49_Y21_N0 6 " "Info: 2: + IC(1.007 ns) + CELL(0.935 ns) = 3.411 ns; Loc. = LC_X49_Y21_N0; Fanout = 6; REG Node = '74190:inst35\|48'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { CLK 74190:inst35|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.114 ns) 4.781 ns 74190:inst35\|40~0 3 COMB LC_X48_Y18_N5 1 " "Info: 3: + IC(1.256 ns) + CELL(0.114 ns) = 4.781 ns; Loc. = LC_X48_Y18_N5; Fanout = 1; COMB Node = '74190:inst35\|40~0'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { 74190:inst35|48 74190:inst35|40~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.077 ns 74190:inst35\|58 4 COMB LC_X48_Y18_N6 5 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.077 ns; Loc. = LC_X48_Y18_N6; Fanout = 5; COMB Node = '74190:inst35\|58'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { 74190:inst35|40~0 74190:inst35|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.750 ns) + CELL(0.711 ns) 10.538 ns 74190:inst34\|48 5 REG LC_X47_Y17_N4 6 " "Info: 5: + IC(4.750 ns) + CELL(0.711 ns) = 10.538 ns; Loc. = LC_X47_Y17_N4; Fanout = 6; REG Node = '74190:inst34\|48'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "5.461 ns" { 74190:inst35|58 74190:inst34|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.343 ns ( 31.72 % ) " "Info: Total cell delay = 3.343 ns ( 31.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.195 ns ( 68.28 % ) " "Info: Total interconnect delay = 7.195 ns ( 68.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "10.538 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|48 } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "10.538 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|48 {} } { 0.000ns 0.000ns 1.007ns 1.256ns 0.182ns 4.750ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { CLK {} CLK~out0 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.008ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "10.538 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|48 } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "10.538 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|48 {} } { 0.000ns 0.000ns 1.007ns 1.256ns 0.182ns 4.750ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "delay.vhd" "" { Text "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "delay.vhd" "" { Text "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { 74190:inst34|48 inst47~0 inst47 delay:inst|ram } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "2.904 ns" { 74190:inst34|48 {} inst47~0 {} inst47 {} delay:inst|ram {} } { 0.000ns 0.508ns 0.428ns 1.103ns } { 0.000ns 0.442ns 0.114ns 0.309ns } "" } } { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { CLK {} CLK~out0 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.008ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "10.538 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|48 } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "10.538 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|48 {} } { 0.000ns 0.000ns 1.007ns 1.256ns 0.182ns 4.750ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74160:inst21\|7 74160:inst21\|7 CLK 5.443 ns " "Info: Found hold time violation between source  pin or register \"74160:inst21\|7\" and destination pin or register \"74160:inst21\|7\" for clock \"CLK\" (Hold time is 5.443 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.505 ns + Largest " "Info: + Largest clock skew is 6.505 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 17.339 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 17.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.935 ns) 3.411 ns 74190:inst35\|48 2 REG LC_X49_Y21_N0 6 " "Info: 2: + IC(1.007 ns) + CELL(0.935 ns) = 3.411 ns; Loc. = LC_X49_Y21_N0; Fanout = 6; REG Node = '74190:inst35\|48'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { CLK 74190:inst35|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.114 ns) 4.781 ns 74190:inst35\|40~0 3 COMB LC_X48_Y18_N5 1 " "Info: 3: + IC(1.256 ns) + CELL(0.114 ns) = 4.781 ns; Loc. = LC_X48_Y18_N5; Fanout = 1; COMB Node = '74190:inst35\|40~0'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { 74190:inst35|48 74190:inst35|40~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.077 ns 74190:inst35\|58 4 COMB LC_X48_Y18_N6 5 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.077 ns; Loc. = LC_X48_Y18_N6; Fanout = 5; COMB Node = '74190:inst35\|58'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { 74190:inst35|40~0 74190:inst35|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.750 ns) + CELL(0.935 ns) 10.762 ns 74190:inst34\|48 5 REG LC_X47_Y17_N4 6 " "Info: 5: + IC(4.750 ns) + CELL(0.935 ns) = 10.762 ns; Loc. = LC_X47_Y17_N4; Fanout = 6; REG Node = '74190:inst34\|48'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "5.685 ns" { 74190:inst35|58 74190:inst34|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.442 ns) 11.712 ns inst47~0 6 COMB LC_X47_Y17_N0 1 " "Info: 6: + IC(0.508 ns) + CELL(0.442 ns) = 11.712 ns; Loc. = LC_X47_Y17_N0; Fanout = 1; COMB Node = 'inst47~0'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { 74190:inst34|48 inst47~0 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 12.254 ns inst47 7 COMB LC_X47_Y17_N3 5 " "Info: 7: + IC(0.428 ns) + CELL(0.114 ns) = 12.254 ns; Loc. = LC_X47_Y17_N3; Fanout = 5; COMB Node = 'inst47'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { inst47~0 inst47 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.374 ns) + CELL(0.711 ns) 17.339 ns 74160:inst21\|7 8 REG LC_X49_Y21_N6 10 " "Info: 8: + IC(4.374 ns) + CELL(0.711 ns) = 17.339 ns; Loc. = LC_X49_Y21_N6; Fanout = 10; REG Node = '74160:inst21\|7'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "5.085 ns" { inst47 74160:inst21|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.834 ns ( 27.88 % ) " "Info: Total cell delay = 4.834 ns ( 27.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.505 ns ( 72.12 % ) " "Info: Total interconnect delay = 12.505 ns ( 72.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "17.339 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|48 inst47~0 inst47 74160:inst21|7 } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "17.339 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|48 {} inst47~0 {} inst47 {} 74160:inst21|7 {} } { 0.000ns 0.000ns 1.007ns 1.256ns 0.182ns 4.750ns 0.508ns 0.428ns 4.374ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.834 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 10.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.590 ns) 3.698 ns 74190:inst37\|58 2 COMB LC_X46_Y17_N3 5 " "Info: 2: + IC(1.639 ns) + CELL(0.590 ns) = 3.698 ns; Loc. = LC_X46_Y17_N3; Fanout = 5; COMB Node = '74190:inst37\|58'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { CLK 74190:inst37|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.590 ns) 4.998 ns inst47~1 3 COMB LC_X47_Y17_N2 1 " "Info: 3: + IC(0.710 ns) + CELL(0.590 ns) = 4.998 ns; Loc. = LC_X47_Y17_N2; Fanout = 1; COMB Node = 'inst47~1'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { 74190:inst37|58 inst47~1 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.292 ns) 5.749 ns inst47 4 COMB LC_X47_Y17_N3 5 " "Info: 4: + IC(0.459 ns) + CELL(0.292 ns) = 5.749 ns; Loc. = LC_X47_Y17_N3; Fanout = 5; COMB Node = 'inst47'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { inst47~1 inst47 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.374 ns) + CELL(0.711 ns) 10.834 ns 74160:inst21\|7 5 REG LC_X49_Y21_N6 10 " "Info: 5: + IC(4.374 ns) + CELL(0.711 ns) = 10.834 ns; Loc. = LC_X49_Y21_N6; Fanout = 10; REG Node = '74160:inst21\|7'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "5.085 ns" { inst47 74160:inst21|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.652 ns ( 33.71 % ) " "Info: Total cell delay = 3.652 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.182 ns ( 66.29 % ) " "Info: Total interconnect delay = 7.182 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "10.834 ns" { CLK 74190:inst37|58 inst47~1 inst47 74160:inst21|7 } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "10.834 ns" { CLK {} CLK~out0 {} 74190:inst37|58 {} inst47~1 {} inst47 {} 74160:inst21|7 {} } { 0.000ns 0.000ns 1.639ns 0.710ns 0.459ns 4.374ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "17.339 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|48 inst47~0 inst47 74160:inst21|7 } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "17.339 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|48 {} inst47~0 {} inst47 {} 74160:inst21|7 {} } { 0.000ns 0.000ns 1.007ns 1.256ns 0.182ns 4.750ns 0.508ns 0.428ns 4.374ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } } { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "10.834 ns" { CLK 74190:inst37|58 inst47~1 inst47 74160:inst21|7 } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "10.834 ns" { CLK {} CLK~out0 {} 74190:inst37|58 {} inst47~1 {} inst47 {} 74160:inst21|7 {} } { 0.000ns 0.000ns 1.639ns 0.710ns 0.459ns 4.374ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "74160.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.853 ns - Shortest register register " "Info: - Shortest register to register delay is 0.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:inst21\|7 1 REG LC_X49_Y21_N6 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X49_Y21_N6; Fanout = 10; REG Node = '74160:inst21\|7'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:inst21|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.309 ns) 0.853 ns 74160:inst21\|7 2 REG LC_X49_Y21_N6 10 " "Info: 2: + IC(0.544 ns) + CELL(0.309 ns) = 0.853 ns; Loc. = LC_X49_Y21_N6; Fanout = 10; REG Node = '74160:inst21\|7'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { 74160:inst21|7 74160:inst21|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 36.23 % ) " "Info: Total cell delay = 0.309 ns ( 36.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.544 ns ( 63.77 % ) " "Info: Total interconnect delay = 0.544 ns ( 63.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { 74160:inst21|7 74160:inst21|7 } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "0.853 ns" { 74160:inst21|7 {} 74160:inst21|7 {} } { 0.000ns 0.544ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "74160.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "17.339 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|48 inst47~0 inst47 74160:inst21|7 } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "17.339 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|48 {} inst47~0 {} inst47 {} 74160:inst21|7 {} } { 0.000ns 0.000ns 1.007ns 1.256ns 0.182ns 4.750ns 0.508ns 0.428ns 4.374ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } } { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "10.834 ns" { CLK 74190:inst37|58 inst47~1 inst47 74160:inst21|7 } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "10.834 ns" { CLK {} CLK~out0 {} 74190:inst37|58 {} inst47~1 {} inst47 {} 74160:inst21|7 {} } { 0.000ns 0.000ns 1.639ns 0.710ns 0.459ns 4.374ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.292ns 0.711ns } "" } } { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { 74160:inst21|7 74160:inst21|7 } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "0.853 ns" { 74160:inst21|7 {} 74160:inst21|7 {} } { 0.000ns 0.544ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "delay:inst\|ram CLK CLK 4.255 ns register " "Info: tsu for register \"delay:inst\|ram\" (data pin = \"CLK\", clock pin = \"CLK\") is 4.255 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.406 ns + Longest pin register " "Info: + Longest pin to register delay is 7.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.292 ns) 3.378 ns 74190:inst35\|58 2 COMB LC_X48_Y18_N6 5 " "Info: 2: + IC(1.617 ns) + CELL(0.292 ns) = 3.378 ns; Loc. = LC_X48_Y18_N6; Fanout = 5; COMB Node = '74190:inst35\|58'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.909 ns" { CLK 74190:inst35|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.590 ns) 5.452 ns inst47~0 3 COMB LC_X47_Y17_N0 1 " "Info: 3: + IC(1.484 ns) + CELL(0.590 ns) = 5.452 ns; Loc. = LC_X47_Y17_N0; Fanout = 1; COMB Node = 'inst47~0'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { 74190:inst35|58 inst47~0 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 5.994 ns inst47 4 COMB LC_X47_Y17_N3 5 " "Info: 4: + IC(0.428 ns) + CELL(0.114 ns) = 5.994 ns; Loc. = LC_X47_Y17_N3; Fanout = 5; COMB Node = 'inst47'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { inst47~0 inst47 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.309 ns) 7.406 ns delay:inst\|ram 5 REG LC_X44_Y17_N2 1 " "Info: 5: + IC(1.103 ns) + CELL(0.309 ns) = 7.406 ns; Loc. = LC_X44_Y17_N2; Fanout = 1; REG Node = 'delay:inst\|ram'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { inst47 delay:inst|ram } "NODE_NAME" } } { "delay.vhd" "" { Text "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.774 ns ( 37.46 % ) " "Info: Total cell delay = 2.774 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.632 ns ( 62.54 % ) " "Info: Total interconnect delay = 4.632 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "7.406 ns" { CLK 74190:inst35|58 inst47~0 inst47 delay:inst|ram } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "7.406 ns" { CLK {} CLK~out0 {} 74190:inst35|58 {} inst47~0 {} inst47 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.617ns 1.484ns 0.428ns 1.103ns } { 0.000ns 1.469ns 0.292ns 0.590ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "delay.vhd" "" { Text "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.188 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.711 ns) 3.188 ns delay:inst\|ram 2 REG LC_X44_Y17_N2 1 " "Info: 2: + IC(1.008 ns) + CELL(0.711 ns) = 3.188 ns; Loc. = LC_X44_Y17_N2; Fanout = 1; REG Node = 'delay:inst\|ram'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "delay.vhd" "" { Text "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.38 % ) " "Info: Total cell delay = 2.180 ns ( 68.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 31.62 % ) " "Info: Total interconnect delay = 1.008 ns ( 31.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { CLK {} CLK~out0 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.008ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "7.406 ns" { CLK 74190:inst35|58 inst47~0 inst47 delay:inst|ram } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "7.406 ns" { CLK {} CLK~out0 {} 74190:inst35|58 {} inst47~0 {} inst47 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.617ns 1.484ns 0.428ns 1.103ns } { 0.000ns 1.469ns 0.292ns 0.590ns 0.114ns 0.309ns } "" } } { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { CLK {} CLK~out0 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.008ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Main_Yellow 74160:inst21\|7 26.874 ns register " "Info: tco from clock \"CLK\" to destination pin \"Main_Yellow\" through register \"74160:inst21\|7\" is 26.874 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 17.339 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 17.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.935 ns) 3.411 ns 74190:inst35\|48 2 REG LC_X49_Y21_N0 6 " "Info: 2: + IC(1.007 ns) + CELL(0.935 ns) = 3.411 ns; Loc. = LC_X49_Y21_N0; Fanout = 6; REG Node = '74190:inst35\|48'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { CLK 74190:inst35|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.114 ns) 4.781 ns 74190:inst35\|40~0 3 COMB LC_X48_Y18_N5 1 " "Info: 3: + IC(1.256 ns) + CELL(0.114 ns) = 4.781 ns; Loc. = LC_X48_Y18_N5; Fanout = 1; COMB Node = '74190:inst35\|40~0'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { 74190:inst35|48 74190:inst35|40~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.077 ns 74190:inst35\|58 4 COMB LC_X48_Y18_N6 5 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.077 ns; Loc. = LC_X48_Y18_N6; Fanout = 5; COMB Node = '74190:inst35\|58'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { 74190:inst35|40~0 74190:inst35|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.750 ns) + CELL(0.935 ns) 10.762 ns 74190:inst34\|48 5 REG LC_X47_Y17_N4 6 " "Info: 5: + IC(4.750 ns) + CELL(0.935 ns) = 10.762 ns; Loc. = LC_X47_Y17_N4; Fanout = 6; REG Node = '74190:inst34\|48'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "5.685 ns" { 74190:inst35|58 74190:inst34|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.442 ns) 11.712 ns inst47~0 6 COMB LC_X47_Y17_N0 1 " "Info: 6: + IC(0.508 ns) + CELL(0.442 ns) = 11.712 ns; Loc. = LC_X47_Y17_N0; Fanout = 1; COMB Node = 'inst47~0'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { 74190:inst34|48 inst47~0 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 12.254 ns inst47 7 COMB LC_X47_Y17_N3 5 " "Info: 7: + IC(0.428 ns) + CELL(0.114 ns) = 12.254 ns; Loc. = LC_X47_Y17_N3; Fanout = 5; COMB Node = 'inst47'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { inst47~0 inst47 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.374 ns) + CELL(0.711 ns) 17.339 ns 74160:inst21\|7 8 REG LC_X49_Y21_N6 10 " "Info: 8: + IC(4.374 ns) + CELL(0.711 ns) = 17.339 ns; Loc. = LC_X49_Y21_N6; Fanout = 10; REG Node = '74160:inst21\|7'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "5.085 ns" { inst47 74160:inst21|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.834 ns ( 27.88 % ) " "Info: Total cell delay = 4.834 ns ( 27.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.505 ns ( 72.12 % ) " "Info: Total interconnect delay = 12.505 ns ( 72.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "17.339 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|48 inst47~0 inst47 74160:inst21|7 } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "17.339 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|48 {} inst47~0 {} inst47 {} 74160:inst21|7 {} } { 0.000ns 0.000ns 1.007ns 1.256ns 0.182ns 4.750ns 0.508ns 0.428ns 4.374ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74160.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.311 ns + Longest register pin " "Info: + Longest register to pin delay is 9.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:inst21\|7 1 REG LC_X49_Y21_N6 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X49_Y21_N6; Fanout = 10; REG Node = '74160:inst21\|7'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:inst21|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.442 ns) 1.270 ns decoder:inst1\|Mux1~0 2 COMB LC_X49_Y21_N1 1 " "Info: 2: + IC(0.828 ns) + CELL(0.442 ns) = 1.270 ns; Loc. = LC_X49_Y21_N1; Fanout = 1; COMB Node = 'decoder:inst1\|Mux1~0'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { 74160:inst21|7 decoder:inst1|Mux1~0 } "NODE_NAME" } } { "24decoder.vhd" "" { Text "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/24decoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.917 ns) + CELL(2.124 ns) 9.311 ns Main_Yellow 3 PIN PIN_7 0 " "Info: 3: + IC(5.917 ns) + CELL(2.124 ns) = 9.311 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'Main_Yellow'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "8.041 ns" { decoder:inst1|Mux1~0 Main_Yellow } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4424 12400 12576 4440 "Main_Yellow" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.566 ns ( 27.56 % ) " "Info: Total cell delay = 2.566 ns ( 27.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.745 ns ( 72.44 % ) " "Info: Total interconnect delay = 6.745 ns ( 72.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "9.311 ns" { 74160:inst21|7 decoder:inst1|Mux1~0 Main_Yellow } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "9.311 ns" { 74160:inst21|7 {} decoder:inst1|Mux1~0 {} Main_Yellow {} } { 0.000ns 0.828ns 5.917ns } { 0.000ns 0.442ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "17.339 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|48 inst47~0 inst47 74160:inst21|7 } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "17.339 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|48 {} inst47~0 {} inst47 {} 74160:inst21|7 {} } { 0.000ns 0.000ns 1.007ns 1.256ns 0.182ns 4.750ns 0.508ns 0.428ns 4.374ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } } { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "9.311 ns" { 74160:inst21|7 decoder:inst1|Mux1~0 Main_Yellow } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "9.311 ns" { 74160:inst21|7 {} decoder:inst1|Mux1~0 {} Main_Yellow {} } { 0.000ns 0.828ns 5.917ns } { 0.000ns 0.442ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "delay:inst\|ram CLK CLK -3.958 ns register " "Info: th for register \"delay:inst\|ram\" (data pin = \"CLK\", clock pin = \"CLK\") is -3.958 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.188 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.711 ns) 3.188 ns delay:inst\|ram 2 REG LC_X44_Y17_N2 1 " "Info: 2: + IC(1.008 ns) + CELL(0.711 ns) = 3.188 ns; Loc. = LC_X44_Y17_N2; Fanout = 1; REG Node = 'delay:inst\|ram'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "delay.vhd" "" { Text "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.38 % ) " "Info: Total cell delay = 2.180 ns ( 68.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 31.62 % ) " "Info: Total interconnect delay = 1.008 ns ( 31.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { CLK {} CLK~out0 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.008ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "delay.vhd" "" { Text "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.161 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.590 ns) 3.698 ns 74190:inst37\|58 2 COMB LC_X46_Y17_N3 5 " "Info: 2: + IC(1.639 ns) + CELL(0.590 ns) = 3.698 ns; Loc. = LC_X46_Y17_N3; Fanout = 5; COMB Node = '74190:inst37\|58'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { CLK 74190:inst37|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "e:/program files/quantus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.590 ns) 4.998 ns inst47~1 3 COMB LC_X47_Y17_N2 1 " "Info: 3: + IC(0.710 ns) + CELL(0.590 ns) = 4.998 ns; Loc. = LC_X47_Y17_N2; Fanout = 1; COMB Node = 'inst47~1'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { 74190:inst37|58 inst47~1 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.292 ns) 5.749 ns inst47 4 COMB LC_X47_Y17_N3 5 " "Info: 4: + IC(0.459 ns) + CELL(0.292 ns) = 5.749 ns; Loc. = LC_X47_Y17_N3; Fanout = 5; COMB Node = 'inst47'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { inst47~1 inst47 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.309 ns) 7.161 ns delay:inst\|ram 5 REG LC_X44_Y17_N2 1 " "Info: 5: + IC(1.103 ns) + CELL(0.309 ns) = 7.161 ns; Loc. = LC_X44_Y17_N2; Fanout = 1; REG Node = 'delay:inst\|ram'" {  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { inst47 delay:inst|ram } "NODE_NAME" } } { "delay.vhd" "" { Text "C:/Users/Administrator/Documents/Tencent Files/1164090024/FileRecv/classdesign/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.250 ns ( 45.38 % ) " "Info: Total cell delay = 3.250 ns ( 45.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.911 ns ( 54.62 % ) " "Info: Total interconnect delay = 3.911 ns ( 54.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "7.161 ns" { CLK 74190:inst37|58 inst47~1 inst47 delay:inst|ram } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "7.161 ns" { CLK {} CLK~out0 {} 74190:inst37|58 {} inst47~1 {} inst47 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.639ns 0.710ns 0.459ns 1.103ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { CLK {} CLK~out0 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.008ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quantus/quartus/bin/TimingClosureFloorplan.fld" "" "7.161 ns" { CLK 74190:inst37|58 inst47~1 inst47 delay:inst|ram } "NODE_NAME" } } { "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program files/quantus/quartus/bin/Technology_Viewer.qrui" "7.161 ns" { CLK {} CLK~out0 {} 74190:inst37|58 {} inst47~1 {} inst47 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.639ns 0.710ns 0.459ns 1.103ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.292ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 09 23:19:49 2020 " "Info: Processing ended: Wed Sep 09 23:19:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
