// Seed: 585232629
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input uwire id_2,
    output wand id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    input wire id_7
);
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input wire id_2,
    input supply1 id_3,
    input wor id_4
    , id_27,
    output wor id_5,
    output tri0 id_6,
    output tri1 id_7,
    input tri1 id_8,
    input wire id_9,
    input wire id_10,
    input supply1 id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wor id_14,
    input wor id_15,
    input uwire id_16,
    input tri1 id_17,
    input tri id_18,
    input wor id_19,
    input tri1 id_20,
    input tri0 id_21,
    input uwire id_22,
    input tri1 id_23,
    input wand id_24,
    input supply1 id_25
);
  xor primCall (
      id_6,
      id_10,
      id_20,
      id_2,
      id_25,
      id_17,
      id_23,
      id_12,
      id_0,
      id_13,
      id_11,
      id_8,
      id_4,
      id_27,
      id_9,
      id_18,
      id_21,
      id_16
  );
  module_0 modCall_1 (
      id_5,
      id_11,
      id_25,
      id_1,
      id_5,
      id_19,
      id_16,
      id_14
  );
endmodule
