

================================================================
== Vitis HLS Report for 'softmax_7_Pipeline_VITIS_LOOP_82_2'
================================================================
* Date:           Thu Aug 29 18:13:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.174 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49|  0.490 us|  0.490 us|   49|   49|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_82_2  |       47|       47|        29|          1|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 32 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1303_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1303"   --->   Operation 33 'read' 'sext_ln1303_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1303_cast = sext i16 %sext_ln1303_read"   --->   Operation 34 'sext' 'sext_ln1303_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [vitis_test/nnet/core.cpp:82]   --->   Operation 38 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.75ns)   --->   "%icmp_ln82 = icmp_eq  i5 %i_1, i5 20" [vitis_test/nnet/core.cpp:82]   --->   Operation 40 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln82 = add i5 %i_1, i5 1" [vitis_test/nnet/core.cpp:82]   --->   Operation 42 'add' 'add_ln82' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.body5.split, void %for.end13.exitStub" [vitis_test/nnet/core.cpp:82]   --->   Operation 43 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i_1_cast = zext i5 %i_1" [vitis_test/nnet/core.cpp:82]   --->   Operation 44 'zext' 'i_1_cast' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i16 %input_r, i64 0, i64 %i_1_cast"   --->   Operation 45 'getelementptr' 'input_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.67ns)   --->   "%t = load i5 %input_addr"   --->   Operation 46 'load' 't' <Predicate = (!icmp_ln82)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln82 = store i5 %add_ln82, i5 %i" [vitis_test/nnet/core.cpp:82]   --->   Operation 47 'store' 'store_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 48 [1/2] (0.67ns)   --->   "%t = load i5 %input_addr"   --->   Operation 48 'load' 't' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %t, i8 0"   --->   Operation 49 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [28/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 50 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.49>
ST_3 : Operation 51 [27/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 51 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.49>
ST_4 : Operation 52 [26/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 52 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.49>
ST_5 : Operation 53 [25/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 53 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.49>
ST_6 : Operation 54 [24/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 54 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.49>
ST_7 : Operation 55 [23/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 55 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.49>
ST_8 : Operation 56 [22/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 56 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.49>
ST_9 : Operation 57 [21/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 57 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.49>
ST_10 : Operation 58 [20/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 58 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.49>
ST_11 : Operation 59 [19/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 59 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.49>
ST_12 : Operation 60 [18/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 60 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.49>
ST_13 : Operation 61 [17/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 61 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.49>
ST_14 : Operation 62 [16/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 62 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.49>
ST_15 : Operation 63 [15/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 63 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.49>
ST_16 : Operation 64 [14/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 64 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.49>
ST_17 : Operation 65 [13/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 65 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.49>
ST_18 : Operation 66 [12/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 66 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.49>
ST_19 : Operation 67 [11/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 67 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.49>
ST_20 : Operation 68 [10/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 68 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.49>
ST_21 : Operation 69 [9/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 69 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.49>
ST_22 : Operation 70 [8/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 70 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.49>
ST_23 : Operation 71 [7/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 71 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.49>
ST_24 : Operation 72 [6/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 72 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.49>
ST_25 : Operation 73 [5/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 73 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.49>
ST_26 : Operation 74 [4/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 74 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.49>
ST_27 : Operation 75 [3/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 75 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.49>
ST_28 : Operation 76 [2/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 76 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 83 'ret' 'ret_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 2.17>
ST_29 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [vitis_test/nnet/core.cpp:82]   --->   Operation 77 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 78 [1/28] (1.49ns)   --->   "%sdiv_ln1303 = sdiv i24 %t_1, i24 %sext_ln1303_cast"   --->   Operation 78 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i16 %sdiv_ln1303"   --->   Operation 79 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 80 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %i_1_cast" [vitis_test/nnet/core.cpp:83]   --->   Operation 80 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 81 [1/1] (0.67ns)   --->   "%store_ln83 = store i16 %trunc_ln813, i5 %output_r_addr" [vitis_test/nnet/core.cpp:83]   --->   Operation 81 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_29 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.body5" [vitis_test/nnet/core.cpp:82]   --->   Operation 82 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', vitis_test/nnet/core.cpp:82) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln82', vitis_test/nnet/core.cpp:82) [15]  (0.789 ns)
	'store' operation ('store_ln82', vitis_test/nnet/core.cpp:82) of variable 'add_ln82', vitis_test/nnet/core.cpp:82 on local variable 'i' [27]  (0.427 ns)

 <State 2>: 2.17ns
The critical path consists of the following:
	'load' operation ('t') on array 'input_r' [21]  (0.677 ns)
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 3>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 4>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 5>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 6>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 7>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 8>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 9>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 10>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 11>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 12>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 13>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 14>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 15>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 16>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 17>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 18>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 19>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 20>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 21>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 22>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 23>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 24>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 25>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 26>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 27>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 28>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)

 <State 29>: 2.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [23]  (1.5 ns)
	'store' operation ('store_ln83', vitis_test/nnet/core.cpp:83) of variable 'trunc_ln813' on array 'output_r' [26]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
