$date
	Thu Jul 17 00:42:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_subtractor_tb $end
$var wire 1 ! Borrow $end
$var wire 1 " Difference $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Bin $end
$scope module uut $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( Bin $end
$var wire 1 ! Borrow $end
$var wire 1 " Difference $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1!
1"
1%
1(
#20000
0%
0(
1$
1'
#30000
0"
1%
1(
#40000
0!
1"
0%
0(
0$
0'
1#
1&
#50000
0"
1%
1(
#60000
0%
0(
1$
1'
#70000
1!
1"
1%
1(
#80000
