Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jun  8 18:26:56 2025
| Host         : DESKTOP-BEQKE54 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_TX_timing_summary_routed.rpt -pb TOP_TX_timing_summary_routed.pb -rpx TOP_TX_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_TX
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.988        0.000                      0                  106        0.171        0.000                      0                  106        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.988        0.000                      0                  106        0.171        0.000                      0                  106        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_cnt_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.090ns (23.249%)  route 3.598ns (76.751%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.614     5.216    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y119        FDCE                                         r  uart_tx_inst/baud_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDCE (Prop_fdce_C_Q)         0.456     5.672 r  uart_tx_inst/baud_cnt_reg[29]/Q
                         net (fo=3, routed)           1.312     6.984    uart_tx_inst/baud_cnt_reg_n_0_[29]
    SLICE_X28Y116        LUT4 (Prop_lut4_I3_O)        0.149     7.133 r  uart_tx_inst/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.817     7.950    uart_tx_inst/FSM_sequential_state[1]_i_10_n_0
    SLICE_X30Y116        LUT4 (Prop_lut4_I1_O)        0.332     8.282 r  uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=7, routed)           0.905     9.187    uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X37Y115        LUT5 (Prop_lut5_I4_O)        0.153     9.340 r  uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.565     9.905    uart_tx_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X37Y115        FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.497    14.919    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X37Y115        FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X37Y115        FDCE (Setup_fdce_C_D)       -0.250    14.893    uart_tx_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.828ns (19.486%)  route 3.421ns (80.514%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.219    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X36Y115        FDCE                                         r  uart_tx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDCE (Prop_fdce_C_Q)         0.456     5.675 f  uart_tx_inst/baud_cnt_reg[0]/Q
                         net (fo=3, routed)           0.955     6.631    uart_tx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X28Y114        LUT4 (Prop_lut4_I1_O)        0.124     6.755 r  uart_tx_inst/FSM_sequential_state[1]_i_9/O
                         net (fo=2, routed)           0.650     7.405    uart_tx_inst/FSM_sequential_state[1]_i_9_n_0
    SLICE_X28Y116        LUT5 (Prop_lut5_I4_O)        0.124     7.529 r  uart_tx_inst/baud_cnt[31]_i_3/O
                         net (fo=31, routed)          1.816     9.345    uart_tx_inst/baud_cnt[31]_i_3_n_0
    SLICE_X30Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.469 r  uart_tx_inst/baud_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.469    uart_tx_inst/baud_cnt[16]_i_1_n_0
    SLICE_X30Y116        FDCE                                         r  uart_tx_inst/baud_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.497    14.919    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X30Y116        FDCE                                         r  uart_tx_inst/baud_cnt_reg[16]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X30Y116        FDCE (Setup_fdce_C_D)        0.077    15.220    uart_tx_inst/baud_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.064ns (25.906%)  route 3.043ns (74.094%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.223    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y113        FDCE                                         r  uart_tx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDCE (Prop_fdce_C_Q)         0.456     5.679 f  uart_tx_inst/baud_cnt_reg[1]/Q
                         net (fo=2, routed)           0.970     6.650    uart_tx_inst/baud_cnt_reg_n_0_[1]
    SLICE_X28Y117        LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.679     7.452    uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X28Y117        LUT5 (Prop_lut5_I4_O)        0.152     7.604 r  uart_tx_inst/baud_cnt[31]_i_5/O
                         net (fo=31, routed)          1.394     8.999    uart_tx_inst/baud_cnt[31]_i_5_n_0
    SLICE_X30Y119        LUT6 (Prop_lut6_I2_O)        0.332     9.331 r  uart_tx_inst/baud_cnt[31]_i_2/O
                         net (fo=1, routed)           0.000     9.331    uart_tx_inst/baud_cnt[31]_i_2_n_0
    SLICE_X30Y119        FDCE                                         r  uart_tx_inst/baud_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.493    14.915    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X30Y119        FDCE                                         r  uart_tx_inst/baud_cnt_reg[31]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X30Y119        FDCE (Setup_fdce_C_D)        0.079    15.218    uart_tx_inst/baud_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.802ns (22.258%)  route 2.801ns (77.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.616     5.218    clk_IBUF_BUFG
    SLICE_X34Y116        FDCE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        FDCE (Prop_fdce_C_Q)         0.478     5.696 r  tx_start_reg/Q
                         net (fo=3, routed)           0.796     6.493    uart_tx_inst/tx_start
    SLICE_X36Y115        LUT3 (Prop_lut3_I0_O)        0.324     6.817 r  uart_tx_inst/baud_cnt[31]_i_1/O
                         net (fo=32, routed)          2.005     8.821    uart_tx_inst/baud_cnt
    SLICE_X28Y116        FDCE                                         r  uart_tx_inst/baud_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.498    14.920    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y116        FDCE                                         r  uart_tx_inst/baud_cnt_reg[13]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X28Y116        FDCE (Setup_fdce_C_CE)      -0.408    14.736    uart_tx_inst/baud_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.802ns (22.258%)  route 2.801ns (77.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.616     5.218    clk_IBUF_BUFG
    SLICE_X34Y116        FDCE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        FDCE (Prop_fdce_C_Q)         0.478     5.696 r  tx_start_reg/Q
                         net (fo=3, routed)           0.796     6.493    uart_tx_inst/tx_start
    SLICE_X36Y115        LUT3 (Prop_lut3_I0_O)        0.324     6.817 r  uart_tx_inst/baud_cnt[31]_i_1/O
                         net (fo=32, routed)          2.005     8.821    uart_tx_inst/baud_cnt
    SLICE_X28Y116        FDCE                                         r  uart_tx_inst/baud_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.498    14.920    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y116        FDCE                                         r  uart_tx_inst/baud_cnt_reg[14]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X28Y116        FDCE (Setup_fdce_C_CE)      -0.408    14.736    uart_tx_inst/baud_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.802ns (22.258%)  route 2.801ns (77.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.616     5.218    clk_IBUF_BUFG
    SLICE_X34Y116        FDCE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        FDCE (Prop_fdce_C_Q)         0.478     5.696 r  tx_start_reg/Q
                         net (fo=3, routed)           0.796     6.493    uart_tx_inst/tx_start
    SLICE_X36Y115        LUT3 (Prop_lut3_I0_O)        0.324     6.817 r  uart_tx_inst/baud_cnt[31]_i_1/O
                         net (fo=32, routed)          2.005     8.821    uart_tx_inst/baud_cnt
    SLICE_X28Y116        FDCE                                         r  uart_tx_inst/baud_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.498    14.920    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y116        FDCE                                         r  uart_tx_inst/baud_cnt_reg[15]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X28Y116        FDCE (Setup_fdce_C_CE)      -0.408    14.736    uart_tx_inst/baud_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 2.433ns (60.104%)  route 1.615ns (39.896%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.223    clk_IBUF_BUFG
    SLICE_X31Y112        FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDCE (Prop_fdce_C_Q)         0.456     5.679 r  cnt_reg[1]/Q
                         net (fo=2, routed)           0.810     6.490    cnt_reg_n_0_[1]
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.146 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.146    cnt_reg[4]_i_2_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.260    cnt_reg[8]_i_2_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.374    cnt_reg[12]_i_2_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.488    cnt_reg[16]_i_2_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.602    cnt_reg[20]_i_2_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.716    cnt_reg[24]_i_2_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    cnt_reg[28]_i_2_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.164 r  cnt_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.805     8.968    data0[30]
    SLICE_X32Y118        LUT5 (Prop_lut5_I0_O)        0.303     9.271 r  cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     9.271    cnt[30]
    SLICE_X32Y118        FDCE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.494    14.916    clk_IBUF_BUFG
    SLICE_X32Y118        FDCE                                         r  cnt_reg[30]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X32Y118        FDCE (Setup_fdce_C_D)        0.031    15.188    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.820%)  route 3.149ns (79.180%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.219    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X36Y115        FDCE                                         r  uart_tx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDCE (Prop_fdce_C_Q)         0.456     5.675 f  uart_tx_inst/baud_cnt_reg[0]/Q
                         net (fo=3, routed)           0.955     6.631    uart_tx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X28Y114        LUT4 (Prop_lut4_I1_O)        0.124     6.755 r  uart_tx_inst/FSM_sequential_state[1]_i_9/O
                         net (fo=2, routed)           0.650     7.405    uart_tx_inst/FSM_sequential_state[1]_i_9_n_0
    SLICE_X28Y116        LUT5 (Prop_lut5_I4_O)        0.124     7.529 r  uart_tx_inst/baud_cnt[31]_i_3/O
                         net (fo=31, routed)          1.543     9.072    uart_tx_inst/baud_cnt[31]_i_3_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.196 r  uart_tx_inst/baud_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     9.196    uart_tx_inst/baud_cnt[28]_i_1_n_0
    SLICE_X28Y119        FDCE                                         r  uart_tx_inst/baud_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.494    14.916    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y119        FDCE                                         r  uart_tx_inst/baud_cnt_reg[28]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X28Y119        FDCE (Setup_fdce_C_D)        0.031    15.171    uart_tx_inst/baud_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.828ns (20.934%)  route 3.127ns (79.066%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.219    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X36Y115        FDCE                                         r  uart_tx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDCE (Prop_fdce_C_Q)         0.456     5.675 f  uart_tx_inst/baud_cnt_reg[0]/Q
                         net (fo=3, routed)           0.955     6.631    uart_tx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X28Y114        LUT4 (Prop_lut4_I1_O)        0.124     6.755 r  uart_tx_inst/FSM_sequential_state[1]_i_9/O
                         net (fo=2, routed)           0.650     7.405    uart_tx_inst/FSM_sequential_state[1]_i_9_n_0
    SLICE_X28Y116        LUT5 (Prop_lut5_I4_O)        0.124     7.529 r  uart_tx_inst/baud_cnt[31]_i_3/O
                         net (fo=31, routed)          1.522     9.050    uart_tx_inst/baud_cnt[31]_i_3_n_0
    SLICE_X28Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  uart_tx_inst/baud_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.174    uart_tx_inst/baud_cnt[21]_i_1_n_0
    SLICE_X28Y118        FDCE                                         r  uart_tx_inst/baud_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.495    14.917    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y118        FDCE                                         r  uart_tx_inst/baud_cnt_reg[21]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X28Y118        FDCE (Setup_fdce_C_D)        0.029    15.170    uart_tx_inst/baud_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.064ns (26.827%)  route 2.902ns (73.173%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.223    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y113        FDCE                                         r  uart_tx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDCE (Prop_fdce_C_Q)         0.456     5.679 f  uart_tx_inst/baud_cnt_reg[1]/Q
                         net (fo=2, routed)           0.970     6.650    uart_tx_inst/baud_cnt_reg_n_0_[1]
    SLICE_X28Y117        LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.679     7.452    uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X28Y117        LUT5 (Prop_lut5_I4_O)        0.152     7.604 r  uart_tx_inst/baud_cnt[31]_i_5/O
                         net (fo=31, routed)          1.253     8.857    uart_tx_inst/baud_cnt[31]_i_5_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I2_O)        0.332     9.189 r  uart_tx_inst/baud_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.189    uart_tx_inst/baud_cnt[5]_i_1_n_0
    SLICE_X28Y114        FDCE                                         r  uart_tx_inst/baud_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.500    14.922    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y114        FDCE                                         r  uart_tx_inst/baud_cnt_reg[5]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X28Y114        FDCE (Setup_fdce_C_D)        0.029    15.192    uart_tx_inst/baud_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  6.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 start_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_start_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X34Y116        FDCE                                         r  start_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        FDCE (Prop_fdce_C_Q)         0.164     1.642 r  start_pulse_reg/Q
                         net (fo=2, routed)           0.067     1.709    start_pulse_reg_n_0
    SLICE_X34Y116        FDCE                                         r  tx_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.828     1.993    clk_IBUF_BUFG
    SLICE_X34Y116        FDCE                                         r  tx_start_reg/C
                         clock pessimism             -0.514     1.478    
    SLICE_X34Y116        FDCE (Hold_fdce_C_D)         0.060     1.538    tx_start_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart_tx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.289%)  route 0.144ns (43.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.559     1.478    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X37Y116        FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  uart_tx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.144     1.764    uart_tx_inst/state__0[0]
    SLICE_X36Y116        LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  uart_tx_inst/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    uart_tx_inst/bit_cnt[0]_i_1_n_0
    SLICE_X36Y116        FDCE                                         r  uart_tx_inst/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.828     1.993    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X36Y116        FDCE                                         r  uart_tx_inst/bit_cnt_reg[0]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X36Y116        FDCE (Hold_fdce_C_D)         0.091     1.582    uart_tx_inst/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 start_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X34Y116        FDCE                                         r  start_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        FDCE (Prop_fdce_C_Q)         0.164     1.642 r  start_pulse_reg/Q
                         net (fo=2, routed)           0.174     1.816    uart_tx_inst/start_pulse_reg_0
    SLICE_X34Y116        LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  uart_tx_inst/start_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.861    uart_tx_inst_n_5
    SLICE_X34Y116        FDCE                                         r  start_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.828     1.993    clk_IBUF_BUFG
    SLICE_X34Y116        FDCE                                         r  start_pulse_reg/C
                         clock pessimism             -0.514     1.478    
    SLICE_X34Y116        FDCE (Hold_fdce_C_D)         0.120     1.598    start_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.560     1.479    clk_IBUF_BUFG
    SLICE_X31Y116        FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.141     1.620 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.183     1.803    cnt_reg_n_0_[0]
    SLICE_X31Y116        LUT5 (Prop_lut5_I0_O)        0.045     1.848 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    cnt[0]
    SLICE_X31Y116        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X31Y116        FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X31Y116        FDCE (Hold_fdce_C_D)         0.091     1.570    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 uart_tx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.560     1.479    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X36Y115        FDCE                                         r  uart_tx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDCE (Prop_fdce_C_Q)         0.141     1.620 f  uart_tx_inst/baud_cnt_reg[0]/Q
                         net (fo=3, routed)           0.185     1.805    uart_tx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X36Y115        LUT3 (Prop_lut3_I2_O)        0.045     1.850 r  uart_tx_inst/baud_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    uart_tx_inst/baud_cnt[0]_i_1_n_0
    SLICE_X36Y115        FDCE                                         r  uart_tx_inst/baud_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.829     1.994    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X36Y115        FDCE                                         r  uart_tx_inst/baud_cnt_reg[0]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X36Y115        FDCE (Hold_fdce_C_D)         0.091     1.570    uart_tx_inst/baud_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 uart_tx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.559     1.478    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X37Y116        FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  uart_tx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.204     1.823    uart_tx_inst/state__0[0]
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  uart_tx_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    uart_tx_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X37Y116        FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.828     1.993    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X37Y116        FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X37Y116        FDCE (Hold_fdce_C_D)         0.091     1.569    uart_tx_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 uart_tx_inst/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.444%)  route 0.242ns (56.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.559     1.478    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X37Y116        FDCE                                         r  uart_tx_inst/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  uart_tx_inst/bit_cnt_reg[1]/Q
                         net (fo=5, routed)           0.242     1.862    uart_tx_inst/bit_cnt_reg_n_0_[1]
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.045     1.907 r  uart_tx_inst/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    uart_tx_inst/bit_cnt[1]_i_1_n_0
    SLICE_X37Y116        FDCE                                         r  uart_tx_inst/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.828     1.993    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X37Y116        FDCE                                         r  uart_tx_inst/bit_cnt_reg[1]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X37Y116        FDCE (Hold_fdce_C_D)         0.092     1.570    uart_tx_inst/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 uart_tx_inst/word_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/word_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.885%)  route 0.248ns (57.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.559     1.478    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X36Y116        FDCE                                         r  uart_tx_inst/word_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  uart_tx_inst/word_cnt_reg[0]/Q
                         net (fo=5, routed)           0.248     1.867    uart_tx_inst/word_cnt_reg_n_0_[0]
    SLICE_X36Y116        LUT6 (Prop_lut6_I5_O)        0.045     1.912 r  uart_tx_inst/word_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.912    uart_tx_inst/word_cnt[0]_i_1_n_0
    SLICE_X36Y116        FDCE                                         r  uart_tx_inst/word_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.828     1.993    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X36Y116        FDCE                                         r  uart_tx_inst/word_cnt_reg[0]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y116        FDCE (Hold_fdce_C_D)         0.092     1.570    uart_tx_inst/word_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 uart_tx_inst/word_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/word_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.271%)  route 0.265ns (58.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.559     1.478    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X36Y116        FDCE                                         r  uart_tx_inst/word_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  uart_tx_inst/word_cnt_reg[1]/Q
                         net (fo=5, routed)           0.265     1.884    uart_tx_inst/word_cnt_reg_n_0_[1]
    SLICE_X36Y116        LUT6 (Prop_lut6_I5_O)        0.045     1.929 r  uart_tx_inst/word_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.929    uart_tx_inst/word_cnt[1]_i_1_n_0
    SLICE_X36Y116        FDCE                                         r  uart_tx_inst/word_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.828     1.993    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X36Y116        FDCE                                         r  uart_tx_inst/word_cnt_reg[1]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y116        FDCE (Hold_fdce_C_D)         0.092     1.570    uart_tx_inst/word_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.295%)  route 0.303ns (56.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.561     1.480    clk_IBUF_BUFG
    SLICE_X32Y114        FDCE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDCE (Prop_fdce_C_Q)         0.141     1.621 f  cnt_reg[16]/Q
                         net (fo=2, routed)           0.134     1.755    uart_tx_inst/Q[16]
    SLICE_X32Y114        LUT5 (Prop_lut5_I0_O)        0.045     1.800 r  uart_tx_inst/cnt[31]_i_4/O
                         net (fo=33, routed)          0.169     1.969    uart_tx_inst_n_1
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.045     2.014 r  cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     2.014    cnt[13]
    SLICE_X34Y114        FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X34Y114        FDCE                                         r  cnt_reg[13]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X34Y114        FDCE (Hold_fdce_C_D)         0.120     1.635    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.379    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y116   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y113   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y113   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y113   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y114   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y114   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y114   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y114   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y115   cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y116   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y116   cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y113   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y113   cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y113   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y113   cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y113   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y113   cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y114   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y114   cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y116   cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y116   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y113   cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y113   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y113   cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y113   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y113   cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y113   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y114   cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y114   cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/data_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.761ns  (logic 4.011ns (51.688%)  route 3.749ns (48.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.611     5.213    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X36Y120        FDPE                                         r  uart_tx_inst/data_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDPE (Prop_fdpe_C_Q)         0.456     5.669 r  uart_tx_inst/data_tx_reg/Q
                         net (fo=1, routed)           3.749     9.419    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    12.974 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.974    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/data_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.397ns (50.942%)  route 1.345ns (49.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.555     1.474    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X36Y120        FDPE                                         r  uart_tx_inst/data_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  uart_tx_inst/data_tx_reg/Q
                         net (fo=1, routed)           1.345     2.961    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.217 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.217    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/data_tx_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.194ns  (logic 1.491ns (28.715%)  route 3.702ns (71.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.702     5.194    uart_tx_inst/rst_IBUF
    SLICE_X36Y120        FDPE                                         f  uart_tx_inst/data_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.492     4.914    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X36Y120        FDPE                                         r  uart_tx_inst/data_tx_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.044ns  (logic 1.491ns (29.570%)  route 3.552ns (70.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.552     5.044    rst_IBUF
    SLICE_X32Y112        FDCE                                         f  cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.500     4.922    clk_IBUF_BUFG
    SLICE_X32Y112        FDCE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.044ns  (logic 1.491ns (29.570%)  route 3.552ns (70.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.552     5.044    rst_IBUF
    SLICE_X32Y112        FDCE                                         f  cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.500     4.922    clk_IBUF_BUFG
    SLICE_X32Y112        FDCE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.044ns  (logic 1.491ns (29.570%)  route 3.552ns (70.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.552     5.044    rst_IBUF
    SLICE_X32Y112        FDCE                                         f  cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.500     4.922    clk_IBUF_BUFG
    SLICE_X32Y112        FDCE                                         r  cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.044ns  (logic 1.491ns (29.570%)  route 3.552ns (70.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.552     5.044    rst_IBUF
    SLICE_X32Y112        FDCE                                         f  cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.500     4.922    clk_IBUF_BUFG
    SLICE_X32Y112        FDCE                                         r  cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.028ns  (logic 1.491ns (29.658%)  route 3.537ns (70.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.537     5.028    rst_IBUF
    SLICE_X34Y112        FDCE                                         f  cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.499     4.921    clk_IBUF_BUFG
    SLICE_X34Y112        FDCE                                         r  cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 1.491ns (30.513%)  route 3.396ns (69.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.396     4.888    rst_IBUF
    SLICE_X34Y113        FDCE                                         f  cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.498     4.920    clk_IBUF_BUFG
    SLICE_X34Y113        FDCE                                         r  cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 1.491ns (30.513%)  route 3.396ns (69.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.396     4.888    rst_IBUF
    SLICE_X34Y113        FDCE                                         f  cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.498     4.920    clk_IBUF_BUFG
    SLICE_X34Y113        FDCE                                         r  cnt_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_cnt_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.849ns  (logic 1.491ns (30.754%)  route 3.358ns (69.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.358     4.849    uart_tx_inst/rst_IBUF
    SLICE_X30Y119        FDCE                                         f  uart_tx_inst/baud_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.493     4.915    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X30Y119        FDCE                                         r  uart_tx_inst/baud_cnt_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_cnt_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.849ns  (logic 1.491ns (30.754%)  route 3.358ns (69.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.358     4.849    uart_tx_inst/rst_IBUF
    SLICE_X30Y119        FDCE                                         f  uart_tx_inst/baud_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.493     4.915    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X30Y119        FDCE                                         r  uart_tx_inst/baud_cnt_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_cnt_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.259ns (22.746%)  route 0.880ns (77.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.880     1.139    uart_tx_inst/rst_IBUF
    SLICE_X28Y119        FDCE                                         f  uart_tx_inst/baud_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.826     1.991    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y119        FDCE                                         r  uart_tx_inst/baud_cnt_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_cnt_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.259ns (22.746%)  route 0.880ns (77.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.880     1.139    uart_tx_inst/rst_IBUF
    SLICE_X28Y119        FDCE                                         f  uart_tx_inst/baud_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.826     1.991    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y119        FDCE                                         r  uart_tx_inst/baud_cnt_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_cnt_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.259ns (22.746%)  route 0.880ns (77.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.880     1.139    uart_tx_inst/rst_IBUF
    SLICE_X28Y119        FDCE                                         f  uart_tx_inst/baud_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.826     1.991    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y119        FDCE                                         r  uart_tx_inst/baud_cnt_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_cnt_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.259ns (22.746%)  route 0.880ns (77.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.880     1.139    uart_tx_inst/rst_IBUF
    SLICE_X28Y119        FDCE                                         f  uart_tx_inst/baud_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.826     1.991    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y119        FDCE                                         r  uart_tx_inst/baud_cnt_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_cnt_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.259ns (21.364%)  route 0.954ns (78.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.954     1.213    uart_tx_inst/rst_IBUF
    SLICE_X28Y118        FDCE                                         f  uart_tx_inst/baud_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.827     1.992    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y118        FDCE                                         r  uart_tx_inst/baud_cnt_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_cnt_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.259ns (21.364%)  route 0.954ns (78.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.954     1.213    uart_tx_inst/rst_IBUF
    SLICE_X28Y118        FDCE                                         f  uart_tx_inst/baud_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.827     1.992    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y118        FDCE                                         r  uart_tx_inst/baud_cnt_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_cnt_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.259ns (21.364%)  route 0.954ns (78.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.954     1.213    uart_tx_inst/rst_IBUF
    SLICE_X28Y118        FDCE                                         f  uart_tx_inst/baud_cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.827     1.992    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y118        FDCE                                         r  uart_tx_inst/baud_cnt_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_cnt_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.259ns (21.364%)  route 0.954ns (78.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.954     1.213    uart_tx_inst/rst_IBUF
    SLICE_X28Y118        FDCE                                         f  uart_tx_inst/baud_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.827     1.992    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y118        FDCE                                         r  uart_tx_inst/baud_cnt_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_cnt_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.259ns (20.297%)  route 1.017ns (79.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=74, routed)          1.017     1.276    uart_tx_inst/rst_IBUF
    SLICE_X28Y117        FDCE                                         f  uart_tx_inst/baud_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.827     1.993    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y117        FDCE                                         r  uart_tx_inst/baud_cnt_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.259ns (19.472%)  route 1.071ns (80.528%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=74, routed)          1.071     1.330    uart_tx_inst/rst_IBUF
    SLICE_X28Y115        FDCE                                         f  uart_tx_inst/baud_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.830     1.995    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y115        FDCE                                         r  uart_tx_inst/baud_cnt_reg[10]/C





