INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/ADC_Test.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/ADC_Test.srcs/sources_1/ip/adc_fifo/sim/adc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/ADC_Test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/ADC_Test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/adc_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_cdc
INFO: [VRFC 10-2458] undeclared symbol full, assumed default net type wire [C:/Users/xtjac/Documents/ADC_Test/rtl/adc_cdc.sv:27]
INFO: [VRFC 10-2458] undeclared symbol empty, assumed default net type wire [C:/Users/xtjac/Documents/ADC_Test/rtl/adc_cdc.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/eth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth
INFO: [VRFC 10-2458] undeclared symbol ETH_PHYRST_N, assumed default net type wire [C:/Users/xtjac/Documents/ADC_Test/rtl/eth/eth.sv:141]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/readController2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module readController2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/rstBridge.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rstBridge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/udp_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/eth/udp_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/widthConverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module widthConverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xtjac/Documents/ADC_Test/rtl/writeController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeController
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xtjac/Documents/ADC_Test/sim/bufferTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bufferTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xtjac/Documents/ADC_Test/ADC_Test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
