{ 
    "memspec": {
      "memoryId": "JEDEC_1GB_256Mb_WIDEIO_SDR-200_128bit",
      "memoryType": "WIDEIO_SDR",
      "memarchitecturespec": {
         "width": 128,
         "nbrOfBanks": 4,
         "nbrOfRanks": 1,
         "nbrOfColumns": 128,
         "nbrOfRows": 2048,
         "dataRate": 1,
         "burstLength": 4,
         "nbrOfChannels": 4
        },
      "memtimingspec": {
         "AC": 1,
         "CCD_R": 2,
         "CCD_W": 1,
         "CKE": 3,
         "CKESR": 3,
         "DQSCK": 1,
         "RAS": 9,
         "RC": 12,
         "RCD": 4,
         "REFI": 3120,
         "RFC": 18,
         "RL": 3,
         "RP": 4,
         "RRD": 2,
         "TAW": 10,
         "WL": 1,
         "WR": 3,
         "WTR": 3,
         "XP": 2,
         "XSR": 20,
         "RTRS": 1,
         "clkMhz": 200
      },
      "mempowerspec": {
          "idd01": 5.88,
          "idd02": 21.18,
          "idd2p1": 0.05,
          "idd2p2": 0.17,
          "idd2n1": 0.13,  
          "idd2n2": 4.04,
          "idd3p1": 0.25,
          "idd3p2": 1.49,
          "idd3n1": 0.52,
          "idd3n2": 6.55,
          "idd4r1": 1.41,
          "idd4r2": 85.73,
          "idd4w1": 1.42,
          "idd4w2": 60.79,
          "idd51": 14.43,
          "idd52": 48.17,
          "idd61": 0.07,
          "idd62": 0.27,
          "vdd1": 1.8,
          "vdd2": 1.2,
          "capacitance": 0.0,
          "ioPower": 0.0,
          "wrOdtPower": 0.0,
          "termRdPower": 0.0,
          "termWrPower": 0.0
      }
   }
}
