#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PFs\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PFs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PFs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PFs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PFs\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\PFs\iverilog\lib\ivl\v2009.vpi";
S_000002c667a7bae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002c66792a690 .scope module, "processor" "processor" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
L_000002c66797c828 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v000002c667923660_0 .net/2u *"_ivl_0", 15 0, L_000002c66797c828;  1 drivers
o000002c66792ffe8 .functor BUFZ 1, C4<z>; HiZ drive
v000002c6679233e0_0 .net "clk", 0 0, o000002c66792ffe8;  0 drivers
v000002c6679235c0_0 .net "ip_val", 15 0, v000002c6678f2760_0;  1 drivers
L_000002c667923200 .arith/sum 16, v000002c6678f2760_0, L_000002c66797c828;
S_000002c66792a820 .scope module, "IP" "register" 3 11, 4 3 0, S_000002c66792a690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "in";
    .port_info 2 /OUTPUT 16 "val";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "clear";
o000002c66792ffb8 .functor BUFZ 1, C4<z>; HiZ drive
v000002c66792a9b0_0 .net "clear", 0 0, o000002c66792ffb8;  0 drivers
v000002c66792d020_0 .net "clk", 0 0, o000002c66792ffe8;  alias, 0 drivers
v000002c66792aa50_0 .net "in", 15 0, L_000002c667923200;  1 drivers
v000002c6678f2760_0 .var "rval", 15 0;
v000002c6678f2800_0 .net "val", 15 0, v000002c6678f2760_0;  alias, 1 drivers
L_000002c66797c870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002c6678f28a0_0 .net "write", 0 0, L_000002c66797c870;  1 drivers
E_000002c667917510 .event posedge, v000002c66792d020_0;
E_000002c667916b10 .event anyedge, v000002c66792a9b0_0;
S_000002c6678f2940 .scope module, "alu" "ALU" 3 10, 5 3 0, S_000002c66792a690;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "op";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Output";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /INPUT 1 "clk";
o000002c6679301c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002c6678f2ad0_0 .net "A", 15 0, o000002c6679301c8;  0 drivers
o000002c6679301f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002c6678f2b70_0 .net "B", 15 0, o000002c6679301f8;  0 drivers
v000002c6679228f0_0 .var "Output", 15 0;
v000002c667922990_0 .var "RNG_out", 15 0;
o000002c667930288 .functor BUFZ 1, C4<z>; HiZ drive
v000002c667923340_0 .net "clk", 0 0, o000002c667930288;  0 drivers
o000002c6679302b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000002c667923160_0 .net "op", 2 0, o000002c6679302b8;  0 drivers
v000002c6679238e0_0 .var "zero", 0 0;
E_000002c667916b50/0 .event negedge, v000002c667923340_0;
E_000002c667916b50/1 .event posedge, v000002c667923340_0;
E_000002c667916b50 .event/or E_000002c667916b50/0, E_000002c667916b50/1;
    .scope S_000002c6678f2940;
T_0 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000002c667922990_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_000002c6678f2940;
T_1 ;
    %wait E_000002c667916b50;
    %load/vec4 v000002c667923160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v000002c6678f2ad0_0;
    %load/vec4 v000002c6678f2b70_0;
    %add;
    %store/vec4 v000002c6679228f0_0, 0, 16;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v000002c6678f2ad0_0;
    %load/vec4 v000002c6678f2b70_0;
    %sub;
    %store/vec4 v000002c6679228f0_0, 0, 16;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v000002c6678f2ad0_0;
    %load/vec4 v000002c6678f2b70_0;
    %and;
    %store/vec4 v000002c6679228f0_0, 0, 16;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v000002c6678f2ad0_0;
    %load/vec4 v000002c6678f2b70_0;
    %or;
    %store/vec4 v000002c6679228f0_0, 0, 16;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v000002c6678f2ad0_0;
    %load/vec4 v000002c6678f2b70_0;
    %mul;
    %store/vec4 v000002c6679228f0_0, 0, 16;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v000002c6678f2ad0_0;
    %load/vec4 v000002c6678f2b70_0;
    %mod;
    %store/vec4 v000002c6679228f0_0, 0, 16;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v000002c6678f2ad0_0;
    %load/vec4 v000002c6678f2b70_0;
    %xor;
    %store/vec4 v000002c6679228f0_0, 0, 16;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000002c667922990_0;
    %addi 1, 0, 16;
    %store/vec4 v000002c667922990_0, 0, 16;
    %load/vec4 v000002c667922990_0;
    %load/vec4 v000002c667922990_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %xor;
    %store/vec4 v000002c667922990_0, 0, 16;
    %load/vec4 v000002c667922990_0;
    %load/vec4 v000002c667922990_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %store/vec4 v000002c667922990_0, 0, 16;
    %load/vec4 v000002c667922990_0;
    %load/vec4 v000002c667922990_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %xor;
    %store/vec4 v000002c667922990_0, 0, 16;
    %load/vec4 v000002c6678f2ad0_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_1.9, 4;
    %load/vec4 v000002c667922990_0;
    %assign/vec4 v000002c6679228f0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v000002c667922990_0;
    %load/vec4 v000002c6678f2ad0_0;
    %mod;
    %assign/vec4 v000002c6679228f0_0, 0;
T_1.10 ;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v000002c6679228f0_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c6679238e0_0, 0, 1;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c6679238e0_0, 0, 1;
T_1.12 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002c66792a820;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002c6678f2760_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_000002c66792a820;
T_3 ;
    %wait E_000002c667916b10;
    %load/vec4 v000002c66792a9b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002c6678f2760_0, 0, 16;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002c66792a820;
T_4 ;
    %wait E_000002c667917510;
    %load/vec4 v000002c6678f28a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000002c66792aa50_0;
    %store/vec4 v000002c6678f2760_0, 0, 16;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "processor.v";
    "./register.v";
    "./alu.v";
