$date
	Sun Oct 23 10:10:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#148780
b10100 !
1"
#148782
b10100 &
b10100 %
1$
#148783
0"
#148786
b1010 &
b1010 %
#148790
b101 &
b101 %
#148794
b10000 &
b10000 %
#148798
b1000 &
b1000 %
#148802
b100 &
b100 %
#148806
b10 &
b10 %
#148810
b1 &
b1 %
1#
#148814
b0 &
0#
b0 %
0$
#1151187
b10001 !
1"
#1151190
b10001 &
b10001 %
1$
#1151191
0"
#1151194
b110100 &
b110100 %
#1151198
b11010 &
b11010 %
#1151202
b1101 &
b1101 %
#1151206
b101000 &
b101000 %
#1151210
b10100 &
b10100 %
#1151214
b1010 &
b1010 %
#1151218
b101 &
b101 %
#1151222
b10000 &
b10000 %
#1151226
b1000 &
b1000 %
#1151230
b100 &
b100 %
#1151234
b10 &
b10 %
#1151238
b1 &
1#
b1 %
#1151242
b0 &
b0 %
0#
0$
#2157918
b10001 &
b10001 %
1$
1"
#2157919
0"
#2157922
b110100 &
b110100 %
#2157926
b11010 &
b11010 %
#2157930
b1101 &
b1101 %
#2157934
b101000 &
b101000 %
#2157938
b10100 &
b10100 %
#2157942
b1010 &
b1010 %
#2157946
b101 &
b101 %
#2157950
b10000 &
b10000 %
#2157954
b1000 &
b1000 %
#2157958
b100 &
b100 %
#2157962
b10 &
b10 %
#2157966
b1 &
1#
b1 %
#2157970
b0 &
b0 %
0#
0$
#4500012
