
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -302.43

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -20.92

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.92

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.56   17.92   36.00   36.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.92    0.01   36.02 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.64    8.86    7.30   43.32 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.86    0.01   43.33 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.33   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.33   data arrival time
-----------------------------------------------------------------------------
                                 34.94   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.58   28.63   42.16   42.16 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 28.63    0.08   42.23 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.82   77.75   69.30  111.53 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 77.75    0.06  111.60 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.03   18.59   42.43  154.03 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.59    0.02  154.04 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.70    8.77   21.77  175.81 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.77    0.01  175.82 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.68   11.33   19.98  195.80 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.33    0.15  195.95 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.36   20.39  216.34 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.36    0.02  216.36 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.13   11.16   24.22  240.58 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.16    0.02  240.60 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.89    9.41   28.31  268.91 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.41    0.01  268.92 ^ resp_msg[13] (out)
                                268.92   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.92   data arrival time
-----------------------------------------------------------------------------
                                -20.92   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.58   28.63   42.16   42.16 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 28.63    0.08   42.23 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.82   77.75   69.30  111.53 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 77.75    0.06  111.60 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.03   18.59   42.43  154.03 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.59    0.02  154.04 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.70    8.77   21.77  175.81 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.77    0.01  175.82 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.68   11.33   19.98  195.80 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.33    0.15  195.95 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.36   20.39  216.34 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.36    0.02  216.36 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.13   11.16   24.22  240.58 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.16    0.02  240.60 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.89    9.41   28.31  268.91 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.41    0.01  268.92 ^ resp_msg[13] (out)
                                268.92   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.92   data arrival time
-----------------------------------------------------------------------------
                                -20.92   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
229.1163330078125

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7160

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.551937103271484

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8052

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.08   42.08 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.91  108.99 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.87  146.86 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.88  164.74 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.53  185.27 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.58  205.86 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.46  223.32 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.81  250.13 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.10  276.23 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.28  286.50 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.64  312.14 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  312.15 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.15   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.93  299.07   library setup time
         299.07   data required time
---------------------------------------------------------
         299.07   data required time
        -312.15   data arrival time
---------------------------------------------------------
         -13.08   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.00   36.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.32   43.32 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.33 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.33   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.33   data arrival time
---------------------------------------------------------
          34.94   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.9223

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.9223

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.780054

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.31e-05   5.34e-09   2.34e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.1%      31.9%       0.0%
