
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.063940                       # Number of seconds simulated
sim_ticks                                2063940426500                       # Number of ticks simulated
final_tick                               2063940426500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 290849                       # Simulator instruction rate (inst/s)
host_op_rate                                   509750                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1200590303                       # Simulator tick rate (ticks/s)
host_mem_usage                                 600732                       # Number of bytes of host memory used
host_seconds                                  1719.10                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           46720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       336758912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336805632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        46720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     41770592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41770592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10523716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10525176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1305331                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1305331                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              22636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          163163097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             163185733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         22636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            22636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20238274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20238274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20238274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             22636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         163163097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            183424007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10525176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1305331                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10525176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1305331                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              672488960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1122304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75919040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336805632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41770592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  17536                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                119069                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            670287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            648761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            651401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            691234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            645706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            643095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            667809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            639773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            645436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            644334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           648110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           655096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           664803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           668375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           659361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           664059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             77112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             68832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74921                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2063922648500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10525176                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1305331                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10507638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  71689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  72028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  72025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  72025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  72132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  72068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  72024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6057855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.543399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.092884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   119.872867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2249997     37.14%     37.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3575683     59.03%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        93321      1.54%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        23503      0.39%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12835      0.21%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10468      0.17%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11079      0.18%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9728      0.16%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71241      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6057855                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        72024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     145.890231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.768506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    221.286989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         66462     92.28%     92.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         5121      7.11%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          243      0.34%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          103      0.14%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           36      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           31      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           13      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         72024                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        72024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.469996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.449502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.838708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            54428     75.57%     75.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1447      2.01%     77.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16043     22.27%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              106      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         72024                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 245711503750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            442729753750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                52538200000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23384.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42134.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       325.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    163.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5137346                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  498674                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     174457.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              21672520380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11519217765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             37542591240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3153840480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         156333684000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         130835452740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4887560160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    627445172850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     76192200480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      53685042015                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1123290738810                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            544.245716                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1764231661000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5425682000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   66223724000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 189846888500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 198416603500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  228051497750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1375976030750                       # Time in different power states
system.mem_ctrls_1.actEnergy              21580564320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11470341960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             37481958360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3038306220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         156779298000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         130889064660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5103471840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    624634374030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     77451372000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      54812611035                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1123267289265                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            544.234350                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1763549494000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5645001500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   66418524000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 192046629000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 201696996250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  228322253500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1369811022250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2063940426500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4127880853                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4127880853                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          17406374                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.452987                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           276403427                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17408422                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.877569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1628882500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.452987                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999733                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999733                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          716                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1085                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          238                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         311220271                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        311220271                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    205050239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       205050239                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71353188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71353188                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     276403427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        276403427                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    276403427                       # number of overall hits
system.cpu.dcache.overall_hits::total       276403427                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     16283051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16283051                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1125371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1125371                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     17408422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17408422                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     17408422                       # number of overall misses
system.cpu.dcache.overall_misses::total      17408422                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1044512107500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1044512107500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  50004965000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50004965000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1094517072500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1094517072500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1094517072500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1094517072500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.073568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.073568                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015527                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.059250                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.059250                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.059250                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.059250                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64147.198673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64147.198673                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44434.204365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44434.204365                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62872.848125                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62872.848125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62872.848125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62872.848125                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4316057                       # number of writebacks
system.cpu.dcache.writebacks::total           4316057                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     16283051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16283051                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1125371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1125371                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     17408422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17408422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     17408422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17408422                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1028229056500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1028229056500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  48879594000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  48879594000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1077108650500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1077108650500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1077108650500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1077108650500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.073568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.073568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.059250                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059250                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.059250                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059250                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63147.198673                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63147.198673                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43434.204365                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43434.204365                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61872.848125                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61872.848125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61872.848125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61872.848125                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1300405                       # number of replacements
system.cpu.icache.tags.tagsinuse           454.953009                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           676017079                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1300865                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            519.667359                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   454.953009                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.888580                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.888580                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         678618809                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        678618809                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    676017079                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       676017079                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     676017079                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        676017079                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    676017079                       # number of overall hits
system.cpu.icache.overall_hits::total       676017079                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1300865                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1300865                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1300865                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1300865                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1300865                       # number of overall misses
system.cpu.icache.overall_misses::total       1300865                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  17033471500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17033471500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  17033471500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17033471500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  17033471500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17033471500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001921                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001921                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001921                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001921                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001921                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001921                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13093.957866                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13093.957866                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13093.957866                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13093.957866                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13093.957866                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13093.957866                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1300405                       # number of writebacks
system.cpu.icache.writebacks::total           1300405                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1300865                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1300865                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1300865                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1300865                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1300865                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1300865                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  15732606500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15732606500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  15732606500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15732606500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  15732606500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15732606500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001921                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001921                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001921                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001921                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001921                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001921                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12093.957866                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12093.957866                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12093.957866                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12093.957866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12093.957866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12093.957866                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  10702610                       # number of replacements
system.l2.tags.tagsinuse                 32625.756676                       # Cycle average of tags in use
system.l2.tags.total_refs                    26080191                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10735378                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.429369                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               24611827000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      525.735292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          5.979018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32094.042365                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.016044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.979432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995659                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          557                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4420                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9023                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  48151444                       # Number of tag accesses
system.l2.tags.data_accesses                 48151444                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4316057                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4316057                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1300405                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1300405                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             671601                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                671601                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1299405                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1299405                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        6213105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6213105                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1299405                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               6884706                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8184111                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1299405                       # number of overall hits
system.l2.overall_hits::cpu.data              6884706                       # number of overall hits
system.l2.overall_hits::total                 8184111                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           453770                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              453770                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1460                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1460                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data     10069946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10069946                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1460                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10523716                       # number of demand (read+write) misses
system.l2.demand_misses::total               10525176                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1460                       # number of overall misses
system.l2.overall_misses::cpu.data           10523716                       # number of overall misses
system.l2.overall_misses::total              10525176                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  40139727000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   40139727000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    137556500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    137556500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 938566820500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 938566820500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     137556500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  978706547500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     978844104000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    137556500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 978706547500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    978844104000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4316057                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4316057                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1300405                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1300405                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1125371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1125371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1300865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1300865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     16283051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16283051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1300865                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          17408422                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18709287                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1300865                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         17408422                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18709287                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.403218                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.403218                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.001122                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001122                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.618431                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.618431                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001122                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.604519                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.562564                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001122                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.604519                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.562564                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 88458.309276                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88458.309276                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 94216.780822                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94216.780822                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93204.752091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93204.752091                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 94216.780822                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 93000.091175                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93000.259948                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 94216.780822                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 93000.091175                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93000.259948                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1305331                       # number of writebacks
system.l2.writebacks::total                   1305331                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       600497                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        600497                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       453770                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         453770                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1460                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1460                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data     10069946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10069946                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10523716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10525176                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10523716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10525176                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  35602027000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35602027000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    122956500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    122956500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 837867360500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 837867360500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    122956500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 873469387500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 873592344000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    122956500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 873469387500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 873592344000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.403218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.403218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001122                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001122                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.618431                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.618431                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.604519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.562564                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.604519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.562564                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 78458.309276                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78458.309276                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 84216.780822                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84216.780822                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83204.752091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83204.752091                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 84216.780822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83000.091175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83000.259948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 84216.780822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83000.091175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83000.259948                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      21017115                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     10491939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10071406                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1305331                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9186608                       # Transaction distribution
system.membus.trans_dist::ReadExReq            453770                       # Transaction distribution
system.membus.trans_dist::ReadExResp           453770                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10071406                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31542291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31542291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31542291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    378576224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    378576224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               378576224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10525176                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10525176    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10525176                       # Request fanout histogram
system.membus.reqLayer2.occupancy         23640534000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36330988250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     37416066                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     18706779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         811168                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       811168                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2063940426500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          17583916                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5621388                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1300405                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        22487596                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1125371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1125371                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1300865                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16283051                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3902135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     52223218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              56125353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     83240640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    695183328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              778423968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10702610                       # Total snoops (count)
system.tol2bus.snoopTraffic                  41770592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         29411897                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027580                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.163765                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28600729     97.24%     97.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 811168      2.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           29411897                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21516264000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1300865000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17408422000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
