.TH "Peripheral_Registers_Bits_Definition" 3 "Version 1.0.0" "Radar" \" -*- nroff -*-
.ad l
.nh
.SH NAME
Peripheral_Registers_Bits_Definition \- Peripheral_Registers_Bits_Definition
.SH SYNOPSIS
.br
.PP
.SS "Modules"

.in +1c
.ti -1c
.RI "\fBExported_macros\fP"
.br
.in -1c
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBADC_ISR_ADRDY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_ADRDY_Msk\fP   (0x1UL << \fBADC_ISR_ADRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_ADRDY\fP   \fBADC_ISR_ADRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOSMP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOSMP_Msk\fP   (0x1UL << \fBADC_ISR_EOSMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOSMP\fP   \fBADC_ISR_EOSMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOC_Msk\fP   (0x1UL << \fBADC_ISR_EOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOC\fP   \fBADC_ISR_EOC_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOS_Msk\fP   (0x1UL << \fBADC_ISR_EOS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOS\fP   \fBADC_ISR_EOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_OVR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_OVR_Msk\fP   (0x1UL << \fBADC_ISR_OVR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_OVR\fP   \fBADC_ISR_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD1_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD1_Msk\fP   (0x1UL << \fBADC_ISR_AWD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD1\fP   \fBADC_ISR_AWD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD2_Msk\fP   (0x1UL << \fBADC_ISR_AWD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD2\fP   \fBADC_ISR_AWD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD3_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD3_Msk\fP   (0x1UL << \fBADC_ISR_AWD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD3\fP   \fBADC_ISR_AWD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOCAL_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOCAL_Msk\fP   (0x1UL << \fBADC_ISR_EOCAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOCAL\fP   \fBADC_ISR_EOCAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_CCRDY_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_CCRDY_Msk\fP   (0x1UL << \fBADC_ISR_CCRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_CCRDY\fP   \fBADC_ISR_CCRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOSEQ\fP   (\fBADC_ISR_EOS\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_ADRDYIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_IER_ADRDYIE_Msk\fP   (0x1UL << \fBADC_IER_ADRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_ADRDYIE\fP   \fBADC_IER_ADRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_EOSMPIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOSMPIE_Msk\fP   (0x1UL << \fBADC_IER_EOSMPIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOSMPIE\fP   \fBADC_IER_EOSMPIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_EOCIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOCIE_Msk\fP   (0x1UL << \fBADC_IER_EOCIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOCIE\fP   \fBADC_IER_EOCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_EOSIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOSIE_Msk\fP   (0x1UL << \fBADC_IER_EOSIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOSIE\fP   \fBADC_IER_EOSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_OVRIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_IER_OVRIE_Msk\fP   (0x1UL << \fBADC_IER_OVRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_OVRIE\fP   \fBADC_IER_OVRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD1IE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD1IE_Msk\fP   (0x1UL << \fBADC_IER_AWD1IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD1IE\fP   \fBADC_IER_AWD1IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD2IE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD2IE_Msk\fP   (0x1UL << \fBADC_IER_AWD2IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD2IE\fP   \fBADC_IER_AWD2IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD3IE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD3IE_Msk\fP   (0x1UL << \fBADC_IER_AWD3IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD3IE\fP   \fBADC_IER_AWD3IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_EOCALIE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOCALIE_Msk\fP   (0x1UL << \fBADC_IER_EOCALIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOCALIE\fP   \fBADC_IER_EOCALIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_CCRDYIE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_IER_CCRDYIE_Msk\fP   (0x1UL << \fBADC_IER_CCRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_CCRDYIE\fP   \fBADC_IER_CCRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_EOSEQIE\fP   (\fBADC_IER_EOSIE\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADEN_Msk\fP   (0x1UL << \fBADC_CR_ADEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADEN\fP   \fBADC_CR_ADEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR_ADDIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADDIS_Msk\fP   (0x1UL << \fBADC_CR_ADDIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADDIS\fP   \fBADC_CR_ADDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR_ADSTART_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADSTART_Msk\fP   (0x1UL << \fBADC_CR_ADSTART_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADSTART\fP   \fBADC_CR_ADSTART_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR_ADSTP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADSTP_Msk\fP   (0x1UL << \fBADC_CR_ADSTP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADSTP\fP   \fBADC_CR_ADSTP_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR_ADVREGEN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADVREGEN_Msk\fP   (0x1UL << \fBADC_CR_ADVREGEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADVREGEN\fP   \fBADC_CR_ADVREGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR_ADCAL_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADCAL_Msk\fP   (0x1UL << \fBADC_CR_ADCAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADCAL\fP   \fBADC_CR_ADCAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DMAEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DMAEN_Msk\fP   (0x1UL << \fBADC_CFGR1_DMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DMAEN\fP   \fBADC_CFGR1_DMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DMACFG_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DMACFG_Msk\fP   (0x1UL << \fBADC_CFGR1_DMACFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DMACFG\fP   \fBADC_CFGR1_DMACFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_SCANDIR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_SCANDIR_Msk\fP   (0x1UL << \fBADC_CFGR1_SCANDIR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_SCANDIR\fP   \fBADC_CFGR1_SCANDIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_RES_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_RES_Msk\fP   (0x3UL << \fBADC_CFGR1_RES_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_RES\fP   \fBADC_CFGR1_RES_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_RES_0\fP   (0x1U << \fBADC_CFGR1_RES_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_RES_1\fP   (0x2U << \fBADC_CFGR1_RES_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_ALIGN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_ALIGN_Msk\fP   (0x1UL << \fBADC_CFGR1_ALIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_ALIGN\fP   \fBADC_CFGR1_ALIGN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTSEL_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTSEL_Msk\fP   (0x7UL << \fBADC_CFGR1_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTSEL\fP   \fBADC_CFGR1_EXTSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTSEL_0\fP   (0x1UL << \fBADC_CFGR1_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTSEL_1\fP   (0x2UL << \fBADC_CFGR1_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTSEL_2\fP   (0x4UL << \fBADC_CFGR1_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTEN_Msk\fP   (0x3UL << \fBADC_CFGR1_EXTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTEN\fP   \fBADC_CFGR1_EXTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTEN_0\fP   (0x1UL << \fBADC_CFGR1_EXTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTEN_1\fP   (0x2UL << \fBADC_CFGR1_EXTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_OVRMOD_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_OVRMOD_Msk\fP   (0x1UL << \fBADC_CFGR1_OVRMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_OVRMOD\fP   \fBADC_CFGR1_OVRMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_CONT_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_CONT_Msk\fP   (0x1UL << \fBADC_CFGR1_CONT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_CONT\fP   \fBADC_CFGR1_CONT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_WAIT_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_WAIT_Msk\fP   (0x1UL << \fBADC_CFGR1_WAIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_WAIT\fP   \fBADC_CFGR1_WAIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AUTOFF_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AUTOFF_Msk\fP   (0x1UL << \fBADC_CFGR1_AUTOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AUTOFF\fP   \fBADC_CFGR1_AUTOFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DISCEN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DISCEN_Msk\fP   (0x1UL << \fBADC_CFGR1_DISCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DISCEN\fP   \fBADC_CFGR1_DISCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_CHSELRMOD_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_CHSELRMOD_Msk\fP   (0x1UL << \fBADC_CFGR1_CHSELRMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_CHSELRMOD\fP   \fBADC_CFGR1_CHSELRMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1SGL_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1SGL_Msk\fP   (0x1UL << \fBADC_CFGR1_AWD1SGL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1SGL\fP   \fBADC_CFGR1_AWD1SGL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1EN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1EN_Msk\fP   (0x1UL << \fBADC_CFGR1_AWD1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1EN\fP   \fBADC_CFGR1_AWD1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH_Msk\fP   (0x1FUL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH\fP   \fBADC_CFGR1_AWD1CH_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH_0\fP   (0x01UL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH_1\fP   (0x02UL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH_2\fP   (0x04UL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH_3\fP   (0x08UL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH_4\fP   (0x10UL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AUTDLY\fP   (\fBADC_CFGR1_WAIT\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSE_Msk\fP   (0x1UL << \fBADC_CFGR2_OVSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSE\fP   \fBADC_CFGR2_OVSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSR_Msk\fP   (0x7UL << \fBADC_CFGR2_OVSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSR\fP   \fBADC_CFGR2_OVSR_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSR_0\fP   (0x1UL << \fBADC_CFGR2_OVSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSR_1\fP   (0x2UL << \fBADC_CFGR2_OVSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSR_2\fP   (0x4UL << \fBADC_CFGR2_OVSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSS_Msk\fP   (0xFUL << \fBADC_CFGR2_OVSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSS\fP   \fBADC_CFGR2_OVSS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSS_0\fP   (0x1UL << \fBADC_CFGR2_OVSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSS_1\fP   (0x2UL << \fBADC_CFGR2_OVSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSS_2\fP   (0x4UL << \fBADC_CFGR2_OVSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSS_3\fP   (0x8UL << \fBADC_CFGR2_OVSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_TOVS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_TOVS_Msk\fP   (0x1UL << \fBADC_CFGR2_TOVS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_TOVS\fP   \fBADC_CFGR2_TOVS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_LFTRIG_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_LFTRIG_Msk\fP   (0x1UL << \fBADC_CFGR2_LFTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_LFTRIG\fP   \fBADC_CFGR2_LFTRIG_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_CKMODE_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_CKMODE_Msk\fP   (0x3UL << \fBADC_CFGR2_CKMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_CKMODE\fP   \fBADC_CFGR2_CKMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_CKMODE_1\fP   (0x2UL << \fBADC_CFGR2_CKMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_CKMODE_0\fP   (0x1UL << \fBADC_CFGR2_CKMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP1_Msk\fP   (0x7UL << \fBADC_SMPR_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP1\fP   \fBADC_SMPR_SMP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP1_0\fP   (0x1UL << \fBADC_SMPR_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP1_1\fP   (0x2UL << \fBADC_SMPR_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP1_2\fP   (0x4UL << \fBADC_SMPR_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP2_Msk\fP   (0x7UL << \fBADC_SMPR_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP2\fP   \fBADC_SMPR_SMP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP2_0\fP   (0x1UL << \fBADC_SMPR_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP2_1\fP   (0x2UL << \fBADC_SMPR_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP2_2\fP   (0x4UL << \fBADC_SMPR_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL_Msk\fP   (0x7FFFFUL << \fBADC_SMPR_SMPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL\fP   \fBADC_SMPR_SMPSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL0_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL0_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL0\fP   \fBADC_SMPR_SMPSEL0_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL1_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL1_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL1\fP   \fBADC_SMPR_SMPSEL1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL2_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL2_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL2\fP   \fBADC_SMPR_SMPSEL2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL3_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL3_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL3\fP   \fBADC_SMPR_SMPSEL3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL4_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL4\fP   \fBADC_SMPR_SMPSEL4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL5_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL5_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL5\fP   \fBADC_SMPR_SMPSEL5_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL6_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL6_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL6\fP   \fBADC_SMPR_SMPSEL6_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL7_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL7_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL7\fP   \fBADC_SMPR_SMPSEL7_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL8_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL8_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL8\fP   \fBADC_SMPR_SMPSEL8_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL9_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL9_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL9\fP   \fBADC_SMPR_SMPSEL9_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL10_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL10_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL10\fP   \fBADC_SMPR_SMPSEL10_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL11_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL11_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL11\fP   \fBADC_SMPR_SMPSEL11_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL12_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL12_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL12\fP   \fBADC_SMPR_SMPSEL12_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL13_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL13_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL13\fP   \fBADC_SMPR_SMPSEL13_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL14_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL14_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL14\fP   \fBADC_SMPR_SMPSEL14_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL15_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL15_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL15\fP   \fBADC_SMPR_SMPSEL15_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL16_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL16_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL16\fP   \fBADC_SMPR_SMPSEL16_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL17_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL17_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL17\fP   \fBADC_SMPR_SMPSEL17_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL18_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL18_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL18\fP   \fBADC_SMPR_SMPSEL18_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_Msk\fP   (0xFFFUL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1\fP   \fBADC_AWD1TR_LT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_0\fP   (0x001UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_1\fP   (0x002UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_2\fP   (0x004UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_3\fP   (0x008UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_4\fP   (0x010UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_5\fP   (0x020UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_6\fP   (0x040UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_7\fP   (0x080UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_8\fP   (0x100UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_9\fP   (0x200UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_10\fP   (0x400UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_11\fP   (0x800UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_Msk\fP   (0xFFFUL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1\fP   \fBADC_AWD1TR_HT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_0\fP   (0x001UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_1\fP   (0x002UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_2\fP   (0x004UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_3\fP   (0x008UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_4\fP   (0x010UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_5\fP   (0x020UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_6\fP   (0x040UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_7\fP   (0x080UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_8\fP   (0x100UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_9\fP   (0x200UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_10\fP   (0x400UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_11\fP   (0x800UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1\fP   \fBADC_AWD1TR_LT1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_0\fP   \fBADC_AWD1TR_LT1_0\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_1\fP   \fBADC_AWD1TR_LT1_1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_2\fP   \fBADC_AWD1TR_LT1_2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_3\fP   \fBADC_AWD1TR_LT1_3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_4\fP   \fBADC_AWD1TR_LT1_4\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_5\fP   \fBADC_AWD1TR_LT1_5\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_6\fP   \fBADC_AWD1TR_LT1_6\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_7\fP   \fBADC_AWD1TR_LT1_7\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_8\fP   \fBADC_AWD1TR_LT1_8\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_9\fP   \fBADC_AWD1TR_LT1_9\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_10\fP   \fBADC_AWD1TR_LT1_10\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_11\fP   \fBADC_AWD1TR_LT1_11\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1\fP   \fBADC_AWD1TR_HT1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_0\fP   \fBADC_AWD1TR_HT1_0\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_1\fP   \fBADC_AWD1TR_HT1_1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_2\fP   \fBADC_AWD1TR_HT1_2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_3\fP   \fBADC_AWD1TR_HT1_3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_4\fP   \fBADC_AWD1TR_HT1_4\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_5\fP   \fBADC_AWD1TR_HT1_5\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_6\fP   \fBADC_AWD1TR_HT1_6\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_7\fP   \fBADC_AWD1TR_HT1_7\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_8\fP   \fBADC_AWD1TR_HT1_8\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_9\fP   \fBADC_AWD1TR_HT1_9\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_10\fP   \fBADC_AWD1TR_HT1_10\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_11\fP   \fBADC_AWD1TR_HT1_11\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_Msk\fP   (0xFFFUL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2\fP   \fBADC_AWD2TR_LT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_0\fP   (0x001UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_1\fP   (0x002UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_2\fP   (0x004UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_3\fP   (0x008UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_4\fP   (0x010UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_5\fP   (0x020UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_6\fP   (0x040UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_7\fP   (0x080UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_8\fP   (0x100UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_9\fP   (0x200UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_10\fP   (0x400UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_11\fP   (0x800UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_Msk\fP   (0xFFFUL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2\fP   \fBADC_AWD2TR_HT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_0\fP   (0x001UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_1\fP   (0x002UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_2\fP   (0x004UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_3\fP   (0x008UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_4\fP   (0x010UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_5\fP   (0x020UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_6\fP   (0x040UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_7\fP   (0x080UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_8\fP   (0x100UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_9\fP   (0x200UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_10\fP   (0x400UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_11\fP   (0x800UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2\fP   \fBADC_AWD2TR_LT2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_0\fP   \fBADC_AWD2TR_LT2_0\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_1\fP   \fBADC_AWD2TR_LT2_1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_2\fP   \fBADC_AWD2TR_LT2_2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_3\fP   \fBADC_AWD2TR_LT2_3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_4\fP   \fBADC_AWD2TR_LT2_4\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_5\fP   \fBADC_AWD2TR_LT2_5\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_6\fP   \fBADC_AWD2TR_LT2_6\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_7\fP   \fBADC_AWD2TR_LT2_7\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_8\fP   \fBADC_AWD2TR_LT2_8\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_9\fP   \fBADC_AWD2TR_LT2_9\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_10\fP   \fBADC_AWD2TR_LT2_10\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_11\fP   \fBADC_AWD2TR_LT2_11\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2\fP   \fBADC_AWD2TR_HT2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_0\fP   \fBADC_AWD2TR_HT2_0\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_1\fP   \fBADC_AWD2TR_HT2_1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_2\fP   \fBADC_AWD2TR_HT2_2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_3\fP   \fBADC_AWD2TR_HT2_3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_4\fP   \fBADC_AWD2TR_HT2_4\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_5\fP   \fBADC_AWD2TR_HT2_5\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_6\fP   \fBADC_AWD2TR_HT2_6\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_7\fP   \fBADC_AWD2TR_HT2_7\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_8\fP   \fBADC_AWD2TR_HT2_8\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_9\fP   \fBADC_AWD2TR_HT2_9\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_10\fP   \fBADC_AWD2TR_HT2_10\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_11\fP   \fBADC_AWD2TR_HT2_11\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL_Msk\fP   (0x7FFFFUL << \fBADC_CHSELR_CHSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL\fP   \fBADC_CHSELR_CHSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL18_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL18\fP   \fBADC_CHSELR_CHSEL18_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL17_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL17\fP   \fBADC_CHSELR_CHSEL17_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL16_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL16\fP   \fBADC_CHSELR_CHSEL16_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL15_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL15\fP   \fBADC_CHSELR_CHSEL15_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL14_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL14\fP   \fBADC_CHSELR_CHSEL14_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL13_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL13\fP   \fBADC_CHSELR_CHSEL13_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL12_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL12\fP   \fBADC_CHSELR_CHSEL12_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL11_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL11\fP   \fBADC_CHSELR_CHSEL11_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL10_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL10\fP   \fBADC_CHSELR_CHSEL10_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL9_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL9\fP   \fBADC_CHSELR_CHSEL9_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL8_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL8\fP   \fBADC_CHSELR_CHSEL8_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL7_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL7\fP   \fBADC_CHSELR_CHSEL7_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL6_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL6\fP   \fBADC_CHSELR_CHSEL6_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL5_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL5\fP   \fBADC_CHSELR_CHSEL5_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL4_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL4\fP   \fBADC_CHSELR_CHSEL4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL3_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL3\fP   \fBADC_CHSELR_CHSEL3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL2_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL2\fP   \fBADC_CHSELR_CHSEL2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL1_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL1\fP   \fBADC_CHSELR_CHSEL1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL0_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL0\fP   \fBADC_CHSELR_CHSEL0_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ_ALL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ_ALL_Msk\fP   (0xFFFFFFFFUL << \fBADC_CHSELR_SQ_ALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ_ALL\fP   \fBADC_CHSELR_SQ_ALL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ8_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ8_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ8\fP   \fBADC_CHSELR_SQ8_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ8_0\fP   (0x1UL << \fBADC_CHSELR_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ8_1\fP   (0x2UL << \fBADC_CHSELR_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ8_2\fP   (0x4UL << \fBADC_CHSELR_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ8_3\fP   (0x8UL << \fBADC_CHSELR_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ7_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ7\fP   \fBADC_CHSELR_SQ7_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ7_0\fP   (0x1UL << \fBADC_CHSELR_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ7_1\fP   (0x2UL << \fBADC_CHSELR_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ7_2\fP   (0x4UL << \fBADC_CHSELR_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ7_3\fP   (0x8UL << \fBADC_CHSELR_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ6_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ6\fP   \fBADC_CHSELR_SQ6_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ6_0\fP   (0x1UL << \fBADC_CHSELR_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ6_1\fP   (0x2UL << \fBADC_CHSELR_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ6_2\fP   (0x4UL << \fBADC_CHSELR_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ6_3\fP   (0x8UL << \fBADC_CHSELR_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ5_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ5_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ5\fP   \fBADC_CHSELR_SQ5_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ5_0\fP   (0x1UL << \fBADC_CHSELR_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ5_1\fP   (0x2UL << \fBADC_CHSELR_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ5_2\fP   (0x4UL << \fBADC_CHSELR_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ5_3\fP   (0x8UL << \fBADC_CHSELR_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ4_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ4\fP   \fBADC_CHSELR_SQ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ4_0\fP   (0x1UL << \fBADC_CHSELR_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ4_1\fP   (0x2UL << \fBADC_CHSELR_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ4_2\fP   (0x4UL << \fBADC_CHSELR_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ4_3\fP   (0x8UL << \fBADC_CHSELR_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ3_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ3_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ3\fP   \fBADC_CHSELR_SQ3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ3_0\fP   (0x1UL << \fBADC_CHSELR_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ3_1\fP   (0x2UL << \fBADC_CHSELR_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ3_2\fP   (0x4UL << \fBADC_CHSELR_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ3_3\fP   (0x8UL << \fBADC_CHSELR_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ2_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ2\fP   \fBADC_CHSELR_SQ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ2_0\fP   (0x1UL << \fBADC_CHSELR_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ2_1\fP   (0x2UL << \fBADC_CHSELR_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ2_2\fP   (0x4UL << \fBADC_CHSELR_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ2_3\fP   (0x8UL << \fBADC_CHSELR_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ1_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ1\fP   \fBADC_CHSELR_SQ1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ1_0\fP   (0x1UL << \fBADC_CHSELR_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ1_1\fP   (0x2UL << \fBADC_CHSELR_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ1_2\fP   (0x4UL << \fBADC_CHSELR_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ1_3\fP   (0x8UL << \fBADC_CHSELR_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_Msk\fP   (0xFFFUL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3\fP   \fBADC_AWD3TR_LT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_0\fP   (0x001UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_1\fP   (0x002UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_2\fP   (0x004UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_3\fP   (0x008UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_4\fP   (0x010UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_5\fP   (0x020UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_6\fP   (0x040UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_7\fP   (0x080UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_8\fP   (0x100UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_9\fP   (0x200UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_10\fP   (0x400UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_11\fP   (0x800UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_Msk\fP   (0xFFFUL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3\fP   \fBADC_AWD3TR_HT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_0\fP   (0x001UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_1\fP   (0x002UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_2\fP   (0x004UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_3\fP   (0x008UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_4\fP   (0x010UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_5\fP   (0x020UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_6\fP   (0x040UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_7\fP   (0x080UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_8\fP   (0x100UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_9\fP   (0x200UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_10\fP   (0x400UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_11\fP   (0x800UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3\fP   \fBADC_AWD3TR_LT3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_0\fP   \fBADC_AWD3TR_LT3_0\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_1\fP   \fBADC_AWD3TR_LT3_1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_2\fP   \fBADC_AWD3TR_LT3_2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_3\fP   \fBADC_AWD3TR_LT3_3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_4\fP   \fBADC_AWD3TR_LT3_4\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_5\fP   \fBADC_AWD3TR_LT3_5\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_6\fP   \fBADC_AWD3TR_LT3_6\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_7\fP   \fBADC_AWD3TR_LT3_7\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_8\fP   \fBADC_AWD3TR_LT3_8\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_9\fP   \fBADC_AWD3TR_LT3_9\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_10\fP   \fBADC_AWD3TR_LT3_10\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_11\fP   \fBADC_AWD3TR_LT3_11\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3\fP   \fBADC_AWD3TR_HT3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_0\fP   \fBADC_AWD3TR_HT3_0\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_1\fP   \fBADC_AWD3TR_HT3_1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_2\fP   \fBADC_AWD3TR_HT3_2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_3\fP   \fBADC_AWD3TR_HT3_3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_4\fP   \fBADC_AWD3TR_HT3_4\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_5\fP   \fBADC_AWD3TR_HT3_5\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_6\fP   \fBADC_AWD3TR_HT3_6\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_7\fP   \fBADC_AWD3TR_HT3_7\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_8\fP   \fBADC_AWD3TR_HT3_8\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_9\fP   \fBADC_AWD3TR_HT3_9\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_10\fP   \fBADC_AWD3TR_HT3_10\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_11\fP   \fBADC_AWD3TR_HT3_11\fP"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_Msk\fP   (0xFFFFUL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA\fP   \fBADC_DR_DATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_0\fP   (0x0001UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_1\fP   (0x0002UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_2\fP   (0x0004UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_3\fP   (0x0008UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_4\fP   (0x0010UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_5\fP   (0x0020UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_6\fP   (0x0040UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_7\fP   (0x0080UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_8\fP   (0x0100UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_9\fP   (0x0200UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_10\fP   (0x0400UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_11\fP   (0x0800UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_12\fP   (0x1000UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_13\fP   (0x2000UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_14\fP   (0x4000UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_15\fP   (0x8000UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_Msk\fP   (0x7FFFFUL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH\fP   \fBADC_AWD2CR_AWD2CH_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_0\fP   (0x00001UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_1\fP   (0x00002UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_2\fP   (0x00004UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_3\fP   (0x00008UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_4\fP   (0x00010UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_5\fP   (0x00020UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_6\fP   (0x00040UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_7\fP   (0x00080UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_8\fP   (0x00100UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_9\fP   (0x00200UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_10\fP   (0x00400UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_11\fP   (0x00800UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_12\fP   (0x01000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_13\fP   (0x02000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_14\fP   (0x04000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_15\fP   (0x08000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_16\fP   (0x10000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_17\fP   (0x20000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_18\fP   (0x40000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_Msk\fP   (0x7FFFFUL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH\fP   \fBADC_AWD3CR_AWD3CH_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_0\fP   (0x00001UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_1\fP   (0x00002UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_2\fP   (0x00004UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_3\fP   (0x00008UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_4\fP   (0x00010UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_5\fP   (0x00020UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_6\fP   (0x00040UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_7\fP   (0x00080UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_8\fP   (0x00100UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_9\fP   (0x00200UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_10\fP   (0x00400UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_11\fP   (0x00800UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_12\fP   (0x01000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_13\fP   (0x02000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_14\fP   (0x04000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_15\fP   (0x08000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_16\fP   (0x10000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_17\fP   (0x20000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_18\fP   (0x40000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_Msk\fP   (0x7FUL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT\fP   \fBADC_CALFACT_CALFACT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_0\fP   (0x01UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_1\fP   (0x02UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_2\fP   (0x04UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_3\fP   (0x08UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_4\fP   (0x10UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_5\fP   (0x20UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_6\fP   (0x40UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_PRESC_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_PRESC_Msk\fP   (0xFUL << \fBADC_CCR_PRESC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_PRESC\fP   \fBADC_CCR_PRESC_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_PRESC_0\fP   (0x1UL << \fBADC_CCR_PRESC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_PRESC_1\fP   (0x2UL << \fBADC_CCR_PRESC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_PRESC_2\fP   (0x4UL << \fBADC_CCR_PRESC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_PRESC_3\fP   (0x8UL << \fBADC_CCR_PRESC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VREFEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VREFEN_Msk\fP   (0x1UL << \fBADC_CCR_VREFEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VREFEN\fP   \fBADC_CCR_VREFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_TSEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_TSEN_Msk\fP   (0x1UL << \fBADC_CCR_TSEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_TSEN\fP   \fBADC_CCR_TSEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_VBATEN_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VBATEN_Msk\fP   (0x1UL << \fBADC_CCR_VBATEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VBATEN\fP   \fBADC_CCR_VBATEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_LFMEN_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_LFMEN_Msk\fP   (0x1UL << \fBADC_CCR_LFMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_LFMEN\fP   \fBADC_CCR_LFMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR_Msk\fP   (0xFFFFFFFFUL << \fBCRC_DR_DR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR\fP   \fBCRC_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR_Msk\fP   (0xFFFFFFFFUL << \fBCRC_IDR_IDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR\fP   \fBCRC_IDR_IDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET_Msk\fP   (0x1UL << \fBCRC_CR_RESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET\fP   \fBCRC_CR_RESET_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_CR_POLYSIZE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCRC_CR_POLYSIZE_Msk\fP   (0x3UL << \fBCRC_CR_POLYSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_POLYSIZE\fP   \fBCRC_CR_POLYSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_CR_POLYSIZE_0\fP   (0x1UL << \fBCRC_CR_POLYSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_POLYSIZE_1\fP   (0x2UL << \fBCRC_CR_POLYSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_IN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_IN_Msk\fP   (0x3UL << \fBCRC_CR_REV_IN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_IN\fP   \fBCRC_CR_REV_IN_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_IN_0\fP   (0x1UL << \fBCRC_CR_REV_IN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_IN_1\fP   (0x2UL << \fBCRC_CR_REV_IN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_OUT_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_OUT_Msk\fP   (0x1UL << \fBCRC_CR_REV_OUT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_OUT\fP   \fBCRC_CR_REV_OUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_INIT_INIT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_INIT_INIT_Msk\fP   (0xFFFFFFFFUL << \fBCRC_INIT_INIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_INIT_INIT\fP   \fBCRC_INIT_INIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_POL_POL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_POL_POL_Msk\fP   (0xFFFFFFFFUL << \fBCRC_POL_POL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_POL_POL\fP   \fBCRC_POL_POL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF1_Msk\fP   (0x1UL << \fBDMA_ISR_GIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF1\fP   \fBDMA_ISR_GIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF1_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF1\fP   \fBDMA_ISR_TCIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF1_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF1\fP   \fBDMA_ISR_HTIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF1_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF1\fP   \fBDMA_ISR_TEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF2_Msk\fP   (0x1UL << \fBDMA_ISR_GIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF2\fP   \fBDMA_ISR_GIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF2_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF2\fP   \fBDMA_ISR_TCIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF2_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF2_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF2\fP   \fBDMA_ISR_HTIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF2_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF2_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF2\fP   \fBDMA_ISR_TEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF3_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF3_Msk\fP   (0x1UL << \fBDMA_ISR_GIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF3\fP   \fBDMA_ISR_GIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF3_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF3_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF3\fP   \fBDMA_ISR_TCIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF3_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF3\fP   \fBDMA_ISR_HTIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF3_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF3_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF3\fP   \fBDMA_ISR_TEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF4_Msk\fP   (0x1UL << \fBDMA_ISR_GIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF4\fP   \fBDMA_ISR_GIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF4_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF4_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF4\fP   \fBDMA_ISR_TCIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF4_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF4_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF4\fP   \fBDMA_ISR_HTIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF4_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF4\fP   \fBDMA_ISR_TEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF5_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF5_Msk\fP   (0x1UL << \fBDMA_ISR_GIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF5\fP   \fBDMA_ISR_GIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF5_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF5_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF5\fP   \fBDMA_ISR_TCIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF5_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF5_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF5\fP   \fBDMA_ISR_HTIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF5_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF5_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF5\fP   \fBDMA_ISR_TEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF6_Msk\fP   (0x1UL << \fBDMA_ISR_GIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF6\fP   \fBDMA_ISR_GIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF6_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF6_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF6\fP   \fBDMA_ISR_TCIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF6_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF6_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF6\fP   \fBDMA_ISR_HTIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF6_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF6_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF6\fP   \fBDMA_ISR_TEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF7_Msk\fP   (0x1UL << \fBDMA_ISR_GIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF7\fP   \fBDMA_ISR_GIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF7_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF7_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF7\fP   \fBDMA_ISR_TCIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF7_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF7_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF7\fP   \fBDMA_ISR_HTIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF7_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF7_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF7\fP   \fBDMA_ISR_TEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF1\fP   \fBDMA_IFCR_CGIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF1\fP   \fBDMA_IFCR_CTCIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF1\fP   \fBDMA_IFCR_CHTIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF1\fP   \fBDMA_IFCR_CTEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF2\fP   \fBDMA_IFCR_CGIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF2\fP   \fBDMA_IFCR_CTCIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF2_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF2\fP   \fBDMA_IFCR_CHTIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF2_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF2\fP   \fBDMA_IFCR_CTEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF3_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF3\fP   \fBDMA_IFCR_CGIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF3_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF3\fP   \fBDMA_IFCR_CTCIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF3\fP   \fBDMA_IFCR_CHTIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF3_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF3\fP   \fBDMA_IFCR_CTEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF4\fP   \fBDMA_IFCR_CGIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF4_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF4\fP   \fBDMA_IFCR_CTCIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF4_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF4\fP   \fBDMA_IFCR_CHTIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF4\fP   \fBDMA_IFCR_CTEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF5_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF5\fP   \fBDMA_IFCR_CGIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF5_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF5\fP   \fBDMA_IFCR_CTCIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF5_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF5\fP   \fBDMA_IFCR_CHTIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF5_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF5\fP   \fBDMA_IFCR_CTEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF6\fP   \fBDMA_IFCR_CGIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF6_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF6\fP   \fBDMA_IFCR_CTCIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF6_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF6\fP   \fBDMA_IFCR_CHTIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF6_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF6\fP   \fBDMA_IFCR_CTEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF7\fP   \fBDMA_IFCR_CGIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF7_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF7\fP   \fBDMA_IFCR_CTCIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF7_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF7\fP   \fBDMA_IFCR_CHTIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF7_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF7\fP   \fBDMA_IFCR_CTEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_EN_Msk\fP   (0x1UL << \fBDMA_CCR_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_EN\fP   \fBDMA_CCR_EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TCIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TCIE_Msk\fP   (0x1UL << \fBDMA_CCR_TCIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TCIE\fP   \fBDMA_CCR_TCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_HTIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_HTIE_Msk\fP   (0x1UL << \fBDMA_CCR_HTIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_HTIE\fP   \fBDMA_CCR_HTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TEIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TEIE_Msk\fP   (0x1UL << \fBDMA_CCR_TEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TEIE\fP   \fBDMA_CCR_TEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_DIR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_DIR_Msk\fP   (0x1UL << \fBDMA_CCR_DIR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_DIR\fP   \fBDMA_CCR_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_CIRC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_CIRC_Msk\fP   (0x1UL << \fBDMA_CCR_CIRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_CIRC\fP   \fBDMA_CCR_CIRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PINC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PINC_Msk\fP   (0x1UL << \fBDMA_CCR_PINC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PINC\fP   \fBDMA_CCR_PINC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MINC_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MINC_Msk\fP   (0x1UL << \fBDMA_CCR_MINC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MINC\fP   \fBDMA_CCR_MINC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_Msk\fP   (0x3UL << \fBDMA_CCR_PSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE\fP   \fBDMA_CCR_PSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_0\fP   (0x1UL << \fBDMA_CCR_PSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_1\fP   (0x2UL << \fBDMA_CCR_PSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_Msk\fP   (0x3UL << \fBDMA_CCR_MSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE\fP   \fBDMA_CCR_MSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_0\fP   (0x1UL << \fBDMA_CCR_MSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_1\fP   (0x2UL << \fBDMA_CCR_MSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_Msk\fP   (0x3UL << \fBDMA_CCR_PL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL\fP   \fBDMA_CCR_PL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_0\fP   (0x1UL << \fBDMA_CCR_PL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_1\fP   (0x2UL << \fBDMA_CCR_PL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MEM2MEM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MEM2MEM_Msk\fP   (0x1UL << \fBDMA_CCR_MEM2MEM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MEM2MEM\fP   \fBDMA_CCR_MEM2MEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CNDTR_NDT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CNDTR_NDT_Msk\fP   (0xFFFFUL << \fBDMA_CNDTR_NDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CNDTR_NDT\fP   \fBDMA_CNDTR_NDT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CPAR_PA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CPAR_PA_Msk\fP   (0xFFFFFFFFUL << \fBDMA_CPAR_PA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CPAR_PA\fP   \fBDMA_CPAR_PA_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CMAR_MA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CMAR_MA_Msk\fP   (0xFFFFFFFFUL << \fBDMA_CMAR_MA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CMAR_MA\fP   \fBDMA_CMAR_MA_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_Msk\fP   (0x3FUL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID\fP   \fBDMAMUX_CxCR_DMAREQ_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_0\fP   (0x01UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_1\fP   (0x02UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_2\fP   (0x04UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_3\fP   (0x08UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_4\fP   (0x10UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_5\fP   (0x20UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_6\fP   (0x40UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SOIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SOIE_Msk\fP   (0x1UL << \fBDMAMUX_CxCR_SOIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SOIE\fP   \fBDMAMUX_CxCR_SOIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_EGE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_EGE_Msk\fP   (0x1UL << \fBDMAMUX_CxCR_EGE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_EGE\fP   \fBDMAMUX_CxCR_EGE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SE_Msk\fP   (0x1UL << \fBDMAMUX_CxCR_SE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SE\fP   \fBDMAMUX_CxCR_SE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SPOL_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SPOL_Msk\fP   (0x3UL << \fBDMAMUX_CxCR_SPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SPOL\fP   \fBDMAMUX_CxCR_SPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SPOL_0\fP   (0x1UL << \fBDMAMUX_CxCR_SPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SPOL_1\fP   (0x2UL << \fBDMAMUX_CxCR_SPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ_Msk\fP   (0x1FUL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ\fP   \fBDMAMUX_CxCR_NBREQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ_0\fP   (0x01UL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ_1\fP   (0x02UL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ_2\fP   (0x04UL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ_3\fP   (0x08UL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ_4\fP   (0x10UL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID_Msk\fP   (0x1FUL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID\fP   \fBDMAMUX_CxCR_SYNC_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID_0\fP   (0x01UL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID_1\fP   (0x02UL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID_2\fP   (0x04UL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID_3\fP   (0x08UL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID_4\fP   (0x10UL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF0_Msk\fP   (0x1UL << \fBDMAMUX_CSR_SOF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF0\fP   \fBDMAMUX_CSR_SOF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF1_Msk\fP   (0x1UL << \fBDMAMUX_CSR_SOF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF1\fP   \fBDMAMUX_CSR_SOF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF2_Msk\fP   (0x1UL << \fBDMAMUX_CSR_SOF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF2\fP   \fBDMAMUX_CSR_SOF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF3_Msk\fP   (0x1UL << \fBDMAMUX_CSR_SOF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF3\fP   \fBDMAMUX_CSR_SOF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF4_Msk\fP   (0x1UL << \fBDMAMUX_CSR_SOF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF4\fP   \fBDMAMUX_CSR_SOF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF5_Msk\fP   (0x1UL << \fBDMAMUX_CSR_SOF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF5\fP   \fBDMAMUX_CSR_SOF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF6_Msk\fP   (0x1UL << \fBDMAMUX_CSR_SOF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF6\fP   \fBDMAMUX_CSR_SOF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF0_Msk\fP   (0x1UL << \fBDMAMUX_CFR_CSOF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF0\fP   \fBDMAMUX_CFR_CSOF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF1_Msk\fP   (0x1UL << \fBDMAMUX_CFR_CSOF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF1\fP   \fBDMAMUX_CFR_CSOF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF2_Msk\fP   (0x1UL << \fBDMAMUX_CFR_CSOF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF2\fP   \fBDMAMUX_CFR_CSOF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF3_Msk\fP   (0x1UL << \fBDMAMUX_CFR_CSOF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF3\fP   \fBDMAMUX_CFR_CSOF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF4_Msk\fP   (0x1UL << \fBDMAMUX_CFR_CSOF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF4\fP   \fBDMAMUX_CFR_CSOF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF5_Msk\fP   (0x1UL << \fBDMAMUX_CFR_CSOF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF5\fP   \fBDMAMUX_CFR_CSOF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF6_Msk\fP   (0x1UL << \fBDMAMUX_CFR_CSOF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF6\fP   \fBDMAMUX_CFR_CSOF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID_Msk\fP   (0x1FUL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID\fP   \fBDMAMUX_RGxCR_SIG_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID_0\fP   (0x01UL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID_1\fP   (0x02UL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID_2\fP   (0x04UL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID_3\fP   (0x08UL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID_4\fP   (0x10UL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_OIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_OIE_Msk\fP   (0x1UL << \fBDMAMUX_RGxCR_OIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_OIE\fP   \fBDMAMUX_RGxCR_OIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GE_Msk\fP   (0x1UL << \fBDMAMUX_RGxCR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GE\fP   \fBDMAMUX_RGxCR_GE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GPOL_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GPOL_Msk\fP   (0x3UL << \fBDMAMUX_RGxCR_GPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GPOL\fP   \fBDMAMUX_RGxCR_GPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GPOL_0\fP   (0x1UL << \fBDMAMUX_RGxCR_GPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GPOL_1\fP   (0x2UL << \fBDMAMUX_RGxCR_GPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ_Msk\fP   (0x1FUL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ\fP   \fBDMAMUX_RGxCR_GNBREQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ_0\fP   (0x01UL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ_1\fP   (0x02UL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ_2\fP   (0x04UL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ_3\fP   (0x08UL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ_4\fP   (0x10UL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF0_Msk\fP   (0x1UL << \fBDMAMUX_RGSR_OF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF0\fP   \fBDMAMUX_RGSR_OF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF1_Msk\fP   (0x1UL << \fBDMAMUX_RGSR_OF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF1\fP   \fBDMAMUX_RGSR_OF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF2_Msk\fP   (0x1UL << \fBDMAMUX_RGSR_OF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF2\fP   \fBDMAMUX_RGSR_OF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF3_Msk\fP   (0x1UL << \fBDMAMUX_RGSR_OF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF3\fP   \fBDMAMUX_RGSR_OF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF0_Msk\fP   (0x1UL << \fBDMAMUX_RGCFR_COF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF0\fP   \fBDMAMUX_RGCFR_COF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF1_Msk\fP   (0x1UL << \fBDMAMUX_RGCFR_COF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF1\fP   \fBDMAMUX_RGCFR_COF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF2_Msk\fP   (0x1UL << \fBDMAMUX_RGCFR_COF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF2\fP   \fBDMAMUX_RGCFR_COF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF3_Msk\fP   (0x1UL << \fBDMAMUX_RGCFR_COF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF3\fP   \fBDMAMUX_RGCFR_COF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT0_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT0\fP   \fBEXTI_RTSR1_RT0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT1_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT1\fP   \fBEXTI_RTSR1_RT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT2_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT2\fP   \fBEXTI_RTSR1_RT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT3_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT3\fP   \fBEXTI_RTSR1_RT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT4_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT4\fP   \fBEXTI_RTSR1_RT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT5_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT5\fP   \fBEXTI_RTSR1_RT5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT6_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT6\fP   \fBEXTI_RTSR1_RT6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT7_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT7\fP   \fBEXTI_RTSR1_RT7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT8_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT8\fP   \fBEXTI_RTSR1_RT8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT9_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT9\fP   \fBEXTI_RTSR1_RT9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT10_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT10\fP   \fBEXTI_RTSR1_RT10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT11_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT11\fP   \fBEXTI_RTSR1_RT11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT12_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT12\fP   \fBEXTI_RTSR1_RT12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT13_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT13\fP   \fBEXTI_RTSR1_RT13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT14_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT14\fP   \fBEXTI_RTSR1_RT14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT15_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT15\fP   \fBEXTI_RTSR1_RT15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT0_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT0\fP   \fBEXTI_FTSR1_FT0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT1_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT1\fP   \fBEXTI_FTSR1_FT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT2_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT2\fP   \fBEXTI_FTSR1_FT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT3_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT3\fP   \fBEXTI_FTSR1_FT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT4_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT4\fP   \fBEXTI_FTSR1_FT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT5_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT5\fP   \fBEXTI_FTSR1_FT5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT6_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT6\fP   \fBEXTI_FTSR1_FT6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT7_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT7\fP   \fBEXTI_FTSR1_FT7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT8_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT8\fP   \fBEXTI_FTSR1_FT8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT9_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT9\fP   \fBEXTI_FTSR1_FT9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT10_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT10\fP   \fBEXTI_FTSR1_FT10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT11_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT11\fP   \fBEXTI_FTSR1_FT11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT12_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT12\fP   \fBEXTI_FTSR1_FT12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT13_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT13\fP   \fBEXTI_FTSR1_FT13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT14_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT14\fP   \fBEXTI_FTSR1_FT14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT15_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT15\fP   \fBEXTI_FTSR1_FT15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI0_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI0\fP   \fBEXTI_SWIER1_SWI0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI1_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI1\fP   \fBEXTI_SWIER1_SWI1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI2_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI2\fP   \fBEXTI_SWIER1_SWI2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI3_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI3\fP   \fBEXTI_SWIER1_SWI3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI4_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI4\fP   \fBEXTI_SWIER1_SWI4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI5_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI5\fP   \fBEXTI_SWIER1_SWI5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI6_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI6\fP   \fBEXTI_SWIER1_SWI6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI7_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI7\fP   \fBEXTI_SWIER1_SWI7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI8_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI8\fP   \fBEXTI_SWIER1_SWI8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI9_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI9\fP   \fBEXTI_SWIER1_SWI9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI10_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI10\fP   \fBEXTI_SWIER1_SWI10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI11_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI11\fP   \fBEXTI_SWIER1_SWI11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI12_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI12\fP   \fBEXTI_SWIER1_SWI12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI13_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI13\fP   \fBEXTI_SWIER1_SWI13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI14_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI14\fP   \fBEXTI_SWIER1_SWI14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI15_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI15\fP   \fBEXTI_SWIER1_SWI15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF0_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF0\fP   \fBEXTI_RPR1_RPIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF1_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF1\fP   \fBEXTI_RPR1_RPIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF2_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF2\fP   \fBEXTI_RPR1_RPIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF3_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF3\fP   \fBEXTI_RPR1_RPIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF4_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF4\fP   \fBEXTI_RPR1_RPIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF5_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF5\fP   \fBEXTI_RPR1_RPIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF6_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF6\fP   \fBEXTI_RPR1_RPIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF7_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF7\fP   \fBEXTI_RPR1_RPIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF8_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF8\fP   \fBEXTI_RPR1_RPIF8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF9_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF9\fP   \fBEXTI_RPR1_RPIF9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF10_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF10\fP   \fBEXTI_RPR1_RPIF10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF11_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF11\fP   \fBEXTI_RPR1_RPIF11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF12_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF12\fP   \fBEXTI_RPR1_RPIF12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF13_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF13\fP   \fBEXTI_RPR1_RPIF13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF14_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF14\fP   \fBEXTI_RPR1_RPIF14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF15_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF15\fP   \fBEXTI_RPR1_RPIF15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF0_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF0\fP   \fBEXTI_FPR1_FPIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF1_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF1\fP   \fBEXTI_FPR1_FPIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF2_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF2\fP   \fBEXTI_FPR1_FPIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF3_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF3\fP   \fBEXTI_FPR1_FPIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF4_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF4\fP   \fBEXTI_FPR1_FPIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF5_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF5\fP   \fBEXTI_FPR1_FPIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF6_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF6\fP   \fBEXTI_FPR1_FPIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF7_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF7\fP   \fBEXTI_FPR1_FPIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF8_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF8\fP   \fBEXTI_FPR1_FPIF8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF9_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF9\fP   \fBEXTI_FPR1_FPIF9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF10_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF10\fP   \fBEXTI_FPR1_FPIF10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF11_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF11\fP   \fBEXTI_FPR1_FPIF11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF12_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF12\fP   \fBEXTI_FPR1_FPIF12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF13_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF13\fP   \fBEXTI_FPR1_FPIF13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF14_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF14\fP   \fBEXTI_FPR1_FPIF14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF15_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF15\fP   \fBEXTI_FPR1_FPIF15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI0_Msk\fP   (0x7UL << \fBEXTI_EXTICR1_EXTI0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI0\fP   \fBEXTI_EXTICR1_EXTI0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI0_0\fP   (0x1UL << \fBEXTI_EXTICR1_EXTI0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI0_1\fP   (0x2UL << \fBEXTI_EXTICR1_EXTI0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI0_2\fP   (0x4UL << \fBEXTI_EXTICR1_EXTI0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI1_Msk\fP   (0x7UL << \fBEXTI_EXTICR1_EXTI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI1\fP   \fBEXTI_EXTICR1_EXTI1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI1_0\fP   (0x1UL << \fBEXTI_EXTICR1_EXTI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI1_1\fP   (0x2UL << \fBEXTI_EXTICR1_EXTI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI1_2\fP   (0x4UL << \fBEXTI_EXTICR1_EXTI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI2_Msk\fP   (0x7UL << \fBEXTI_EXTICR1_EXTI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI2\fP   \fBEXTI_EXTICR1_EXTI2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI2_0\fP   (0x1UL << \fBEXTI_EXTICR1_EXTI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI2_1\fP   (0x2UL << \fBEXTI_EXTICR1_EXTI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI2_2\fP   (0x4UL << \fBEXTI_EXTICR1_EXTI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI3_Msk\fP   (0x7UL << \fBEXTI_EXTICR1_EXTI3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI3\fP   \fBEXTI_EXTICR1_EXTI3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI3_0\fP   (0x1UL << \fBEXTI_EXTICR1_EXTI3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI3_1\fP   (0x2UL << \fBEXTI_EXTICR1_EXTI3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI3_2\fP   (0x4UL << \fBEXTI_EXTICR1_EXTI3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI4_Msk\fP   (0x7UL << \fBEXTI_EXTICR2_EXTI4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI4\fP   \fBEXTI_EXTICR2_EXTI4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI4_0\fP   (0x1UL << \fBEXTI_EXTICR2_EXTI4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI4_1\fP   (0x2UL << \fBEXTI_EXTICR2_EXTI4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI4_2\fP   (0x4UL << \fBEXTI_EXTICR2_EXTI4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI5_Msk\fP   (0x7UL << \fBEXTI_EXTICR2_EXTI5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI5\fP   \fBEXTI_EXTICR2_EXTI5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI5_0\fP   (0x1UL << \fBEXTI_EXTICR2_EXTI5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI5_1\fP   (0x2UL << \fBEXTI_EXTICR2_EXTI5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI5_2\fP   (0x4UL << \fBEXTI_EXTICR2_EXTI5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI6_Msk\fP   (0x7UL << \fBEXTI_EXTICR2_EXTI6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI6\fP   \fBEXTI_EXTICR2_EXTI6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI6_0\fP   (0x1UL << \fBEXTI_EXTICR2_EXTI6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI6_1\fP   (0x2UL << \fBEXTI_EXTICR2_EXTI6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI6_2\fP   (0x4UL << \fBEXTI_EXTICR2_EXTI6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI7_Msk\fP   (0x7UL << \fBEXTI_EXTICR2_EXTI7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI7\fP   \fBEXTI_EXTICR2_EXTI7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI7_0\fP   (0x1UL << \fBEXTI_EXTICR2_EXTI7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI7_1\fP   (0x2UL << \fBEXTI_EXTICR2_EXTI7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI7_2\fP   (0x4UL << \fBEXTI_EXTICR2_EXTI7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI8_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI8_Msk\fP   (0x7UL << \fBEXTI_EXTICR3_EXTI8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI8\fP   \fBEXTI_EXTICR3_EXTI8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI8_0\fP   (0x1UL << \fBEXTI_EXTICR3_EXTI8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI8_1\fP   (0x2UL << \fBEXTI_EXTICR3_EXTI8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI8_2\fP   (0x4UL << \fBEXTI_EXTICR3_EXTI8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI9_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI9_Msk\fP   (0x7UL << \fBEXTI_EXTICR3_EXTI9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI9\fP   \fBEXTI_EXTICR3_EXTI9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI9_0\fP   (0x1UL << \fBEXTI_EXTICR3_EXTI9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI9_1\fP   (0x2UL << \fBEXTI_EXTICR3_EXTI9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI9_2\fP   (0x4UL << \fBEXTI_EXTICR3_EXTI9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI10_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI10_Msk\fP   (0x7UL << \fBEXTI_EXTICR3_EXTI10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI10\fP   \fBEXTI_EXTICR3_EXTI10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI10_0\fP   (0x1UL << \fBEXTI_EXTICR3_EXTI10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI10_1\fP   (0x2UL << \fBEXTI_EXTICR3_EXTI10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI10_2\fP   (0x4UL << \fBEXTI_EXTICR3_EXTI10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI11_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI11_Msk\fP   (0x7UL << \fBEXTI_EXTICR3_EXTI11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI11\fP   \fBEXTI_EXTICR3_EXTI11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI11_0\fP   (0x1UL << \fBEXTI_EXTICR3_EXTI11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI11_1\fP   (0x2UL << \fBEXTI_EXTICR3_EXTI11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI11_2\fP   (0x4UL << \fBEXTI_EXTICR3_EXTI11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI12_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI12_Msk\fP   (0x7UL << \fBEXTI_EXTICR4_EXTI12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI12\fP   \fBEXTI_EXTICR4_EXTI12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI12_0\fP   (0x1UL << \fBEXTI_EXTICR4_EXTI12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI12_1\fP   (0x2UL << \fBEXTI_EXTICR4_EXTI12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI12_2\fP   (0x4UL << \fBEXTI_EXTICR4_EXTI12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI13_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI13_Msk\fP   (0x7UL << \fBEXTI_EXTICR4_EXTI13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI13\fP   \fBEXTI_EXTICR4_EXTI13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI13_0\fP   (0x1UL << \fBEXTI_EXTICR4_EXTI13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI13_1\fP   (0x2UL << \fBEXTI_EXTICR4_EXTI13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI13_2\fP   (0x4UL << \fBEXTI_EXTICR4_EXTI13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI14_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI14_Msk\fP   (0x7UL << \fBEXTI_EXTICR4_EXTI14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI14\fP   \fBEXTI_EXTICR4_EXTI14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI14_0\fP   (0x1UL << \fBEXTI_EXTICR4_EXTI14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI14_1\fP   (0x2UL << \fBEXTI_EXTICR4_EXTI14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI14_2\fP   (0x4UL << \fBEXTI_EXTICR4_EXTI14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI15_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI15_Msk\fP   (0x7UL << \fBEXTI_EXTICR4_EXTI15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI15\fP   \fBEXTI_EXTICR4_EXTI15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI15_0\fP   (0x1UL << \fBEXTI_EXTICR4_EXTI15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI15_1\fP   (0x2UL << \fBEXTI_EXTICR4_EXTI15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI15_2\fP   (0x4UL << \fBEXTI_EXTICR4_EXTI15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM0_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM0\fP   \fBEXTI_IMR1_IM0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM1_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM1\fP   \fBEXTI_IMR1_IM1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM2_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM2\fP   \fBEXTI_IMR1_IM2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM3_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM3\fP   \fBEXTI_IMR1_IM3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM4_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM4\fP   \fBEXTI_IMR1_IM4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM5_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM5\fP   \fBEXTI_IMR1_IM5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM6_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM6\fP   \fBEXTI_IMR1_IM6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM7_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM7\fP   \fBEXTI_IMR1_IM7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM8_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM8\fP   \fBEXTI_IMR1_IM8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM9_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM9\fP   \fBEXTI_IMR1_IM9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM10_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM10\fP   \fBEXTI_IMR1_IM10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM11_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM11\fP   \fBEXTI_IMR1_IM11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM12_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM12\fP   \fBEXTI_IMR1_IM12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM13_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM13\fP   \fBEXTI_IMR1_IM13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM14_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM14\fP   \fBEXTI_IMR1_IM14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM15_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM15\fP   \fBEXTI_IMR1_IM15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM19_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM19\fP   \fBEXTI_IMR1_IM19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM21_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM21\fP   \fBEXTI_IMR1_IM21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM23_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM23\fP   \fBEXTI_IMR1_IM23_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM25_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM25\fP   \fBEXTI_IMR1_IM25_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM31_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM31\fP   \fBEXTI_IMR1_IM31_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM_Msk\fP   (0x82A8FFFFUL << \fBEXTI_IMR1_IM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM\fP   \fBEXTI_IMR1_IM_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM0_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM0\fP   \fBEXTI_EMR1_EM0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM1_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM1\fP   \fBEXTI_EMR1_EM1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM2_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM2\fP   \fBEXTI_EMR1_EM2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM3_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM3\fP   \fBEXTI_EMR1_EM3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM4_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM4\fP   \fBEXTI_EMR1_EM4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM5_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM5\fP   \fBEXTI_EMR1_EM5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM6_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM6\fP   \fBEXTI_EMR1_EM6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM7_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM7\fP   \fBEXTI_EMR1_EM7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM8_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM8\fP   \fBEXTI_EMR1_EM8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM9_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM9\fP   \fBEXTI_EMR1_EM9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM10_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM10\fP   \fBEXTI_EMR1_EM10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM11_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM11\fP   \fBEXTI_EMR1_EM11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM12_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM12\fP   \fBEXTI_EMR1_EM12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM13_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM13\fP   \fBEXTI_EMR1_EM13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM14_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM14\fP   \fBEXTI_EMR1_EM14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM15_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM15\fP   \fBEXTI_EMR1_EM15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM19_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM19\fP   \fBEXTI_EMR1_EM19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM21_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM21\fP   \fBEXTI_EMR1_EM21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM23_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM23\fP   \fBEXTI_EMR1_EM23_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM25_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM25\fP   \fBEXTI_EMR1_EM25_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM31_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM31\fP   \fBEXTI_EMR1_EM31_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_Msk\fP   (0x7UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY\fP   \fBFLASH_ACR_LATENCY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_0\fP   (0x1UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_1\fP   (0x2UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_2\fP   (0x4UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTEN_Msk\fP   (0x1UL << \fBFLASH_ACR_PRFTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTEN\fP   \fBFLASH_ACR_PRFTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICEN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICEN_Msk\fP   (0x1UL << \fBFLASH_ACR_ICEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICEN\fP   \fBFLASH_ACR_ICEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICRST_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICRST_Msk\fP   (0x1UL << \fBFLASH_ACR_ICRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICRST\fP   \fBFLASH_ACR_ICRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PROGEMPTY_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PROGEMPTY_Msk\fP   (0x1UL << \fBFLASH_ACR_PROGEMPTY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PROGEMPTY\fP   \fBFLASH_ACR_PROGEMPTY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP_Msk\fP   (0x1UL << \fBFLASH_SR_EOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP\fP   \fBFLASH_SR_EOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_OPERR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_OPERR_Msk\fP   (0x1UL << \fBFLASH_SR_OPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_OPERR\fP   \fBFLASH_SR_OPERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PROGERR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PROGERR_Msk\fP   (0x1UL << \fBFLASH_SR_PROGERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PROGERR\fP   \fBFLASH_SR_PROGERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPERR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPERR_Msk\fP   (0x1UL << \fBFLASH_SR_WRPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPERR\fP   \fBFLASH_SR_WRPERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGAERR_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGAERR_Msk\fP   (0x1UL << \fBFLASH_SR_PGAERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGAERR\fP   \fBFLASH_SR_PGAERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_SIZERR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_SIZERR_Msk\fP   (0x1UL << \fBFLASH_SR_SIZERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_SIZERR\fP   \fBFLASH_SR_SIZERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGSERR_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGSERR_Msk\fP   (0x1UL << \fBFLASH_SR_PGSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGSERR\fP   \fBFLASH_SR_PGSERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_MISERR_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_MISERR_Msk\fP   (0x1UL << \fBFLASH_SR_MISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_MISERR\fP   \fBFLASH_SR_MISERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_FASTERR_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_FASTERR_Msk\fP   (0x1UL << \fBFLASH_SR_FASTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_FASTERR\fP   \fBFLASH_SR_FASTERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_OPTVERR_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_OPTVERR_Msk\fP   (0x1UL << \fBFLASH_SR_OPTVERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_OPTVERR\fP   \fBFLASH_SR_OPTVERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY1_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY1_Msk\fP   (0x1UL << \fBFLASH_SR_BSY1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY1\fP   \fBFLASH_SR_BSY1_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_CFGBSY_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_CFGBSY_Msk\fP   (0x1UL << \fBFLASH_SR_CFGBSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_CFGBSY\fP   \fBFLASH_SR_CFGBSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG_Msk\fP   (0x1UL << \fBFLASH_CR_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG\fP   \fBFLASH_CR_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PER_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PER_Msk\fP   (0x1UL << \fBFLASH_CR_PER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PER\fP   \fBFLASH_CR_PER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER1_Msk\fP   (0x1UL << \fBFLASH_CR_MER1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER1\fP   \fBFLASH_CR_MER1_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PNB_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PNB_Msk\fP   (0x3FFUL << \fBFLASH_CR_PNB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PNB\fP   \fBFLASH_CR_PNB_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT_Msk\fP   (0x1UL << \fBFLASH_CR_STRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT\fP   \fBFLASH_CR_STRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTSTRT_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTSTRT_Msk\fP   (0x1UL << \fBFLASH_CR_OPTSTRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTSTRT\fP   \fBFLASH_CR_OPTSTRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_FSTPG_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_FSTPG_Msk\fP   (0x1UL << \fBFLASH_CR_FSTPG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_FSTPG\fP   \fBFLASH_CR_FSTPG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE_Msk\fP   (0x1UL << \fBFLASH_CR_EOPIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE\fP   \fBFLASH_CR_EOPIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE_Msk\fP   (0x1UL << \fBFLASH_CR_ERRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE\fP   \fBFLASH_CR_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OBL_LAUNCH_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OBL_LAUNCH_Msk\fP   (0x1UL << \fBFLASH_CR_OBL_LAUNCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OBL_LAUNCH\fP   \fBFLASH_CR_OBL_LAUNCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTLOCK_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTLOCK_Msk\fP   (0x1UL << \fBFLASH_CR_OPTLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTLOCK\fP   \fBFLASH_CR_OPTLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK_Msk\fP   (0x1UL << \fBFLASH_CR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK\fP   \fBFLASH_CR_LOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ADDR_ECC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ADDR_ECC_Msk\fP   (0x3FFFUL << \fBFLASH_ECCR_ADDR_ECC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ADDR_ECC\fP   \fBFLASH_ECCR_ADDR_ECC_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_SYSF_ECC_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_SYSF_ECC_Msk\fP   (0x1UL << \fBFLASH_ECCR_SYSF_ECC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_SYSF_ECC\fP   \fBFLASH_ECCR_SYSF_ECC_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCCIE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCCIE_Msk\fP   (0x1UL << \fBFLASH_ECCR_ECCCIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCCIE\fP   \fBFLASH_ECCR_ECCCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCC_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCC_Msk\fP   (0x1UL << \fBFLASH_ECCR_ECCC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCC\fP   \fBFLASH_ECCR_ECCC_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCD_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCD_Msk\fP   (0x1UL << \fBFLASH_ECCR_ECCD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCD\fP   \fBFLASH_ECCR_ECCD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_RDP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_RDP_Msk\fP   (0xFFUL << \fBFLASH_OPTR_RDP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_RDP\fP   \fBFLASH_OPTR_RDP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nRST_STOP_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nRST_STOP_Msk\fP   (0x1UL << \fBFLASH_OPTR_nRST_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nRST_STOP\fP   \fBFLASH_OPTR_nRST_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nRST_STDBY_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nRST_STDBY_Msk\fP   (0x1UL << \fBFLASH_OPTR_nRST_STDBY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nRST_STDBY\fP   \fBFLASH_OPTR_nRST_STDBY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_SW_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_SW_Msk\fP   (0x1UL << \fBFLASH_OPTR_IWDG_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_SW\fP   \fBFLASH_OPTR_IWDG_SW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_STOP_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_STOP_Msk\fP   (0x1UL << \fBFLASH_OPTR_IWDG_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_STOP\fP   \fBFLASH_OPTR_IWDG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_STDBY_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_STDBY_Msk\fP   (0x1UL << \fBFLASH_OPTR_IWDG_STDBY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_STDBY\fP   \fBFLASH_OPTR_IWDG_STDBY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_WWDG_SW_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_WWDG_SW_Msk\fP   (0x1UL << \fBFLASH_OPTR_WWDG_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_WWDG_SW\fP   \fBFLASH_OPTR_WWDG_SW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_RAM_PARITY_CHECK_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_RAM_PARITY_CHECK_Msk\fP   (0x1UL << \fBFLASH_OPTR_RAM_PARITY_CHECK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_RAM_PARITY_CHECK\fP   \fBFLASH_OPTR_RAM_PARITY_CHECK_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT_SEL_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT_SEL_Msk\fP   (0x1UL << \fBFLASH_OPTR_nBOOT_SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT_SEL\fP   \fBFLASH_OPTR_nBOOT_SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT1_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT1_Msk\fP   (0x1UL << \fBFLASH_OPTR_nBOOT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT1\fP   \fBFLASH_OPTR_nBOOT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT0_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT0_Msk\fP   (0x1UL << \fBFLASH_OPTR_nBOOT0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT0\fP   \fBFLASH_OPTR_nBOOT0_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1AR_WRP1A_STRT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1AR_WRP1A_STRT_Msk\fP   (0x1FUL << \fBFLASH_WRP1AR_WRP1A_STRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1AR_WRP1A_STRT\fP   \fBFLASH_WRP1AR_WRP1A_STRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1AR_WRP1A_END_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1AR_WRP1A_END_Msk\fP   (0x1FUL << \fBFLASH_WRP1AR_WRP1A_END_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1AR_WRP1A_END\fP   \fBFLASH_WRP1AR_WRP1A_END_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1BR_WRP1B_STRT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1BR_WRP1B_STRT_Msk\fP   (0x1FUL << \fBFLASH_WRP1BR_WRP1B_STRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1BR_WRP1B_STRT\fP   \fBFLASH_WRP1BR_WRP1B_STRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1BR_WRP1B_END_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1BR_WRP1B_END_Msk\fP   (0x1FUL << \fBFLASH_WRP1BR_WRP1B_END_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1BR_WRP1B_END\fP   \fBFLASH_WRP1BR_WRP1B_END_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0\fP   \fBGPIO_MODER_MODE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_0\fP   (0x1UL << \fBGPIO_MODER_MODE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_1\fP   (0x2UL << \fBGPIO_MODER_MODE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1\fP   \fBGPIO_MODER_MODE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_0\fP   (0x1UL << \fBGPIO_MODER_MODE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_1\fP   (0x2UL << \fBGPIO_MODER_MODE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2\fP   \fBGPIO_MODER_MODE2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_0\fP   (0x1UL << \fBGPIO_MODER_MODE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_1\fP   (0x2UL << \fBGPIO_MODER_MODE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3\fP   \fBGPIO_MODER_MODE3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_0\fP   (0x1UL << \fBGPIO_MODER_MODE3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_1\fP   (0x2UL << \fBGPIO_MODER_MODE3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4\fP   \fBGPIO_MODER_MODE4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_0\fP   (0x1UL << \fBGPIO_MODER_MODE4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_1\fP   (0x2UL << \fBGPIO_MODER_MODE4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5\fP   \fBGPIO_MODER_MODE5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_0\fP   (0x1UL << \fBGPIO_MODER_MODE5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_1\fP   (0x2UL << \fBGPIO_MODER_MODE5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6\fP   \fBGPIO_MODER_MODE6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_0\fP   (0x1UL << \fBGPIO_MODER_MODE6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_1\fP   (0x2UL << \fBGPIO_MODER_MODE6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7\fP   \fBGPIO_MODER_MODE7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_0\fP   (0x1UL << \fBGPIO_MODER_MODE7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_1\fP   (0x2UL << \fBGPIO_MODER_MODE7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8\fP   \fBGPIO_MODER_MODE8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_0\fP   (0x1UL << \fBGPIO_MODER_MODE8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_1\fP   (0x2UL << \fBGPIO_MODER_MODE8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9\fP   \fBGPIO_MODER_MODE9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_0\fP   (0x1UL << \fBGPIO_MODER_MODE9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_1\fP   (0x2UL << \fBGPIO_MODER_MODE9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10\fP   \fBGPIO_MODER_MODE10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_0\fP   (0x1UL << \fBGPIO_MODER_MODE10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_1\fP   (0x2UL << \fBGPIO_MODER_MODE10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11\fP   \fBGPIO_MODER_MODE11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_0\fP   (0x1UL << \fBGPIO_MODER_MODE11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_1\fP   (0x2UL << \fBGPIO_MODER_MODE11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12\fP   \fBGPIO_MODER_MODE12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_0\fP   (0x1UL << \fBGPIO_MODER_MODE12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_1\fP   (0x2UL << \fBGPIO_MODER_MODE12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13\fP   \fBGPIO_MODER_MODE13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_0\fP   (0x1UL << \fBGPIO_MODER_MODE13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_1\fP   (0x2UL << \fBGPIO_MODER_MODE13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14\fP   \fBGPIO_MODER_MODE14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_0\fP   (0x1UL << \fBGPIO_MODER_MODE14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_1\fP   (0x2UL << \fBGPIO_MODER_MODE14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15\fP   \fBGPIO_MODER_MODE15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_0\fP   (0x1UL << \fBGPIO_MODER_MODE15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_1\fP   (0x2UL << \fBGPIO_MODER_MODE15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT0_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT0\fP   \fBGPIO_OTYPER_OT0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT1_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT1\fP   \fBGPIO_OTYPER_OT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT2_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT2\fP   \fBGPIO_OTYPER_OT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT3_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT3\fP   \fBGPIO_OTYPER_OT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT4_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT4\fP   \fBGPIO_OTYPER_OT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT5_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT5\fP   \fBGPIO_OTYPER_OT5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT6_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT6\fP   \fBGPIO_OTYPER_OT6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT7_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT7\fP   \fBGPIO_OTYPER_OT7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT8_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT8\fP   \fBGPIO_OTYPER_OT8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT9_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT9\fP   \fBGPIO_OTYPER_OT9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT10_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT10\fP   \fBGPIO_OTYPER_OT10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT11_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT11\fP   \fBGPIO_OTYPER_OT11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT12_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT12\fP   \fBGPIO_OTYPER_OT12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT13_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT13\fP   \fBGPIO_OTYPER_OT13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT14_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT14\fP   \fBGPIO_OTYPER_OT14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT15_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT15\fP   \fBGPIO_OTYPER_OT15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0\fP   \fBGPIO_OSPEEDR_OSPEED0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1\fP   \fBGPIO_OSPEEDR_OSPEED1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2\fP   \fBGPIO_OSPEEDR_OSPEED2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3\fP   \fBGPIO_OSPEEDR_OSPEED3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4\fP   \fBGPIO_OSPEEDR_OSPEED4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5\fP   \fBGPIO_OSPEEDR_OSPEED5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6\fP   \fBGPIO_OSPEEDR_OSPEED6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7\fP   \fBGPIO_OSPEEDR_OSPEED7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8\fP   \fBGPIO_OSPEEDR_OSPEED8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9\fP   \fBGPIO_OSPEEDR_OSPEED9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10\fP   \fBGPIO_OSPEEDR_OSPEED10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11\fP   \fBGPIO_OSPEEDR_OSPEED11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12\fP   \fBGPIO_OSPEEDR_OSPEED12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13\fP   \fBGPIO_OSPEEDR_OSPEED13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14\fP   \fBGPIO_OSPEEDR_OSPEED14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15\fP   \fBGPIO_OSPEEDR_OSPEED15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0\fP   \fBGPIO_PUPDR_PUPD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1\fP   \fBGPIO_PUPDR_PUPD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2\fP   \fBGPIO_PUPDR_PUPD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3\fP   \fBGPIO_PUPDR_PUPD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4\fP   \fBGPIO_PUPDR_PUPD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5\fP   \fBGPIO_PUPDR_PUPD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6\fP   \fBGPIO_PUPDR_PUPD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7\fP   \fBGPIO_PUPDR_PUPD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8\fP   \fBGPIO_PUPDR_PUPD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9\fP   \fBGPIO_PUPDR_PUPD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10\fP   \fBGPIO_PUPDR_PUPD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11\fP   \fBGPIO_PUPDR_PUPD11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12\fP   \fBGPIO_PUPDR_PUPD12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13\fP   \fBGPIO_PUPDR_PUPD13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14\fP   \fBGPIO_PUPDR_PUPD14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15\fP   \fBGPIO_PUPDR_PUPD15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID0_Msk\fP   (0x1UL << \fBGPIO_IDR_ID0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID0\fP   \fBGPIO_IDR_ID0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID1_Msk\fP   (0x1UL << \fBGPIO_IDR_ID1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID1\fP   \fBGPIO_IDR_ID1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID2_Msk\fP   (0x1UL << \fBGPIO_IDR_ID2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID2\fP   \fBGPIO_IDR_ID2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID3_Msk\fP   (0x1UL << \fBGPIO_IDR_ID3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID3\fP   \fBGPIO_IDR_ID3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID4_Msk\fP   (0x1UL << \fBGPIO_IDR_ID4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID4\fP   \fBGPIO_IDR_ID4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID5_Msk\fP   (0x1UL << \fBGPIO_IDR_ID5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID5\fP   \fBGPIO_IDR_ID5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID6_Msk\fP   (0x1UL << \fBGPIO_IDR_ID6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID6\fP   \fBGPIO_IDR_ID6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID7_Msk\fP   (0x1UL << \fBGPIO_IDR_ID7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID7\fP   \fBGPIO_IDR_ID7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID8_Msk\fP   (0x1UL << \fBGPIO_IDR_ID8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID8\fP   \fBGPIO_IDR_ID8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID9_Msk\fP   (0x1UL << \fBGPIO_IDR_ID9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID9\fP   \fBGPIO_IDR_ID9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID10_Msk\fP   (0x1UL << \fBGPIO_IDR_ID10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID10\fP   \fBGPIO_IDR_ID10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID11_Msk\fP   (0x1UL << \fBGPIO_IDR_ID11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID11\fP   \fBGPIO_IDR_ID11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID12_Msk\fP   (0x1UL << \fBGPIO_IDR_ID12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID12\fP   \fBGPIO_IDR_ID12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID13_Msk\fP   (0x1UL << \fBGPIO_IDR_ID13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID13\fP   \fBGPIO_IDR_ID13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID14_Msk\fP   (0x1UL << \fBGPIO_IDR_ID14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID14\fP   \fBGPIO_IDR_ID14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID15_Msk\fP   (0x1UL << \fBGPIO_IDR_ID15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID15\fP   \fBGPIO_IDR_ID15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD0_Msk\fP   (0x1UL << \fBGPIO_ODR_OD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD0\fP   \fBGPIO_ODR_OD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD1_Msk\fP   (0x1UL << \fBGPIO_ODR_OD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD1\fP   \fBGPIO_ODR_OD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD2_Msk\fP   (0x1UL << \fBGPIO_ODR_OD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD2\fP   \fBGPIO_ODR_OD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD3_Msk\fP   (0x1UL << \fBGPIO_ODR_OD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD3\fP   \fBGPIO_ODR_OD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD4_Msk\fP   (0x1UL << \fBGPIO_ODR_OD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD4\fP   \fBGPIO_ODR_OD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD5_Msk\fP   (0x1UL << \fBGPIO_ODR_OD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD5\fP   \fBGPIO_ODR_OD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD6_Msk\fP   (0x1UL << \fBGPIO_ODR_OD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD6\fP   \fBGPIO_ODR_OD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD7_Msk\fP   (0x1UL << \fBGPIO_ODR_OD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD7\fP   \fBGPIO_ODR_OD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD8_Msk\fP   (0x1UL << \fBGPIO_ODR_OD8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD8\fP   \fBGPIO_ODR_OD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD9_Msk\fP   (0x1UL << \fBGPIO_ODR_OD9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD9\fP   \fBGPIO_ODR_OD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD10_Msk\fP   (0x1UL << \fBGPIO_ODR_OD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD10\fP   \fBGPIO_ODR_OD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD11_Msk\fP   (0x1UL << \fBGPIO_ODR_OD11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD11\fP   \fBGPIO_ODR_OD11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD12_Msk\fP   (0x1UL << \fBGPIO_ODR_OD12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD12\fP   \fBGPIO_ODR_OD12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD13_Msk\fP   (0x1UL << \fBGPIO_ODR_OD13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD13\fP   \fBGPIO_ODR_OD13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD14_Msk\fP   (0x1UL << \fBGPIO_ODR_OD14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD14\fP   \fBGPIO_ODR_OD14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD15_Msk\fP   (0x1UL << \fBGPIO_ODR_OD15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD15\fP   \fBGPIO_ODR_OD15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0\fP   \fBGPIO_BSRR_BS0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1\fP   \fBGPIO_BSRR_BS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2\fP   \fBGPIO_BSRR_BS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3\fP   \fBGPIO_BSRR_BS3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4\fP   \fBGPIO_BSRR_BS4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5\fP   \fBGPIO_BSRR_BS5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6\fP   \fBGPIO_BSRR_BS6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7\fP   \fBGPIO_BSRR_BS7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8\fP   \fBGPIO_BSRR_BS8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9\fP   \fBGPIO_BSRR_BS9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10\fP   \fBGPIO_BSRR_BS10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11\fP   \fBGPIO_BSRR_BS11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12\fP   \fBGPIO_BSRR_BS12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13\fP   \fBGPIO_BSRR_BS13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14\fP   \fBGPIO_BSRR_BS14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15\fP   \fBGPIO_BSRR_BS15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0\fP   \fBGPIO_BSRR_BR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1\fP   \fBGPIO_BSRR_BR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2\fP   \fBGPIO_BSRR_BR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3\fP   \fBGPIO_BSRR_BR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4\fP   \fBGPIO_BSRR_BR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5\fP   \fBGPIO_BSRR_BR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6\fP   \fBGPIO_BSRR_BR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7\fP   \fBGPIO_BSRR_BR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8\fP   \fBGPIO_BSRR_BR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9\fP   \fBGPIO_BSRR_BR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10\fP   \fBGPIO_BSRR_BR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11\fP   \fBGPIO_BSRR_BR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12\fP   \fBGPIO_BSRR_BR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13\fP   \fBGPIO_BSRR_BR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14\fP   \fBGPIO_BSRR_BR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15\fP   \fBGPIO_BSRR_BR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0\fP   \fBGPIO_LCKR_LCK0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1\fP   \fBGPIO_LCKR_LCK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2\fP   \fBGPIO_LCKR_LCK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3\fP   \fBGPIO_LCKR_LCK3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4\fP   \fBGPIO_LCKR_LCK4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5\fP   \fBGPIO_LCKR_LCK5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6\fP   \fBGPIO_LCKR_LCK6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7\fP   \fBGPIO_LCKR_LCK7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8\fP   \fBGPIO_LCKR_LCK8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9\fP   \fBGPIO_LCKR_LCK9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10\fP   \fBGPIO_LCKR_LCK10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11\fP   \fBGPIO_LCKR_LCK11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12\fP   \fBGPIO_LCKR_LCK12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13\fP   \fBGPIO_LCKR_LCK13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14\fP   \fBGPIO_LCKR_LCK14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15\fP   \fBGPIO_LCKR_LCK15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCKK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK\fP   \fBGPIO_LCKR_LCKK_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0\fP   \fBGPIO_AFRL_AFSEL0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1\fP   \fBGPIO_AFRL_AFSEL1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2\fP   \fBGPIO_AFRL_AFSEL2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3\fP   \fBGPIO_AFRL_AFSEL3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4\fP   \fBGPIO_AFRL_AFSEL4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5\fP   \fBGPIO_AFRL_AFSEL5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6\fP   \fBGPIO_AFRL_AFSEL6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7\fP   \fBGPIO_AFRL_AFSEL7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8\fP   \fBGPIO_AFRH_AFSEL8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9\fP   \fBGPIO_AFRH_AFSEL9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10\fP   \fBGPIO_AFRH_AFSEL10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11\fP   \fBGPIO_AFRH_AFSEL11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12\fP   \fBGPIO_AFRH_AFSEL12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13\fP   \fBGPIO_AFRH_AFSEL13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14\fP   \fBGPIO_AFRH_AFSEL14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15\fP   \fBGPIO_AFRH_AFSEL15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0_Msk\fP   (0x1UL << \fBGPIO_BRR_BR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0\fP   \fBGPIO_BRR_BR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1_Msk\fP   (0x1UL << \fBGPIO_BRR_BR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1\fP   \fBGPIO_BRR_BR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2_Msk\fP   (0x1UL << \fBGPIO_BRR_BR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2\fP   \fBGPIO_BRR_BR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3_Msk\fP   (0x1UL << \fBGPIO_BRR_BR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3\fP   \fBGPIO_BRR_BR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4_Msk\fP   (0x1UL << \fBGPIO_BRR_BR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4\fP   \fBGPIO_BRR_BR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5_Msk\fP   (0x1UL << \fBGPIO_BRR_BR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5\fP   \fBGPIO_BRR_BR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6_Msk\fP   (0x1UL << \fBGPIO_BRR_BR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6\fP   \fBGPIO_BRR_BR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7_Msk\fP   (0x1UL << \fBGPIO_BRR_BR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7\fP   \fBGPIO_BRR_BR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8_Msk\fP   (0x1UL << \fBGPIO_BRR_BR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8\fP   \fBGPIO_BRR_BR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9_Msk\fP   (0x1UL << \fBGPIO_BRR_BR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9\fP   \fBGPIO_BRR_BR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10_Msk\fP   (0x1UL << \fBGPIO_BRR_BR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10\fP   \fBGPIO_BRR_BR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11_Msk\fP   (0x1UL << \fBGPIO_BRR_BR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11\fP   \fBGPIO_BRR_BR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12_Msk\fP   (0x1UL << \fBGPIO_BRR_BR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12\fP   \fBGPIO_BRR_BR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13_Msk\fP   (0x1UL << \fBGPIO_BRR_BR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13\fP   \fBGPIO_BRR_BR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14_Msk\fP   (0x1UL << \fBGPIO_BRR_BR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14\fP   \fBGPIO_BRR_BR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15_Msk\fP   (0x1UL << \fBGPIO_BRR_BR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15\fP   \fBGPIO_BRR_BR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE_Msk\fP   (0x1UL << \fBI2C_CR1_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE\fP   \fBI2C_CR1_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TXIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TXIE_Msk\fP   (0x1UL << \fBI2C_CR1_TXIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TXIE\fP   \fBI2C_CR1_TXIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_RXIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_RXIE_Msk\fP   (0x1UL << \fBI2C_CR1_RXIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_RXIE\fP   \fBI2C_CR1_RXIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ADDRIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ADDRIE_Msk\fP   (0x1UL << \fBI2C_CR1_ADDRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ADDRIE\fP   \fBI2C_CR1_ADDRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NACKIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NACKIE_Msk\fP   (0x1UL << \fBI2C_CR1_NACKIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NACKIE\fP   \fBI2C_CR1_NACKIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOPIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOPIE_Msk\fP   (0x1UL << \fBI2C_CR1_STOPIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOPIE\fP   \fBI2C_CR1_STOPIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TCIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TCIE_Msk\fP   (0x1UL << \fBI2C_CR1_TCIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TCIE\fP   \fBI2C_CR1_TCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ERRIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ERRIE_Msk\fP   (0x1UL << \fBI2C_CR1_ERRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ERRIE\fP   \fBI2C_CR1_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_DNF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_DNF_Msk\fP   (0xFUL << \fBI2C_CR1_DNF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_DNF\fP   \fBI2C_CR1_DNF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ANFOFF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ANFOFF_Msk\fP   (0x1UL << \fBI2C_CR1_ANFOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ANFOFF\fP   \fBI2C_CR1_ANFOFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST_Msk\fP   (0x1UL << \fBI2C_CR1_SWRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST\fP   \fBI2C_CR1_SWRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TXDMAEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TXDMAEN_Msk\fP   (0x1UL << \fBI2C_CR1_TXDMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TXDMAEN\fP   \fBI2C_CR1_TXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_RXDMAEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_RXDMAEN_Msk\fP   (0x1UL << \fBI2C_CR1_RXDMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_RXDMAEN\fP   \fBI2C_CR1_RXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SBC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SBC_Msk\fP   (0x1UL << \fBI2C_CR1_SBC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SBC\fP   \fBI2C_CR1_SBC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH_Msk\fP   (0x1UL << \fBI2C_CR1_NOSTRETCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH\fP   \fBI2C_CR1_NOSTRETCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_WUPEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_WUPEN_Msk\fP   (0x1UL << \fBI2C_CR1_WUPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_WUPEN\fP   \fBI2C_CR1_WUPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_GCEN_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_GCEN_Msk\fP   (0x1UL << \fBI2C_CR1_GCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_GCEN\fP   \fBI2C_CR1_GCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBHEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBHEN_Msk\fP   (0x1UL << \fBI2C_CR1_SMBHEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBHEN\fP   \fBI2C_CR1_SMBHEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBDEN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBDEN_Msk\fP   (0x1UL << \fBI2C_CR1_SMBDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBDEN\fP   \fBI2C_CR1_SMBDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERTEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERTEN_Msk\fP   (0x1UL << \fBI2C_CR1_ALERTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERTEN\fP   \fBI2C_CR1_ALERTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PECEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PECEN_Msk\fP   (0x1UL << \fBI2C_CR1_PECEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PECEN\fP   \fBI2C_CR1_PECEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_SADD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_SADD_Msk\fP   (0x3FFUL << \fBI2C_CR2_SADD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_SADD\fP   \fBI2C_CR2_SADD_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_RD_WRN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_RD_WRN_Msk\fP   (0x1UL << \fBI2C_CR2_RD_WRN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_RD_WRN\fP   \fBI2C_CR2_RD_WRN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ADD10_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ADD10_Msk\fP   (0x1UL << \fBI2C_CR2_ADD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ADD10\fP   \fBI2C_CR2_ADD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_HEAD10R_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_HEAD10R_Msk\fP   (0x1UL << \fBI2C_CR2_HEAD10R_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_HEAD10R\fP   \fBI2C_CR2_HEAD10R_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_START_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_START_Msk\fP   (0x1UL << \fBI2C_CR2_START_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_START\fP   \fBI2C_CR2_START_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_STOP_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_STOP_Msk\fP   (0x1UL << \fBI2C_CR2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_STOP\fP   \fBI2C_CR2_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_NACK_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_NACK_Msk\fP   (0x1UL << \fBI2C_CR2_NACK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_NACK\fP   \fBI2C_CR2_NACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_NBYTES_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_NBYTES_Msk\fP   (0xFFUL << \fBI2C_CR2_NBYTES_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_NBYTES\fP   \fBI2C_CR2_NBYTES_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_RELOAD_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_RELOAD_Msk\fP   (0x1UL << \fBI2C_CR2_RELOAD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_RELOAD\fP   \fBI2C_CR2_RELOAD_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_AUTOEND_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_AUTOEND_Msk\fP   (0x1UL << \fBI2C_CR2_AUTOEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_AUTOEND\fP   \fBI2C_CR2_AUTOEND_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_PECBYTE_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_PECBYTE_Msk\fP   (0x1UL << \fBI2C_CR2_PECBYTE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_PECBYTE\fP   \fBI2C_CR2_PECBYTE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1_Msk\fP   (0x3FFUL << \fBI2C_OAR1_OA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1\fP   \fBI2C_OAR1_OA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1MODE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1MODE_Msk\fP   (0x1UL << \fBI2C_OAR1_OA1MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1MODE\fP   \fBI2C_OAR1_OA1MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1EN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1EN_Msk\fP   (0x1UL << \fBI2C_OAR1_OA1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1EN\fP   \fBI2C_OAR1_OA1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2_Msk\fP   (0x7FUL << \fBI2C_OAR2_OA2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2\fP   \fBI2C_OAR2_OA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MSK_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MSK_Msk\fP   (0x7UL << \fBI2C_OAR2_OA2MSK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MSK\fP   \fBI2C_OAR2_OA2MSK_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2NOMASK\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK01_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK01_Msk\fP   (0x1UL << \fBI2C_OAR2_OA2MASK01_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK01\fP   \fBI2C_OAR2_OA2MASK01_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK02_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK02_Msk\fP   (0x1UL << \fBI2C_OAR2_OA2MASK02_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK02\fP   \fBI2C_OAR2_OA2MASK02_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK03_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK03_Msk\fP   (0x3UL << \fBI2C_OAR2_OA2MASK03_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK03\fP   \fBI2C_OAR2_OA2MASK03_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK04_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK04_Msk\fP   (0x1UL << \fBI2C_OAR2_OA2MASK04_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK04\fP   \fBI2C_OAR2_OA2MASK04_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK05_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK05_Msk\fP   (0x5UL << \fBI2C_OAR2_OA2MASK05_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK05\fP   \fBI2C_OAR2_OA2MASK05_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK06_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK06_Msk\fP   (0x3UL << \fBI2C_OAR2_OA2MASK06_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK06\fP   \fBI2C_OAR2_OA2MASK06_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK07_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK07_Msk\fP   (0x7UL << \fBI2C_OAR2_OA2MASK07_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK07\fP   \fBI2C_OAR2_OA2MASK07_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2EN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2EN_Msk\fP   (0x1UL << \fBI2C_OAR2_OA2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2EN\fP   \fBI2C_OAR2_OA2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLL_Msk\fP   (0xFFUL << \fBI2C_TIMINGR_SCLL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLL\fP   \fBI2C_TIMINGR_SCLL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLH_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLH_Msk\fP   (0xFFUL << \fBI2C_TIMINGR_SCLH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLH\fP   \fBI2C_TIMINGR_SCLH_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SDADEL_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SDADEL_Msk\fP   (0xFUL << \fBI2C_TIMINGR_SDADEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SDADEL\fP   \fBI2C_TIMINGR_SDADEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLDEL_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLDEL_Msk\fP   (0xFUL << \fBI2C_TIMINGR_SCLDEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLDEL\fP   \fBI2C_TIMINGR_SCLDEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_PRESC_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_PRESC_Msk\fP   (0xFUL << \fBI2C_TIMINGR_PRESC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_PRESC\fP   \fBI2C_TIMINGR_PRESC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMEOUTA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMEOUTA_Msk\fP   (0xFFFUL << \fBI2C_TIMEOUTR_TIMEOUTA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMEOUTA\fP   \fBI2C_TIMEOUTR_TIMEOUTA_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIDLE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIDLE_Msk\fP   (0x1UL << \fBI2C_TIMEOUTR_TIDLE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIDLE\fP   \fBI2C_TIMEOUTR_TIDLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMOUTEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMOUTEN_Msk\fP   (0x1UL << \fBI2C_TIMEOUTR_TIMOUTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMOUTEN\fP   \fBI2C_TIMEOUTR_TIMOUTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMEOUTB_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMEOUTB_Msk\fP   (0xFFFUL << \fBI2C_TIMEOUTR_TIMEOUTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMEOUTB\fP   \fBI2C_TIMEOUTR_TIMEOUTB_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TEXTEN_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TEXTEN_Msk\fP   (0x1UL << \fBI2C_TIMEOUTR_TEXTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TEXTEN\fP   \fBI2C_TIMEOUTR_TEXTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TXE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TXE_Msk\fP   (0x1UL << \fBI2C_ISR_TXE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TXE\fP   \fBI2C_ISR_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TXIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TXIS_Msk\fP   (0x1UL << \fBI2C_ISR_TXIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TXIS\fP   \fBI2C_ISR_TXIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_RXNE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_RXNE_Msk\fP   (0x1UL << \fBI2C_ISR_RXNE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_RXNE\fP   \fBI2C_ISR_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ADDR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ADDR_Msk\fP   (0x1UL << \fBI2C_ISR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ADDR\fP   \fBI2C_ISR_ADDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_NACKF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_NACKF_Msk\fP   (0x1UL << \fBI2C_ISR_NACKF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_NACKF\fP   \fBI2C_ISR_NACKF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_STOPF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_STOPF_Msk\fP   (0x1UL << \fBI2C_ISR_STOPF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_STOPF\fP   \fBI2C_ISR_STOPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TC_Msk\fP   (0x1UL << \fBI2C_ISR_TC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TC\fP   \fBI2C_ISR_TC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TCR_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TCR_Msk\fP   (0x1UL << \fBI2C_ISR_TCR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TCR\fP   \fBI2C_ISR_TCR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_BERR_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_BERR_Msk\fP   (0x1UL << \fBI2C_ISR_BERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_BERR\fP   \fBI2C_ISR_BERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ARLO_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ARLO_Msk\fP   (0x1UL << \fBI2C_ISR_ARLO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ARLO\fP   \fBI2C_ISR_ARLO_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_OVR_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_OVR_Msk\fP   (0x1UL << \fBI2C_ISR_OVR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_OVR\fP   \fBI2C_ISR_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_PECERR_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_PECERR_Msk\fP   (0x1UL << \fBI2C_ISR_PECERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_PECERR\fP   \fBI2C_ISR_PECERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TIMEOUT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TIMEOUT_Msk\fP   (0x1UL << \fBI2C_ISR_TIMEOUT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TIMEOUT\fP   \fBI2C_ISR_TIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ALERT_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ALERT_Msk\fP   (0x1UL << \fBI2C_ISR_ALERT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ALERT\fP   \fBI2C_ISR_ALERT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_BUSY_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_BUSY_Msk\fP   (0x1UL << \fBI2C_ISR_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_BUSY\fP   \fBI2C_ISR_BUSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_DIR_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_DIR_Msk\fP   (0x1UL << \fBI2C_ISR_DIR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_DIR\fP   \fBI2C_ISR_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ADDCODE_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ADDCODE_Msk\fP   (0x7FUL << \fBI2C_ISR_ADDCODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ADDCODE\fP   \fBI2C_ISR_ADDCODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ADDRCF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ADDRCF_Msk\fP   (0x1UL << \fBI2C_ICR_ADDRCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ADDRCF\fP   \fBI2C_ICR_ADDRCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_NACKCF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_NACKCF_Msk\fP   (0x1UL << \fBI2C_ICR_NACKCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_NACKCF\fP   \fBI2C_ICR_NACKCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_STOPCF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_STOPCF_Msk\fP   (0x1UL << \fBI2C_ICR_STOPCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_STOPCF\fP   \fBI2C_ICR_STOPCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_BERRCF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_BERRCF_Msk\fP   (0x1UL << \fBI2C_ICR_BERRCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_BERRCF\fP   \fBI2C_ICR_BERRCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ARLOCF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ARLOCF_Msk\fP   (0x1UL << \fBI2C_ICR_ARLOCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ARLOCF\fP   \fBI2C_ICR_ARLOCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_OVRCF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_OVRCF_Msk\fP   (0x1UL << \fBI2C_ICR_OVRCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_OVRCF\fP   \fBI2C_ICR_OVRCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_PECCF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_PECCF_Msk\fP   (0x1UL << \fBI2C_ICR_PECCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_PECCF\fP   \fBI2C_ICR_PECCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_TIMOUTCF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_TIMOUTCF_Msk\fP   (0x1UL << \fBI2C_ICR_TIMOUTCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_TIMOUTCF\fP   \fBI2C_ICR_TIMOUTCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ALERTCF_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ALERTCF_Msk\fP   (0x1UL << \fBI2C_ICR_ALERTCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ALERTCF\fP   \fBI2C_ICR_ALERTCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_PECR_PEC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_PECR_PEC_Msk\fP   (0xFFUL << \fBI2C_PECR_PEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_PECR_PEC\fP   \fBI2C_PECR_PEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_RXDR_RXDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_RXDR_RXDATA_Msk\fP   (0xFFUL << \fBI2C_RXDR_RXDATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_RXDR_RXDATA\fP   \fBI2C_RXDR_RXDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TXDR_TXDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_TXDR_TXDATA_Msk\fP   (0xFFUL << \fBI2C_TXDR_TXDATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TXDR_TXDATA\fP   \fBI2C_TXDR_TXDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY_Msk\fP   (0xFFFFUL << \fBIWDG_KR_KEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY\fP   \fBIWDG_KR_KEY_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_Msk\fP   (0x7UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR\fP   \fBIWDG_PR_PR_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_0\fP   (0x1UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_1\fP   (0x2UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_2\fP   (0x4UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL_Msk\fP   (0xFFFUL << \fBIWDG_RLR_RL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL\fP   \fBIWDG_RLR_RL_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU_Msk\fP   (0x1UL << \fBIWDG_SR_PVU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU\fP   \fBIWDG_SR_PVU_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU_Msk\fP   (0x1UL << \fBIWDG_SR_RVU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU\fP   \fBIWDG_SR_RVU_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_SR_WVU_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_WVU_Msk\fP   (0x1UL << \fBIWDG_SR_WVU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_WVU\fP   \fBIWDG_SR_WVU_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_WINR_WIN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_WINR_WIN_Msk\fP   (0xFFFUL << \fBIWDG_WINR_WIN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_WINR_WIN\fP   \fBIWDG_WINR_WIN_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPMS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPMS_Msk\fP   (0x7UL << \fBPWR_CR1_LPMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPMS\fP   \fBPWR_CR1_LPMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPMS_0\fP   (0x1UL << \fBPWR_CR1_LPMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPMS_1\fP   (0x2UL << \fBPWR_CR1_LPMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_STOP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_STOP_Msk\fP   (0x1UL << \fBPWR_CR1_FPD_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_STOP\fP   \fBPWR_CR1_FPD_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_LPRUN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_LPRUN_Msk\fP   (0x1UL << \fBPWR_CR1_FPD_LPRUN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_LPRUN\fP   \fBPWR_CR1_FPD_LPRUN_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_LPSLP_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_LPSLP_Msk\fP   (0x1UL << \fBPWR_CR1_FPD_LPSLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_LPSLP\fP   \fBPWR_CR1_FPD_LPSLP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR1_DBP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_DBP_Msk\fP   (0x1UL << \fBPWR_CR1_DBP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_DBP\fP   \fBPWR_CR1_DBP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR1_VOS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_VOS_Msk\fP   (0x3UL << \fBPWR_CR1_VOS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_VOS\fP   \fBPWR_CR1_VOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR1_VOS_0\fP   (0x1UL << \fBPWR_CR1_VOS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_VOS_1\fP   (0x2UL << \fBPWR_CR1_VOS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPR_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPR_Msk\fP   (0x1UL << \fBPWR_CR1_LPR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPR\fP   \fBPWR_CR1_LPR_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP_Msk\fP   (0x2BUL << \fBPWR_CR3_EWUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP\fP   \fBPWR_CR3_EWUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP1_Msk\fP   (0x1UL << \fBPWR_CR3_EWUP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP1\fP   \fBPWR_CR3_EWUP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP2_Msk\fP   (0x1UL << \fBPWR_CR3_EWUP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP2\fP   \fBPWR_CR3_EWUP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP4_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP4_Msk\fP   (0x1UL << \fBPWR_CR3_EWUP4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP4\fP   \fBPWR_CR3_EWUP4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP6_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP6_Msk\fP   (0x1UL << \fBPWR_CR3_EWUP6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP6\fP   \fBPWR_CR3_EWUP6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR3_APC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_APC_Msk\fP   (0x1UL << \fBPWR_CR3_APC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_APC\fP   \fBPWR_CR3_APC_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EIWUL_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EIWUL_Msk\fP   (0x1UL << \fBPWR_CR3_EIWUL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EIWUL\fP   \fBPWR_CR3_EIWUL_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP_Msk\fP   (0x2BUL << \fBPWR_CR4_WP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP\fP   \fBPWR_CR4_WP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP1_Msk\fP   (0x1UL << \fBPWR_CR4_WP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP1\fP   \fBPWR_CR4_WP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP2_Msk\fP   (0x1UL << \fBPWR_CR4_WP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP2\fP   \fBPWR_CR4_WP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP4_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP4_Msk\fP   (0x1UL << \fBPWR_CR4_WP4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP4\fP   \fBPWR_CR4_WP4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP6_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP6_Msk\fP   (0x1UL << \fBPWR_CR4_WP6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP6\fP   \fBPWR_CR4_WP6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR4_VBE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_VBE_Msk\fP   (0x1UL << \fBPWR_CR4_VBE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_VBE\fP   \fBPWR_CR4_VBE_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR4_VBRS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_VBRS_Msk\fP   (0x1UL << \fBPWR_CR4_VBRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_VBRS\fP   \fBPWR_CR4_VBRS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF_Msk\fP   (0x2BUL << \fBPWR_SR1_WUF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF\fP   \fBPWR_SR1_WUF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF1_Msk\fP   (0x1UL << \fBPWR_SR1_WUF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF1\fP   \fBPWR_SR1_WUF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF2_Msk\fP   (0x1UL << \fBPWR_SR1_WUF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF2\fP   \fBPWR_SR1_WUF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF4_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF4_Msk\fP   (0x1UL << \fBPWR_SR1_WUF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF4\fP   \fBPWR_SR1_WUF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF6_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF6_Msk\fP   (0x1UL << \fBPWR_SR1_WUF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF6\fP   \fBPWR_SR1_WUF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR1_SBF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_SBF_Msk\fP   (0x1UL << \fBPWR_SR1_SBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_SBF\fP   \fBPWR_SR1_SBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUFI_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUFI_Msk\fP   (0x1UL << \fBPWR_SR1_WUFI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUFI\fP   \fBPWR_SR1_WUFI_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR2_FLASH_RDY_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_FLASH_RDY_Msk\fP   (0x1UL << \fBPWR_SR2_FLASH_RDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_FLASH_RDY\fP   \fBPWR_SR2_FLASH_RDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR2_REGLPS_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_REGLPS_Msk\fP   (0x1UL << \fBPWR_SR2_REGLPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_REGLPS\fP   \fBPWR_SR2_REGLPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR2_REGLPF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_REGLPF_Msk\fP   (0x1UL << \fBPWR_SR2_REGLPF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_REGLPF\fP   \fBPWR_SR2_REGLPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR2_VOSF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_VOSF_Msk\fP   (0x1UL << \fBPWR_SR2_VOSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_VOSF\fP   \fBPWR_SR2_VOSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF_Msk\fP   (0x2BUL << \fBPWR_SCR_CWUF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF\fP   \fBPWR_SCR_CWUF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF1_Msk\fP   (0x1UL << \fBPWR_SCR_CWUF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF1\fP   \fBPWR_SCR_CWUF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF2_Msk\fP   (0x1UL << \fBPWR_SCR_CWUF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF2\fP   \fBPWR_SCR_CWUF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF4_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF4_Msk\fP   (0x1UL << \fBPWR_SCR_CWUF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF4\fP   \fBPWR_SCR_CWUF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF6_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF6_Msk\fP   (0x1UL << \fBPWR_SCR_CWUF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF6\fP   \fBPWR_SCR_CWUF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CSBF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CSBF_Msk\fP   (0x1UL << \fBPWR_SCR_CSBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CSBF\fP   \fBPWR_SCR_CSBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU0_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU0\fP   \fBPWR_PUCRA_PU0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU1_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU1\fP   \fBPWR_PUCRA_PU1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU2_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU2\fP   \fBPWR_PUCRA_PU2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU3_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU3\fP   \fBPWR_PUCRA_PU3_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU4_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU4\fP   \fBPWR_PUCRA_PU4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU5_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU5\fP   \fBPWR_PUCRA_PU5_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU6_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU6\fP   \fBPWR_PUCRA_PU6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU7_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU7\fP   \fBPWR_PUCRA_PU7_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU8_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU8\fP   \fBPWR_PUCRA_PU8_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU9_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU9\fP   \fBPWR_PUCRA_PU9_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU10_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU10\fP   \fBPWR_PUCRA_PU10_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU11_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU11\fP   \fBPWR_PUCRA_PU11_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU12_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU12\fP   \fBPWR_PUCRA_PU12_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU13_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU13\fP   \fBPWR_PUCRA_PU13_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU14_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU14\fP   \fBPWR_PUCRA_PU14_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU15_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU15\fP   \fBPWR_PUCRA_PU15_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD0_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD0\fP   \fBPWR_PDCRA_PD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD1_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD1\fP   \fBPWR_PDCRA_PD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD2_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD2\fP   \fBPWR_PDCRA_PD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD3_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD3\fP   \fBPWR_PDCRA_PD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD4_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD4\fP   \fBPWR_PDCRA_PD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD5_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD5\fP   \fBPWR_PDCRA_PD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD6_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD6\fP   \fBPWR_PDCRA_PD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD7_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD7\fP   \fBPWR_PDCRA_PD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD8_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD8\fP   \fBPWR_PDCRA_PD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD9_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD9\fP   \fBPWR_PDCRA_PD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD10_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD10\fP   \fBPWR_PDCRA_PD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD11_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD11\fP   \fBPWR_PDCRA_PD11_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD12_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD12\fP   \fBPWR_PDCRA_PD12_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD13_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD13\fP   \fBPWR_PDCRA_PD13_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD14_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD14\fP   \fBPWR_PDCRA_PD14_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD15_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD15\fP   \fBPWR_PDCRA_PD15_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU0_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU0\fP   \fBPWR_PUCRB_PU0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU1_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU1\fP   \fBPWR_PUCRB_PU1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU2_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU2\fP   \fBPWR_PUCRB_PU2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU3_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU3\fP   \fBPWR_PUCRB_PU3_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU4_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU4\fP   \fBPWR_PUCRB_PU4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU5_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU5\fP   \fBPWR_PUCRB_PU5_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU6_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU6\fP   \fBPWR_PUCRB_PU6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU7_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU7\fP   \fBPWR_PUCRB_PU7_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU8_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU8\fP   \fBPWR_PUCRB_PU8_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU9_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU9\fP   \fBPWR_PUCRB_PU9_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU10_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU10\fP   \fBPWR_PUCRB_PU10_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU11_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU11\fP   \fBPWR_PUCRB_PU11_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU12_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU12\fP   \fBPWR_PUCRB_PU12_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU13_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU13\fP   \fBPWR_PUCRB_PU13_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU14_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU14\fP   \fBPWR_PUCRB_PU14_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU15_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU15\fP   \fBPWR_PUCRB_PU15_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD0_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD0\fP   \fBPWR_PDCRB_PD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD1_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD1\fP   \fBPWR_PDCRB_PD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD2_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD2\fP   \fBPWR_PDCRB_PD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD3_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD3\fP   \fBPWR_PDCRB_PD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD4_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD4\fP   \fBPWR_PDCRB_PD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD5_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD5\fP   \fBPWR_PDCRB_PD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD6_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD6\fP   \fBPWR_PDCRB_PD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD7_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD7\fP   \fBPWR_PDCRB_PD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD8_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD8\fP   \fBPWR_PDCRB_PD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD9_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD9\fP   \fBPWR_PDCRB_PD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD10_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD10\fP   \fBPWR_PDCRB_PD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD11_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD11\fP   \fBPWR_PDCRB_PD11_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD12_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD12\fP   \fBPWR_PDCRB_PD12_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD13_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD13\fP   \fBPWR_PDCRB_PD13_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD14_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD14\fP   \fBPWR_PDCRB_PD14_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD15_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD15\fP   \fBPWR_PDCRB_PD15_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU6_Msk\fP   (0x1UL << \fBPWR_PUCRC_PU6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU6\fP   \fBPWR_PUCRC_PU6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU7_Msk\fP   (0x1UL << \fBPWR_PUCRC_PU7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU7\fP   \fBPWR_PUCRC_PU7_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU13_Msk\fP   (0x1UL << \fBPWR_PUCRC_PU13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU13\fP   \fBPWR_PUCRC_PU13_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU14_Msk\fP   (0x1UL << \fBPWR_PUCRC_PU14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU14\fP   \fBPWR_PUCRC_PU14_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU15_Msk\fP   (0x1UL << \fBPWR_PUCRC_PU15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU15\fP   \fBPWR_PUCRC_PU15_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD6_Msk\fP   (0x1UL << \fBPWR_PDCRC_PD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD6\fP   \fBPWR_PDCRC_PD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD7_Msk\fP   (0x1UL << \fBPWR_PDCRC_PD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD7\fP   \fBPWR_PDCRC_PD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD13_Msk\fP   (0x1UL << \fBPWR_PDCRC_PD13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD13\fP   \fBPWR_PDCRC_PD13_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD14_Msk\fP   (0x1UL << \fBPWR_PDCRC_PD14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD14\fP   \fBPWR_PDCRC_PD14_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD15_Msk\fP   (0x1UL << \fBPWR_PDCRC_PD15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD15\fP   \fBPWR_PDCRC_PD15_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU0_Msk\fP   (0x1UL << \fBPWR_PUCRD_PU0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU0\fP   \fBPWR_PUCRD_PU0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU1_Msk\fP   (0x1UL << \fBPWR_PUCRD_PU1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU1\fP   \fBPWR_PUCRD_PU1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU2_Msk\fP   (0x1UL << \fBPWR_PUCRD_PU2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU2\fP   \fBPWR_PUCRD_PU2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU3_Msk\fP   (0x1UL << \fBPWR_PUCRD_PU3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU3\fP   \fBPWR_PUCRD_PU3_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD0_Msk\fP   (0x1UL << \fBPWR_PDCRD_PD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD0\fP   \fBPWR_PDCRD_PD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD1_Msk\fP   (0x1UL << \fBPWR_PDCRD_PD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD1\fP   \fBPWR_PDCRD_PD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD2_Msk\fP   (0x1UL << \fBPWR_PDCRD_PD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD2\fP   \fBPWR_PDCRD_PD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD3_Msk\fP   (0x1UL << \fBPWR_PDCRD_PD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD3\fP   \fBPWR_PDCRD_PD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU0_Msk\fP   (0x1UL << \fBPWR_PUCRF_PU0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU0\fP   \fBPWR_PUCRF_PU0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU1_Msk\fP   (0x1UL << \fBPWR_PUCRF_PU1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU1\fP   \fBPWR_PUCRF_PU1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU2_Msk\fP   (0x1UL << \fBPWR_PUCRF_PU2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU2\fP   \fBPWR_PUCRF_PU2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD0_Msk\fP   (0x1UL << \fBPWR_PDCRF_PD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD0\fP   \fBPWR_PDCRF_PD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD1_Msk\fP   (0x1UL << \fBPWR_PDCRF_PD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD1\fP   \fBPWR_PDCRF_PD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD2_Msk\fP   (0x1UL << \fBPWR_PDCRF_PD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD2\fP   \fBPWR_PDCRF_PD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION_Msk\fP   (0x1UL << \fBRCC_CR_HSION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION\fP   \fBRCC_CR_HSION_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIKERON_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIKERON_Msk\fP   (0x1UL << \fBRCC_CR_HSIKERON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIKERON\fP   \fBRCC_CR_HSIKERON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY_Msk\fP   (0x1UL << \fBRCC_CR_HSIRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY\fP   \fBRCC_CR_HSIRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIDIV_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIDIV_Msk\fP   (0x7UL << \fBRCC_CR_HSIDIV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIDIV\fP   \fBRCC_CR_HSIDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIDIV_0\fP   (0x1UL << \fBRCC_CR_HSIDIV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIDIV_1\fP   (0x2UL << \fBRCC_CR_HSIDIV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIDIV_2\fP   (0x4UL << \fBRCC_CR_HSIDIV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON_Msk\fP   (0x1UL << \fBRCC_CR_HSEON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON\fP   \fBRCC_CR_HSEON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY_Msk\fP   (0x1UL << \fBRCC_CR_HSERDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY\fP   \fBRCC_CR_HSERDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP_Msk\fP   (0x1UL << \fBRCC_CR_HSEBYP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP\fP   \fBRCC_CR_HSEBYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON_Msk\fP   (0x1UL << \fBRCC_CR_CSSON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON\fP   \fBRCC_CR_CSSON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON_Msk\fP   (0x1UL << \fBRCC_CR_PLLON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON\fP   \fBRCC_CR_PLLON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY_Msk\fP   (0x1UL << \fBRCC_CR_PLLRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY\fP   \fBRCC_CR_PLLRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_Msk\fP   (0xFFUL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL\fP   \fBRCC_ICSCR_HSICAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_0\fP   (0x01UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_1\fP   (0x02UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_2\fP   (0x04UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_3\fP   (0x08UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_4\fP   (0x10UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_5\fP   (0x20UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_6\fP   (0x40UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_7\fP   (0x80UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_Msk\fP   (0x7FUL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM\fP   \fBRCC_ICSCR_HSITRIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_0\fP   (0x01UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_1\fP   (0x02UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_2\fP   (0x04UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_3\fP   (0x08UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_4\fP   (0x10UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_5\fP   (0x20UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_6\fP   (0x40UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_Msk\fP   (0x7UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW\fP   \fBRCC_CFGR_SW_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_0\fP   (0x1UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_1\fP   (0x2UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_2\fP   (0x4UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_Msk\fP   (0x7UL << \fBRCC_CFGR_SWS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS\fP   \fBRCC_CFGR_SWS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_0\fP   (0x1UL << \fBRCC_CFGR_SWS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_1\fP   (0x2UL << \fBRCC_CFGR_SWS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_2\fP   (0x4UL << \fBRCC_CFGR_SWS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_Msk\fP   (0xFUL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE\fP   \fBRCC_CFGR_HPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_0\fP   (0x1UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_1\fP   (0x2UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_2\fP   (0x4UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_3\fP   (0x8UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE_Msk\fP   (0x7UL << \fBRCC_CFGR_PPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE\fP   \fBRCC_CFGR_PPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE_0\fP   (0x1UL << \fBRCC_CFGR_PPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE_1\fP   (0x2UL << \fBRCC_CFGR_PPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE_2\fP   (0x4UL << \fBRCC_CFGR_PPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_Msk\fP   (0x7UL << \fBRCC_CFGR_MCOSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL\fP   \fBRCC_CFGR_MCOSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_0\fP   (0x1UL << \fBRCC_CFGR_MCOSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_1\fP   (0x2UL << \fBRCC_CFGR_MCOSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_2\fP   (0x4UL << \fBRCC_CFGR_MCOSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOPRE_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOPRE_Msk\fP   (0x7UL << \fBRCC_CFGR_MCOPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOPRE\fP   \fBRCC_CFGR_MCOPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOPRE_0\fP   (0x1UL << \fBRCC_CFGR_MCOPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOPRE_1\fP   (0x2UL << \fBRCC_CFGR_MCOPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOPRE_2\fP   (0x4UL << \fBRCC_CFGR_MCOPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_Msk\fP   (0x3UL << \fBRCC_PLLCFGR_PLLSRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC\fP   \fBRCC_PLLCFGR_PLLSRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_0\fP   (0x1UL << \fBRCC_PLLCFGR_PLLSRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_1\fP   (0x2UL << \fBRCC_PLLCFGR_PLLSRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_NONE\fP   (0x00000000UL)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSI_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSI_Msk\fP   (0x1UL << \fBRCC_PLLCFGR_PLLSRC_HSI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSI\fP   \fBRCC_PLLCFGR_PLLSRC_HSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSE_Msk\fP   (0x3UL << \fBRCC_PLLCFGR_PLLSRC_HSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSE\fP   \fBRCC_PLLCFGR_PLLSRC_HSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_Msk\fP   (0x7UL << \fBRCC_PLLCFGR_PLLM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM\fP   \fBRCC_PLLCFGR_PLLM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_0\fP   (0x1UL << \fBRCC_PLLCFGR_PLLM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_1\fP   (0x2UL << \fBRCC_PLLCFGR_PLLM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_2\fP   (0x4UL << \fBRCC_PLLCFGR_PLLM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_Msk\fP   (0x7FUL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN\fP   \fBRCC_PLLCFGR_PLLN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_0\fP   (0x01UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_1\fP   (0x02UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_2\fP   (0x04UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_3\fP   (0x08UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_4\fP   (0x10UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_5\fP   (0x20UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_6\fP   (0x40UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLPEN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLPEN_Msk\fP   (0x1UL << \fBRCC_PLLCFGR_PLLPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLPEN\fP   \fBRCC_PLLCFGR_PLLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_Msk\fP   (0x1FUL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP\fP   \fBRCC_PLLCFGR_PLLP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_0\fP   (0x01UL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_1\fP   (0x02UL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_2\fP   (0x04UL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_3\fP   (0x08UL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_4\fP   (0x10UL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLREN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLREN_Msk\fP   (0x1UL << \fBRCC_PLLCFGR_PLLREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLREN\fP   \fBRCC_PLLCFGR_PLLREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLR_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLR_Msk\fP   (0x7UL << \fBRCC_PLLCFGR_PLLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLR\fP   \fBRCC_PLLCFGR_PLLR_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLR_0\fP   (0x1UL << \fBRCC_PLLCFGR_PLLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLR_1\fP   (0x2UL << \fBRCC_PLLCFGR_PLLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLR_2\fP   (0x4UL << \fBRCC_PLLCFGR_PLLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_LSIRDYIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_LSIRDYIE_Msk\fP   (0x1UL << \fBRCC_CIER_LSIRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_LSIRDYIE\fP   \fBRCC_CIER_LSIRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIER_LSERDYIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_LSERDYIE_Msk\fP   (0x1UL << \fBRCC_CIER_LSERDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_LSERDYIE\fP   \fBRCC_CIER_LSERDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIER_HSIRDYIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_HSIRDYIE_Msk\fP   (0x1UL << \fBRCC_CIER_HSIRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_HSIRDYIE\fP   \fBRCC_CIER_HSIRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIER_HSERDYIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_HSERDYIE_Msk\fP   (0x1UL << \fBRCC_CIER_HSERDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_HSERDYIE\fP   \fBRCC_CIER_HSERDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIER_PLLRDYIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_PLLRDYIE_Msk\fP   (0x1UL << \fBRCC_CIER_PLLRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_PLLRDYIE\fP   \fBRCC_CIER_PLLRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSIRDYF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSIRDYF_Msk\fP   (0x1UL << \fBRCC_CIFR_LSIRDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSIRDYF\fP   \fBRCC_CIFR_LSIRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSERDYF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSERDYF_Msk\fP   (0x1UL << \fBRCC_CIFR_LSERDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSERDYF\fP   \fBRCC_CIFR_LSERDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_HSIRDYF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_HSIRDYF_Msk\fP   (0x1UL << \fBRCC_CIFR_HSIRDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_HSIRDYF\fP   \fBRCC_CIFR_HSIRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_HSERDYF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_HSERDYF_Msk\fP   (0x1UL << \fBRCC_CIFR_HSERDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_HSERDYF\fP   \fBRCC_CIFR_HSERDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_PLLRDYF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_PLLRDYF_Msk\fP   (0x1UL << \fBRCC_CIFR_PLLRDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_PLLRDYF\fP   \fBRCC_CIFR_PLLRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_CSSF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_CSSF_Msk\fP   (0x1UL << \fBRCC_CIFR_CSSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_CSSF\fP   \fBRCC_CIFR_CSSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSECSSF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSECSSF_Msk\fP   (0x1UL << \fBRCC_CIFR_LSECSSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSECSSF\fP   \fBRCC_CIFR_LSECSSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSIRDYC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSIRDYC_Msk\fP   (0x1UL << \fBRCC_CICR_LSIRDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSIRDYC\fP   \fBRCC_CICR_LSIRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSERDYC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSERDYC_Msk\fP   (0x1UL << \fBRCC_CICR_LSERDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSERDYC\fP   \fBRCC_CICR_LSERDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CICR_HSIRDYC_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_HSIRDYC_Msk\fP   (0x1UL << \fBRCC_CICR_HSIRDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_HSIRDYC\fP   \fBRCC_CICR_HSIRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CICR_HSERDYC_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_HSERDYC_Msk\fP   (0x1UL << \fBRCC_CICR_HSERDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_HSERDYC\fP   \fBRCC_CICR_HSERDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CICR_PLLRDYC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_PLLRDYC_Msk\fP   (0x1UL << \fBRCC_CICR_PLLRDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_PLLRDYC\fP   \fBRCC_CICR_PLLRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CICR_CSSC_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_CSSC_Msk\fP   (0x1UL << \fBRCC_CICR_CSSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_CSSC\fP   \fBRCC_CICR_CSSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSECSSC_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSECSSC_Msk\fP   (0x1UL << \fBRCC_CICR_LSECSSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSECSSC\fP   \fBRCC_CICR_LSECSSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOARST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOARST_Msk\fP   (0x1UL << \fBRCC_IOPRSTR_GPIOARST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOARST\fP   \fBRCC_IOPRSTR_GPIOARST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOBRST_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOBRST_Msk\fP   (0x1UL << \fBRCC_IOPRSTR_GPIOBRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOBRST\fP   \fBRCC_IOPRSTR_GPIOBRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOCRST_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOCRST_Msk\fP   (0x1UL << \fBRCC_IOPRSTR_GPIOCRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOCRST\fP   \fBRCC_IOPRSTR_GPIOCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIODRST_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIODRST_Msk\fP   (0x1UL << \fBRCC_IOPRSTR_GPIODRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIODRST\fP   \fBRCC_IOPRSTR_GPIODRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOFRST_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOFRST_Msk\fP   (0x1UL << \fBRCC_IOPRSTR_GPIOFRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOFRST\fP   \fBRCC_IOPRSTR_GPIOFRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_DMA1RST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_DMA1RST_Msk\fP   (0x1UL << \fBRCC_AHBRSTR_DMA1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_DMA1RST\fP   \fBRCC_AHBRSTR_DMA1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_FLASHRST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_FLASHRST_Msk\fP   (0x1UL << \fBRCC_AHBRSTR_FLASHRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_FLASHRST\fP   \fBRCC_AHBRSTR_FLASHRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_CRCRST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_CRCRST_Msk\fP   (0x1UL << \fBRCC_AHBRSTR_CRCRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_CRCRST\fP   \fBRCC_AHBRSTR_CRCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_TIM3RST_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_TIM3RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR1_TIM3RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_TIM3RST\fP   \fBRCC_APBRSTR1_TIM3RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_SPI2RST_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_SPI2RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR1_SPI2RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_SPI2RST\fP   \fBRCC_APBRSTR1_SPI2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_USART2RST_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_USART2RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR1_USART2RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_USART2RST\fP   \fBRCC_APBRSTR1_USART2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_I2C1RST_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_I2C1RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR1_I2C1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_I2C1RST\fP   \fBRCC_APBRSTR1_I2C1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_I2C2RST_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_I2C2RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR1_I2C2RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_I2C2RST\fP   \fBRCC_APBRSTR1_I2C2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_DBGRST_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_DBGRST_Msk\fP   (0x1UL << \fBRCC_APBRSTR1_DBGRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_DBGRST\fP   \fBRCC_APBRSTR1_DBGRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_PWRRST_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_PWRRST_Msk\fP   (0x1UL << \fBRCC_APBRSTR1_PWRRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_PWRRST\fP   \fBRCC_APBRSTR1_PWRRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_SYSCFGRST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_SYSCFGRST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_SYSCFGRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_SYSCFGRST\fP   \fBRCC_APBRSTR2_SYSCFGRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM1RST_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM1RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_TIM1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM1RST\fP   \fBRCC_APBRSTR2_TIM1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_SPI1RST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_SPI1RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_SPI1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_SPI1RST\fP   \fBRCC_APBRSTR2_SPI1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_USART1RST_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_USART1RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_USART1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_USART1RST\fP   \fBRCC_APBRSTR2_USART1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM14RST_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM14RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_TIM14RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM14RST\fP   \fBRCC_APBRSTR2_TIM14RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM16RST_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM16RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_TIM16RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM16RST\fP   \fBRCC_APBRSTR2_TIM16RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM17RST_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM17RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_TIM17RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM17RST\fP   \fBRCC_APBRSTR2_TIM17RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_ADCRST_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_ADCRST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_ADCRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_ADCRST\fP   \fBRCC_APBRSTR2_ADCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOAEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOAEN_Msk\fP   (0x1UL << \fBRCC_IOPENR_GPIOAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOAEN\fP   \fBRCC_IOPENR_GPIOAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOBEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOBEN_Msk\fP   (0x1UL << \fBRCC_IOPENR_GPIOBEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOBEN\fP   \fBRCC_IOPENR_GPIOBEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOCEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOCEN_Msk\fP   (0x1UL << \fBRCC_IOPENR_GPIOCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOCEN\fP   \fBRCC_IOPENR_GPIOCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIODEN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIODEN_Msk\fP   (0x1UL << \fBRCC_IOPENR_GPIODEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIODEN\fP   \fBRCC_IOPENR_GPIODEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOFEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOFEN_Msk\fP   (0x1UL << \fBRCC_IOPENR_GPIOFEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOFEN\fP   \fBRCC_IOPENR_GPIOFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_DMA1EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_DMA1EN_Msk\fP   (0x1UL << \fBRCC_AHBENR_DMA1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_DMA1EN\fP   \fBRCC_AHBENR_DMA1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_FLASHEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_FLASHEN_Msk\fP   (0x1UL << \fBRCC_AHBENR_FLASHEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_FLASHEN\fP   \fBRCC_AHBENR_FLASHEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_CRCEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_CRCEN_Msk\fP   (0x1UL << \fBRCC_AHBENR_CRCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_CRCEN\fP   \fBRCC_AHBENR_CRCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_TIM3EN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_TIM3EN_Msk\fP   (0x1UL << \fBRCC_APBENR1_TIM3EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_TIM3EN\fP   \fBRCC_APBENR1_TIM3EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_RTCAPBEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_RTCAPBEN_Msk\fP   (0x1UL << \fBRCC_APBENR1_RTCAPBEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_RTCAPBEN\fP   \fBRCC_APBENR1_RTCAPBEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_WWDGEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_WWDGEN_Msk\fP   (0x1UL << \fBRCC_APBENR1_WWDGEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_WWDGEN\fP   \fBRCC_APBENR1_WWDGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_SPI2EN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_SPI2EN_Msk\fP   (0x1UL << \fBRCC_APBENR1_SPI2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_SPI2EN\fP   \fBRCC_APBENR1_SPI2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_USART2EN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_USART2EN_Msk\fP   (0x1UL << \fBRCC_APBENR1_USART2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_USART2EN\fP   \fBRCC_APBENR1_USART2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_I2C1EN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_I2C1EN_Msk\fP   (0x1UL << \fBRCC_APBENR1_I2C1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_I2C1EN\fP   \fBRCC_APBENR1_I2C1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_I2C2EN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_I2C2EN_Msk\fP   (0x1UL << \fBRCC_APBENR1_I2C2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_I2C2EN\fP   \fBRCC_APBENR1_I2C2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_DBGEN_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_DBGEN_Msk\fP   (0x1UL << \fBRCC_APBENR1_DBGEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_DBGEN\fP   \fBRCC_APBENR1_DBGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_PWREN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_PWREN_Msk\fP   (0x1UL << \fBRCC_APBENR1_PWREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_PWREN\fP   \fBRCC_APBENR1_PWREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_SYSCFGEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_SYSCFGEN_Msk\fP   (0x1UL << \fBRCC_APBENR2_SYSCFGEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_SYSCFGEN\fP   \fBRCC_APBENR2_SYSCFGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM1EN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM1EN_Msk\fP   (0x1UL << \fBRCC_APBENR2_TIM1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM1EN\fP   \fBRCC_APBENR2_TIM1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_SPI1EN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_SPI1EN_Msk\fP   (0x1UL << \fBRCC_APBENR2_SPI1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_SPI1EN\fP   \fBRCC_APBENR2_SPI1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_USART1EN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_USART1EN_Msk\fP   (0x1UL << \fBRCC_APBENR2_USART1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_USART1EN\fP   \fBRCC_APBENR2_USART1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM14EN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM14EN_Msk\fP   (0x1UL << \fBRCC_APBENR2_TIM14EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM14EN\fP   \fBRCC_APBENR2_TIM14EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM16EN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM16EN_Msk\fP   (0x1UL << \fBRCC_APBENR2_TIM16EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM16EN\fP   \fBRCC_APBENR2_TIM16EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM17EN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM17EN_Msk\fP   (0x1UL << \fBRCC_APBENR2_TIM17EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM17EN\fP   \fBRCC_APBENR2_TIM17EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_ADCEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_ADCEN_Msk\fP   (0x1UL << \fBRCC_APBENR2_ADCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_ADCEN\fP   \fBRCC_APBENR2_ADCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOASMEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOASMEN_Msk\fP   (0x1UL << \fBRCC_IOPSMENR_GPIOASMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOASMEN\fP   \fBRCC_IOPSMENR_GPIOASMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOBSMEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOBSMEN_Msk\fP   (0x1UL << \fBRCC_IOPSMENR_GPIOBSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOBSMEN\fP   \fBRCC_IOPSMENR_GPIOBSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOCSMEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOCSMEN_Msk\fP   (0x1UL << \fBRCC_IOPSMENR_GPIOCSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOCSMEN\fP   \fBRCC_IOPSMENR_GPIOCSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIODSMEN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIODSMEN_Msk\fP   (0x1UL << \fBRCC_IOPSMENR_GPIODSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIODSMEN\fP   \fBRCC_IOPSMENR_GPIODSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOFSMEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOFSMEN_Msk\fP   (0x1UL << \fBRCC_IOPSMENR_GPIOFSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOFSMEN\fP   \fBRCC_IOPSMENR_GPIOFSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_DMA1SMEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_DMA1SMEN_Msk\fP   (0x1UL << \fBRCC_AHBSMENR_DMA1SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_DMA1SMEN\fP   \fBRCC_AHBSMENR_DMA1SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_FLASHSMEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_FLASHSMEN_Msk\fP   (0x1UL << \fBRCC_AHBSMENR_FLASHSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_FLASHSMEN\fP   \fBRCC_AHBSMENR_FLASHSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_SRAMSMEN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_SRAMSMEN_Msk\fP   (0x1UL << \fBRCC_AHBSMENR_SRAMSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_SRAMSMEN\fP   \fBRCC_AHBSMENR_SRAMSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_CRCSMEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_CRCSMEN_Msk\fP   (0x1UL << \fBRCC_AHBSMENR_CRCSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_CRCSMEN\fP   \fBRCC_AHBSMENR_CRCSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_TIM3SMEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_TIM3SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_TIM3SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_TIM3SMEN\fP   \fBRCC_APBSMENR1_TIM3SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_RTCAPBSMEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_RTCAPBSMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_RTCAPBSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_RTCAPBSMEN\fP   \fBRCC_APBSMENR1_RTCAPBSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_WWDGSMEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_WWDGSMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_WWDGSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_WWDGSMEN\fP   \fBRCC_APBSMENR1_WWDGSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_SPI2SMEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_SPI2SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_SPI2SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_SPI2SMEN\fP   \fBRCC_APBSMENR1_SPI2SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_USART2SMEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_USART2SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_USART2SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_USART2SMEN\fP   \fBRCC_APBSMENR1_USART2SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_I2C1SMEN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_I2C1SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_I2C1SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_I2C1SMEN\fP   \fBRCC_APBSMENR1_I2C1SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_I2C2SMEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_I2C2SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_I2C2SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_I2C2SMEN\fP   \fBRCC_APBSMENR1_I2C2SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_DBGSMEN_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_DBGSMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_DBGSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_DBGSMEN\fP   \fBRCC_APBSMENR1_DBGSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_PWRSMEN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_PWRSMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_PWRSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_PWRSMEN\fP   \fBRCC_APBSMENR1_PWRSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_SYSCFGSMEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_SYSCFGSMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_SYSCFGSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_SYSCFGSMEN\fP   \fBRCC_APBSMENR2_SYSCFGSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM1SMEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM1SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_TIM1SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM1SMEN\fP   \fBRCC_APBSMENR2_TIM1SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_SPI1SMEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_SPI1SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_SPI1SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_SPI1SMEN\fP   \fBRCC_APBSMENR2_SPI1SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_USART1SMEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_USART1SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_USART1SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_USART1SMEN\fP   \fBRCC_APBSMENR2_USART1SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM14SMEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM14SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_TIM14SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM14SMEN\fP   \fBRCC_APBSMENR2_TIM14SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM16SMEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM16SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_TIM16SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM16SMEN\fP   \fBRCC_APBSMENR2_TIM16SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM17SMEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM17SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_TIM17SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM17SMEN\fP   \fBRCC_APBSMENR2_TIM17SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_ADCSMEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_ADCSMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_ADCSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_ADCSMEN\fP   \fBRCC_APBSMENR2_ADCSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_USART1SEL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_USART1SEL_Msk\fP   (0x3UL << \fBRCC_CCIPR_USART1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_USART1SEL\fP   \fBRCC_CCIPR_USART1SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_USART1SEL_0\fP   (0x1UL << \fBRCC_CCIPR_USART1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_USART1SEL_1\fP   (0x2UL << \fBRCC_CCIPR_USART1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2C1SEL_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2C1SEL_Msk\fP   (0x3UL << \fBRCC_CCIPR_I2C1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2C1SEL\fP   \fBRCC_CCIPR_I2C1SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2C1SEL_0\fP   (0x1UL << \fBRCC_CCIPR_I2C1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2C1SEL_1\fP   (0x2UL << \fBRCC_CCIPR_I2C1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2S1SEL_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2S1SEL_Msk\fP   (0x3UL << \fBRCC_CCIPR_I2S1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2S1SEL\fP   \fBRCC_CCIPR_I2S1SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2S1SEL_0\fP   (0x1UL << \fBRCC_CCIPR_I2S1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2S1SEL_1\fP   (0x2UL << \fBRCC_CCIPR_I2S1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_ADCSEL_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_ADCSEL_Msk\fP   (0x3UL << \fBRCC_CCIPR_ADCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_ADCSEL\fP   \fBRCC_CCIPR_ADCSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_ADCSEL_0\fP   (0x1UL << \fBRCC_CCIPR_ADCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_ADCSEL_1\fP   (0x2UL << \fBRCC_CCIPR_ADCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON_Msk\fP   (0x1UL << \fBRCC_BDCR_LSEON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON\fP   \fBRCC_BDCR_LSEON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY_Msk\fP   (0x1UL << \fBRCC_BDCR_LSERDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY\fP   \fBRCC_BDCR_LSERDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP_Msk\fP   (0x1UL << \fBRCC_BDCR_LSEBYP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP\fP   \fBRCC_BDCR_LSEBYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEDRV_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEDRV_Msk\fP   (0x3UL << \fBRCC_BDCR_LSEDRV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEDRV\fP   \fBRCC_BDCR_LSEDRV_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEDRV_0\fP   (0x1UL << \fBRCC_BDCR_LSEDRV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEDRV_1\fP   (0x2UL << \fBRCC_BDCR_LSEDRV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSECSSON_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSECSSON_Msk\fP   (0x1UL << \fBRCC_BDCR_LSECSSON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSECSSON\fP   \fBRCC_BDCR_LSECSSON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSECSSD_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSECSSD_Msk\fP   (0x1UL << \fBRCC_BDCR_LSECSSD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSECSSD\fP   \fBRCC_BDCR_LSECSSD_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_Msk\fP   (0x3UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL\fP   \fBRCC_BDCR_RTCSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_0\fP   (0x1UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_1\fP   (0x2UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN_Msk\fP   (0x1UL << \fBRCC_BDCR_RTCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN\fP   \fBRCC_BDCR_RTCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST_Msk\fP   (0x1UL << \fBRCC_BDCR_BDRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST\fP   \fBRCC_BDCR_BDRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSCOEN_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSCOEN_Msk\fP   (0x1UL << \fBRCC_BDCR_LSCOEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSCOEN\fP   \fBRCC_BDCR_LSCOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSCOSEL_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSCOSEL_Msk\fP   (0x1UL << \fBRCC_BDCR_LSCOSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSCOSEL\fP   \fBRCC_BDCR_LSCOSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION_Msk\fP   (0x1UL << \fBRCC_CSR_LSION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION\fP   \fBRCC_CSR_LSION_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY_Msk\fP   (0x1UL << \fBRCC_CSR_LSIRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY\fP   \fBRCC_CSR_LSIRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF_Msk\fP   (0x1UL << \fBRCC_CSR_RMVF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF\fP   \fBRCC_CSR_RMVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_OBLRSTF_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_OBLRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_OBLRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_OBLRSTF\fP   \fBRCC_CSR_OBLRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_PINRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF\fP   \fBRCC_CSR_PINRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PWRRSTF_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PWRRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_PWRRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PWRRSTF\fP   \fBRCC_CSR_PWRRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_SFTRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF\fP   \fBRCC_CSR_SFTRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_IWDGRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF\fP   \fBRCC_CSR_IWDGRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_WWDGRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF\fP   \fBRCC_CSR_WWDGRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_LPWRRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF\fP   \fBRCC_CSR_LPWRRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_WAKEUP_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBRTC_BACKUP_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_PM_Msk\fP   (0x1UL << \fBRTC_TR_PM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_PM\fP   \fBRTC_TR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_Msk\fP   (0x3UL << \fBRTC_TR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT\fP   \fBRTC_TR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_0\fP   (0x1UL << \fBRTC_TR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_1\fP   (0x2UL << \fBRTC_TR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_Msk\fP   (0xFUL << \fBRTC_TR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU\fP   \fBRTC_TR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_0\fP   (0x1UL << \fBRTC_TR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_1\fP   (0x2UL << \fBRTC_TR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_2\fP   (0x4UL << \fBRTC_TR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_3\fP   (0x8UL << \fBRTC_TR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_Msk\fP   (0x7UL << \fBRTC_TR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT\fP   \fBRTC_TR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_0\fP   (0x1UL << \fBRTC_TR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_1\fP   (0x2UL << \fBRTC_TR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_2\fP   (0x4UL << \fBRTC_TR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_Msk\fP   (0xFUL << \fBRTC_TR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU\fP   \fBRTC_TR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_0\fP   (0x1UL << \fBRTC_TR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_1\fP   (0x2UL << \fBRTC_TR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_2\fP   (0x4UL << \fBRTC_TR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_3\fP   (0x8UL << \fBRTC_TR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_Msk\fP   (0x7UL << \fBRTC_TR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST\fP   \fBRTC_TR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_0\fP   (0x1UL << \fBRTC_TR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_1\fP   (0x2UL << \fBRTC_TR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_2\fP   (0x4UL << \fBRTC_TR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_Msk\fP   (0xFUL << \fBRTC_TR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU\fP   \fBRTC_TR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_0\fP   (0x1UL << \fBRTC_TR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_1\fP   (0x2UL << \fBRTC_TR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_2\fP   (0x4UL << \fBRTC_TR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_3\fP   (0x8UL << \fBRTC_TR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_Msk\fP   (0xFUL << \fBRTC_DR_YT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT\fP   \fBRTC_DR_YT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_0\fP   (0x1UL << \fBRTC_DR_YT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_1\fP   (0x2UL << \fBRTC_DR_YT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_2\fP   (0x4UL << \fBRTC_DR_YT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_3\fP   (0x8UL << \fBRTC_DR_YT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_Msk\fP   (0xFUL << \fBRTC_DR_YU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU\fP   \fBRTC_DR_YU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_0\fP   (0x1UL << \fBRTC_DR_YU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_1\fP   (0x2UL << \fBRTC_DR_YU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_2\fP   (0x4UL << \fBRTC_DR_YU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_3\fP   (0x8UL << \fBRTC_DR_YU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_Msk\fP   (0x7UL << \fBRTC_DR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU\fP   \fBRTC_DR_WDU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_0\fP   (0x1UL << \fBRTC_DR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_1\fP   (0x2UL << \fBRTC_DR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_2\fP   (0x4UL << \fBRTC_DR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MT_Msk\fP   (0x1UL << \fBRTC_DR_MT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MT\fP   \fBRTC_DR_MT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_Msk\fP   (0xFUL << \fBRTC_DR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU\fP   \fBRTC_DR_MU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_0\fP   (0x1UL << \fBRTC_DR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_1\fP   (0x2UL << \fBRTC_DR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_2\fP   (0x4UL << \fBRTC_DR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_3\fP   (0x8UL << \fBRTC_DR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_Msk\fP   (0x3UL << \fBRTC_DR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT\fP   \fBRTC_DR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_0\fP   (0x1UL << \fBRTC_DR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_1\fP   (0x2UL << \fBRTC_DR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_Msk\fP   (0xFUL << \fBRTC_DR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU\fP   \fBRTC_DR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_0\fP   (0x1UL << \fBRTC_DR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_1\fP   (0x2UL << \fBRTC_DR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_2\fP   (0x4UL << \fBRTC_DR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_3\fP   (0x8UL << \fBRTC_DR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_SSR_SS_Msk\fP   (0xFFFFUL << \fBRTC_SSR_SS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SSR_SS\fP   \fBRTC_SSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_RECALPF_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_RECALPF_Msk\fP   (0x1UL << \fBRTC_ICSR_RECALPF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_RECALPF\fP   \fBRTC_ICSR_RECALPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INIT_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INIT_Msk\fP   (0x1UL << \fBRTC_ICSR_INIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INIT\fP   \fBRTC_ICSR_INIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INITF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INITF_Msk\fP   (0x1UL << \fBRTC_ICSR_INITF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INITF\fP   \fBRTC_ICSR_INITF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_RSF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_RSF_Msk\fP   (0x1UL << \fBRTC_ICSR_RSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_RSF\fP   \fBRTC_ICSR_RSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INITS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INITS_Msk\fP   (0x1UL << \fBRTC_ICSR_INITS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INITS\fP   \fBRTC_ICSR_INITS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_SHPF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_SHPF_Msk\fP   (0x1UL << \fBRTC_ICSR_SHPF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_SHPF\fP   \fBRTC_ICSR_SHPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_WUTWF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_WUTWF_Msk\fP   (0x1UL << \fBRTC_ICSR_WUTWF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_WUTWF\fP   \fBRTC_ICSR_WUTWF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_ALRBWF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_ALRBWF_Msk\fP   (0x1UL << \fBRTC_ICSR_ALRBWF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_ALRBWF\fP   \fBRTC_ICSR_ALRBWF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_ALRAWF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_ALRAWF_Msk\fP   (0x1UL << \fBRTC_ICSR_ALRAWF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_ALRAWF\fP   \fBRTC_ICSR_ALRAWF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_A_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_A_Msk\fP   (0x7FUL << \fBRTC_PRER_PREDIV_A_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_A\fP   \fBRTC_PRER_PREDIV_A_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_S_Msk\fP   (0x7FFFUL << \fBRTC_PRER_PREDIV_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_S\fP   \fBRTC_PRER_PREDIV_S_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_WUTR_WUT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_WUTR_WUT_Msk\fP   (0xFFFFUL << \fBRTC_WUTR_WUT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_WUTR_WUT\fP   \fBRTC_WUTR_WUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_OUT2EN_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OUT2EN_Msk\fP   (0x1UL << \fBRTC_CR_OUT2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OUT2EN\fP   \fBRTC_CR_OUT2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPALRM_TYPE_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPALRM_TYPE_Msk\fP   (0x1UL << \fBRTC_CR_TAMPALRM_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPALRM_TYPE\fP   \fBRTC_CR_TAMPALRM_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPALRM_PU_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPALRM_PU_Msk\fP   (0x1UL << \fBRTC_CR_TAMPALRM_PU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPALRM_PU\fP   \fBRTC_CR_TAMPALRM_PU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPOE_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPOE_Msk\fP   (0x1UL << \fBRTC_CR_TAMPOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPOE\fP   \fBRTC_CR_TAMPOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPTS_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPTS_Msk\fP   (0x1UL << \fBRTC_CR_TAMPTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPTS\fP   \fBRTC_CR_TAMPTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ITSE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ITSE_Msk\fP   (0x1UL << \fBRTC_CR_ITSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ITSE\fP   \fBRTC_CR_ITSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_COE_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COE_Msk\fP   (0x1UL << \fBRTC_CR_COE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COE\fP   \fBRTC_CR_COE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_Msk\fP   (0x3UL << \fBRTC_CR_OSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL\fP   \fBRTC_CR_OSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_0\fP   (0x1UL << \fBRTC_CR_OSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_1\fP   (0x2UL << \fBRTC_CR_OSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_POL_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_POL_Msk\fP   (0x1UL << \fBRTC_CR_POL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_POL\fP   \fBRTC_CR_POL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_COSEL_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COSEL_Msk\fP   (0x1UL << \fBRTC_CR_COSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COSEL\fP   \fBRTC_CR_COSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_BKP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BKP_Msk\fP   (0x1UL << \fBRTC_CR_BKP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BKP\fP   \fBRTC_CR_BKP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_SUB1H_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_SUB1H_Msk\fP   (0x1UL << \fBRTC_CR_SUB1H_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_SUB1H\fP   \fBRTC_CR_SUB1H_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ADD1H_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ADD1H_Msk\fP   (0x1UL << \fBRTC_CR_ADD1H_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ADD1H\fP   \fBRTC_CR_ADD1H_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSIE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSIE_Msk\fP   (0x1UL << \fBRTC_CR_TSIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSIE\fP   \fBRTC_CR_TSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTIE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTIE_Msk\fP   (0x1UL << \fBRTC_CR_WUTIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTIE\fP   \fBRTC_CR_WUTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBIE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBIE_Msk\fP   (0x1UL << \fBRTC_CR_ALRBIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBIE\fP   \fBRTC_CR_ALRBIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAIE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAIE_Msk\fP   (0x1UL << \fBRTC_CR_ALRAIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAIE\fP   \fBRTC_CR_ALRAIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSE_Msk\fP   (0x1UL << \fBRTC_CR_TSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSE\fP   \fBRTC_CR_TSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTE_Msk\fP   (0x1UL << \fBRTC_CR_WUTE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTE\fP   \fBRTC_CR_WUTE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBE_Msk\fP   (0x1UL << \fBRTC_CR_ALRBE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBE\fP   \fBRTC_CR_ALRBE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAE_Msk\fP   (0x1UL << \fBRTC_CR_ALRAE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAE\fP   \fBRTC_CR_ALRAE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_FMT_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_FMT_Msk\fP   (0x1UL << \fBRTC_CR_FMT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_FMT\fP   \fBRTC_CR_FMT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_BYPSHAD_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BYPSHAD_Msk\fP   (0x1UL << \fBRTC_CR_BYPSHAD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BYPSHAD\fP   \fBRTC_CR_BYPSHAD_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_REFCKON_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_REFCKON_Msk\fP   (0x1UL << \fBRTC_CR_REFCKON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_REFCKON\fP   \fBRTC_CR_REFCKON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSEDGE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSEDGE_Msk\fP   (0x1UL << \fBRTC_CR_TSEDGE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSEDGE\fP   \fBRTC_CR_TSEDGE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_Msk\fP   (0x7UL << \fBRTC_CR_WUCKSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL\fP   \fBRTC_CR_WUCKSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_0\fP   (0x1UL << \fBRTC_CR_WUCKSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_1\fP   (0x2UL << \fBRTC_CR_WUCKSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_2\fP   (0x4UL << \fBRTC_CR_WUCKSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_WPR_KEY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_WPR_KEY_Msk\fP   (0xFFUL << \fBRTC_WPR_KEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_WPR_KEY\fP   \fBRTC_WPR_KEY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALP_Msk\fP   (0x1UL << \fBRTC_CALR_CALP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALP\fP   \fBRTC_CALR_CALP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW8_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW8_Msk\fP   (0x1UL << \fBRTC_CALR_CALW8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW8\fP   \fBRTC_CALR_CALW8_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW16_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW16_Msk\fP   (0x1UL << \fBRTC_CALR_CALW16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW16\fP   \fBRTC_CALR_CALW16_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_Msk\fP   (0x1FFUL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM\fP   \fBRTC_CALR_CALM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_0\fP   (0x001UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_1\fP   (0x002UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_2\fP   (0x004UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_3\fP   (0x008UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_4\fP   (0x010UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_5\fP   (0x020UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_6\fP   (0x040UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_7\fP   (0x080UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_8\fP   (0x100UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_SUBFS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_SUBFS_Msk\fP   (0x7FFFUL << \fBRTC_SHIFTR_SUBFS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_SUBFS\fP   \fBRTC_SHIFTR_SUBFS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_ADD1S_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_ADD1S_Msk\fP   (0x1UL << \fBRTC_SHIFTR_ADD1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_ADD1S\fP   \fBRTC_SHIFTR_ADD1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_PM_Msk\fP   (0x1UL << \fBRTC_TSTR_PM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_PM\fP   \fBRTC_TSTR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_Msk\fP   (0x3UL << \fBRTC_TSTR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT\fP   \fBRTC_TSTR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_0\fP   (0x1UL << \fBRTC_TSTR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_1\fP   (0x2UL << \fBRTC_TSTR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_Msk\fP   (0xFUL << \fBRTC_TSTR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU\fP   \fBRTC_TSTR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_0\fP   (0x1UL << \fBRTC_TSTR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_1\fP   (0x2UL << \fBRTC_TSTR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_2\fP   (0x4UL << \fBRTC_TSTR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_3\fP   (0x8UL << \fBRTC_TSTR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_Msk\fP   (0x7UL << \fBRTC_TSTR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT\fP   \fBRTC_TSTR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_0\fP   (0x1UL << \fBRTC_TSTR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_1\fP   (0x2UL << \fBRTC_TSTR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_2\fP   (0x4UL << \fBRTC_TSTR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_Msk\fP   (0xFUL << \fBRTC_TSTR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU\fP   \fBRTC_TSTR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_0\fP   (0x1UL << \fBRTC_TSTR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_1\fP   (0x2UL << \fBRTC_TSTR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_2\fP   (0x4UL << \fBRTC_TSTR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_3\fP   (0x8UL << \fBRTC_TSTR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_Msk\fP   (0x7UL << \fBRTC_TSTR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST\fP   \fBRTC_TSTR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_0\fP   (0x1UL << \fBRTC_TSTR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_1\fP   (0x2UL << \fBRTC_TSTR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_2\fP   (0x4UL << \fBRTC_TSTR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_Msk\fP   (0xFUL << \fBRTC_TSTR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU\fP   \fBRTC_TSTR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_0\fP   (0x1UL << \fBRTC_TSTR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_1\fP   (0x2UL << \fBRTC_TSTR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_2\fP   (0x4UL << \fBRTC_TSTR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_3\fP   (0x8UL << \fBRTC_TSTR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_Msk\fP   (0x7UL << \fBRTC_TSDR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU\fP   \fBRTC_TSDR_WDU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_0\fP   (0x1UL << \fBRTC_TSDR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_1\fP   (0x2UL << \fBRTC_TSDR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_2\fP   (0x4UL << \fBRTC_TSDR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MT_Msk\fP   (0x1UL << \fBRTC_TSDR_MT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MT\fP   \fBRTC_TSDR_MT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_Msk\fP   (0xFUL << \fBRTC_TSDR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU\fP   \fBRTC_TSDR_MU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_0\fP   (0x1UL << \fBRTC_TSDR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_1\fP   (0x2UL << \fBRTC_TSDR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_2\fP   (0x4UL << \fBRTC_TSDR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_3\fP   (0x8UL << \fBRTC_TSDR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_Msk\fP   (0x3UL << \fBRTC_TSDR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT\fP   \fBRTC_TSDR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_0\fP   (0x1UL << \fBRTC_TSDR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_1\fP   (0x2UL << \fBRTC_TSDR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_Msk\fP   (0xFUL << \fBRTC_TSDR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU\fP   \fBRTC_TSDR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_0\fP   (0x1UL << \fBRTC_TSDR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_1\fP   (0x2UL << \fBRTC_TSDR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_2\fP   (0x4UL << \fBRTC_TSDR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_3\fP   (0x8UL << \fBRTC_TSDR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSSSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TSSSR_SS_Msk\fP   (0xFFFFUL << \fBRTC_TSSSR_SS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSSSR_SS\fP   \fBRTC_TSSSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK4_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK4_Msk\fP   (0x1UL << \fBRTC_ALRMAR_MSK4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK4\fP   \fBRTC_ALRMAR_MSK4_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_WDSEL_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_WDSEL_Msk\fP   (0x1UL << \fBRTC_ALRMAR_WDSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_WDSEL\fP   \fBRTC_ALRMAR_WDSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_Msk\fP   (0x3UL << \fBRTC_ALRMAR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT\fP   \fBRTC_ALRMAR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_0\fP   (0x1UL << \fBRTC_ALRMAR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_1\fP   (0x2UL << \fBRTC_ALRMAR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_Msk\fP   (0xFUL << \fBRTC_ALRMAR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU\fP   \fBRTC_ALRMAR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_0\fP   (0x1UL << \fBRTC_ALRMAR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_1\fP   (0x2UL << \fBRTC_ALRMAR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_2\fP   (0x4UL << \fBRTC_ALRMAR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_3\fP   (0x8UL << \fBRTC_ALRMAR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK3_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK3_Msk\fP   (0x1UL << \fBRTC_ALRMAR_MSK3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK3\fP   \fBRTC_ALRMAR_MSK3_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_PM_Msk\fP   (0x1UL << \fBRTC_ALRMAR_PM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_PM\fP   \fBRTC_ALRMAR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_Msk\fP   (0x3UL << \fBRTC_ALRMAR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT\fP   \fBRTC_ALRMAR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_0\fP   (0x1UL << \fBRTC_ALRMAR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_1\fP   (0x2UL << \fBRTC_ALRMAR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_Msk\fP   (0xFUL << \fBRTC_ALRMAR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU\fP   \fBRTC_ALRMAR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_0\fP   (0x1UL << \fBRTC_ALRMAR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_1\fP   (0x2UL << \fBRTC_ALRMAR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_2\fP   (0x4UL << \fBRTC_ALRMAR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_3\fP   (0x8UL << \fBRTC_ALRMAR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK2_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK2_Msk\fP   (0x1UL << \fBRTC_ALRMAR_MSK2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK2\fP   \fBRTC_ALRMAR_MSK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_Msk\fP   (0x7UL << \fBRTC_ALRMAR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT\fP   \fBRTC_ALRMAR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_0\fP   (0x1UL << \fBRTC_ALRMAR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_1\fP   (0x2UL << \fBRTC_ALRMAR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_2\fP   (0x4UL << \fBRTC_ALRMAR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_Msk\fP   (0xFUL << \fBRTC_ALRMAR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU\fP   \fBRTC_ALRMAR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_0\fP   (0x1UL << \fBRTC_ALRMAR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_1\fP   (0x2UL << \fBRTC_ALRMAR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_2\fP   (0x4UL << \fBRTC_ALRMAR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_3\fP   (0x8UL << \fBRTC_ALRMAR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK1_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK1_Msk\fP   (0x1UL << \fBRTC_ALRMAR_MSK1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK1\fP   \fBRTC_ALRMAR_MSK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_Msk\fP   (0x7UL << \fBRTC_ALRMAR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST\fP   \fBRTC_ALRMAR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_0\fP   (0x1UL << \fBRTC_ALRMAR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_1\fP   (0x2UL << \fBRTC_ALRMAR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_2\fP   (0x4UL << \fBRTC_ALRMAR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_Msk\fP   (0xFUL << \fBRTC_ALRMAR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU\fP   \fBRTC_ALRMAR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_0\fP   (0x1UL << \fBRTC_ALRMAR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_1\fP   (0x2UL << \fBRTC_ALRMAR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_2\fP   (0x4UL << \fBRTC_ALRMAR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_3\fP   (0x8UL << \fBRTC_ALRMAR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_Msk\fP   (0xFUL << \fBRTC_ALRMASSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS\fP   \fBRTC_ALRMASSR_MASKSS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_0\fP   (0x1UL << \fBRTC_ALRMASSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_1\fP   (0x2UL << \fBRTC_ALRMASSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_2\fP   (0x4UL << \fBRTC_ALRMASSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_3\fP   (0x8UL << \fBRTC_ALRMASSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_SS_Msk\fP   (0x7FFFUL << \fBRTC_ALRMASSR_SS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_SS\fP   \fBRTC_ALRMASSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK4_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK4_Msk\fP   (0x1UL << \fBRTC_ALRMBR_MSK4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK4\fP   \fBRTC_ALRMBR_MSK4_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_WDSEL_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_WDSEL_Msk\fP   (0x1UL << \fBRTC_ALRMBR_WDSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_WDSEL\fP   \fBRTC_ALRMBR_WDSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_Msk\fP   (0x3UL << \fBRTC_ALRMBR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT\fP   \fBRTC_ALRMBR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_0\fP   (0x1UL << \fBRTC_ALRMBR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_1\fP   (0x2UL << \fBRTC_ALRMBR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_Msk\fP   (0xFUL << \fBRTC_ALRMBR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU\fP   \fBRTC_ALRMBR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_0\fP   (0x1UL << \fBRTC_ALRMBR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_1\fP   (0x2UL << \fBRTC_ALRMBR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_2\fP   (0x4UL << \fBRTC_ALRMBR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_3\fP   (0x8UL << \fBRTC_ALRMBR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK3_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK3_Msk\fP   (0x1UL << \fBRTC_ALRMBR_MSK3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK3\fP   \fBRTC_ALRMBR_MSK3_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_PM_Msk\fP   (0x1UL << \fBRTC_ALRMBR_PM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_PM\fP   \fBRTC_ALRMBR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_Msk\fP   (0x3UL << \fBRTC_ALRMBR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT\fP   \fBRTC_ALRMBR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_0\fP   (0x1UL << \fBRTC_ALRMBR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_1\fP   (0x2UL << \fBRTC_ALRMBR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_Msk\fP   (0xFUL << \fBRTC_ALRMBR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU\fP   \fBRTC_ALRMBR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_0\fP   (0x1UL << \fBRTC_ALRMBR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_1\fP   (0x2UL << \fBRTC_ALRMBR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_2\fP   (0x4UL << \fBRTC_ALRMBR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_3\fP   (0x8UL << \fBRTC_ALRMBR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK2_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK2_Msk\fP   (0x1UL << \fBRTC_ALRMBR_MSK2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK2\fP   \fBRTC_ALRMBR_MSK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_Msk\fP   (0x7UL << \fBRTC_ALRMBR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT\fP   \fBRTC_ALRMBR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_0\fP   (0x1UL << \fBRTC_ALRMBR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_1\fP   (0x2UL << \fBRTC_ALRMBR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_2\fP   (0x4UL << \fBRTC_ALRMBR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_Msk\fP   (0xFUL << \fBRTC_ALRMBR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU\fP   \fBRTC_ALRMBR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_0\fP   (0x1UL << \fBRTC_ALRMBR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_1\fP   (0x2UL << \fBRTC_ALRMBR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_2\fP   (0x4UL << \fBRTC_ALRMBR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_3\fP   (0x8UL << \fBRTC_ALRMBR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK1_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK1_Msk\fP   (0x1UL << \fBRTC_ALRMBR_MSK1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK1\fP   \fBRTC_ALRMBR_MSK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_Msk\fP   (0x7UL << \fBRTC_ALRMBR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST\fP   \fBRTC_ALRMBR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_0\fP   (0x1UL << \fBRTC_ALRMBR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_1\fP   (0x2UL << \fBRTC_ALRMBR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_2\fP   (0x4UL << \fBRTC_ALRMBR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_Msk\fP   (0xFUL << \fBRTC_ALRMBR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU\fP   \fBRTC_ALRMBR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_0\fP   (0x1UL << \fBRTC_ALRMBR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_1\fP   (0x2UL << \fBRTC_ALRMBR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_2\fP   (0x4UL << \fBRTC_ALRMBR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_3\fP   (0x8UL << \fBRTC_ALRMBR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_Msk\fP   (0xFUL << \fBRTC_ALRMBSSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS\fP   \fBRTC_ALRMBSSR_MASKSS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_0\fP   (0x1UL << \fBRTC_ALRMBSSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_1\fP   (0x2UL << \fBRTC_ALRMBSSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_2\fP   (0x4UL << \fBRTC_ALRMBSSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_3\fP   (0x8UL << \fBRTC_ALRMBSSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_SS_Msk\fP   (0x7FFFUL << \fBRTC_ALRMBSSR_SS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_SS\fP   \fBRTC_ALRMBSSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SR_ITSF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_SR_ITSF_Msk\fP   (0x1UL << \fBRTC_SR_ITSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SR_ITSF\fP   \fBRTC_SR_ITSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SR_TSOVF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_SR_TSOVF_Msk\fP   (0x1UL << \fBRTC_SR_TSOVF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SR_TSOVF\fP   \fBRTC_SR_TSOVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SR_TSF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_SR_TSF_Msk\fP   (0x1UL << \fBRTC_SR_TSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SR_TSF\fP   \fBRTC_SR_TSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SR_WUTF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_SR_WUTF_Msk\fP   (0x1UL << \fBRTC_SR_WUTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SR_WUTF\fP   \fBRTC_SR_WUTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SR_ALRBF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_SR_ALRBF_Msk\fP   (0x1UL << \fBRTC_SR_ALRBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SR_ALRBF\fP   \fBRTC_SR_ALRBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SR_ALRAF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_SR_ALRAF_Msk\fP   (0x1UL << \fBRTC_SR_ALRAF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SR_ALRAF\fP   \fBRTC_SR_ALRAF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ITSMF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ITSMF_Msk\fP   (0x1UL << \fBRTC_MISR_ITSMF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ITSMF\fP   \fBRTC_MISR_ITSMF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_MISR_TSOVMF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_TSOVMF_Msk\fP   (0x1UL << \fBRTC_MISR_TSOVMF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_TSOVMF\fP   \fBRTC_MISR_TSOVMF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_MISR_TSMF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_TSMF_Msk\fP   (0x1UL << \fBRTC_MISR_TSMF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_TSMF\fP   \fBRTC_MISR_TSMF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_MISR_WUTMF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_WUTMF_Msk\fP   (0x1UL << \fBRTC_MISR_WUTMF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_WUTMF\fP   \fBRTC_MISR_WUTMF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ALRBMF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ALRBMF_Msk\fP   (0x1UL << \fBRTC_MISR_ALRBMF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ALRBMF\fP   \fBRTC_MISR_ALRBMF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ALRAMF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ALRAMF_Msk\fP   (0x1UL << \fBRTC_MISR_ALRAMF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ALRAMF\fP   \fBRTC_MISR_ALRAMF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CITSF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CITSF_Msk\fP   (0x1UL << \fBRTC_SCR_CITSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CITSF\fP   \fBRTC_SCR_CITSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CTSOVF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CTSOVF_Msk\fP   (0x1UL << \fBRTC_SCR_CTSOVF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CTSOVF\fP   \fBRTC_SCR_CTSOVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CTSF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CTSF_Msk\fP   (0x1UL << \fBRTC_SCR_CTSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CTSF\fP   \fBRTC_SCR_CTSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CWUTF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CWUTF_Msk\fP   (0x1UL << \fBRTC_SCR_CWUTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CWUTF\fP   \fBRTC_SCR_CWUTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CALRBF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CALRBF_Msk\fP   (0x1UL << \fBRTC_SCR_CALRBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CALRBF\fP   \fBRTC_SCR_CALRBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CALRAF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CALRAF_Msk\fP   (0x1UL << \fBRTC_SCR_CALRAF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CALRAF\fP   \fBRTC_SCR_CALRAF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_TAMP1E_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_TAMP1E_Msk\fP   (0x1UL << \fBTAMP_CR1_TAMP1E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_TAMP1E\fP   \fBTAMP_CR1_TAMP1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_TAMP2E_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_TAMP2E_Msk\fP   (0x1UL << \fBTAMP_CR1_TAMP2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_TAMP2E\fP   \fBTAMP_CR1_TAMP2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP3E_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP3E_Msk\fP   (0x1UL << \fBTAMP_CR1_ITAMP3E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP3E\fP   \fBTAMP_CR1_ITAMP3E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP4E_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP4E_Msk\fP   (0x1UL << \fBTAMP_CR1_ITAMP4E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP4E\fP   \fBTAMP_CR1_ITAMP4E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP5E_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP5E_Msk\fP   (0x1UL << \fBTAMP_CR1_ITAMP5E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP5E\fP   \fBTAMP_CR1_ITAMP5E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP6E_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP6E_Msk\fP   (0x1UL << \fBTAMP_CR1_ITAMP6E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP6E\fP   \fBTAMP_CR1_ITAMP6E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1NOERASE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1NOERASE_Msk\fP   (0x1UL << \fBTAMP_CR2_TAMP1NOERASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1NOERASE\fP   \fBTAMP_CR2_TAMP1NOERASE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2NOERASE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2NOERASE_Msk\fP   (0x1UL << \fBTAMP_CR2_TAMP2NOERASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2NOERASE\fP   \fBTAMP_CR2_TAMP2NOERASE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1MSK_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1MSK_Msk\fP   (0x1UL << \fBTAMP_CR2_TAMP1MSK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1MSK\fP   \fBTAMP_CR2_TAMP1MSK_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2MSK_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2MSK_Msk\fP   (0x1UL << \fBTAMP_CR2_TAMP2MSK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2MSK\fP   \fBTAMP_CR2_TAMP2MSK_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1TRG_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1TRG_Msk\fP   (0x1UL << \fBTAMP_CR2_TAMP1TRG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1TRG\fP   \fBTAMP_CR2_TAMP1TRG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2TRG_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2TRG_Msk\fP   (0x1UL << \fBTAMP_CR2_TAMP2TRG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2TRG\fP   \fBTAMP_CR2_TAMP2TRG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFREQ_0\fP   0x00000001U"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFREQ_1\fP   0x00000002U"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFREQ_2\fP   0x00000004U"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFREQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFREQ_Msk\fP   (0x7UL << \fBTAMP_FLTCR_TAMPFREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFREQ\fP   \fBTAMP_FLTCR_TAMPFREQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFLT_0\fP   0x00000008U"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFLT_1\fP   0x00000010U"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFLT_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFLT_Msk\fP   (0x3UL << \fBTAMP_FLTCR_TAMPFLT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFLT\fP   \fBTAMP_FLTCR_TAMPFLT_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPRCH_0\fP   0x00000020U"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPRCH_1\fP   0x00000040U"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPRCH_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPRCH_Msk\fP   (0x3UL << \fBTAMP_FLTCR_TAMPPRCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPRCH\fP   \fBTAMP_FLTCR_TAMPPRCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPUDIS_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPUDIS_Msk\fP   (0x1UL << \fBTAMP_FLTCR_TAMPPUDIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPUDIS\fP   \fBTAMP_FLTCR_TAMPPUDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_IER_TAMP1IE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_TAMP1IE_Msk\fP   (0x1UL << \fBTAMP_IER_TAMP1IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_TAMP1IE\fP   \fBTAMP_IER_TAMP1IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_IER_TAMP2IE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_TAMP2IE_Msk\fP   (0x1UL << \fBTAMP_IER_TAMP2IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_TAMP2IE\fP   \fBTAMP_IER_TAMP2IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP3IE_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP3IE_Msk\fP   (0x1UL << \fBTAMP_IER_ITAMP3IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP3IE\fP   \fBTAMP_IER_ITAMP3IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP4IE_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP4IE_Msk\fP   (0x1UL << \fBTAMP_IER_ITAMP4IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP4IE\fP   \fBTAMP_IER_ITAMP4IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP5IE_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP5IE_Msk\fP   (0x1UL << \fBTAMP_IER_ITAMP5IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP5IE\fP   \fBTAMP_IER_ITAMP5IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP6IE_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP6IE_Msk\fP   (0x1UL << \fBTAMP_IER_ITAMP6IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP6IE\fP   \fBTAMP_IER_ITAMP6IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SR_TAMP1F_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_TAMP1F_Msk\fP   (0x1UL << \fBTAMP_SR_TAMP1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_TAMP1F\fP   \fBTAMP_SR_TAMP1F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SR_TAMP2F_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_TAMP2F_Msk\fP   (0x1UL << \fBTAMP_SR_TAMP2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_TAMP2F\fP   \fBTAMP_SR_TAMP2F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP3F_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP3F_Msk\fP   (0x1UL << \fBTAMP_SR_ITAMP3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP3F\fP   \fBTAMP_SR_ITAMP3F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP4F_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP4F_Msk\fP   (0x1UL << \fBTAMP_SR_ITAMP4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP4F\fP   \fBTAMP_SR_ITAMP4F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP5F_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP5F_Msk\fP   (0x1UL << \fBTAMP_SR_ITAMP5F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP5F\fP   \fBTAMP_SR_ITAMP5F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP6F_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP6F_Msk\fP   (0x1UL << \fBTAMP_SR_ITAMP6F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP6F\fP   \fBTAMP_SR_ITAMP6F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_TAMP1MF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_TAMP1MF_Msk\fP   (0x1UL << \fBTAMP_MISR_TAMP1MF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_TAMP1MF\fP   \fBTAMP_MISR_TAMP1MF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_TAMP2MF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_TAMP2MF_Msk\fP   (0x1UL << \fBTAMP_MISR_TAMP2MF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_TAMP2MF\fP   \fBTAMP_MISR_TAMP2MF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP3MF_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP3MF_Msk\fP   (0x1UL << \fBTAMP_MISR_ITAMP3MF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP3MF\fP   \fBTAMP_MISR_ITAMP3MF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP4MF_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP4MF_Msk\fP   (0x1UL << \fBTAMP_MISR_ITAMP4MF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP4MF\fP   \fBTAMP_MISR_ITAMP4MF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP5MF_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP5MF_Msk\fP   (0x1UL << \fBTAMP_MISR_ITAMP5MF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP5MF\fP   \fBTAMP_MISR_ITAMP5MF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP6MF_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP6MF_Msk\fP   (0x1UL << \fBTAMP_MISR_ITAMP6MF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP6MF\fP   \fBTAMP_MISR_ITAMP6MF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CTAMP1F_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CTAMP1F_Msk\fP   (0x1UL << \fBTAMP_SCR_CTAMP1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CTAMP1F\fP   \fBTAMP_SCR_CTAMP1F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CTAMP2F_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CTAMP2F_Msk\fP   (0x1UL << \fBTAMP_SCR_CTAMP2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CTAMP2F\fP   \fBTAMP_SCR_CTAMP2F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP3F_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP3F_Msk\fP   (0x1UL << \fBTAMP_SCR_CITAMP3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP3F\fP   \fBTAMP_SCR_CITAMP3F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP4F_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP4F_Msk\fP   (0x1UL << \fBTAMP_SCR_CITAMP4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP4F\fP   \fBTAMP_SCR_CITAMP4F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP5F_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP5F_Msk\fP   (0x1UL << \fBTAMP_SCR_CITAMP5F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP5F\fP   \fBTAMP_SCR_CITAMP5F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP6F_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP6F_Msk\fP   (0x1UL << \fBTAMP_SCR_CITAMP6F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP6F\fP   \fBTAMP_SCR_CITAMP6F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_BKP0R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP0R_Msk\fP   (0xFFFFFFFFUL << \fBTAMP_BKP0R_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP0R\fP   \fBTAMP_BKP0R_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_BKP1R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP1R_Msk\fP   (0xFFFFFFFFUL << \fBTAMP_BKP1R_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP1R\fP   \fBTAMP_BKP1R_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_BKP2R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP2R_Msk\fP   (0xFFFFFFFFUL << \fBTAMP_BKP2R_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP2R\fP   \fBTAMP_BKP2R_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_BKP3R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP3R_Msk\fP   (0xFFFFFFFFUL << \fBTAMP_BKP3R_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP3R\fP   \fBTAMP_BKP3R_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_BKP4R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP4R_Msk\fP   (0xFFFFFFFFUL << \fBTAMP_BKP4R_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP4R\fP   \fBTAMP_BKP4R_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2S_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA_Msk\fP   (0x1UL << \fBSPI_CR1_CPHA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA\fP   \fBSPI_CR1_CPHA_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL_Msk\fP   (0x1UL << \fBSPI_CR1_CPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL\fP   \fBSPI_CR1_CPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR_Msk\fP   (0x1UL << \fBSPI_CR1_MSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR\fP   \fBSPI_CR1_MSTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_Msk\fP   (0x7UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR\fP   \fBSPI_CR1_BR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_0\fP   (0x1UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_1\fP   (0x2UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_2\fP   (0x4UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE_Msk\fP   (0x1UL << \fBSPI_CR1_SPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE\fP   \fBSPI_CR1_SPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST_Msk\fP   (0x1UL << \fBSPI_CR1_LSBFIRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST\fP   \fBSPI_CR1_LSBFIRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI_Msk\fP   (0x1UL << \fBSPI_CR1_SSI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI\fP   \fBSPI_CR1_SSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM_Msk\fP   (0x1UL << \fBSPI_CR1_SSM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM\fP   \fBSPI_CR1_SSM_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY_Msk\fP   (0x1UL << \fBSPI_CR1_RXONLY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY\fP   \fBSPI_CR1_RXONLY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCL_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCL_Msk\fP   (0x1UL << \fBSPI_CR1_CRCL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCL\fP   \fBSPI_CR1_CRCL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT_Msk\fP   (0x1UL << \fBSPI_CR1_CRCNEXT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT\fP   \fBSPI_CR1_CRCNEXT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN_Msk\fP   (0x1UL << \fBSPI_CR1_CRCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN\fP   \fBSPI_CR1_CRCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE_Msk\fP   (0x1UL << \fBSPI_CR1_BIDIOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE\fP   \fBSPI_CR1_BIDIOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE_Msk\fP   (0x1UL << \fBSPI_CR1_BIDIMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE\fP   \fBSPI_CR1_BIDIMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN_Msk\fP   (0x1UL << \fBSPI_CR2_RXDMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN\fP   \fBSPI_CR2_RXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN_Msk\fP   (0x1UL << \fBSPI_CR2_TXDMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN\fP   \fBSPI_CR2_TXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE_Msk\fP   (0x1UL << \fBSPI_CR2_SSOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE\fP   \fBSPI_CR2_SSOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_NSSP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_NSSP_Msk\fP   (0x1UL << \fBSPI_CR2_NSSP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_NSSP\fP   \fBSPI_CR2_NSSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRF_Msk\fP   (0x1UL << \fBSPI_CR2_FRF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRF\fP   \fBSPI_CR2_FRF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE_Msk\fP   (0x1UL << \fBSPI_CR2_ERRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE\fP   \fBSPI_CR2_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE_Msk\fP   (0x1UL << \fBSPI_CR2_RXNEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE\fP   \fBSPI_CR2_RXNEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE_Msk\fP   (0x1UL << \fBSPI_CR2_TXEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE\fP   \fBSPI_CR2_TXEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_DS_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_DS_Msk\fP   (0xFUL << \fBSPI_CR2_DS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_DS\fP   \fBSPI_CR2_DS_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_DS_0\fP   (0x1UL << \fBSPI_CR2_DS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_DS_1\fP   (0x2UL << \fBSPI_CR2_DS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_DS_2\fP   (0x4UL << \fBSPI_CR2_DS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_DS_3\fP   (0x8UL << \fBSPI_CR2_DS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRXTH_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRXTH_Msk\fP   (0x1UL << \fBSPI_CR2_FRXTH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRXTH\fP   \fBSPI_CR2_FRXTH_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_LDMARX_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_LDMARX_Msk\fP   (0x1UL << \fBSPI_CR2_LDMARX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_LDMARX\fP   \fBSPI_CR2_LDMARX_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_LDMATX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_LDMATX_Msk\fP   (0x1UL << \fBSPI_CR2_LDMATX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_LDMATX\fP   \fBSPI_CR2_LDMATX_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE_Msk\fP   (0x1UL << \fBSPI_SR_RXNE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE\fP   \fBSPI_SR_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE_Msk\fP   (0x1UL << \fBSPI_SR_TXE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE\fP   \fBSPI_SR_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE_Msk\fP   (0x1UL << \fBSPI_SR_CHSIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE\fP   \fBSPI_SR_CHSIDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR_Msk\fP   (0x1UL << \fBSPI_SR_UDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR\fP   \fBSPI_SR_UDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR_Msk\fP   (0x1UL << \fBSPI_SR_CRCERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR\fP   \fBSPI_SR_CRCERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF_Msk\fP   (0x1UL << \fBSPI_SR_MODF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF\fP   \fBSPI_SR_MODF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR_Msk\fP   (0x1UL << \fBSPI_SR_OVR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR\fP   \fBSPI_SR_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY_Msk\fP   (0x1UL << \fBSPI_SR_BSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY\fP   \fBSPI_SR_BSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRE_Msk\fP   (0x1UL << \fBSPI_SR_FRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRE\fP   \fBSPI_SR_FRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRLVL_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRLVL_Msk\fP   (0x3UL << \fBSPI_SR_FRLVL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRLVL\fP   \fBSPI_SR_FRLVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRLVL_0\fP   (0x1UL << \fBSPI_SR_FRLVL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRLVL_1\fP   (0x2UL << \fBSPI_SR_FRLVL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FTLVL_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FTLVL_Msk\fP   (0x3UL << \fBSPI_SR_FTLVL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FTLVL\fP   \fBSPI_SR_FTLVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_FTLVL_0\fP   (0x1UL << \fBSPI_SR_FTLVL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FTLVL_1\fP   (0x2UL << \fBSPI_SR_FTLVL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR_Msk\fP   (0xFFFFUL << \fBSPI_DR_DR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR\fP   \fBSPI_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY_Msk\fP   (0xFFFFUL << \fBSPI_CRCPR_CRCPOLY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY\fP   \fBSPI_CRCPR_CRCPOLY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC_Msk\fP   (0xFFFFUL << \fBSPI_RXCRCR_RXCRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC\fP   \fBSPI_RXCRCR_RXCRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC_Msk\fP   (0xFFFFUL << \fBSPI_TXCRCR_TXCRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC\fP   \fBSPI_TXCRCR_TXCRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CHLEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CHLEN_Msk\fP   (0x1UL << \fBSPI_I2SCFGR_CHLEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CHLEN\fP   \fBSPI_I2SCFGR_CHLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_Msk\fP   (0x3UL << \fBSPI_I2SCFGR_DATLEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN\fP   \fBSPI_I2SCFGR_DATLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_0\fP   (0x1UL << \fBSPI_I2SCFGR_DATLEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_1\fP   (0x2UL << \fBSPI_I2SCFGR_DATLEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CKPOL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CKPOL_Msk\fP   (0x1UL << \fBSPI_I2SCFGR_CKPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CKPOL\fP   \fBSPI_I2SCFGR_CKPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_Msk\fP   (0x3UL << \fBSPI_I2SCFGR_I2SSTD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD\fP   \fBSPI_I2SCFGR_I2SSTD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_0\fP   (0x1UL << \fBSPI_I2SCFGR_I2SSTD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_1\fP   (0x2UL << \fBSPI_I2SCFGR_I2SSTD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_PCMSYNC_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_PCMSYNC_Msk\fP   (0x1UL << \fBSPI_I2SCFGR_PCMSYNC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_PCMSYNC\fP   \fBSPI_I2SCFGR_PCMSYNC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_Msk\fP   (0x3UL << \fBSPI_I2SCFGR_I2SCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG\fP   \fBSPI_I2SCFGR_I2SCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_0\fP   (0x1UL << \fBSPI_I2SCFGR_I2SCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_1\fP   (0x2UL << \fBSPI_I2SCFGR_I2SCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SE_Msk\fP   (0x1UL << \fBSPI_I2SCFGR_I2SE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SE\fP   \fBSPI_I2SCFGR_I2SE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD_Msk\fP   (0x1UL << \fBSPI_I2SCFGR_I2SMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD\fP   \fBSPI_I2SCFGR_I2SMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_ASTRTEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_ASTRTEN_Msk\fP   (0x1UL << \fBSPI_I2SCFGR_ASTRTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_ASTRTEN\fP   \fBSPI_I2SCFGR_ASTRTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_I2SDIV_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_I2SDIV_Msk\fP   (0xFFUL << \fBSPI_I2SPR_I2SDIV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_I2SDIV\fP   \fBSPI_I2SPR_I2SDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_ODD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_ODD_Msk\fP   (0x1UL << \fBSPI_I2SPR_ODD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_ODD\fP   \fBSPI_I2SPR_ODD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_MCKOE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_MCKOE_Msk\fP   (0x1UL << \fBSPI_I2SPR_MCKOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_MCKOE\fP   \fBSPI_I2SPR_MCKOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CDEN_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_MEM_MODE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_MEM_MODE_Msk\fP   (0x3UL << \fBSYSCFG_CFGR1_MEM_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_MEM_MODE\fP   \fBSYSCFG_CFGR1_MEM_MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_MEM_MODE_0\fP   (0x1UL << \fBSYSCFG_CFGR1_MEM_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_MEM_MODE_1\fP   (0x2UL << \fBSYSCFG_CFGR1_MEM_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_PA11_RMP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_PA11_RMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_PA11_RMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_PA11_RMP\fP   \fBSYSCFG_CFGR1_PA11_RMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_PA12_RMP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_PA12_RMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_PA12_RMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_PA12_RMP\fP   \fBSYSCFG_CFGR1_PA12_RMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_POL_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_POL_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_IR_POL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_POL\fP   \fBSYSCFG_CFGR1_IR_POL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_MOD_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_MOD_Msk\fP   (0x3UL << \fBSYSCFG_CFGR1_IR_MOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_MOD\fP   \fBSYSCFG_CFGR1_IR_MOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_MOD_0\fP   (0x1UL << \fBSYSCFG_CFGR1_IR_MOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_MOD_1\fP   (0x2UL << \fBSYSCFG_CFGR1_IR_MOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_BOOSTEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_BOOSTEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_BOOSTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_BOOSTEN\fP   \fBSYSCFG_CFGR1_BOOSTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB6_FMP_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB6_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C_PB6_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB6_FMP\fP   \fBSYSCFG_CFGR1_I2C_PB6_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB7_FMP_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB7_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C_PB7_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB7_FMP\fP   \fBSYSCFG_CFGR1_I2C_PB7_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB8_FMP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB8_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C_PB8_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB8_FMP\fP   \fBSYSCFG_CFGR1_I2C_PB8_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB9_FMP_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB9_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C_PB9_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB9_FMP\fP   \fBSYSCFG_CFGR1_I2C_PB9_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C1_FMP_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C1_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C1_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C1_FMP\fP   \fBSYSCFG_CFGR1_I2C1_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C2_FMP_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C2_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C2_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C2_FMP\fP   \fBSYSCFG_CFGR1_I2C2_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PA9_FMP_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PA9_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C_PA9_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PA9_FMP\fP   \fBSYSCFG_CFGR1_I2C_PA9_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PA10_FMP_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PA10_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C_PA10_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PA10_FMP\fP   \fBSYSCFG_CFGR1_I2C_PA10_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_CLL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_CLL_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_CLL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_CLL\fP   \fBSYSCFG_CFGR2_CLL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_SPL_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_SPL_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_SPL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_SPL\fP   \fBSYSCFG_CFGR2_SPL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_ECCL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_ECCL_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_ECCL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_ECCL\fP   \fBSYSCFG_CFGR2_ECCL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_SPF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_SPF_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_SPF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_SPF\fP   \fBSYSCFG_CFGR2_SPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_SRAM_PE\fP   \fBSYSCFG_CFGR2_SPF\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA1_CDEN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA1_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PA1_CDEN_Pos\fP)   /* 0x00010000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA1_CDEN\fP   \fBSYSCFG_CFGR2_PA1_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA3_CDEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA3_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PA3_CDEN_Pos\fP)   /* 0x00020000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA3_CDEN\fP   \fBSYSCFG_CFGR2_PA3_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA5_CDEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA5_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PA5_CDEN_Pos\fP)   /* 0x00040000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA5_CDEN\fP   \fBSYSCFG_CFGR2_PA5_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA6_CDEN_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA6_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PA6_CDEN_Pos\fP)   /* 0x00080000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA6_CDEN\fP   \fBSYSCFG_CFGR2_PA6_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA13_CDEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA13_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PA13_CDEN_Pos\fP)  /* 0x00100000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA13_CDEN\fP   \fBSYSCFG_CFGR2_PA13_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB0_CDEN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB0_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PB0_CDEN_Pos\fP)   /* 0x00200000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB0_CDEN\fP   \fBSYSCFG_CFGR2_PB0_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB1_CDEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB1_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PB1_CDEN_Pos\fP)   /* 0x00400000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB1_CDEN\fP   \fBSYSCFG_CFGR2_PB1_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB2_CDEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB2_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PB2_CDEN_Pos\fP)   /* 0x00800000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB2_CDEN\fP   \fBSYSCFG_CFGR2_PB2_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE0_SR_EWDG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE0_SR_EWDG_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE0_SR_EWDG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE0_SR_EWDG\fP   \fBSYSCFG_ITLINE0_SR_EWDG_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE2_SR_TAMPER_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE2_SR_TAMPER_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE2_SR_TAMPER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE2_SR_TAMPER\fP   \fBSYSCFG_ITLINE2_SR_TAMPER_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE2_SR_RTC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE2_SR_RTC_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE2_SR_RTC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE2_SR_RTC\fP   \fBSYSCFG_ITLINE2_SR_RTC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE3_SR_FLASH_ECC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE3_SR_FLASH_ECC_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE3_SR_FLASH_ECC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE3_SR_FLASH_ECC\fP   \fBSYSCFG_ITLINE3_SR_FLASH_ECC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE3_SR_FLASH_ITF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE3_SR_FLASH_ITF_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE3_SR_FLASH_ITF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE3_SR_FLASH_ITF\fP   \fBSYSCFG_ITLINE3_SR_FLASH_ITF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE4_SR_CLK_CTRL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE4_SR_CLK_CTRL_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE4_SR_CLK_CTRL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE4_SR_CLK_CTRL\fP   \fBSYSCFG_ITLINE4_SR_CLK_CTRL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE5_SR_EXTI0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE5_SR_EXTI0_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE5_SR_EXTI0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE5_SR_EXTI0\fP   \fBSYSCFG_ITLINE5_SR_EXTI0_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE5_SR_EXTI1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE5_SR_EXTI1_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE5_SR_EXTI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE5_SR_EXTI1\fP   \fBSYSCFG_ITLINE5_SR_EXTI1_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE6_SR_EXTI2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE6_SR_EXTI2_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE6_SR_EXTI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE6_SR_EXTI2\fP   \fBSYSCFG_ITLINE6_SR_EXTI2_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE6_SR_EXTI3_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE6_SR_EXTI3_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE6_SR_EXTI3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE6_SR_EXTI3\fP   \fBSYSCFG_ITLINE6_SR_EXTI3_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI4_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI4\fP   \fBSYSCFG_ITLINE7_SR_EXTI4_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI5_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI5_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI5\fP   \fBSYSCFG_ITLINE7_SR_EXTI5_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI6_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI6_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI6\fP   \fBSYSCFG_ITLINE7_SR_EXTI6_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI7_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI7_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI7\fP   \fBSYSCFG_ITLINE7_SR_EXTI7_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI8_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI8_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI8\fP   \fBSYSCFG_ITLINE7_SR_EXTI8_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI9_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI9_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI9\fP   \fBSYSCFG_ITLINE7_SR_EXTI9_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI10_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI10_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI10\fP   \fBSYSCFG_ITLINE7_SR_EXTI10_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI11_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI11_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI11\fP   \fBSYSCFG_ITLINE7_SR_EXTI11_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI12_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI12_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI12\fP   \fBSYSCFG_ITLINE7_SR_EXTI12_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI13_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI13_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI13\fP   \fBSYSCFG_ITLINE7_SR_EXTI13_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI14_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI14_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI14\fP   \fBSYSCFG_ITLINE7_SR_EXTI14_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI15_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI15_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI15\fP   \fBSYSCFG_ITLINE7_SR_EXTI15_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE9_SR_DMA1_CH1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE9_SR_DMA1_CH1_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE9_SR_DMA1_CH1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE9_SR_DMA1_CH1\fP   \fBSYSCFG_ITLINE9_SR_DMA1_CH1_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE10_SR_DMA1_CH2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE10_SR_DMA1_CH2_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE10_SR_DMA1_CH2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE10_SR_DMA1_CH2\fP   \fBSYSCFG_ITLINE10_SR_DMA1_CH2_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE10_SR_DMA1_CH3_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE10_SR_DMA1_CH3_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE10_SR_DMA1_CH3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE10_SR_DMA1_CH3\fP   \fBSYSCFG_ITLINE10_SR_DMA1_CH3_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMAMUX1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMAMUX1_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE11_SR_DMAMUX1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMAMUX1\fP   \fBSYSCFG_ITLINE11_SR_DMAMUX1_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMA1_CH4_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMA1_CH4_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE11_SR_DMA1_CH4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMA1_CH4\fP   \fBSYSCFG_ITLINE11_SR_DMA1_CH4_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMA1_CH5_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMA1_CH5_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE11_SR_DMA1_CH5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMA1_CH5\fP   \fBSYSCFG_ITLINE11_SR_DMA1_CH5_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE12_SR_ADC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE12_SR_ADC_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE12_SR_ADC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE12_SR_ADC\fP   \fBSYSCFG_ITLINE12_SR_ADC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_CCU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_CCU_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE13_SR_TIM1_CCU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_CCU\fP   \fBSYSCFG_ITLINE13_SR_TIM1_CCU_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_TRG_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_TRG_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE13_SR_TIM1_TRG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_TRG\fP   \fBSYSCFG_ITLINE13_SR_TIM1_TRG_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_UPD_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_UPD_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE13_SR_TIM1_UPD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_UPD\fP   \fBSYSCFG_ITLINE13_SR_TIM1_UPD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_BRK_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_BRK_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE13_SR_TIM1_BRK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_BRK\fP   \fBSYSCFG_ITLINE13_SR_TIM1_BRK_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE14_SR_TIM1_CC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE14_SR_TIM1_CC_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE14_SR_TIM1_CC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE14_SR_TIM1_CC\fP   \fBSYSCFG_ITLINE14_SR_TIM1_CC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE16_SR_TIM3_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE16_SR_TIM3_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE16_SR_TIM3_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE16_SR_TIM3_GLB\fP   \fBSYSCFG_ITLINE16_SR_TIM3_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE19_SR_TIM14_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE19_SR_TIM14_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE19_SR_TIM14_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE19_SR_TIM14_GLB\fP   \fBSYSCFG_ITLINE19_SR_TIM14_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE21_SR_TIM16_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE21_SR_TIM16_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE21_SR_TIM16_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE21_SR_TIM16_GLB\fP   \fBSYSCFG_ITLINE21_SR_TIM16_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE22_SR_TIM17_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE22_SR_TIM17_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE22_SR_TIM17_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE22_SR_TIM17_GLB\fP   \fBSYSCFG_ITLINE22_SR_TIM17_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE23_SR_I2C1_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE23_SR_I2C1_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE23_SR_I2C1_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE23_SR_I2C1_GLB\fP   \fBSYSCFG_ITLINE23_SR_I2C1_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE24_SR_I2C2_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE24_SR_I2C2_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE24_SR_I2C2_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE24_SR_I2C2_GLB\fP   \fBSYSCFG_ITLINE24_SR_I2C2_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE25_SR_SPI1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE25_SR_SPI1_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE25_SR_SPI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE25_SR_SPI1\fP   \fBSYSCFG_ITLINE25_SR_SPI1_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE26_SR_SPI2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE26_SR_SPI2_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE26_SR_SPI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE26_SR_SPI2\fP   \fBSYSCFG_ITLINE26_SR_SPI2_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE27_SR_USART1_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE27_SR_USART1_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE27_SR_USART1_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE27_SR_USART1_GLB\fP   \fBSYSCFG_ITLINE27_SR_USART1_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE28_SR_USART2_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE28_SR_USART2_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE28_SR_USART2_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE28_SR_USART2_GLB\fP   \fBSYSCFG_ITLINE28_SR_USART2_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN_Msk\fP   (0x1UL << \fBTIM_CR1_CEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN\fP   \fBTIM_CR1_CEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS_Msk\fP   (0x1UL << \fBTIM_CR1_UDIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS\fP   \fBTIM_CR1_UDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS_Msk\fP   (0x1UL << \fBTIM_CR1_URS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS\fP   \fBTIM_CR1_URS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM_Msk\fP   (0x1UL << \fBTIM_CR1_OPM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM\fP   \fBTIM_CR1_OPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR_Msk\fP   (0x1UL << \fBTIM_CR1_DIR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR\fP   \fBTIM_CR1_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_Msk\fP   (0x3UL << \fBTIM_CR1_CMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS\fP   \fBTIM_CR1_CMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_0\fP   (0x1UL << \fBTIM_CR1_CMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_1\fP   (0x2UL << \fBTIM_CR1_CMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE_Msk\fP   (0x1UL << \fBTIM_CR1_ARPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE\fP   \fBTIM_CR1_ARPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_Msk\fP   (0x3UL << \fBTIM_CR1_CKD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD\fP   \fBTIM_CR1_CKD_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_0\fP   (0x1UL << \fBTIM_CR1_CKD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_1\fP   (0x2UL << \fBTIM_CR1_CKD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UIFREMAP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UIFREMAP_Msk\fP   (0x1UL << \fBTIM_CR1_UIFREMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UIFREMAP\fP   \fBTIM_CR1_UIFREMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC_Msk\fP   (0x1UL << \fBTIM_CR2_CCPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC\fP   \fBTIM_CR2_CCPC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS_Msk\fP   (0x1UL << \fBTIM_CR2_CCUS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS\fP   \fBTIM_CR2_CCUS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS_Msk\fP   (0x1UL << \fBTIM_CR2_CCDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS\fP   \fBTIM_CR2_CCDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_Msk\fP   (0x7UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS\fP   \fBTIM_CR2_MMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_0\fP   (0x1UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_1\fP   (0x2UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_2\fP   (0x4UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S_Msk\fP   (0x1UL << \fBTIM_CR2_TI1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S\fP   \fBTIM_CR2_TI1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1_Msk\fP   (0x1UL << \fBTIM_CR2_OIS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1\fP   \fBTIM_CR2_OIS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N_Msk\fP   (0x1UL << \fBTIM_CR2_OIS1N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N\fP   \fBTIM_CR2_OIS1N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2_Msk\fP   (0x1UL << \fBTIM_CR2_OIS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2\fP   \fBTIM_CR2_OIS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N_Msk\fP   (0x1UL << \fBTIM_CR2_OIS2N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N\fP   \fBTIM_CR2_OIS2N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3_Msk\fP   (0x1UL << \fBTIM_CR2_OIS3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3\fP   \fBTIM_CR2_OIS3_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N_Msk\fP   (0x1UL << \fBTIM_CR2_OIS3N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N\fP   \fBTIM_CR2_OIS3N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4_Msk\fP   (0x1UL << \fBTIM_CR2_OIS4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4\fP   \fBTIM_CR2_OIS4_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS5_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS5_Msk\fP   (0x1UL << \fBTIM_CR2_OIS5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS5\fP   \fBTIM_CR2_OIS5_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS6_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS6_Msk\fP   (0x1UL << \fBTIM_CR2_OIS6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS6\fP   \fBTIM_CR2_OIS6_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS2_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS2_Msk\fP   (0xFUL << \fBTIM_CR2_MMS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS2\fP   \fBTIM_CR2_MMS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS2_0\fP   (0x1UL << \fBTIM_CR2_MMS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS2_1\fP   (0x2UL << \fBTIM_CR2_MMS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS2_2\fP   (0x4UL << \fBTIM_CR2_MMS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS2_3\fP   (0x8UL << \fBTIM_CR2_MMS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_Msk\fP   (0x10007UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS\fP   \fBTIM_SMCR_SMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_0\fP   (0x00001UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_1\fP   (0x00002UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_2\fP   (0x00004UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_3\fP   (0x10000UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_OCCS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_OCCS_Msk\fP   (0x1UL << \fBTIM_SMCR_OCCS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_OCCS\fP   \fBTIM_SMCR_OCCS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_Msk\fP   (0x30007UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS\fP   \fBTIM_SMCR_TS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_0\fP   (0x00001UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_1\fP   (0x00002UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_2\fP   (0x00004UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_3\fP   (0x10000UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_4\fP   (0x20000UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM_Msk\fP   (0x1UL << \fBTIM_SMCR_MSM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM\fP   \fBTIM_SMCR_MSM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_Msk\fP   (0xFUL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF\fP   \fBTIM_SMCR_ETF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_0\fP   (0x1UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_1\fP   (0x2UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_2\fP   (0x4UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_3\fP   (0x8UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_Msk\fP   (0x3UL << \fBTIM_SMCR_ETPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS\fP   \fBTIM_SMCR_ETPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_0\fP   (0x1UL << \fBTIM_SMCR_ETPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_1\fP   (0x2UL << \fBTIM_SMCR_ETPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE_Msk\fP   (0x1UL << \fBTIM_SMCR_ECE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE\fP   \fBTIM_SMCR_ECE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP_Msk\fP   (0x1UL << \fBTIM_SMCR_ETP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP\fP   \fBTIM_SMCR_ETP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE_Msk\fP   (0x1UL << \fBTIM_DIER_UIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE\fP   \fBTIM_DIER_UIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC1IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE\fP   \fBTIM_DIER_CC1IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC2IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE\fP   \fBTIM_DIER_CC2IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC3IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE\fP   \fBTIM_DIER_CC3IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC4IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE\fP   \fBTIM_DIER_CC4IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE_Msk\fP   (0x1UL << \fBTIM_DIER_COMIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE\fP   \fBTIM_DIER_COMIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE_Msk\fP   (0x1UL << \fBTIM_DIER_TIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE\fP   \fBTIM_DIER_TIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE_Msk\fP   (0x1UL << \fBTIM_DIER_BIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE\fP   \fBTIM_DIER_BIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE_Msk\fP   (0x1UL << \fBTIM_DIER_UDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE\fP   \fBTIM_DIER_UDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC1DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE\fP   \fBTIM_DIER_CC1DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC2DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE\fP   \fBTIM_DIER_CC2DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC3DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE\fP   \fBTIM_DIER_CC3DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC4DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE\fP   \fBTIM_DIER_CC4DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE_Msk\fP   (0x1UL << \fBTIM_DIER_COMDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE\fP   \fBTIM_DIER_COMDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE_Msk\fP   (0x1UL << \fBTIM_DIER_TDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE\fP   \fBTIM_DIER_TDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF_Msk\fP   (0x1UL << \fBTIM_SR_UIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF\fP   \fBTIM_SR_UIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF_Msk\fP   (0x1UL << \fBTIM_SR_CC1IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF\fP   \fBTIM_SR_CC1IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF_Msk\fP   (0x1UL << \fBTIM_SR_CC2IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF\fP   \fBTIM_SR_CC2IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF_Msk\fP   (0x1UL << \fBTIM_SR_CC3IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF\fP   \fBTIM_SR_CC3IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF_Msk\fP   (0x1UL << \fBTIM_SR_CC4IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF\fP   \fBTIM_SR_CC4IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF_Msk\fP   (0x1UL << \fBTIM_SR_COMIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF\fP   \fBTIM_SR_COMIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF_Msk\fP   (0x1UL << \fBTIM_SR_TIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF\fP   \fBTIM_SR_TIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF_Msk\fP   (0x1UL << \fBTIM_SR_BIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF\fP   \fBTIM_SR_BIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_B2IF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_B2IF_Msk\fP   (0x1UL << \fBTIM_SR_B2IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_B2IF\fP   \fBTIM_SR_B2IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF_Msk\fP   (0x1UL << \fBTIM_SR_CC1OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF\fP   \fBTIM_SR_CC1OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF_Msk\fP   (0x1UL << \fBTIM_SR_CC2OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF\fP   \fBTIM_SR_CC2OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF_Msk\fP   (0x1UL << \fBTIM_SR_CC3OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF\fP   \fBTIM_SR_CC3OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF_Msk\fP   (0x1UL << \fBTIM_SR_CC4OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF\fP   \fBTIM_SR_CC4OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_SBIF_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_SBIF_Msk\fP   (0x1UL << \fBTIM_SR_SBIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_SBIF\fP   \fBTIM_SR_SBIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC5IF_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC5IF_Msk\fP   (0x1UL << \fBTIM_SR_CC5IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC5IF\fP   \fBTIM_SR_CC5IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC6IF_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC6IF_Msk\fP   (0x1UL << \fBTIM_SR_CC6IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC6IF\fP   \fBTIM_SR_CC6IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG_Msk\fP   (0x1UL << \fBTIM_EGR_UG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG\fP   \fBTIM_EGR_UG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G_Msk\fP   (0x1UL << \fBTIM_EGR_CC1G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G\fP   \fBTIM_EGR_CC1G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G_Msk\fP   (0x1UL << \fBTIM_EGR_CC2G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G\fP   \fBTIM_EGR_CC2G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G_Msk\fP   (0x1UL << \fBTIM_EGR_CC3G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G\fP   \fBTIM_EGR_CC3G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G_Msk\fP   (0x1UL << \fBTIM_EGR_CC4G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G\fP   \fBTIM_EGR_CC4G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG_Msk\fP   (0x1UL << \fBTIM_EGR_COMG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG\fP   \fBTIM_EGR_COMG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG_Msk\fP   (0x1UL << \fBTIM_EGR_TG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG\fP   \fBTIM_EGR_TG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG_Msk\fP   (0x1UL << \fBTIM_EGR_BG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG\fP   \fBTIM_EGR_BG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_B2G_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_B2G_Msk\fP   (0x1UL << \fBTIM_EGR_B2G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_B2G\fP   \fBTIM_EGR_B2G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_Msk\fP   (0x3UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S\fP   \fBTIM_CCMR1_CC1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_0\fP   (0x1UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_1\fP   (0x2UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC1FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE\fP   \fBTIM_CCMR1_OC1FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC1PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE\fP   \fBTIM_CCMR1_OC1PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_Msk\fP   (0x1007UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M\fP   \fBTIM_CCMR1_OC1M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_0\fP   (0x0001UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_1\fP   (0x0002UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_2\fP   (0x0004UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_3\fP   (0x1000UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC1CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE\fP   \fBTIM_CCMR1_OC1CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_Msk\fP   (0x3UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S\fP   \fBTIM_CCMR1_CC2S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_0\fP   (0x1UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_1\fP   (0x2UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC2FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE\fP   \fBTIM_CCMR1_OC2FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC2PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE\fP   \fBTIM_CCMR1_OC2PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_Msk\fP   (0x1007UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M\fP   \fBTIM_CCMR1_OC2M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_0\fP   (0x0001UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_1\fP   (0x0002UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_2\fP   (0x0004UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_3\fP   (0x1000UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC2CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE\fP   \fBTIM_CCMR1_OC2CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_Msk\fP   (0x3UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC\fP   \fBTIM_CCMR1_IC1PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_0\fP   (0x1UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_1\fP   (0x2UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_Msk\fP   (0xFUL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F\fP   \fBTIM_CCMR1_IC1F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_0\fP   (0x1UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_1\fP   (0x2UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_2\fP   (0x4UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_3\fP   (0x8UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_Msk\fP   (0x3UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC\fP   \fBTIM_CCMR1_IC2PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_0\fP   (0x1UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_1\fP   (0x2UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_Msk\fP   (0xFUL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F\fP   \fBTIM_CCMR1_IC2F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_0\fP   (0x1UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_1\fP   (0x2UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_2\fP   (0x4UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_3\fP   (0x8UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_Msk\fP   (0x3UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S\fP   \fBTIM_CCMR2_CC3S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_0\fP   (0x1UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_1\fP   (0x2UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC3FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE\fP   \fBTIM_CCMR2_OC3FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC3PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE\fP   \fBTIM_CCMR2_OC3PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_Msk\fP   (0x1007UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M\fP   \fBTIM_CCMR2_OC3M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_0\fP   (0x0001UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_1\fP   (0x0002UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_2\fP   (0x0004UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_3\fP   (0x1000UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC3CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE\fP   \fBTIM_CCMR2_OC3CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_Msk\fP   (0x3UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S\fP   \fBTIM_CCMR2_CC4S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_0\fP   (0x1UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_1\fP   (0x2UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC4FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE\fP   \fBTIM_CCMR2_OC4FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC4PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE\fP   \fBTIM_CCMR2_OC4PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_Msk\fP   (0x1007UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M\fP   \fBTIM_CCMR2_OC4M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_0\fP   (0x0001UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_1\fP   (0x0002UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_2\fP   (0x0004UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_3\fP   (0x1000UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC4CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE\fP   \fBTIM_CCMR2_OC4CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_Msk\fP   (0x3UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC\fP   \fBTIM_CCMR2_IC3PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_0\fP   (0x1UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_1\fP   (0x2UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_Msk\fP   (0xFUL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F\fP   \fBTIM_CCMR2_IC3F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_0\fP   (0x1UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_1\fP   (0x2UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_2\fP   (0x4UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_3\fP   (0x8UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_Msk\fP   (0x3UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC\fP   \fBTIM_CCMR2_IC4PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_0\fP   (0x1UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_1\fP   (0x2UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_Msk\fP   (0xFUL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F\fP   \fBTIM_CCMR2_IC4F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_0\fP   (0x1UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_1\fP   (0x2UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_2\fP   (0x4UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_3\fP   (0x8UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5FE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5FE_Msk\fP   (0x1UL << \fBTIM_CCMR3_OC5FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5FE\fP   \fBTIM_CCMR3_OC5FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5PE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5PE_Msk\fP   (0x1UL << \fBTIM_CCMR3_OC5PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5PE\fP   \fBTIM_CCMR3_OC5PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5M_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5M_Msk\fP   (0x1007UL << \fBTIM_CCMR3_OC5M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5M\fP   \fBTIM_CCMR3_OC5M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5M_0\fP   (0x0001UL << \fBTIM_CCMR3_OC5M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5M_1\fP   (0x0002UL << \fBTIM_CCMR3_OC5M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5M_2\fP   (0x0004UL << \fBTIM_CCMR3_OC5M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5M_3\fP   (0x1000UL << \fBTIM_CCMR3_OC5M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5CE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5CE_Msk\fP   (0x1UL << \fBTIM_CCMR3_OC5CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5CE\fP   \fBTIM_CCMR3_OC5CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6FE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6FE_Msk\fP   (0x1UL << \fBTIM_CCMR3_OC6FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6FE\fP   \fBTIM_CCMR3_OC6FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6PE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6PE_Msk\fP   (0x1UL << \fBTIM_CCMR3_OC6PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6PE\fP   \fBTIM_CCMR3_OC6PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6M_Msk\fP   (0x1007UL << \fBTIM_CCMR3_OC6M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6M\fP   \fBTIM_CCMR3_OC6M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6M_0\fP   (0x0001UL << \fBTIM_CCMR3_OC6M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6M_1\fP   (0x0002UL << \fBTIM_CCMR3_OC6M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6M_2\fP   (0x0004UL << \fBTIM_CCMR3_OC6M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6M_3\fP   (0x1000UL << \fBTIM_CCMR3_OC6M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6CE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6CE_Msk\fP   (0x1UL << \fBTIM_CCMR3_OC6CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6CE\fP   \fBTIM_CCMR3_OC6CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E_Msk\fP   (0x1UL << \fBTIM_CCER_CC1E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E\fP   \fBTIM_CCER_CC1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P_Msk\fP   (0x1UL << \fBTIM_CCER_CC1P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P\fP   \fBTIM_CCER_CC1P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE_Msk\fP   (0x1UL << \fBTIM_CCER_CC1NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE\fP   \fBTIM_CCER_CC1NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP_Msk\fP   (0x1UL << \fBTIM_CCER_CC1NP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP\fP   \fBTIM_CCER_CC1NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E_Msk\fP   (0x1UL << \fBTIM_CCER_CC2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E\fP   \fBTIM_CCER_CC2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P_Msk\fP   (0x1UL << \fBTIM_CCER_CC2P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P\fP   \fBTIM_CCER_CC2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE_Msk\fP   (0x1UL << \fBTIM_CCER_CC2NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE\fP   \fBTIM_CCER_CC2NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP_Msk\fP   (0x1UL << \fBTIM_CCER_CC2NP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP\fP   \fBTIM_CCER_CC2NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E_Msk\fP   (0x1UL << \fBTIM_CCER_CC3E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E\fP   \fBTIM_CCER_CC3E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P_Msk\fP   (0x1UL << \fBTIM_CCER_CC3P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P\fP   \fBTIM_CCER_CC3P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE_Msk\fP   (0x1UL << \fBTIM_CCER_CC3NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE\fP   \fBTIM_CCER_CC3NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP_Msk\fP   (0x1UL << \fBTIM_CCER_CC3NP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP\fP   \fBTIM_CCER_CC3NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E_Msk\fP   (0x1UL << \fBTIM_CCER_CC4E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E\fP   \fBTIM_CCER_CC4E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P_Msk\fP   (0x1UL << \fBTIM_CCER_CC4P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P\fP   \fBTIM_CCER_CC4P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4NP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4NP_Msk\fP   (0x1UL << \fBTIM_CCER_CC4NP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4NP\fP   \fBTIM_CCER_CC4NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC5E_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC5E_Msk\fP   (0x1UL << \fBTIM_CCER_CC5E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC5E\fP   \fBTIM_CCER_CC5E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC5P_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC5P_Msk\fP   (0x1UL << \fBTIM_CCER_CC5P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC5P\fP   \fBTIM_CCER_CC5P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC6E_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC6E_Msk\fP   (0x1UL << \fBTIM_CCER_CC6E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC6E\fP   \fBTIM_CCER_CC6E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC6P_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC6P_Msk\fP   (0x1UL << \fBTIM_CCER_CC6P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC6P\fP   \fBTIM_CCER_CC6P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT_Msk\fP   (0xFFFFFFFFUL << \fBTIM_CNT_CNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT\fP   \fBTIM_CNT_CNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CNT_UIFCPY_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_UIFCPY_Msk\fP   (0x1UL << \fBTIM_CNT_UIFCPY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_UIFCPY\fP   \fBTIM_CNT_UIFCPY_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC_Msk\fP   (0xFFFFUL << \fBTIM_PSC_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC\fP   \fBTIM_PSC_PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR_Msk\fP   (0xFFFFFFFFUL << \fBTIM_ARR_ARR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR\fP   \fBTIM_ARR_ARR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP_Msk\fP   (0xFFFFUL << \fBTIM_RCR_REP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP\fP   \fBTIM_RCR_REP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1_Msk\fP   (0xFFFFUL << \fBTIM_CCR1_CCR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1\fP   \fBTIM_CCR1_CCR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2_Msk\fP   (0xFFFFUL << \fBTIM_CCR2_CCR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2\fP   \fBTIM_CCR2_CCR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3_Msk\fP   (0xFFFFUL << \fBTIM_CCR3_CCR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3\fP   \fBTIM_CCR3_CCR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4_Msk\fP   (0xFFFFUL << \fBTIM_CCR4_CCR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4\fP   \fBTIM_CCR4_CCR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_CCR5_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_CCR5_Msk\fP   (0xFFFFFFFFUL << \fBTIM_CCR5_CCR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_CCR5\fP   \fBTIM_CCR5_CCR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C1_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C1_Msk\fP   (0x1UL << \fBTIM_CCR5_GC5C1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C1\fP   \fBTIM_CCR5_GC5C1_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C2_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C2_Msk\fP   (0x1UL << \fBTIM_CCR5_GC5C2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C2\fP   \fBTIM_CCR5_GC5C2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C3_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C3_Msk\fP   (0x1UL << \fBTIM_CCR5_GC5C3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C3\fP   \fBTIM_CCR5_GC5C3_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR6_CCR6_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR6_CCR6_Msk\fP   (0xFFFFUL << \fBTIM_CCR6_CCR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR6_CCR6\fP   \fBTIM_CCR6_CCR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_Msk\fP   (0xFFUL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG\fP   \fBTIM_BDTR_DTG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_0\fP   (0x01UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_1\fP   (0x02UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_2\fP   (0x04UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_3\fP   (0x08UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_4\fP   (0x10UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_5\fP   (0x20UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_6\fP   (0x40UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_7\fP   (0x80UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_Msk\fP   (0x3UL << \fBTIM_BDTR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK\fP   \fBTIM_BDTR_LOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_0\fP   (0x1UL << \fBTIM_BDTR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_1\fP   (0x2UL << \fBTIM_BDTR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI_Msk\fP   (0x1UL << \fBTIM_BDTR_OSSI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI\fP   \fBTIM_BDTR_OSSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR_Msk\fP   (0x1UL << \fBTIM_BDTR_OSSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR\fP   \fBTIM_BDTR_OSSR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE_Msk\fP   (0x1UL << \fBTIM_BDTR_BKE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE\fP   \fBTIM_BDTR_BKE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP_Msk\fP   (0x1UL << \fBTIM_BDTR_BKP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP\fP   \fBTIM_BDTR_BKP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE_Msk\fP   (0x1UL << \fBTIM_BDTR_AOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE\fP   \fBTIM_BDTR_AOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE_Msk\fP   (0x1UL << \fBTIM_BDTR_MOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE\fP   \fBTIM_BDTR_MOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKF_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKF_Msk\fP   (0xFUL << \fBTIM_BDTR_BKF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKF\fP   \fBTIM_BDTR_BKF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2F_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2F_Msk\fP   (0xFUL << \fBTIM_BDTR_BK2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2F\fP   \fBTIM_BDTR_BK2F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2E_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2E_Msk\fP   (0x1UL << \fBTIM_BDTR_BK2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2E\fP   \fBTIM_BDTR_BK2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2P_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2P_Msk\fP   (0x1UL << \fBTIM_BDTR_BK2P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2P\fP   \fBTIM_BDTR_BK2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKDSRM_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKDSRM_Msk\fP   (0x1UL << \fBTIM_BDTR_BKDSRM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKDSRM\fP   \fBTIM_BDTR_BKDSRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2DSRM_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2DSRM_Msk\fP   (0x1UL << \fBTIM_BDTR_BK2DSRM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2DSRM\fP   \fBTIM_BDTR_BK2DSRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKBID_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKBID_Msk\fP   (0x1UL << \fBTIM_BDTR_BKBID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKBID\fP   \fBTIM_BDTR_BKBID_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2BID_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2BID_Msk\fP   (0x1UL << \fBTIM_BDTR_BK2BID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2BID\fP   \fBTIM_BDTR_BK2BID_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_Msk\fP   (0x1FUL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA\fP   \fBTIM_DCR_DBA_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_0\fP   (0x01UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_1\fP   (0x02UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_2\fP   (0x04UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_3\fP   (0x08UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_4\fP   (0x10UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_Msk\fP   (0x1FUL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL\fP   \fBTIM_DCR_DBL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_0\fP   (0x01UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_1\fP   (0x02UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_2\fP   (0x04UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_3\fP   (0x08UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_4\fP   (0x10UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB_Msk\fP   (0xFFFFUL << \fBTIM_DMAR_DMAB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB\fP   \fBTIM_DMAR_DMAB_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_OR1_OCREF_CLR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM1_OR1_OCREF_CLR_Msk\fP   (0x1UL << \fBTIM1_OR1_OCREF_CLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_OR1_OCREF_CLR\fP   \fBTIM1_OR1_OCREF_CLR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKINE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKINE_Msk\fP   (0x1UL << \fBTIM1_AF1_BKINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKINE\fP   \fBTIM1_AF1_BKINE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP1E_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP1E_Msk\fP   (0x1UL << \fBTIM1_AF1_BKCMP1E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP1E\fP   \fBTIM1_AF1_BKCMP1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP2E_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP2E_Msk\fP   (0x1UL << \fBTIM1_AF1_BKCMP2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP2E\fP   \fBTIM1_AF1_BKCMP2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKINP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKINP_Msk\fP   (0x1UL << \fBTIM1_AF1_BKINP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKINP\fP   \fBTIM1_AF1_BKINP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP1P_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP1P_Msk\fP   (0x1UL << \fBTIM1_AF1_BKCMP1P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP1P\fP   \fBTIM1_AF1_BKCMP1P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP2P_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP2P_Msk\fP   (0x1UL << \fBTIM1_AF1_BKCMP2P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP2P\fP   \fBTIM1_AF1_BKCMP2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_ETRSEL_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_ETRSEL_Msk\fP   (0xFUL << \fBTIM1_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_ETRSEL\fP   \fBTIM1_AF1_ETRSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_ETRSEL_0\fP   (0x1UL << \fBTIM1_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_ETRSEL_1\fP   (0x2UL << \fBTIM1_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_ETRSEL_2\fP   (0x4UL << \fBTIM1_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_ETRSEL_3\fP   (0x8UL << \fBTIM1_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2INE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2INE_Msk\fP   (0x1UL << \fBTIM1_AF2_BK2INE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2INE\fP   \fBTIM1_AF2_BK2INE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP1E_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP1E_Msk\fP   (0x1UL << \fBTIM1_AF2_BK2CMP1E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP1E\fP   \fBTIM1_AF2_BK2CMP1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP2E_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP2E_Msk\fP   (0x1UL << \fBTIM1_AF2_BK2CMP2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP2E\fP   \fBTIM1_AF2_BK2CMP2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2INP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2INP_Msk\fP   (0x1UL << \fBTIM1_AF2_BK2INP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2INP\fP   \fBTIM1_AF2_BK2INP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP1P_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP1P_Msk\fP   (0x1UL << \fBTIM1_AF2_BK2CMP1P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP1P\fP   \fBTIM1_AF2_BK2CMP1P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP2P_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP2P_Msk\fP   (0x1UL << \fBTIM1_AF2_BK2CMP2P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP2P\fP   \fBTIM1_AF2_BK2CMP2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM3_OR1_OCREF_CLR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM3_OR1_OCREF_CLR_Msk\fP   (0x1UL << \fBTIM3_OR1_OCREF_CLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM3_OR1_OCREF_CLR\fP   \fBTIM3_OR1_OCREF_CLR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM3_AF1_ETRSEL_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM3_AF1_ETRSEL_Msk\fP   (0xFUL << \fBTIM3_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM3_AF1_ETRSEL\fP   \fBTIM3_AF1_ETRSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM3_AF1_ETRSEL_0\fP   (0x1UL << \fBTIM3_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM3_AF1_ETRSEL_1\fP   (0x2UL << \fBTIM3_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM3_AF1_ETRSEL_2\fP   (0x4UL << \fBTIM3_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM3_AF1_ETRSEL_3\fP   (0x8UL << \fBTIM3_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM14_AF1_ETRSEL_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM14_AF1_ETRSEL_Msk\fP   (0xFUL << \fBTIM14_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM14_AF1_ETRSEL\fP   \fBTIM14_AF1_ETRSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM14_AF1_ETRSEL_0\fP   (0x1UL << \fBTIM14_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM14_AF1_ETRSEL_1\fP   (0x2UL << \fBTIM14_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM14_AF1_ETRSEL_2\fP   (0x4UL << \fBTIM14_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM14_AF1_ETRSEL_3\fP   (0x8UL << \fBTIM14_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKINE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKINE_Msk\fP   (0x1UL << \fBTIM16_AF1_BKINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKINE\fP   \fBTIM16_AF1_BKINE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP1E_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP1E_Msk\fP   (0x1UL << \fBTIM16_AF1_BKCMP1E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP1E\fP   \fBTIM16_AF1_BKCMP1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP2E_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP2E_Msk\fP   (0x1UL << \fBTIM16_AF1_BKCMP2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP2E\fP   \fBTIM16_AF1_BKCMP2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKINP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKINP_Msk\fP   (0x1UL << \fBTIM16_AF1_BKINP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKINP\fP   \fBTIM16_AF1_BKINP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP1P_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP1P_Msk\fP   (0x1UL << \fBTIM16_AF1_BKCMP1P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP1P\fP   \fBTIM16_AF1_BKCMP1P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP2P_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP2P_Msk\fP   (0x1UL << \fBTIM16_AF1_BKCMP2P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP2P\fP   \fBTIM16_AF1_BKCMP2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKINE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKINE_Msk\fP   (0x1UL << \fBTIM17_AF1_BKINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKINE\fP   \fBTIM17_AF1_BKINE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP1E_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP1E_Msk\fP   (0x1UL << \fBTIM17_AF1_BKCMP1E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP1E\fP   \fBTIM17_AF1_BKCMP1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP2E_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP2E_Msk\fP   (0x1UL << \fBTIM17_AF1_BKCMP2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP2E\fP   \fBTIM17_AF1_BKCMP2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKINP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKINP_Msk\fP   (0x1UL << \fBTIM17_AF1_BKINP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKINP\fP   \fBTIM17_AF1_BKINP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP1P_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP1P_Msk\fP   (0x1UL << \fBTIM17_AF1_BKCMP1P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP1P\fP   \fBTIM17_AF1_BKCMP1P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP2P_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP2P_Msk\fP   (0x1UL << \fBTIM17_AF1_BKCMP2P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP2P\fP   \fBTIM17_AF1_BKCMP2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI1SEL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI1SEL_Msk\fP   (0xFUL << \fBTIM_TISEL_TI1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI1SEL\fP   \fBTIM_TISEL_TI1SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI1SEL_0\fP   (0x1UL << \fBTIM_TISEL_TI1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI1SEL_1\fP   (0x2UL << \fBTIM_TISEL_TI1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI1SEL_2\fP   (0x4UL << \fBTIM_TISEL_TI1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI1SEL_3\fP   (0x8UL << \fBTIM_TISEL_TI1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI2SEL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI2SEL_Msk\fP   (0xFUL << \fBTIM_TISEL_TI2SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI2SEL\fP   \fBTIM_TISEL_TI2SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI2SEL_0\fP   (0x1UL << \fBTIM_TISEL_TI2SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI2SEL_1\fP   (0x2UL << \fBTIM_TISEL_TI2SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI2SEL_2\fP   (0x4UL << \fBTIM_TISEL_TI2SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI2SEL_3\fP   (0x8UL << \fBTIM_TISEL_TI2SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI3SEL_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI3SEL_Msk\fP   (0xFUL << \fBTIM_TISEL_TI3SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI3SEL\fP   \fBTIM_TISEL_TI3SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI3SEL_0\fP   (0x1UL << \fBTIM_TISEL_TI3SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI3SEL_1\fP   (0x2UL << \fBTIM_TISEL_TI3SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI3SEL_2\fP   (0x4UL << \fBTIM_TISEL_TI3SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI3SEL_3\fP   (0x8UL << \fBTIM_TISEL_TI3SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI4SEL_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI4SEL_Msk\fP   (0xFUL << \fBTIM_TISEL_TI4SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI4SEL\fP   \fBTIM_TISEL_TI4SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI4SEL_0\fP   (0x1UL << \fBTIM_TISEL_TI4SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI4SEL_1\fP   (0x2UL << \fBTIM_TISEL_TI4SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI4SEL_2\fP   (0x4UL << \fBTIM_TISEL_TI4SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI4SEL_3\fP   (0x8UL << \fBTIM_TISEL_TI4SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE_Msk\fP   (0x1UL << \fBUSART_CR1_UE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE\fP   \fBUSART_CR1_UE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UESM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UESM_Msk\fP   (0x1UL << \fBUSART_CR1_UESM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UESM\fP   \fBUSART_CR1_UESM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE_Msk\fP   (0x1UL << \fBUSART_CR1_RE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE\fP   \fBUSART_CR1_RE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE_Msk\fP   (0x1UL << \fBUSART_CR1_TE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE\fP   \fBUSART_CR1_TE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE_Msk\fP   (0x1UL << \fBUSART_CR1_IDLEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE\fP   \fBUSART_CR1_IDLEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE_RXFNEIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE_RXFNEIE_Msk\fP   (0x1UL << \fBUSART_CR1_RXNEIE_RXFNEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE_RXFNEIE\fP   \fBUSART_CR1_RXNEIE_RXFNEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE_Msk\fP   (0x1UL << \fBUSART_CR1_TCIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE\fP   \fBUSART_CR1_TCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE_TXFNFIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE_TXFNFIE_Msk\fP   (0x1UL << \fBUSART_CR1_TXEIE_TXFNFIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE_TXFNFIE\fP   \fBUSART_CR1_TXEIE_TXFNFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE_Msk\fP   (0x1UL << \fBUSART_CR1_PEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE\fP   \fBUSART_CR1_PEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS_Msk\fP   (0x1UL << \fBUSART_CR1_PS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS\fP   \fBUSART_CR1_PS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE_Msk\fP   (0x1UL << \fBUSART_CR1_PCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE\fP   \fBUSART_CR1_PCE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE_Msk\fP   (0x1UL << \fBUSART_CR1_WAKE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE\fP   \fBUSART_CR1_WAKE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M_Msk\fP   (0x10001UL << \fBUSART_CR1_M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M\fP   \fBUSART_CR1_M_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M0_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M0_Msk\fP   (0x1UL << \fBUSART_CR1_M0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M0\fP   \fBUSART_CR1_M0_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_MME_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_MME_Msk\fP   (0x1UL << \fBUSART_CR1_MME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_MME\fP   \fBUSART_CR1_MME_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_CMIE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_CMIE_Msk\fP   (0x1UL << \fBUSART_CR1_CMIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_CMIE\fP   \fBUSART_CR1_CMIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_OVER8_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_OVER8_Msk\fP   (0x1UL << \fBUSART_CR1_OVER8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_OVER8\fP   \fBUSART_CR1_OVER8_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT_Msk\fP   (0x1FUL << \fBUSART_CR1_DEDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT\fP   \fBUSART_CR1_DEDT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT_0\fP   (0x01UL << \fBUSART_CR1_DEDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT_1\fP   (0x02UL << \fBUSART_CR1_DEDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT_2\fP   (0x04UL << \fBUSART_CR1_DEDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT_3\fP   (0x08UL << \fBUSART_CR1_DEDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT_4\fP   (0x10UL << \fBUSART_CR1_DEDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT_Msk\fP   (0x1FUL << \fBUSART_CR1_DEAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT\fP   \fBUSART_CR1_DEAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT_0\fP   (0x01UL << \fBUSART_CR1_DEAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT_1\fP   (0x02UL << \fBUSART_CR1_DEAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT_2\fP   (0x04UL << \fBUSART_CR1_DEAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT_3\fP   (0x08UL << \fBUSART_CR1_DEAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT_4\fP   (0x10UL << \fBUSART_CR1_DEAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RTOIE_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RTOIE_Msk\fP   (0x1UL << \fBUSART_CR1_RTOIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RTOIE\fP   \fBUSART_CR1_RTOIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_EOBIE_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_EOBIE_Msk\fP   (0x1UL << \fBUSART_CR1_EOBIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_EOBIE\fP   \fBUSART_CR1_EOBIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M1_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M1_Msk\fP   (0x1UL << \fBUSART_CR1_M1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M1\fP   \fBUSART_CR1_M1_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_FIFOEN_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_FIFOEN_Msk\fP   (0x1UL << \fBUSART_CR1_FIFOEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_FIFOEN\fP   \fBUSART_CR1_FIFOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXFEIE_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXFEIE_Msk\fP   (0x1UL << \fBUSART_CR1_TXFEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXFEIE\fP   \fBUSART_CR1_TXFEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXFFIE_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXFFIE_Msk\fP   (0x1UL << \fBUSART_CR1_RXFFIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXFFIE\fP   \fBUSART_CR1_RXFFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_SLVEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_SLVEN_Msk\fP   (0x1UL << \fBUSART_CR2_SLVEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_SLVEN\fP   \fBUSART_CR2_SLVEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_DIS_NSS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_DIS_NSS_Msk\fP   (0x1UL << \fBUSART_CR2_DIS_NSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_DIS_NSS\fP   \fBUSART_CR2_DIS_NSS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADDM7_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADDM7_Msk\fP   (0x1UL << \fBUSART_CR2_ADDM7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADDM7\fP   \fBUSART_CR2_ADDM7_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL_Msk\fP   (0x1UL << \fBUSART_CR2_LBDL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL\fP   \fBUSART_CR2_LBDL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE_Msk\fP   (0x1UL << \fBUSART_CR2_LBDIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE\fP   \fBUSART_CR2_LBDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL_Msk\fP   (0x1UL << \fBUSART_CR2_LBCL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL\fP   \fBUSART_CR2_LBCL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA_Msk\fP   (0x1UL << \fBUSART_CR2_CPHA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA\fP   \fBUSART_CR2_CPHA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL_Msk\fP   (0x1UL << \fBUSART_CR2_CPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL\fP   \fBUSART_CR2_CPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN_Msk\fP   (0x1UL << \fBUSART_CR2_CLKEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN\fP   \fBUSART_CR2_CLKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_Msk\fP   (0x3UL << \fBUSART_CR2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP\fP   \fBUSART_CR2_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_0\fP   (0x1UL << \fBUSART_CR2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_1\fP   (0x2UL << \fBUSART_CR2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN_Msk\fP   (0x1UL << \fBUSART_CR2_LINEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN\fP   \fBUSART_CR2_LINEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_SWAP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_SWAP_Msk\fP   (0x1UL << \fBUSART_CR2_SWAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_SWAP\fP   \fBUSART_CR2_SWAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_RXINV_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_RXINV_Msk\fP   (0x1UL << \fBUSART_CR2_RXINV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_RXINV\fP   \fBUSART_CR2_RXINV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_TXINV_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_TXINV_Msk\fP   (0x1UL << \fBUSART_CR2_TXINV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_TXINV\fP   \fBUSART_CR2_TXINV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_DATAINV_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_DATAINV_Msk\fP   (0x1UL << \fBUSART_CR2_DATAINV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_DATAINV\fP   \fBUSART_CR2_DATAINV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_MSBFIRST_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_MSBFIRST_Msk\fP   (0x1UL << \fBUSART_CR2_MSBFIRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_MSBFIRST\fP   \fBUSART_CR2_MSBFIRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABREN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABREN_Msk\fP   (0x1UL << \fBUSART_CR2_ABREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABREN\fP   \fBUSART_CR2_ABREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABRMODE_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABRMODE_Msk\fP   (0x3UL << \fBUSART_CR2_ABRMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABRMODE\fP   \fBUSART_CR2_ABRMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABRMODE_0\fP   (0x1UL << \fBUSART_CR2_ABRMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABRMODE_1\fP   (0x2UL << \fBUSART_CR2_ABRMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_RTOEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_RTOEN_Msk\fP   (0x1UL << \fBUSART_CR2_RTOEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_RTOEN\fP   \fBUSART_CR2_RTOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD_Msk\fP   (0xFFUL << \fBUSART_CR2_ADD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD\fP   \fBUSART_CR2_ADD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE_Msk\fP   (0x1UL << \fBUSART_CR3_EIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE\fP   \fBUSART_CR3_EIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN_Msk\fP   (0x1UL << \fBUSART_CR3_IREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN\fP   \fBUSART_CR3_IREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP_Msk\fP   (0x1UL << \fBUSART_CR3_IRLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP\fP   \fBUSART_CR3_IRLP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL_Msk\fP   (0x1UL << \fBUSART_CR3_HDSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL\fP   \fBUSART_CR3_HDSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK_Msk\fP   (0x1UL << \fBUSART_CR3_NACK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK\fP   \fBUSART_CR3_NACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN_Msk\fP   (0x1UL << \fBUSART_CR3_SCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN\fP   \fBUSART_CR3_SCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR_Msk\fP   (0x1UL << \fBUSART_CR3_DMAR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR\fP   \fBUSART_CR3_DMAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT_Msk\fP   (0x1UL << \fBUSART_CR3_DMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT\fP   \fBUSART_CR3_DMAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE_Msk\fP   (0x1UL << \fBUSART_CR3_RTSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE\fP   \fBUSART_CR3_RTSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE_Msk\fP   (0x1UL << \fBUSART_CR3_CTSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE\fP   \fBUSART_CR3_CTSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE_Msk\fP   (0x1UL << \fBUSART_CR3_CTSIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE\fP   \fBUSART_CR3_CTSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_ONEBIT_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_ONEBIT_Msk\fP   (0x1UL << \fBUSART_CR3_ONEBIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_ONEBIT\fP   \fBUSART_CR3_ONEBIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_OVRDIS_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_OVRDIS_Msk\fP   (0x1UL << \fBUSART_CR3_OVRDIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_OVRDIS\fP   \fBUSART_CR3_OVRDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DDRE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DDRE_Msk\fP   (0x1UL << \fBUSART_CR3_DDRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DDRE\fP   \fBUSART_CR3_DDRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DEM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DEM_Msk\fP   (0x1UL << \fBUSART_CR3_DEM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DEM\fP   \fBUSART_CR3_DEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DEP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DEP_Msk\fP   (0x1UL << \fBUSART_CR3_DEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DEP\fP   \fBUSART_CR3_DEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCARCNT_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCARCNT_Msk\fP   (0x7UL << \fBUSART_CR3_SCARCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCARCNT\fP   \fBUSART_CR3_SCARCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCARCNT_0\fP   (0x1UL << \fBUSART_CR3_SCARCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCARCNT_1\fP   (0x2UL << \fBUSART_CR3_SCARCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCARCNT_2\fP   (0x4UL << \fBUSART_CR3_SCARCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUS_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUS_Msk\fP   (0x3UL << \fBUSART_CR3_WUS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUS\fP   \fBUSART_CR3_WUS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUS_0\fP   (0x1UL << \fBUSART_CR3_WUS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUS_1\fP   (0x2UL << \fBUSART_CR3_WUS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUFIE_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUFIE_Msk\fP   (0x1UL << \fBUSART_CR3_WUFIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUFIE\fP   \fBUSART_CR3_WUFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTIE_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTIE_Msk\fP   (0x1UL << \fBUSART_CR3_TXFTIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTIE\fP   \fBUSART_CR3_TXFTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TCBGTIE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TCBGTIE_Msk\fP   (0x1UL << \fBUSART_CR3_TCBGTIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TCBGTIE\fP   \fBUSART_CR3_TCBGTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTCFG_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTCFG_Msk\fP   (0x7UL << \fBUSART_CR3_RXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTCFG\fP   \fBUSART_CR3_RXFTCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTCFG_0\fP   (0x1UL << \fBUSART_CR3_RXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTCFG_1\fP   (0x2UL << \fBUSART_CR3_RXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTCFG_2\fP   (0x4UL << \fBUSART_CR3_RXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTIE_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTIE_Msk\fP   (0x1UL << \fBUSART_CR3_RXFTIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTIE\fP   \fBUSART_CR3_RXFTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTCFG_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTCFG_Msk\fP   (0x7UL << \fBUSART_CR3_TXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTCFG\fP   \fBUSART_CR3_TXFTCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTCFG_0\fP   (0x1UL << \fBUSART_CR3_TXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTCFG_1\fP   (0x2UL << \fBUSART_CR3_TXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTCFG_2\fP   (0x4UL << \fBUSART_CR3_TXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_BRR\fP   ((uint16_t)0xFFFF)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_Msk\fP   (0xFFUL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC\fP   \fBUSART_GTPR_PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT_Msk\fP   (0xFFUL << \fBUSART_GTPR_GT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT\fP   \fBUSART_GTPR_GT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_RTOR_RTO_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_RTOR_RTO_Msk\fP   (0xFFFFFFUL << \fBUSART_RTOR_RTO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_RTOR_RTO\fP   \fBUSART_RTOR_RTO_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_RTOR_BLEN_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSART_RTOR_BLEN_Msk\fP   (0xFFUL << \fBUSART_RTOR_BLEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_RTOR_BLEN\fP   \fBUSART_RTOR_BLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_RQR_ABRRQ\fP   ((uint16_t)0x0001)"
.br
.ti -1c
.RI "#define \fBUSART_RQR_SBKRQ\fP   ((uint16_t)0x0002)"
.br
.ti -1c
.RI "#define \fBUSART_RQR_MMRQ\fP   ((uint16_t)0x0004)"
.br
.ti -1c
.RI "#define \fBUSART_RQR_RXFRQ\fP   ((uint16_t)0x0008)"
.br
.ti -1c
.RI "#define \fBUSART_RQR_TXFRQ\fP   ((uint16_t)0x0010)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_PE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_PE_Msk\fP   (0x1UL << \fBUSART_ISR_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_PE\fP   \fBUSART_ISR_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_FE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_FE_Msk\fP   (0x1UL << \fBUSART_ISR_FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_FE\fP   \fBUSART_ISR_FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_NE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_NE_Msk\fP   (0x1UL << \fBUSART_ISR_NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_NE\fP   \fBUSART_ISR_NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ORE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ORE_Msk\fP   (0x1UL << \fBUSART_ISR_ORE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ORE\fP   \fBUSART_ISR_ORE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_IDLE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_IDLE_Msk\fP   (0x1UL << \fBUSART_ISR_IDLE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_IDLE\fP   \fBUSART_ISR_IDLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXNE_RXFNE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXNE_RXFNE_Msk\fP   (0x1UL << \fBUSART_ISR_RXNE_RXFNE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXNE_RXFNE\fP   \fBUSART_ISR_RXNE_RXFNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TC_Msk\fP   (0x1UL << \fBUSART_ISR_TC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TC\fP   \fBUSART_ISR_TC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXE_TXFNF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXE_TXFNF_Msk\fP   (0x1UL << \fBUSART_ISR_TXE_TXFNF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXE_TXFNF\fP   \fBUSART_ISR_TXE_TXFNF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_LBDF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_LBDF_Msk\fP   (0x1UL << \fBUSART_ISR_LBDF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_LBDF\fP   \fBUSART_ISR_LBDF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CTSIF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CTSIF_Msk\fP   (0x1UL << \fBUSART_ISR_CTSIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CTSIF\fP   \fBUSART_ISR_CTSIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CTS_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CTS_Msk\fP   (0x1UL << \fBUSART_ISR_CTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CTS\fP   \fBUSART_ISR_CTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RTOF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RTOF_Msk\fP   (0x1UL << \fBUSART_ISR_RTOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RTOF\fP   \fBUSART_ISR_RTOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_EOBF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_EOBF_Msk\fP   (0x1UL << \fBUSART_ISR_EOBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_EOBF\fP   \fBUSART_ISR_EOBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_UDR_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_UDR_Msk\fP   (0x1UL << \fBUSART_ISR_UDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_UDR\fP   \fBUSART_ISR_UDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ABRE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ABRE_Msk\fP   (0x1UL << \fBUSART_ISR_ABRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ABRE\fP   \fBUSART_ISR_ABRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ABRF_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ABRF_Msk\fP   (0x1UL << \fBUSART_ISR_ABRF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ABRF\fP   \fBUSART_ISR_ABRF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_BUSY_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_BUSY_Msk\fP   (0x1UL << \fBUSART_ISR_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_BUSY\fP   \fBUSART_ISR_BUSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CMF_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CMF_Msk\fP   (0x1UL << \fBUSART_ISR_CMF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CMF\fP   \fBUSART_ISR_CMF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_SBKF_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_SBKF_Msk\fP   (0x1UL << \fBUSART_ISR_SBKF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_SBKF\fP   \fBUSART_ISR_SBKF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RWU_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RWU_Msk\fP   (0x1UL << \fBUSART_ISR_RWU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RWU\fP   \fBUSART_ISR_RWU_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_WUF_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_WUF_Msk\fP   (0x1UL << \fBUSART_ISR_WUF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_WUF\fP   \fBUSART_ISR_WUF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TEACK_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TEACK_Msk\fP   (0x1UL << \fBUSART_ISR_TEACK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TEACK\fP   \fBUSART_ISR_TEACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_REACK_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_REACK_Msk\fP   (0x1UL << \fBUSART_ISR_REACK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_REACK\fP   \fBUSART_ISR_REACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXFE_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXFE_Msk\fP   (0x1UL << \fBUSART_ISR_TXFE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXFE\fP   \fBUSART_ISR_TXFE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXFF_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXFF_Msk\fP   (0x1UL << \fBUSART_ISR_RXFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXFF\fP   \fBUSART_ISR_RXFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TCBGT_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TCBGT_Msk\fP   (0x1UL << \fBUSART_ISR_TCBGT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TCBGT\fP   \fBUSART_ISR_TCBGT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXFT_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXFT_Msk\fP   (0x1UL << \fBUSART_ISR_RXFT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXFT\fP   \fBUSART_ISR_RXFT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXFT_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXFT_Msk\fP   (0x1UL << \fBUSART_ISR_TXFT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXFT\fP   \fBUSART_ISR_TXFT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_PECF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_PECF_Msk\fP   (0x1UL << \fBUSART_ICR_PECF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_PECF\fP   \fBUSART_ICR_PECF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_FECF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_FECF_Msk\fP   (0x1UL << \fBUSART_ICR_FECF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_FECF\fP   \fBUSART_ICR_FECF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_NECF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_NECF_Msk\fP   (0x1UL << \fBUSART_ICR_NECF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_NECF\fP   \fBUSART_ICR_NECF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_ORECF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_ORECF_Msk\fP   (0x1UL << \fBUSART_ICR_ORECF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_ORECF\fP   \fBUSART_ICR_ORECF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_IDLECF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_IDLECF_Msk\fP   (0x1UL << \fBUSART_ICR_IDLECF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_IDLECF\fP   \fBUSART_ICR_IDLECF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TXFECF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TXFECF_Msk\fP   (0x1UL << \fBUSART_ICR_TXFECF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TXFECF\fP   \fBUSART_ICR_TXFECF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TCCF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TCCF_Msk\fP   (0x1UL << \fBUSART_ICR_TCCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TCCF\fP   \fBUSART_ICR_TCCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TCBGTCF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TCBGTCF_Msk\fP   (0x1UL << \fBUSART_ICR_TCBGTCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TCBGTCF\fP   \fBUSART_ICR_TCBGTCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_LBDCF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_LBDCF_Msk\fP   (0x1UL << \fBUSART_ICR_LBDCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_LBDCF\fP   \fBUSART_ICR_LBDCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_CTSCF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_CTSCF_Msk\fP   (0x1UL << \fBUSART_ICR_CTSCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_CTSCF\fP   \fBUSART_ICR_CTSCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_RTOCF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_RTOCF_Msk\fP   (0x1UL << \fBUSART_ICR_RTOCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_RTOCF\fP   \fBUSART_ICR_RTOCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_EOBCF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_EOBCF_Msk\fP   (0x1UL << \fBUSART_ICR_EOBCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_EOBCF\fP   \fBUSART_ICR_EOBCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_UDRCF_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_UDRCF_Msk\fP   (0x1UL << \fBUSART_ICR_UDRCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_UDRCF\fP   \fBUSART_ICR_UDRCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_CMCF_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_CMCF_Msk\fP   (0x1UL << \fBUSART_ICR_CMCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_CMCF\fP   \fBUSART_ICR_CMCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_WUCF_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_WUCF_Msk\fP   (0x1UL << \fBUSART_ICR_WUCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_WUCF\fP   \fBUSART_ICR_WUCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_RDR_RDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_RDR_RDR_Msk\fP   (0x1FFUL << \fBUSART_RDR_RDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_RDR_RDR\fP   \fBUSART_RDR_RDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_TDR_TDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_TDR_TDR_Msk\fP   (0x1FFUL << \fBUSART_TDR_TDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_TDR_TDR\fP   \fBUSART_TDR_TDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_PRESC_PRESCALER_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_PRESC_PRESCALER_Msk\fP   (0xFUL << \fBUSART_PRESC_PRESCALER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_PRESC_PRESCALER\fP   \fBUSART_PRESC_PRESCALER_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_PRESC_PRESCALER_0\fP   (0x1UL << \fBUSART_PRESC_PRESCALER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_PRESC_PRESCALER_1\fP   (0x2UL << \fBUSART_PRESC_PRESCALER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_PRESC_PRESCALER_2\fP   (0x4UL << \fBUSART_PRESC_PRESCALER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_PRESC_PRESCALER_3\fP   (0x8UL << \fBUSART_PRESC_PRESCALER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_Msk\fP   (0x7FUL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T\fP   \fBWWDG_CR_T_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_0\fP   (0x01UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_1\fP   (0x02UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_2\fP   (0x04UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_3\fP   (0x08UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_4\fP   (0x10UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_5\fP   (0x20UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_6\fP   (0x40UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA_Msk\fP   (0x1UL << \fBWWDG_CR_WDGA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA\fP   \fBWWDG_CR_WDGA_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_Msk\fP   (0x7FUL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W\fP   \fBWWDG_CFR_W_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_0\fP   (0x01UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_1\fP   (0x02UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_2\fP   (0x04UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_3\fP   (0x08UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_4\fP   (0x10UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_5\fP   (0x20UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_6\fP   (0x40UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_Msk\fP   (0x7UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB\fP   \fBWWDG_CFR_WDGTB_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_0\fP   (0x1UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_1\fP   (0x2UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_2\fP   (0x4UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI_Msk\fP   (0x1UL << \fBWWDG_CFR_EWI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI\fP   \fBWWDG_CFR_EWI_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF_Msk\fP   (0x1UL << \fBWWDG_SR_EWIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF\fP   \fBWWDG_SR_EWIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_IDCODE_DEV_ID_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDBG_IDCODE_DEV_ID_Msk\fP   (0xFFFUL << \fBDBG_IDCODE_DEV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_IDCODE_DEV_ID\fP   \fBDBG_IDCODE_DEV_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_IDCODE_REV_ID_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDBG_IDCODE_REV_ID_Msk\fP   (0xFFFFUL << \fBDBG_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_IDCODE_REV_ID\fP   \fBDBG_IDCODE_REV_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_CR_DBG_STOP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDBG_CR_DBG_STOP_Msk\fP   (0x1UL << \fBDBG_CR_DBG_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_CR_DBG_STOP\fP   \fBDBG_CR_DBG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_CR_DBG_STANDBY_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDBG_CR_DBG_STANDBY_Msk\fP   (0x1UL << \fBDBG_CR_DBG_STANDBY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_CR_DBG_STANDBY\fP   \fBDBG_CR_DBG_STANDBY_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_TIM3_STOP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_TIM3_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ1_DBG_TIM3_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_TIM3_STOP\fP   \fBDBG_APB_FZ1_DBG_TIM3_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_RTC_STOP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_RTC_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ1_DBG_RTC_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_RTC_STOP\fP   \fBDBG_APB_FZ1_DBG_RTC_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_WWDG_STOP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_WWDG_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ1_DBG_WWDG_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_WWDG_STOP\fP   \fBDBG_APB_FZ1_DBG_WWDG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_IWDG_STOP_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_IWDG_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ1_DBG_IWDG_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_IWDG_STOP\fP   \fBDBG_APB_FZ1_DBG_IWDG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP\fP   \fBDBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM1_STOP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM1_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ2_DBG_TIM1_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM1_STOP\fP   \fBDBG_APB_FZ2_DBG_TIM1_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM14_STOP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM14_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ2_DBG_TIM14_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM14_STOP\fP   \fBDBG_APB_FZ2_DBG_TIM14_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM16_STOP_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM16_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ2_DBG_TIM16_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM16_STOP\fP   \fBDBG_APB_FZ2_DBG_TIM16_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM17_STOP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM17_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ2_DBG_TIM17_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM17_STOP\fP   \fBDBG_APB_FZ2_DBG_TIM17_STOP_Msk\fP"
.br
.in -1c
.SH "Detailed Description"
.PP 

.SH "Macro Definition Documentation"
.PP 
.SS "#define ADC_AWD1TR_HT1   \fBADC_AWD1TR_HT1_Msk\fP"
ADC Analog watchdog 1 threshold high 
.SS "#define ADC_AWD1TR_HT1_0   (0x001UL << \fBADC_AWD1TR_HT1_Pos\fP)"
0x00010000 
.SS "#define ADC_AWD1TR_HT1_1   (0x002UL << \fBADC_AWD1TR_HT1_Pos\fP)"
0x00020000 
.SS "#define ADC_AWD1TR_HT1_10   (0x400UL << \fBADC_AWD1TR_HT1_Pos\fP)"
0x04000000 
.SS "#define ADC_AWD1TR_HT1_11   (0x800UL << \fBADC_AWD1TR_HT1_Pos\fP)"
0x08000000 
.SS "#define ADC_AWD1TR_HT1_2   (0x004UL << \fBADC_AWD1TR_HT1_Pos\fP)"
0x00040000 
.SS "#define ADC_AWD1TR_HT1_3   (0x008UL << \fBADC_AWD1TR_HT1_Pos\fP)"
0x00080000 
.SS "#define ADC_AWD1TR_HT1_4   (0x010UL << \fBADC_AWD1TR_HT1_Pos\fP)"
0x00100000 
.SS "#define ADC_AWD1TR_HT1_5   (0x020UL << \fBADC_AWD1TR_HT1_Pos\fP)"
0x00200000 
.SS "#define ADC_AWD1TR_HT1_6   (0x040UL << \fBADC_AWD1TR_HT1_Pos\fP)"
0x00400000 
.SS "#define ADC_AWD1TR_HT1_7   (0x080UL << \fBADC_AWD1TR_HT1_Pos\fP)"
0x00800000 
.SS "#define ADC_AWD1TR_HT1_8   (0x100UL << \fBADC_AWD1TR_HT1_Pos\fP)"
0x01000000 
.SS "#define ADC_AWD1TR_HT1_9   (0x200UL << \fBADC_AWD1TR_HT1_Pos\fP)"
0x02000000 
.SS "#define ADC_AWD1TR_HT1_Msk   (0xFFFUL << \fBADC_AWD1TR_HT1_Pos\fP)"
0x0FFF0000 
.SS "#define ADC_AWD1TR_HT1_Pos   (16U)"

.SS "#define ADC_AWD1TR_LT1   \fBADC_AWD1TR_LT1_Msk\fP"
ADC analog watchdog 1 threshold low 
.SS "#define ADC_AWD1TR_LT1_0   (0x001UL << \fBADC_AWD1TR_LT1_Pos\fP)"
0x00000001 
.SS "#define ADC_AWD1TR_LT1_1   (0x002UL << \fBADC_AWD1TR_LT1_Pos\fP)"
0x00000002 
.SS "#define ADC_AWD1TR_LT1_10   (0x400UL << \fBADC_AWD1TR_LT1_Pos\fP)"
0x00000400 
.SS "#define ADC_AWD1TR_LT1_11   (0x800UL << \fBADC_AWD1TR_LT1_Pos\fP)"
0x00000800 
.SS "#define ADC_AWD1TR_LT1_2   (0x004UL << \fBADC_AWD1TR_LT1_Pos\fP)"
0x00000004 
.SS "#define ADC_AWD1TR_LT1_3   (0x008UL << \fBADC_AWD1TR_LT1_Pos\fP)"
0x00000008 
.SS "#define ADC_AWD1TR_LT1_4   (0x010UL << \fBADC_AWD1TR_LT1_Pos\fP)"
0x00000010 
.SS "#define ADC_AWD1TR_LT1_5   (0x020UL << \fBADC_AWD1TR_LT1_Pos\fP)"
0x00000020 
.SS "#define ADC_AWD1TR_LT1_6   (0x040UL << \fBADC_AWD1TR_LT1_Pos\fP)"
0x00000040 
.SS "#define ADC_AWD1TR_LT1_7   (0x080UL << \fBADC_AWD1TR_LT1_Pos\fP)"
0x00000080 
.SS "#define ADC_AWD1TR_LT1_8   (0x100UL << \fBADC_AWD1TR_LT1_Pos\fP)"
0x00000100 
.SS "#define ADC_AWD1TR_LT1_9   (0x200UL << \fBADC_AWD1TR_LT1_Pos\fP)"
0x00000200 
.SS "#define ADC_AWD1TR_LT1_Msk   (0xFFFUL << \fBADC_AWD1TR_LT1_Pos\fP)"
0x00000FFF 
.SS "#define ADC_AWD1TR_LT1_Pos   (0U)"

.SS "#define ADC_AWD2CR_AWD2CH   \fBADC_AWD2CR_AWD2CH_Msk\fP"
ADC analog watchdog 2 monitored channel selection 
.SS "#define ADC_AWD2CR_AWD2CH_0   (0x00001UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00000001 
.SS "#define ADC_AWD2CR_AWD2CH_1   (0x00002UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00000002 
.SS "#define ADC_AWD2CR_AWD2CH_10   (0x00400UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00000400 
.SS "#define ADC_AWD2CR_AWD2CH_11   (0x00800UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00000800 
.SS "#define ADC_AWD2CR_AWD2CH_12   (0x01000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00001000 
.SS "#define ADC_AWD2CR_AWD2CH_13   (0x02000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00002000 
.SS "#define ADC_AWD2CR_AWD2CH_14   (0x04000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00004000 
.SS "#define ADC_AWD2CR_AWD2CH_15   (0x08000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00008000 
.SS "#define ADC_AWD2CR_AWD2CH_16   (0x10000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00010000 
.SS "#define ADC_AWD2CR_AWD2CH_17   (0x20000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00020000 
.SS "#define ADC_AWD2CR_AWD2CH_18   (0x40000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00040000 
.SS "#define ADC_AWD2CR_AWD2CH_2   (0x00004UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00000004 
.SS "#define ADC_AWD2CR_AWD2CH_3   (0x00008UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00000008 
.SS "#define ADC_AWD2CR_AWD2CH_4   (0x00010UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00000010 
.SS "#define ADC_AWD2CR_AWD2CH_5   (0x00020UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00000020 
.SS "#define ADC_AWD2CR_AWD2CH_6   (0x00040UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00000040 
.SS "#define ADC_AWD2CR_AWD2CH_7   (0x00080UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00000080 
.SS "#define ADC_AWD2CR_AWD2CH_8   (0x00100UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00000100 
.SS "#define ADC_AWD2CR_AWD2CH_9   (0x00200UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x00000200 
.SS "#define ADC_AWD2CR_AWD2CH_Msk   (0x7FFFFUL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
0x0007FFFF 
.SS "#define ADC_AWD2CR_AWD2CH_Pos   (0U)"

.SS "#define ADC_AWD2TR_HT2   \fBADC_AWD2TR_HT2_Msk\fP"
ADC analog watchdog 2 threshold high 
.SS "#define ADC_AWD2TR_HT2_0   (0x001UL << \fBADC_AWD2TR_HT2_Pos\fP)"
0x00010000 
.SS "#define ADC_AWD2TR_HT2_1   (0x002UL << \fBADC_AWD2TR_HT2_Pos\fP)"
0x00020000 
.SS "#define ADC_AWD2TR_HT2_10   (0x400UL << \fBADC_AWD2TR_HT2_Pos\fP)"
0x04000000 
.SS "#define ADC_AWD2TR_HT2_11   (0x800UL << \fBADC_AWD2TR_HT2_Pos\fP)"
0x08000000 
.SS "#define ADC_AWD2TR_HT2_2   (0x004UL << \fBADC_AWD2TR_HT2_Pos\fP)"
0x00040000 
.SS "#define ADC_AWD2TR_HT2_3   (0x008UL << \fBADC_AWD2TR_HT2_Pos\fP)"
0x00080000 
.SS "#define ADC_AWD2TR_HT2_4   (0x010UL << \fBADC_AWD2TR_HT2_Pos\fP)"
0x00100000 
.SS "#define ADC_AWD2TR_HT2_5   (0x020UL << \fBADC_AWD2TR_HT2_Pos\fP)"
0x00200000 
.SS "#define ADC_AWD2TR_HT2_6   (0x040UL << \fBADC_AWD2TR_HT2_Pos\fP)"
0x00400000 
.SS "#define ADC_AWD2TR_HT2_7   (0x080UL << \fBADC_AWD2TR_HT2_Pos\fP)"
0x00800000 
.SS "#define ADC_AWD2TR_HT2_8   (0x100UL << \fBADC_AWD2TR_HT2_Pos\fP)"
0x01000000 
.SS "#define ADC_AWD2TR_HT2_9   (0x200UL << \fBADC_AWD2TR_HT2_Pos\fP)"
0x02000000 
.SS "#define ADC_AWD2TR_HT2_Msk   (0xFFFUL << \fBADC_AWD2TR_HT2_Pos\fP)"
0x0FFF0000 
.SS "#define ADC_AWD2TR_HT2_Pos   (16U)"

.SS "#define ADC_AWD2TR_LT2   \fBADC_AWD2TR_LT2_Msk\fP"
ADC analog watchdog 2 threshold low 
.SS "#define ADC_AWD2TR_LT2_0   (0x001UL << \fBADC_AWD2TR_LT2_Pos\fP)"
0x00000001 
.SS "#define ADC_AWD2TR_LT2_1   (0x002UL << \fBADC_AWD2TR_LT2_Pos\fP)"
0x00000002 
.SS "#define ADC_AWD2TR_LT2_10   (0x400UL << \fBADC_AWD2TR_LT2_Pos\fP)"
0x00000400 
.SS "#define ADC_AWD2TR_LT2_11   (0x800UL << \fBADC_AWD2TR_LT2_Pos\fP)"
0x00000800 
.SS "#define ADC_AWD2TR_LT2_2   (0x004UL << \fBADC_AWD2TR_LT2_Pos\fP)"
0x00000004 
.SS "#define ADC_AWD2TR_LT2_3   (0x008UL << \fBADC_AWD2TR_LT2_Pos\fP)"
0x00000008 
.SS "#define ADC_AWD2TR_LT2_4   (0x010UL << \fBADC_AWD2TR_LT2_Pos\fP)"
0x00000010 
.SS "#define ADC_AWD2TR_LT2_5   (0x020UL << \fBADC_AWD2TR_LT2_Pos\fP)"
0x00000020 
.SS "#define ADC_AWD2TR_LT2_6   (0x040UL << \fBADC_AWD2TR_LT2_Pos\fP)"
0x00000040 
.SS "#define ADC_AWD2TR_LT2_7   (0x080UL << \fBADC_AWD2TR_LT2_Pos\fP)"
0x00000080 
.SS "#define ADC_AWD2TR_LT2_8   (0x100UL << \fBADC_AWD2TR_LT2_Pos\fP)"
0x00000100 
.SS "#define ADC_AWD2TR_LT2_9   (0x200UL << \fBADC_AWD2TR_LT2_Pos\fP)"
0x00000200 
.SS "#define ADC_AWD2TR_LT2_Msk   (0xFFFUL << \fBADC_AWD2TR_LT2_Pos\fP)"
0x00000FFF 
.SS "#define ADC_AWD2TR_LT2_Pos   (0U)"

.SS "#define ADC_AWD3CR_AWD3CH   \fBADC_AWD3CR_AWD3CH_Msk\fP"
ADC analog watchdog 3 monitored channel selection 
.SS "#define ADC_AWD3CR_AWD3CH_0   (0x00001UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00000001 
.SS "#define ADC_AWD3CR_AWD3CH_1   (0x00002UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00000002 
.SS "#define ADC_AWD3CR_AWD3CH_10   (0x00400UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00000400 
.SS "#define ADC_AWD3CR_AWD3CH_11   (0x00800UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00000800 
.SS "#define ADC_AWD3CR_AWD3CH_12   (0x01000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00001000 
.SS "#define ADC_AWD3CR_AWD3CH_13   (0x02000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00002000 
.SS "#define ADC_AWD3CR_AWD3CH_14   (0x04000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00004000 
.SS "#define ADC_AWD3CR_AWD3CH_15   (0x08000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00008000 
.SS "#define ADC_AWD3CR_AWD3CH_16   (0x10000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00010000 
.SS "#define ADC_AWD3CR_AWD3CH_17   (0x20000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00020000 
.SS "#define ADC_AWD3CR_AWD3CH_18   (0x40000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00040000 
.SS "#define ADC_AWD3CR_AWD3CH_2   (0x00004UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00000004 
.SS "#define ADC_AWD3CR_AWD3CH_3   (0x00008UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00000008 
.SS "#define ADC_AWD3CR_AWD3CH_4   (0x00010UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00000010 
.SS "#define ADC_AWD3CR_AWD3CH_5   (0x00020UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00000020 
.SS "#define ADC_AWD3CR_AWD3CH_6   (0x00040UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00000040 
.SS "#define ADC_AWD3CR_AWD3CH_7   (0x00080UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00000080 
.SS "#define ADC_AWD3CR_AWD3CH_8   (0x00100UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00000100 
.SS "#define ADC_AWD3CR_AWD3CH_9   (0x00200UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x00000200 
.SS "#define ADC_AWD3CR_AWD3CH_Msk   (0x7FFFFUL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
0x0007FFFF 
.SS "#define ADC_AWD3CR_AWD3CH_Pos   (0U)"

.SS "#define ADC_AWD3TR_HT3   \fBADC_AWD3TR_HT3_Msk\fP"
ADC analog watchdog 3 threshold high 
.SS "#define ADC_AWD3TR_HT3_0   (0x001UL << \fBADC_AWD3TR_HT3_Pos\fP)"
0x00010000 
.SS "#define ADC_AWD3TR_HT3_1   (0x002UL << \fBADC_AWD3TR_HT3_Pos\fP)"
0x00020000 
.SS "#define ADC_AWD3TR_HT3_10   (0x400UL << \fBADC_AWD3TR_HT3_Pos\fP)"
0x04000000 
.SS "#define ADC_AWD3TR_HT3_11   (0x800UL << \fBADC_AWD3TR_HT3_Pos\fP)"
0x08000000 
.SS "#define ADC_AWD3TR_HT3_2   (0x004UL << \fBADC_AWD3TR_HT3_Pos\fP)"
0x00040000 
.SS "#define ADC_AWD3TR_HT3_3   (0x008UL << \fBADC_AWD3TR_HT3_Pos\fP)"
0x00080000 
.SS "#define ADC_AWD3TR_HT3_4   (0x010UL << \fBADC_AWD3TR_HT3_Pos\fP)"
0x00100000 
.SS "#define ADC_AWD3TR_HT3_5   (0x020UL << \fBADC_AWD3TR_HT3_Pos\fP)"
0x00200000 
.SS "#define ADC_AWD3TR_HT3_6   (0x040UL << \fBADC_AWD3TR_HT3_Pos\fP)"
0x00400000 
.SS "#define ADC_AWD3TR_HT3_7   (0x080UL << \fBADC_AWD3TR_HT3_Pos\fP)"
0x00800000 
.SS "#define ADC_AWD3TR_HT3_8   (0x100UL << \fBADC_AWD3TR_HT3_Pos\fP)"
0x01000000 
.SS "#define ADC_AWD3TR_HT3_9   (0x200UL << \fBADC_AWD3TR_HT3_Pos\fP)"
0x02000000 
.SS "#define ADC_AWD3TR_HT3_Msk   (0xFFFUL << \fBADC_AWD3TR_HT3_Pos\fP)"
0x0FFF0000 
.SS "#define ADC_AWD3TR_HT3_Pos   (16U)"

.SS "#define ADC_AWD3TR_LT3   \fBADC_AWD3TR_LT3_Msk\fP"
ADC analog watchdog 3 threshold low 
.SS "#define ADC_AWD3TR_LT3_0   (0x001UL << \fBADC_AWD3TR_LT3_Pos\fP)"
0x00000001 
.SS "#define ADC_AWD3TR_LT3_1   (0x002UL << \fBADC_AWD3TR_LT3_Pos\fP)"
0x00000002 
.SS "#define ADC_AWD3TR_LT3_10   (0x400UL << \fBADC_AWD3TR_LT3_Pos\fP)"
0x00000400 
.SS "#define ADC_AWD3TR_LT3_11   (0x800UL << \fBADC_AWD3TR_LT3_Pos\fP)"
0x00000800 
.SS "#define ADC_AWD3TR_LT3_2   (0x004UL << \fBADC_AWD3TR_LT3_Pos\fP)"
0x00000004 
.SS "#define ADC_AWD3TR_LT3_3   (0x008UL << \fBADC_AWD3TR_LT3_Pos\fP)"
0x00000008 
.SS "#define ADC_AWD3TR_LT3_4   (0x010UL << \fBADC_AWD3TR_LT3_Pos\fP)"
0x00000010 
.SS "#define ADC_AWD3TR_LT3_5   (0x020UL << \fBADC_AWD3TR_LT3_Pos\fP)"
0x00000020 
.SS "#define ADC_AWD3TR_LT3_6   (0x040UL << \fBADC_AWD3TR_LT3_Pos\fP)"
0x00000040 
.SS "#define ADC_AWD3TR_LT3_7   (0x080UL << \fBADC_AWD3TR_LT3_Pos\fP)"
0x00000080 
.SS "#define ADC_AWD3TR_LT3_8   (0x100UL << \fBADC_AWD3TR_LT3_Pos\fP)"
0x00000100 
.SS "#define ADC_AWD3TR_LT3_9   (0x200UL << \fBADC_AWD3TR_LT3_Pos\fP)"
0x00000200 
.SS "#define ADC_AWD3TR_LT3_Msk   (0xFFFUL << \fBADC_AWD3TR_LT3_Pos\fP)"
0x00000FFF 
.SS "#define ADC_AWD3TR_LT3_Pos   (0U)"

.SS "#define ADC_CALFACT_CALFACT   \fBADC_CALFACT_CALFACT_Msk\fP"
ADC calibration factor in single-ended mode 
.SS "#define ADC_CALFACT_CALFACT_0   (0x01UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
0x00000001 
.SS "#define ADC_CALFACT_CALFACT_1   (0x02UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
0x00000002 
.SS "#define ADC_CALFACT_CALFACT_2   (0x04UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
0x00000004 
.SS "#define ADC_CALFACT_CALFACT_3   (0x08UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
0x00000008 
.SS "#define ADC_CALFACT_CALFACT_4   (0x10UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
0x00000010 
.SS "#define ADC_CALFACT_CALFACT_5   (0x20UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
0x00000020 
.SS "#define ADC_CALFACT_CALFACT_6   (0x40UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
0x00000040 
.SS "#define ADC_CALFACT_CALFACT_Msk   (0x7FUL << \fBADC_CALFACT_CALFACT_Pos\fP)"
0x0000007F 
.SS "#define ADC_CALFACT_CALFACT_Pos   (0U)"

.SS "#define ADC_CCR_LFMEN   \fBADC_CCR_LFMEN_Msk\fP"
Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) 
.SS "#define ADC_CCR_LFMEN_Msk   (0x1UL << \fBADC_CCR_LFMEN_Pos\fP)"
0x02000000 
.SS "#define ADC_CCR_LFMEN_Pos   (25U)"

.SS "#define ADC_CCR_PRESC   \fBADC_CCR_PRESC_Msk\fP"
ADC common clock prescaler, only for clock source asynchronous 
.SS "#define ADC_CCR_PRESC_0   (0x1UL << \fBADC_CCR_PRESC_Pos\fP)"
0x00040000 
.SS "#define ADC_CCR_PRESC_1   (0x2UL << \fBADC_CCR_PRESC_Pos\fP)"
0x00080000 
.SS "#define ADC_CCR_PRESC_2   (0x4UL << \fBADC_CCR_PRESC_Pos\fP)"
0x00100000 
.SS "#define ADC_CCR_PRESC_3   (0x8UL << \fBADC_CCR_PRESC_Pos\fP)"
0x00200000 
.SS "#define ADC_CCR_PRESC_Msk   (0xFUL << \fBADC_CCR_PRESC_Pos\fP)"
0x003C0000 
.SS "#define ADC_CCR_PRESC_Pos   (18U)"

.SS "#define ADC_CCR_TSEN   \fBADC_CCR_TSEN_Msk\fP"
ADC internal path to temperature sensor enable 
.SS "#define ADC_CCR_TSEN_Msk   (0x1UL << \fBADC_CCR_TSEN_Pos\fP)"
0x00800000 
.SS "#define ADC_CCR_TSEN_Pos   (23U)"

.SS "#define ADC_CCR_VBATEN   \fBADC_CCR_VBATEN_Msk\fP"
ADC internal path to battery voltage enable 
.SS "#define ADC_CCR_VBATEN_Msk   (0x1UL << \fBADC_CCR_VBATEN_Pos\fP)"
0x01000000 
.SS "#define ADC_CCR_VBATEN_Pos   (24U)"

.SS "#define ADC_CCR_VREFEN   \fBADC_CCR_VREFEN_Msk\fP"
ADC internal path to VrefInt enable 
.SS "#define ADC_CCR_VREFEN_Msk   (0x1UL << \fBADC_CCR_VREFEN_Pos\fP)"
0x00400000 
.SS "#define ADC_CCR_VREFEN_Pos   (22U)"

.SS "#define ADC_CFGR1_ALIGN   \fBADC_CFGR1_ALIGN_Msk\fP"
ADC data alignment 
.SS "#define ADC_CFGR1_ALIGN_Msk   (0x1UL << \fBADC_CFGR1_ALIGN_Pos\fP)"
0x00000020 
.SS "#define ADC_CFGR1_ALIGN_Pos   (5U)"

.SS "#define ADC_CFGR1_AUTDLY   (\fBADC_CFGR1_WAIT\fP)"

.SS "#define ADC_CFGR1_AUTOFF   \fBADC_CFGR1_AUTOFF_Msk\fP"
ADC low power auto power off 
.SS "#define ADC_CFGR1_AUTOFF_Msk   (0x1UL << \fBADC_CFGR1_AUTOFF_Pos\fP)"
0x00008000 
.SS "#define ADC_CFGR1_AUTOFF_Pos   (15U)"

.SS "#define ADC_CFGR1_AWD1CH   \fBADC_CFGR1_AWD1CH_Msk\fP"
ADC analog watchdog 1 monitored channel selection 
.SS "#define ADC_CFGR1_AWD1CH_0   (0x01UL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
0x04000000 
.SS "#define ADC_CFGR1_AWD1CH_1   (0x02UL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
0x08000000 
.SS "#define ADC_CFGR1_AWD1CH_2   (0x04UL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
0x10000000 
.SS "#define ADC_CFGR1_AWD1CH_3   (0x08UL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
0x20000000 
.SS "#define ADC_CFGR1_AWD1CH_4   (0x10UL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
0x40000000 
.SS "#define ADC_CFGR1_AWD1CH_Msk   (0x1FUL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
0x7C000000 
.SS "#define ADC_CFGR1_AWD1CH_Pos   (26U)"

.SS "#define ADC_CFGR1_AWD1EN   \fBADC_CFGR1_AWD1EN_Msk\fP"
ADC analog watchdog 1 enable on scope ADC group regular 
.SS "#define ADC_CFGR1_AWD1EN_Msk   (0x1UL << \fBADC_CFGR1_AWD1EN_Pos\fP)"
0x00800000 
.SS "#define ADC_CFGR1_AWD1EN_Pos   (23U)"

.SS "#define ADC_CFGR1_AWD1SGL   \fBADC_CFGR1_AWD1SGL_Msk\fP"
ADC analog watchdog 1 monitoring a single channel or all channels 
.SS "#define ADC_CFGR1_AWD1SGL_Msk   (0x1UL << \fBADC_CFGR1_AWD1SGL_Pos\fP)"
0x00400000 
.SS "#define ADC_CFGR1_AWD1SGL_Pos   (22U)"

.SS "#define ADC_CFGR1_CHSELRMOD   \fBADC_CFGR1_CHSELRMOD_Msk\fP"
ADC group regular sequencer mode 
.SS "#define ADC_CFGR1_CHSELRMOD_Msk   (0x1UL << \fBADC_CFGR1_CHSELRMOD_Pos\fP)"
0x00200000 
.SS "#define ADC_CFGR1_CHSELRMOD_Pos   (21U)"

.SS "#define ADC_CFGR1_CONT   \fBADC_CFGR1_CONT_Msk\fP"
ADC group regular continuous conversion mode 
.SS "#define ADC_CFGR1_CONT_Msk   (0x1UL << \fBADC_CFGR1_CONT_Pos\fP)"
0x00002000 
.SS "#define ADC_CFGR1_CONT_Pos   (13U)"

.SS "#define ADC_CFGR1_DISCEN   \fBADC_CFGR1_DISCEN_Msk\fP"
ADC group regular sequencer discontinuous mode 
.SS "#define ADC_CFGR1_DISCEN_Msk   (0x1UL << \fBADC_CFGR1_DISCEN_Pos\fP)"
0x00010000 
.SS "#define ADC_CFGR1_DISCEN_Pos   (16U)"

.SS "#define ADC_CFGR1_DMACFG   \fBADC_CFGR1_DMACFG_Msk\fP"
ADC DMA transfer configuration 
.SS "#define ADC_CFGR1_DMACFG_Msk   (0x1UL << \fBADC_CFGR1_DMACFG_Pos\fP)"
0x00000002 
.SS "#define ADC_CFGR1_DMACFG_Pos   (1U)"

.SS "#define ADC_CFGR1_DMAEN   \fBADC_CFGR1_DMAEN_Msk\fP"
ADC DMA transfer enable 
.SS "#define ADC_CFGR1_DMAEN_Msk   (0x1UL << \fBADC_CFGR1_DMAEN_Pos\fP)"
0x00000001 
.SS "#define ADC_CFGR1_DMAEN_Pos   (0U)"

.SS "#define ADC_CFGR1_EXTEN   \fBADC_CFGR1_EXTEN_Msk\fP"
ADC group regular external trigger polarity 
.SS "#define ADC_CFGR1_EXTEN_0   (0x1UL << \fBADC_CFGR1_EXTEN_Pos\fP)"
0x00000400 
.SS "#define ADC_CFGR1_EXTEN_1   (0x2UL << \fBADC_CFGR1_EXTEN_Pos\fP)"
0x00000800 
.SS "#define ADC_CFGR1_EXTEN_Msk   (0x3UL << \fBADC_CFGR1_EXTEN_Pos\fP)"
0x00000C00 
.SS "#define ADC_CFGR1_EXTEN_Pos   (10U)"

.SS "#define ADC_CFGR1_EXTSEL   \fBADC_CFGR1_EXTSEL_Msk\fP"
ADC group regular external trigger source 
.SS "#define ADC_CFGR1_EXTSEL_0   (0x1UL << \fBADC_CFGR1_EXTSEL_Pos\fP)"
0x00000040 
.SS "#define ADC_CFGR1_EXTSEL_1   (0x2UL << \fBADC_CFGR1_EXTSEL_Pos\fP)"
0x00000080 
.SS "#define ADC_CFGR1_EXTSEL_2   (0x4UL << \fBADC_CFGR1_EXTSEL_Pos\fP)"
0x00000100 
.SS "#define ADC_CFGR1_EXTSEL_Msk   (0x7UL << \fBADC_CFGR1_EXTSEL_Pos\fP)"
0x000001C0 
.SS "#define ADC_CFGR1_EXTSEL_Pos   (6U)"

.SS "#define ADC_CFGR1_OVRMOD   \fBADC_CFGR1_OVRMOD_Msk\fP"
ADC group regular overrun configuration 
.SS "#define ADC_CFGR1_OVRMOD_Msk   (0x1UL << \fBADC_CFGR1_OVRMOD_Pos\fP)"
0x00001000 
.SS "#define ADC_CFGR1_OVRMOD_Pos   (12U)"

.SS "#define ADC_CFGR1_RES   \fBADC_CFGR1_RES_Msk\fP"
ADC data resolution 
.SS "#define ADC_CFGR1_RES_0   (0x1U << \fBADC_CFGR1_RES_Pos\fP)"
0x00000008 
.SS "#define ADC_CFGR1_RES_1   (0x2U << \fBADC_CFGR1_RES_Pos\fP)"
0x00000010 
.SS "#define ADC_CFGR1_RES_Msk   (0x3UL << \fBADC_CFGR1_RES_Pos\fP)"
0x00000018 
.SS "#define ADC_CFGR1_RES_Pos   (3U)"

.SS "#define ADC_CFGR1_SCANDIR   \fBADC_CFGR1_SCANDIR_Msk\fP"
ADC group regular sequencer scan direction 
.SS "#define ADC_CFGR1_SCANDIR_Msk   (0x1UL << \fBADC_CFGR1_SCANDIR_Pos\fP)"
0x00000004 
.SS "#define ADC_CFGR1_SCANDIR_Pos   (2U)"

.SS "#define ADC_CFGR1_WAIT   \fBADC_CFGR1_WAIT_Msk\fP"
ADC low power auto wait 
.SS "#define ADC_CFGR1_WAIT_Msk   (0x1UL << \fBADC_CFGR1_WAIT_Pos\fP)"
0x00004000 
.SS "#define ADC_CFGR1_WAIT_Pos   (14U)"

.SS "#define ADC_CFGR2_CKMODE   \fBADC_CFGR2_CKMODE_Msk\fP"
ADC clock source and prescaler (prescaler only for clock source synchronous) 
.SS "#define ADC_CFGR2_CKMODE_0   (0x1UL << \fBADC_CFGR2_CKMODE_Pos\fP)"
0x40000000 
.SS "#define ADC_CFGR2_CKMODE_1   (0x2UL << \fBADC_CFGR2_CKMODE_Pos\fP)"
0x80000000 
.SS "#define ADC_CFGR2_CKMODE_Msk   (0x3UL << \fBADC_CFGR2_CKMODE_Pos\fP)"
0xC0000000 
.SS "#define ADC_CFGR2_CKMODE_Pos   (30U)"

.SS "#define ADC_CFGR2_LFTRIG   \fBADC_CFGR2_LFTRIG_Msk\fP"
ADC low frequency trigger mode 
.SS "#define ADC_CFGR2_LFTRIG_Msk   (0x1UL << \fBADC_CFGR2_LFTRIG_Pos\fP)"
0x20000000 
.SS "#define ADC_CFGR2_LFTRIG_Pos   (29U)"

.SS "#define ADC_CFGR2_OVSE   \fBADC_CFGR2_OVSE_Msk\fP"
ADC oversampler enable on scope ADC group regular 
.SS "#define ADC_CFGR2_OVSE_Msk   (0x1UL << \fBADC_CFGR2_OVSE_Pos\fP)"
0x00000001 
.SS "#define ADC_CFGR2_OVSE_Pos   (0U)"

.SS "#define ADC_CFGR2_OVSR   \fBADC_CFGR2_OVSR_Msk\fP"
ADC oversampling ratio 
.SS "#define ADC_CFGR2_OVSR_0   (0x1UL << \fBADC_CFGR2_OVSR_Pos\fP)"
0x00000004 
.SS "#define ADC_CFGR2_OVSR_1   (0x2UL << \fBADC_CFGR2_OVSR_Pos\fP)"
0x00000008 
.SS "#define ADC_CFGR2_OVSR_2   (0x4UL << \fBADC_CFGR2_OVSR_Pos\fP)"
0x00000010 
.SS "#define ADC_CFGR2_OVSR_Msk   (0x7UL << \fBADC_CFGR2_OVSR_Pos\fP)"
0x0000001C 
.SS "#define ADC_CFGR2_OVSR_Pos   (2U)"

.SS "#define ADC_CFGR2_OVSS   \fBADC_CFGR2_OVSS_Msk\fP"
ADC oversampling shift 
.SS "#define ADC_CFGR2_OVSS_0   (0x1UL << \fBADC_CFGR2_OVSS_Pos\fP)"
0x00000020 
.SS "#define ADC_CFGR2_OVSS_1   (0x2UL << \fBADC_CFGR2_OVSS_Pos\fP)"
0x00000040 
.SS "#define ADC_CFGR2_OVSS_2   (0x4UL << \fBADC_CFGR2_OVSS_Pos\fP)"
0x00000080 
.SS "#define ADC_CFGR2_OVSS_3   (0x8UL << \fBADC_CFGR2_OVSS_Pos\fP)"
0x00000100 
.SS "#define ADC_CFGR2_OVSS_Msk   (0xFUL << \fBADC_CFGR2_OVSS_Pos\fP)"
0x000001E0 
.SS "#define ADC_CFGR2_OVSS_Pos   (5U)"

.SS "#define ADC_CFGR2_TOVS   \fBADC_CFGR2_TOVS_Msk\fP"
ADC oversampling discontinuous mode (triggered mode) for ADC group regular 
.SS "#define ADC_CFGR2_TOVS_Msk   (0x1UL << \fBADC_CFGR2_TOVS_Pos\fP)"
0x00000200 
.SS "#define ADC_CFGR2_TOVS_Pos   (9U)"

.SS "#define ADC_CHSELR_CHSEL   \fBADC_CHSELR_CHSEL_Msk\fP"
ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL0   \fBADC_CHSELR_CHSEL0_Msk\fP"
ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL0_Msk   (0x1UL << \fBADC_CHSELR_CHSEL0_Pos\fP)"
0x00000001 
.SS "#define ADC_CHSELR_CHSEL0_Pos   (0U)"

.SS "#define ADC_CHSELR_CHSEL1   \fBADC_CHSELR_CHSEL1_Msk\fP"
ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL10   \fBADC_CHSELR_CHSEL10_Msk\fP"
ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL10_Msk   (0x1UL << \fBADC_CHSELR_CHSEL10_Pos\fP)"
0x00000400 
.SS "#define ADC_CHSELR_CHSEL10_Pos   (10U)"

.SS "#define ADC_CHSELR_CHSEL11   \fBADC_CHSELR_CHSEL11_Msk\fP"
ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL11_Msk   (0x1UL << \fBADC_CHSELR_CHSEL11_Pos\fP)"
0x00000800 
.SS "#define ADC_CHSELR_CHSEL11_Pos   (11U)"

.SS "#define ADC_CHSELR_CHSEL12   \fBADC_CHSELR_CHSEL12_Msk\fP"
ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL12_Msk   (0x1UL << \fBADC_CHSELR_CHSEL12_Pos\fP)"
0x00001000 
.SS "#define ADC_CHSELR_CHSEL12_Pos   (12U)"

.SS "#define ADC_CHSELR_CHSEL13   \fBADC_CHSELR_CHSEL13_Msk\fP"
ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL13_Msk   (0x1UL << \fBADC_CHSELR_CHSEL13_Pos\fP)"
0x00002000 
.SS "#define ADC_CHSELR_CHSEL13_Pos   (13U)"

.SS "#define ADC_CHSELR_CHSEL14   \fBADC_CHSELR_CHSEL14_Msk\fP"
ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL14_Msk   (0x1UL << \fBADC_CHSELR_CHSEL14_Pos\fP)"
0x00004000 
.SS "#define ADC_CHSELR_CHSEL14_Pos   (14U)"

.SS "#define ADC_CHSELR_CHSEL15   \fBADC_CHSELR_CHSEL15_Msk\fP"
ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL15_Msk   (0x1UL << \fBADC_CHSELR_CHSEL15_Pos\fP)"
0x00008000 
.SS "#define ADC_CHSELR_CHSEL15_Pos   (15U)"

.SS "#define ADC_CHSELR_CHSEL16   \fBADC_CHSELR_CHSEL16_Msk\fP"
ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL16_Msk   (0x1UL << \fBADC_CHSELR_CHSEL16_Pos\fP)"
0x00010000 
.SS "#define ADC_CHSELR_CHSEL16_Pos   (16U)"

.SS "#define ADC_CHSELR_CHSEL17   \fBADC_CHSELR_CHSEL17_Msk\fP"
ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL17_Msk   (0x1UL << \fBADC_CHSELR_CHSEL17_Pos\fP)"
0x00020000 
.SS "#define ADC_CHSELR_CHSEL17_Pos   (17U)"

.SS "#define ADC_CHSELR_CHSEL18   \fBADC_CHSELR_CHSEL18_Msk\fP"
ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL18_Msk   (0x1UL << \fBADC_CHSELR_CHSEL18_Pos\fP)"
0x00040000 
.SS "#define ADC_CHSELR_CHSEL18_Pos   (18U)"

.SS "#define ADC_CHSELR_CHSEL1_Msk   (0x1UL << \fBADC_CHSELR_CHSEL1_Pos\fP)"
0x00000002 
.SS "#define ADC_CHSELR_CHSEL1_Pos   (1U)"

.SS "#define ADC_CHSELR_CHSEL2   \fBADC_CHSELR_CHSEL2_Msk\fP"
ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL2_Msk   (0x1UL << \fBADC_CHSELR_CHSEL2_Pos\fP)"
0x00000004 
.SS "#define ADC_CHSELR_CHSEL2_Pos   (2U)"

.SS "#define ADC_CHSELR_CHSEL3   \fBADC_CHSELR_CHSEL3_Msk\fP"
ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL3_Msk   (0x1UL << \fBADC_CHSELR_CHSEL3_Pos\fP)"
0x00000008 
.SS "#define ADC_CHSELR_CHSEL3_Pos   (3U)"

.SS "#define ADC_CHSELR_CHSEL4   \fBADC_CHSELR_CHSEL4_Msk\fP"
ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL4_Msk   (0x1UL << \fBADC_CHSELR_CHSEL4_Pos\fP)"
0x00000010 
.SS "#define ADC_CHSELR_CHSEL4_Pos   (4U)"

.SS "#define ADC_CHSELR_CHSEL5   \fBADC_CHSELR_CHSEL5_Msk\fP"
ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL5_Msk   (0x1UL << \fBADC_CHSELR_CHSEL5_Pos\fP)"
0x00000020 
.SS "#define ADC_CHSELR_CHSEL5_Pos   (5U)"

.SS "#define ADC_CHSELR_CHSEL6   \fBADC_CHSELR_CHSEL6_Msk\fP"
ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL6_Msk   (0x1UL << \fBADC_CHSELR_CHSEL6_Pos\fP)"
0x00000040 
.SS "#define ADC_CHSELR_CHSEL6_Pos   (6U)"

.SS "#define ADC_CHSELR_CHSEL7   \fBADC_CHSELR_CHSEL7_Msk\fP"
ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL7_Msk   (0x1UL << \fBADC_CHSELR_CHSEL7_Pos\fP)"
0x00000080 
.SS "#define ADC_CHSELR_CHSEL7_Pos   (7U)"

.SS "#define ADC_CHSELR_CHSEL8   \fBADC_CHSELR_CHSEL8_Msk\fP"
ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL8_Msk   (0x1UL << \fBADC_CHSELR_CHSEL8_Pos\fP)"
0x00000100 
.SS "#define ADC_CHSELR_CHSEL8_Pos   (8U)"

.SS "#define ADC_CHSELR_CHSEL9   \fBADC_CHSELR_CHSEL9_Msk\fP"
ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset 
.SS "#define ADC_CHSELR_CHSEL9_Msk   (0x1UL << \fBADC_CHSELR_CHSEL9_Pos\fP)"
0x00000200 
.SS "#define ADC_CHSELR_CHSEL9_Pos   (9U)"

.SS "#define ADC_CHSELR_CHSEL_Msk   (0x7FFFFUL << \fBADC_CHSELR_CHSEL_Pos\fP)"
0x0007FFFF 
.SS "#define ADC_CHSELR_CHSEL_Pos   (0U)"

.SS "#define ADC_CHSELR_SQ1   \fBADC_CHSELR_SQ1_Msk\fP"
ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set 
.SS "#define ADC_CHSELR_SQ1_0   (0x1UL << \fBADC_CHSELR_SQ1_Pos\fP)"
0x00000001 
.SS "#define ADC_CHSELR_SQ1_1   (0x2UL << \fBADC_CHSELR_SQ1_Pos\fP)"
0x00000002 
.SS "#define ADC_CHSELR_SQ1_2   (0x4UL << \fBADC_CHSELR_SQ1_Pos\fP)"
0x00000004 
.SS "#define ADC_CHSELR_SQ1_3   (0x8UL << \fBADC_CHSELR_SQ1_Pos\fP)"
0x00000008 
.SS "#define ADC_CHSELR_SQ1_Msk   (0xFUL << \fBADC_CHSELR_SQ1_Pos\fP)"
0x0000000F 
.SS "#define ADC_CHSELR_SQ1_Pos   (0U)"

.SS "#define ADC_CHSELR_SQ2   \fBADC_CHSELR_SQ2_Msk\fP"
ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set 
.SS "#define ADC_CHSELR_SQ2_0   (0x1UL << \fBADC_CHSELR_SQ2_Pos\fP)"
0x00000010 
.SS "#define ADC_CHSELR_SQ2_1   (0x2UL << \fBADC_CHSELR_SQ2_Pos\fP)"
0x00000020 
.SS "#define ADC_CHSELR_SQ2_2   (0x4UL << \fBADC_CHSELR_SQ2_Pos\fP)"
0x00000040 
.SS "#define ADC_CHSELR_SQ2_3   (0x8UL << \fBADC_CHSELR_SQ2_Pos\fP)"
0x00000080 
.SS "#define ADC_CHSELR_SQ2_Msk   (0xFUL << \fBADC_CHSELR_SQ2_Pos\fP)"
0x000000F0 
.SS "#define ADC_CHSELR_SQ2_Pos   (4U)"

.SS "#define ADC_CHSELR_SQ3   \fBADC_CHSELR_SQ3_Msk\fP"
ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set 
.SS "#define ADC_CHSELR_SQ3_0   (0x1UL << \fBADC_CHSELR_SQ3_Pos\fP)"
0x00000100 
.SS "#define ADC_CHSELR_SQ3_1   (0x2UL << \fBADC_CHSELR_SQ3_Pos\fP)"
0x00000200 
.SS "#define ADC_CHSELR_SQ3_2   (0x4UL << \fBADC_CHSELR_SQ3_Pos\fP)"
0x00000400 
.SS "#define ADC_CHSELR_SQ3_3   (0x8UL << \fBADC_CHSELR_SQ3_Pos\fP)"
0x00000800 
.SS "#define ADC_CHSELR_SQ3_Msk   (0xFUL << \fBADC_CHSELR_SQ3_Pos\fP)"
0x00000F00 
.SS "#define ADC_CHSELR_SQ3_Pos   (8U)"

.SS "#define ADC_CHSELR_SQ4   \fBADC_CHSELR_SQ4_Msk\fP"
ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set 
.SS "#define ADC_CHSELR_SQ4_0   (0x1UL << \fBADC_CHSELR_SQ4_Pos\fP)"
0x00001000 
.SS "#define ADC_CHSELR_SQ4_1   (0x2UL << \fBADC_CHSELR_SQ4_Pos\fP)"
0x00002000 
.SS "#define ADC_CHSELR_SQ4_2   (0x4UL << \fBADC_CHSELR_SQ4_Pos\fP)"
0x00004000 
.SS "#define ADC_CHSELR_SQ4_3   (0x8UL << \fBADC_CHSELR_SQ4_Pos\fP)"
0x00008000 
.SS "#define ADC_CHSELR_SQ4_Msk   (0xFUL << \fBADC_CHSELR_SQ4_Pos\fP)"
0x0000F000 
.SS "#define ADC_CHSELR_SQ4_Pos   (12U)"

.SS "#define ADC_CHSELR_SQ5   \fBADC_CHSELR_SQ5_Msk\fP"
ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set 
.SS "#define ADC_CHSELR_SQ5_0   (0x1UL << \fBADC_CHSELR_SQ5_Pos\fP)"
0x00010000 
.SS "#define ADC_CHSELR_SQ5_1   (0x2UL << \fBADC_CHSELR_SQ5_Pos\fP)"
0x00020000 
.SS "#define ADC_CHSELR_SQ5_2   (0x4UL << \fBADC_CHSELR_SQ5_Pos\fP)"
0x00040000 
.SS "#define ADC_CHSELR_SQ5_3   (0x8UL << \fBADC_CHSELR_SQ5_Pos\fP)"
0x00080000 
.SS "#define ADC_CHSELR_SQ5_Msk   (0xFUL << \fBADC_CHSELR_SQ5_Pos\fP)"
0x000F0000 
.SS "#define ADC_CHSELR_SQ5_Pos   (16U)"

.SS "#define ADC_CHSELR_SQ6   \fBADC_CHSELR_SQ6_Msk\fP"
ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set 
.SS "#define ADC_CHSELR_SQ6_0   (0x1UL << \fBADC_CHSELR_SQ6_Pos\fP)"
0x00100000 
.SS "#define ADC_CHSELR_SQ6_1   (0x2UL << \fBADC_CHSELR_SQ6_Pos\fP)"
0x00200000 
.SS "#define ADC_CHSELR_SQ6_2   (0x4UL << \fBADC_CHSELR_SQ6_Pos\fP)"
0x00400000 
.SS "#define ADC_CHSELR_SQ6_3   (0x8UL << \fBADC_CHSELR_SQ6_Pos\fP)"
0x00800000 
.SS "#define ADC_CHSELR_SQ6_Msk   (0xFUL << \fBADC_CHSELR_SQ6_Pos\fP)"
0x00F00000 
.SS "#define ADC_CHSELR_SQ6_Pos   (20U)"

.SS "#define ADC_CHSELR_SQ7   \fBADC_CHSELR_SQ7_Msk\fP"
ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set 
.SS "#define ADC_CHSELR_SQ7_0   (0x1UL << \fBADC_CHSELR_SQ7_Pos\fP)"
0x01000000 
.SS "#define ADC_CHSELR_SQ7_1   (0x2UL << \fBADC_CHSELR_SQ7_Pos\fP)"
0x02000000 
.SS "#define ADC_CHSELR_SQ7_2   (0x4UL << \fBADC_CHSELR_SQ7_Pos\fP)"
0x04000000 
.SS "#define ADC_CHSELR_SQ7_3   (0x8UL << \fBADC_CHSELR_SQ7_Pos\fP)"
0x08000000 
.SS "#define ADC_CHSELR_SQ7_Msk   (0xFUL << \fBADC_CHSELR_SQ7_Pos\fP)"
0x0F000000 
.SS "#define ADC_CHSELR_SQ7_Pos   (24U)"

.SS "#define ADC_CHSELR_SQ8   \fBADC_CHSELR_SQ8_Msk\fP"
ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set 
.SS "#define ADC_CHSELR_SQ8_0   (0x1UL << \fBADC_CHSELR_SQ8_Pos\fP)"
0x10000000 
.SS "#define ADC_CHSELR_SQ8_1   (0x2UL << \fBADC_CHSELR_SQ8_Pos\fP)"
0x20000000 
.SS "#define ADC_CHSELR_SQ8_2   (0x4UL << \fBADC_CHSELR_SQ8_Pos\fP)"
0x40000000 
.SS "#define ADC_CHSELR_SQ8_3   (0x8UL << \fBADC_CHSELR_SQ8_Pos\fP)"
0x80000000 
.SS "#define ADC_CHSELR_SQ8_Msk   (0xFUL << \fBADC_CHSELR_SQ8_Pos\fP)"
0xF0000000 
.SS "#define ADC_CHSELR_SQ8_Pos   (28U)"

.SS "#define ADC_CHSELR_SQ_ALL   \fBADC_CHSELR_SQ_ALL_Msk\fP"
ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set 
.SS "#define ADC_CHSELR_SQ_ALL_Msk   (0xFFFFFFFFUL << \fBADC_CHSELR_SQ_ALL_Pos\fP)"
0xFFFFFFFF 
.SS "#define ADC_CHSELR_SQ_ALL_Pos   (0U)"

.SS "#define ADC_CR_ADCAL   \fBADC_CR_ADCAL_Msk\fP"
ADC calibration 
.SS "#define ADC_CR_ADCAL_Msk   (0x1UL << \fBADC_CR_ADCAL_Pos\fP)"
0x80000000 
.SS "#define ADC_CR_ADCAL_Pos   (31U)"

.SS "#define ADC_CR_ADDIS   \fBADC_CR_ADDIS_Msk\fP"
ADC disable 
.SS "#define ADC_CR_ADDIS_Msk   (0x1UL << \fBADC_CR_ADDIS_Pos\fP)"
0x00000002 
.SS "#define ADC_CR_ADDIS_Pos   (1U)"

.SS "#define ADC_CR_ADEN   \fBADC_CR_ADEN_Msk\fP"
ADC enable 
.SS "#define ADC_CR_ADEN_Msk   (0x1UL << \fBADC_CR_ADEN_Pos\fP)"
0x00000001 
.SS "#define ADC_CR_ADEN_Pos   (0U)"

.SS "#define ADC_CR_ADSTART   \fBADC_CR_ADSTART_Msk\fP"
ADC group regular conversion start 
.SS "#define ADC_CR_ADSTART_Msk   (0x1UL << \fBADC_CR_ADSTART_Pos\fP)"
0x00000004 
.SS "#define ADC_CR_ADSTART_Pos   (2U)"

.SS "#define ADC_CR_ADSTP   \fBADC_CR_ADSTP_Msk\fP"
ADC group regular conversion stop 
.SS "#define ADC_CR_ADSTP_Msk   (0x1UL << \fBADC_CR_ADSTP_Pos\fP)"
0x00000010 
.SS "#define ADC_CR_ADSTP_Pos   (4U)"

.SS "#define ADC_CR_ADVREGEN   \fBADC_CR_ADVREGEN_Msk\fP"
ADC voltage regulator enable 
.SS "#define ADC_CR_ADVREGEN_Msk   (0x1UL << \fBADC_CR_ADVREGEN_Pos\fP)"
0x10000000 
.SS "#define ADC_CR_ADVREGEN_Pos   (28U)"

.SS "#define ADC_DR_DATA   \fBADC_DR_DATA_Msk\fP"
ADC group regular conversion data 
.SS "#define ADC_DR_DATA_0   (0x0001UL << \fBADC_DR_DATA_Pos\fP)"
0x00000001 
.SS "#define ADC_DR_DATA_1   (0x0002UL << \fBADC_DR_DATA_Pos\fP)"
0x00000002 
.SS "#define ADC_DR_DATA_10   (0x0400UL << \fBADC_DR_DATA_Pos\fP)"
0x00000400 
.SS "#define ADC_DR_DATA_11   (0x0800UL << \fBADC_DR_DATA_Pos\fP)"
0x00000800 
.SS "#define ADC_DR_DATA_12   (0x1000UL << \fBADC_DR_DATA_Pos\fP)"
0x00001000 
.SS "#define ADC_DR_DATA_13   (0x2000UL << \fBADC_DR_DATA_Pos\fP)"
0x00002000 
.SS "#define ADC_DR_DATA_14   (0x4000UL << \fBADC_DR_DATA_Pos\fP)"
0x00004000 
.SS "#define ADC_DR_DATA_15   (0x8000UL << \fBADC_DR_DATA_Pos\fP)"
0x00008000 
.SS "#define ADC_DR_DATA_2   (0x0004UL << \fBADC_DR_DATA_Pos\fP)"
0x00000004 
.SS "#define ADC_DR_DATA_3   (0x0008UL << \fBADC_DR_DATA_Pos\fP)"
0x00000008 
.SS "#define ADC_DR_DATA_4   (0x0010UL << \fBADC_DR_DATA_Pos\fP)"
0x00000010 
.SS "#define ADC_DR_DATA_5   (0x0020UL << \fBADC_DR_DATA_Pos\fP)"
0x00000020 
.SS "#define ADC_DR_DATA_6   (0x0040UL << \fBADC_DR_DATA_Pos\fP)"
0x00000040 
.SS "#define ADC_DR_DATA_7   (0x0080UL << \fBADC_DR_DATA_Pos\fP)"
0x00000080 
.SS "#define ADC_DR_DATA_8   (0x0100UL << \fBADC_DR_DATA_Pos\fP)"
0x00000100 
.SS "#define ADC_DR_DATA_9   (0x0200UL << \fBADC_DR_DATA_Pos\fP)"
0x00000200 
.SS "#define ADC_DR_DATA_Msk   (0xFFFFUL << \fBADC_DR_DATA_Pos\fP)"
0x0000FFFF 
.SS "#define ADC_DR_DATA_Pos   (0U)"

.SS "#define ADC_IER_ADRDYIE   \fBADC_IER_ADRDYIE_Msk\fP"
ADC ready interrupt 
.SS "#define ADC_IER_ADRDYIE_Msk   (0x1UL << \fBADC_IER_ADRDYIE_Pos\fP)"
0x00000001 
.SS "#define ADC_IER_ADRDYIE_Pos   (0U)"

.SS "#define ADC_IER_AWD1IE   \fBADC_IER_AWD1IE_Msk\fP"
ADC analog watchdog 1 interrupt 
.SS "#define ADC_IER_AWD1IE_Msk   (0x1UL << \fBADC_IER_AWD1IE_Pos\fP)"
0x00000080 
.SS "#define ADC_IER_AWD1IE_Pos   (7U)"

.SS "#define ADC_IER_AWD2IE   \fBADC_IER_AWD2IE_Msk\fP"
ADC analog watchdog 2 interrupt 
.SS "#define ADC_IER_AWD2IE_Msk   (0x1UL << \fBADC_IER_AWD2IE_Pos\fP)"
0x00000100 
.SS "#define ADC_IER_AWD2IE_Pos   (8U)"

.SS "#define ADC_IER_AWD3IE   \fBADC_IER_AWD3IE_Msk\fP"
ADC analog watchdog 3 interrupt 
.SS "#define ADC_IER_AWD3IE_Msk   (0x1UL << \fBADC_IER_AWD3IE_Pos\fP)"
0x00000200 
.SS "#define ADC_IER_AWD3IE_Pos   (9U)"

.SS "#define ADC_IER_CCRDYIE   \fBADC_IER_CCRDYIE_Msk\fP"
ADC channel configuration ready interrupt 
.SS "#define ADC_IER_CCRDYIE_Msk   (0x1UL << \fBADC_IER_CCRDYIE_Pos\fP)"
0x00002000 
.SS "#define ADC_IER_CCRDYIE_Pos   (13U)"

.SS "#define ADC_IER_EOCALIE   \fBADC_IER_EOCALIE_Msk\fP"
ADC end of calibration interrupt 
.SS "#define ADC_IER_EOCALIE_Msk   (0x1UL << \fBADC_IER_EOCALIE_Pos\fP)"
0x00000800 
.SS "#define ADC_IER_EOCALIE_Pos   (11U)"

.SS "#define ADC_IER_EOCIE   \fBADC_IER_EOCIE_Msk\fP"
ADC group regular end of unitary conversion interrupt 
.SS "#define ADC_IER_EOCIE_Msk   (0x1UL << \fBADC_IER_EOCIE_Pos\fP)"
0x00000004 
.SS "#define ADC_IER_EOCIE_Pos   (2U)"

.SS "#define ADC_IER_EOSEQIE   (\fBADC_IER_EOSIE\fP)"

.SS "#define ADC_IER_EOSIE   \fBADC_IER_EOSIE_Msk\fP"
ADC group regular end of sequence conversions interrupt 
.SS "#define ADC_IER_EOSIE_Msk   (0x1UL << \fBADC_IER_EOSIE_Pos\fP)"
0x00000008 
.SS "#define ADC_IER_EOSIE_Pos   (3U)"

.SS "#define ADC_IER_EOSMPIE   \fBADC_IER_EOSMPIE_Msk\fP"
ADC group regular end of sampling interrupt 
.SS "#define ADC_IER_EOSMPIE_Msk   (0x1UL << \fBADC_IER_EOSMPIE_Pos\fP)"
0x00000002 
.SS "#define ADC_IER_EOSMPIE_Pos   (1U)"

.SS "#define ADC_IER_OVRIE   \fBADC_IER_OVRIE_Msk\fP"
ADC group regular overrun interrupt 
.SS "#define ADC_IER_OVRIE_Msk   (0x1UL << \fBADC_IER_OVRIE_Pos\fP)"
0x00000010 
.SS "#define ADC_IER_OVRIE_Pos   (4U)"

.SS "#define ADC_ISR_ADRDY   \fBADC_ISR_ADRDY_Msk\fP"
ADC ready flag 
.SS "#define ADC_ISR_ADRDY_Msk   (0x1UL << \fBADC_ISR_ADRDY_Pos\fP)"
0x00000001 
.SS "#define ADC_ISR_ADRDY_Pos   (0U)"

.SS "#define ADC_ISR_AWD1   \fBADC_ISR_AWD1_Msk\fP"
ADC analog watchdog 1 flag 
.SS "#define ADC_ISR_AWD1_Msk   (0x1UL << \fBADC_ISR_AWD1_Pos\fP)"
0x00000080 
.SS "#define ADC_ISR_AWD1_Pos   (7U)"

.SS "#define ADC_ISR_AWD2   \fBADC_ISR_AWD2_Msk\fP"
ADC analog watchdog 2 flag 
.SS "#define ADC_ISR_AWD2_Msk   (0x1UL << \fBADC_ISR_AWD2_Pos\fP)"
0x00000100 
.SS "#define ADC_ISR_AWD2_Pos   (8U)"

.SS "#define ADC_ISR_AWD3   \fBADC_ISR_AWD3_Msk\fP"
ADC analog watchdog 3 flag 
.SS "#define ADC_ISR_AWD3_Msk   (0x1UL << \fBADC_ISR_AWD3_Pos\fP)"
0x00000200 
.SS "#define ADC_ISR_AWD3_Pos   (9U)"

.SS "#define ADC_ISR_CCRDY   \fBADC_ISR_CCRDY_Msk\fP"
ADC channel configuration ready flag 
.SS "#define ADC_ISR_CCRDY_Msk   (0x1UL << \fBADC_ISR_CCRDY_Pos\fP)"
0x00002000 
.SS "#define ADC_ISR_CCRDY_Pos   (13U)"

.SS "#define ADC_ISR_EOC   \fBADC_ISR_EOC_Msk\fP"
ADC group regular end of unitary conversion flag 
.SS "#define ADC_ISR_EOC_Msk   (0x1UL << \fBADC_ISR_EOC_Pos\fP)"
0x00000004 
.SS "#define ADC_ISR_EOC_Pos   (2U)"

.SS "#define ADC_ISR_EOCAL   \fBADC_ISR_EOCAL_Msk\fP"
ADC end of calibration flag 
.SS "#define ADC_ISR_EOCAL_Msk   (0x1UL << \fBADC_ISR_EOCAL_Pos\fP)"
0x00000800 
.SS "#define ADC_ISR_EOCAL_Pos   (11U)"

.SS "#define ADC_ISR_EOS   \fBADC_ISR_EOS_Msk\fP"
ADC group regular end of sequence conversions flag 
.SS "#define ADC_ISR_EOS_Msk   (0x1UL << \fBADC_ISR_EOS_Pos\fP)"
0x00000008 
.SS "#define ADC_ISR_EOS_Pos   (3U)"

.SS "#define ADC_ISR_EOSEQ   (\fBADC_ISR_EOS\fP)"

.SS "#define ADC_ISR_EOSMP   \fBADC_ISR_EOSMP_Msk\fP"
ADC group regular end of sampling flag 
.SS "#define ADC_ISR_EOSMP_Msk   (0x1UL << \fBADC_ISR_EOSMP_Pos\fP)"
0x00000002 
.SS "#define ADC_ISR_EOSMP_Pos   (1U)"

.SS "#define ADC_ISR_OVR   \fBADC_ISR_OVR_Msk\fP"
ADC group regular overrun flag 
.SS "#define ADC_ISR_OVR_Msk   (0x1UL << \fBADC_ISR_OVR_Pos\fP)"
0x00000010 
.SS "#define ADC_ISR_OVR_Pos   (4U)"

.SS "#define ADC_SMPR_SMP1   \fBADC_SMPR_SMP1_Msk\fP"
ADC group of channels sampling time 1 
.SS "#define ADC_SMPR_SMP1_0   (0x1UL << \fBADC_SMPR_SMP1_Pos\fP)"
0x00000001 
.SS "#define ADC_SMPR_SMP1_1   (0x2UL << \fBADC_SMPR_SMP1_Pos\fP)"
0x00000002 
.SS "#define ADC_SMPR_SMP1_2   (0x4UL << \fBADC_SMPR_SMP1_Pos\fP)"
0x00000004 
.SS "#define ADC_SMPR_SMP1_Msk   (0x7UL << \fBADC_SMPR_SMP1_Pos\fP)"
0x00000007 
.SS "#define ADC_SMPR_SMP1_Pos   (0U)"

.SS "#define ADC_SMPR_SMP2   \fBADC_SMPR_SMP2_Msk\fP"
ADC group of channels sampling time 2 
.SS "#define ADC_SMPR_SMP2_0   (0x1UL << \fBADC_SMPR_SMP2_Pos\fP)"
0x00000010 
.SS "#define ADC_SMPR_SMP2_1   (0x2UL << \fBADC_SMPR_SMP2_Pos\fP)"
0x00000020 
.SS "#define ADC_SMPR_SMP2_2   (0x4UL << \fBADC_SMPR_SMP2_Pos\fP)"
0x00000040 
.SS "#define ADC_SMPR_SMP2_Msk   (0x7UL << \fBADC_SMPR_SMP2_Pos\fP)"
0x00000070 
.SS "#define ADC_SMPR_SMP2_Pos   (4U)"

.SS "#define ADC_SMPR_SMPSEL   \fBADC_SMPR_SMPSEL_Msk\fP"
ADC all channels sampling time selection 
.SS "#define ADC_SMPR_SMPSEL0   \fBADC_SMPR_SMPSEL0_Msk\fP"
ADC channel 0 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL0_Msk   (0x1UL << \fBADC_SMPR_SMPSEL0_Pos\fP)"
0x00000100 
.SS "#define ADC_SMPR_SMPSEL0_Pos   (8U)"

.SS "#define ADC_SMPR_SMPSEL1   \fBADC_SMPR_SMPSEL1_Msk\fP"
ADC channel 1 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL10   \fBADC_SMPR_SMPSEL10_Msk\fP"
ADC channel 10 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL10_Msk   (0x1UL << \fBADC_SMPR_SMPSEL10_Pos\fP)"
0x00040000 
.SS "#define ADC_SMPR_SMPSEL10_Pos   (18U)"

.SS "#define ADC_SMPR_SMPSEL11   \fBADC_SMPR_SMPSEL11_Msk\fP"
ADC channel 11 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL11_Msk   (0x1UL << \fBADC_SMPR_SMPSEL11_Pos\fP)"
0x00080000 
.SS "#define ADC_SMPR_SMPSEL11_Pos   (19U)"

.SS "#define ADC_SMPR_SMPSEL12   \fBADC_SMPR_SMPSEL12_Msk\fP"
ADC channel 12 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL12_Msk   (0x1UL << \fBADC_SMPR_SMPSEL12_Pos\fP)"
0x00100000 
.SS "#define ADC_SMPR_SMPSEL12_Pos   (20U)"

.SS "#define ADC_SMPR_SMPSEL13   \fBADC_SMPR_SMPSEL13_Msk\fP"
ADC channel 13 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL13_Msk   (0x1UL << \fBADC_SMPR_SMPSEL13_Pos\fP)"
0x00200000 
.SS "#define ADC_SMPR_SMPSEL13_Pos   (21U)"

.SS "#define ADC_SMPR_SMPSEL14   \fBADC_SMPR_SMPSEL14_Msk\fP"
ADC channel 14 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL14_Msk   (0x1UL << \fBADC_SMPR_SMPSEL14_Pos\fP)"
0x00400000 
.SS "#define ADC_SMPR_SMPSEL14_Pos   (22U)"

.SS "#define ADC_SMPR_SMPSEL15   \fBADC_SMPR_SMPSEL15_Msk\fP"
ADC channel 15 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL15_Msk   (0x1UL << \fBADC_SMPR_SMPSEL15_Pos\fP)"
0x00800000 
.SS "#define ADC_SMPR_SMPSEL15_Pos   (23U)"

.SS "#define ADC_SMPR_SMPSEL16   \fBADC_SMPR_SMPSEL16_Msk\fP"
ADC channel 16 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL16_Msk   (0x1UL << \fBADC_SMPR_SMPSEL16_Pos\fP)"
0x01000000 
.SS "#define ADC_SMPR_SMPSEL16_Pos   (24U)"

.SS "#define ADC_SMPR_SMPSEL17   \fBADC_SMPR_SMPSEL17_Msk\fP"
ADC channel 17 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL17_Msk   (0x1UL << \fBADC_SMPR_SMPSEL17_Pos\fP)"
0x02000000 
.SS "#define ADC_SMPR_SMPSEL17_Pos   (25U)"

.SS "#define ADC_SMPR_SMPSEL18   \fBADC_SMPR_SMPSEL18_Msk\fP"
ADC channel 18 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL18_Msk   (0x1UL << \fBADC_SMPR_SMPSEL18_Pos\fP)"
0x04000000 
.SS "#define ADC_SMPR_SMPSEL18_Pos   (26U)"

.SS "#define ADC_SMPR_SMPSEL1_Msk   (0x1UL << \fBADC_SMPR_SMPSEL1_Pos\fP)"
0x00000200 
.SS "#define ADC_SMPR_SMPSEL1_Pos   (9U)"

.SS "#define ADC_SMPR_SMPSEL2   \fBADC_SMPR_SMPSEL2_Msk\fP"
ADC channel 2 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL2_Msk   (0x1UL << \fBADC_SMPR_SMPSEL2_Pos\fP)"
0x00000400 
.SS "#define ADC_SMPR_SMPSEL2_Pos   (10U)"

.SS "#define ADC_SMPR_SMPSEL3   \fBADC_SMPR_SMPSEL3_Msk\fP"
ADC channel 3 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL3_Msk   (0x1UL << \fBADC_SMPR_SMPSEL3_Pos\fP)"
0x00000800 
.SS "#define ADC_SMPR_SMPSEL3_Pos   (11U)"

.SS "#define ADC_SMPR_SMPSEL4   \fBADC_SMPR_SMPSEL4_Msk\fP"
ADC channel 4 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL4_Msk   (0x1UL << \fBADC_SMPR_SMPSEL4_Pos\fP)"
0x00001000 
.SS "#define ADC_SMPR_SMPSEL4_Pos   (12U)"

.SS "#define ADC_SMPR_SMPSEL5   \fBADC_SMPR_SMPSEL5_Msk\fP"
ADC channel 5 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL5_Msk   (0x1UL << \fBADC_SMPR_SMPSEL5_Pos\fP)"
0x00002000 
.SS "#define ADC_SMPR_SMPSEL5_Pos   (13U)"

.SS "#define ADC_SMPR_SMPSEL6   \fBADC_SMPR_SMPSEL6_Msk\fP"
ADC channel 6 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL6_Msk   (0x1UL << \fBADC_SMPR_SMPSEL6_Pos\fP)"
0x00004000 
.SS "#define ADC_SMPR_SMPSEL6_Pos   (14U)"

.SS "#define ADC_SMPR_SMPSEL7   \fBADC_SMPR_SMPSEL7_Msk\fP"
ADC channel 7 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL7_Msk   (0x1UL << \fBADC_SMPR_SMPSEL7_Pos\fP)"
0x00008000 
.SS "#define ADC_SMPR_SMPSEL7_Pos   (15U)"

.SS "#define ADC_SMPR_SMPSEL8   \fBADC_SMPR_SMPSEL8_Msk\fP"
ADC channel 8 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL8_Msk   (0x1UL << \fBADC_SMPR_SMPSEL8_Pos\fP)"
0x00010000 
.SS "#define ADC_SMPR_SMPSEL8_Pos   (16U)"

.SS "#define ADC_SMPR_SMPSEL9   \fBADC_SMPR_SMPSEL9_Msk\fP"
ADC channel 9 sampling time selection 
.SS "#define ADC_SMPR_SMPSEL9_Msk   (0x1UL << \fBADC_SMPR_SMPSEL9_Pos\fP)"
0x00020000 
.SS "#define ADC_SMPR_SMPSEL9_Pos   (17U)"

.SS "#define ADC_SMPR_SMPSEL_Msk   (0x7FFFFUL << \fBADC_SMPR_SMPSEL_Pos\fP)"
0x07FFFF00 
.SS "#define ADC_SMPR_SMPSEL_Pos   (8U)"

.SS "#define ADC_TR1_HT1   \fBADC_AWD1TR_HT1\fP"

.SS "#define ADC_TR1_HT1_0   \fBADC_AWD1TR_HT1_0\fP"

.SS "#define ADC_TR1_HT1_1   \fBADC_AWD1TR_HT1_1\fP"

.SS "#define ADC_TR1_HT1_10   \fBADC_AWD1TR_HT1_10\fP"

.SS "#define ADC_TR1_HT1_11   \fBADC_AWD1TR_HT1_11\fP"

.SS "#define ADC_TR1_HT1_2   \fBADC_AWD1TR_HT1_2\fP"

.SS "#define ADC_TR1_HT1_3   \fBADC_AWD1TR_HT1_3\fP"

.SS "#define ADC_TR1_HT1_4   \fBADC_AWD1TR_HT1_4\fP"

.SS "#define ADC_TR1_HT1_5   \fBADC_AWD1TR_HT1_5\fP"

.SS "#define ADC_TR1_HT1_6   \fBADC_AWD1TR_HT1_6\fP"

.SS "#define ADC_TR1_HT1_7   \fBADC_AWD1TR_HT1_7\fP"

.SS "#define ADC_TR1_HT1_8   \fBADC_AWD1TR_HT1_8\fP"

.SS "#define ADC_TR1_HT1_9   \fBADC_AWD1TR_HT1_9\fP"

.SS "#define ADC_TR1_LT1   \fBADC_AWD1TR_LT1\fP"

.SS "#define ADC_TR1_LT1_0   \fBADC_AWD1TR_LT1_0\fP"

.SS "#define ADC_TR1_LT1_1   \fBADC_AWD1TR_LT1_1\fP"

.SS "#define ADC_TR1_LT1_10   \fBADC_AWD1TR_LT1_10\fP"

.SS "#define ADC_TR1_LT1_11   \fBADC_AWD1TR_LT1_11\fP"

.SS "#define ADC_TR1_LT1_2   \fBADC_AWD1TR_LT1_2\fP"

.SS "#define ADC_TR1_LT1_3   \fBADC_AWD1TR_LT1_3\fP"

.SS "#define ADC_TR1_LT1_4   \fBADC_AWD1TR_LT1_4\fP"

.SS "#define ADC_TR1_LT1_5   \fBADC_AWD1TR_LT1_5\fP"

.SS "#define ADC_TR1_LT1_6   \fBADC_AWD1TR_LT1_6\fP"

.SS "#define ADC_TR1_LT1_7   \fBADC_AWD1TR_LT1_7\fP"

.SS "#define ADC_TR1_LT1_8   \fBADC_AWD1TR_LT1_8\fP"

.SS "#define ADC_TR1_LT1_9   \fBADC_AWD1TR_LT1_9\fP"

.SS "#define ADC_TR2_HT2   \fBADC_AWD2TR_HT2\fP"

.SS "#define ADC_TR2_HT2_0   \fBADC_AWD2TR_HT2_0\fP"

.SS "#define ADC_TR2_HT2_1   \fBADC_AWD2TR_HT2_1\fP"

.SS "#define ADC_TR2_HT2_10   \fBADC_AWD2TR_HT2_10\fP"

.SS "#define ADC_TR2_HT2_11   \fBADC_AWD2TR_HT2_11\fP"

.SS "#define ADC_TR2_HT2_2   \fBADC_AWD2TR_HT2_2\fP"

.SS "#define ADC_TR2_HT2_3   \fBADC_AWD2TR_HT2_3\fP"

.SS "#define ADC_TR2_HT2_4   \fBADC_AWD2TR_HT2_4\fP"

.SS "#define ADC_TR2_HT2_5   \fBADC_AWD2TR_HT2_5\fP"

.SS "#define ADC_TR2_HT2_6   \fBADC_AWD2TR_HT2_6\fP"

.SS "#define ADC_TR2_HT2_7   \fBADC_AWD2TR_HT2_7\fP"

.SS "#define ADC_TR2_HT2_8   \fBADC_AWD2TR_HT2_8\fP"

.SS "#define ADC_TR2_HT2_9   \fBADC_AWD2TR_HT2_9\fP"

.SS "#define ADC_TR2_LT2   \fBADC_AWD2TR_LT2\fP"

.SS "#define ADC_TR2_LT2_0   \fBADC_AWD2TR_LT2_0\fP"

.SS "#define ADC_TR2_LT2_1   \fBADC_AWD2TR_LT2_1\fP"

.SS "#define ADC_TR2_LT2_10   \fBADC_AWD2TR_LT2_10\fP"

.SS "#define ADC_TR2_LT2_11   \fBADC_AWD2TR_LT2_11\fP"

.SS "#define ADC_TR2_LT2_2   \fBADC_AWD2TR_LT2_2\fP"

.SS "#define ADC_TR2_LT2_3   \fBADC_AWD2TR_LT2_3\fP"

.SS "#define ADC_TR2_LT2_4   \fBADC_AWD2TR_LT2_4\fP"

.SS "#define ADC_TR2_LT2_5   \fBADC_AWD2TR_LT2_5\fP"

.SS "#define ADC_TR2_LT2_6   \fBADC_AWD2TR_LT2_6\fP"

.SS "#define ADC_TR2_LT2_7   \fBADC_AWD2TR_LT2_7\fP"

.SS "#define ADC_TR2_LT2_8   \fBADC_AWD2TR_LT2_8\fP"

.SS "#define ADC_TR2_LT2_9   \fBADC_AWD2TR_LT2_9\fP"

.SS "#define ADC_TR3_HT3   \fBADC_AWD3TR_HT3\fP"

.SS "#define ADC_TR3_HT3_0   \fBADC_AWD3TR_HT3_0\fP"

.SS "#define ADC_TR3_HT3_1   \fBADC_AWD3TR_HT3_1\fP"

.SS "#define ADC_TR3_HT3_10   \fBADC_AWD3TR_HT3_10\fP"

.SS "#define ADC_TR3_HT3_11   \fBADC_AWD3TR_HT3_11\fP"

.SS "#define ADC_TR3_HT3_2   \fBADC_AWD3TR_HT3_2\fP"

.SS "#define ADC_TR3_HT3_3   \fBADC_AWD3TR_HT3_3\fP"

.SS "#define ADC_TR3_HT3_4   \fBADC_AWD3TR_HT3_4\fP"

.SS "#define ADC_TR3_HT3_5   \fBADC_AWD3TR_HT3_5\fP"

.SS "#define ADC_TR3_HT3_6   \fBADC_AWD3TR_HT3_6\fP"

.SS "#define ADC_TR3_HT3_7   \fBADC_AWD3TR_HT3_7\fP"

.SS "#define ADC_TR3_HT3_8   \fBADC_AWD3TR_HT3_8\fP"

.SS "#define ADC_TR3_HT3_9   \fBADC_AWD3TR_HT3_9\fP"

.SS "#define ADC_TR3_LT3   \fBADC_AWD3TR_LT3\fP"

.SS "#define ADC_TR3_LT3_0   \fBADC_AWD3TR_LT3_0\fP"

.SS "#define ADC_TR3_LT3_1   \fBADC_AWD3TR_LT3_1\fP"

.SS "#define ADC_TR3_LT3_10   \fBADC_AWD3TR_LT3_10\fP"

.SS "#define ADC_TR3_LT3_11   \fBADC_AWD3TR_LT3_11\fP"

.SS "#define ADC_TR3_LT3_2   \fBADC_AWD3TR_LT3_2\fP"

.SS "#define ADC_TR3_LT3_3   \fBADC_AWD3TR_LT3_3\fP"

.SS "#define ADC_TR3_LT3_4   \fBADC_AWD3TR_LT3_4\fP"

.SS "#define ADC_TR3_LT3_5   \fBADC_AWD3TR_LT3_5\fP"

.SS "#define ADC_TR3_LT3_6   \fBADC_AWD3TR_LT3_6\fP"

.SS "#define ADC_TR3_LT3_7   \fBADC_AWD3TR_LT3_7\fP"

.SS "#define ADC_TR3_LT3_8   \fBADC_AWD3TR_LT3_8\fP"

.SS "#define ADC_TR3_LT3_9   \fBADC_AWD3TR_LT3_9\fP"

.SS "#define CRC_CR_POLYSIZE   \fBCRC_CR_POLYSIZE_Msk\fP"
Polynomial size bits 
.SS "#define CRC_CR_POLYSIZE_0   (0x1UL << \fBCRC_CR_POLYSIZE_Pos\fP)"
0x00000008 
.SS "#define CRC_CR_POLYSIZE_1   (0x2UL << \fBCRC_CR_POLYSIZE_Pos\fP)"
0x00000010 
.SS "#define CRC_CR_POLYSIZE_Msk   (0x3UL << \fBCRC_CR_POLYSIZE_Pos\fP)"
0x00000018 
.SS "#define CRC_CR_POLYSIZE_Pos   (3U)"

.SS "#define CRC_CR_RESET   \fBCRC_CR_RESET_Msk\fP"
RESET the CRC computation unit bit 
.SS "#define CRC_CR_RESET_Msk   (0x1UL << \fBCRC_CR_RESET_Pos\fP)"
0x00000001 
.SS "#define CRC_CR_RESET_Pos   (0U)"

.SS "#define CRC_CR_REV_IN   \fBCRC_CR_REV_IN_Msk\fP"
REV_IN Reverse Input Data bits 
.SS "#define CRC_CR_REV_IN_0   (0x1UL << \fBCRC_CR_REV_IN_Pos\fP)"
0x00000020 
.SS "#define CRC_CR_REV_IN_1   (0x2UL << \fBCRC_CR_REV_IN_Pos\fP)"
0x00000040 
.SS "#define CRC_CR_REV_IN_Msk   (0x3UL << \fBCRC_CR_REV_IN_Pos\fP)"
0x00000060 
.SS "#define CRC_CR_REV_IN_Pos   (5U)"

.SS "#define CRC_CR_REV_OUT   \fBCRC_CR_REV_OUT_Msk\fP"
REV_OUT Reverse Output Data bits 
.SS "#define CRC_CR_REV_OUT_Msk   (0x1UL << \fBCRC_CR_REV_OUT_Pos\fP)"
0x00000080 
.SS "#define CRC_CR_REV_OUT_Pos   (7U)"

.SS "#define CRC_DR_DR   \fBCRC_DR_DR_Msk\fP"
Data register bits 
.SS "#define CRC_DR_DR_Msk   (0xFFFFFFFFUL << \fBCRC_DR_DR_Pos\fP)"
0xFFFFFFFF 
.SS "#define CRC_DR_DR_Pos   (0U)"

.SS "#define CRC_IDR_IDR   \fBCRC_IDR_IDR_Msk\fP"
General-purpose 32-bits data register bits 
.SS "#define CRC_IDR_IDR_Msk   (0xFFFFFFFFUL << \fBCRC_IDR_IDR_Pos\fP)"
0xFFFFFFFF 
.SS "#define CRC_IDR_IDR_Pos   (0U)"

.SS "#define CRC_INIT_INIT   \fBCRC_INIT_INIT_Msk\fP"
Initial CRC value bits 
.SS "#define CRC_INIT_INIT_Msk   (0xFFFFFFFFUL << \fBCRC_INIT_INIT_Pos\fP)"
0xFFFFFFFF 
.SS "#define CRC_INIT_INIT_Pos   (0U)"

.SS "#define CRC_POL_POL   \fBCRC_POL_POL_Msk\fP"
Coefficients of the polynomial 
.SS "#define CRC_POL_POL_Msk   (0xFFFFFFFFUL << \fBCRC_POL_POL_Pos\fP)"
0xFFFFFFFF 
.SS "#define CRC_POL_POL_Pos   (0U)"

.SS "#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP   \fBDBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk\fP"

.SS "#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk   (0x1UL << \fBDBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos\fP)"
0x00200000 
.SS "#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos   (21U)"

.SS "#define DBG_APB_FZ1_DBG_IWDG_STOP   \fBDBG_APB_FZ1_DBG_IWDG_STOP_Msk\fP"

.SS "#define DBG_APB_FZ1_DBG_IWDG_STOP_Msk   (0x1UL << \fBDBG_APB_FZ1_DBG_IWDG_STOP_Pos\fP)"
0x00001000 
.SS "#define DBG_APB_FZ1_DBG_IWDG_STOP_Pos   (12U)"

.SS "#define DBG_APB_FZ1_DBG_RTC_STOP   \fBDBG_APB_FZ1_DBG_RTC_STOP_Msk\fP"

.SS "#define DBG_APB_FZ1_DBG_RTC_STOP_Msk   (0x1UL << \fBDBG_APB_FZ1_DBG_RTC_STOP_Pos\fP)"
0x00000400 
.SS "#define DBG_APB_FZ1_DBG_RTC_STOP_Pos   (10U)"

.SS "#define DBG_APB_FZ1_DBG_TIM3_STOP   \fBDBG_APB_FZ1_DBG_TIM3_STOP_Msk\fP"

.SS "#define DBG_APB_FZ1_DBG_TIM3_STOP_Msk   (0x1UL << \fBDBG_APB_FZ1_DBG_TIM3_STOP_Pos\fP)"
0x00000002 
.SS "#define DBG_APB_FZ1_DBG_TIM3_STOP_Pos   (1U)"

.SS "#define DBG_APB_FZ1_DBG_WWDG_STOP   \fBDBG_APB_FZ1_DBG_WWDG_STOP_Msk\fP"

.SS "#define DBG_APB_FZ1_DBG_WWDG_STOP_Msk   (0x1UL << \fBDBG_APB_FZ1_DBG_WWDG_STOP_Pos\fP)"
0x00000800 
.SS "#define DBG_APB_FZ1_DBG_WWDG_STOP_Pos   (11U)"

.SS "#define DBG_APB_FZ2_DBG_TIM14_STOP   \fBDBG_APB_FZ2_DBG_TIM14_STOP_Msk\fP"

.SS "#define DBG_APB_FZ2_DBG_TIM14_STOP_Msk   (0x1UL << \fBDBG_APB_FZ2_DBG_TIM14_STOP_Pos\fP)"
0x00008000 
.SS "#define DBG_APB_FZ2_DBG_TIM14_STOP_Pos   (15U)"

.SS "#define DBG_APB_FZ2_DBG_TIM16_STOP   \fBDBG_APB_FZ2_DBG_TIM16_STOP_Msk\fP"

.SS "#define DBG_APB_FZ2_DBG_TIM16_STOP_Msk   (0x1UL << \fBDBG_APB_FZ2_DBG_TIM16_STOP_Pos\fP)"
0x00020000 
.SS "#define DBG_APB_FZ2_DBG_TIM16_STOP_Pos   (17U)"

.SS "#define DBG_APB_FZ2_DBG_TIM17_STOP   \fBDBG_APB_FZ2_DBG_TIM17_STOP_Msk\fP"

.SS "#define DBG_APB_FZ2_DBG_TIM17_STOP_Msk   (0x1UL << \fBDBG_APB_FZ2_DBG_TIM17_STOP_Pos\fP)"
0x00040000 
.SS "#define DBG_APB_FZ2_DBG_TIM17_STOP_Pos   (18U)"

.SS "#define DBG_APB_FZ2_DBG_TIM1_STOP   \fBDBG_APB_FZ2_DBG_TIM1_STOP_Msk\fP"

.SS "#define DBG_APB_FZ2_DBG_TIM1_STOP_Msk   (0x1UL << \fBDBG_APB_FZ2_DBG_TIM1_STOP_Pos\fP)"
0x00000800 
.SS "#define DBG_APB_FZ2_DBG_TIM1_STOP_Pos   (11U)"

.SS "#define DBG_CR_DBG_STANDBY   \fBDBG_CR_DBG_STANDBY_Msk\fP"

.SS "#define DBG_CR_DBG_STANDBY_Msk   (0x1UL << \fBDBG_CR_DBG_STANDBY_Pos\fP)"
0x00000004 
.SS "#define DBG_CR_DBG_STANDBY_Pos   (2U)"

.SS "#define DBG_CR_DBG_STOP   \fBDBG_CR_DBG_STOP_Msk\fP"

.SS "#define DBG_CR_DBG_STOP_Msk   (0x1UL << \fBDBG_CR_DBG_STOP_Pos\fP)"
0x00000002 
.SS "#define DBG_CR_DBG_STOP_Pos   (1U)"

.SS "#define DBG_IDCODE_DEV_ID   \fBDBG_IDCODE_DEV_ID_Msk\fP"

.SS "#define DBG_IDCODE_DEV_ID_Msk   (0xFFFUL << \fBDBG_IDCODE_DEV_ID_Pos\fP)"
0x00000FFF 
.SS "#define DBG_IDCODE_DEV_ID_Pos   (0U)"

.SS "#define DBG_IDCODE_REV_ID   \fBDBG_IDCODE_REV_ID_Msk\fP"

.SS "#define DBG_IDCODE_REV_ID_Msk   (0xFFFFUL << \fBDBG_IDCODE_REV_ID_Pos\fP)"
0xFFFF0000 
.SS "#define DBG_IDCODE_REV_ID_Pos   (16U)"

.SS "#define DMA_CCR_CIRC   \fBDMA_CCR_CIRC_Msk\fP"
Circular mode 
.br
 
.SS "#define DMA_CCR_CIRC_Msk   (0x1UL << \fBDMA_CCR_CIRC_Pos\fP)"
0x00000020 
.SS "#define DMA_CCR_CIRC_Pos   (5U)"

.SS "#define DMA_CCR_DIR   \fBDMA_CCR_DIR_Msk\fP"
Data transfer direction 
.br
 
.SS "#define DMA_CCR_DIR_Msk   (0x1UL << \fBDMA_CCR_DIR_Pos\fP)"
0x00000010 
.SS "#define DMA_CCR_DIR_Pos   (4U)"

.SS "#define DMA_CCR_EN   \fBDMA_CCR_EN_Msk\fP"
Channel enable 
.br
 
.SS "#define DMA_CCR_EN_Msk   (0x1UL << \fBDMA_CCR_EN_Pos\fP)"
0x00000001 
.SS "#define DMA_CCR_EN_Pos   (0U)"

.SS "#define DMA_CCR_HTIE   \fBDMA_CCR_HTIE_Msk\fP"
Half Transfer interrupt enable 
.br
 
.SS "#define DMA_CCR_HTIE_Msk   (0x1UL << \fBDMA_CCR_HTIE_Pos\fP)"
0x00000004 
.SS "#define DMA_CCR_HTIE_Pos   (2U)"

.SS "#define DMA_CCR_MEM2MEM   \fBDMA_CCR_MEM2MEM_Msk\fP"
Memory to memory mode 
.br
 
.SS "#define DMA_CCR_MEM2MEM_Msk   (0x1UL << \fBDMA_CCR_MEM2MEM_Pos\fP)"
0x00004000 
.SS "#define DMA_CCR_MEM2MEM_Pos   (14U)"

.SS "#define DMA_CCR_MINC   \fBDMA_CCR_MINC_Msk\fP"
Memory increment mode 
.br
 
.SS "#define DMA_CCR_MINC_Msk   (0x1UL << \fBDMA_CCR_MINC_Pos\fP)"
0x00000080 
.SS "#define DMA_CCR_MINC_Pos   (7U)"

.SS "#define DMA_CCR_MSIZE   \fBDMA_CCR_MSIZE_Msk\fP"
MSIZE[1:0] bits (Memory size) 
.br
 
.SS "#define DMA_CCR_MSIZE_0   (0x1UL << \fBDMA_CCR_MSIZE_Pos\fP)"
0x00000400 
.SS "#define DMA_CCR_MSIZE_1   (0x2UL << \fBDMA_CCR_MSIZE_Pos\fP)"
0x00000800 
.SS "#define DMA_CCR_MSIZE_Msk   (0x3UL << \fBDMA_CCR_MSIZE_Pos\fP)"
0x00000C00 
.SS "#define DMA_CCR_MSIZE_Pos   (10U)"

.SS "#define DMA_CCR_PINC   \fBDMA_CCR_PINC_Msk\fP"
Peripheral increment mode 
.br
 
.SS "#define DMA_CCR_PINC_Msk   (0x1UL << \fBDMA_CCR_PINC_Pos\fP)"
0x00000040 
.SS "#define DMA_CCR_PINC_Pos   (6U)"

.SS "#define DMA_CCR_PL   \fBDMA_CCR_PL_Msk\fP"
PL[1:0] bits(Channel Priority level) 
.SS "#define DMA_CCR_PL_0   (0x1UL << \fBDMA_CCR_PL_Pos\fP)"
0x00001000 
.SS "#define DMA_CCR_PL_1   (0x2UL << \fBDMA_CCR_PL_Pos\fP)"
0x00002000 
.SS "#define DMA_CCR_PL_Msk   (0x3UL << \fBDMA_CCR_PL_Pos\fP)"
0x00003000 
.SS "#define DMA_CCR_PL_Pos   (12U)"

.SS "#define DMA_CCR_PSIZE   \fBDMA_CCR_PSIZE_Msk\fP"
PSIZE[1:0] bits (Peripheral size) 
.br
 
.SS "#define DMA_CCR_PSIZE_0   (0x1UL << \fBDMA_CCR_PSIZE_Pos\fP)"
0x00000100 
.SS "#define DMA_CCR_PSIZE_1   (0x2UL << \fBDMA_CCR_PSIZE_Pos\fP)"
0x00000200 
.SS "#define DMA_CCR_PSIZE_Msk   (0x3UL << \fBDMA_CCR_PSIZE_Pos\fP)"
0x00000300 
.SS "#define DMA_CCR_PSIZE_Pos   (8U)"

.SS "#define DMA_CCR_TCIE   \fBDMA_CCR_TCIE_Msk\fP"
Transfer complete interrupt enable 
.br
 
.SS "#define DMA_CCR_TCIE_Msk   (0x1UL << \fBDMA_CCR_TCIE_Pos\fP)"
0x00000002 
.SS "#define DMA_CCR_TCIE_Pos   (1U)"

.SS "#define DMA_CCR_TEIE   \fBDMA_CCR_TEIE_Msk\fP"
Transfer error interrupt enable 
.br
 
.SS "#define DMA_CCR_TEIE_Msk   (0x1UL << \fBDMA_CCR_TEIE_Pos\fP)"
0x00000008 
.SS "#define DMA_CCR_TEIE_Pos   (3U)"

.SS "#define DMA_CMAR_MA   \fBDMA_CMAR_MA_Msk\fP"
Memory Address 
.br
 
.SS "#define DMA_CMAR_MA_Msk   (0xFFFFFFFFUL << \fBDMA_CMAR_MA_Pos\fP)"
0xFFFFFFFF 
.SS "#define DMA_CMAR_MA_Pos   (0U)"

.SS "#define DMA_CNDTR_NDT   \fBDMA_CNDTR_NDT_Msk\fP"
Number of data to Transfer 
.br
 
.SS "#define DMA_CNDTR_NDT_Msk   (0xFFFFUL << \fBDMA_CNDTR_NDT_Pos\fP)"
0x0000FFFF 
.SS "#define DMA_CNDTR_NDT_Pos   (0U)"

.SS "#define DMA_CPAR_PA   \fBDMA_CPAR_PA_Msk\fP"
Peripheral Address 
.br
 
.SS "#define DMA_CPAR_PA_Msk   (0xFFFFFFFFUL << \fBDMA_CPAR_PA_Pos\fP)"
0xFFFFFFFF 
.SS "#define DMA_CPAR_PA_Pos   (0U)"

.SS "#define DMA_IFCR_CGIF1   \fBDMA_IFCR_CGIF1_Msk\fP"
Channel 1 Global interrupt clearr 
.SS "#define DMA_IFCR_CGIF1_Msk   (0x1UL << \fBDMA_IFCR_CGIF1_Pos\fP)"
0x00000001 
.SS "#define DMA_IFCR_CGIF1_Pos   (0U)"

.SS "#define DMA_IFCR_CGIF2   \fBDMA_IFCR_CGIF2_Msk\fP"
Channel 2 Global interrupt clear 
.SS "#define DMA_IFCR_CGIF2_Msk   (0x1UL << \fBDMA_IFCR_CGIF2_Pos\fP)"
0x00000010 
.SS "#define DMA_IFCR_CGIF2_Pos   (4U)"

.SS "#define DMA_IFCR_CGIF3   \fBDMA_IFCR_CGIF3_Msk\fP"
Channel 3 Global interrupt clear 
.SS "#define DMA_IFCR_CGIF3_Msk   (0x1UL << \fBDMA_IFCR_CGIF3_Pos\fP)"
0x00000100 
.SS "#define DMA_IFCR_CGIF3_Pos   (8U)"

.SS "#define DMA_IFCR_CGIF4   \fBDMA_IFCR_CGIF4_Msk\fP"
Channel 4 Global interrupt clear 
.SS "#define DMA_IFCR_CGIF4_Msk   (0x1UL << \fBDMA_IFCR_CGIF4_Pos\fP)"
0x00001000 
.SS "#define DMA_IFCR_CGIF4_Pos   (12U)"

.SS "#define DMA_IFCR_CGIF5   \fBDMA_IFCR_CGIF5_Msk\fP"
Channel 5 Global interrupt clear 
.SS "#define DMA_IFCR_CGIF5_Msk   (0x1UL << \fBDMA_IFCR_CGIF5_Pos\fP)"
0x00010000 
.SS "#define DMA_IFCR_CGIF5_Pos   (16U)"

.SS "#define DMA_IFCR_CGIF6   \fBDMA_IFCR_CGIF6_Msk\fP"
Channel 6 Global interrupt clear 
.SS "#define DMA_IFCR_CGIF6_Msk   (0x1UL << \fBDMA_IFCR_CGIF6_Pos\fP)"
0x00100000 
.SS "#define DMA_IFCR_CGIF6_Pos   (20U)"

.SS "#define DMA_IFCR_CGIF7   \fBDMA_IFCR_CGIF7_Msk\fP"
Channel 7 Global interrupt clear 
.SS "#define DMA_IFCR_CGIF7_Msk   (0x1UL << \fBDMA_IFCR_CGIF7_Pos\fP)"
0x01000000 
.SS "#define DMA_IFCR_CGIF7_Pos   (24U)"

.SS "#define DMA_IFCR_CHTIF1   \fBDMA_IFCR_CHTIF1_Msk\fP"
Channel 1 Half Transfer clear 
.SS "#define DMA_IFCR_CHTIF1_Msk   (0x1UL << \fBDMA_IFCR_CHTIF1_Pos\fP)"
0x00000004 
.SS "#define DMA_IFCR_CHTIF1_Pos   (2U)"

.SS "#define DMA_IFCR_CHTIF2   \fBDMA_IFCR_CHTIF2_Msk\fP"
Channel 2 Half Transfer clear 
.SS "#define DMA_IFCR_CHTIF2_Msk   (0x1UL << \fBDMA_IFCR_CHTIF2_Pos\fP)"
0x00000040 
.SS "#define DMA_IFCR_CHTIF2_Pos   (6U)"

.SS "#define DMA_IFCR_CHTIF3   \fBDMA_IFCR_CHTIF3_Msk\fP"
Channel 3 Half Transfer clear 
.SS "#define DMA_IFCR_CHTIF3_Msk   (0x1UL << \fBDMA_IFCR_CHTIF3_Pos\fP)"
0x00000400 
.SS "#define DMA_IFCR_CHTIF3_Pos   (10U)"

.SS "#define DMA_IFCR_CHTIF4   \fBDMA_IFCR_CHTIF4_Msk\fP"
Channel 4 Half Transfer clear 
.SS "#define DMA_IFCR_CHTIF4_Msk   (0x1UL << \fBDMA_IFCR_CHTIF4_Pos\fP)"
0x00004000 
.SS "#define DMA_IFCR_CHTIF4_Pos   (14U)"

.SS "#define DMA_IFCR_CHTIF5   \fBDMA_IFCR_CHTIF5_Msk\fP"
Channel 5 Half Transfer clear 
.SS "#define DMA_IFCR_CHTIF5_Msk   (0x1UL << \fBDMA_IFCR_CHTIF5_Pos\fP)"
0x00040000 
.SS "#define DMA_IFCR_CHTIF5_Pos   (18U)"

.SS "#define DMA_IFCR_CHTIF6   \fBDMA_IFCR_CHTIF6_Msk\fP"
Channel 6 Half Transfer clear 
.SS "#define DMA_IFCR_CHTIF6_Msk   (0x1UL << \fBDMA_IFCR_CHTIF6_Pos\fP)"
0x00400000 
.SS "#define DMA_IFCR_CHTIF6_Pos   (22U)"

.SS "#define DMA_IFCR_CHTIF7   \fBDMA_IFCR_CHTIF7_Msk\fP"
Channel 7 Half Transfer clear 
.SS "#define DMA_IFCR_CHTIF7_Msk   (0x1UL << \fBDMA_IFCR_CHTIF7_Pos\fP)"
0x04000000 
.SS "#define DMA_IFCR_CHTIF7_Pos   (26U)"

.SS "#define DMA_IFCR_CTCIF1   \fBDMA_IFCR_CTCIF1_Msk\fP"
Channel 1 Transfer Complete clear 
.SS "#define DMA_IFCR_CTCIF1_Msk   (0x1UL << \fBDMA_IFCR_CTCIF1_Pos\fP)"
0x00000002 
.SS "#define DMA_IFCR_CTCIF1_Pos   (1U)"

.SS "#define DMA_IFCR_CTCIF2   \fBDMA_IFCR_CTCIF2_Msk\fP"
Channel 2 Transfer Complete clear 
.SS "#define DMA_IFCR_CTCIF2_Msk   (0x1UL << \fBDMA_IFCR_CTCIF2_Pos\fP)"
0x00000020 
.SS "#define DMA_IFCR_CTCIF2_Pos   (5U)"

.SS "#define DMA_IFCR_CTCIF3   \fBDMA_IFCR_CTCIF3_Msk\fP"
Channel 3 Transfer Complete clear 
.SS "#define DMA_IFCR_CTCIF3_Msk   (0x1UL << \fBDMA_IFCR_CTCIF3_Pos\fP)"
0x00000200 
.SS "#define DMA_IFCR_CTCIF3_Pos   (9U)"

.SS "#define DMA_IFCR_CTCIF4   \fBDMA_IFCR_CTCIF4_Msk\fP"
Channel 4 Transfer Complete clear 
.SS "#define DMA_IFCR_CTCIF4_Msk   (0x1UL << \fBDMA_IFCR_CTCIF4_Pos\fP)"
0x00002000 
.SS "#define DMA_IFCR_CTCIF4_Pos   (13U)"

.SS "#define DMA_IFCR_CTCIF5   \fBDMA_IFCR_CTCIF5_Msk\fP"
Channel 5 Transfer Complete clear 
.SS "#define DMA_IFCR_CTCIF5_Msk   (0x1UL << \fBDMA_IFCR_CTCIF5_Pos\fP)"
0x00020000 
.SS "#define DMA_IFCR_CTCIF5_Pos   (17U)"

.SS "#define DMA_IFCR_CTCIF6   \fBDMA_IFCR_CTCIF6_Msk\fP"
Channel 6 Transfer Complete clear 
.SS "#define DMA_IFCR_CTCIF6_Msk   (0x1UL << \fBDMA_IFCR_CTCIF6_Pos\fP)"
0x00200000 
.SS "#define DMA_IFCR_CTCIF6_Pos   (21U)"

.SS "#define DMA_IFCR_CTCIF7   \fBDMA_IFCR_CTCIF7_Msk\fP"
Channel 7 Transfer Complete clear 
.SS "#define DMA_IFCR_CTCIF7_Msk   (0x1UL << \fBDMA_IFCR_CTCIF7_Pos\fP)"
0x02000000 
.SS "#define DMA_IFCR_CTCIF7_Pos   (25U)"

.SS "#define DMA_IFCR_CTEIF1   \fBDMA_IFCR_CTEIF1_Msk\fP"
Channel 1 Transfer Error clear 
.SS "#define DMA_IFCR_CTEIF1_Msk   (0x1UL << \fBDMA_IFCR_CTEIF1_Pos\fP)"
0x00000008 
.SS "#define DMA_IFCR_CTEIF1_Pos   (3U)"

.SS "#define DMA_IFCR_CTEIF2   \fBDMA_IFCR_CTEIF2_Msk\fP"
Channel 2 Transfer Error clear 
.SS "#define DMA_IFCR_CTEIF2_Msk   (0x1UL << \fBDMA_IFCR_CTEIF2_Pos\fP)"
0x00000080 
.SS "#define DMA_IFCR_CTEIF2_Pos   (7U)"

.SS "#define DMA_IFCR_CTEIF3   \fBDMA_IFCR_CTEIF3_Msk\fP"
Channel 3 Transfer Error clear 
.SS "#define DMA_IFCR_CTEIF3_Msk   (0x1UL << \fBDMA_IFCR_CTEIF3_Pos\fP)"
0x00000800 
.SS "#define DMA_IFCR_CTEIF3_Pos   (11U)"

.SS "#define DMA_IFCR_CTEIF4   \fBDMA_IFCR_CTEIF4_Msk\fP"
Channel 4 Transfer Error clear 
.SS "#define DMA_IFCR_CTEIF4_Msk   (0x1UL << \fBDMA_IFCR_CTEIF4_Pos\fP)"
0x00008000 
.SS "#define DMA_IFCR_CTEIF4_Pos   (15U)"

.SS "#define DMA_IFCR_CTEIF5   \fBDMA_IFCR_CTEIF5_Msk\fP"
Channel 5 Transfer Error clear 
.SS "#define DMA_IFCR_CTEIF5_Msk   (0x1UL << \fBDMA_IFCR_CTEIF5_Pos\fP)"
0x00080000 
.SS "#define DMA_IFCR_CTEIF5_Pos   (19U)"

.SS "#define DMA_IFCR_CTEIF6   \fBDMA_IFCR_CTEIF6_Msk\fP"
Channel 6 Transfer Error clear 
.SS "#define DMA_IFCR_CTEIF6_Msk   (0x1UL << \fBDMA_IFCR_CTEIF6_Pos\fP)"
0x00800000 
.SS "#define DMA_IFCR_CTEIF6_Pos   (23U)"

.SS "#define DMA_IFCR_CTEIF7   \fBDMA_IFCR_CTEIF7_Msk\fP"
Channel 7 Transfer Error clear 
.SS "#define DMA_IFCR_CTEIF7_Msk   (0x1UL << \fBDMA_IFCR_CTEIF7_Pos\fP)"
0x08000000 
.SS "#define DMA_IFCR_CTEIF7_Pos   (27U)"

.SS "#define DMA_ISR_GIF1   \fBDMA_ISR_GIF1_Msk\fP"
Channel 1 Global interrupt flag 
.SS "#define DMA_ISR_GIF1_Msk   (0x1UL << \fBDMA_ISR_GIF1_Pos\fP)"
0x00000001 
.SS "#define DMA_ISR_GIF1_Pos   (0U)"

.SS "#define DMA_ISR_GIF2   \fBDMA_ISR_GIF2_Msk\fP"
Channel 2 Global interrupt flag 
.SS "#define DMA_ISR_GIF2_Msk   (0x1UL << \fBDMA_ISR_GIF2_Pos\fP)"
0x00000010 
.SS "#define DMA_ISR_GIF2_Pos   (4U)"

.SS "#define DMA_ISR_GIF3   \fBDMA_ISR_GIF3_Msk\fP"
Channel 3 Global interrupt flag 
.SS "#define DMA_ISR_GIF3_Msk   (0x1UL << \fBDMA_ISR_GIF3_Pos\fP)"
0x00000100 
.SS "#define DMA_ISR_GIF3_Pos   (8U)"

.SS "#define DMA_ISR_GIF4   \fBDMA_ISR_GIF4_Msk\fP"
Channel 4 Global interrupt flag 
.SS "#define DMA_ISR_GIF4_Msk   (0x1UL << \fBDMA_ISR_GIF4_Pos\fP)"
0x00001000 
.SS "#define DMA_ISR_GIF4_Pos   (12U)"

.SS "#define DMA_ISR_GIF5   \fBDMA_ISR_GIF5_Msk\fP"
Channel 5 Global interrupt flag 
.SS "#define DMA_ISR_GIF5_Msk   (0x1UL << \fBDMA_ISR_GIF5_Pos\fP)"
0x00010000 
.SS "#define DMA_ISR_GIF5_Pos   (16U)"

.SS "#define DMA_ISR_GIF6   \fBDMA_ISR_GIF6_Msk\fP"
Channel 6 Global interrupt flag 
.SS "#define DMA_ISR_GIF6_Msk   (0x1UL << \fBDMA_ISR_GIF6_Pos\fP)"
0x00100000 
.SS "#define DMA_ISR_GIF6_Pos   (20U)"

.SS "#define DMA_ISR_GIF7   \fBDMA_ISR_GIF7_Msk\fP"
Channel 7 Global interrupt flag 
.SS "#define DMA_ISR_GIF7_Msk   (0x1UL << \fBDMA_ISR_GIF7_Pos\fP)"
0x01000000 
.SS "#define DMA_ISR_GIF7_Pos   (24U)"

.SS "#define DMA_ISR_HTIF1   \fBDMA_ISR_HTIF1_Msk\fP"
Channel 1 Half Transfer flag 
.SS "#define DMA_ISR_HTIF1_Msk   (0x1UL << \fBDMA_ISR_HTIF1_Pos\fP)"
0x00000004 
.SS "#define DMA_ISR_HTIF1_Pos   (2U)"

.SS "#define DMA_ISR_HTIF2   \fBDMA_ISR_HTIF2_Msk\fP"
Channel 2 Half Transfer flag 
.SS "#define DMA_ISR_HTIF2_Msk   (0x1UL << \fBDMA_ISR_HTIF2_Pos\fP)"
0x00000040 
.SS "#define DMA_ISR_HTIF2_Pos   (6U)"

.SS "#define DMA_ISR_HTIF3   \fBDMA_ISR_HTIF3_Msk\fP"
Channel 3 Half Transfer flag 
.SS "#define DMA_ISR_HTIF3_Msk   (0x1UL << \fBDMA_ISR_HTIF3_Pos\fP)"
0x00000400 
.SS "#define DMA_ISR_HTIF3_Pos   (10U)"

.SS "#define DMA_ISR_HTIF4   \fBDMA_ISR_HTIF4_Msk\fP"
Channel 4 Half Transfer flag 
.SS "#define DMA_ISR_HTIF4_Msk   (0x1UL << \fBDMA_ISR_HTIF4_Pos\fP)"
0x00004000 
.SS "#define DMA_ISR_HTIF4_Pos   (14U)"

.SS "#define DMA_ISR_HTIF5   \fBDMA_ISR_HTIF5_Msk\fP"
Channel 5 Half Transfer flag 
.SS "#define DMA_ISR_HTIF5_Msk   (0x1UL << \fBDMA_ISR_HTIF5_Pos\fP)"
0x00040000 
.SS "#define DMA_ISR_HTIF5_Pos   (18U)"

.SS "#define DMA_ISR_HTIF6   \fBDMA_ISR_HTIF6_Msk\fP"
Channel 6 Half Transfer flag 
.SS "#define DMA_ISR_HTIF6_Msk   (0x1UL << \fBDMA_ISR_HTIF6_Pos\fP)"
0x00400000 
.SS "#define DMA_ISR_HTIF6_Pos   (22U)"

.SS "#define DMA_ISR_HTIF7   \fBDMA_ISR_HTIF7_Msk\fP"
Channel 7 Half Transfer flag 
.SS "#define DMA_ISR_HTIF7_Msk   (0x1UL << \fBDMA_ISR_HTIF7_Pos\fP)"
0x04000000 
.SS "#define DMA_ISR_HTIF7_Pos   (26U)"

.SS "#define DMA_ISR_TCIF1   \fBDMA_ISR_TCIF1_Msk\fP"
Channel 1 Transfer Complete flag 
.SS "#define DMA_ISR_TCIF1_Msk   (0x1UL << \fBDMA_ISR_TCIF1_Pos\fP)"
0x00000002 
.SS "#define DMA_ISR_TCIF1_Pos   (1U)"

.SS "#define DMA_ISR_TCIF2   \fBDMA_ISR_TCIF2_Msk\fP"
Channel 2 Transfer Complete flag 
.SS "#define DMA_ISR_TCIF2_Msk   (0x1UL << \fBDMA_ISR_TCIF2_Pos\fP)"
0x00000020 
.SS "#define DMA_ISR_TCIF2_Pos   (5U)"

.SS "#define DMA_ISR_TCIF3   \fBDMA_ISR_TCIF3_Msk\fP"
Channel 3 Transfer Complete flag 
.SS "#define DMA_ISR_TCIF3_Msk   (0x1UL << \fBDMA_ISR_TCIF3_Pos\fP)"
0x00000200 
.SS "#define DMA_ISR_TCIF3_Pos   (9U)"

.SS "#define DMA_ISR_TCIF4   \fBDMA_ISR_TCIF4_Msk\fP"
Channel 4 Transfer Complete flag 
.SS "#define DMA_ISR_TCIF4_Msk   (0x1UL << \fBDMA_ISR_TCIF4_Pos\fP)"
0x00002000 
.SS "#define DMA_ISR_TCIF4_Pos   (13U)"

.SS "#define DMA_ISR_TCIF5   \fBDMA_ISR_TCIF5_Msk\fP"
Channel 5 Transfer Complete flag 
.SS "#define DMA_ISR_TCIF5_Msk   (0x1UL << \fBDMA_ISR_TCIF5_Pos\fP)"
0x00020000 
.SS "#define DMA_ISR_TCIF5_Pos   (17U)"

.SS "#define DMA_ISR_TCIF6   \fBDMA_ISR_TCIF6_Msk\fP"
Channel 6 Transfer Complete flag 
.SS "#define DMA_ISR_TCIF6_Msk   (0x1UL << \fBDMA_ISR_TCIF6_Pos\fP)"
0x00200000 
.SS "#define DMA_ISR_TCIF6_Pos   (21U)"

.SS "#define DMA_ISR_TCIF7   \fBDMA_ISR_TCIF7_Msk\fP"
Channel 7 Transfer Complete flag 
.SS "#define DMA_ISR_TCIF7_Msk   (0x1UL << \fBDMA_ISR_TCIF7_Pos\fP)"
0x02000000 
.SS "#define DMA_ISR_TCIF7_Pos   (25U)"

.SS "#define DMA_ISR_TEIF1   \fBDMA_ISR_TEIF1_Msk\fP"
Channel 1 Transfer Error flag 
.SS "#define DMA_ISR_TEIF1_Msk   (0x1UL << \fBDMA_ISR_TEIF1_Pos\fP)"
0x00000008 
.SS "#define DMA_ISR_TEIF1_Pos   (3U)"

.SS "#define DMA_ISR_TEIF2   \fBDMA_ISR_TEIF2_Msk\fP"
Channel 2 Transfer Error flag 
.SS "#define DMA_ISR_TEIF2_Msk   (0x1UL << \fBDMA_ISR_TEIF2_Pos\fP)"
0x00000080 
.SS "#define DMA_ISR_TEIF2_Pos   (7U)"

.SS "#define DMA_ISR_TEIF3   \fBDMA_ISR_TEIF3_Msk\fP"
Channel 3 Transfer Error flag 
.SS "#define DMA_ISR_TEIF3_Msk   (0x1UL << \fBDMA_ISR_TEIF3_Pos\fP)"
0x00000800 
.SS "#define DMA_ISR_TEIF3_Pos   (11U)"

.SS "#define DMA_ISR_TEIF4   \fBDMA_ISR_TEIF4_Msk\fP"
Channel 4 Transfer Error flag 
.SS "#define DMA_ISR_TEIF4_Msk   (0x1UL << \fBDMA_ISR_TEIF4_Pos\fP)"
0x00008000 
.SS "#define DMA_ISR_TEIF4_Pos   (15U)"

.SS "#define DMA_ISR_TEIF5   \fBDMA_ISR_TEIF5_Msk\fP"
Channel 5 Transfer Error flag 
.SS "#define DMA_ISR_TEIF5_Msk   (0x1UL << \fBDMA_ISR_TEIF5_Pos\fP)"
0x00080000 
.SS "#define DMA_ISR_TEIF5_Pos   (19U)"

.SS "#define DMA_ISR_TEIF6   \fBDMA_ISR_TEIF6_Msk\fP"
Channel 6 Transfer Error flag 
.SS "#define DMA_ISR_TEIF6_Msk   (0x1UL << \fBDMA_ISR_TEIF6_Pos\fP)"
0x00800000 
.SS "#define DMA_ISR_TEIF6_Pos   (23U)"

.SS "#define DMA_ISR_TEIF7   \fBDMA_ISR_TEIF7_Msk\fP"
Channel 7 Transfer Error flag 
.SS "#define DMA_ISR_TEIF7_Msk   (0x1UL << \fBDMA_ISR_TEIF7_Pos\fP)"
0x08000000 
.SS "#define DMA_ISR_TEIF7_Pos   (27U)"

.SS "#define DMAMUX_CFR_CSOF0   \fBDMAMUX_CFR_CSOF0_Msk\fP"
Clear Overrun Flag 0 
.br
 
.SS "#define DMAMUX_CFR_CSOF0_Msk   (0x1UL << \fBDMAMUX_CFR_CSOF0_Pos\fP)"
0x00000001 
.SS "#define DMAMUX_CFR_CSOF0_Pos   (0U)"

.SS "#define DMAMUX_CFR_CSOF1   \fBDMAMUX_CFR_CSOF1_Msk\fP"
Clear Overrun Flag 1 
.br
 
.SS "#define DMAMUX_CFR_CSOF1_Msk   (0x1UL << \fBDMAMUX_CFR_CSOF1_Pos\fP)"
0x00000002 
.SS "#define DMAMUX_CFR_CSOF1_Pos   (1U)"

.SS "#define DMAMUX_CFR_CSOF2   \fBDMAMUX_CFR_CSOF2_Msk\fP"
Clear Overrun Flag 2 
.br
 
.SS "#define DMAMUX_CFR_CSOF2_Msk   (0x1UL << \fBDMAMUX_CFR_CSOF2_Pos\fP)"
0x00000004 
.SS "#define DMAMUX_CFR_CSOF2_Pos   (2U)"

.SS "#define DMAMUX_CFR_CSOF3   \fBDMAMUX_CFR_CSOF3_Msk\fP"
Clear Overrun Flag 3 
.br
 
.SS "#define DMAMUX_CFR_CSOF3_Msk   (0x1UL << \fBDMAMUX_CFR_CSOF3_Pos\fP)"
0x00000008 
.SS "#define DMAMUX_CFR_CSOF3_Pos   (3U)"

.SS "#define DMAMUX_CFR_CSOF4   \fBDMAMUX_CFR_CSOF4_Msk\fP"
Clear Overrun Flag 4 
.br
 
.SS "#define DMAMUX_CFR_CSOF4_Msk   (0x1UL << \fBDMAMUX_CFR_CSOF4_Pos\fP)"
0x00000010 
.SS "#define DMAMUX_CFR_CSOF4_Pos   (4U)"

.SS "#define DMAMUX_CFR_CSOF5   \fBDMAMUX_CFR_CSOF5_Msk\fP"
Clear Overrun Flag 5 
.br
 
.SS "#define DMAMUX_CFR_CSOF5_Msk   (0x1UL << \fBDMAMUX_CFR_CSOF5_Pos\fP)"
0x00000020 
.SS "#define DMAMUX_CFR_CSOF5_Pos   (5U)"

.SS "#define DMAMUX_CFR_CSOF6   \fBDMAMUX_CFR_CSOF6_Msk\fP"
Clear Overrun Flag 6 
.br
 
.SS "#define DMAMUX_CFR_CSOF6_Msk   (0x1UL << \fBDMAMUX_CFR_CSOF6_Pos\fP)"
0x00000040 
.SS "#define DMAMUX_CFR_CSOF6_Pos   (6U)"

.SS "#define DMAMUX_CSR_SOF0   \fBDMAMUX_CSR_SOF0_Msk\fP"
Synchronization Overrun Flag 0 
.br
 
.SS "#define DMAMUX_CSR_SOF0_Msk   (0x1UL << \fBDMAMUX_CSR_SOF0_Pos\fP)"
0x00000001 
.SS "#define DMAMUX_CSR_SOF0_Pos   (0U)"

.SS "#define DMAMUX_CSR_SOF1   \fBDMAMUX_CSR_SOF1_Msk\fP"
Synchronization Overrun Flag 1 
.br
 
.SS "#define DMAMUX_CSR_SOF1_Msk   (0x1UL << \fBDMAMUX_CSR_SOF1_Pos\fP)"
0x00000002 
.SS "#define DMAMUX_CSR_SOF1_Pos   (1U)"

.SS "#define DMAMUX_CSR_SOF2   \fBDMAMUX_CSR_SOF2_Msk\fP"
Synchronization Overrun Flag 2 
.br
 
.SS "#define DMAMUX_CSR_SOF2_Msk   (0x1UL << \fBDMAMUX_CSR_SOF2_Pos\fP)"
0x00000004 
.SS "#define DMAMUX_CSR_SOF2_Pos   (2U)"

.SS "#define DMAMUX_CSR_SOF3   \fBDMAMUX_CSR_SOF3_Msk\fP"
Synchronization Overrun Flag 3 
.br
 
.SS "#define DMAMUX_CSR_SOF3_Msk   (0x1UL << \fBDMAMUX_CSR_SOF3_Pos\fP)"
0x00000008 
.SS "#define DMAMUX_CSR_SOF3_Pos   (3U)"

.SS "#define DMAMUX_CSR_SOF4   \fBDMAMUX_CSR_SOF4_Msk\fP"
Synchronization Overrun Flag 4 
.br
 
.SS "#define DMAMUX_CSR_SOF4_Msk   (0x1UL << \fBDMAMUX_CSR_SOF4_Pos\fP)"
0x00000010 
.SS "#define DMAMUX_CSR_SOF4_Pos   (4U)"

.SS "#define DMAMUX_CSR_SOF5   \fBDMAMUX_CSR_SOF5_Msk\fP"
Synchronization Overrun Flag 5 
.br
 
.SS "#define DMAMUX_CSR_SOF5_Msk   (0x1UL << \fBDMAMUX_CSR_SOF5_Pos\fP)"
0x00000020 
.SS "#define DMAMUX_CSR_SOF5_Pos   (5U)"

.SS "#define DMAMUX_CSR_SOF6   \fBDMAMUX_CSR_SOF6_Msk\fP"
Synchronization Overrun Flag 6 
.br
 
.SS "#define DMAMUX_CSR_SOF6_Msk   (0x1UL << \fBDMAMUX_CSR_SOF6_Pos\fP)"
0x00000040 
.SS "#define DMAMUX_CSR_SOF6_Pos   (6U)"

.SS "#define DMAMUX_CxCR_DMAREQ_ID   \fBDMAMUX_CxCR_DMAREQ_ID_Msk\fP"
DMA Request ID 
.br
 
.SS "#define DMAMUX_CxCR_DMAREQ_ID_0   (0x01UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
0x00000001 
.SS "#define DMAMUX_CxCR_DMAREQ_ID_1   (0x02UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
0x00000002 
.SS "#define DMAMUX_CxCR_DMAREQ_ID_2   (0x04UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
0x00000004 
.SS "#define DMAMUX_CxCR_DMAREQ_ID_3   (0x08UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
0x00000008 
.SS "#define DMAMUX_CxCR_DMAREQ_ID_4   (0x10UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
0x00000010 
.SS "#define DMAMUX_CxCR_DMAREQ_ID_5   (0x20UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
0x00000020 
.SS "#define DMAMUX_CxCR_DMAREQ_ID_6   (0x40UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
0x00000040 
.SS "#define DMAMUX_CxCR_DMAREQ_ID_Msk   (0x3FUL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
0x0000003F 
.SS "#define DMAMUX_CxCR_DMAREQ_ID_Pos   (0U)"

.SS "#define DMAMUX_CxCR_EGE   \fBDMAMUX_CxCR_EGE_Msk\fP"
Event generation interrupt enable 
.br
 
.SS "#define DMAMUX_CxCR_EGE_Msk   (0x1UL << \fBDMAMUX_CxCR_EGE_Pos\fP)"
0x00000200 
.SS "#define DMAMUX_CxCR_EGE_Pos   (9U)"

.SS "#define DMAMUX_CxCR_NBREQ   \fBDMAMUX_CxCR_NBREQ_Msk\fP"
Number of request 
.br
 
.SS "#define DMAMUX_CxCR_NBREQ_0   (0x01UL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
0x00080000 
.SS "#define DMAMUX_CxCR_NBREQ_1   (0x02UL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
0x00100000 
.SS "#define DMAMUX_CxCR_NBREQ_2   (0x04UL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
0x00200000 
.SS "#define DMAMUX_CxCR_NBREQ_3   (0x08UL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
0x00400000 
.SS "#define DMAMUX_CxCR_NBREQ_4   (0x10UL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
0x00800000 
.SS "#define DMAMUX_CxCR_NBREQ_Msk   (0x1FUL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
0x00F80000 
.SS "#define DMAMUX_CxCR_NBREQ_Pos   (19U)"

.SS "#define DMAMUX_CxCR_SE   \fBDMAMUX_CxCR_SE_Msk\fP"
Synchronization enable 
.br
 
.SS "#define DMAMUX_CxCR_SE_Msk   (0x1UL << \fBDMAMUX_CxCR_SE_Pos\fP)"
0x00010000 
.SS "#define DMAMUX_CxCR_SE_Pos   (16U)"

.SS "#define DMAMUX_CxCR_SOIE   \fBDMAMUX_CxCR_SOIE_Msk\fP"
Synchro overrun interrupt enable 
.br
 
.SS "#define DMAMUX_CxCR_SOIE_Msk   (0x1UL << \fBDMAMUX_CxCR_SOIE_Pos\fP)"
0x00000100 
.SS "#define DMAMUX_CxCR_SOIE_Pos   (8U)"

.SS "#define DMAMUX_CxCR_SPOL   \fBDMAMUX_CxCR_SPOL_Msk\fP"
Synchronization polarity 
.br
 
.SS "#define DMAMUX_CxCR_SPOL_0   (0x1UL << \fBDMAMUX_CxCR_SPOL_Pos\fP)"
0x00020000 
.SS "#define DMAMUX_CxCR_SPOL_1   (0x2UL << \fBDMAMUX_CxCR_SPOL_Pos\fP)"
0x00040000 
.SS "#define DMAMUX_CxCR_SPOL_Msk   (0x3UL << \fBDMAMUX_CxCR_SPOL_Pos\fP)"
0x00060000 
.SS "#define DMAMUX_CxCR_SPOL_Pos   (17U)"

.SS "#define DMAMUX_CxCR_SYNC_ID   \fBDMAMUX_CxCR_SYNC_ID_Msk\fP"
Synchronization ID 
.br
 
.SS "#define DMAMUX_CxCR_SYNC_ID_0   (0x01UL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
0x01000000 
.SS "#define DMAMUX_CxCR_SYNC_ID_1   (0x02UL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
0x02000000 
.SS "#define DMAMUX_CxCR_SYNC_ID_2   (0x04UL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
0x04000000 
.SS "#define DMAMUX_CxCR_SYNC_ID_3   (0x08UL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
0x08000000 
.SS "#define DMAMUX_CxCR_SYNC_ID_4   (0x10UL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
0x10000000 
.SS "#define DMAMUX_CxCR_SYNC_ID_Msk   (0x1FUL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
0x1F000000 
.SS "#define DMAMUX_CxCR_SYNC_ID_Pos   (24U)"

.SS "#define DMAMUX_RGCFR_COF0   \fBDMAMUX_RGCFR_COF0_Msk\fP"
Clear Overrun flag 0 
.br
 
.SS "#define DMAMUX_RGCFR_COF0_Msk   (0x1UL << \fBDMAMUX_RGCFR_COF0_Pos\fP)"
0x00000001 
.SS "#define DMAMUX_RGCFR_COF0_Pos   (0U)"

.SS "#define DMAMUX_RGCFR_COF1   \fBDMAMUX_RGCFR_COF1_Msk\fP"
Clear Overrun flag 1 
.br
 
.SS "#define DMAMUX_RGCFR_COF1_Msk   (0x1UL << \fBDMAMUX_RGCFR_COF1_Pos\fP)"
0x00000002 
.SS "#define DMAMUX_RGCFR_COF1_Pos   (1U)"

.SS "#define DMAMUX_RGCFR_COF2   \fBDMAMUX_RGCFR_COF2_Msk\fP"
Clear Overrun flag 2 
.br
 
.SS "#define DMAMUX_RGCFR_COF2_Msk   (0x1UL << \fBDMAMUX_RGCFR_COF2_Pos\fP)"
0x00000004 
.SS "#define DMAMUX_RGCFR_COF2_Pos   (2U)"

.SS "#define DMAMUX_RGCFR_COF3   \fBDMAMUX_RGCFR_COF3_Msk\fP"
Clear Overrun flag 3 
.br
 
.SS "#define DMAMUX_RGCFR_COF3_Msk   (0x1UL << \fBDMAMUX_RGCFR_COF3_Pos\fP)"
0x00000008 
.SS "#define DMAMUX_RGCFR_COF3_Pos   (3U)"

.SS "#define DMAMUX_RGSR_OF0   \fBDMAMUX_RGSR_OF0_Msk\fP"
Overrun flag 0 
.br
 
.SS "#define DMAMUX_RGSR_OF0_Msk   (0x1UL << \fBDMAMUX_RGSR_OF0_Pos\fP)"
0x00000001 
.SS "#define DMAMUX_RGSR_OF0_Pos   (0U)"

.SS "#define DMAMUX_RGSR_OF1   \fBDMAMUX_RGSR_OF1_Msk\fP"
Overrun flag 1 
.br
 
.SS "#define DMAMUX_RGSR_OF1_Msk   (0x1UL << \fBDMAMUX_RGSR_OF1_Pos\fP)"
0x00000002 
.SS "#define DMAMUX_RGSR_OF1_Pos   (1U)"

.SS "#define DMAMUX_RGSR_OF2   \fBDMAMUX_RGSR_OF2_Msk\fP"
Overrun flag 2 
.br
 
.SS "#define DMAMUX_RGSR_OF2_Msk   (0x1UL << \fBDMAMUX_RGSR_OF2_Pos\fP)"
0x00000004 
.SS "#define DMAMUX_RGSR_OF2_Pos   (2U)"

.SS "#define DMAMUX_RGSR_OF3   \fBDMAMUX_RGSR_OF3_Msk\fP"
Overrun flag 3 
.br
 
.SS "#define DMAMUX_RGSR_OF3_Msk   (0x1UL << \fBDMAMUX_RGSR_OF3_Pos\fP)"
0x00000008 
.SS "#define DMAMUX_RGSR_OF3_Pos   (3U)"

.SS "#define DMAMUX_RGxCR_GE   \fBDMAMUX_RGxCR_GE_Msk\fP"
Generation enable 
.br
 
.SS "#define DMAMUX_RGxCR_GE_Msk   (0x1UL << \fBDMAMUX_RGxCR_GE_Pos\fP)"
0x00010000 
.SS "#define DMAMUX_RGxCR_GE_Pos   (16U)"

.SS "#define DMAMUX_RGxCR_GNBREQ   \fBDMAMUX_RGxCR_GNBREQ_Msk\fP"
Number of request 
.br
 
.SS "#define DMAMUX_RGxCR_GNBREQ_0   (0x01UL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
0x00080000 
.SS "#define DMAMUX_RGxCR_GNBREQ_1   (0x02UL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
0x00100000 
.SS "#define DMAMUX_RGxCR_GNBREQ_2   (0x04UL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
0x00200000 
.SS "#define DMAMUX_RGxCR_GNBREQ_3   (0x08UL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
0x00400000 
.SS "#define DMAMUX_RGxCR_GNBREQ_4   (0x10UL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
0x00800000 
.SS "#define DMAMUX_RGxCR_GNBREQ_Msk   (0x1FUL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
0x00F80000 
.SS "#define DMAMUX_RGxCR_GNBREQ_Pos   (19U)"

.SS "#define DMAMUX_RGxCR_GPOL   \fBDMAMUX_RGxCR_GPOL_Msk\fP"
Generation polarity 
.br
 
.SS "#define DMAMUX_RGxCR_GPOL_0   (0x1UL << \fBDMAMUX_RGxCR_GPOL_Pos\fP)"
0x00020000 
.SS "#define DMAMUX_RGxCR_GPOL_1   (0x2UL << \fBDMAMUX_RGxCR_GPOL_Pos\fP)"
0x00040000 
.SS "#define DMAMUX_RGxCR_GPOL_Msk   (0x3UL << \fBDMAMUX_RGxCR_GPOL_Pos\fP)"
0x00060000 
.SS "#define DMAMUX_RGxCR_GPOL_Pos   (17U)"

.SS "#define DMAMUX_RGxCR_OIE   \fBDMAMUX_RGxCR_OIE_Msk\fP"
Overrun interrupt enable 
.br
 
.SS "#define DMAMUX_RGxCR_OIE_Msk   (0x1UL << \fBDMAMUX_RGxCR_OIE_Pos\fP)"
0x00000100 
.SS "#define DMAMUX_RGxCR_OIE_Pos   (8U)"

.SS "#define DMAMUX_RGxCR_SIG_ID   \fBDMAMUX_RGxCR_SIG_ID_Msk\fP"
Signal ID 
.br
 
.SS "#define DMAMUX_RGxCR_SIG_ID_0   (0x01UL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
0x00000001 
.SS "#define DMAMUX_RGxCR_SIG_ID_1   (0x02UL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
0x00000002 
.SS "#define DMAMUX_RGxCR_SIG_ID_2   (0x04UL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
0x00000004 
.SS "#define DMAMUX_RGxCR_SIG_ID_3   (0x08UL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
0x00000008 
.SS "#define DMAMUX_RGxCR_SIG_ID_4   (0x10UL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
0x00000010 
.SS "#define DMAMUX_RGxCR_SIG_ID_Msk   (0x1FUL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
0x0000001F 
.SS "#define DMAMUX_RGxCR_SIG_ID_Pos   (0U)"

.SS "#define EXTI_EMR1_EM0   \fBEXTI_EMR1_EM0_Msk\fP"
Event Mask on line 0 
.SS "#define EXTI_EMR1_EM0_Msk   (0x1UL << \fBEXTI_EMR1_EM0_Pos\fP)"
0x00000001 
.SS "#define EXTI_EMR1_EM0_Pos   (0U)"

.SS "#define EXTI_EMR1_EM1   \fBEXTI_EMR1_EM1_Msk\fP"
Event Mask on line 1 
.SS "#define EXTI_EMR1_EM10   \fBEXTI_EMR1_EM10_Msk\fP"
Event Mask on line 10 
.SS "#define EXTI_EMR1_EM10_Msk   (0x1UL << \fBEXTI_EMR1_EM10_Pos\fP)"
0x00000400 
.SS "#define EXTI_EMR1_EM10_Pos   (10U)"

.SS "#define EXTI_EMR1_EM11   \fBEXTI_EMR1_EM11_Msk\fP"
Event Mask on line 11 
.SS "#define EXTI_EMR1_EM11_Msk   (0x1UL << \fBEXTI_EMR1_EM11_Pos\fP)"
0x00000800 
.SS "#define EXTI_EMR1_EM11_Pos   (11U)"

.SS "#define EXTI_EMR1_EM12   \fBEXTI_EMR1_EM12_Msk\fP"
Event Mask on line 12 
.SS "#define EXTI_EMR1_EM12_Msk   (0x1UL << \fBEXTI_EMR1_EM12_Pos\fP)"
0x00001000 
.SS "#define EXTI_EMR1_EM12_Pos   (12U)"

.SS "#define EXTI_EMR1_EM13   \fBEXTI_EMR1_EM13_Msk\fP"
Event Mask on line 13 
.SS "#define EXTI_EMR1_EM13_Msk   (0x1UL << \fBEXTI_EMR1_EM13_Pos\fP)"
0x00002000 
.SS "#define EXTI_EMR1_EM13_Pos   (13U)"

.SS "#define EXTI_EMR1_EM14   \fBEXTI_EMR1_EM14_Msk\fP"
Event Mask on line 14 
.SS "#define EXTI_EMR1_EM14_Msk   (0x1UL << \fBEXTI_EMR1_EM14_Pos\fP)"
0x00004000 
.SS "#define EXTI_EMR1_EM14_Pos   (14U)"

.SS "#define EXTI_EMR1_EM15   \fBEXTI_EMR1_EM15_Msk\fP"
Event Mask on line 15 
.SS "#define EXTI_EMR1_EM15_Msk   (0x1UL << \fBEXTI_EMR1_EM15_Pos\fP)"
0x00008000 
.SS "#define EXTI_EMR1_EM15_Pos   (15U)"

.SS "#define EXTI_EMR1_EM19   \fBEXTI_EMR1_EM19_Msk\fP"
Event Mask on line 19 
.SS "#define EXTI_EMR1_EM19_Msk   (0x1UL << \fBEXTI_EMR1_EM19_Pos\fP)"
0x00080000 
.SS "#define EXTI_EMR1_EM19_Pos   (19U)"

.SS "#define EXTI_EMR1_EM1_Msk   (0x1UL << \fBEXTI_EMR1_EM1_Pos\fP)"
0x00000002 
.SS "#define EXTI_EMR1_EM1_Pos   (1U)"

.SS "#define EXTI_EMR1_EM2   \fBEXTI_EMR1_EM2_Msk\fP"
Event Mask on line 2 
.SS "#define EXTI_EMR1_EM21   \fBEXTI_EMR1_EM21_Msk\fP"
Event Mask on line 21 
.SS "#define EXTI_EMR1_EM21_Msk   (0x1UL << \fBEXTI_EMR1_EM21_Pos\fP)"
0x00200000 
.SS "#define EXTI_EMR1_EM21_Pos   (21U)"

.SS "#define EXTI_EMR1_EM23   \fBEXTI_EMR1_EM23_Msk\fP"
Event Mask on line 23 
.SS "#define EXTI_EMR1_EM23_Msk   (0x1UL << \fBEXTI_EMR1_EM23_Pos\fP)"
0x00800000 
.SS "#define EXTI_EMR1_EM23_Pos   (23U)"

.SS "#define EXTI_EMR1_EM25   \fBEXTI_EMR1_EM25_Msk\fP"
Event Mask on line 25 
.SS "#define EXTI_EMR1_EM25_Msk   (0x1UL << \fBEXTI_EMR1_EM25_Pos\fP)"
0x02000000 
.SS "#define EXTI_EMR1_EM25_Pos   (25U)"

.SS "#define EXTI_EMR1_EM2_Msk   (0x1UL << \fBEXTI_EMR1_EM2_Pos\fP)"
0x00000004 
.SS "#define EXTI_EMR1_EM2_Pos   (2U)"

.SS "#define EXTI_EMR1_EM3   \fBEXTI_EMR1_EM3_Msk\fP"
Event Mask on line 3 
.SS "#define EXTI_EMR1_EM31   \fBEXTI_EMR1_EM31_Msk\fP"
Event Mask on line 31 
.SS "#define EXTI_EMR1_EM31_Msk   (0x1UL << \fBEXTI_EMR1_EM31_Pos\fP)"
0x80000000 
.SS "#define EXTI_EMR1_EM31_Pos   (31U)"

.SS "#define EXTI_EMR1_EM3_Msk   (0x1UL << \fBEXTI_EMR1_EM3_Pos\fP)"
0x00000008 
.SS "#define EXTI_EMR1_EM3_Pos   (3U)"

.SS "#define EXTI_EMR1_EM4   \fBEXTI_EMR1_EM4_Msk\fP"
Event Mask on line 4 
.SS "#define EXTI_EMR1_EM4_Msk   (0x1UL << \fBEXTI_EMR1_EM4_Pos\fP)"
0x00000010 
.SS "#define EXTI_EMR1_EM4_Pos   (4U)"

.SS "#define EXTI_EMR1_EM5   \fBEXTI_EMR1_EM5_Msk\fP"
Event Mask on line 5 
.SS "#define EXTI_EMR1_EM5_Msk   (0x1UL << \fBEXTI_EMR1_EM5_Pos\fP)"
0x00000020 
.SS "#define EXTI_EMR1_EM5_Pos   (5U)"

.SS "#define EXTI_EMR1_EM6   \fBEXTI_EMR1_EM6_Msk\fP"
Event Mask on line 6 
.SS "#define EXTI_EMR1_EM6_Msk   (0x1UL << \fBEXTI_EMR1_EM6_Pos\fP)"
0x00000040 
.SS "#define EXTI_EMR1_EM6_Pos   (6U)"

.SS "#define EXTI_EMR1_EM7   \fBEXTI_EMR1_EM7_Msk\fP"
Event Mask on line 7 
.SS "#define EXTI_EMR1_EM7_Msk   (0x1UL << \fBEXTI_EMR1_EM7_Pos\fP)"
0x00000080 
.SS "#define EXTI_EMR1_EM7_Pos   (7U)"

.SS "#define EXTI_EMR1_EM8   \fBEXTI_EMR1_EM8_Msk\fP"
Event Mask on line 8 
.SS "#define EXTI_EMR1_EM8_Msk   (0x1UL << \fBEXTI_EMR1_EM8_Pos\fP)"
0x00000100 
.SS "#define EXTI_EMR1_EM8_Pos   (8U)"

.SS "#define EXTI_EMR1_EM9   \fBEXTI_EMR1_EM9_Msk\fP"
Event Mask on line 9 
.SS "#define EXTI_EMR1_EM9_Msk   (0x1UL << \fBEXTI_EMR1_EM9_Pos\fP)"
0x00000200 
.SS "#define EXTI_EMR1_EM9_Pos   (9U)"

.SS "#define EXTI_EXTICR1_EXTI0   \fBEXTI_EXTICR1_EXTI0_Msk\fP"
EXTI 0 configuration 
.SS "#define EXTI_EXTICR1_EXTI0_0   (0x1UL << \fBEXTI_EXTICR1_EXTI0_Pos\fP)"
0x00000001 
.SS "#define EXTI_EXTICR1_EXTI0_1   (0x2UL << \fBEXTI_EXTICR1_EXTI0_Pos\fP)"
0x00000002 
.SS "#define EXTI_EXTICR1_EXTI0_2   (0x4UL << \fBEXTI_EXTICR1_EXTI0_Pos\fP)"
0x00000004 
.SS "#define EXTI_EXTICR1_EXTI0_Msk   (0x7UL << \fBEXTI_EXTICR1_EXTI0_Pos\fP)"
0x00000007 
.SS "#define EXTI_EXTICR1_EXTI0_Pos   (0U)"

.SS "#define EXTI_EXTICR1_EXTI1   \fBEXTI_EXTICR1_EXTI1_Msk\fP"
EXTI 1 configuration 
.SS "#define EXTI_EXTICR1_EXTI1_0   (0x1UL << \fBEXTI_EXTICR1_EXTI1_Pos\fP)"
0x00000100 
.SS "#define EXTI_EXTICR1_EXTI1_1   (0x2UL << \fBEXTI_EXTICR1_EXTI1_Pos\fP)"
0x00000200 
.SS "#define EXTI_EXTICR1_EXTI1_2   (0x4UL << \fBEXTI_EXTICR1_EXTI1_Pos\fP)"
0x00000400 
.SS "#define EXTI_EXTICR1_EXTI1_Msk   (0x7UL << \fBEXTI_EXTICR1_EXTI1_Pos\fP)"
0x00000700 
.SS "#define EXTI_EXTICR1_EXTI1_Pos   (8U)"

.SS "#define EXTI_EXTICR1_EXTI2   \fBEXTI_EXTICR1_EXTI2_Msk\fP"
EXTI 2 configuration 
.SS "#define EXTI_EXTICR1_EXTI2_0   (0x1UL << \fBEXTI_EXTICR1_EXTI2_Pos\fP)"
0x00010000 
.SS "#define EXTI_EXTICR1_EXTI2_1   (0x2UL << \fBEXTI_EXTICR1_EXTI2_Pos\fP)"
0x00020000 
.SS "#define EXTI_EXTICR1_EXTI2_2   (0x4UL << \fBEXTI_EXTICR1_EXTI2_Pos\fP)"
0x00040000 
.SS "#define EXTI_EXTICR1_EXTI2_Msk   (0x7UL << \fBEXTI_EXTICR1_EXTI2_Pos\fP)"
0x00070000 
.SS "#define EXTI_EXTICR1_EXTI2_Pos   (16U)"

.SS "#define EXTI_EXTICR1_EXTI3   \fBEXTI_EXTICR1_EXTI3_Msk\fP"
EXTI 3 configuration 
.SS "#define EXTI_EXTICR1_EXTI3_0   (0x1UL << \fBEXTI_EXTICR1_EXTI3_Pos\fP)"
0x01000000 
.SS "#define EXTI_EXTICR1_EXTI3_1   (0x2UL << \fBEXTI_EXTICR1_EXTI3_Pos\fP)"
0x02000000 
.SS "#define EXTI_EXTICR1_EXTI3_2   (0x4UL << \fBEXTI_EXTICR1_EXTI3_Pos\fP)"
0x04000000 
.SS "#define EXTI_EXTICR1_EXTI3_Msk   (0x7UL << \fBEXTI_EXTICR1_EXTI3_Pos\fP)"
0x07000000 
.SS "#define EXTI_EXTICR1_EXTI3_Pos   (24U)"

.SS "#define EXTI_EXTICR2_EXTI4   \fBEXTI_EXTICR2_EXTI4_Msk\fP"
EXTI 4 configuration 
.SS "#define EXTI_EXTICR2_EXTI4_0   (0x1UL << \fBEXTI_EXTICR2_EXTI4_Pos\fP)"
0x00000001 
.SS "#define EXTI_EXTICR2_EXTI4_1   (0x2UL << \fBEXTI_EXTICR2_EXTI4_Pos\fP)"
0x00000002 
.SS "#define EXTI_EXTICR2_EXTI4_2   (0x4UL << \fBEXTI_EXTICR2_EXTI4_Pos\fP)"
0x00000004 
.SS "#define EXTI_EXTICR2_EXTI4_Msk   (0x7UL << \fBEXTI_EXTICR2_EXTI4_Pos\fP)"
0x00000007 
.SS "#define EXTI_EXTICR2_EXTI4_Pos   (0U)"

.SS "#define EXTI_EXTICR2_EXTI5   \fBEXTI_EXTICR2_EXTI5_Msk\fP"
EXTI 5 configuration 
.SS "#define EXTI_EXTICR2_EXTI5_0   (0x1UL << \fBEXTI_EXTICR2_EXTI5_Pos\fP)"
0x00000100 
.SS "#define EXTI_EXTICR2_EXTI5_1   (0x2UL << \fBEXTI_EXTICR2_EXTI5_Pos\fP)"
0x00000200 
.SS "#define EXTI_EXTICR2_EXTI5_2   (0x4UL << \fBEXTI_EXTICR2_EXTI5_Pos\fP)"
0x00000400 
.SS "#define EXTI_EXTICR2_EXTI5_Msk   (0x7UL << \fBEXTI_EXTICR2_EXTI5_Pos\fP)"
0x00000700 
.SS "#define EXTI_EXTICR2_EXTI5_Pos   (8U)"

.SS "#define EXTI_EXTICR2_EXTI6   \fBEXTI_EXTICR2_EXTI6_Msk\fP"
EXTI 6 configuration 
.SS "#define EXTI_EXTICR2_EXTI6_0   (0x1UL << \fBEXTI_EXTICR2_EXTI6_Pos\fP)"
0x00010000 
.SS "#define EXTI_EXTICR2_EXTI6_1   (0x2UL << \fBEXTI_EXTICR2_EXTI6_Pos\fP)"
0x00020000 
.SS "#define EXTI_EXTICR2_EXTI6_2   (0x4UL << \fBEXTI_EXTICR2_EXTI6_Pos\fP)"
0x00040000 
.SS "#define EXTI_EXTICR2_EXTI6_Msk   (0x7UL << \fBEXTI_EXTICR2_EXTI6_Pos\fP)"
0x00070000 
.SS "#define EXTI_EXTICR2_EXTI6_Pos   (16U)"

.SS "#define EXTI_EXTICR2_EXTI7   \fBEXTI_EXTICR2_EXTI7_Msk\fP"
EXTI 7 configuration 
.SS "#define EXTI_EXTICR2_EXTI7_0   (0x1UL << \fBEXTI_EXTICR2_EXTI7_Pos\fP)"
0x01000000 
.SS "#define EXTI_EXTICR2_EXTI7_1   (0x2UL << \fBEXTI_EXTICR2_EXTI7_Pos\fP)"
0x02000000 
.SS "#define EXTI_EXTICR2_EXTI7_2   (0x4UL << \fBEXTI_EXTICR2_EXTI7_Pos\fP)"
0x04000000 
.SS "#define EXTI_EXTICR2_EXTI7_Msk   (0x7UL << \fBEXTI_EXTICR2_EXTI7_Pos\fP)"
0x07000000 
.SS "#define EXTI_EXTICR2_EXTI7_Pos   (24U)"

.SS "#define EXTI_EXTICR3_EXTI10   \fBEXTI_EXTICR3_EXTI10_Msk\fP"
EXTI 10 configuration 
.SS "#define EXTI_EXTICR3_EXTI10_0   (0x1UL << \fBEXTI_EXTICR3_EXTI10_Pos\fP)"
0x00010000 
.SS "#define EXTI_EXTICR3_EXTI10_1   (0x2UL << \fBEXTI_EXTICR3_EXTI10_Pos\fP)"
0x00020000 
.SS "#define EXTI_EXTICR3_EXTI10_2   (0x4UL << \fBEXTI_EXTICR3_EXTI10_Pos\fP)"
0x00040000 
.SS "#define EXTI_EXTICR3_EXTI10_Msk   (0x7UL << \fBEXTI_EXTICR3_EXTI10_Pos\fP)"
0x00070000 
.SS "#define EXTI_EXTICR3_EXTI10_Pos   (16U)"

.SS "#define EXTI_EXTICR3_EXTI11   \fBEXTI_EXTICR3_EXTI11_Msk\fP"
EXTI 11 configuration 
.SS "#define EXTI_EXTICR3_EXTI11_0   (0x1UL << \fBEXTI_EXTICR3_EXTI11_Pos\fP)"
0x01000000 
.SS "#define EXTI_EXTICR3_EXTI11_1   (0x2UL << \fBEXTI_EXTICR3_EXTI11_Pos\fP)"
0x02000000 
.SS "#define EXTI_EXTICR3_EXTI11_2   (0x4UL << \fBEXTI_EXTICR3_EXTI11_Pos\fP)"
0x04000000 
.SS "#define EXTI_EXTICR3_EXTI11_Msk   (0x7UL << \fBEXTI_EXTICR3_EXTI11_Pos\fP)"
0x07000000 
.SS "#define EXTI_EXTICR3_EXTI11_Pos   (24U)"

.SS "#define EXTI_EXTICR3_EXTI8   \fBEXTI_EXTICR3_EXTI8_Msk\fP"
EXTI 8 configuration 
.SS "#define EXTI_EXTICR3_EXTI8_0   (0x1UL << \fBEXTI_EXTICR3_EXTI8_Pos\fP)"
0x00000001 
.SS "#define EXTI_EXTICR3_EXTI8_1   (0x2UL << \fBEXTI_EXTICR3_EXTI8_Pos\fP)"
0x00000002 
.SS "#define EXTI_EXTICR3_EXTI8_2   (0x4UL << \fBEXTI_EXTICR3_EXTI8_Pos\fP)"
0x00000004 
.SS "#define EXTI_EXTICR3_EXTI8_Msk   (0x7UL << \fBEXTI_EXTICR3_EXTI8_Pos\fP)"
0x00000007 
.SS "#define EXTI_EXTICR3_EXTI8_Pos   (0U)"

.SS "#define EXTI_EXTICR3_EXTI9   \fBEXTI_EXTICR3_EXTI9_Msk\fP"
EXTI 9 configuration 
.SS "#define EXTI_EXTICR3_EXTI9_0   (0x1UL << \fBEXTI_EXTICR3_EXTI9_Pos\fP)"
0x00000100 
.SS "#define EXTI_EXTICR3_EXTI9_1   (0x2UL << \fBEXTI_EXTICR3_EXTI9_Pos\fP)"
0x00000200 
.SS "#define EXTI_EXTICR3_EXTI9_2   (0x4UL << \fBEXTI_EXTICR3_EXTI9_Pos\fP)"
0x00000400 
.SS "#define EXTI_EXTICR3_EXTI9_Msk   (0x7UL << \fBEXTI_EXTICR3_EXTI9_Pos\fP)"
0x00000700 
.SS "#define EXTI_EXTICR3_EXTI9_Pos   (8U)"

.SS "#define EXTI_EXTICR4_EXTI12   \fBEXTI_EXTICR4_EXTI12_Msk\fP"
EXTI 12 configuration 
.SS "#define EXTI_EXTICR4_EXTI12_0   (0x1UL << \fBEXTI_EXTICR4_EXTI12_Pos\fP)"
0x00000001 
.SS "#define EXTI_EXTICR4_EXTI12_1   (0x2UL << \fBEXTI_EXTICR4_EXTI12_Pos\fP)"
0x00000002 
.SS "#define EXTI_EXTICR4_EXTI12_2   (0x4UL << \fBEXTI_EXTICR4_EXTI12_Pos\fP)"
0x00000004 
.SS "#define EXTI_EXTICR4_EXTI12_Msk   (0x7UL << \fBEXTI_EXTICR4_EXTI12_Pos\fP)"
0x00000007 
.SS "#define EXTI_EXTICR4_EXTI12_Pos   (0U)"

.SS "#define EXTI_EXTICR4_EXTI13   \fBEXTI_EXTICR4_EXTI13_Msk\fP"
EXTI 13 configuration 
.SS "#define EXTI_EXTICR4_EXTI13_0   (0x1UL << \fBEXTI_EXTICR4_EXTI13_Pos\fP)"
0x00000100 
.SS "#define EXTI_EXTICR4_EXTI13_1   (0x2UL << \fBEXTI_EXTICR4_EXTI13_Pos\fP)"
0x00000200 
.SS "#define EXTI_EXTICR4_EXTI13_2   (0x4UL << \fBEXTI_EXTICR4_EXTI13_Pos\fP)"
0x00000400 
.SS "#define EXTI_EXTICR4_EXTI13_Msk   (0x7UL << \fBEXTI_EXTICR4_EXTI13_Pos\fP)"
0x00000700 
.SS "#define EXTI_EXTICR4_EXTI13_Pos   (8U)"

.SS "#define EXTI_EXTICR4_EXTI14   \fBEXTI_EXTICR4_EXTI14_Msk\fP"
EXTI 14 configuration 
.SS "#define EXTI_EXTICR4_EXTI14_0   (0x1UL << \fBEXTI_EXTICR4_EXTI14_Pos\fP)"
0x00010000 
.SS "#define EXTI_EXTICR4_EXTI14_1   (0x2UL << \fBEXTI_EXTICR4_EXTI14_Pos\fP)"
0x00020000 
.SS "#define EXTI_EXTICR4_EXTI14_2   (0x4UL << \fBEXTI_EXTICR4_EXTI14_Pos\fP)"
0x00040000 
.SS "#define EXTI_EXTICR4_EXTI14_Msk   (0x7UL << \fBEXTI_EXTICR4_EXTI14_Pos\fP)"
0x00070000 
.SS "#define EXTI_EXTICR4_EXTI14_Pos   (16U)"

.SS "#define EXTI_EXTICR4_EXTI15   \fBEXTI_EXTICR4_EXTI15_Msk\fP"
EXTI 15 configuration 
.SS "#define EXTI_EXTICR4_EXTI15_0   (0x1UL << \fBEXTI_EXTICR4_EXTI15_Pos\fP)"
0x01000000 
.SS "#define EXTI_EXTICR4_EXTI15_1   (0x2UL << \fBEXTI_EXTICR4_EXTI15_Pos\fP)"
0x02000000 
.SS "#define EXTI_EXTICR4_EXTI15_2   (0x4UL << \fBEXTI_EXTICR4_EXTI15_Pos\fP)"
0x04000000 
.SS "#define EXTI_EXTICR4_EXTI15_Msk   (0x7UL << \fBEXTI_EXTICR4_EXTI15_Pos\fP)"
0x07000000 
.SS "#define EXTI_EXTICR4_EXTI15_Pos   (24U)"

.SS "#define EXTI_FPR1_FPIF0   \fBEXTI_FPR1_FPIF0_Msk\fP"
Falling Pending Interrupt Flag on line 0 
.SS "#define EXTI_FPR1_FPIF0_Msk   (0x1UL << \fBEXTI_FPR1_FPIF0_Pos\fP)"
0x00000001 
.SS "#define EXTI_FPR1_FPIF0_Pos   (0U)"

.SS "#define EXTI_FPR1_FPIF1   \fBEXTI_FPR1_FPIF1_Msk\fP"
Falling Pending Interrupt Flag on line 1 
.SS "#define EXTI_FPR1_FPIF10   \fBEXTI_FPR1_FPIF10_Msk\fP"
Falling Pending Interrupt Flag on line 10 
.SS "#define EXTI_FPR1_FPIF10_Msk   (0x1UL << \fBEXTI_FPR1_FPIF10_Pos\fP)"
0x00000400 
.SS "#define EXTI_FPR1_FPIF10_Pos   (10U)"

.SS "#define EXTI_FPR1_FPIF11   \fBEXTI_FPR1_FPIF11_Msk\fP"
Falling Pending Interrupt Flag on line 11 
.SS "#define EXTI_FPR1_FPIF11_Msk   (0x1UL << \fBEXTI_FPR1_FPIF11_Pos\fP)"
0x00000800 
.SS "#define EXTI_FPR1_FPIF11_Pos   (11U)"

.SS "#define EXTI_FPR1_FPIF12   \fBEXTI_FPR1_FPIF12_Msk\fP"
Falling Pending Interrupt Flag on line 12 
.SS "#define EXTI_FPR1_FPIF12_Msk   (0x1UL << \fBEXTI_FPR1_FPIF12_Pos\fP)"
0x00001000 
.SS "#define EXTI_FPR1_FPIF12_Pos   (12U)"

.SS "#define EXTI_FPR1_FPIF13   \fBEXTI_FPR1_FPIF13_Msk\fP"
Falling Pending Interrupt Flag on line 13 
.SS "#define EXTI_FPR1_FPIF13_Msk   (0x1UL << \fBEXTI_FPR1_FPIF13_Pos\fP)"
0x00002000 
.SS "#define EXTI_FPR1_FPIF13_Pos   (13U)"

.SS "#define EXTI_FPR1_FPIF14   \fBEXTI_FPR1_FPIF14_Msk\fP"
Falling Pending Interrupt Flag on line 14 
.SS "#define EXTI_FPR1_FPIF14_Msk   (0x1UL << \fBEXTI_FPR1_FPIF14_Pos\fP)"
0x00004000 
.SS "#define EXTI_FPR1_FPIF14_Pos   (14U)"

.SS "#define EXTI_FPR1_FPIF15   \fBEXTI_FPR1_FPIF15_Msk\fP"
Falling Pending Interrupt Flag on line 15 
.SS "#define EXTI_FPR1_FPIF15_Msk   (0x1UL << \fBEXTI_FPR1_FPIF15_Pos\fP)"
0x00008000 
.SS "#define EXTI_FPR1_FPIF15_Pos   (15U)"

.SS "#define EXTI_FPR1_FPIF1_Msk   (0x1UL << \fBEXTI_FPR1_FPIF1_Pos\fP)"
0x00000002 
.SS "#define EXTI_FPR1_FPIF1_Pos   (1U)"

.SS "#define EXTI_FPR1_FPIF2   \fBEXTI_FPR1_FPIF2_Msk\fP"
Falling Pending Interrupt Flag on line 2 
.SS "#define EXTI_FPR1_FPIF2_Msk   (0x1UL << \fBEXTI_FPR1_FPIF2_Pos\fP)"
0x00000004 
.SS "#define EXTI_FPR1_FPIF2_Pos   (2U)"

.SS "#define EXTI_FPR1_FPIF3   \fBEXTI_FPR1_FPIF3_Msk\fP"
Falling Pending Interrupt Flag on line 3 
.SS "#define EXTI_FPR1_FPIF3_Msk   (0x1UL << \fBEXTI_FPR1_FPIF3_Pos\fP)"
0x00000008 
.SS "#define EXTI_FPR1_FPIF3_Pos   (3U)"

.SS "#define EXTI_FPR1_FPIF4   \fBEXTI_FPR1_FPIF4_Msk\fP"
Falling Pending Interrupt Flag on line 4 
.SS "#define EXTI_FPR1_FPIF4_Msk   (0x1UL << \fBEXTI_FPR1_FPIF4_Pos\fP)"
0x00000010 
.SS "#define EXTI_FPR1_FPIF4_Pos   (4U)"

.SS "#define EXTI_FPR1_FPIF5   \fBEXTI_FPR1_FPIF5_Msk\fP"
Falling Pending Interrupt Flag on line 5 
.SS "#define EXTI_FPR1_FPIF5_Msk   (0x1UL << \fBEXTI_FPR1_FPIF5_Pos\fP)"
0x00000020 
.SS "#define EXTI_FPR1_FPIF5_Pos   (5U)"

.SS "#define EXTI_FPR1_FPIF6   \fBEXTI_FPR1_FPIF6_Msk\fP"
Falling Pending Interrupt Flag on line 6 
.SS "#define EXTI_FPR1_FPIF6_Msk   (0x1UL << \fBEXTI_FPR1_FPIF6_Pos\fP)"
0x00000040 
.SS "#define EXTI_FPR1_FPIF6_Pos   (6U)"

.SS "#define EXTI_FPR1_FPIF7   \fBEXTI_FPR1_FPIF7_Msk\fP"
Falling Pending Interrupt Flag on line 7 
.SS "#define EXTI_FPR1_FPIF7_Msk   (0x1UL << \fBEXTI_FPR1_FPIF7_Pos\fP)"
0x00000080 
.SS "#define EXTI_FPR1_FPIF7_Pos   (7U)"

.SS "#define EXTI_FPR1_FPIF8   \fBEXTI_FPR1_FPIF8_Msk\fP"
Falling Pending Interrupt Flag on line 8 
.SS "#define EXTI_FPR1_FPIF8_Msk   (0x1UL << \fBEXTI_FPR1_FPIF8_Pos\fP)"
0x00000100 
.SS "#define EXTI_FPR1_FPIF8_Pos   (8U)"

.SS "#define EXTI_FPR1_FPIF9   \fBEXTI_FPR1_FPIF9_Msk\fP"
Falling Pending Interrupt Flag on line 9 
.SS "#define EXTI_FPR1_FPIF9_Msk   (0x1UL << \fBEXTI_FPR1_FPIF9_Pos\fP)"
0x00000200 
.SS "#define EXTI_FPR1_FPIF9_Pos   (9U)"

.SS "#define EXTI_FTSR1_FT0   \fBEXTI_FTSR1_FT0_Msk\fP"
Falling trigger configuration for input line 0 
.SS "#define EXTI_FTSR1_FT0_Msk   (0x1UL << \fBEXTI_FTSR1_FT0_Pos\fP)"
0x00000001 
.SS "#define EXTI_FTSR1_FT0_Pos   (0U)"

.SS "#define EXTI_FTSR1_FT1   \fBEXTI_FTSR1_FT1_Msk\fP"
Falling trigger configuration for input line 1 
.SS "#define EXTI_FTSR1_FT10   \fBEXTI_FTSR1_FT10_Msk\fP"
Falling trigger configuration for input line 10 
.SS "#define EXTI_FTSR1_FT10_Msk   (0x1UL << \fBEXTI_FTSR1_FT10_Pos\fP)"
0x00000400 
.SS "#define EXTI_FTSR1_FT10_Pos   (10U)"

.SS "#define EXTI_FTSR1_FT11   \fBEXTI_FTSR1_FT11_Msk\fP"
Falling trigger configuration for input line 11 
.SS "#define EXTI_FTSR1_FT11_Msk   (0x1UL << \fBEXTI_FTSR1_FT11_Pos\fP)"
0x00000800 
.SS "#define EXTI_FTSR1_FT11_Pos   (11U)"

.SS "#define EXTI_FTSR1_FT12   \fBEXTI_FTSR1_FT12_Msk\fP"
Falling trigger configuration for input line 12 
.SS "#define EXTI_FTSR1_FT12_Msk   (0x1UL << \fBEXTI_FTSR1_FT12_Pos\fP)"
0x00001000 
.SS "#define EXTI_FTSR1_FT12_Pos   (12U)"

.SS "#define EXTI_FTSR1_FT13   \fBEXTI_FTSR1_FT13_Msk\fP"
Falling trigger configuration for input line 13 
.SS "#define EXTI_FTSR1_FT13_Msk   (0x1UL << \fBEXTI_FTSR1_FT13_Pos\fP)"
0x00002000 
.SS "#define EXTI_FTSR1_FT13_Pos   (13U)"

.SS "#define EXTI_FTSR1_FT14   \fBEXTI_FTSR1_FT14_Msk\fP"
Falling trigger configuration for input line 14 
.SS "#define EXTI_FTSR1_FT14_Msk   (0x1UL << \fBEXTI_FTSR1_FT14_Pos\fP)"
0x00004000 
.SS "#define EXTI_FTSR1_FT14_Pos   (14U)"

.SS "#define EXTI_FTSR1_FT15   \fBEXTI_FTSR1_FT15_Msk\fP"
Falling trigger configuration for input line 15 
.SS "#define EXTI_FTSR1_FT15_Msk   (0x1UL << \fBEXTI_FTSR1_FT15_Pos\fP)"
0x00008000 
.SS "#define EXTI_FTSR1_FT15_Pos   (15U)"

.SS "#define EXTI_FTSR1_FT1_Msk   (0x1UL << \fBEXTI_FTSR1_FT1_Pos\fP)"
0x00000002 
.SS "#define EXTI_FTSR1_FT1_Pos   (1U)"

.SS "#define EXTI_FTSR1_FT2   \fBEXTI_FTSR1_FT2_Msk\fP"
Falling trigger configuration for input line 2 
.SS "#define EXTI_FTSR1_FT2_Msk   (0x1UL << \fBEXTI_FTSR1_FT2_Pos\fP)"
0x00000004 
.SS "#define EXTI_FTSR1_FT2_Pos   (2U)"

.SS "#define EXTI_FTSR1_FT3   \fBEXTI_FTSR1_FT3_Msk\fP"
Falling trigger configuration for input line 3 
.SS "#define EXTI_FTSR1_FT3_Msk   (0x1UL << \fBEXTI_FTSR1_FT3_Pos\fP)"
0x00000008 
.SS "#define EXTI_FTSR1_FT3_Pos   (3U)"

.SS "#define EXTI_FTSR1_FT4   \fBEXTI_FTSR1_FT4_Msk\fP"
Falling trigger configuration for input line 4 
.SS "#define EXTI_FTSR1_FT4_Msk   (0x1UL << \fBEXTI_FTSR1_FT4_Pos\fP)"
0x00000010 
.SS "#define EXTI_FTSR1_FT4_Pos   (4U)"

.SS "#define EXTI_FTSR1_FT5   \fBEXTI_FTSR1_FT5_Msk\fP"
Falling trigger configuration for input line 5 
.SS "#define EXTI_FTSR1_FT5_Msk   (0x1UL << \fBEXTI_FTSR1_FT5_Pos\fP)"
0x00000020 
.SS "#define EXTI_FTSR1_FT5_Pos   (5U)"

.SS "#define EXTI_FTSR1_FT6   \fBEXTI_FTSR1_FT6_Msk\fP"
Falling trigger configuration for input line 6 
.SS "#define EXTI_FTSR1_FT6_Msk   (0x1UL << \fBEXTI_FTSR1_FT6_Pos\fP)"
0x00000040 
.SS "#define EXTI_FTSR1_FT6_Pos   (6U)"

.SS "#define EXTI_FTSR1_FT7   \fBEXTI_FTSR1_FT7_Msk\fP"
Falling trigger configuration for input line 7 
.SS "#define EXTI_FTSR1_FT7_Msk   (0x1UL << \fBEXTI_FTSR1_FT7_Pos\fP)"
0x00000080 
.SS "#define EXTI_FTSR1_FT7_Pos   (7U)"

.SS "#define EXTI_FTSR1_FT8   \fBEXTI_FTSR1_FT8_Msk\fP"
Falling trigger configuration for input line 8 
.SS "#define EXTI_FTSR1_FT8_Msk   (0x1UL << \fBEXTI_FTSR1_FT8_Pos\fP)"
0x00000100 
.SS "#define EXTI_FTSR1_FT8_Pos   (8U)"

.SS "#define EXTI_FTSR1_FT9   \fBEXTI_FTSR1_FT9_Msk\fP"
Falling trigger configuration for input line 9 
.SS "#define EXTI_FTSR1_FT9_Msk   (0x1UL << \fBEXTI_FTSR1_FT9_Pos\fP)"
0x00000200 
.SS "#define EXTI_FTSR1_FT9_Pos   (9U)"

.SS "#define EXTI_IMR1_IM   \fBEXTI_IMR1_IM_Msk\fP"
Interrupt Mask All 
.SS "#define EXTI_IMR1_IM0   \fBEXTI_IMR1_IM0_Msk\fP"
Interrupt Mask on line 0 
.SS "#define EXTI_IMR1_IM0_Msk   (0x1UL << \fBEXTI_IMR1_IM0_Pos\fP)"
0x00000001 
.SS "#define EXTI_IMR1_IM0_Pos   (0U)"

.SS "#define EXTI_IMR1_IM1   \fBEXTI_IMR1_IM1_Msk\fP"
Interrupt Mask on line 1 
.SS "#define EXTI_IMR1_IM10   \fBEXTI_IMR1_IM10_Msk\fP"
Interrupt Mask on line 10 
.SS "#define EXTI_IMR1_IM10_Msk   (0x1UL << \fBEXTI_IMR1_IM10_Pos\fP)"
0x00000400 
.SS "#define EXTI_IMR1_IM10_Pos   (10U)"

.SS "#define EXTI_IMR1_IM11   \fBEXTI_IMR1_IM11_Msk\fP"
Interrupt Mask on line 11 
.SS "#define EXTI_IMR1_IM11_Msk   (0x1UL << \fBEXTI_IMR1_IM11_Pos\fP)"
0x00000800 
.SS "#define EXTI_IMR1_IM11_Pos   (11U)"

.SS "#define EXTI_IMR1_IM12   \fBEXTI_IMR1_IM12_Msk\fP"
Interrupt Mask on line 12 
.SS "#define EXTI_IMR1_IM12_Msk   (0x1UL << \fBEXTI_IMR1_IM12_Pos\fP)"
0x00001000 
.SS "#define EXTI_IMR1_IM12_Pos   (12U)"

.SS "#define EXTI_IMR1_IM13   \fBEXTI_IMR1_IM13_Msk\fP"
Interrupt Mask on line 13 
.SS "#define EXTI_IMR1_IM13_Msk   (0x1UL << \fBEXTI_IMR1_IM13_Pos\fP)"
0x00002000 
.SS "#define EXTI_IMR1_IM13_Pos   (13U)"

.SS "#define EXTI_IMR1_IM14   \fBEXTI_IMR1_IM14_Msk\fP"
Interrupt Mask on line 14 
.SS "#define EXTI_IMR1_IM14_Msk   (0x1UL << \fBEXTI_IMR1_IM14_Pos\fP)"
0x00004000 
.SS "#define EXTI_IMR1_IM14_Pos   (14U)"

.SS "#define EXTI_IMR1_IM15   \fBEXTI_IMR1_IM15_Msk\fP"
Interrupt Mask on line 15 
.SS "#define EXTI_IMR1_IM15_Msk   (0x1UL << \fBEXTI_IMR1_IM15_Pos\fP)"
0x00008000 
.SS "#define EXTI_IMR1_IM15_Pos   (15U)"

.SS "#define EXTI_IMR1_IM19   \fBEXTI_IMR1_IM19_Msk\fP"
Interrupt Mask on line 19 
.SS "#define EXTI_IMR1_IM19_Msk   (0x1UL << \fBEXTI_IMR1_IM19_Pos\fP)"
0x00080000 
.SS "#define EXTI_IMR1_IM19_Pos   (19U)"

.SS "#define EXTI_IMR1_IM1_Msk   (0x1UL << \fBEXTI_IMR1_IM1_Pos\fP)"
0x00000002 
.SS "#define EXTI_IMR1_IM1_Pos   (1U)"

.SS "#define EXTI_IMR1_IM2   \fBEXTI_IMR1_IM2_Msk\fP"
Interrupt Mask on line 2 
.SS "#define EXTI_IMR1_IM21   \fBEXTI_IMR1_IM21_Msk\fP"
Interrupt Mask on line 21 
.SS "#define EXTI_IMR1_IM21_Msk   (0x1UL << \fBEXTI_IMR1_IM21_Pos\fP)"
0x00200000 
.SS "#define EXTI_IMR1_IM21_Pos   (21U)"

.SS "#define EXTI_IMR1_IM23   \fBEXTI_IMR1_IM23_Msk\fP"
Interrupt Mask on line 23 
.SS "#define EXTI_IMR1_IM23_Msk   (0x1UL << \fBEXTI_IMR1_IM23_Pos\fP)"
0x00800000 
.SS "#define EXTI_IMR1_IM23_Pos   (23U)"

.SS "#define EXTI_IMR1_IM25   \fBEXTI_IMR1_IM25_Msk\fP"
Interrupt Mask on line 25 
.SS "#define EXTI_IMR1_IM25_Msk   (0x1UL << \fBEXTI_IMR1_IM25_Pos\fP)"
0x02000000 
.SS "#define EXTI_IMR1_IM25_Pos   (25U)"

.SS "#define EXTI_IMR1_IM2_Msk   (0x1UL << \fBEXTI_IMR1_IM2_Pos\fP)"
0x00000004 
.SS "#define EXTI_IMR1_IM2_Pos   (2U)"

.SS "#define EXTI_IMR1_IM3   \fBEXTI_IMR1_IM3_Msk\fP"
Interrupt Mask on line 3 
.SS "#define EXTI_IMR1_IM31   \fBEXTI_IMR1_IM31_Msk\fP"
Interrupt Mask on line 31 
.SS "#define EXTI_IMR1_IM31_Msk   (0x1UL << \fBEXTI_IMR1_IM31_Pos\fP)"
0x80000000 
.SS "#define EXTI_IMR1_IM31_Pos   (31U)"

.SS "#define EXTI_IMR1_IM3_Msk   (0x1UL << \fBEXTI_IMR1_IM3_Pos\fP)"
0x00000008 
.SS "#define EXTI_IMR1_IM3_Pos   (3U)"

.SS "#define EXTI_IMR1_IM4   \fBEXTI_IMR1_IM4_Msk\fP"
Interrupt Mask on line 4 
.SS "#define EXTI_IMR1_IM4_Msk   (0x1UL << \fBEXTI_IMR1_IM4_Pos\fP)"
0x00000010 
.SS "#define EXTI_IMR1_IM4_Pos   (4U)"

.SS "#define EXTI_IMR1_IM5   \fBEXTI_IMR1_IM5_Msk\fP"
Interrupt Mask on line 5 
.SS "#define EXTI_IMR1_IM5_Msk   (0x1UL << \fBEXTI_IMR1_IM5_Pos\fP)"
0x00000020 
.SS "#define EXTI_IMR1_IM5_Pos   (5U)"

.SS "#define EXTI_IMR1_IM6   \fBEXTI_IMR1_IM6_Msk\fP"
Interrupt Mask on line 6 
.SS "#define EXTI_IMR1_IM6_Msk   (0x1UL << \fBEXTI_IMR1_IM6_Pos\fP)"
0x00000040 
.SS "#define EXTI_IMR1_IM6_Pos   (6U)"

.SS "#define EXTI_IMR1_IM7   \fBEXTI_IMR1_IM7_Msk\fP"
Interrupt Mask on line 7 
.SS "#define EXTI_IMR1_IM7_Msk   (0x1UL << \fBEXTI_IMR1_IM7_Pos\fP)"
0x00000080 
.SS "#define EXTI_IMR1_IM7_Pos   (7U)"

.SS "#define EXTI_IMR1_IM8   \fBEXTI_IMR1_IM8_Msk\fP"
Interrupt Mask on line 8 
.SS "#define EXTI_IMR1_IM8_Msk   (0x1UL << \fBEXTI_IMR1_IM8_Pos\fP)"
0x00000100 
.SS "#define EXTI_IMR1_IM8_Pos   (8U)"

.SS "#define EXTI_IMR1_IM9   \fBEXTI_IMR1_IM9_Msk\fP"
Interrupt Mask on line 9 
.SS "#define EXTI_IMR1_IM9_Msk   (0x1UL << \fBEXTI_IMR1_IM9_Pos\fP)"
0x00000200 
.SS "#define EXTI_IMR1_IM9_Pos   (9U)"

.SS "#define EXTI_IMR1_IM_Msk   (0x82A8FFFFUL << \fBEXTI_IMR1_IM_Pos\fP)"
0x82A8FFFF 
.SS "#define EXTI_IMR1_IM_Pos   (0U)"

.SS "#define EXTI_RPR1_RPIF0   \fBEXTI_RPR1_RPIF0_Msk\fP"
Rising Pending Interrupt Flag on line 0 
.SS "#define EXTI_RPR1_RPIF0_Msk   (0x1UL << \fBEXTI_RPR1_RPIF0_Pos\fP)"
0x00000001 
.SS "#define EXTI_RPR1_RPIF0_Pos   (0U)"

.SS "#define EXTI_RPR1_RPIF1   \fBEXTI_RPR1_RPIF1_Msk\fP"
Rising Pending Interrupt Flag on line 1 
.SS "#define EXTI_RPR1_RPIF10   \fBEXTI_RPR1_RPIF10_Msk\fP"
Rising Pending Interrupt Flag on line 10 
.SS "#define EXTI_RPR1_RPIF10_Msk   (0x1UL << \fBEXTI_RPR1_RPIF10_Pos\fP)"
0x00000400 
.SS "#define EXTI_RPR1_RPIF10_Pos   (10U)"

.SS "#define EXTI_RPR1_RPIF11   \fBEXTI_RPR1_RPIF11_Msk\fP"
Rising Pending Interrupt Flag on line 11 
.SS "#define EXTI_RPR1_RPIF11_Msk   (0x1UL << \fBEXTI_RPR1_RPIF11_Pos\fP)"
0x00000800 
.SS "#define EXTI_RPR1_RPIF11_Pos   (11U)"

.SS "#define EXTI_RPR1_RPIF12   \fBEXTI_RPR1_RPIF12_Msk\fP"
Rising Pending Interrupt Flag on line 12 
.SS "#define EXTI_RPR1_RPIF12_Msk   (0x1UL << \fBEXTI_RPR1_RPIF12_Pos\fP)"
0x00001000 
.SS "#define EXTI_RPR1_RPIF12_Pos   (12U)"

.SS "#define EXTI_RPR1_RPIF13   \fBEXTI_RPR1_RPIF13_Msk\fP"
Rising Pending Interrupt Flag on line 13 
.SS "#define EXTI_RPR1_RPIF13_Msk   (0x1UL << \fBEXTI_RPR1_RPIF13_Pos\fP)"
0x00002000 
.SS "#define EXTI_RPR1_RPIF13_Pos   (13U)"

.SS "#define EXTI_RPR1_RPIF14   \fBEXTI_RPR1_RPIF14_Msk\fP"
Rising Pending Interrupt Flag on line 14 
.SS "#define EXTI_RPR1_RPIF14_Msk   (0x1UL << \fBEXTI_RPR1_RPIF14_Pos\fP)"
0x00004000 
.SS "#define EXTI_RPR1_RPIF14_Pos   (14U)"

.SS "#define EXTI_RPR1_RPIF15   \fBEXTI_RPR1_RPIF15_Msk\fP"
Rising Pending Interrupt Flag on line 15 
.SS "#define EXTI_RPR1_RPIF15_Msk   (0x1UL << \fBEXTI_RPR1_RPIF15_Pos\fP)"
0x00008000 
.SS "#define EXTI_RPR1_RPIF15_Pos   (15U)"

.SS "#define EXTI_RPR1_RPIF1_Msk   (0x1UL << \fBEXTI_RPR1_RPIF1_Pos\fP)"
0x00000002 
.SS "#define EXTI_RPR1_RPIF1_Pos   (1U)"

.SS "#define EXTI_RPR1_RPIF2   \fBEXTI_RPR1_RPIF2_Msk\fP"
Rising Pending Interrupt Flag on line 2 
.SS "#define EXTI_RPR1_RPIF2_Msk   (0x1UL << \fBEXTI_RPR1_RPIF2_Pos\fP)"
0x00000004 
.SS "#define EXTI_RPR1_RPIF2_Pos   (2U)"

.SS "#define EXTI_RPR1_RPIF3   \fBEXTI_RPR1_RPIF3_Msk\fP"
Rising Pending Interrupt Flag on line 3 
.SS "#define EXTI_RPR1_RPIF3_Msk   (0x1UL << \fBEXTI_RPR1_RPIF3_Pos\fP)"
0x00000008 
.SS "#define EXTI_RPR1_RPIF3_Pos   (3U)"

.SS "#define EXTI_RPR1_RPIF4   \fBEXTI_RPR1_RPIF4_Msk\fP"
Rising Pending Interrupt Flag on line 4 
.SS "#define EXTI_RPR1_RPIF4_Msk   (0x1UL << \fBEXTI_RPR1_RPIF4_Pos\fP)"
0x00000010 
.SS "#define EXTI_RPR1_RPIF4_Pos   (4U)"

.SS "#define EXTI_RPR1_RPIF5   \fBEXTI_RPR1_RPIF5_Msk\fP"
Rising Pending Interrupt Flag on line 5 
.SS "#define EXTI_RPR1_RPIF5_Msk   (0x1UL << \fBEXTI_RPR1_RPIF5_Pos\fP)"
0x00000020 
.SS "#define EXTI_RPR1_RPIF5_Pos   (5U)"

.SS "#define EXTI_RPR1_RPIF6   \fBEXTI_RPR1_RPIF6_Msk\fP"
Rising Pending Interrupt Flag on line 6 
.SS "#define EXTI_RPR1_RPIF6_Msk   (0x1UL << \fBEXTI_RPR1_RPIF6_Pos\fP)"
0x00000040 
.SS "#define EXTI_RPR1_RPIF6_Pos   (6U)"

.SS "#define EXTI_RPR1_RPIF7   \fBEXTI_RPR1_RPIF7_Msk\fP"
Rising Pending Interrupt Flag on line 7 
.SS "#define EXTI_RPR1_RPIF7_Msk   (0x1UL << \fBEXTI_RPR1_RPIF7_Pos\fP)"
0x00000080 
.SS "#define EXTI_RPR1_RPIF7_Pos   (7U)"

.SS "#define EXTI_RPR1_RPIF8   \fBEXTI_RPR1_RPIF8_Msk\fP"
Rising Pending Interrupt Flag on line 8 
.SS "#define EXTI_RPR1_RPIF8_Msk   (0x1UL << \fBEXTI_RPR1_RPIF8_Pos\fP)"
0x00000100 
.SS "#define EXTI_RPR1_RPIF8_Pos   (8U)"

.SS "#define EXTI_RPR1_RPIF9   \fBEXTI_RPR1_RPIF9_Msk\fP"
Rising Pending Interrupt Flag on line 9 
.SS "#define EXTI_RPR1_RPIF9_Msk   (0x1UL << \fBEXTI_RPR1_RPIF9_Pos\fP)"
0x00000200 
.SS "#define EXTI_RPR1_RPIF9_Pos   (9U)"

.SS "#define EXTI_RTSR1_RT0   \fBEXTI_RTSR1_RT0_Msk\fP"
Rising trigger configuration for input line 0 
.SS "#define EXTI_RTSR1_RT0_Msk   (0x1UL << \fBEXTI_RTSR1_RT0_Pos\fP)"
0x00000001 
.SS "#define EXTI_RTSR1_RT0_Pos   (0U)"

.SS "#define EXTI_RTSR1_RT1   \fBEXTI_RTSR1_RT1_Msk\fP"
Rising trigger configuration for input line 1 
.SS "#define EXTI_RTSR1_RT10   \fBEXTI_RTSR1_RT10_Msk\fP"
Rising trigger configuration for input line 10 
.SS "#define EXTI_RTSR1_RT10_Msk   (0x1UL << \fBEXTI_RTSR1_RT10_Pos\fP)"
0x00000400 
.SS "#define EXTI_RTSR1_RT10_Pos   (10U)"

.SS "#define EXTI_RTSR1_RT11   \fBEXTI_RTSR1_RT11_Msk\fP"
Rising trigger configuration for input line 11 
.SS "#define EXTI_RTSR1_RT11_Msk   (0x1UL << \fBEXTI_RTSR1_RT11_Pos\fP)"
0x00000800 
.SS "#define EXTI_RTSR1_RT11_Pos   (11U)"

.SS "#define EXTI_RTSR1_RT12   \fBEXTI_RTSR1_RT12_Msk\fP"
Rising trigger configuration for input line 12 
.SS "#define EXTI_RTSR1_RT12_Msk   (0x1UL << \fBEXTI_RTSR1_RT12_Pos\fP)"
0x00001000 
.SS "#define EXTI_RTSR1_RT12_Pos   (12U)"

.SS "#define EXTI_RTSR1_RT13   \fBEXTI_RTSR1_RT13_Msk\fP"
Rising trigger configuration for input line 13 
.SS "#define EXTI_RTSR1_RT13_Msk   (0x1UL << \fBEXTI_RTSR1_RT13_Pos\fP)"
0x00002000 
.SS "#define EXTI_RTSR1_RT13_Pos   (13U)"

.SS "#define EXTI_RTSR1_RT14   \fBEXTI_RTSR1_RT14_Msk\fP"
Rising trigger configuration for input line 14 
.SS "#define EXTI_RTSR1_RT14_Msk   (0x1UL << \fBEXTI_RTSR1_RT14_Pos\fP)"
0x00004000 
.SS "#define EXTI_RTSR1_RT14_Pos   (14U)"

.SS "#define EXTI_RTSR1_RT15   \fBEXTI_RTSR1_RT15_Msk\fP"
Rising trigger configuration for input line 15 
.SS "#define EXTI_RTSR1_RT15_Msk   (0x1UL << \fBEXTI_RTSR1_RT15_Pos\fP)"
0x00008000 
.SS "#define EXTI_RTSR1_RT15_Pos   (15U)"

.SS "#define EXTI_RTSR1_RT1_Msk   (0x1UL << \fBEXTI_RTSR1_RT1_Pos\fP)"
0x00000002 
.SS "#define EXTI_RTSR1_RT1_Pos   (1U)"

.SS "#define EXTI_RTSR1_RT2   \fBEXTI_RTSR1_RT2_Msk\fP"
Rising trigger configuration for input line 2 
.SS "#define EXTI_RTSR1_RT2_Msk   (0x1UL << \fBEXTI_RTSR1_RT2_Pos\fP)"
0x00000004 
.SS "#define EXTI_RTSR1_RT2_Pos   (2U)"

.SS "#define EXTI_RTSR1_RT3   \fBEXTI_RTSR1_RT3_Msk\fP"
Rising trigger configuration for input line 3 
.SS "#define EXTI_RTSR1_RT3_Msk   (0x1UL << \fBEXTI_RTSR1_RT3_Pos\fP)"
0x00000008 
.SS "#define EXTI_RTSR1_RT3_Pos   (3U)"

.SS "#define EXTI_RTSR1_RT4   \fBEXTI_RTSR1_RT4_Msk\fP"
Rising trigger configuration for input line 4 
.SS "#define EXTI_RTSR1_RT4_Msk   (0x1UL << \fBEXTI_RTSR1_RT4_Pos\fP)"
0x00000010 
.SS "#define EXTI_RTSR1_RT4_Pos   (4U)"

.SS "#define EXTI_RTSR1_RT5   \fBEXTI_RTSR1_RT5_Msk\fP"
Rising trigger configuration for input line 5 
.SS "#define EXTI_RTSR1_RT5_Msk   (0x1UL << \fBEXTI_RTSR1_RT5_Pos\fP)"
0x00000020 
.SS "#define EXTI_RTSR1_RT5_Pos   (5U)"

.SS "#define EXTI_RTSR1_RT6   \fBEXTI_RTSR1_RT6_Msk\fP"
Rising trigger configuration for input line 6 
.SS "#define EXTI_RTSR1_RT6_Msk   (0x1UL << \fBEXTI_RTSR1_RT6_Pos\fP)"
0x00000040 
.SS "#define EXTI_RTSR1_RT6_Pos   (6U)"

.SS "#define EXTI_RTSR1_RT7   \fBEXTI_RTSR1_RT7_Msk\fP"
Rising trigger configuration for input line 7 
.SS "#define EXTI_RTSR1_RT7_Msk   (0x1UL << \fBEXTI_RTSR1_RT7_Pos\fP)"
0x00000080 
.SS "#define EXTI_RTSR1_RT7_Pos   (7U)"

.SS "#define EXTI_RTSR1_RT8   \fBEXTI_RTSR1_RT8_Msk\fP"
Rising trigger configuration for input line 8 
.SS "#define EXTI_RTSR1_RT8_Msk   (0x1UL << \fBEXTI_RTSR1_RT8_Pos\fP)"
0x00000100 
.SS "#define EXTI_RTSR1_RT8_Pos   (8U)"

.SS "#define EXTI_RTSR1_RT9   \fBEXTI_RTSR1_RT9_Msk\fP"
Rising trigger configuration for input line 9 
.SS "#define EXTI_RTSR1_RT9_Msk   (0x1UL << \fBEXTI_RTSR1_RT9_Pos\fP)"
0x00000200 
.SS "#define EXTI_RTSR1_RT9_Pos   (9U)"

.SS "#define EXTI_SWIER1_SWI0   \fBEXTI_SWIER1_SWI0_Msk\fP"
Software Interrupt on line 0 
.SS "#define EXTI_SWIER1_SWI0_Msk   (0x1UL << \fBEXTI_SWIER1_SWI0_Pos\fP)"
0x00000001 
.SS "#define EXTI_SWIER1_SWI0_Pos   (0U)"

.SS "#define EXTI_SWIER1_SWI1   \fBEXTI_SWIER1_SWI1_Msk\fP"
Software Interrupt on line 1 
.SS "#define EXTI_SWIER1_SWI10   \fBEXTI_SWIER1_SWI10_Msk\fP"
Software Interrupt on line 10 
.SS "#define EXTI_SWIER1_SWI10_Msk   (0x1UL << \fBEXTI_SWIER1_SWI10_Pos\fP)"
0x00000400 
.SS "#define EXTI_SWIER1_SWI10_Pos   (10U)"

.SS "#define EXTI_SWIER1_SWI11   \fBEXTI_SWIER1_SWI11_Msk\fP"
Software Interrupt on line 11 
.SS "#define EXTI_SWIER1_SWI11_Msk   (0x1UL << \fBEXTI_SWIER1_SWI11_Pos\fP)"
0x00000800 
.SS "#define EXTI_SWIER1_SWI11_Pos   (11U)"

.SS "#define EXTI_SWIER1_SWI12   \fBEXTI_SWIER1_SWI12_Msk\fP"
Software Interrupt on line 12 
.SS "#define EXTI_SWIER1_SWI12_Msk   (0x1UL << \fBEXTI_SWIER1_SWI12_Pos\fP)"
0x00001000 
.SS "#define EXTI_SWIER1_SWI12_Pos   (12U)"

.SS "#define EXTI_SWIER1_SWI13   \fBEXTI_SWIER1_SWI13_Msk\fP"
Software Interrupt on line 13 
.SS "#define EXTI_SWIER1_SWI13_Msk   (0x1UL << \fBEXTI_SWIER1_SWI13_Pos\fP)"
0x00002000 
.SS "#define EXTI_SWIER1_SWI13_Pos   (13U)"

.SS "#define EXTI_SWIER1_SWI14   \fBEXTI_SWIER1_SWI14_Msk\fP"
Software Interrupt on line 14 
.SS "#define EXTI_SWIER1_SWI14_Msk   (0x1UL << \fBEXTI_SWIER1_SWI14_Pos\fP)"
0x00004000 
.SS "#define EXTI_SWIER1_SWI14_Pos   (14U)"

.SS "#define EXTI_SWIER1_SWI15   \fBEXTI_SWIER1_SWI15_Msk\fP"
Software Interrupt on line 15 
.SS "#define EXTI_SWIER1_SWI15_Msk   (0x1UL << \fBEXTI_SWIER1_SWI15_Pos\fP)"
0x00008000 
.SS "#define EXTI_SWIER1_SWI15_Pos   (15U)"

.SS "#define EXTI_SWIER1_SWI1_Msk   (0x1UL << \fBEXTI_SWIER1_SWI1_Pos\fP)"
0x00000002 
.SS "#define EXTI_SWIER1_SWI1_Pos   (1U)"

.SS "#define EXTI_SWIER1_SWI2   \fBEXTI_SWIER1_SWI2_Msk\fP"
Software Interrupt on line 2 
.SS "#define EXTI_SWIER1_SWI2_Msk   (0x1UL << \fBEXTI_SWIER1_SWI2_Pos\fP)"
0x00000004 
.SS "#define EXTI_SWIER1_SWI2_Pos   (2U)"

.SS "#define EXTI_SWIER1_SWI3   \fBEXTI_SWIER1_SWI3_Msk\fP"
Software Interrupt on line 3 
.SS "#define EXTI_SWIER1_SWI3_Msk   (0x1UL << \fBEXTI_SWIER1_SWI3_Pos\fP)"
0x00000008 
.SS "#define EXTI_SWIER1_SWI3_Pos   (3U)"

.SS "#define EXTI_SWIER1_SWI4   \fBEXTI_SWIER1_SWI4_Msk\fP"
Software Interrupt on line 4 
.SS "#define EXTI_SWIER1_SWI4_Msk   (0x1UL << \fBEXTI_SWIER1_SWI4_Pos\fP)"
0x00000010 
.SS "#define EXTI_SWIER1_SWI4_Pos   (4U)"

.SS "#define EXTI_SWIER1_SWI5   \fBEXTI_SWIER1_SWI5_Msk\fP"
Software Interrupt on line 5 
.SS "#define EXTI_SWIER1_SWI5_Msk   (0x1UL << \fBEXTI_SWIER1_SWI5_Pos\fP)"
0x00000020 
.SS "#define EXTI_SWIER1_SWI5_Pos   (5U)"

.SS "#define EXTI_SWIER1_SWI6   \fBEXTI_SWIER1_SWI6_Msk\fP"
Software Interrupt on line 6 
.SS "#define EXTI_SWIER1_SWI6_Msk   (0x1UL << \fBEXTI_SWIER1_SWI6_Pos\fP)"
0x00000040 
.SS "#define EXTI_SWIER1_SWI6_Pos   (6U)"

.SS "#define EXTI_SWIER1_SWI7   \fBEXTI_SWIER1_SWI7_Msk\fP"
Software Interrupt on line 7 
.SS "#define EXTI_SWIER1_SWI7_Msk   (0x1UL << \fBEXTI_SWIER1_SWI7_Pos\fP)"
0x00000080 
.SS "#define EXTI_SWIER1_SWI7_Pos   (7U)"

.SS "#define EXTI_SWIER1_SWI8   \fBEXTI_SWIER1_SWI8_Msk\fP"
Software Interrupt on line 8 
.SS "#define EXTI_SWIER1_SWI8_Msk   (0x1UL << \fBEXTI_SWIER1_SWI8_Pos\fP)"
0x00000100 
.SS "#define EXTI_SWIER1_SWI8_Pos   (8U)"

.SS "#define EXTI_SWIER1_SWI9   \fBEXTI_SWIER1_SWI9_Msk\fP"
Software Interrupt on line 9 
.SS "#define EXTI_SWIER1_SWI9_Msk   (0x1UL << \fBEXTI_SWIER1_SWI9_Pos\fP)"
0x00000200 
.SS "#define EXTI_SWIER1_SWI9_Pos   (9U)"

.SS "#define FLASH_ACR_ICEN   \fBFLASH_ACR_ICEN_Msk\fP"

.SS "#define FLASH_ACR_ICEN_Msk   (0x1UL << \fBFLASH_ACR_ICEN_Pos\fP)"
0x00000200 
.SS "#define FLASH_ACR_ICEN_Pos   (9U)"

.SS "#define FLASH_ACR_ICRST   \fBFLASH_ACR_ICRST_Msk\fP"

.SS "#define FLASH_ACR_ICRST_Msk   (0x1UL << \fBFLASH_ACR_ICRST_Pos\fP)"
0x00000800 
.SS "#define FLASH_ACR_ICRST_Pos   (11U)"

.SS "#define FLASH_ACR_LATENCY   \fBFLASH_ACR_LATENCY_Msk\fP"

.SS "#define FLASH_ACR_LATENCY_0   (0x1UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
0x00000001 
.SS "#define FLASH_ACR_LATENCY_1   (0x2UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
0x00000002 
.SS "#define FLASH_ACR_LATENCY_2   (0x4UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
0x00000004 
.SS "#define FLASH_ACR_LATENCY_Msk   (0x7UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
0x00000007 
.SS "#define FLASH_ACR_LATENCY_Pos   (0U)"

.SS "#define FLASH_ACR_PRFTEN   \fBFLASH_ACR_PRFTEN_Msk\fP"

.SS "#define FLASH_ACR_PRFTEN_Msk   (0x1UL << \fBFLASH_ACR_PRFTEN_Pos\fP)"
0x00000100 
.SS "#define FLASH_ACR_PRFTEN_Pos   (8U)"

.SS "#define FLASH_ACR_PROGEMPTY   \fBFLASH_ACR_PROGEMPTY_Msk\fP"

.SS "#define FLASH_ACR_PROGEMPTY_Msk   (0x1UL << \fBFLASH_ACR_PROGEMPTY_Pos\fP)"
0x00010000 
.SS "#define FLASH_ACR_PROGEMPTY_Pos   (16U)"

.SS "#define FLASH_CR_EOPIE   \fBFLASH_CR_EOPIE_Msk\fP"

.SS "#define FLASH_CR_EOPIE_Msk   (0x1UL << \fBFLASH_CR_EOPIE_Pos\fP)"
0x01000000 
.SS "#define FLASH_CR_EOPIE_Pos   (24U)"

.SS "#define FLASH_CR_ERRIE   \fBFLASH_CR_ERRIE_Msk\fP"

.SS "#define FLASH_CR_ERRIE_Msk   (0x1UL << \fBFLASH_CR_ERRIE_Pos\fP)"
0x02000000 
.SS "#define FLASH_CR_ERRIE_Pos   (25U)"

.SS "#define FLASH_CR_FSTPG   \fBFLASH_CR_FSTPG_Msk\fP"

.SS "#define FLASH_CR_FSTPG_Msk   (0x1UL << \fBFLASH_CR_FSTPG_Pos\fP)"
0x00040000 
.SS "#define FLASH_CR_FSTPG_Pos   (18U)"

.SS "#define FLASH_CR_LOCK   \fBFLASH_CR_LOCK_Msk\fP"

.SS "#define FLASH_CR_LOCK_Msk   (0x1UL << \fBFLASH_CR_LOCK_Pos\fP)"
0x80000000 
.SS "#define FLASH_CR_LOCK_Pos   (31U)"

.SS "#define FLASH_CR_MER1   \fBFLASH_CR_MER1_Msk\fP"

.SS "#define FLASH_CR_MER1_Msk   (0x1UL << \fBFLASH_CR_MER1_Pos\fP)"
0x00000004 
.SS "#define FLASH_CR_MER1_Pos   (2U)"

.SS "#define FLASH_CR_OBL_LAUNCH   \fBFLASH_CR_OBL_LAUNCH_Msk\fP"

.SS "#define FLASH_CR_OBL_LAUNCH_Msk   (0x1UL << \fBFLASH_CR_OBL_LAUNCH_Pos\fP)"
0x08000000 
.SS "#define FLASH_CR_OBL_LAUNCH_Pos   (27U)"

.SS "#define FLASH_CR_OPTLOCK   \fBFLASH_CR_OPTLOCK_Msk\fP"

.SS "#define FLASH_CR_OPTLOCK_Msk   (0x1UL << \fBFLASH_CR_OPTLOCK_Pos\fP)"
0x40000000 
.SS "#define FLASH_CR_OPTLOCK_Pos   (30U)"

.SS "#define FLASH_CR_OPTSTRT   \fBFLASH_CR_OPTSTRT_Msk\fP"

.SS "#define FLASH_CR_OPTSTRT_Msk   (0x1UL << \fBFLASH_CR_OPTSTRT_Pos\fP)"
0x00020000 
.SS "#define FLASH_CR_OPTSTRT_Pos   (17U)"

.SS "#define FLASH_CR_PER   \fBFLASH_CR_PER_Msk\fP"

.SS "#define FLASH_CR_PER_Msk   (0x1UL << \fBFLASH_CR_PER_Pos\fP)"
0x00000002 
.SS "#define FLASH_CR_PER_Pos   (1U)"

.SS "#define FLASH_CR_PG   \fBFLASH_CR_PG_Msk\fP"

.SS "#define FLASH_CR_PG_Msk   (0x1UL << \fBFLASH_CR_PG_Pos\fP)"
0x00000001 
.SS "#define FLASH_CR_PG_Pos   (0U)"

.SS "#define FLASH_CR_PNB   \fBFLASH_CR_PNB_Msk\fP"

.SS "#define FLASH_CR_PNB_Msk   (0x3FFUL << \fBFLASH_CR_PNB_Pos\fP)"
0x00001FF8 
.SS "#define FLASH_CR_PNB_Pos   (3U)"

.SS "#define FLASH_CR_STRT   \fBFLASH_CR_STRT_Msk\fP"

.SS "#define FLASH_CR_STRT_Msk   (0x1UL << \fBFLASH_CR_STRT_Pos\fP)"
0x00010000 
.SS "#define FLASH_CR_STRT_Pos   (16U)"

.SS "#define FLASH_ECCR_ADDR_ECC   \fBFLASH_ECCR_ADDR_ECC_Msk\fP"

.SS "#define FLASH_ECCR_ADDR_ECC_Msk   (0x3FFFUL << \fBFLASH_ECCR_ADDR_ECC_Pos\fP)"
0x00003FFF 
.SS "#define FLASH_ECCR_ADDR_ECC_Pos   (0U)"

.SS "#define FLASH_ECCR_ECCC   \fBFLASH_ECCR_ECCC_Msk\fP"

.SS "#define FLASH_ECCR_ECCC_Msk   (0x1UL << \fBFLASH_ECCR_ECCC_Pos\fP)"
0x40000000 
.SS "#define FLASH_ECCR_ECCC_Pos   (30U)"

.SS "#define FLASH_ECCR_ECCCIE   \fBFLASH_ECCR_ECCCIE_Msk\fP"

.SS "#define FLASH_ECCR_ECCCIE_Msk   (0x1UL << \fBFLASH_ECCR_ECCCIE_Pos\fP)"
0x01000000 
.SS "#define FLASH_ECCR_ECCCIE_Pos   (24U)"

.SS "#define FLASH_ECCR_ECCD   \fBFLASH_ECCR_ECCD_Msk\fP"

.SS "#define FLASH_ECCR_ECCD_Msk   (0x1UL << \fBFLASH_ECCR_ECCD_Pos\fP)"
0x80000000 
.SS "#define FLASH_ECCR_ECCD_Pos   (31U)"

.SS "#define FLASH_ECCR_SYSF_ECC   \fBFLASH_ECCR_SYSF_ECC_Msk\fP"

.SS "#define FLASH_ECCR_SYSF_ECC_Msk   (0x1UL << \fBFLASH_ECCR_SYSF_ECC_Pos\fP)"
0x00100000 
.SS "#define FLASH_ECCR_SYSF_ECC_Pos   (20U)"

.SS "#define FLASH_OPTR_IWDG_STDBY   \fBFLASH_OPTR_IWDG_STDBY_Msk\fP"

.SS "#define FLASH_OPTR_IWDG_STDBY_Msk   (0x1UL << \fBFLASH_OPTR_IWDG_STDBY_Pos\fP)"
0x00040000 
.SS "#define FLASH_OPTR_IWDG_STDBY_Pos   (18U)"

.SS "#define FLASH_OPTR_IWDG_STOP   \fBFLASH_OPTR_IWDG_STOP_Msk\fP"

.SS "#define FLASH_OPTR_IWDG_STOP_Msk   (0x1UL << \fBFLASH_OPTR_IWDG_STOP_Pos\fP)"
0x00020000 
.SS "#define FLASH_OPTR_IWDG_STOP_Pos   (17U)"

.SS "#define FLASH_OPTR_IWDG_SW   \fBFLASH_OPTR_IWDG_SW_Msk\fP"

.SS "#define FLASH_OPTR_IWDG_SW_Msk   (0x1UL << \fBFLASH_OPTR_IWDG_SW_Pos\fP)"
0x00010000 
.SS "#define FLASH_OPTR_IWDG_SW_Pos   (16U)"

.SS "#define FLASH_OPTR_nBOOT0   \fBFLASH_OPTR_nBOOT0_Msk\fP"

.SS "#define FLASH_OPTR_nBOOT0_Msk   (0x1UL << \fBFLASH_OPTR_nBOOT0_Pos\fP)"
0x04000000 
.SS "#define FLASH_OPTR_nBOOT0_Pos   (26U)"

.SS "#define FLASH_OPTR_nBOOT1   \fBFLASH_OPTR_nBOOT1_Msk\fP"

.SS "#define FLASH_OPTR_nBOOT1_Msk   (0x1UL << \fBFLASH_OPTR_nBOOT1_Pos\fP)"
0x02000000 
.SS "#define FLASH_OPTR_nBOOT1_Pos   (25U)"

.SS "#define FLASH_OPTR_nBOOT_SEL   \fBFLASH_OPTR_nBOOT_SEL_Msk\fP"

.SS "#define FLASH_OPTR_nBOOT_SEL_Msk   (0x1UL << \fBFLASH_OPTR_nBOOT_SEL_Pos\fP)"
0x01000000 
.SS "#define FLASH_OPTR_nBOOT_SEL_Pos   (24U)"

.SS "#define FLASH_OPTR_nRST_STDBY   \fBFLASH_OPTR_nRST_STDBY_Msk\fP"

.SS "#define FLASH_OPTR_nRST_STDBY_Msk   (0x1UL << \fBFLASH_OPTR_nRST_STDBY_Pos\fP)"
0x00004000 
.SS "#define FLASH_OPTR_nRST_STDBY_Pos   (14U)"

.SS "#define FLASH_OPTR_nRST_STOP   \fBFLASH_OPTR_nRST_STOP_Msk\fP"

.SS "#define FLASH_OPTR_nRST_STOP_Msk   (0x1UL << \fBFLASH_OPTR_nRST_STOP_Pos\fP)"
0x00002000 
.SS "#define FLASH_OPTR_nRST_STOP_Pos   (13U)"

.SS "#define FLASH_OPTR_RAM_PARITY_CHECK   \fBFLASH_OPTR_RAM_PARITY_CHECK_Msk\fP"

.SS "#define FLASH_OPTR_RAM_PARITY_CHECK_Msk   (0x1UL << \fBFLASH_OPTR_RAM_PARITY_CHECK_Pos\fP)"
0x00400000 
.SS "#define FLASH_OPTR_RAM_PARITY_CHECK_Pos   (22U)"

.SS "#define FLASH_OPTR_RDP   \fBFLASH_OPTR_RDP_Msk\fP"

.SS "#define FLASH_OPTR_RDP_Msk   (0xFFUL << \fBFLASH_OPTR_RDP_Pos\fP)"
0x000000FF 
.SS "#define FLASH_OPTR_RDP_Pos   (0U)"

.SS "#define FLASH_OPTR_WWDG_SW   \fBFLASH_OPTR_WWDG_SW_Msk\fP"

.SS "#define FLASH_OPTR_WWDG_SW_Msk   (0x1UL << \fBFLASH_OPTR_WWDG_SW_Pos\fP)"
0x00080000 
.SS "#define FLASH_OPTR_WWDG_SW_Pos   (19U)"

.SS "#define FLASH_SR_BSY1   \fBFLASH_SR_BSY1_Msk\fP"

.SS "#define FLASH_SR_BSY1_Msk   (0x1UL << \fBFLASH_SR_BSY1_Pos\fP)"
0x00010000 
.SS "#define FLASH_SR_BSY1_Pos   (16U)"

.SS "#define FLASH_SR_CFGBSY   \fBFLASH_SR_CFGBSY_Msk\fP"

.SS "#define FLASH_SR_CFGBSY_Msk   (0x1UL << \fBFLASH_SR_CFGBSY_Pos\fP)"
0x00040000 
.SS "#define FLASH_SR_CFGBSY_Pos   (18U)"

.SS "#define FLASH_SR_EOP   \fBFLASH_SR_EOP_Msk\fP"

.SS "#define FLASH_SR_EOP_Msk   (0x1UL << \fBFLASH_SR_EOP_Pos\fP)"
0x00000001 
.SS "#define FLASH_SR_EOP_Pos   (0U)"

.SS "#define FLASH_SR_FASTERR   \fBFLASH_SR_FASTERR_Msk\fP"

.SS "#define FLASH_SR_FASTERR_Msk   (0x1UL << \fBFLASH_SR_FASTERR_Pos\fP)"
0x00000200 
.SS "#define FLASH_SR_FASTERR_Pos   (9U)"

.SS "#define FLASH_SR_MISERR   \fBFLASH_SR_MISERR_Msk\fP"

.SS "#define FLASH_SR_MISERR_Msk   (0x1UL << \fBFLASH_SR_MISERR_Pos\fP)"
0x00000100 
.SS "#define FLASH_SR_MISERR_Pos   (8U)"

.SS "#define FLASH_SR_OPERR   \fBFLASH_SR_OPERR_Msk\fP"

.SS "#define FLASH_SR_OPERR_Msk   (0x1UL << \fBFLASH_SR_OPERR_Pos\fP)"
0x00000002 
.SS "#define FLASH_SR_OPERR_Pos   (1U)"

.SS "#define FLASH_SR_OPTVERR   \fBFLASH_SR_OPTVERR_Msk\fP"

.SS "#define FLASH_SR_OPTVERR_Msk   (0x1UL << \fBFLASH_SR_OPTVERR_Pos\fP)"
0x00008000 
.SS "#define FLASH_SR_OPTVERR_Pos   (15U)"

.SS "#define FLASH_SR_PGAERR   \fBFLASH_SR_PGAERR_Msk\fP"

.SS "#define FLASH_SR_PGAERR_Msk   (0x1UL << \fBFLASH_SR_PGAERR_Pos\fP)"
0x00000020 
.SS "#define FLASH_SR_PGAERR_Pos   (5U)"

.SS "#define FLASH_SR_PGSERR   \fBFLASH_SR_PGSERR_Msk\fP"

.SS "#define FLASH_SR_PGSERR_Msk   (0x1UL << \fBFLASH_SR_PGSERR_Pos\fP)"
0x00000080 
.SS "#define FLASH_SR_PGSERR_Pos   (7U)"

.SS "#define FLASH_SR_PROGERR   \fBFLASH_SR_PROGERR_Msk\fP"

.SS "#define FLASH_SR_PROGERR_Msk   (0x1UL << \fBFLASH_SR_PROGERR_Pos\fP)"
0x00000008 
.SS "#define FLASH_SR_PROGERR_Pos   (3U)"

.SS "#define FLASH_SR_SIZERR   \fBFLASH_SR_SIZERR_Msk\fP"

.SS "#define FLASH_SR_SIZERR_Msk   (0x1UL << \fBFLASH_SR_SIZERR_Pos\fP)"
0x00000040 
.SS "#define FLASH_SR_SIZERR_Pos   (6U)"

.SS "#define FLASH_SR_WRPERR   \fBFLASH_SR_WRPERR_Msk\fP"

.SS "#define FLASH_SR_WRPERR_Msk   (0x1UL << \fBFLASH_SR_WRPERR_Pos\fP)"
0x00000010 
.SS "#define FLASH_SR_WRPERR_Pos   (4U)"

.SS "#define FLASH_WRP1AR_WRP1A_END   \fBFLASH_WRP1AR_WRP1A_END_Msk\fP"

.SS "#define FLASH_WRP1AR_WRP1A_END_Msk   (0x1FUL << \fBFLASH_WRP1AR_WRP1A_END_Pos\fP)"
0x001F0000 
.SS "#define FLASH_WRP1AR_WRP1A_END_Pos   (16U)"

.SS "#define FLASH_WRP1AR_WRP1A_STRT   \fBFLASH_WRP1AR_WRP1A_STRT_Msk\fP"

.SS "#define FLASH_WRP1AR_WRP1A_STRT_Msk   (0x1FUL << \fBFLASH_WRP1AR_WRP1A_STRT_Pos\fP)"
0x0000001F 
.SS "#define FLASH_WRP1AR_WRP1A_STRT_Pos   (0U)"

.SS "#define FLASH_WRP1BR_WRP1B_END   \fBFLASH_WRP1BR_WRP1B_END_Msk\fP"

.SS "#define FLASH_WRP1BR_WRP1B_END_Msk   (0x1FUL << \fBFLASH_WRP1BR_WRP1B_END_Pos\fP)"
0x001F0000 
.SS "#define FLASH_WRP1BR_WRP1B_END_Pos   (16U)"

.SS "#define FLASH_WRP1BR_WRP1B_STRT   \fBFLASH_WRP1BR_WRP1B_STRT_Msk\fP"

.SS "#define FLASH_WRP1BR_WRP1B_STRT_Msk   (0x1FUL << \fBFLASH_WRP1BR_WRP1B_STRT_Pos\fP)"
0x0000001F 
.SS "#define FLASH_WRP1BR_WRP1B_STRT_Pos   (0U)"

.SS "#define GPIO_AFRH_AFSEL10   \fBGPIO_AFRH_AFSEL10_Msk\fP"

.SS "#define GPIO_AFRH_AFSEL10_0   (0x1UL << \fBGPIO_AFRH_AFSEL10_Pos\fP)"
0x00000100 
.SS "#define GPIO_AFRH_AFSEL10_1   (0x2UL << \fBGPIO_AFRH_AFSEL10_Pos\fP)"
0x00000200 
.SS "#define GPIO_AFRH_AFSEL10_2   (0x4UL << \fBGPIO_AFRH_AFSEL10_Pos\fP)"
0x00000400 
.SS "#define GPIO_AFRH_AFSEL10_3   (0x8UL << \fBGPIO_AFRH_AFSEL10_Pos\fP)"
0x00000800 
.SS "#define GPIO_AFRH_AFSEL10_Msk   (0xFUL << \fBGPIO_AFRH_AFSEL10_Pos\fP)"
0x00000F00 
.SS "#define GPIO_AFRH_AFSEL10_Pos   (8U)"

.SS "#define GPIO_AFRH_AFSEL11   \fBGPIO_AFRH_AFSEL11_Msk\fP"

.SS "#define GPIO_AFRH_AFSEL11_0   (0x1UL << \fBGPIO_AFRH_AFSEL11_Pos\fP)"
0x00001000 
.SS "#define GPIO_AFRH_AFSEL11_1   (0x2UL << \fBGPIO_AFRH_AFSEL11_Pos\fP)"
0x00002000 
.SS "#define GPIO_AFRH_AFSEL11_2   (0x4UL << \fBGPIO_AFRH_AFSEL11_Pos\fP)"
0x00004000 
.SS "#define GPIO_AFRH_AFSEL11_3   (0x8UL << \fBGPIO_AFRH_AFSEL11_Pos\fP)"
0x00008000 
.SS "#define GPIO_AFRH_AFSEL11_Msk   (0xFUL << \fBGPIO_AFRH_AFSEL11_Pos\fP)"
0x0000F000 
.SS "#define GPIO_AFRH_AFSEL11_Pos   (12U)"

.SS "#define GPIO_AFRH_AFSEL12   \fBGPIO_AFRH_AFSEL12_Msk\fP"

.SS "#define GPIO_AFRH_AFSEL12_0   (0x1UL << \fBGPIO_AFRH_AFSEL12_Pos\fP)"
0x00010000 
.SS "#define GPIO_AFRH_AFSEL12_1   (0x2UL << \fBGPIO_AFRH_AFSEL12_Pos\fP)"
0x00020000 
.SS "#define GPIO_AFRH_AFSEL12_2   (0x4UL << \fBGPIO_AFRH_AFSEL12_Pos\fP)"
0x00040000 
.SS "#define GPIO_AFRH_AFSEL12_3   (0x8UL << \fBGPIO_AFRH_AFSEL12_Pos\fP)"
0x00080000 
.SS "#define GPIO_AFRH_AFSEL12_Msk   (0xFUL << \fBGPIO_AFRH_AFSEL12_Pos\fP)"
0x000F0000 
.SS "#define GPIO_AFRH_AFSEL12_Pos   (16U)"

.SS "#define GPIO_AFRH_AFSEL13   \fBGPIO_AFRH_AFSEL13_Msk\fP"

.SS "#define GPIO_AFRH_AFSEL13_0   (0x1UL << \fBGPIO_AFRH_AFSEL13_Pos\fP)"
0x00100000 
.SS "#define GPIO_AFRH_AFSEL13_1   (0x2UL << \fBGPIO_AFRH_AFSEL13_Pos\fP)"
0x00200000 
.SS "#define GPIO_AFRH_AFSEL13_2   (0x4UL << \fBGPIO_AFRH_AFSEL13_Pos\fP)"
0x00400000 
.SS "#define GPIO_AFRH_AFSEL13_3   (0x8UL << \fBGPIO_AFRH_AFSEL13_Pos\fP)"
0x00800000 
.SS "#define GPIO_AFRH_AFSEL13_Msk   (0xFUL << \fBGPIO_AFRH_AFSEL13_Pos\fP)"
0x00F00000 
.SS "#define GPIO_AFRH_AFSEL13_Pos   (20U)"

.SS "#define GPIO_AFRH_AFSEL14   \fBGPIO_AFRH_AFSEL14_Msk\fP"

.SS "#define GPIO_AFRH_AFSEL14_0   (0x1UL << \fBGPIO_AFRH_AFSEL14_Pos\fP)"
0x01000000 
.SS "#define GPIO_AFRH_AFSEL14_1   (0x2UL << \fBGPIO_AFRH_AFSEL14_Pos\fP)"
0x02000000 
.SS "#define GPIO_AFRH_AFSEL14_2   (0x4UL << \fBGPIO_AFRH_AFSEL14_Pos\fP)"
0x04000000 
.SS "#define GPIO_AFRH_AFSEL14_3   (0x8UL << \fBGPIO_AFRH_AFSEL14_Pos\fP)"
0x08000000 
.SS "#define GPIO_AFRH_AFSEL14_Msk   (0xFUL << \fBGPIO_AFRH_AFSEL14_Pos\fP)"
0x0F000000 
.SS "#define GPIO_AFRH_AFSEL14_Pos   (24U)"

.SS "#define GPIO_AFRH_AFSEL15   \fBGPIO_AFRH_AFSEL15_Msk\fP"

.SS "#define GPIO_AFRH_AFSEL15_0   (0x1UL << \fBGPIO_AFRH_AFSEL15_Pos\fP)"
0x10000000 
.SS "#define GPIO_AFRH_AFSEL15_1   (0x2UL << \fBGPIO_AFRH_AFSEL15_Pos\fP)"
0x20000000 
.SS "#define GPIO_AFRH_AFSEL15_2   (0x4UL << \fBGPIO_AFRH_AFSEL15_Pos\fP)"
0x40000000 
.SS "#define GPIO_AFRH_AFSEL15_3   (0x8UL << \fBGPIO_AFRH_AFSEL15_Pos\fP)"
0x80000000 
.SS "#define GPIO_AFRH_AFSEL15_Msk   (0xFUL << \fBGPIO_AFRH_AFSEL15_Pos\fP)"
0xF0000000 
.SS "#define GPIO_AFRH_AFSEL15_Pos   (28U)"

.SS "#define GPIO_AFRH_AFSEL8   \fBGPIO_AFRH_AFSEL8_Msk\fP"

.SS "#define GPIO_AFRH_AFSEL8_0   (0x1UL << \fBGPIO_AFRH_AFSEL8_Pos\fP)"
0x00000001 
.SS "#define GPIO_AFRH_AFSEL8_1   (0x2UL << \fBGPIO_AFRH_AFSEL8_Pos\fP)"
0x00000002 
.SS "#define GPIO_AFRH_AFSEL8_2   (0x4UL << \fBGPIO_AFRH_AFSEL8_Pos\fP)"
0x00000004 
.SS "#define GPIO_AFRH_AFSEL8_3   (0x8UL << \fBGPIO_AFRH_AFSEL8_Pos\fP)"
0x00000008 
.SS "#define GPIO_AFRH_AFSEL8_Msk   (0xFUL << \fBGPIO_AFRH_AFSEL8_Pos\fP)"
0x0000000F 
.SS "#define GPIO_AFRH_AFSEL8_Pos   (0U)"

.SS "#define GPIO_AFRH_AFSEL9   \fBGPIO_AFRH_AFSEL9_Msk\fP"

.SS "#define GPIO_AFRH_AFSEL9_0   (0x1UL << \fBGPIO_AFRH_AFSEL9_Pos\fP)"
0x00000010 
.SS "#define GPIO_AFRH_AFSEL9_1   (0x2UL << \fBGPIO_AFRH_AFSEL9_Pos\fP)"
0x00000020 
.SS "#define GPIO_AFRH_AFSEL9_2   (0x4UL << \fBGPIO_AFRH_AFSEL9_Pos\fP)"
0x00000040 
.SS "#define GPIO_AFRH_AFSEL9_3   (0x8UL << \fBGPIO_AFRH_AFSEL9_Pos\fP)"
0x00000080 
.SS "#define GPIO_AFRH_AFSEL9_Msk   (0xFUL << \fBGPIO_AFRH_AFSEL9_Pos\fP)"
0x000000F0 
.SS "#define GPIO_AFRH_AFSEL9_Pos   (4U)"

.SS "#define GPIO_AFRL_AFSEL0   \fBGPIO_AFRL_AFSEL0_Msk\fP"

.SS "#define GPIO_AFRL_AFSEL0_0   (0x1UL << \fBGPIO_AFRL_AFSEL0_Pos\fP)"
0x00000001 
.SS "#define GPIO_AFRL_AFSEL0_1   (0x2UL << \fBGPIO_AFRL_AFSEL0_Pos\fP)"
0x00000002 
.SS "#define GPIO_AFRL_AFSEL0_2   (0x4UL << \fBGPIO_AFRL_AFSEL0_Pos\fP)"
0x00000004 
.SS "#define GPIO_AFRL_AFSEL0_3   (0x8UL << \fBGPIO_AFRL_AFSEL0_Pos\fP)"
0x00000008 
.SS "#define GPIO_AFRL_AFSEL0_Msk   (0xFUL << \fBGPIO_AFRL_AFSEL0_Pos\fP)"
0x0000000F 
.SS "#define GPIO_AFRL_AFSEL0_Pos   (0U)"

.SS "#define GPIO_AFRL_AFSEL1   \fBGPIO_AFRL_AFSEL1_Msk\fP"

.SS "#define GPIO_AFRL_AFSEL1_0   (0x1UL << \fBGPIO_AFRL_AFSEL1_Pos\fP)"
0x00000010 
.SS "#define GPIO_AFRL_AFSEL1_1   (0x2UL << \fBGPIO_AFRL_AFSEL1_Pos\fP)"
0x00000020 
.SS "#define GPIO_AFRL_AFSEL1_2   (0x4UL << \fBGPIO_AFRL_AFSEL1_Pos\fP)"
0x00000040 
.SS "#define GPIO_AFRL_AFSEL1_3   (0x8UL << \fBGPIO_AFRL_AFSEL1_Pos\fP)"
0x00000080 
.SS "#define GPIO_AFRL_AFSEL1_Msk   (0xFUL << \fBGPIO_AFRL_AFSEL1_Pos\fP)"
0x000000F0 
.SS "#define GPIO_AFRL_AFSEL1_Pos   (4U)"

.SS "#define GPIO_AFRL_AFSEL2   \fBGPIO_AFRL_AFSEL2_Msk\fP"

.SS "#define GPIO_AFRL_AFSEL2_0   (0x1UL << \fBGPIO_AFRL_AFSEL2_Pos\fP)"
0x00000100 
.SS "#define GPIO_AFRL_AFSEL2_1   (0x2UL << \fBGPIO_AFRL_AFSEL2_Pos\fP)"
0x00000200 
.SS "#define GPIO_AFRL_AFSEL2_2   (0x4UL << \fBGPIO_AFRL_AFSEL2_Pos\fP)"
0x00000400 
.SS "#define GPIO_AFRL_AFSEL2_3   (0x8UL << \fBGPIO_AFRL_AFSEL2_Pos\fP)"
0x00000800 
.SS "#define GPIO_AFRL_AFSEL2_Msk   (0xFUL << \fBGPIO_AFRL_AFSEL2_Pos\fP)"
0x00000F00 
.SS "#define GPIO_AFRL_AFSEL2_Pos   (8U)"

.SS "#define GPIO_AFRL_AFSEL3   \fBGPIO_AFRL_AFSEL3_Msk\fP"

.SS "#define GPIO_AFRL_AFSEL3_0   (0x1UL << \fBGPIO_AFRL_AFSEL3_Pos\fP)"
0x00001000 
.SS "#define GPIO_AFRL_AFSEL3_1   (0x2UL << \fBGPIO_AFRL_AFSEL3_Pos\fP)"
0x00002000 
.SS "#define GPIO_AFRL_AFSEL3_2   (0x4UL << \fBGPIO_AFRL_AFSEL3_Pos\fP)"
0x00004000 
.SS "#define GPIO_AFRL_AFSEL3_3   (0x8UL << \fBGPIO_AFRL_AFSEL3_Pos\fP)"
0x00008000 
.SS "#define GPIO_AFRL_AFSEL3_Msk   (0xFUL << \fBGPIO_AFRL_AFSEL3_Pos\fP)"
0x0000F000 
.SS "#define GPIO_AFRL_AFSEL3_Pos   (12U)"

.SS "#define GPIO_AFRL_AFSEL4   \fBGPIO_AFRL_AFSEL4_Msk\fP"

.SS "#define GPIO_AFRL_AFSEL4_0   (0x1UL << \fBGPIO_AFRL_AFSEL4_Pos\fP)"
0x00010000 
.SS "#define GPIO_AFRL_AFSEL4_1   (0x2UL << \fBGPIO_AFRL_AFSEL4_Pos\fP)"
0x00020000 
.SS "#define GPIO_AFRL_AFSEL4_2   (0x4UL << \fBGPIO_AFRL_AFSEL4_Pos\fP)"
0x00040000 
.SS "#define GPIO_AFRL_AFSEL4_3   (0x8UL << \fBGPIO_AFRL_AFSEL4_Pos\fP)"
0x00080000 
.SS "#define GPIO_AFRL_AFSEL4_Msk   (0xFUL << \fBGPIO_AFRL_AFSEL4_Pos\fP)"
0x000F0000 
.SS "#define GPIO_AFRL_AFSEL4_Pos   (16U)"

.SS "#define GPIO_AFRL_AFSEL5   \fBGPIO_AFRL_AFSEL5_Msk\fP"

.SS "#define GPIO_AFRL_AFSEL5_0   (0x1UL << \fBGPIO_AFRL_AFSEL5_Pos\fP)"
0x00100000 
.SS "#define GPIO_AFRL_AFSEL5_1   (0x2UL << \fBGPIO_AFRL_AFSEL5_Pos\fP)"
0x00200000 
.SS "#define GPIO_AFRL_AFSEL5_2   (0x4UL << \fBGPIO_AFRL_AFSEL5_Pos\fP)"
0x00400000 
.SS "#define GPIO_AFRL_AFSEL5_3   (0x8UL << \fBGPIO_AFRL_AFSEL5_Pos\fP)"
0x00800000 
.SS "#define GPIO_AFRL_AFSEL5_Msk   (0xFUL << \fBGPIO_AFRL_AFSEL5_Pos\fP)"
0x00F00000 
.SS "#define GPIO_AFRL_AFSEL5_Pos   (20U)"

.SS "#define GPIO_AFRL_AFSEL6   \fBGPIO_AFRL_AFSEL6_Msk\fP"

.SS "#define GPIO_AFRL_AFSEL6_0   (0x1UL << \fBGPIO_AFRL_AFSEL6_Pos\fP)"
0x01000000 
.SS "#define GPIO_AFRL_AFSEL6_1   (0x2UL << \fBGPIO_AFRL_AFSEL6_Pos\fP)"
0x02000000 
.SS "#define GPIO_AFRL_AFSEL6_2   (0x4UL << \fBGPIO_AFRL_AFSEL6_Pos\fP)"
0x04000000 
.SS "#define GPIO_AFRL_AFSEL6_3   (0x8UL << \fBGPIO_AFRL_AFSEL6_Pos\fP)"
0x08000000 
.SS "#define GPIO_AFRL_AFSEL6_Msk   (0xFUL << \fBGPIO_AFRL_AFSEL6_Pos\fP)"
0x0F000000 
.SS "#define GPIO_AFRL_AFSEL6_Pos   (24U)"

.SS "#define GPIO_AFRL_AFSEL7   \fBGPIO_AFRL_AFSEL7_Msk\fP"

.SS "#define GPIO_AFRL_AFSEL7_0   (0x1UL << \fBGPIO_AFRL_AFSEL7_Pos\fP)"
0x10000000 
.SS "#define GPIO_AFRL_AFSEL7_1   (0x2UL << \fBGPIO_AFRL_AFSEL7_Pos\fP)"
0x20000000 
.SS "#define GPIO_AFRL_AFSEL7_2   (0x4UL << \fBGPIO_AFRL_AFSEL7_Pos\fP)"
0x40000000 
.SS "#define GPIO_AFRL_AFSEL7_3   (0x8UL << \fBGPIO_AFRL_AFSEL7_Pos\fP)"
0x80000000 
.SS "#define GPIO_AFRL_AFSEL7_Msk   (0xFUL << \fBGPIO_AFRL_AFSEL7_Pos\fP)"
0xF0000000 
.SS "#define GPIO_AFRL_AFSEL7_Pos   (28U)"

.SS "#define GPIO_BRR_BR0   \fBGPIO_BRR_BR0_Msk\fP"

.SS "#define GPIO_BRR_BR0_Msk   (0x1UL << \fBGPIO_BRR_BR0_Pos\fP)"
0x00000001 
.SS "#define GPIO_BRR_BR0_Pos   (0U)"

.SS "#define GPIO_BRR_BR1   \fBGPIO_BRR_BR1_Msk\fP"

.SS "#define GPIO_BRR_BR10   \fBGPIO_BRR_BR10_Msk\fP"

.SS "#define GPIO_BRR_BR10_Msk   (0x1UL << \fBGPIO_BRR_BR10_Pos\fP)"
0x00000400 
.SS "#define GPIO_BRR_BR10_Pos   (10U)"

.SS "#define GPIO_BRR_BR11   \fBGPIO_BRR_BR11_Msk\fP"

.SS "#define GPIO_BRR_BR11_Msk   (0x1UL << \fBGPIO_BRR_BR11_Pos\fP)"
0x00000800 
.SS "#define GPIO_BRR_BR11_Pos   (11U)"

.SS "#define GPIO_BRR_BR12   \fBGPIO_BRR_BR12_Msk\fP"

.SS "#define GPIO_BRR_BR12_Msk   (0x1UL << \fBGPIO_BRR_BR12_Pos\fP)"
0x00001000 
.SS "#define GPIO_BRR_BR12_Pos   (12U)"

.SS "#define GPIO_BRR_BR13   \fBGPIO_BRR_BR13_Msk\fP"

.SS "#define GPIO_BRR_BR13_Msk   (0x1UL << \fBGPIO_BRR_BR13_Pos\fP)"
0x00002000 
.SS "#define GPIO_BRR_BR13_Pos   (13U)"

.SS "#define GPIO_BRR_BR14   \fBGPIO_BRR_BR14_Msk\fP"

.SS "#define GPIO_BRR_BR14_Msk   (0x1UL << \fBGPIO_BRR_BR14_Pos\fP)"
0x00004000 
.SS "#define GPIO_BRR_BR14_Pos   (14U)"

.SS "#define GPIO_BRR_BR15   \fBGPIO_BRR_BR15_Msk\fP"

.SS "#define GPIO_BRR_BR15_Msk   (0x1UL << \fBGPIO_BRR_BR15_Pos\fP)"
0x00008000 
.SS "#define GPIO_BRR_BR15_Pos   (15U)"

.SS "#define GPIO_BRR_BR1_Msk   (0x1UL << \fBGPIO_BRR_BR1_Pos\fP)"
0x00000002 
.SS "#define GPIO_BRR_BR1_Pos   (1U)"

.SS "#define GPIO_BRR_BR2   \fBGPIO_BRR_BR2_Msk\fP"

.SS "#define GPIO_BRR_BR2_Msk   (0x1UL << \fBGPIO_BRR_BR2_Pos\fP)"
0x00000004 
.SS "#define GPIO_BRR_BR2_Pos   (2U)"

.SS "#define GPIO_BRR_BR3   \fBGPIO_BRR_BR3_Msk\fP"

.SS "#define GPIO_BRR_BR3_Msk   (0x1UL << \fBGPIO_BRR_BR3_Pos\fP)"
0x00000008 
.SS "#define GPIO_BRR_BR3_Pos   (3U)"

.SS "#define GPIO_BRR_BR4   \fBGPIO_BRR_BR4_Msk\fP"

.SS "#define GPIO_BRR_BR4_Msk   (0x1UL << \fBGPIO_BRR_BR4_Pos\fP)"
0x00000010 
.SS "#define GPIO_BRR_BR4_Pos   (4U)"

.SS "#define GPIO_BRR_BR5   \fBGPIO_BRR_BR5_Msk\fP"

.SS "#define GPIO_BRR_BR5_Msk   (0x1UL << \fBGPIO_BRR_BR5_Pos\fP)"
0x00000020 
.SS "#define GPIO_BRR_BR5_Pos   (5U)"

.SS "#define GPIO_BRR_BR6   \fBGPIO_BRR_BR6_Msk\fP"

.SS "#define GPIO_BRR_BR6_Msk   (0x1UL << \fBGPIO_BRR_BR6_Pos\fP)"
0x00000040 
.SS "#define GPIO_BRR_BR6_Pos   (6U)"

.SS "#define GPIO_BRR_BR7   \fBGPIO_BRR_BR7_Msk\fP"

.SS "#define GPIO_BRR_BR7_Msk   (0x1UL << \fBGPIO_BRR_BR7_Pos\fP)"
0x00000080 
.SS "#define GPIO_BRR_BR7_Pos   (7U)"

.SS "#define GPIO_BRR_BR8   \fBGPIO_BRR_BR8_Msk\fP"

.SS "#define GPIO_BRR_BR8_Msk   (0x1UL << \fBGPIO_BRR_BR8_Pos\fP)"
0x00000100 
.SS "#define GPIO_BRR_BR8_Pos   (8U)"

.SS "#define GPIO_BRR_BR9   \fBGPIO_BRR_BR9_Msk\fP"

.SS "#define GPIO_BRR_BR9_Msk   (0x1UL << \fBGPIO_BRR_BR9_Pos\fP)"
0x00000200 
.SS "#define GPIO_BRR_BR9_Pos   (9U)"

.SS "#define GPIO_BSRR_BR0   \fBGPIO_BSRR_BR0_Msk\fP"

.SS "#define GPIO_BSRR_BR0_Msk   (0x1UL << \fBGPIO_BSRR_BR0_Pos\fP)"
0x00010000 
.SS "#define GPIO_BSRR_BR0_Pos   (16U)"

.SS "#define GPIO_BSRR_BR1   \fBGPIO_BSRR_BR1_Msk\fP"

.SS "#define GPIO_BSRR_BR10   \fBGPIO_BSRR_BR10_Msk\fP"

.SS "#define GPIO_BSRR_BR10_Msk   (0x1UL << \fBGPIO_BSRR_BR10_Pos\fP)"
0x04000000 
.SS "#define GPIO_BSRR_BR10_Pos   (26U)"

.SS "#define GPIO_BSRR_BR11   \fBGPIO_BSRR_BR11_Msk\fP"

.SS "#define GPIO_BSRR_BR11_Msk   (0x1UL << \fBGPIO_BSRR_BR11_Pos\fP)"
0x08000000 
.SS "#define GPIO_BSRR_BR11_Pos   (27U)"

.SS "#define GPIO_BSRR_BR12   \fBGPIO_BSRR_BR12_Msk\fP"

.SS "#define GPIO_BSRR_BR12_Msk   (0x1UL << \fBGPIO_BSRR_BR12_Pos\fP)"
0x10000000 
.SS "#define GPIO_BSRR_BR12_Pos   (28U)"

.SS "#define GPIO_BSRR_BR13   \fBGPIO_BSRR_BR13_Msk\fP"

.SS "#define GPIO_BSRR_BR13_Msk   (0x1UL << \fBGPIO_BSRR_BR13_Pos\fP)"
0x20000000 
.SS "#define GPIO_BSRR_BR13_Pos   (29U)"

.SS "#define GPIO_BSRR_BR14   \fBGPIO_BSRR_BR14_Msk\fP"

.SS "#define GPIO_BSRR_BR14_Msk   (0x1UL << \fBGPIO_BSRR_BR14_Pos\fP)"
0x40000000 
.SS "#define GPIO_BSRR_BR14_Pos   (30U)"

.SS "#define GPIO_BSRR_BR15   \fBGPIO_BSRR_BR15_Msk\fP"

.SS "#define GPIO_BSRR_BR15_Msk   (0x1UL << \fBGPIO_BSRR_BR15_Pos\fP)"
0x80000000 
.SS "#define GPIO_BSRR_BR15_Pos   (31U)"

.SS "#define GPIO_BSRR_BR1_Msk   (0x1UL << \fBGPIO_BSRR_BR1_Pos\fP)"
0x00020000 
.SS "#define GPIO_BSRR_BR1_Pos   (17U)"

.SS "#define GPIO_BSRR_BR2   \fBGPIO_BSRR_BR2_Msk\fP"

.SS "#define GPIO_BSRR_BR2_Msk   (0x1UL << \fBGPIO_BSRR_BR2_Pos\fP)"
0x00040000 
.SS "#define GPIO_BSRR_BR2_Pos   (18U)"

.SS "#define GPIO_BSRR_BR3   \fBGPIO_BSRR_BR3_Msk\fP"

.SS "#define GPIO_BSRR_BR3_Msk   (0x1UL << \fBGPIO_BSRR_BR3_Pos\fP)"
0x00080000 
.SS "#define GPIO_BSRR_BR3_Pos   (19U)"

.SS "#define GPIO_BSRR_BR4   \fBGPIO_BSRR_BR4_Msk\fP"

.SS "#define GPIO_BSRR_BR4_Msk   (0x1UL << \fBGPIO_BSRR_BR4_Pos\fP)"
0x00100000 
.SS "#define GPIO_BSRR_BR4_Pos   (20U)"

.SS "#define GPIO_BSRR_BR5   \fBGPIO_BSRR_BR5_Msk\fP"

.SS "#define GPIO_BSRR_BR5_Msk   (0x1UL << \fBGPIO_BSRR_BR5_Pos\fP)"
0x00200000 
.SS "#define GPIO_BSRR_BR5_Pos   (21U)"

.SS "#define GPIO_BSRR_BR6   \fBGPIO_BSRR_BR6_Msk\fP"

.SS "#define GPIO_BSRR_BR6_Msk   (0x1UL << \fBGPIO_BSRR_BR6_Pos\fP)"
0x00400000 
.SS "#define GPIO_BSRR_BR6_Pos   (22U)"

.SS "#define GPIO_BSRR_BR7   \fBGPIO_BSRR_BR7_Msk\fP"

.SS "#define GPIO_BSRR_BR7_Msk   (0x1UL << \fBGPIO_BSRR_BR7_Pos\fP)"
0x00800000 
.SS "#define GPIO_BSRR_BR7_Pos   (23U)"

.SS "#define GPIO_BSRR_BR8   \fBGPIO_BSRR_BR8_Msk\fP"

.SS "#define GPIO_BSRR_BR8_Msk   (0x1UL << \fBGPIO_BSRR_BR8_Pos\fP)"
0x01000000 
.SS "#define GPIO_BSRR_BR8_Pos   (24U)"

.SS "#define GPIO_BSRR_BR9   \fBGPIO_BSRR_BR9_Msk\fP"

.SS "#define GPIO_BSRR_BR9_Msk   (0x1UL << \fBGPIO_BSRR_BR9_Pos\fP)"
0x02000000 
.SS "#define GPIO_BSRR_BR9_Pos   (25U)"

.SS "#define GPIO_BSRR_BS0   \fBGPIO_BSRR_BS0_Msk\fP"

.SS "#define GPIO_BSRR_BS0_Msk   (0x1UL << \fBGPIO_BSRR_BS0_Pos\fP)"
0x00000001 
.SS "#define GPIO_BSRR_BS0_Pos   (0U)"

.SS "#define GPIO_BSRR_BS1   \fBGPIO_BSRR_BS1_Msk\fP"

.SS "#define GPIO_BSRR_BS10   \fBGPIO_BSRR_BS10_Msk\fP"

.SS "#define GPIO_BSRR_BS10_Msk   (0x1UL << \fBGPIO_BSRR_BS10_Pos\fP)"
0x00000400 
.SS "#define GPIO_BSRR_BS10_Pos   (10U)"

.SS "#define GPIO_BSRR_BS11   \fBGPIO_BSRR_BS11_Msk\fP"

.SS "#define GPIO_BSRR_BS11_Msk   (0x1UL << \fBGPIO_BSRR_BS11_Pos\fP)"
0x00000800 
.SS "#define GPIO_BSRR_BS11_Pos   (11U)"

.SS "#define GPIO_BSRR_BS12   \fBGPIO_BSRR_BS12_Msk\fP"

.SS "#define GPIO_BSRR_BS12_Msk   (0x1UL << \fBGPIO_BSRR_BS12_Pos\fP)"
0x00001000 
.SS "#define GPIO_BSRR_BS12_Pos   (12U)"

.SS "#define GPIO_BSRR_BS13   \fBGPIO_BSRR_BS13_Msk\fP"

.SS "#define GPIO_BSRR_BS13_Msk   (0x1UL << \fBGPIO_BSRR_BS13_Pos\fP)"
0x00002000 
.SS "#define GPIO_BSRR_BS13_Pos   (13U)"

.SS "#define GPIO_BSRR_BS14   \fBGPIO_BSRR_BS14_Msk\fP"

.SS "#define GPIO_BSRR_BS14_Msk   (0x1UL << \fBGPIO_BSRR_BS14_Pos\fP)"
0x00004000 
.SS "#define GPIO_BSRR_BS14_Pos   (14U)"

.SS "#define GPIO_BSRR_BS15   \fBGPIO_BSRR_BS15_Msk\fP"

.SS "#define GPIO_BSRR_BS15_Msk   (0x1UL << \fBGPIO_BSRR_BS15_Pos\fP)"
0x00008000 
.SS "#define GPIO_BSRR_BS15_Pos   (15U)"

.SS "#define GPIO_BSRR_BS1_Msk   (0x1UL << \fBGPIO_BSRR_BS1_Pos\fP)"
0x00000002 
.SS "#define GPIO_BSRR_BS1_Pos   (1U)"

.SS "#define GPIO_BSRR_BS2   \fBGPIO_BSRR_BS2_Msk\fP"

.SS "#define GPIO_BSRR_BS2_Msk   (0x1UL << \fBGPIO_BSRR_BS2_Pos\fP)"
0x00000004 
.SS "#define GPIO_BSRR_BS2_Pos   (2U)"

.SS "#define GPIO_BSRR_BS3   \fBGPIO_BSRR_BS3_Msk\fP"

.SS "#define GPIO_BSRR_BS3_Msk   (0x1UL << \fBGPIO_BSRR_BS3_Pos\fP)"
0x00000008 
.SS "#define GPIO_BSRR_BS3_Pos   (3U)"

.SS "#define GPIO_BSRR_BS4   \fBGPIO_BSRR_BS4_Msk\fP"

.SS "#define GPIO_BSRR_BS4_Msk   (0x1UL << \fBGPIO_BSRR_BS4_Pos\fP)"
0x00000010 
.SS "#define GPIO_BSRR_BS4_Pos   (4U)"

.SS "#define GPIO_BSRR_BS5   \fBGPIO_BSRR_BS5_Msk\fP"

.SS "#define GPIO_BSRR_BS5_Msk   (0x1UL << \fBGPIO_BSRR_BS5_Pos\fP)"
0x00000020 
.SS "#define GPIO_BSRR_BS5_Pos   (5U)"

.SS "#define GPIO_BSRR_BS6   \fBGPIO_BSRR_BS6_Msk\fP"

.SS "#define GPIO_BSRR_BS6_Msk   (0x1UL << \fBGPIO_BSRR_BS6_Pos\fP)"
0x00000040 
.SS "#define GPIO_BSRR_BS6_Pos   (6U)"

.SS "#define GPIO_BSRR_BS7   \fBGPIO_BSRR_BS7_Msk\fP"

.SS "#define GPIO_BSRR_BS7_Msk   (0x1UL << \fBGPIO_BSRR_BS7_Pos\fP)"
0x00000080 
.SS "#define GPIO_BSRR_BS7_Pos   (7U)"

.SS "#define GPIO_BSRR_BS8   \fBGPIO_BSRR_BS8_Msk\fP"

.SS "#define GPIO_BSRR_BS8_Msk   (0x1UL << \fBGPIO_BSRR_BS8_Pos\fP)"
0x00000100 
.SS "#define GPIO_BSRR_BS8_Pos   (8U)"

.SS "#define GPIO_BSRR_BS9   \fBGPIO_BSRR_BS9_Msk\fP"

.SS "#define GPIO_BSRR_BS9_Msk   (0x1UL << \fBGPIO_BSRR_BS9_Pos\fP)"
0x00000200 
.SS "#define GPIO_BSRR_BS9_Pos   (9U)"

.SS "#define GPIO_IDR_ID0   \fBGPIO_IDR_ID0_Msk\fP"

.SS "#define GPIO_IDR_ID0_Msk   (0x1UL << \fBGPIO_IDR_ID0_Pos\fP)"
0x00000001 
.SS "#define GPIO_IDR_ID0_Pos   (0U)"

.SS "#define GPIO_IDR_ID1   \fBGPIO_IDR_ID1_Msk\fP"

.SS "#define GPIO_IDR_ID10   \fBGPIO_IDR_ID10_Msk\fP"

.SS "#define GPIO_IDR_ID10_Msk   (0x1UL << \fBGPIO_IDR_ID10_Pos\fP)"
0x00000400 
.SS "#define GPIO_IDR_ID10_Pos   (10U)"

.SS "#define GPIO_IDR_ID11   \fBGPIO_IDR_ID11_Msk\fP"

.SS "#define GPIO_IDR_ID11_Msk   (0x1UL << \fBGPIO_IDR_ID11_Pos\fP)"
0x00000800 
.SS "#define GPIO_IDR_ID11_Pos   (11U)"

.SS "#define GPIO_IDR_ID12   \fBGPIO_IDR_ID12_Msk\fP"

.SS "#define GPIO_IDR_ID12_Msk   (0x1UL << \fBGPIO_IDR_ID12_Pos\fP)"
0x00001000 
.SS "#define GPIO_IDR_ID12_Pos   (12U)"

.SS "#define GPIO_IDR_ID13   \fBGPIO_IDR_ID13_Msk\fP"

.SS "#define GPIO_IDR_ID13_Msk   (0x1UL << \fBGPIO_IDR_ID13_Pos\fP)"
0x00002000 
.SS "#define GPIO_IDR_ID13_Pos   (13U)"

.SS "#define GPIO_IDR_ID14   \fBGPIO_IDR_ID14_Msk\fP"

.SS "#define GPIO_IDR_ID14_Msk   (0x1UL << \fBGPIO_IDR_ID14_Pos\fP)"
0x00004000 
.SS "#define GPIO_IDR_ID14_Pos   (14U)"

.SS "#define GPIO_IDR_ID15   \fBGPIO_IDR_ID15_Msk\fP"

.SS "#define GPIO_IDR_ID15_Msk   (0x1UL << \fBGPIO_IDR_ID15_Pos\fP)"
0x00008000 
.SS "#define GPIO_IDR_ID15_Pos   (15U)"

.SS "#define GPIO_IDR_ID1_Msk   (0x1UL << \fBGPIO_IDR_ID1_Pos\fP)"
0x00000002 
.SS "#define GPIO_IDR_ID1_Pos   (1U)"

.SS "#define GPIO_IDR_ID2   \fBGPIO_IDR_ID2_Msk\fP"

.SS "#define GPIO_IDR_ID2_Msk   (0x1UL << \fBGPIO_IDR_ID2_Pos\fP)"
0x00000004 
.SS "#define GPIO_IDR_ID2_Pos   (2U)"

.SS "#define GPIO_IDR_ID3   \fBGPIO_IDR_ID3_Msk\fP"

.SS "#define GPIO_IDR_ID3_Msk   (0x1UL << \fBGPIO_IDR_ID3_Pos\fP)"
0x00000008 
.SS "#define GPIO_IDR_ID3_Pos   (3U)"

.SS "#define GPIO_IDR_ID4   \fBGPIO_IDR_ID4_Msk\fP"

.SS "#define GPIO_IDR_ID4_Msk   (0x1UL << \fBGPIO_IDR_ID4_Pos\fP)"
0x00000010 
.SS "#define GPIO_IDR_ID4_Pos   (4U)"

.SS "#define GPIO_IDR_ID5   \fBGPIO_IDR_ID5_Msk\fP"

.SS "#define GPIO_IDR_ID5_Msk   (0x1UL << \fBGPIO_IDR_ID5_Pos\fP)"
0x00000020 
.SS "#define GPIO_IDR_ID5_Pos   (5U)"

.SS "#define GPIO_IDR_ID6   \fBGPIO_IDR_ID6_Msk\fP"

.SS "#define GPIO_IDR_ID6_Msk   (0x1UL << \fBGPIO_IDR_ID6_Pos\fP)"
0x00000040 
.SS "#define GPIO_IDR_ID6_Pos   (6U)"

.SS "#define GPIO_IDR_ID7   \fBGPIO_IDR_ID7_Msk\fP"

.SS "#define GPIO_IDR_ID7_Msk   (0x1UL << \fBGPIO_IDR_ID7_Pos\fP)"
0x00000080 
.SS "#define GPIO_IDR_ID7_Pos   (7U)"

.SS "#define GPIO_IDR_ID8   \fBGPIO_IDR_ID8_Msk\fP"

.SS "#define GPIO_IDR_ID8_Msk   (0x1UL << \fBGPIO_IDR_ID8_Pos\fP)"
0x00000100 
.SS "#define GPIO_IDR_ID8_Pos   (8U)"

.SS "#define GPIO_IDR_ID9   \fBGPIO_IDR_ID9_Msk\fP"

.SS "#define GPIO_IDR_ID9_Msk   (0x1UL << \fBGPIO_IDR_ID9_Pos\fP)"
0x00000200 
.SS "#define GPIO_IDR_ID9_Pos   (9U)"

.SS "#define GPIO_LCKR_LCK0   \fBGPIO_LCKR_LCK0_Msk\fP"

.SS "#define GPIO_LCKR_LCK0_Msk   (0x1UL << \fBGPIO_LCKR_LCK0_Pos\fP)"
0x00000001 
.SS "#define GPIO_LCKR_LCK0_Pos   (0U)"

.SS "#define GPIO_LCKR_LCK1   \fBGPIO_LCKR_LCK1_Msk\fP"

.SS "#define GPIO_LCKR_LCK10   \fBGPIO_LCKR_LCK10_Msk\fP"

.SS "#define GPIO_LCKR_LCK10_Msk   (0x1UL << \fBGPIO_LCKR_LCK10_Pos\fP)"
0x00000400 
.SS "#define GPIO_LCKR_LCK10_Pos   (10U)"

.SS "#define GPIO_LCKR_LCK11   \fBGPIO_LCKR_LCK11_Msk\fP"

.SS "#define GPIO_LCKR_LCK11_Msk   (0x1UL << \fBGPIO_LCKR_LCK11_Pos\fP)"
0x00000800 
.SS "#define GPIO_LCKR_LCK11_Pos   (11U)"

.SS "#define GPIO_LCKR_LCK12   \fBGPIO_LCKR_LCK12_Msk\fP"

.SS "#define GPIO_LCKR_LCK12_Msk   (0x1UL << \fBGPIO_LCKR_LCK12_Pos\fP)"
0x00001000 
.SS "#define GPIO_LCKR_LCK12_Pos   (12U)"

.SS "#define GPIO_LCKR_LCK13   \fBGPIO_LCKR_LCK13_Msk\fP"

.SS "#define GPIO_LCKR_LCK13_Msk   (0x1UL << \fBGPIO_LCKR_LCK13_Pos\fP)"
0x00002000 
.SS "#define GPIO_LCKR_LCK13_Pos   (13U)"

.SS "#define GPIO_LCKR_LCK14   \fBGPIO_LCKR_LCK14_Msk\fP"

.SS "#define GPIO_LCKR_LCK14_Msk   (0x1UL << \fBGPIO_LCKR_LCK14_Pos\fP)"
0x00004000 
.SS "#define GPIO_LCKR_LCK14_Pos   (14U)"

.SS "#define GPIO_LCKR_LCK15   \fBGPIO_LCKR_LCK15_Msk\fP"

.SS "#define GPIO_LCKR_LCK15_Msk   (0x1UL << \fBGPIO_LCKR_LCK15_Pos\fP)"
0x00008000 
.SS "#define GPIO_LCKR_LCK15_Pos   (15U)"

.SS "#define GPIO_LCKR_LCK1_Msk   (0x1UL << \fBGPIO_LCKR_LCK1_Pos\fP)"
0x00000002 
.SS "#define GPIO_LCKR_LCK1_Pos   (1U)"

.SS "#define GPIO_LCKR_LCK2   \fBGPIO_LCKR_LCK2_Msk\fP"

.SS "#define GPIO_LCKR_LCK2_Msk   (0x1UL << \fBGPIO_LCKR_LCK2_Pos\fP)"
0x00000004 
.SS "#define GPIO_LCKR_LCK2_Pos   (2U)"

.SS "#define GPIO_LCKR_LCK3   \fBGPIO_LCKR_LCK3_Msk\fP"

.SS "#define GPIO_LCKR_LCK3_Msk   (0x1UL << \fBGPIO_LCKR_LCK3_Pos\fP)"
0x00000008 
.SS "#define GPIO_LCKR_LCK3_Pos   (3U)"

.SS "#define GPIO_LCKR_LCK4   \fBGPIO_LCKR_LCK4_Msk\fP"

.SS "#define GPIO_LCKR_LCK4_Msk   (0x1UL << \fBGPIO_LCKR_LCK4_Pos\fP)"
0x00000010 
.SS "#define GPIO_LCKR_LCK4_Pos   (4U)"

.SS "#define GPIO_LCKR_LCK5   \fBGPIO_LCKR_LCK5_Msk\fP"

.SS "#define GPIO_LCKR_LCK5_Msk   (0x1UL << \fBGPIO_LCKR_LCK5_Pos\fP)"
0x00000020 
.SS "#define GPIO_LCKR_LCK5_Pos   (5U)"

.SS "#define GPIO_LCKR_LCK6   \fBGPIO_LCKR_LCK6_Msk\fP"

.SS "#define GPIO_LCKR_LCK6_Msk   (0x1UL << \fBGPIO_LCKR_LCK6_Pos\fP)"
0x00000040 
.SS "#define GPIO_LCKR_LCK6_Pos   (6U)"

.SS "#define GPIO_LCKR_LCK7   \fBGPIO_LCKR_LCK7_Msk\fP"

.SS "#define GPIO_LCKR_LCK7_Msk   (0x1UL << \fBGPIO_LCKR_LCK7_Pos\fP)"
0x00000080 
.SS "#define GPIO_LCKR_LCK7_Pos   (7U)"

.SS "#define GPIO_LCKR_LCK8   \fBGPIO_LCKR_LCK8_Msk\fP"

.SS "#define GPIO_LCKR_LCK8_Msk   (0x1UL << \fBGPIO_LCKR_LCK8_Pos\fP)"
0x00000100 
.SS "#define GPIO_LCKR_LCK8_Pos   (8U)"

.SS "#define GPIO_LCKR_LCK9   \fBGPIO_LCKR_LCK9_Msk\fP"

.SS "#define GPIO_LCKR_LCK9_Msk   (0x1UL << \fBGPIO_LCKR_LCK9_Pos\fP)"
0x00000200 
.SS "#define GPIO_LCKR_LCK9_Pos   (9U)"

.SS "#define GPIO_LCKR_LCKK   \fBGPIO_LCKR_LCKK_Msk\fP"

.SS "#define GPIO_LCKR_LCKK_Msk   (0x1UL << \fBGPIO_LCKR_LCKK_Pos\fP)"
0x00010000 
.SS "#define GPIO_LCKR_LCKK_Pos   (16U)"

.SS "#define GPIO_MODER_MODE0   \fBGPIO_MODER_MODE0_Msk\fP"

.SS "#define GPIO_MODER_MODE0_0   (0x1UL << \fBGPIO_MODER_MODE0_Pos\fP)"
0x00000001 
.SS "#define GPIO_MODER_MODE0_1   (0x2UL << \fBGPIO_MODER_MODE0_Pos\fP)"
0x00000002 
.SS "#define GPIO_MODER_MODE0_Msk   (0x3UL << \fBGPIO_MODER_MODE0_Pos\fP)"
0x00000003 
.SS "#define GPIO_MODER_MODE0_Pos   (0U)"

.SS "#define GPIO_MODER_MODE1   \fBGPIO_MODER_MODE1_Msk\fP"

.SS "#define GPIO_MODER_MODE10   \fBGPIO_MODER_MODE10_Msk\fP"

.SS "#define GPIO_MODER_MODE10_0   (0x1UL << \fBGPIO_MODER_MODE10_Pos\fP)"
0x00100000 
.SS "#define GPIO_MODER_MODE10_1   (0x2UL << \fBGPIO_MODER_MODE10_Pos\fP)"
0x00200000 
.SS "#define GPIO_MODER_MODE10_Msk   (0x3UL << \fBGPIO_MODER_MODE10_Pos\fP)"
0x00300000 
.SS "#define GPIO_MODER_MODE10_Pos   (20U)"

.SS "#define GPIO_MODER_MODE11   \fBGPIO_MODER_MODE11_Msk\fP"

.SS "#define GPIO_MODER_MODE11_0   (0x1UL << \fBGPIO_MODER_MODE11_Pos\fP)"
0x00400000 
.SS "#define GPIO_MODER_MODE11_1   (0x2UL << \fBGPIO_MODER_MODE11_Pos\fP)"
0x00800000 
.SS "#define GPIO_MODER_MODE11_Msk   (0x3UL << \fBGPIO_MODER_MODE11_Pos\fP)"
0x00C00000 
.SS "#define GPIO_MODER_MODE11_Pos   (22U)"

.SS "#define GPIO_MODER_MODE12   \fBGPIO_MODER_MODE12_Msk\fP"

.SS "#define GPIO_MODER_MODE12_0   (0x1UL << \fBGPIO_MODER_MODE12_Pos\fP)"
0x01000000 
.SS "#define GPIO_MODER_MODE12_1   (0x2UL << \fBGPIO_MODER_MODE12_Pos\fP)"
0x02000000 
.SS "#define GPIO_MODER_MODE12_Msk   (0x3UL << \fBGPIO_MODER_MODE12_Pos\fP)"
0x03000000 
.SS "#define GPIO_MODER_MODE12_Pos   (24U)"

.SS "#define GPIO_MODER_MODE13   \fBGPIO_MODER_MODE13_Msk\fP"

.SS "#define GPIO_MODER_MODE13_0   (0x1UL << \fBGPIO_MODER_MODE13_Pos\fP)"
0x04000000 
.SS "#define GPIO_MODER_MODE13_1   (0x2UL << \fBGPIO_MODER_MODE13_Pos\fP)"
0x08000000 
.SS "#define GPIO_MODER_MODE13_Msk   (0x3UL << \fBGPIO_MODER_MODE13_Pos\fP)"
0x0C000000 
.SS "#define GPIO_MODER_MODE13_Pos   (26U)"

.SS "#define GPIO_MODER_MODE14   \fBGPIO_MODER_MODE14_Msk\fP"

.SS "#define GPIO_MODER_MODE14_0   (0x1UL << \fBGPIO_MODER_MODE14_Pos\fP)"
0x10000000 
.SS "#define GPIO_MODER_MODE14_1   (0x2UL << \fBGPIO_MODER_MODE14_Pos\fP)"
0x20000000 
.SS "#define GPIO_MODER_MODE14_Msk   (0x3UL << \fBGPIO_MODER_MODE14_Pos\fP)"
0x30000000 
.SS "#define GPIO_MODER_MODE14_Pos   (28U)"

.SS "#define GPIO_MODER_MODE15   \fBGPIO_MODER_MODE15_Msk\fP"

.SS "#define GPIO_MODER_MODE15_0   (0x1UL << \fBGPIO_MODER_MODE15_Pos\fP)"
0x40000000 
.SS "#define GPIO_MODER_MODE15_1   (0x2UL << \fBGPIO_MODER_MODE15_Pos\fP)"
0x80000000 
.SS "#define GPIO_MODER_MODE15_Msk   (0x3UL << \fBGPIO_MODER_MODE15_Pos\fP)"
0xC0000000 
.SS "#define GPIO_MODER_MODE15_Pos   (30U)"

.SS "#define GPIO_MODER_MODE1_0   (0x1UL << \fBGPIO_MODER_MODE1_Pos\fP)"
0x00000004 
.SS "#define GPIO_MODER_MODE1_1   (0x2UL << \fBGPIO_MODER_MODE1_Pos\fP)"
0x00000008 
.SS "#define GPIO_MODER_MODE1_Msk   (0x3UL << \fBGPIO_MODER_MODE1_Pos\fP)"
0x0000000C 
.SS "#define GPIO_MODER_MODE1_Pos   (2U)"

.SS "#define GPIO_MODER_MODE2   \fBGPIO_MODER_MODE2_Msk\fP"

.SS "#define GPIO_MODER_MODE2_0   (0x1UL << \fBGPIO_MODER_MODE2_Pos\fP)"
0x00000010 
.SS "#define GPIO_MODER_MODE2_1   (0x2UL << \fBGPIO_MODER_MODE2_Pos\fP)"
0x00000020 
.SS "#define GPIO_MODER_MODE2_Msk   (0x3UL << \fBGPIO_MODER_MODE2_Pos\fP)"
0x00000030 
.SS "#define GPIO_MODER_MODE2_Pos   (4U)"

.SS "#define GPIO_MODER_MODE3   \fBGPIO_MODER_MODE3_Msk\fP"

.SS "#define GPIO_MODER_MODE3_0   (0x1UL << \fBGPIO_MODER_MODE3_Pos\fP)"
0x00000040 
.SS "#define GPIO_MODER_MODE3_1   (0x2UL << \fBGPIO_MODER_MODE3_Pos\fP)"
0x00000080 
.SS "#define GPIO_MODER_MODE3_Msk   (0x3UL << \fBGPIO_MODER_MODE3_Pos\fP)"
0x000000C0 
.SS "#define GPIO_MODER_MODE3_Pos   (6U)"

.SS "#define GPIO_MODER_MODE4   \fBGPIO_MODER_MODE4_Msk\fP"

.SS "#define GPIO_MODER_MODE4_0   (0x1UL << \fBGPIO_MODER_MODE4_Pos\fP)"
0x00000100 
.SS "#define GPIO_MODER_MODE4_1   (0x2UL << \fBGPIO_MODER_MODE4_Pos\fP)"
0x00000200 
.SS "#define GPIO_MODER_MODE4_Msk   (0x3UL << \fBGPIO_MODER_MODE4_Pos\fP)"
0x00000300 
.SS "#define GPIO_MODER_MODE4_Pos   (8U)"

.SS "#define GPIO_MODER_MODE5   \fBGPIO_MODER_MODE5_Msk\fP"

.SS "#define GPIO_MODER_MODE5_0   (0x1UL << \fBGPIO_MODER_MODE5_Pos\fP)"
0x00000400 
.SS "#define GPIO_MODER_MODE5_1   (0x2UL << \fBGPIO_MODER_MODE5_Pos\fP)"
0x00000800 
.SS "#define GPIO_MODER_MODE5_Msk   (0x3UL << \fBGPIO_MODER_MODE5_Pos\fP)"
0x00000C00 
.SS "#define GPIO_MODER_MODE5_Pos   (10U)"

.SS "#define GPIO_MODER_MODE6   \fBGPIO_MODER_MODE6_Msk\fP"

.SS "#define GPIO_MODER_MODE6_0   (0x1UL << \fBGPIO_MODER_MODE6_Pos\fP)"
0x00001000 
.SS "#define GPIO_MODER_MODE6_1   (0x2UL << \fBGPIO_MODER_MODE6_Pos\fP)"
0x00002000 
.SS "#define GPIO_MODER_MODE6_Msk   (0x3UL << \fBGPIO_MODER_MODE6_Pos\fP)"
0x00003000 
.SS "#define GPIO_MODER_MODE6_Pos   (12U)"

.SS "#define GPIO_MODER_MODE7   \fBGPIO_MODER_MODE7_Msk\fP"

.SS "#define GPIO_MODER_MODE7_0   (0x1UL << \fBGPIO_MODER_MODE7_Pos\fP)"
0x00004000 
.SS "#define GPIO_MODER_MODE7_1   (0x2UL << \fBGPIO_MODER_MODE7_Pos\fP)"
0x00008000 
.SS "#define GPIO_MODER_MODE7_Msk   (0x3UL << \fBGPIO_MODER_MODE7_Pos\fP)"
0x0000C000 
.SS "#define GPIO_MODER_MODE7_Pos   (14U)"

.SS "#define GPIO_MODER_MODE8   \fBGPIO_MODER_MODE8_Msk\fP"

.SS "#define GPIO_MODER_MODE8_0   (0x1UL << \fBGPIO_MODER_MODE8_Pos\fP)"
0x00010000 
.SS "#define GPIO_MODER_MODE8_1   (0x2UL << \fBGPIO_MODER_MODE8_Pos\fP)"
0x00020000 
.SS "#define GPIO_MODER_MODE8_Msk   (0x3UL << \fBGPIO_MODER_MODE8_Pos\fP)"
0x00030000 
.SS "#define GPIO_MODER_MODE8_Pos   (16U)"

.SS "#define GPIO_MODER_MODE9   \fBGPIO_MODER_MODE9_Msk\fP"

.SS "#define GPIO_MODER_MODE9_0   (0x1UL << \fBGPIO_MODER_MODE9_Pos\fP)"
0x00040000 
.SS "#define GPIO_MODER_MODE9_1   (0x2UL << \fBGPIO_MODER_MODE9_Pos\fP)"
0x00080000 
.SS "#define GPIO_MODER_MODE9_Msk   (0x3UL << \fBGPIO_MODER_MODE9_Pos\fP)"
0x000C0000 
.SS "#define GPIO_MODER_MODE9_Pos   (18U)"

.SS "#define GPIO_ODR_OD0   \fBGPIO_ODR_OD0_Msk\fP"

.SS "#define GPIO_ODR_OD0_Msk   (0x1UL << \fBGPIO_ODR_OD0_Pos\fP)"
0x00000001 
.SS "#define GPIO_ODR_OD0_Pos   (0U)"

.SS "#define GPIO_ODR_OD1   \fBGPIO_ODR_OD1_Msk\fP"

.SS "#define GPIO_ODR_OD10   \fBGPIO_ODR_OD10_Msk\fP"

.SS "#define GPIO_ODR_OD10_Msk   (0x1UL << \fBGPIO_ODR_OD10_Pos\fP)"
0x00000400 
.SS "#define GPIO_ODR_OD10_Pos   (10U)"

.SS "#define GPIO_ODR_OD11   \fBGPIO_ODR_OD11_Msk\fP"

.SS "#define GPIO_ODR_OD11_Msk   (0x1UL << \fBGPIO_ODR_OD11_Pos\fP)"
0x00000800 
.SS "#define GPIO_ODR_OD11_Pos   (11U)"

.SS "#define GPIO_ODR_OD12   \fBGPIO_ODR_OD12_Msk\fP"

.SS "#define GPIO_ODR_OD12_Msk   (0x1UL << \fBGPIO_ODR_OD12_Pos\fP)"
0x00001000 
.SS "#define GPIO_ODR_OD12_Pos   (12U)"

.SS "#define GPIO_ODR_OD13   \fBGPIO_ODR_OD13_Msk\fP"

.SS "#define GPIO_ODR_OD13_Msk   (0x1UL << \fBGPIO_ODR_OD13_Pos\fP)"
0x00002000 
.SS "#define GPIO_ODR_OD13_Pos   (13U)"

.SS "#define GPIO_ODR_OD14   \fBGPIO_ODR_OD14_Msk\fP"

.SS "#define GPIO_ODR_OD14_Msk   (0x1UL << \fBGPIO_ODR_OD14_Pos\fP)"
0x00004000 
.SS "#define GPIO_ODR_OD14_Pos   (14U)"

.SS "#define GPIO_ODR_OD15   \fBGPIO_ODR_OD15_Msk\fP"

.SS "#define GPIO_ODR_OD15_Msk   (0x1UL << \fBGPIO_ODR_OD15_Pos\fP)"
0x00008000 
.SS "#define GPIO_ODR_OD15_Pos   (15U)"

.SS "#define GPIO_ODR_OD1_Msk   (0x1UL << \fBGPIO_ODR_OD1_Pos\fP)"
0x00000002 
.SS "#define GPIO_ODR_OD1_Pos   (1U)"

.SS "#define GPIO_ODR_OD2   \fBGPIO_ODR_OD2_Msk\fP"

.SS "#define GPIO_ODR_OD2_Msk   (0x1UL << \fBGPIO_ODR_OD2_Pos\fP)"
0x00000004 
.SS "#define GPIO_ODR_OD2_Pos   (2U)"

.SS "#define GPIO_ODR_OD3   \fBGPIO_ODR_OD3_Msk\fP"

.SS "#define GPIO_ODR_OD3_Msk   (0x1UL << \fBGPIO_ODR_OD3_Pos\fP)"
0x00000008 
.SS "#define GPIO_ODR_OD3_Pos   (3U)"

.SS "#define GPIO_ODR_OD4   \fBGPIO_ODR_OD4_Msk\fP"

.SS "#define GPIO_ODR_OD4_Msk   (0x1UL << \fBGPIO_ODR_OD4_Pos\fP)"
0x00000010 
.SS "#define GPIO_ODR_OD4_Pos   (4U)"

.SS "#define GPIO_ODR_OD5   \fBGPIO_ODR_OD5_Msk\fP"

.SS "#define GPIO_ODR_OD5_Msk   (0x1UL << \fBGPIO_ODR_OD5_Pos\fP)"
0x00000020 
.SS "#define GPIO_ODR_OD5_Pos   (5U)"

.SS "#define GPIO_ODR_OD6   \fBGPIO_ODR_OD6_Msk\fP"

.SS "#define GPIO_ODR_OD6_Msk   (0x1UL << \fBGPIO_ODR_OD6_Pos\fP)"
0x00000040 
.SS "#define GPIO_ODR_OD6_Pos   (6U)"

.SS "#define GPIO_ODR_OD7   \fBGPIO_ODR_OD7_Msk\fP"

.SS "#define GPIO_ODR_OD7_Msk   (0x1UL << \fBGPIO_ODR_OD7_Pos\fP)"
0x00000080 
.SS "#define GPIO_ODR_OD7_Pos   (7U)"

.SS "#define GPIO_ODR_OD8   \fBGPIO_ODR_OD8_Msk\fP"

.SS "#define GPIO_ODR_OD8_Msk   (0x1UL << \fBGPIO_ODR_OD8_Pos\fP)"
0x00000100 
.SS "#define GPIO_ODR_OD8_Pos   (8U)"

.SS "#define GPIO_ODR_OD9   \fBGPIO_ODR_OD9_Msk\fP"

.SS "#define GPIO_ODR_OD9_Msk   (0x1UL << \fBGPIO_ODR_OD9_Pos\fP)"
0x00000200 
.SS "#define GPIO_ODR_OD9_Pos   (9U)"

.SS "#define GPIO_OSPEEDR_OSPEED0   \fBGPIO_OSPEEDR_OSPEED0_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED0_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED0_Pos\fP)"
0x00000001 
.SS "#define GPIO_OSPEEDR_OSPEED0_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED0_Pos\fP)"
0x00000002 
.SS "#define GPIO_OSPEEDR_OSPEED0_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED0_Pos\fP)"
0x00000003 
.SS "#define GPIO_OSPEEDR_OSPEED0_Pos   (0U)"

.SS "#define GPIO_OSPEEDR_OSPEED1   \fBGPIO_OSPEEDR_OSPEED1_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED10   \fBGPIO_OSPEEDR_OSPEED10_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED10_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED10_Pos\fP)"
0x00100000 
.SS "#define GPIO_OSPEEDR_OSPEED10_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED10_Pos\fP)"
0x00200000 
.SS "#define GPIO_OSPEEDR_OSPEED10_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED10_Pos\fP)"
0x00300000 
.SS "#define GPIO_OSPEEDR_OSPEED10_Pos   (20U)"

.SS "#define GPIO_OSPEEDR_OSPEED11   \fBGPIO_OSPEEDR_OSPEED11_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED11_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED11_Pos\fP)"
0x00400000 
.SS "#define GPIO_OSPEEDR_OSPEED11_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED11_Pos\fP)"
0x00800000 
.SS "#define GPIO_OSPEEDR_OSPEED11_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED11_Pos\fP)"
0x00C00000 
.SS "#define GPIO_OSPEEDR_OSPEED11_Pos   (22U)"

.SS "#define GPIO_OSPEEDR_OSPEED12   \fBGPIO_OSPEEDR_OSPEED12_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED12_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED12_Pos\fP)"
0x01000000 
.SS "#define GPIO_OSPEEDR_OSPEED12_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED12_Pos\fP)"
0x02000000 
.SS "#define GPIO_OSPEEDR_OSPEED12_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED12_Pos\fP)"
0x03000000 
.SS "#define GPIO_OSPEEDR_OSPEED12_Pos   (24U)"

.SS "#define GPIO_OSPEEDR_OSPEED13   \fBGPIO_OSPEEDR_OSPEED13_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED13_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED13_Pos\fP)"
0x04000000 
.SS "#define GPIO_OSPEEDR_OSPEED13_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED13_Pos\fP)"
0x08000000 
.SS "#define GPIO_OSPEEDR_OSPEED13_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED13_Pos\fP)"
0x0C000000 
.SS "#define GPIO_OSPEEDR_OSPEED13_Pos   (26U)"

.SS "#define GPIO_OSPEEDR_OSPEED14   \fBGPIO_OSPEEDR_OSPEED14_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED14_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED14_Pos\fP)"
0x10000000 
.SS "#define GPIO_OSPEEDR_OSPEED14_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED14_Pos\fP)"
0x20000000 
.SS "#define GPIO_OSPEEDR_OSPEED14_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED14_Pos\fP)"
0x30000000 
.SS "#define GPIO_OSPEEDR_OSPEED14_Pos   (28U)"

.SS "#define GPIO_OSPEEDR_OSPEED15   \fBGPIO_OSPEEDR_OSPEED15_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED15_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED15_Pos\fP)"
0x40000000 
.SS "#define GPIO_OSPEEDR_OSPEED15_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED15_Pos\fP)"
0x80000000 
.SS "#define GPIO_OSPEEDR_OSPEED15_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED15_Pos\fP)"
0xC0000000 
.SS "#define GPIO_OSPEEDR_OSPEED15_Pos   (30U)"

.SS "#define GPIO_OSPEEDR_OSPEED1_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED1_Pos\fP)"
0x00000004 
.SS "#define GPIO_OSPEEDR_OSPEED1_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED1_Pos\fP)"
0x00000008 
.SS "#define GPIO_OSPEEDR_OSPEED1_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED1_Pos\fP)"
0x0000000C 
.SS "#define GPIO_OSPEEDR_OSPEED1_Pos   (2U)"

.SS "#define GPIO_OSPEEDR_OSPEED2   \fBGPIO_OSPEEDR_OSPEED2_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED2_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED2_Pos\fP)"
0x00000010 
.SS "#define GPIO_OSPEEDR_OSPEED2_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED2_Pos\fP)"
0x00000020 
.SS "#define GPIO_OSPEEDR_OSPEED2_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED2_Pos\fP)"
0x00000030 
.SS "#define GPIO_OSPEEDR_OSPEED2_Pos   (4U)"

.SS "#define GPIO_OSPEEDR_OSPEED3   \fBGPIO_OSPEEDR_OSPEED3_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED3_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED3_Pos\fP)"
0x00000040 
.SS "#define GPIO_OSPEEDR_OSPEED3_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED3_Pos\fP)"
0x00000080 
.SS "#define GPIO_OSPEEDR_OSPEED3_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED3_Pos\fP)"
0x000000C0 
.SS "#define GPIO_OSPEEDR_OSPEED3_Pos   (6U)"

.SS "#define GPIO_OSPEEDR_OSPEED4   \fBGPIO_OSPEEDR_OSPEED4_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED4_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED4_Pos\fP)"
0x00000100 
.SS "#define GPIO_OSPEEDR_OSPEED4_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED4_Pos\fP)"
0x00000200 
.SS "#define GPIO_OSPEEDR_OSPEED4_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED4_Pos\fP)"
0x00000300 
.SS "#define GPIO_OSPEEDR_OSPEED4_Pos   (8U)"

.SS "#define GPIO_OSPEEDR_OSPEED5   \fBGPIO_OSPEEDR_OSPEED5_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED5_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED5_Pos\fP)"
0x00000400 
.SS "#define GPIO_OSPEEDR_OSPEED5_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED5_Pos\fP)"
0x00000800 
.SS "#define GPIO_OSPEEDR_OSPEED5_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED5_Pos\fP)"
0x00000C00 
.SS "#define GPIO_OSPEEDR_OSPEED5_Pos   (10U)"

.SS "#define GPIO_OSPEEDR_OSPEED6   \fBGPIO_OSPEEDR_OSPEED6_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED6_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED6_Pos\fP)"
0x00001000 
.SS "#define GPIO_OSPEEDR_OSPEED6_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED6_Pos\fP)"
0x00002000 
.SS "#define GPIO_OSPEEDR_OSPEED6_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED6_Pos\fP)"
0x00003000 
.SS "#define GPIO_OSPEEDR_OSPEED6_Pos   (12U)"

.SS "#define GPIO_OSPEEDR_OSPEED7   \fBGPIO_OSPEEDR_OSPEED7_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED7_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED7_Pos\fP)"
0x00004000 
.SS "#define GPIO_OSPEEDR_OSPEED7_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED7_Pos\fP)"
0x00008000 
.SS "#define GPIO_OSPEEDR_OSPEED7_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED7_Pos\fP)"
0x0000C000 
.SS "#define GPIO_OSPEEDR_OSPEED7_Pos   (14U)"

.SS "#define GPIO_OSPEEDR_OSPEED8   \fBGPIO_OSPEEDR_OSPEED8_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED8_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED8_Pos\fP)"
0x00010000 
.SS "#define GPIO_OSPEEDR_OSPEED8_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED8_Pos\fP)"
0x00020000 
.SS "#define GPIO_OSPEEDR_OSPEED8_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED8_Pos\fP)"
0x00030000 
.SS "#define GPIO_OSPEEDR_OSPEED8_Pos   (16U)"

.SS "#define GPIO_OSPEEDR_OSPEED9   \fBGPIO_OSPEEDR_OSPEED9_Msk\fP"

.SS "#define GPIO_OSPEEDR_OSPEED9_0   (0x1UL << \fBGPIO_OSPEEDR_OSPEED9_Pos\fP)"
0x00040000 
.SS "#define GPIO_OSPEEDR_OSPEED9_1   (0x2UL << \fBGPIO_OSPEEDR_OSPEED9_Pos\fP)"
0x00080000 
.SS "#define GPIO_OSPEEDR_OSPEED9_Msk   (0x3UL << \fBGPIO_OSPEEDR_OSPEED9_Pos\fP)"
0x000C0000 
.SS "#define GPIO_OSPEEDR_OSPEED9_Pos   (18U)"

.SS "#define GPIO_OTYPER_OT0   \fBGPIO_OTYPER_OT0_Msk\fP"

.SS "#define GPIO_OTYPER_OT0_Msk   (0x1UL << \fBGPIO_OTYPER_OT0_Pos\fP)"
0x00000001 
.SS "#define GPIO_OTYPER_OT0_Pos   (0U)"

.SS "#define GPIO_OTYPER_OT1   \fBGPIO_OTYPER_OT1_Msk\fP"

.SS "#define GPIO_OTYPER_OT10   \fBGPIO_OTYPER_OT10_Msk\fP"

.SS "#define GPIO_OTYPER_OT10_Msk   (0x1UL << \fBGPIO_OTYPER_OT10_Pos\fP)"
0x00000400 
.SS "#define GPIO_OTYPER_OT10_Pos   (10U)"

.SS "#define GPIO_OTYPER_OT11   \fBGPIO_OTYPER_OT11_Msk\fP"

.SS "#define GPIO_OTYPER_OT11_Msk   (0x1UL << \fBGPIO_OTYPER_OT11_Pos\fP)"
0x00000800 
.SS "#define GPIO_OTYPER_OT11_Pos   (11U)"

.SS "#define GPIO_OTYPER_OT12   \fBGPIO_OTYPER_OT12_Msk\fP"

.SS "#define GPIO_OTYPER_OT12_Msk   (0x1UL << \fBGPIO_OTYPER_OT12_Pos\fP)"
0x00001000 
.SS "#define GPIO_OTYPER_OT12_Pos   (12U)"

.SS "#define GPIO_OTYPER_OT13   \fBGPIO_OTYPER_OT13_Msk\fP"

.SS "#define GPIO_OTYPER_OT13_Msk   (0x1UL << \fBGPIO_OTYPER_OT13_Pos\fP)"
0x00002000 
.SS "#define GPIO_OTYPER_OT13_Pos   (13U)"

.SS "#define GPIO_OTYPER_OT14   \fBGPIO_OTYPER_OT14_Msk\fP"

.SS "#define GPIO_OTYPER_OT14_Msk   (0x1UL << \fBGPIO_OTYPER_OT14_Pos\fP)"
0x00004000 
.SS "#define GPIO_OTYPER_OT14_Pos   (14U)"

.SS "#define GPIO_OTYPER_OT15   \fBGPIO_OTYPER_OT15_Msk\fP"

.SS "#define GPIO_OTYPER_OT15_Msk   (0x1UL << \fBGPIO_OTYPER_OT15_Pos\fP)"
0x00008000 
.SS "#define GPIO_OTYPER_OT15_Pos   (15U)"

.SS "#define GPIO_OTYPER_OT1_Msk   (0x1UL << \fBGPIO_OTYPER_OT1_Pos\fP)"
0x00000002 
.SS "#define GPIO_OTYPER_OT1_Pos   (1U)"

.SS "#define GPIO_OTYPER_OT2   \fBGPIO_OTYPER_OT2_Msk\fP"

.SS "#define GPIO_OTYPER_OT2_Msk   (0x1UL << \fBGPIO_OTYPER_OT2_Pos\fP)"
0x00000004 
.SS "#define GPIO_OTYPER_OT2_Pos   (2U)"

.SS "#define GPIO_OTYPER_OT3   \fBGPIO_OTYPER_OT3_Msk\fP"

.SS "#define GPIO_OTYPER_OT3_Msk   (0x1UL << \fBGPIO_OTYPER_OT3_Pos\fP)"
0x00000008 
.SS "#define GPIO_OTYPER_OT3_Pos   (3U)"

.SS "#define GPIO_OTYPER_OT4   \fBGPIO_OTYPER_OT4_Msk\fP"

.SS "#define GPIO_OTYPER_OT4_Msk   (0x1UL << \fBGPIO_OTYPER_OT4_Pos\fP)"
0x00000010 
.SS "#define GPIO_OTYPER_OT4_Pos   (4U)"

.SS "#define GPIO_OTYPER_OT5   \fBGPIO_OTYPER_OT5_Msk\fP"

.SS "#define GPIO_OTYPER_OT5_Msk   (0x1UL << \fBGPIO_OTYPER_OT5_Pos\fP)"
0x00000020 
.SS "#define GPIO_OTYPER_OT5_Pos   (5U)"

.SS "#define GPIO_OTYPER_OT6   \fBGPIO_OTYPER_OT6_Msk\fP"

.SS "#define GPIO_OTYPER_OT6_Msk   (0x1UL << \fBGPIO_OTYPER_OT6_Pos\fP)"
0x00000040 
.SS "#define GPIO_OTYPER_OT6_Pos   (6U)"

.SS "#define GPIO_OTYPER_OT7   \fBGPIO_OTYPER_OT7_Msk\fP"

.SS "#define GPIO_OTYPER_OT7_Msk   (0x1UL << \fBGPIO_OTYPER_OT7_Pos\fP)"
0x00000080 
.SS "#define GPIO_OTYPER_OT7_Pos   (7U)"

.SS "#define GPIO_OTYPER_OT8   \fBGPIO_OTYPER_OT8_Msk\fP"

.SS "#define GPIO_OTYPER_OT8_Msk   (0x1UL << \fBGPIO_OTYPER_OT8_Pos\fP)"
0x00000100 
.SS "#define GPIO_OTYPER_OT8_Pos   (8U)"

.SS "#define GPIO_OTYPER_OT9   \fBGPIO_OTYPER_OT9_Msk\fP"

.SS "#define GPIO_OTYPER_OT9_Msk   (0x1UL << \fBGPIO_OTYPER_OT9_Pos\fP)"
0x00000200 
.SS "#define GPIO_OTYPER_OT9_Pos   (9U)"

.SS "#define GPIO_PUPDR_PUPD0   \fBGPIO_PUPDR_PUPD0_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD0_0   (0x1UL << \fBGPIO_PUPDR_PUPD0_Pos\fP)"
0x00000001 
.SS "#define GPIO_PUPDR_PUPD0_1   (0x2UL << \fBGPIO_PUPDR_PUPD0_Pos\fP)"
0x00000002 
.SS "#define GPIO_PUPDR_PUPD0_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD0_Pos\fP)"
0x00000003 
.SS "#define GPIO_PUPDR_PUPD0_Pos   (0U)"

.SS "#define GPIO_PUPDR_PUPD1   \fBGPIO_PUPDR_PUPD1_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD10   \fBGPIO_PUPDR_PUPD10_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD10_0   (0x1UL << \fBGPIO_PUPDR_PUPD10_Pos\fP)"
0x00100000 
.SS "#define GPIO_PUPDR_PUPD10_1   (0x2UL << \fBGPIO_PUPDR_PUPD10_Pos\fP)"
0x00200000 
.SS "#define GPIO_PUPDR_PUPD10_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD10_Pos\fP)"
0x00300000 
.SS "#define GPIO_PUPDR_PUPD10_Pos   (20U)"

.SS "#define GPIO_PUPDR_PUPD11   \fBGPIO_PUPDR_PUPD11_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD11_0   (0x1UL << \fBGPIO_PUPDR_PUPD11_Pos\fP)"
0x00400000 
.SS "#define GPIO_PUPDR_PUPD11_1   (0x2UL << \fBGPIO_PUPDR_PUPD11_Pos\fP)"
0x00800000 
.SS "#define GPIO_PUPDR_PUPD11_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD11_Pos\fP)"
0x00C00000 
.SS "#define GPIO_PUPDR_PUPD11_Pos   (22U)"

.SS "#define GPIO_PUPDR_PUPD12   \fBGPIO_PUPDR_PUPD12_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD12_0   (0x1UL << \fBGPIO_PUPDR_PUPD12_Pos\fP)"
0x01000000 
.SS "#define GPIO_PUPDR_PUPD12_1   (0x2UL << \fBGPIO_PUPDR_PUPD12_Pos\fP)"
0x02000000 
.SS "#define GPIO_PUPDR_PUPD12_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD12_Pos\fP)"
0x03000000 
.SS "#define GPIO_PUPDR_PUPD12_Pos   (24U)"

.SS "#define GPIO_PUPDR_PUPD13   \fBGPIO_PUPDR_PUPD13_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD13_0   (0x1UL << \fBGPIO_PUPDR_PUPD13_Pos\fP)"
0x04000000 
.SS "#define GPIO_PUPDR_PUPD13_1   (0x2UL << \fBGPIO_PUPDR_PUPD13_Pos\fP)"
0x08000000 
.SS "#define GPIO_PUPDR_PUPD13_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD13_Pos\fP)"
0x0C000000 
.SS "#define GPIO_PUPDR_PUPD13_Pos   (26U)"

.SS "#define GPIO_PUPDR_PUPD14   \fBGPIO_PUPDR_PUPD14_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD14_0   (0x1UL << \fBGPIO_PUPDR_PUPD14_Pos\fP)"
0x10000000 
.SS "#define GPIO_PUPDR_PUPD14_1   (0x2UL << \fBGPIO_PUPDR_PUPD14_Pos\fP)"
0x20000000 
.SS "#define GPIO_PUPDR_PUPD14_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD14_Pos\fP)"
0x30000000 
.SS "#define GPIO_PUPDR_PUPD14_Pos   (28U)"

.SS "#define GPIO_PUPDR_PUPD15   \fBGPIO_PUPDR_PUPD15_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD15_0   (0x1UL << \fBGPIO_PUPDR_PUPD15_Pos\fP)"
0x40000000 
.SS "#define GPIO_PUPDR_PUPD15_1   (0x2UL << \fBGPIO_PUPDR_PUPD15_Pos\fP)"
0x80000000 
.SS "#define GPIO_PUPDR_PUPD15_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD15_Pos\fP)"
0xC0000000 
.SS "#define GPIO_PUPDR_PUPD15_Pos   (30U)"

.SS "#define GPIO_PUPDR_PUPD1_0   (0x1UL << \fBGPIO_PUPDR_PUPD1_Pos\fP)"
0x00000004 
.SS "#define GPIO_PUPDR_PUPD1_1   (0x2UL << \fBGPIO_PUPDR_PUPD1_Pos\fP)"
0x00000008 
.SS "#define GPIO_PUPDR_PUPD1_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD1_Pos\fP)"
0x0000000C 
.SS "#define GPIO_PUPDR_PUPD1_Pos   (2U)"

.SS "#define GPIO_PUPDR_PUPD2   \fBGPIO_PUPDR_PUPD2_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD2_0   (0x1UL << \fBGPIO_PUPDR_PUPD2_Pos\fP)"
0x00000010 
.SS "#define GPIO_PUPDR_PUPD2_1   (0x2UL << \fBGPIO_PUPDR_PUPD2_Pos\fP)"
0x00000020 
.SS "#define GPIO_PUPDR_PUPD2_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD2_Pos\fP)"
0x00000030 
.SS "#define GPIO_PUPDR_PUPD2_Pos   (4U)"

.SS "#define GPIO_PUPDR_PUPD3   \fBGPIO_PUPDR_PUPD3_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD3_0   (0x1UL << \fBGPIO_PUPDR_PUPD3_Pos\fP)"
0x00000040 
.SS "#define GPIO_PUPDR_PUPD3_1   (0x2UL << \fBGPIO_PUPDR_PUPD3_Pos\fP)"
0x00000080 
.SS "#define GPIO_PUPDR_PUPD3_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD3_Pos\fP)"
0x000000C0 
.SS "#define GPIO_PUPDR_PUPD3_Pos   (6U)"

.SS "#define GPIO_PUPDR_PUPD4   \fBGPIO_PUPDR_PUPD4_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD4_0   (0x1UL << \fBGPIO_PUPDR_PUPD4_Pos\fP)"
0x00000100 
.SS "#define GPIO_PUPDR_PUPD4_1   (0x2UL << \fBGPIO_PUPDR_PUPD4_Pos\fP)"
0x00000200 
.SS "#define GPIO_PUPDR_PUPD4_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD4_Pos\fP)"
0x00000300 
.SS "#define GPIO_PUPDR_PUPD4_Pos   (8U)"

.SS "#define GPIO_PUPDR_PUPD5   \fBGPIO_PUPDR_PUPD5_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD5_0   (0x1UL << \fBGPIO_PUPDR_PUPD5_Pos\fP)"
0x00000400 
.SS "#define GPIO_PUPDR_PUPD5_1   (0x2UL << \fBGPIO_PUPDR_PUPD5_Pos\fP)"
0x00000800 
.SS "#define GPIO_PUPDR_PUPD5_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD5_Pos\fP)"
0x00000C00 
.SS "#define GPIO_PUPDR_PUPD5_Pos   (10U)"

.SS "#define GPIO_PUPDR_PUPD6   \fBGPIO_PUPDR_PUPD6_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD6_0   (0x1UL << \fBGPIO_PUPDR_PUPD6_Pos\fP)"
0x00001000 
.SS "#define GPIO_PUPDR_PUPD6_1   (0x2UL << \fBGPIO_PUPDR_PUPD6_Pos\fP)"
0x00002000 
.SS "#define GPIO_PUPDR_PUPD6_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD6_Pos\fP)"
0x00003000 
.SS "#define GPIO_PUPDR_PUPD6_Pos   (12U)"

.SS "#define GPIO_PUPDR_PUPD7   \fBGPIO_PUPDR_PUPD7_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD7_0   (0x1UL << \fBGPIO_PUPDR_PUPD7_Pos\fP)"
0x00004000 
.SS "#define GPIO_PUPDR_PUPD7_1   (0x2UL << \fBGPIO_PUPDR_PUPD7_Pos\fP)"
0x00008000 
.SS "#define GPIO_PUPDR_PUPD7_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD7_Pos\fP)"
0x0000C000 
.SS "#define GPIO_PUPDR_PUPD7_Pos   (14U)"

.SS "#define GPIO_PUPDR_PUPD8   \fBGPIO_PUPDR_PUPD8_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD8_0   (0x1UL << \fBGPIO_PUPDR_PUPD8_Pos\fP)"
0x00010000 
.SS "#define GPIO_PUPDR_PUPD8_1   (0x2UL << \fBGPIO_PUPDR_PUPD8_Pos\fP)"
0x00020000 
.SS "#define GPIO_PUPDR_PUPD8_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD8_Pos\fP)"
0x00030000 
.SS "#define GPIO_PUPDR_PUPD8_Pos   (16U)"

.SS "#define GPIO_PUPDR_PUPD9   \fBGPIO_PUPDR_PUPD9_Msk\fP"

.SS "#define GPIO_PUPDR_PUPD9_0   (0x1UL << \fBGPIO_PUPDR_PUPD9_Pos\fP)"
0x00040000 
.SS "#define GPIO_PUPDR_PUPD9_1   (0x2UL << \fBGPIO_PUPDR_PUPD9_Pos\fP)"
0x00080000 
.SS "#define GPIO_PUPDR_PUPD9_Msk   (0x3UL << \fBGPIO_PUPDR_PUPD9_Pos\fP)"
0x000C0000 
.SS "#define GPIO_PUPDR_PUPD9_Pos   (18U)"

.SS "#define I2C_CR1_ADDRIE   \fBI2C_CR1_ADDRIE_Msk\fP"
Address match interrupt enable 
.SS "#define I2C_CR1_ADDRIE_Msk   (0x1UL << \fBI2C_CR1_ADDRIE_Pos\fP)"
0x00000008 
.SS "#define I2C_CR1_ADDRIE_Pos   (3U)"

.SS "#define I2C_CR1_ALERTEN   \fBI2C_CR1_ALERTEN_Msk\fP"
SMBus alert enable 
.SS "#define I2C_CR1_ALERTEN_Msk   (0x1UL << \fBI2C_CR1_ALERTEN_Pos\fP)"
0x00400000 
.SS "#define I2C_CR1_ALERTEN_Pos   (22U)"

.SS "#define I2C_CR1_ANFOFF   \fBI2C_CR1_ANFOFF_Msk\fP"
Analog noise filter OFF 
.SS "#define I2C_CR1_ANFOFF_Msk   (0x1UL << \fBI2C_CR1_ANFOFF_Pos\fP)"
0x00001000 
.SS "#define I2C_CR1_ANFOFF_Pos   (12U)"

.SS "#define I2C_CR1_DNF   \fBI2C_CR1_DNF_Msk\fP"
Digital noise filter 
.SS "#define I2C_CR1_DNF_Msk   (0xFUL << \fBI2C_CR1_DNF_Pos\fP)"
0x00000F00 
.SS "#define I2C_CR1_DNF_Pos   (8U)"

.SS "#define I2C_CR1_ERRIE   \fBI2C_CR1_ERRIE_Msk\fP"
Errors interrupt enable 
.SS "#define I2C_CR1_ERRIE_Msk   (0x1UL << \fBI2C_CR1_ERRIE_Pos\fP)"
0x00000080 
.SS "#define I2C_CR1_ERRIE_Pos   (7U)"

.SS "#define I2C_CR1_GCEN   \fBI2C_CR1_GCEN_Msk\fP"
General call enable 
.SS "#define I2C_CR1_GCEN_Msk   (0x1UL << \fBI2C_CR1_GCEN_Pos\fP)"
0x00080000 
.SS "#define I2C_CR1_GCEN_Pos   (19U)"

.SS "#define I2C_CR1_NACKIE   \fBI2C_CR1_NACKIE_Msk\fP"
NACK received interrupt enable 
.SS "#define I2C_CR1_NACKIE_Msk   (0x1UL << \fBI2C_CR1_NACKIE_Pos\fP)"
0x00000010 
.SS "#define I2C_CR1_NACKIE_Pos   (4U)"

.SS "#define I2C_CR1_NOSTRETCH   \fBI2C_CR1_NOSTRETCH_Msk\fP"
Clock stretching disable 
.SS "#define I2C_CR1_NOSTRETCH_Msk   (0x1UL << \fBI2C_CR1_NOSTRETCH_Pos\fP)"
0x00020000 
.SS "#define I2C_CR1_NOSTRETCH_Pos   (17U)"

.SS "#define I2C_CR1_PE   \fBI2C_CR1_PE_Msk\fP"
Peripheral enable 
.SS "#define I2C_CR1_PE_Msk   (0x1UL << \fBI2C_CR1_PE_Pos\fP)"
0x00000001 
.SS "#define I2C_CR1_PE_Pos   (0U)"

.SS "#define I2C_CR1_PECEN   \fBI2C_CR1_PECEN_Msk\fP"
PEC enable 
.SS "#define I2C_CR1_PECEN_Msk   (0x1UL << \fBI2C_CR1_PECEN_Pos\fP)"
0x00800000 
.SS "#define I2C_CR1_PECEN_Pos   (23U)"

.SS "#define I2C_CR1_RXDMAEN   \fBI2C_CR1_RXDMAEN_Msk\fP"
DMA reception requests enable 
.SS "#define I2C_CR1_RXDMAEN_Msk   (0x1UL << \fBI2C_CR1_RXDMAEN_Pos\fP)"
0x00008000 
.SS "#define I2C_CR1_RXDMAEN_Pos   (15U)"

.SS "#define I2C_CR1_RXIE   \fBI2C_CR1_RXIE_Msk\fP"
RX interrupt enable 
.SS "#define I2C_CR1_RXIE_Msk   (0x1UL << \fBI2C_CR1_RXIE_Pos\fP)"
0x00000004 
.SS "#define I2C_CR1_RXIE_Pos   (2U)"

.SS "#define I2C_CR1_SBC   \fBI2C_CR1_SBC_Msk\fP"
Slave byte control 
.SS "#define I2C_CR1_SBC_Msk   (0x1UL << \fBI2C_CR1_SBC_Pos\fP)"
0x00010000 
.SS "#define I2C_CR1_SBC_Pos   (16U)"

.SS "#define I2C_CR1_SMBDEN   \fBI2C_CR1_SMBDEN_Msk\fP"
SMBus device default address enable 
.SS "#define I2C_CR1_SMBDEN_Msk   (0x1UL << \fBI2C_CR1_SMBDEN_Pos\fP)"
0x00200000 
.SS "#define I2C_CR1_SMBDEN_Pos   (21U)"

.SS "#define I2C_CR1_SMBHEN   \fBI2C_CR1_SMBHEN_Msk\fP"
SMBus host address enable 
.SS "#define I2C_CR1_SMBHEN_Msk   (0x1UL << \fBI2C_CR1_SMBHEN_Pos\fP)"
0x00100000 
.SS "#define I2C_CR1_SMBHEN_Pos   (20U)"

.SS "#define I2C_CR1_STOPIE   \fBI2C_CR1_STOPIE_Msk\fP"
STOP detection interrupt enable 
.SS "#define I2C_CR1_STOPIE_Msk   (0x1UL << \fBI2C_CR1_STOPIE_Pos\fP)"
0x00000020 
.SS "#define I2C_CR1_STOPIE_Pos   (5U)"

.SS "#define I2C_CR1_SWRST   \fBI2C_CR1_SWRST_Msk\fP"
Software reset 
.SS "#define I2C_CR1_SWRST_Msk   (0x1UL << \fBI2C_CR1_SWRST_Pos\fP)"
0x00002000 
.SS "#define I2C_CR1_SWRST_Pos   (13U)"

.SS "#define I2C_CR1_TCIE   \fBI2C_CR1_TCIE_Msk\fP"
Transfer complete interrupt enable 
.SS "#define I2C_CR1_TCIE_Msk   (0x1UL << \fBI2C_CR1_TCIE_Pos\fP)"
0x00000040 
.SS "#define I2C_CR1_TCIE_Pos   (6U)"

.SS "#define I2C_CR1_TXDMAEN   \fBI2C_CR1_TXDMAEN_Msk\fP"
DMA transmission requests enable 
.SS "#define I2C_CR1_TXDMAEN_Msk   (0x1UL << \fBI2C_CR1_TXDMAEN_Pos\fP)"
0x00004000 
.SS "#define I2C_CR1_TXDMAEN_Pos   (14U)"

.SS "#define I2C_CR1_TXIE   \fBI2C_CR1_TXIE_Msk\fP"
TX interrupt enable 
.SS "#define I2C_CR1_TXIE_Msk   (0x1UL << \fBI2C_CR1_TXIE_Pos\fP)"
0x00000002 
.SS "#define I2C_CR1_TXIE_Pos   (1U)"

.SS "#define I2C_CR1_WUPEN   \fBI2C_CR1_WUPEN_Msk\fP"
Wakeup from STOP enable 
.SS "#define I2C_CR1_WUPEN_Msk   (0x1UL << \fBI2C_CR1_WUPEN_Pos\fP)"
0x00040000 
.SS "#define I2C_CR1_WUPEN_Pos   (18U)"

.SS "#define I2C_CR2_ADD10   \fBI2C_CR2_ADD10_Msk\fP"
10-bit addressing mode (master mode) 
.SS "#define I2C_CR2_ADD10_Msk   (0x1UL << \fBI2C_CR2_ADD10_Pos\fP)"
0x00000800 
.SS "#define I2C_CR2_ADD10_Pos   (11U)"

.SS "#define I2C_CR2_AUTOEND   \fBI2C_CR2_AUTOEND_Msk\fP"
Automatic end mode (master mode) 
.SS "#define I2C_CR2_AUTOEND_Msk   (0x1UL << \fBI2C_CR2_AUTOEND_Pos\fP)"
0x02000000 
.SS "#define I2C_CR2_AUTOEND_Pos   (25U)"

.SS "#define I2C_CR2_HEAD10R   \fBI2C_CR2_HEAD10R_Msk\fP"
10-bit address header only read direction (master mode) 
.SS "#define I2C_CR2_HEAD10R_Msk   (0x1UL << \fBI2C_CR2_HEAD10R_Pos\fP)"
0x00001000 
.SS "#define I2C_CR2_HEAD10R_Pos   (12U)"

.SS "#define I2C_CR2_NACK   \fBI2C_CR2_NACK_Msk\fP"
NACK generation (slave mode) 
.SS "#define I2C_CR2_NACK_Msk   (0x1UL << \fBI2C_CR2_NACK_Pos\fP)"
0x00008000 
.SS "#define I2C_CR2_NACK_Pos   (15U)"

.SS "#define I2C_CR2_NBYTES   \fBI2C_CR2_NBYTES_Msk\fP"
Number of bytes 
.SS "#define I2C_CR2_NBYTES_Msk   (0xFFUL << \fBI2C_CR2_NBYTES_Pos\fP)"
0x00FF0000 
.SS "#define I2C_CR2_NBYTES_Pos   (16U)"

.SS "#define I2C_CR2_PECBYTE   \fBI2C_CR2_PECBYTE_Msk\fP"
Packet error checking byte 
.SS "#define I2C_CR2_PECBYTE_Msk   (0x1UL << \fBI2C_CR2_PECBYTE_Pos\fP)"
0x04000000 
.SS "#define I2C_CR2_PECBYTE_Pos   (26U)"

.SS "#define I2C_CR2_RD_WRN   \fBI2C_CR2_RD_WRN_Msk\fP"
Transfer direction (master mode) 
.SS "#define I2C_CR2_RD_WRN_Msk   (0x1UL << \fBI2C_CR2_RD_WRN_Pos\fP)"
0x00000400 
.SS "#define I2C_CR2_RD_WRN_Pos   (10U)"

.SS "#define I2C_CR2_RELOAD   \fBI2C_CR2_RELOAD_Msk\fP"
NBYTES reload mode 
.SS "#define I2C_CR2_RELOAD_Msk   (0x1UL << \fBI2C_CR2_RELOAD_Pos\fP)"
0x01000000 
.SS "#define I2C_CR2_RELOAD_Pos   (24U)"

.SS "#define I2C_CR2_SADD   \fBI2C_CR2_SADD_Msk\fP"
Slave address (master mode) 
.SS "#define I2C_CR2_SADD_Msk   (0x3FFUL << \fBI2C_CR2_SADD_Pos\fP)"
0x000003FF 
.SS "#define I2C_CR2_SADD_Pos   (0U)"

.SS "#define I2C_CR2_START   \fBI2C_CR2_START_Msk\fP"
START generation 
.SS "#define I2C_CR2_START_Msk   (0x1UL << \fBI2C_CR2_START_Pos\fP)"
0x00002000 
.SS "#define I2C_CR2_START_Pos   (13U)"

.SS "#define I2C_CR2_STOP   \fBI2C_CR2_STOP_Msk\fP"
STOP generation (master mode) 
.SS "#define I2C_CR2_STOP_Msk   (0x1UL << \fBI2C_CR2_STOP_Pos\fP)"
0x00004000 
.SS "#define I2C_CR2_STOP_Pos   (14U)"

.SS "#define I2C_ICR_ADDRCF   \fBI2C_ICR_ADDRCF_Msk\fP"
Address matched clear flag 
.SS "#define I2C_ICR_ADDRCF_Msk   (0x1UL << \fBI2C_ICR_ADDRCF_Pos\fP)"
0x00000008 
.SS "#define I2C_ICR_ADDRCF_Pos   (3U)"

.SS "#define I2C_ICR_ALERTCF   \fBI2C_ICR_ALERTCF_Msk\fP"
Alert clear flag 
.SS "#define I2C_ICR_ALERTCF_Msk   (0x1UL << \fBI2C_ICR_ALERTCF_Pos\fP)"
0x00002000 
.SS "#define I2C_ICR_ALERTCF_Pos   (13U)"

.SS "#define I2C_ICR_ARLOCF   \fBI2C_ICR_ARLOCF_Msk\fP"
Arbitration lost clear flag 
.SS "#define I2C_ICR_ARLOCF_Msk   (0x1UL << \fBI2C_ICR_ARLOCF_Pos\fP)"
0x00000200 
.SS "#define I2C_ICR_ARLOCF_Pos   (9U)"

.SS "#define I2C_ICR_BERRCF   \fBI2C_ICR_BERRCF_Msk\fP"
Bus error clear flag 
.SS "#define I2C_ICR_BERRCF_Msk   (0x1UL << \fBI2C_ICR_BERRCF_Pos\fP)"
0x00000100 
.SS "#define I2C_ICR_BERRCF_Pos   (8U)"

.SS "#define I2C_ICR_NACKCF   \fBI2C_ICR_NACKCF_Msk\fP"
NACK clear flag 
.SS "#define I2C_ICR_NACKCF_Msk   (0x1UL << \fBI2C_ICR_NACKCF_Pos\fP)"
0x00000010 
.SS "#define I2C_ICR_NACKCF_Pos   (4U)"

.SS "#define I2C_ICR_OVRCF   \fBI2C_ICR_OVRCF_Msk\fP"
Overrun/Underrun clear flag 
.SS "#define I2C_ICR_OVRCF_Msk   (0x1UL << \fBI2C_ICR_OVRCF_Pos\fP)"
0x00000400 
.SS "#define I2C_ICR_OVRCF_Pos   (10U)"

.SS "#define I2C_ICR_PECCF   \fBI2C_ICR_PECCF_Msk\fP"
PAC error clear flag 
.SS "#define I2C_ICR_PECCF_Msk   (0x1UL << \fBI2C_ICR_PECCF_Pos\fP)"
0x00000800 
.SS "#define I2C_ICR_PECCF_Pos   (11U)"

.SS "#define I2C_ICR_STOPCF   \fBI2C_ICR_STOPCF_Msk\fP"
STOP detection clear flag 
.SS "#define I2C_ICR_STOPCF_Msk   (0x1UL << \fBI2C_ICR_STOPCF_Pos\fP)"
0x00000020 
.SS "#define I2C_ICR_STOPCF_Pos   (5U)"

.SS "#define I2C_ICR_TIMOUTCF   \fBI2C_ICR_TIMOUTCF_Msk\fP"
Timeout clear flag 
.SS "#define I2C_ICR_TIMOUTCF_Msk   (0x1UL << \fBI2C_ICR_TIMOUTCF_Pos\fP)"
0x00001000 
.SS "#define I2C_ICR_TIMOUTCF_Pos   (12U)"

.SS "#define I2C_ISR_ADDCODE   \fBI2C_ISR_ADDCODE_Msk\fP"
Address match code (slave mode) 
.SS "#define I2C_ISR_ADDCODE_Msk   (0x7FUL << \fBI2C_ISR_ADDCODE_Pos\fP)"
0x00FE0000 
.SS "#define I2C_ISR_ADDCODE_Pos   (17U)"

.SS "#define I2C_ISR_ADDR   \fBI2C_ISR_ADDR_Msk\fP"
Address matched (slave mode) 
.SS "#define I2C_ISR_ADDR_Msk   (0x1UL << \fBI2C_ISR_ADDR_Pos\fP)"
0x00000008 
.SS "#define I2C_ISR_ADDR_Pos   (3U)"

.SS "#define I2C_ISR_ALERT   \fBI2C_ISR_ALERT_Msk\fP"
SMBus alert 
.SS "#define I2C_ISR_ALERT_Msk   (0x1UL << \fBI2C_ISR_ALERT_Pos\fP)"
0x00002000 
.SS "#define I2C_ISR_ALERT_Pos   (13U)"

.SS "#define I2C_ISR_ARLO   \fBI2C_ISR_ARLO_Msk\fP"
Arbitration lost 
.SS "#define I2C_ISR_ARLO_Msk   (0x1UL << \fBI2C_ISR_ARLO_Pos\fP)"
0x00000200 
.SS "#define I2C_ISR_ARLO_Pos   (9U)"

.SS "#define I2C_ISR_BERR   \fBI2C_ISR_BERR_Msk\fP"
Bus error 
.SS "#define I2C_ISR_BERR_Msk   (0x1UL << \fBI2C_ISR_BERR_Pos\fP)"
0x00000100 
.SS "#define I2C_ISR_BERR_Pos   (8U)"

.SS "#define I2C_ISR_BUSY   \fBI2C_ISR_BUSY_Msk\fP"
Bus busy 
.SS "#define I2C_ISR_BUSY_Msk   (0x1UL << \fBI2C_ISR_BUSY_Pos\fP)"
0x00008000 
.SS "#define I2C_ISR_BUSY_Pos   (15U)"

.SS "#define I2C_ISR_DIR   \fBI2C_ISR_DIR_Msk\fP"
Transfer direction (slave mode) 
.SS "#define I2C_ISR_DIR_Msk   (0x1UL << \fBI2C_ISR_DIR_Pos\fP)"
0x00010000 
.SS "#define I2C_ISR_DIR_Pos   (16U)"

.SS "#define I2C_ISR_NACKF   \fBI2C_ISR_NACKF_Msk\fP"
NACK received flag 
.SS "#define I2C_ISR_NACKF_Msk   (0x1UL << \fBI2C_ISR_NACKF_Pos\fP)"
0x00000010 
.SS "#define I2C_ISR_NACKF_Pos   (4U)"

.SS "#define I2C_ISR_OVR   \fBI2C_ISR_OVR_Msk\fP"
Overrun/Underrun 
.SS "#define I2C_ISR_OVR_Msk   (0x1UL << \fBI2C_ISR_OVR_Pos\fP)"
0x00000400 
.SS "#define I2C_ISR_OVR_Pos   (10U)"

.SS "#define I2C_ISR_PECERR   \fBI2C_ISR_PECERR_Msk\fP"
PEC error in reception 
.SS "#define I2C_ISR_PECERR_Msk   (0x1UL << \fBI2C_ISR_PECERR_Pos\fP)"
0x00000800 
.SS "#define I2C_ISR_PECERR_Pos   (11U)"

.SS "#define I2C_ISR_RXNE   \fBI2C_ISR_RXNE_Msk\fP"
Receive data register not empty 
.SS "#define I2C_ISR_RXNE_Msk   (0x1UL << \fBI2C_ISR_RXNE_Pos\fP)"
0x00000004 
.SS "#define I2C_ISR_RXNE_Pos   (2U)"

.SS "#define I2C_ISR_STOPF   \fBI2C_ISR_STOPF_Msk\fP"
STOP detection flag 
.SS "#define I2C_ISR_STOPF_Msk   (0x1UL << \fBI2C_ISR_STOPF_Pos\fP)"
0x00000020 
.SS "#define I2C_ISR_STOPF_Pos   (5U)"

.SS "#define I2C_ISR_TC   \fBI2C_ISR_TC_Msk\fP"
Transfer complete (master mode) 
.SS "#define I2C_ISR_TC_Msk   (0x1UL << \fBI2C_ISR_TC_Pos\fP)"
0x00000040 
.SS "#define I2C_ISR_TC_Pos   (6U)"

.SS "#define I2C_ISR_TCR   \fBI2C_ISR_TCR_Msk\fP"
Transfer complete reload 
.SS "#define I2C_ISR_TCR_Msk   (0x1UL << \fBI2C_ISR_TCR_Pos\fP)"
0x00000080 
.SS "#define I2C_ISR_TCR_Pos   (7U)"

.SS "#define I2C_ISR_TIMEOUT   \fBI2C_ISR_TIMEOUT_Msk\fP"
Timeout or Tlow detection flag 
.SS "#define I2C_ISR_TIMEOUT_Msk   (0x1UL << \fBI2C_ISR_TIMEOUT_Pos\fP)"
0x00001000 
.SS "#define I2C_ISR_TIMEOUT_Pos   (12U)"

.SS "#define I2C_ISR_TXE   \fBI2C_ISR_TXE_Msk\fP"
Transmit data register empty 
.SS "#define I2C_ISR_TXE_Msk   (0x1UL << \fBI2C_ISR_TXE_Pos\fP)"
0x00000001 
.SS "#define I2C_ISR_TXE_Pos   (0U)"

.SS "#define I2C_ISR_TXIS   \fBI2C_ISR_TXIS_Msk\fP"
Transmit interrupt status 
.SS "#define I2C_ISR_TXIS_Msk   (0x1UL << \fBI2C_ISR_TXIS_Pos\fP)"
0x00000002 
.SS "#define I2C_ISR_TXIS_Pos   (1U)"

.SS "#define I2C_OAR1_OA1   \fBI2C_OAR1_OA1_Msk\fP"
Interface own address 1 
.SS "#define I2C_OAR1_OA1_Msk   (0x3FFUL << \fBI2C_OAR1_OA1_Pos\fP)"
0x000003FF 
.SS "#define I2C_OAR1_OA1_Pos   (0U)"

.SS "#define I2C_OAR1_OA1EN   \fBI2C_OAR1_OA1EN_Msk\fP"
Own address 1 enable 
.SS "#define I2C_OAR1_OA1EN_Msk   (0x1UL << \fBI2C_OAR1_OA1EN_Pos\fP)"
0x00008000 
.SS "#define I2C_OAR1_OA1EN_Pos   (15U)"

.SS "#define I2C_OAR1_OA1MODE   \fBI2C_OAR1_OA1MODE_Msk\fP"
Own address 1 10-bit mode 
.SS "#define I2C_OAR1_OA1MODE_Msk   (0x1UL << \fBI2C_OAR1_OA1MODE_Pos\fP)"
0x00000400 
.SS "#define I2C_OAR1_OA1MODE_Pos   (10U)"

.SS "#define I2C_OAR2_OA2   \fBI2C_OAR2_OA2_Msk\fP"
Interface own address 2 
.SS "#define I2C_OAR2_OA2_Msk   (0x7FUL << \fBI2C_OAR2_OA2_Pos\fP)"
0x000000FE 
.SS "#define I2C_OAR2_OA2_Pos   (1U)"

.SS "#define I2C_OAR2_OA2EN   \fBI2C_OAR2_OA2EN_Msk\fP"
Own address 2 enable 
.SS "#define I2C_OAR2_OA2EN_Msk   (0x1UL << \fBI2C_OAR2_OA2EN_Pos\fP)"
0x00008000 
.SS "#define I2C_OAR2_OA2EN_Pos   (15U)"

.SS "#define I2C_OAR2_OA2MASK01   \fBI2C_OAR2_OA2MASK01_Msk\fP"
OA2[1] is masked, Only OA2[7:2] are compared 
.br
 
.SS "#define I2C_OAR2_OA2MASK01_Msk   (0x1UL << \fBI2C_OAR2_OA2MASK01_Pos\fP)"
0x00000100 
.SS "#define I2C_OAR2_OA2MASK01_Pos   (8U)"

.SS "#define I2C_OAR2_OA2MASK02   \fBI2C_OAR2_OA2MASK02_Msk\fP"
OA2[2:1] is masked, Only OA2[7:3] are compared 
.SS "#define I2C_OAR2_OA2MASK02_Msk   (0x1UL << \fBI2C_OAR2_OA2MASK02_Pos\fP)"
0x00000200 
.SS "#define I2C_OAR2_OA2MASK02_Pos   (9U)"

.SS "#define I2C_OAR2_OA2MASK03   \fBI2C_OAR2_OA2MASK03_Msk\fP"
OA2[3:1] is masked, Only OA2[7:4] are compared 
.SS "#define I2C_OAR2_OA2MASK03_Msk   (0x3UL << \fBI2C_OAR2_OA2MASK03_Pos\fP)"
0x00000300 
.SS "#define I2C_OAR2_OA2MASK03_Pos   (8U)"

.SS "#define I2C_OAR2_OA2MASK04   \fBI2C_OAR2_OA2MASK04_Msk\fP"
OA2[4:1] is masked, Only OA2[7:5] are compared 
.SS "#define I2C_OAR2_OA2MASK04_Msk   (0x1UL << \fBI2C_OAR2_OA2MASK04_Pos\fP)"
0x00000400 
.SS "#define I2C_OAR2_OA2MASK04_Pos   (10U)"

.SS "#define I2C_OAR2_OA2MASK05   \fBI2C_OAR2_OA2MASK05_Msk\fP"
OA2[5:1] is masked, Only OA2[7:6] are compared 
.SS "#define I2C_OAR2_OA2MASK05_Msk   (0x5UL << \fBI2C_OAR2_OA2MASK05_Pos\fP)"
0x00000500 
.SS "#define I2C_OAR2_OA2MASK05_Pos   (8U)"

.SS "#define I2C_OAR2_OA2MASK06   \fBI2C_OAR2_OA2MASK06_Msk\fP"
OA2[6:1] is masked, Only OA2[7] are compared 
.br
 
.SS "#define I2C_OAR2_OA2MASK06_Msk   (0x3UL << \fBI2C_OAR2_OA2MASK06_Pos\fP)"
0x00000600 
.SS "#define I2C_OAR2_OA2MASK06_Pos   (9U)"

.SS "#define I2C_OAR2_OA2MASK07   \fBI2C_OAR2_OA2MASK07_Msk\fP"
OA2[7:1] is masked, No comparison is done 
.br
 
.SS "#define I2C_OAR2_OA2MASK07_Msk   (0x7UL << \fBI2C_OAR2_OA2MASK07_Pos\fP)"
0x00000700 
.SS "#define I2C_OAR2_OA2MASK07_Pos   (8U)"

.SS "#define I2C_OAR2_OA2MSK   \fBI2C_OAR2_OA2MSK_Msk\fP"
Own address 2 masks 
.SS "#define I2C_OAR2_OA2MSK_Msk   (0x7UL << \fBI2C_OAR2_OA2MSK_Pos\fP)"
0x00000700 
.SS "#define I2C_OAR2_OA2MSK_Pos   (8U)"

.SS "#define I2C_OAR2_OA2NOMASK   (0U)"
No mask 
.br
 
.SS "#define I2C_PECR_PEC   \fBI2C_PECR_PEC_Msk\fP"
PEC register 
.SS "#define I2C_PECR_PEC_Msk   (0xFFUL << \fBI2C_PECR_PEC_Pos\fP)"
0x000000FF 
.SS "#define I2C_PECR_PEC_Pos   (0U)"

.SS "#define I2C_RXDR_RXDATA   \fBI2C_RXDR_RXDATA_Msk\fP"
8-bit receive data 
.SS "#define I2C_RXDR_RXDATA_Msk   (0xFFUL << \fBI2C_RXDR_RXDATA_Pos\fP)"
0x000000FF 
.SS "#define I2C_RXDR_RXDATA_Pos   (0U)"

.SS "#define I2C_TIMEOUTR_TEXTEN   \fBI2C_TIMEOUTR_TEXTEN_Msk\fP"
Extended clock timeout enable 
.SS "#define I2C_TIMEOUTR_TEXTEN_Msk   (0x1UL << \fBI2C_TIMEOUTR_TEXTEN_Pos\fP)"
0x80000000 
.SS "#define I2C_TIMEOUTR_TEXTEN_Pos   (31U)"

.SS "#define I2C_TIMEOUTR_TIDLE   \fBI2C_TIMEOUTR_TIDLE_Msk\fP"
Idle clock timeout detection 
.SS "#define I2C_TIMEOUTR_TIDLE_Msk   (0x1UL << \fBI2C_TIMEOUTR_TIDLE_Pos\fP)"
0x00001000 
.SS "#define I2C_TIMEOUTR_TIDLE_Pos   (12U)"

.SS "#define I2C_TIMEOUTR_TIMEOUTA   \fBI2C_TIMEOUTR_TIMEOUTA_Msk\fP"
Bus timeout A 
.SS "#define I2C_TIMEOUTR_TIMEOUTA_Msk   (0xFFFUL << \fBI2C_TIMEOUTR_TIMEOUTA_Pos\fP)"
0x00000FFF 
.SS "#define I2C_TIMEOUTR_TIMEOUTA_Pos   (0U)"

.SS "#define I2C_TIMEOUTR_TIMEOUTB   \fBI2C_TIMEOUTR_TIMEOUTB_Msk\fP"
Bus timeout B 
.SS "#define I2C_TIMEOUTR_TIMEOUTB_Msk   (0xFFFUL << \fBI2C_TIMEOUTR_TIMEOUTB_Pos\fP)"
0x0FFF0000 
.SS "#define I2C_TIMEOUTR_TIMEOUTB_Pos   (16U)"

.SS "#define I2C_TIMEOUTR_TIMOUTEN   \fBI2C_TIMEOUTR_TIMOUTEN_Msk\fP"
Clock timeout enable 
.SS "#define I2C_TIMEOUTR_TIMOUTEN_Msk   (0x1UL << \fBI2C_TIMEOUTR_TIMOUTEN_Pos\fP)"
0x00008000 
.SS "#define I2C_TIMEOUTR_TIMOUTEN_Pos   (15U)"

.SS "#define I2C_TIMINGR_PRESC   \fBI2C_TIMINGR_PRESC_Msk\fP"
Timings prescaler 
.SS "#define I2C_TIMINGR_PRESC_Msk   (0xFUL << \fBI2C_TIMINGR_PRESC_Pos\fP)"
0xF0000000 
.SS "#define I2C_TIMINGR_PRESC_Pos   (28U)"

.SS "#define I2C_TIMINGR_SCLDEL   \fBI2C_TIMINGR_SCLDEL_Msk\fP"
Data setup time 
.SS "#define I2C_TIMINGR_SCLDEL_Msk   (0xFUL << \fBI2C_TIMINGR_SCLDEL_Pos\fP)"
0x00F00000 
.SS "#define I2C_TIMINGR_SCLDEL_Pos   (20U)"

.SS "#define I2C_TIMINGR_SCLH   \fBI2C_TIMINGR_SCLH_Msk\fP"
SCL high period (master mode) 
.SS "#define I2C_TIMINGR_SCLH_Msk   (0xFFUL << \fBI2C_TIMINGR_SCLH_Pos\fP)"
0x0000FF00 
.SS "#define I2C_TIMINGR_SCLH_Pos   (8U)"

.SS "#define I2C_TIMINGR_SCLL   \fBI2C_TIMINGR_SCLL_Msk\fP"
SCL low period (master mode) 
.SS "#define I2C_TIMINGR_SCLL_Msk   (0xFFUL << \fBI2C_TIMINGR_SCLL_Pos\fP)"
0x000000FF 
.SS "#define I2C_TIMINGR_SCLL_Pos   (0U)"

.SS "#define I2C_TIMINGR_SDADEL   \fBI2C_TIMINGR_SDADEL_Msk\fP"
Data hold time 
.SS "#define I2C_TIMINGR_SDADEL_Msk   (0xFUL << \fBI2C_TIMINGR_SDADEL_Pos\fP)"
0x000F0000 
.SS "#define I2C_TIMINGR_SDADEL_Pos   (16U)"

.SS "#define I2C_TXDR_TXDATA   \fBI2C_TXDR_TXDATA_Msk\fP"
8-bit transmit data 
.SS "#define I2C_TXDR_TXDATA_Msk   (0xFFUL << \fBI2C_TXDR_TXDATA_Pos\fP)"
0x000000FF 
.SS "#define I2C_TXDR_TXDATA_Pos   (0U)"

.SS "#define IWDG_KR_KEY   \fBIWDG_KR_KEY_Msk\fP"
Key value (write only, read 0000h) 
.br
 
.SS "#define IWDG_KR_KEY_Msk   (0xFFFFUL << \fBIWDG_KR_KEY_Pos\fP)"
0x0000FFFF 
.SS "#define IWDG_KR_KEY_Pos   (0U)"

.SS "#define IWDG_PR_PR   \fBIWDG_PR_PR_Msk\fP"
PR[2:0] (Prescaler divider) 
.br
 
.SS "#define IWDG_PR_PR_0   (0x1UL << \fBIWDG_PR_PR_Pos\fP)"
0x00000001 
.SS "#define IWDG_PR_PR_1   (0x2UL << \fBIWDG_PR_PR_Pos\fP)"
0x00000002 
.SS "#define IWDG_PR_PR_2   (0x4UL << \fBIWDG_PR_PR_Pos\fP)"
0x00000004 
.SS "#define IWDG_PR_PR_Msk   (0x7UL << \fBIWDG_PR_PR_Pos\fP)"
0x00000007 
.SS "#define IWDG_PR_PR_Pos   (0U)"

.SS "#define IWDG_RLR_RL   \fBIWDG_RLR_RL_Msk\fP"
Watchdog counter reload value 
.br
 
.SS "#define IWDG_RLR_RL_Msk   (0xFFFUL << \fBIWDG_RLR_RL_Pos\fP)"
0x00000FFF 
.SS "#define IWDG_RLR_RL_Pos   (0U)"

.SS "#define IWDG_SR_PVU   \fBIWDG_SR_PVU_Msk\fP"
Watchdog prescaler value update 
.SS "#define IWDG_SR_PVU_Msk   (0x1UL << \fBIWDG_SR_PVU_Pos\fP)"
0x00000001 
.SS "#define IWDG_SR_PVU_Pos   (0U)"

.SS "#define IWDG_SR_RVU   \fBIWDG_SR_RVU_Msk\fP"
Watchdog counter reload value update 
.SS "#define IWDG_SR_RVU_Msk   (0x1UL << \fBIWDG_SR_RVU_Pos\fP)"
0x00000002 
.SS "#define IWDG_SR_RVU_Pos   (1U)"

.SS "#define IWDG_SR_WVU   \fBIWDG_SR_WVU_Msk\fP"
Watchdog counter window value update 
.SS "#define IWDG_SR_WVU_Msk   (0x1UL << \fBIWDG_SR_WVU_Pos\fP)"
0x00000004 
.SS "#define IWDG_SR_WVU_Pos   (2U)"

.SS "#define IWDG_WINR_WIN   \fBIWDG_WINR_WIN_Msk\fP"
Watchdog counter window value 
.SS "#define IWDG_WINR_WIN_Msk   (0xFFFUL << \fBIWDG_WINR_WIN_Pos\fP)"
0x00000FFF 
.SS "#define IWDG_WINR_WIN_Pos   (0U)"

.SS "#define PWR_CR1_DBP   \fBPWR_CR1_DBP_Msk\fP"
Disable Backup Domain write protection 
.SS "#define PWR_CR1_DBP_Msk   (0x1UL << \fBPWR_CR1_DBP_Pos\fP)"
0x00000100 
.SS "#define PWR_CR1_DBP_Pos   (8U)"

.SS "#define PWR_CR1_FPD_LPRUN   \fBPWR_CR1_FPD_LPRUN_Msk\fP"
Flash power down mode during run 
.SS "#define PWR_CR1_FPD_LPRUN_Msk   (0x1UL << \fBPWR_CR1_FPD_LPRUN_Pos\fP)"
0x00000010 
.SS "#define PWR_CR1_FPD_LPRUN_Pos   (4U)"

.SS "#define PWR_CR1_FPD_LPSLP   \fBPWR_CR1_FPD_LPSLP_Msk\fP"
Flash power down mode during sleep 
.SS "#define PWR_CR1_FPD_LPSLP_Msk   (0x1UL << \fBPWR_CR1_FPD_LPSLP_Pos\fP)"
0x00000020 
.SS "#define PWR_CR1_FPD_LPSLP_Pos   (5U)"

.SS "#define PWR_CR1_FPD_STOP   \fBPWR_CR1_FPD_STOP_Msk\fP"
Flash power down mode during stop 
.SS "#define PWR_CR1_FPD_STOP_Msk   (0x1UL << \fBPWR_CR1_FPD_STOP_Pos\fP)"
0x00000008 
.SS "#define PWR_CR1_FPD_STOP_Pos   (3U)"

.SS "#define PWR_CR1_LPMS   \fBPWR_CR1_LPMS_Msk\fP"
Low Power Mode Selection 
.SS "#define PWR_CR1_LPMS_0   (0x1UL << \fBPWR_CR1_LPMS_Pos\fP)"
0x00000001 
.SS "#define PWR_CR1_LPMS_1   (0x2UL << \fBPWR_CR1_LPMS_Pos\fP)"
0x00000002 
.SS "#define PWR_CR1_LPMS_Msk   (0x7UL << \fBPWR_CR1_LPMS_Pos\fP)"
0x00000007 
.SS "#define PWR_CR1_LPMS_Pos   (0U)"

.SS "#define PWR_CR1_LPR   \fBPWR_CR1_LPR_Msk\fP"
Regulator Low-Power Run mode 
.SS "#define PWR_CR1_LPR_Msk   (0x1UL << \fBPWR_CR1_LPR_Pos\fP)"
0x00004000 
.SS "#define PWR_CR1_LPR_Pos   (14U)"

.SS "#define PWR_CR1_VOS   \fBPWR_CR1_VOS_Msk\fP"
Voltage scaling 
.SS "#define PWR_CR1_VOS_0   (0x1UL << \fBPWR_CR1_VOS_Pos\fP)"
Voltage scaling bit 0 
.SS "#define PWR_CR1_VOS_1   (0x2UL << \fBPWR_CR1_VOS_Pos\fP)"
Voltage scaling bit 1 
.SS "#define PWR_CR1_VOS_Msk   (0x3UL << \fBPWR_CR1_VOS_Pos\fP)"
0x00000600 
.SS "#define PWR_CR1_VOS_Pos   (9U)"

.SS "#define PWR_CR3_APC   \fBPWR_CR3_APC_Msk\fP"
Apply pull-up and pull-down configuration 
.SS "#define PWR_CR3_APC_Msk   (0x1UL << \fBPWR_CR3_APC_Pos\fP)"
0x00000400 
.SS "#define PWR_CR3_APC_Pos   (10U)"

.SS "#define PWR_CR3_EIWUL   \fBPWR_CR3_EIWUL_Msk\fP"
Enable Internal Wake-up line 
.SS "#define PWR_CR3_EIWUL_Msk   (0x1UL << \fBPWR_CR3_EIWUL_Pos\fP)"
0x00008000 
.SS "#define PWR_CR3_EIWUL_Pos   (15U)"

.SS "#define PWR_CR3_EWUP   \fBPWR_CR3_EWUP_Msk\fP"
Enable all Wake-Up Pins 
.br
 
.SS "#define PWR_CR3_EWUP1   \fBPWR_CR3_EWUP1_Msk\fP"
Enable WKUP pin 1 
.SS "#define PWR_CR3_EWUP1_Msk   (0x1UL << \fBPWR_CR3_EWUP1_Pos\fP)"
0x00000001 
.SS "#define PWR_CR3_EWUP1_Pos   (0U)"

.SS "#define PWR_CR3_EWUP2   \fBPWR_CR3_EWUP2_Msk\fP"
Enable WKUP pin 2 
.SS "#define PWR_CR3_EWUP2_Msk   (0x1UL << \fBPWR_CR3_EWUP2_Pos\fP)"
0x00000002 
.SS "#define PWR_CR3_EWUP2_Pos   (1U)"

.SS "#define PWR_CR3_EWUP4   \fBPWR_CR3_EWUP4_Msk\fP"
Enable WKUP pin 4 
.SS "#define PWR_CR3_EWUP4_Msk   (0x1UL << \fBPWR_CR3_EWUP4_Pos\fP)"
0x00000008 
.SS "#define PWR_CR3_EWUP4_Pos   (3U)"

.SS "#define PWR_CR3_EWUP6   \fBPWR_CR3_EWUP6_Msk\fP"
Enable WKUP pin 6 
.SS "#define PWR_CR3_EWUP6_Msk   (0x1UL << \fBPWR_CR3_EWUP6_Pos\fP)"
0x00000020 
.SS "#define PWR_CR3_EWUP6_Pos   (5U)"

.SS "#define PWR_CR3_EWUP_Msk   (0x2BUL << \fBPWR_CR3_EWUP_Pos\fP)"
0x0000002B 
.SS "#define PWR_CR3_EWUP_Pos   (0U)"

.SS "#define PWR_CR4_VBE   \fBPWR_CR4_VBE_Msk\fP"
VBAT Battery charging Enable 
.br
 
.SS "#define PWR_CR4_VBE_Msk   (0x1UL << \fBPWR_CR4_VBE_Pos\fP)"
0x00000100 
.SS "#define PWR_CR4_VBE_Pos   (8U)"

.SS "#define PWR_CR4_VBRS   \fBPWR_CR4_VBRS_Msk\fP"
VBAT Battery charging Resistor Selection 
.SS "#define PWR_CR4_VBRS_Msk   (0x1UL << \fBPWR_CR4_VBRS_Pos\fP)"
0x00000200 
.SS "#define PWR_CR4_VBRS_Pos   (9U)"

.SS "#define PWR_CR4_WP   \fBPWR_CR4_WP_Msk\fP"
all Wake-Up Pin polarity 
.SS "#define PWR_CR4_WP1   \fBPWR_CR4_WP1_Msk\fP"
Wake-Up Pin 1 polarity 
.SS "#define PWR_CR4_WP1_Msk   (0x1UL << \fBPWR_CR4_WP1_Pos\fP)"
0x00000001 
.SS "#define PWR_CR4_WP1_Pos   (0U)"

.SS "#define PWR_CR4_WP2   \fBPWR_CR4_WP2_Msk\fP"
Wake-Up Pin 2 polarity 
.SS "#define PWR_CR4_WP2_Msk   (0x1UL << \fBPWR_CR4_WP2_Pos\fP)"
0x00000002 
.SS "#define PWR_CR4_WP2_Pos   (1U)"

.SS "#define PWR_CR4_WP4   \fBPWR_CR4_WP4_Msk\fP"
Wake-Up Pin 4 polarity 
.SS "#define PWR_CR4_WP4_Msk   (0x1UL << \fBPWR_CR4_WP4_Pos\fP)"
0x00000008 
.SS "#define PWR_CR4_WP4_Pos   (3U)"

.SS "#define PWR_CR4_WP6   \fBPWR_CR4_WP6_Msk\fP"
Wake-Up Pin 6 polarity 
.SS "#define PWR_CR4_WP6_Msk   (0x1UL << \fBPWR_CR4_WP6_Pos\fP)"
0x00000020 
.SS "#define PWR_CR4_WP6_Pos   (5U)"

.SS "#define PWR_CR4_WP_Msk   (0x2BUL << \fBPWR_CR4_WP_Pos\fP)"
0x0000002B 
.SS "#define PWR_CR4_WP_Pos   (0U)"

.SS "#define PWR_PDCRA_PD0   \fBPWR_PDCRA_PD0_Msk\fP"
Pin PA0 Pull-Down set 
.SS "#define PWR_PDCRA_PD0_Msk   (0x1UL << \fBPWR_PDCRA_PD0_Pos\fP)"
0x00000001 
.SS "#define PWR_PDCRA_PD0_Pos   (0U)"

.SS "#define PWR_PDCRA_PD1   \fBPWR_PDCRA_PD1_Msk\fP"
Pin PA1 Pull-Down set 
.SS "#define PWR_PDCRA_PD10   \fBPWR_PDCRA_PD10_Msk\fP"
Pin PA10 Pull-Down set 
.SS "#define PWR_PDCRA_PD10_Msk   (0x1UL << \fBPWR_PDCRA_PD10_Pos\fP)"
0x00000400 
.SS "#define PWR_PDCRA_PD10_Pos   (10U)"

.SS "#define PWR_PDCRA_PD11   \fBPWR_PDCRA_PD11_Msk\fP"
Pin PA11 Pull-Down set 
.SS "#define PWR_PDCRA_PD11_Msk   (0x1UL << \fBPWR_PDCRA_PD11_Pos\fP)"
0x00000800 
.SS "#define PWR_PDCRA_PD11_Pos   (11U)"

.SS "#define PWR_PDCRA_PD12   \fBPWR_PDCRA_PD12_Msk\fP"
Pin PA12 Pull-Down set 
.SS "#define PWR_PDCRA_PD12_Msk   (0x1UL << \fBPWR_PDCRA_PD12_Pos\fP)"
0x00001000 
.SS "#define PWR_PDCRA_PD12_Pos   (12U)"

.SS "#define PWR_PDCRA_PD13   \fBPWR_PDCRA_PD13_Msk\fP"
Pin PA13 Pull-Down set 
.SS "#define PWR_PDCRA_PD13_Msk   (0x1UL << \fBPWR_PDCRA_PD13_Pos\fP)"
0x00002000 
.SS "#define PWR_PDCRA_PD13_Pos   (13U)"

.SS "#define PWR_PDCRA_PD14   \fBPWR_PDCRA_PD14_Msk\fP"
Pin PA14 Pull-Down set 
.SS "#define PWR_PDCRA_PD14_Msk   (0x1UL << \fBPWR_PDCRA_PD14_Pos\fP)"
0x00004000 
.SS "#define PWR_PDCRA_PD14_Pos   (14U)"

.SS "#define PWR_PDCRA_PD15   \fBPWR_PDCRA_PD15_Msk\fP"
Pin PA15 Pull-Down set 
.SS "#define PWR_PDCRA_PD15_Msk   (0x1UL << \fBPWR_PDCRA_PD15_Pos\fP)"
0x00008000 
.SS "#define PWR_PDCRA_PD15_Pos   (15U)"

.SS "#define PWR_PDCRA_PD1_Msk   (0x1UL << \fBPWR_PDCRA_PD1_Pos\fP)"
0x00000002 
.SS "#define PWR_PDCRA_PD1_Pos   (1U)"

.SS "#define PWR_PDCRA_PD2   \fBPWR_PDCRA_PD2_Msk\fP"
Pin PA2 Pull-Down set 
.SS "#define PWR_PDCRA_PD2_Msk   (0x1UL << \fBPWR_PDCRA_PD2_Pos\fP)"
0x00000004 
.SS "#define PWR_PDCRA_PD2_Pos   (2U)"

.SS "#define PWR_PDCRA_PD3   \fBPWR_PDCRA_PD3_Msk\fP"
Pin PA3 Pull-Down set 
.SS "#define PWR_PDCRA_PD3_Msk   (0x1UL << \fBPWR_PDCRA_PD3_Pos\fP)"
0x00000008 
.SS "#define PWR_PDCRA_PD3_Pos   (3U)"

.SS "#define PWR_PDCRA_PD4   \fBPWR_PDCRA_PD4_Msk\fP"
Pin PA4 Pull-Down set 
.SS "#define PWR_PDCRA_PD4_Msk   (0x1UL << \fBPWR_PDCRA_PD4_Pos\fP)"
0x00000010 
.SS "#define PWR_PDCRA_PD4_Pos   (4U)"

.SS "#define PWR_PDCRA_PD5   \fBPWR_PDCRA_PD5_Msk\fP"
Pin PA5 Pull-Down set 
.SS "#define PWR_PDCRA_PD5_Msk   (0x1UL << \fBPWR_PDCRA_PD5_Pos\fP)"
0x00000020 
.SS "#define PWR_PDCRA_PD5_Pos   (5U)"

.SS "#define PWR_PDCRA_PD6   \fBPWR_PDCRA_PD6_Msk\fP"
Pin PA6 Pull-Down set 
.SS "#define PWR_PDCRA_PD6_Msk   (0x1UL << \fBPWR_PDCRA_PD6_Pos\fP)"
0x00000040 
.SS "#define PWR_PDCRA_PD6_Pos   (6U)"

.SS "#define PWR_PDCRA_PD7   \fBPWR_PDCRA_PD7_Msk\fP"
Pin PA7 Pull-Down set 
.SS "#define PWR_PDCRA_PD7_Msk   (0x1UL << \fBPWR_PDCRA_PD7_Pos\fP)"
0x00000080 
.SS "#define PWR_PDCRA_PD7_Pos   (7U)"

.SS "#define PWR_PDCRA_PD8   \fBPWR_PDCRA_PD8_Msk\fP"
Pin PA8 Pull-Down set 
.SS "#define PWR_PDCRA_PD8_Msk   (0x1UL << \fBPWR_PDCRA_PD8_Pos\fP)"
0x00000100 
.SS "#define PWR_PDCRA_PD8_Pos   (8U)"

.SS "#define PWR_PDCRA_PD9   \fBPWR_PDCRA_PD9_Msk\fP"
Pin PA9 Pull-Down set 
.SS "#define PWR_PDCRA_PD9_Msk   (0x1UL << \fBPWR_PDCRA_PD9_Pos\fP)"
0x00000200 
.SS "#define PWR_PDCRA_PD9_Pos   (9U)"

.SS "#define PWR_PDCRB_PD0   \fBPWR_PDCRB_PD0_Msk\fP"
Pin PB0 Pull-Down set 
.SS "#define PWR_PDCRB_PD0_Msk   (0x1UL << \fBPWR_PDCRB_PD0_Pos\fP)"
0x00000001 
.SS "#define PWR_PDCRB_PD0_Pos   (0U)"

.SS "#define PWR_PDCRB_PD1   \fBPWR_PDCRB_PD1_Msk\fP"
Pin PB1 Pull-Down set 
.SS "#define PWR_PDCRB_PD10   \fBPWR_PDCRB_PD10_Msk\fP"
Pin PB10 Pull-Down set 
.SS "#define PWR_PDCRB_PD10_Msk   (0x1UL << \fBPWR_PDCRB_PD10_Pos\fP)"
0x00000400 
.SS "#define PWR_PDCRB_PD10_Pos   (10U)"

.SS "#define PWR_PDCRB_PD11   \fBPWR_PDCRB_PD11_Msk\fP"
Pin PB11 Pull-Down set 
.SS "#define PWR_PDCRB_PD11_Msk   (0x1UL << \fBPWR_PDCRB_PD11_Pos\fP)"
0x00000800 
.SS "#define PWR_PDCRB_PD11_Pos   (11U)"

.SS "#define PWR_PDCRB_PD12   \fBPWR_PDCRB_PD12_Msk\fP"
Pin PB12 Pull-Down set 
.SS "#define PWR_PDCRB_PD12_Msk   (0x1UL << \fBPWR_PDCRB_PD12_Pos\fP)"
0x00001000 
.SS "#define PWR_PDCRB_PD12_Pos   (12U)"

.SS "#define PWR_PDCRB_PD13   \fBPWR_PDCRB_PD13_Msk\fP"
Pin PB13 Pull-Down set 
.SS "#define PWR_PDCRB_PD13_Msk   (0x1UL << \fBPWR_PDCRB_PD13_Pos\fP)"
0x00002000 
.SS "#define PWR_PDCRB_PD13_Pos   (13U)"

.SS "#define PWR_PDCRB_PD14   \fBPWR_PDCRB_PD14_Msk\fP"
Pin PB14 Pull-Down set 
.SS "#define PWR_PDCRB_PD14_Msk   (0x1UL << \fBPWR_PDCRB_PD14_Pos\fP)"
0x00004000 
.SS "#define PWR_PDCRB_PD14_Pos   (14U)"

.SS "#define PWR_PDCRB_PD15   \fBPWR_PDCRB_PD15_Msk\fP"
Pin PB15 Pull-Down set 
.SS "#define PWR_PDCRB_PD15_Msk   (0x1UL << \fBPWR_PDCRB_PD15_Pos\fP)"
0x00008000 
.SS "#define PWR_PDCRB_PD15_Pos   (15U)"

.SS "#define PWR_PDCRB_PD1_Msk   (0x1UL << \fBPWR_PDCRB_PD1_Pos\fP)"
0x00000002 
.SS "#define PWR_PDCRB_PD1_Pos   (1U)"

.SS "#define PWR_PDCRB_PD2   \fBPWR_PDCRB_PD2_Msk\fP"
Pin PB2 Pull-Down set 
.SS "#define PWR_PDCRB_PD2_Msk   (0x1UL << \fBPWR_PDCRB_PD2_Pos\fP)"
0x00000004 
.SS "#define PWR_PDCRB_PD2_Pos   (2U)"

.SS "#define PWR_PDCRB_PD3   \fBPWR_PDCRB_PD3_Msk\fP"
Pin PB3 Pull-Down set 
.SS "#define PWR_PDCRB_PD3_Msk   (0x1UL << \fBPWR_PDCRB_PD3_Pos\fP)"
0x00000008 
.SS "#define PWR_PDCRB_PD3_Pos   (3U)"

.SS "#define PWR_PDCRB_PD4   \fBPWR_PDCRB_PD4_Msk\fP"
Pin PB4 Pull-Down set 
.SS "#define PWR_PDCRB_PD4_Msk   (0x1UL << \fBPWR_PDCRB_PD4_Pos\fP)"
0x00000010 
.SS "#define PWR_PDCRB_PD4_Pos   (4U)"

.SS "#define PWR_PDCRB_PD5   \fBPWR_PDCRB_PD5_Msk\fP"
Pin PB5 Pull-Down set 
.SS "#define PWR_PDCRB_PD5_Msk   (0x1UL << \fBPWR_PDCRB_PD5_Pos\fP)"
0x00000020 
.SS "#define PWR_PDCRB_PD5_Pos   (5U)"

.SS "#define PWR_PDCRB_PD6   \fBPWR_PDCRB_PD6_Msk\fP"
Pin PB6 Pull-Down set 
.SS "#define PWR_PDCRB_PD6_Msk   (0x1UL << \fBPWR_PDCRB_PD6_Pos\fP)"
0x00000040 
.SS "#define PWR_PDCRB_PD6_Pos   (6U)"

.SS "#define PWR_PDCRB_PD7   \fBPWR_PDCRB_PD7_Msk\fP"
Pin PB7 Pull-Down set 
.SS "#define PWR_PDCRB_PD7_Msk   (0x1UL << \fBPWR_PDCRB_PD7_Pos\fP)"
0x00000080 
.SS "#define PWR_PDCRB_PD7_Pos   (7U)"

.SS "#define PWR_PDCRB_PD8   \fBPWR_PDCRB_PD8_Msk\fP"
Pin PB8 Pull-Down set 
.SS "#define PWR_PDCRB_PD8_Msk   (0x1UL << \fBPWR_PDCRB_PD8_Pos\fP)"
0x00000100 
.SS "#define PWR_PDCRB_PD8_Pos   (8U)"

.SS "#define PWR_PDCRB_PD9   \fBPWR_PDCRB_PD9_Msk\fP"
Pin PB9 Pull-Down set 
.SS "#define PWR_PDCRB_PD9_Msk   (0x1UL << \fBPWR_PDCRB_PD9_Pos\fP)"
0x00000200 
.SS "#define PWR_PDCRB_PD9_Pos   (9U)"

.SS "#define PWR_PDCRC_PD13   \fBPWR_PDCRC_PD13_Msk\fP"
Pin PC13 Pull-Down set 
.SS "#define PWR_PDCRC_PD13_Msk   (0x1UL << \fBPWR_PDCRC_PD13_Pos\fP)"
0x00002000 
.SS "#define PWR_PDCRC_PD13_Pos   (13U)"

.SS "#define PWR_PDCRC_PD14   \fBPWR_PDCRC_PD14_Msk\fP"
Pin PC14 Pull-Down set 
.SS "#define PWR_PDCRC_PD14_Msk   (0x1UL << \fBPWR_PDCRC_PD14_Pos\fP)"
0x00004000 
.SS "#define PWR_PDCRC_PD14_Pos   (14U)"

.SS "#define PWR_PDCRC_PD15   \fBPWR_PDCRC_PD15_Msk\fP"
Pin PC15 Pull-Down set 
.SS "#define PWR_PDCRC_PD15_Msk   (0x1UL << \fBPWR_PDCRC_PD15_Pos\fP)"
0x00008000 
.SS "#define PWR_PDCRC_PD15_Pos   (15U)"

.SS "#define PWR_PDCRC_PD6   \fBPWR_PDCRC_PD6_Msk\fP"
Pin PC6 Pull-Down set 
.SS "#define PWR_PDCRC_PD6_Msk   (0x1UL << \fBPWR_PDCRC_PD6_Pos\fP)"
0x00000040 
.SS "#define PWR_PDCRC_PD6_Pos   (6U)"

.SS "#define PWR_PDCRC_PD7   \fBPWR_PDCRC_PD7_Msk\fP"
Pin PC7 Pull-Down set 
.SS "#define PWR_PDCRC_PD7_Msk   (0x1UL << \fBPWR_PDCRC_PD7_Pos\fP)"
0x00000080 
.SS "#define PWR_PDCRC_PD7_Pos   (7U)"

.SS "#define PWR_PDCRD_PD0   \fBPWR_PDCRD_PD0_Msk\fP"
Pin PD0 Pull-Down set 
.SS "#define PWR_PDCRD_PD0_Msk   (0x1UL << \fBPWR_PDCRD_PD0_Pos\fP)"
0x00000001 
.SS "#define PWR_PDCRD_PD0_Pos   (0U)"

.SS "#define PWR_PDCRD_PD1   \fBPWR_PDCRD_PD1_Msk\fP"
Pin PD1 Pull-Down set 
.SS "#define PWR_PDCRD_PD1_Msk   (0x1UL << \fBPWR_PDCRD_PD1_Pos\fP)"
0x00000002 
.SS "#define PWR_PDCRD_PD1_Pos   (1U)"

.SS "#define PWR_PDCRD_PD2   \fBPWR_PDCRD_PD2_Msk\fP"
Pin PD2 Pull-Down set 
.SS "#define PWR_PDCRD_PD2_Msk   (0x1UL << \fBPWR_PDCRD_PD2_Pos\fP)"
0x00000004 
.SS "#define PWR_PDCRD_PD2_Pos   (2U)"

.SS "#define PWR_PDCRD_PD3   \fBPWR_PDCRD_PD3_Msk\fP"
Pin PD3 Pull-Down set 
.SS "#define PWR_PDCRD_PD3_Msk   (0x1UL << \fBPWR_PDCRD_PD3_Pos\fP)"
0x00000008 
.SS "#define PWR_PDCRD_PD3_Pos   (3U)"

.SS "#define PWR_PDCRF_PD0   \fBPWR_PDCRF_PD0_Msk\fP"
Pin PF0 Pull-Down set 
.SS "#define PWR_PDCRF_PD0_Msk   (0x1UL << \fBPWR_PDCRF_PD0_Pos\fP)"
0x00000001 
.SS "#define PWR_PDCRF_PD0_Pos   (0U)"

.SS "#define PWR_PDCRF_PD1   \fBPWR_PDCRF_PD1_Msk\fP"
Pin PF1 Pull-Down set 
.SS "#define PWR_PDCRF_PD1_Msk   (0x1UL << \fBPWR_PDCRF_PD1_Pos\fP)"
0x00000002 
.SS "#define PWR_PDCRF_PD1_Pos   (1U)"

.SS "#define PWR_PDCRF_PD2   \fBPWR_PDCRF_PD2_Msk\fP"
Pin PF2 Pull-Down set 
.SS "#define PWR_PDCRF_PD2_Msk   (0x1UL << \fBPWR_PDCRF_PD2_Pos\fP)"
0x00000004 
.SS "#define PWR_PDCRF_PD2_Pos   (2U)"

.SS "#define PWR_PUCRA_PU0   \fBPWR_PUCRA_PU0_Msk\fP"
Pin PA0 Pull-Up set 
.SS "#define PWR_PUCRA_PU0_Msk   (0x1UL << \fBPWR_PUCRA_PU0_Pos\fP)"
0x00000001 
.SS "#define PWR_PUCRA_PU0_Pos   (0U)"

.SS "#define PWR_PUCRA_PU1   \fBPWR_PUCRA_PU1_Msk\fP"
Pin PA1 Pull-Up set 
.SS "#define PWR_PUCRA_PU10   \fBPWR_PUCRA_PU10_Msk\fP"
Pin PA10 Pull-Up set 
.SS "#define PWR_PUCRA_PU10_Msk   (0x1UL << \fBPWR_PUCRA_PU10_Pos\fP)"
0x00000400 
.SS "#define PWR_PUCRA_PU10_Pos   (10U)"

.SS "#define PWR_PUCRA_PU11   \fBPWR_PUCRA_PU11_Msk\fP"
Pin PA11 Pull-Up set 
.SS "#define PWR_PUCRA_PU11_Msk   (0x1UL << \fBPWR_PUCRA_PU11_Pos\fP)"
0x00000800 
.SS "#define PWR_PUCRA_PU11_Pos   (11U)"

.SS "#define PWR_PUCRA_PU12   \fBPWR_PUCRA_PU12_Msk\fP"
Pin PA12 Pull-Up set 
.SS "#define PWR_PUCRA_PU12_Msk   (0x1UL << \fBPWR_PUCRA_PU12_Pos\fP)"
0x00001000 
.SS "#define PWR_PUCRA_PU12_Pos   (12U)"

.SS "#define PWR_PUCRA_PU13   \fBPWR_PUCRA_PU13_Msk\fP"
Pin PA13 Pull-Up set 
.SS "#define PWR_PUCRA_PU13_Msk   (0x1UL << \fBPWR_PUCRA_PU13_Pos\fP)"
0x00002000 
.SS "#define PWR_PUCRA_PU13_Pos   (13U)"

.SS "#define PWR_PUCRA_PU14   \fBPWR_PUCRA_PU14_Msk\fP"
Pin PA14 Pull-Up set 
.SS "#define PWR_PUCRA_PU14_Msk   (0x1UL << \fBPWR_PUCRA_PU14_Pos\fP)"
0x00004000 
.SS "#define PWR_PUCRA_PU14_Pos   (14U)"

.SS "#define PWR_PUCRA_PU15   \fBPWR_PUCRA_PU15_Msk\fP"
Pin PA15 Pull-Up set 
.SS "#define PWR_PUCRA_PU15_Msk   (0x1UL << \fBPWR_PUCRA_PU15_Pos\fP)"
0x00008000 
.SS "#define PWR_PUCRA_PU15_Pos   (15U)"

.SS "#define PWR_PUCRA_PU1_Msk   (0x1UL << \fBPWR_PUCRA_PU1_Pos\fP)"
0x00000002 
.SS "#define PWR_PUCRA_PU1_Pos   (1U)"

.SS "#define PWR_PUCRA_PU2   \fBPWR_PUCRA_PU2_Msk\fP"
Pin PA2 Pull-Up set 
.SS "#define PWR_PUCRA_PU2_Msk   (0x1UL << \fBPWR_PUCRA_PU2_Pos\fP)"
0x00000004 
.SS "#define PWR_PUCRA_PU2_Pos   (2U)"

.SS "#define PWR_PUCRA_PU3   \fBPWR_PUCRA_PU3_Msk\fP"
Pin PA3 Pull-Up set 
.SS "#define PWR_PUCRA_PU3_Msk   (0x1UL << \fBPWR_PUCRA_PU3_Pos\fP)"
0x00000008 
.SS "#define PWR_PUCRA_PU3_Pos   (3U)"

.SS "#define PWR_PUCRA_PU4   \fBPWR_PUCRA_PU4_Msk\fP"
Pin PA4 Pull-Up set 
.SS "#define PWR_PUCRA_PU4_Msk   (0x1UL << \fBPWR_PUCRA_PU4_Pos\fP)"
0x00000010 
.SS "#define PWR_PUCRA_PU4_Pos   (4U)"

.SS "#define PWR_PUCRA_PU5   \fBPWR_PUCRA_PU5_Msk\fP"
Pin PA5 Pull-Up set 
.SS "#define PWR_PUCRA_PU5_Msk   (0x1UL << \fBPWR_PUCRA_PU5_Pos\fP)"
0x00000020 
.SS "#define PWR_PUCRA_PU5_Pos   (5U)"

.SS "#define PWR_PUCRA_PU6   \fBPWR_PUCRA_PU6_Msk\fP"
Pin PA6 Pull-Up set 
.SS "#define PWR_PUCRA_PU6_Msk   (0x1UL << \fBPWR_PUCRA_PU6_Pos\fP)"
0x00000040 
.SS "#define PWR_PUCRA_PU6_Pos   (6U)"

.SS "#define PWR_PUCRA_PU7   \fBPWR_PUCRA_PU7_Msk\fP"
Pin PA7 Pull-Up set 
.SS "#define PWR_PUCRA_PU7_Msk   (0x1UL << \fBPWR_PUCRA_PU7_Pos\fP)"
0x00000080 
.SS "#define PWR_PUCRA_PU7_Pos   (7U)"

.SS "#define PWR_PUCRA_PU8   \fBPWR_PUCRA_PU8_Msk\fP"
Pin PA8 Pull-Up set 
.SS "#define PWR_PUCRA_PU8_Msk   (0x1UL << \fBPWR_PUCRA_PU8_Pos\fP)"
0x00000100 
.SS "#define PWR_PUCRA_PU8_Pos   (8U)"

.SS "#define PWR_PUCRA_PU9   \fBPWR_PUCRA_PU9_Msk\fP"
Pin PA9 Pull-Up set 
.SS "#define PWR_PUCRA_PU9_Msk   (0x1UL << \fBPWR_PUCRA_PU9_Pos\fP)"
0x00000200 
.SS "#define PWR_PUCRA_PU9_Pos   (9U)"

.SS "#define PWR_PUCRB_PU0   \fBPWR_PUCRB_PU0_Msk\fP"
Pin PB0 Pull-Up set 
.SS "#define PWR_PUCRB_PU0_Msk   (0x1UL << \fBPWR_PUCRB_PU0_Pos\fP)"
0x00000001 
.SS "#define PWR_PUCRB_PU0_Pos   (0U)"

.SS "#define PWR_PUCRB_PU1   \fBPWR_PUCRB_PU1_Msk\fP"
Pin PB1 Pull-Up set 
.SS "#define PWR_PUCRB_PU10   \fBPWR_PUCRB_PU10_Msk\fP"
Pin PB10 Pull-Up set 
.SS "#define PWR_PUCRB_PU10_Msk   (0x1UL << \fBPWR_PUCRB_PU10_Pos\fP)"
0x00000400 
.SS "#define PWR_PUCRB_PU10_Pos   (10U)"

.SS "#define PWR_PUCRB_PU11   \fBPWR_PUCRB_PU11_Msk\fP"
Pin PB11 Pull-Up set 
.SS "#define PWR_PUCRB_PU11_Msk   (0x1UL << \fBPWR_PUCRB_PU11_Pos\fP)"
0x00000800 
.SS "#define PWR_PUCRB_PU11_Pos   (11U)"

.SS "#define PWR_PUCRB_PU12   \fBPWR_PUCRB_PU12_Msk\fP"
Pin PB12 Pull-Up set 
.SS "#define PWR_PUCRB_PU12_Msk   (0x1UL << \fBPWR_PUCRB_PU12_Pos\fP)"
0x00001000 
.SS "#define PWR_PUCRB_PU12_Pos   (12U)"

.SS "#define PWR_PUCRB_PU13   \fBPWR_PUCRB_PU13_Msk\fP"
Pin PB13 Pull-Up set 
.SS "#define PWR_PUCRB_PU13_Msk   (0x1UL << \fBPWR_PUCRB_PU13_Pos\fP)"
0x00002000 
.SS "#define PWR_PUCRB_PU13_Pos   (13U)"

.SS "#define PWR_PUCRB_PU14   \fBPWR_PUCRB_PU14_Msk\fP"
Pin PB14 Pull-Up set 
.SS "#define PWR_PUCRB_PU14_Msk   (0x1UL << \fBPWR_PUCRB_PU14_Pos\fP)"
0x00004000 
.SS "#define PWR_PUCRB_PU14_Pos   (14U)"

.SS "#define PWR_PUCRB_PU15   \fBPWR_PUCRB_PU15_Msk\fP"
Pin PB15 Pull-Up set 
.SS "#define PWR_PUCRB_PU15_Msk   (0x1UL << \fBPWR_PUCRB_PU15_Pos\fP)"
0x00008000 
.SS "#define PWR_PUCRB_PU15_Pos   (15U)"

.SS "#define PWR_PUCRB_PU1_Msk   (0x1UL << \fBPWR_PUCRB_PU1_Pos\fP)"
0x00000002 
.SS "#define PWR_PUCRB_PU1_Pos   (1U)"

.SS "#define PWR_PUCRB_PU2   \fBPWR_PUCRB_PU2_Msk\fP"
Pin PB2 Pull-Up set 
.SS "#define PWR_PUCRB_PU2_Msk   (0x1UL << \fBPWR_PUCRB_PU2_Pos\fP)"
0x00000004 
.SS "#define PWR_PUCRB_PU2_Pos   (2U)"

.SS "#define PWR_PUCRB_PU3   \fBPWR_PUCRB_PU3_Msk\fP"
Pin PB3 Pull-Up set 
.SS "#define PWR_PUCRB_PU3_Msk   (0x1UL << \fBPWR_PUCRB_PU3_Pos\fP)"
0x00000008 
.SS "#define PWR_PUCRB_PU3_Pos   (3U)"

.SS "#define PWR_PUCRB_PU4   \fBPWR_PUCRB_PU4_Msk\fP"
Pin PB4 Pull-Up set 
.SS "#define PWR_PUCRB_PU4_Msk   (0x1UL << \fBPWR_PUCRB_PU4_Pos\fP)"
0x00000010 
.SS "#define PWR_PUCRB_PU4_Pos   (4U)"

.SS "#define PWR_PUCRB_PU5   \fBPWR_PUCRB_PU5_Msk\fP"
Pin PB5 Pull-Up set 
.SS "#define PWR_PUCRB_PU5_Msk   (0x1UL << \fBPWR_PUCRB_PU5_Pos\fP)"
0x00000020 
.SS "#define PWR_PUCRB_PU5_Pos   (5U)"

.SS "#define PWR_PUCRB_PU6   \fBPWR_PUCRB_PU6_Msk\fP"
Pin PB6 Pull-Up set 
.SS "#define PWR_PUCRB_PU6_Msk   (0x1UL << \fBPWR_PUCRB_PU6_Pos\fP)"
0x00000040 
.SS "#define PWR_PUCRB_PU6_Pos   (6U)"

.SS "#define PWR_PUCRB_PU7   \fBPWR_PUCRB_PU7_Msk\fP"
Pin PB7 Pull-Up set 
.SS "#define PWR_PUCRB_PU7_Msk   (0x1UL << \fBPWR_PUCRB_PU7_Pos\fP)"
0x00000080 
.SS "#define PWR_PUCRB_PU7_Pos   (7U)"

.SS "#define PWR_PUCRB_PU8   \fBPWR_PUCRB_PU8_Msk\fP"
Pin PB8 Pull-Up set 
.SS "#define PWR_PUCRB_PU8_Msk   (0x1UL << \fBPWR_PUCRB_PU8_Pos\fP)"
0x00000100 
.SS "#define PWR_PUCRB_PU8_Pos   (8U)"

.SS "#define PWR_PUCRB_PU9   \fBPWR_PUCRB_PU9_Msk\fP"
Pin PB9 Pull-Up set 
.SS "#define PWR_PUCRB_PU9_Msk   (0x1UL << \fBPWR_PUCRB_PU9_Pos\fP)"
0x00000200 
.SS "#define PWR_PUCRB_PU9_Pos   (9U)"

.SS "#define PWR_PUCRC_PU13   \fBPWR_PUCRC_PU13_Msk\fP"
Pin PC13 Pull-Up set 
.SS "#define PWR_PUCRC_PU13_Msk   (0x1UL << \fBPWR_PUCRC_PU13_Pos\fP)"
0x00002000 
.SS "#define PWR_PUCRC_PU13_Pos   (13U)"

.SS "#define PWR_PUCRC_PU14   \fBPWR_PUCRC_PU14_Msk\fP"
Pin PC14 Pull-Up set 
.SS "#define PWR_PUCRC_PU14_Msk   (0x1UL << \fBPWR_PUCRC_PU14_Pos\fP)"
0x00004000 
.SS "#define PWR_PUCRC_PU14_Pos   (14U)"

.SS "#define PWR_PUCRC_PU15   \fBPWR_PUCRC_PU15_Msk\fP"
Pin PC15 Pull-Up set 
.SS "#define PWR_PUCRC_PU15_Msk   (0x1UL << \fBPWR_PUCRC_PU15_Pos\fP)"
0x00008000 
.SS "#define PWR_PUCRC_PU15_Pos   (15U)"

.SS "#define PWR_PUCRC_PU6   \fBPWR_PUCRC_PU6_Msk\fP"
Pin PC6 Pull-Up set 
.SS "#define PWR_PUCRC_PU6_Msk   (0x1UL << \fBPWR_PUCRC_PU6_Pos\fP)"
0x00000040 
.SS "#define PWR_PUCRC_PU6_Pos   (6U)"

.SS "#define PWR_PUCRC_PU7   \fBPWR_PUCRC_PU7_Msk\fP"
Pin PC7 Pull-Up set 
.SS "#define PWR_PUCRC_PU7_Msk   (0x1UL << \fBPWR_PUCRC_PU7_Pos\fP)"
0x00000080 
.SS "#define PWR_PUCRC_PU7_Pos   (7U)"

.SS "#define PWR_PUCRD_PU0   \fBPWR_PUCRD_PU0_Msk\fP"
Pin PD0 Pull-Up set 
.SS "#define PWR_PUCRD_PU0_Msk   (0x1UL << \fBPWR_PUCRD_PU0_Pos\fP)"
0x00000001 
.SS "#define PWR_PUCRD_PU0_Pos   (0U)"

.SS "#define PWR_PUCRD_PU1   \fBPWR_PUCRD_PU1_Msk\fP"
Pin PD1 Pull-Up set 
.SS "#define PWR_PUCRD_PU1_Msk   (0x1UL << \fBPWR_PUCRD_PU1_Pos\fP)"
0x00000002 
.SS "#define PWR_PUCRD_PU1_Pos   (1U)"

.SS "#define PWR_PUCRD_PU2   \fBPWR_PUCRD_PU2_Msk\fP"
Pin PD2 Pull-Up set 
.SS "#define PWR_PUCRD_PU2_Msk   (0x1UL << \fBPWR_PUCRD_PU2_Pos\fP)"
0x00000004 
.SS "#define PWR_PUCRD_PU2_Pos   (2U)"

.SS "#define PWR_PUCRD_PU3   \fBPWR_PUCRD_PU3_Msk\fP"
Pin PD3 Pull-Up set 
.SS "#define PWR_PUCRD_PU3_Msk   (0x1UL << \fBPWR_PUCRD_PU3_Pos\fP)"
0x00000008 
.SS "#define PWR_PUCRD_PU3_Pos   (3U)"

.SS "#define PWR_PUCRF_PU0   \fBPWR_PUCRF_PU0_Msk\fP"
Pin PF0 Pull-Up set 
.SS "#define PWR_PUCRF_PU0_Msk   (0x1UL << \fBPWR_PUCRF_PU0_Pos\fP)"
0x00000001 
.SS "#define PWR_PUCRF_PU0_Pos   (0U)"

.SS "#define PWR_PUCRF_PU1   \fBPWR_PUCRF_PU1_Msk\fP"
Pin PF1 Pull-Up set 
.SS "#define PWR_PUCRF_PU1_Msk   (0x1UL << \fBPWR_PUCRF_PU1_Pos\fP)"
0x00000002 
.SS "#define PWR_PUCRF_PU1_Pos   (1U)"

.SS "#define PWR_PUCRF_PU2   \fBPWR_PUCRF_PU2_Msk\fP"
Pin PF2 Pull-Up set 
.SS "#define PWR_PUCRF_PU2_Msk   (0x1UL << \fBPWR_PUCRF_PU2_Pos\fP)"
0x00000004 
.SS "#define PWR_PUCRF_PU2_Pos   (2U)"

.SS "#define PWR_SCR_CSBF   \fBPWR_SCR_CSBF_Msk\fP"
Clear Standby Flag 
.br
 
.SS "#define PWR_SCR_CSBF_Msk   (0x1UL << \fBPWR_SCR_CSBF_Pos\fP)"
0x00000100 
.SS "#define PWR_SCR_CSBF_Pos   (8U)"

.SS "#define PWR_SCR_CWUF   \fBPWR_SCR_CWUF_Msk\fP"
Clear Wake-up Flags 
.br
 
.SS "#define PWR_SCR_CWUF1   \fBPWR_SCR_CWUF1_Msk\fP"
Clear Wake-up Flag 1 
.SS "#define PWR_SCR_CWUF1_Msk   (0x1UL << \fBPWR_SCR_CWUF1_Pos\fP)"
0x00000001 
.SS "#define PWR_SCR_CWUF1_Pos   (0U)"

.SS "#define PWR_SCR_CWUF2   \fBPWR_SCR_CWUF2_Msk\fP"
Clear Wake-up Flag 2 
.SS "#define PWR_SCR_CWUF2_Msk   (0x1UL << \fBPWR_SCR_CWUF2_Pos\fP)"
0x00000002 
.SS "#define PWR_SCR_CWUF2_Pos   (1U)"

.SS "#define PWR_SCR_CWUF4   \fBPWR_SCR_CWUF4_Msk\fP"
Clear Wake-up Flag 4 
.SS "#define PWR_SCR_CWUF4_Msk   (0x1UL << \fBPWR_SCR_CWUF4_Pos\fP)"
0x00000008 
.SS "#define PWR_SCR_CWUF4_Pos   (3U)"

.SS "#define PWR_SCR_CWUF6   \fBPWR_SCR_CWUF6_Msk\fP"
Clear Wake-up Flag 6 
.SS "#define PWR_SCR_CWUF6_Msk   (0x1UL << \fBPWR_SCR_CWUF6_Pos\fP)"
0x00000020 
.SS "#define PWR_SCR_CWUF6_Pos   (5U)"

.SS "#define PWR_SCR_CWUF_Msk   (0x2BUL << \fBPWR_SCR_CWUF_Pos\fP)"
0x0000002B 
.SS "#define PWR_SCR_CWUF_Pos   (0U)"

.SS "#define PWR_SR1_SBF   \fBPWR_SR1_SBF_Msk\fP"
Standby Flag 
.br
 
.SS "#define PWR_SR1_SBF_Msk   (0x1UL << \fBPWR_SR1_SBF_Pos\fP)"
0x00000100 
.SS "#define PWR_SR1_SBF_Pos   (8U)"

.SS "#define PWR_SR1_WUF   \fBPWR_SR1_WUF_Msk\fP"
Wakeup Flags 
.br
 
.SS "#define PWR_SR1_WUF1   \fBPWR_SR1_WUF1_Msk\fP"
Wakeup Flag 1 
.SS "#define PWR_SR1_WUF1_Msk   (0x1UL << \fBPWR_SR1_WUF1_Pos\fP)"
0x00000001 
.SS "#define PWR_SR1_WUF1_Pos   (0U)"

.SS "#define PWR_SR1_WUF2   \fBPWR_SR1_WUF2_Msk\fP"
Wakeup Flag 2 
.SS "#define PWR_SR1_WUF2_Msk   (0x1UL << \fBPWR_SR1_WUF2_Pos\fP)"
0x00000002 
.SS "#define PWR_SR1_WUF2_Pos   (1U)"

.SS "#define PWR_SR1_WUF4   \fBPWR_SR1_WUF4_Msk\fP"
Wakeup Flag 4 
.SS "#define PWR_SR1_WUF4_Msk   (0x1UL << \fBPWR_SR1_WUF4_Pos\fP)"
0x00000008 
.SS "#define PWR_SR1_WUF4_Pos   (3U)"

.SS "#define PWR_SR1_WUF6   \fBPWR_SR1_WUF6_Msk\fP"
Wakeup Flag 6 
.SS "#define PWR_SR1_WUF6_Msk   (0x1UL << \fBPWR_SR1_WUF6_Pos\fP)"
0x00000020 
.SS "#define PWR_SR1_WUF6_Pos   (5U)"

.SS "#define PWR_SR1_WUF_Msk   (0x2BUL << \fBPWR_SR1_WUF_Pos\fP)"
0x0000002B 
.SS "#define PWR_SR1_WUF_Pos   (0U)"

.SS "#define PWR_SR1_WUFI   \fBPWR_SR1_WUFI_Msk\fP"
Wakeup Flag Internal 
.SS "#define PWR_SR1_WUFI_Msk   (0x1UL << \fBPWR_SR1_WUFI_Pos\fP)"
0x00008000 
.SS "#define PWR_SR1_WUFI_Pos   (15U)"

.SS "#define PWR_SR2_FLASH_RDY   \fBPWR_SR2_FLASH_RDY_Msk\fP"
Flash Ready 
.SS "#define PWR_SR2_FLASH_RDY_Msk   (0x1UL << \fBPWR_SR2_FLASH_RDY_Pos\fP)"
0x00000080 
.SS "#define PWR_SR2_FLASH_RDY_Pos   (7U)"

.SS "#define PWR_SR2_REGLPF   \fBPWR_SR2_REGLPF_Msk\fP"
Regulator Low Power flag 
.br
 
.SS "#define PWR_SR2_REGLPF_Msk   (0x1UL << \fBPWR_SR2_REGLPF_Pos\fP)"
0x00000200 
.SS "#define PWR_SR2_REGLPF_Pos   (9U)"

.SS "#define PWR_SR2_REGLPS   \fBPWR_SR2_REGLPS_Msk\fP"
Regulator Low Power started 
.SS "#define PWR_SR2_REGLPS_Msk   (0x1UL << \fBPWR_SR2_REGLPS_Pos\fP)"
0x00000100 
.SS "#define PWR_SR2_REGLPS_Pos   (8U)"

.SS "#define PWR_SR2_VOSF   \fBPWR_SR2_VOSF_Msk\fP"
Voltage Scaling Flag 
.SS "#define PWR_SR2_VOSF_Msk   (0x1UL << \fBPWR_SR2_VOSF_Pos\fP)"
0x00000400 
.SS "#define PWR_SR2_VOSF_Pos   (10U)"

.SS "#define RCC_AHBENR_CRCEN   \fBRCC_AHBENR_CRCEN_Msk\fP"

.SS "#define RCC_AHBENR_CRCEN_Msk   (0x1UL << \fBRCC_AHBENR_CRCEN_Pos\fP)"
0x00001000 
.SS "#define RCC_AHBENR_CRCEN_Pos   (12U)"

.SS "#define RCC_AHBENR_DMA1EN   \fBRCC_AHBENR_DMA1EN_Msk\fP"

.SS "#define RCC_AHBENR_DMA1EN_Msk   (0x1UL << \fBRCC_AHBENR_DMA1EN_Pos\fP)"
0x00000001 
.SS "#define RCC_AHBENR_DMA1EN_Pos   (0U)"

.SS "#define RCC_AHBENR_FLASHEN   \fBRCC_AHBENR_FLASHEN_Msk\fP"

.SS "#define RCC_AHBENR_FLASHEN_Msk   (0x1UL << \fBRCC_AHBENR_FLASHEN_Pos\fP)"
0x00000100 
.SS "#define RCC_AHBENR_FLASHEN_Pos   (8U)"

.SS "#define RCC_AHBRSTR_CRCRST   \fBRCC_AHBRSTR_CRCRST_Msk\fP"

.SS "#define RCC_AHBRSTR_CRCRST_Msk   (0x1UL << \fBRCC_AHBRSTR_CRCRST_Pos\fP)"
0x00001000 
.SS "#define RCC_AHBRSTR_CRCRST_Pos   (12U)"

.SS "#define RCC_AHBRSTR_DMA1RST   \fBRCC_AHBRSTR_DMA1RST_Msk\fP"

.SS "#define RCC_AHBRSTR_DMA1RST_Msk   (0x1UL << \fBRCC_AHBRSTR_DMA1RST_Pos\fP)"
0x00000001 
.SS "#define RCC_AHBRSTR_DMA1RST_Pos   (0U)"

.SS "#define RCC_AHBRSTR_FLASHRST   \fBRCC_AHBRSTR_FLASHRST_Msk\fP"

.SS "#define RCC_AHBRSTR_FLASHRST_Msk   (0x1UL << \fBRCC_AHBRSTR_FLASHRST_Pos\fP)"
0x00000100 
.SS "#define RCC_AHBRSTR_FLASHRST_Pos   (8U)"

.SS "#define RCC_AHBSMENR_CRCSMEN   \fBRCC_AHBSMENR_CRCSMEN_Msk\fP"

.SS "#define RCC_AHBSMENR_CRCSMEN_Msk   (0x1UL << \fBRCC_AHBSMENR_CRCSMEN_Pos\fP)"
0x00001000 
.SS "#define RCC_AHBSMENR_CRCSMEN_Pos   (12U)"

.SS "#define RCC_AHBSMENR_DMA1SMEN   \fBRCC_AHBSMENR_DMA1SMEN_Msk\fP"

.SS "#define RCC_AHBSMENR_DMA1SMEN_Msk   (0x1UL << \fBRCC_AHBSMENR_DMA1SMEN_Pos\fP)"
0x00000001 
.SS "#define RCC_AHBSMENR_DMA1SMEN_Pos   (0U)"

.SS "#define RCC_AHBSMENR_FLASHSMEN   \fBRCC_AHBSMENR_FLASHSMEN_Msk\fP"

.SS "#define RCC_AHBSMENR_FLASHSMEN_Msk   (0x1UL << \fBRCC_AHBSMENR_FLASHSMEN_Pos\fP)"
0x00000100 
.SS "#define RCC_AHBSMENR_FLASHSMEN_Pos   (8U)"

.SS "#define RCC_AHBSMENR_SRAMSMEN   \fBRCC_AHBSMENR_SRAMSMEN_Msk\fP"

.SS "#define RCC_AHBSMENR_SRAMSMEN_Msk   (0x1UL << \fBRCC_AHBSMENR_SRAMSMEN_Pos\fP)"
0x00000200 
.SS "#define RCC_AHBSMENR_SRAMSMEN_Pos   (9U)"

.SS "#define RCC_APBENR1_DBGEN   \fBRCC_APBENR1_DBGEN_Msk\fP"

.SS "#define RCC_APBENR1_DBGEN_Msk   (0x1UL << \fBRCC_APBENR1_DBGEN_Pos\fP)"
0x08000000 
.SS "#define RCC_APBENR1_DBGEN_Pos   (27U)"

.SS "#define RCC_APBENR1_I2C1EN   \fBRCC_APBENR1_I2C1EN_Msk\fP"

.SS "#define RCC_APBENR1_I2C1EN_Msk   (0x1UL << \fBRCC_APBENR1_I2C1EN_Pos\fP)"
0x00200000 
.SS "#define RCC_APBENR1_I2C1EN_Pos   (21U)"

.SS "#define RCC_APBENR1_I2C2EN   \fBRCC_APBENR1_I2C2EN_Msk\fP"

.SS "#define RCC_APBENR1_I2C2EN_Msk   (0x1UL << \fBRCC_APBENR1_I2C2EN_Pos\fP)"
0x00400000 
.SS "#define RCC_APBENR1_I2C2EN_Pos   (22U)"

.SS "#define RCC_APBENR1_PWREN   \fBRCC_APBENR1_PWREN_Msk\fP"

.SS "#define RCC_APBENR1_PWREN_Msk   (0x1UL << \fBRCC_APBENR1_PWREN_Pos\fP)"
0x10000000 
.SS "#define RCC_APBENR1_PWREN_Pos   (28U)"

.SS "#define RCC_APBENR1_RTCAPBEN   \fBRCC_APBENR1_RTCAPBEN_Msk\fP"

.SS "#define RCC_APBENR1_RTCAPBEN_Msk   (0x1UL << \fBRCC_APBENR1_RTCAPBEN_Pos\fP)"
0x00000400 
.SS "#define RCC_APBENR1_RTCAPBEN_Pos   (10U)"

.SS "#define RCC_APBENR1_SPI2EN   \fBRCC_APBENR1_SPI2EN_Msk\fP"

.SS "#define RCC_APBENR1_SPI2EN_Msk   (0x1UL << \fBRCC_APBENR1_SPI2EN_Pos\fP)"
0x00004000 
.SS "#define RCC_APBENR1_SPI2EN_Pos   (14U)"

.SS "#define RCC_APBENR1_TIM3EN   \fBRCC_APBENR1_TIM3EN_Msk\fP"

.SS "#define RCC_APBENR1_TIM3EN_Msk   (0x1UL << \fBRCC_APBENR1_TIM3EN_Pos\fP)"
0x00000002 
.SS "#define RCC_APBENR1_TIM3EN_Pos   (1U)"

.SS "#define RCC_APBENR1_USART2EN   \fBRCC_APBENR1_USART2EN_Msk\fP"

.SS "#define RCC_APBENR1_USART2EN_Msk   (0x1UL << \fBRCC_APBENR1_USART2EN_Pos\fP)"
0x00020000 
.SS "#define RCC_APBENR1_USART2EN_Pos   (17U)"

.SS "#define RCC_APBENR1_WWDGEN   \fBRCC_APBENR1_WWDGEN_Msk\fP"

.SS "#define RCC_APBENR1_WWDGEN_Msk   (0x1UL << \fBRCC_APBENR1_WWDGEN_Pos\fP)"
0x00000800 
.SS "#define RCC_APBENR1_WWDGEN_Pos   (11U)"

.SS "#define RCC_APBENR2_ADCEN   \fBRCC_APBENR2_ADCEN_Msk\fP"

.SS "#define RCC_APBENR2_ADCEN_Msk   (0x1UL << \fBRCC_APBENR2_ADCEN_Pos\fP)"
0x00100000 
.SS "#define RCC_APBENR2_ADCEN_Pos   (20U)"

.SS "#define RCC_APBENR2_SPI1EN   \fBRCC_APBENR2_SPI1EN_Msk\fP"

.SS "#define RCC_APBENR2_SPI1EN_Msk   (0x1UL << \fBRCC_APBENR2_SPI1EN_Pos\fP)"
0x00001000 
.SS "#define RCC_APBENR2_SPI1EN_Pos   (12U)"

.SS "#define RCC_APBENR2_SYSCFGEN   \fBRCC_APBENR2_SYSCFGEN_Msk\fP"

.SS "#define RCC_APBENR2_SYSCFGEN_Msk   (0x1UL << \fBRCC_APBENR2_SYSCFGEN_Pos\fP)"
0x00000001 
.SS "#define RCC_APBENR2_SYSCFGEN_Pos   (0U)"

.SS "#define RCC_APBENR2_TIM14EN   \fBRCC_APBENR2_TIM14EN_Msk\fP"

.SS "#define RCC_APBENR2_TIM14EN_Msk   (0x1UL << \fBRCC_APBENR2_TIM14EN_Pos\fP)"
0x00008000 
.SS "#define RCC_APBENR2_TIM14EN_Pos   (15U)"

.SS "#define RCC_APBENR2_TIM16EN   \fBRCC_APBENR2_TIM16EN_Msk\fP"

.SS "#define RCC_APBENR2_TIM16EN_Msk   (0x1UL << \fBRCC_APBENR2_TIM16EN_Pos\fP)"
0x00020000 
.SS "#define RCC_APBENR2_TIM16EN_Pos   (17U)"

.SS "#define RCC_APBENR2_TIM17EN   \fBRCC_APBENR2_TIM17EN_Msk\fP"

.SS "#define RCC_APBENR2_TIM17EN_Msk   (0x1UL << \fBRCC_APBENR2_TIM17EN_Pos\fP)"
0x00040000 
.SS "#define RCC_APBENR2_TIM17EN_Pos   (18U)"

.SS "#define RCC_APBENR2_TIM1EN   \fBRCC_APBENR2_TIM1EN_Msk\fP"

.SS "#define RCC_APBENR2_TIM1EN_Msk   (0x1UL << \fBRCC_APBENR2_TIM1EN_Pos\fP)"
0x00000800 
.SS "#define RCC_APBENR2_TIM1EN_Pos   (11U)"

.SS "#define RCC_APBENR2_USART1EN   \fBRCC_APBENR2_USART1EN_Msk\fP"

.SS "#define RCC_APBENR2_USART1EN_Msk   (0x1UL << \fBRCC_APBENR2_USART1EN_Pos\fP)"
0x00004000 
.SS "#define RCC_APBENR2_USART1EN_Pos   (14U)"

.SS "#define RCC_APBRSTR1_DBGRST   \fBRCC_APBRSTR1_DBGRST_Msk\fP"

.SS "#define RCC_APBRSTR1_DBGRST_Msk   (0x1UL << \fBRCC_APBRSTR1_DBGRST_Pos\fP)"
0x08000000 
.SS "#define RCC_APBRSTR1_DBGRST_Pos   (27U)"

.SS "#define RCC_APBRSTR1_I2C1RST   \fBRCC_APBRSTR1_I2C1RST_Msk\fP"

.SS "#define RCC_APBRSTR1_I2C1RST_Msk   (0x1UL << \fBRCC_APBRSTR1_I2C1RST_Pos\fP)"
0x00200000 
.SS "#define RCC_APBRSTR1_I2C1RST_Pos   (21U)"

.SS "#define RCC_APBRSTR1_I2C2RST   \fBRCC_APBRSTR1_I2C2RST_Msk\fP"

.SS "#define RCC_APBRSTR1_I2C2RST_Msk   (0x1UL << \fBRCC_APBRSTR1_I2C2RST_Pos\fP)"
0x00400000 
.SS "#define RCC_APBRSTR1_I2C2RST_Pos   (22U)"

.SS "#define RCC_APBRSTR1_PWRRST   \fBRCC_APBRSTR1_PWRRST_Msk\fP"

.SS "#define RCC_APBRSTR1_PWRRST_Msk   (0x1UL << \fBRCC_APBRSTR1_PWRRST_Pos\fP)"
0x10000000 
.SS "#define RCC_APBRSTR1_PWRRST_Pos   (28U)"

.SS "#define RCC_APBRSTR1_SPI2RST   \fBRCC_APBRSTR1_SPI2RST_Msk\fP"

.SS "#define RCC_APBRSTR1_SPI2RST_Msk   (0x1UL << \fBRCC_APBRSTR1_SPI2RST_Pos\fP)"
0x00004000 
.SS "#define RCC_APBRSTR1_SPI2RST_Pos   (14U)"

.SS "#define RCC_APBRSTR1_TIM3RST   \fBRCC_APBRSTR1_TIM3RST_Msk\fP"

.SS "#define RCC_APBRSTR1_TIM3RST_Msk   (0x1UL << \fBRCC_APBRSTR1_TIM3RST_Pos\fP)"
0x00000002 
.SS "#define RCC_APBRSTR1_TIM3RST_Pos   (1U)"

.SS "#define RCC_APBRSTR1_USART2RST   \fBRCC_APBRSTR1_USART2RST_Msk\fP"

.SS "#define RCC_APBRSTR1_USART2RST_Msk   (0x1UL << \fBRCC_APBRSTR1_USART2RST_Pos\fP)"
0x00020000 
.SS "#define RCC_APBRSTR1_USART2RST_Pos   (17U)"

.SS "#define RCC_APBRSTR2_ADCRST   \fBRCC_APBRSTR2_ADCRST_Msk\fP"

.SS "#define RCC_APBRSTR2_ADCRST_Msk   (0x1UL << \fBRCC_APBRSTR2_ADCRST_Pos\fP)"
0x00100000 
.SS "#define RCC_APBRSTR2_ADCRST_Pos   (20U)"

.SS "#define RCC_APBRSTR2_SPI1RST   \fBRCC_APBRSTR2_SPI1RST_Msk\fP"

.SS "#define RCC_APBRSTR2_SPI1RST_Msk   (0x1UL << \fBRCC_APBRSTR2_SPI1RST_Pos\fP)"
0x00001000 
.SS "#define RCC_APBRSTR2_SPI1RST_Pos   (12U)"

.SS "#define RCC_APBRSTR2_SYSCFGRST   \fBRCC_APBRSTR2_SYSCFGRST_Msk\fP"

.SS "#define RCC_APBRSTR2_SYSCFGRST_Msk   (0x1UL << \fBRCC_APBRSTR2_SYSCFGRST_Pos\fP)"
0x00000001 
.SS "#define RCC_APBRSTR2_SYSCFGRST_Pos   (0U)"

.SS "#define RCC_APBRSTR2_TIM14RST   \fBRCC_APBRSTR2_TIM14RST_Msk\fP"

.SS "#define RCC_APBRSTR2_TIM14RST_Msk   (0x1UL << \fBRCC_APBRSTR2_TIM14RST_Pos\fP)"
0x00008000 
.SS "#define RCC_APBRSTR2_TIM14RST_Pos   (15U)"

.SS "#define RCC_APBRSTR2_TIM16RST   \fBRCC_APBRSTR2_TIM16RST_Msk\fP"

.SS "#define RCC_APBRSTR2_TIM16RST_Msk   (0x1UL << \fBRCC_APBRSTR2_TIM16RST_Pos\fP)"
0x00020000 
.SS "#define RCC_APBRSTR2_TIM16RST_Pos   (17U)"

.SS "#define RCC_APBRSTR2_TIM17RST   \fBRCC_APBRSTR2_TIM17RST_Msk\fP"

.SS "#define RCC_APBRSTR2_TIM17RST_Msk   (0x1UL << \fBRCC_APBRSTR2_TIM17RST_Pos\fP)"
0x00040000 
.SS "#define RCC_APBRSTR2_TIM17RST_Pos   (18U)"

.SS "#define RCC_APBRSTR2_TIM1RST   \fBRCC_APBRSTR2_TIM1RST_Msk\fP"

.SS "#define RCC_APBRSTR2_TIM1RST_Msk   (0x1UL << \fBRCC_APBRSTR2_TIM1RST_Pos\fP)"
0x00000800 
.SS "#define RCC_APBRSTR2_TIM1RST_Pos   (11U)"

.SS "#define RCC_APBRSTR2_USART1RST   \fBRCC_APBRSTR2_USART1RST_Msk\fP"

.SS "#define RCC_APBRSTR2_USART1RST_Msk   (0x1UL << \fBRCC_APBRSTR2_USART1RST_Pos\fP)"
0x00004000 
.SS "#define RCC_APBRSTR2_USART1RST_Pos   (14U)"

.SS "#define RCC_APBSMENR1_DBGSMEN   \fBRCC_APBSMENR1_DBGSMEN_Msk\fP"

.SS "#define RCC_APBSMENR1_DBGSMEN_Msk   (0x1UL << \fBRCC_APBSMENR1_DBGSMEN_Pos\fP)"
0x08000000 
.SS "#define RCC_APBSMENR1_DBGSMEN_Pos   (27U)"

.SS "#define RCC_APBSMENR1_I2C1SMEN   \fBRCC_APBSMENR1_I2C1SMEN_Msk\fP"

.SS "#define RCC_APBSMENR1_I2C1SMEN_Msk   (0x1UL << \fBRCC_APBSMENR1_I2C1SMEN_Pos\fP)"
0x00200000 
.SS "#define RCC_APBSMENR1_I2C1SMEN_Pos   (21U)"

.SS "#define RCC_APBSMENR1_I2C2SMEN   \fBRCC_APBSMENR1_I2C2SMEN_Msk\fP"

.SS "#define RCC_APBSMENR1_I2C2SMEN_Msk   (0x1UL << \fBRCC_APBSMENR1_I2C2SMEN_Pos\fP)"
0x00400000 
.SS "#define RCC_APBSMENR1_I2C2SMEN_Pos   (22U)"

.SS "#define RCC_APBSMENR1_PWRSMEN   \fBRCC_APBSMENR1_PWRSMEN_Msk\fP"

.SS "#define RCC_APBSMENR1_PWRSMEN_Msk   (0x1UL << \fBRCC_APBSMENR1_PWRSMEN_Pos\fP)"
0x10000000 
.SS "#define RCC_APBSMENR1_PWRSMEN_Pos   (28U)"

.SS "#define RCC_APBSMENR1_RTCAPBSMEN   \fBRCC_APBSMENR1_RTCAPBSMEN_Msk\fP"

.SS "#define RCC_APBSMENR1_RTCAPBSMEN_Msk   (0x1UL << \fBRCC_APBSMENR1_RTCAPBSMEN_Pos\fP)"
0x00000400 
.SS "#define RCC_APBSMENR1_RTCAPBSMEN_Pos   (10U)"

.SS "#define RCC_APBSMENR1_SPI2SMEN   \fBRCC_APBSMENR1_SPI2SMEN_Msk\fP"

.SS "#define RCC_APBSMENR1_SPI2SMEN_Msk   (0x1UL << \fBRCC_APBSMENR1_SPI2SMEN_Pos\fP)"
0x00004000 
.SS "#define RCC_APBSMENR1_SPI2SMEN_Pos   (14U)"

.SS "#define RCC_APBSMENR1_TIM3SMEN   \fBRCC_APBSMENR1_TIM3SMEN_Msk\fP"

.SS "#define RCC_APBSMENR1_TIM3SMEN_Msk   (0x1UL << \fBRCC_APBSMENR1_TIM3SMEN_Pos\fP)"
0x00000002 
.SS "#define RCC_APBSMENR1_TIM3SMEN_Pos   (1U)"

.SS "#define RCC_APBSMENR1_USART2SMEN   \fBRCC_APBSMENR1_USART2SMEN_Msk\fP"

.SS "#define RCC_APBSMENR1_USART2SMEN_Msk   (0x1UL << \fBRCC_APBSMENR1_USART2SMEN_Pos\fP)"
0x00020000 
.SS "#define RCC_APBSMENR1_USART2SMEN_Pos   (17U)"

.SS "#define RCC_APBSMENR1_WWDGSMEN   \fBRCC_APBSMENR1_WWDGSMEN_Msk\fP"

.SS "#define RCC_APBSMENR1_WWDGSMEN_Msk   (0x1UL << \fBRCC_APBSMENR1_WWDGSMEN_Pos\fP)"
0x00000800 
.SS "#define RCC_APBSMENR1_WWDGSMEN_Pos   (11U)"

.SS "#define RCC_APBSMENR2_ADCSMEN   \fBRCC_APBSMENR2_ADCSMEN_Msk\fP"

.SS "#define RCC_APBSMENR2_ADCSMEN_Msk   (0x1UL << \fBRCC_APBSMENR2_ADCSMEN_Pos\fP)"
0x00100000 
.SS "#define RCC_APBSMENR2_ADCSMEN_Pos   (20U)"

.SS "#define RCC_APBSMENR2_SPI1SMEN   \fBRCC_APBSMENR2_SPI1SMEN_Msk\fP"

.SS "#define RCC_APBSMENR2_SPI1SMEN_Msk   (0x1UL << \fBRCC_APBSMENR2_SPI1SMEN_Pos\fP)"
0x00001000 
.SS "#define RCC_APBSMENR2_SPI1SMEN_Pos   (12U)"

.SS "#define RCC_APBSMENR2_SYSCFGSMEN   \fBRCC_APBSMENR2_SYSCFGSMEN_Msk\fP"

.SS "#define RCC_APBSMENR2_SYSCFGSMEN_Msk   (0x1UL << \fBRCC_APBSMENR2_SYSCFGSMEN_Pos\fP)"
0x00000001 
.SS "#define RCC_APBSMENR2_SYSCFGSMEN_Pos   (0U)"

.SS "#define RCC_APBSMENR2_TIM14SMEN   \fBRCC_APBSMENR2_TIM14SMEN_Msk\fP"

.SS "#define RCC_APBSMENR2_TIM14SMEN_Msk   (0x1UL << \fBRCC_APBSMENR2_TIM14SMEN_Pos\fP)"
0x00008000 
.SS "#define RCC_APBSMENR2_TIM14SMEN_Pos   (15U)"

.SS "#define RCC_APBSMENR2_TIM16SMEN   \fBRCC_APBSMENR2_TIM16SMEN_Msk\fP"

.SS "#define RCC_APBSMENR2_TIM16SMEN_Msk   (0x1UL << \fBRCC_APBSMENR2_TIM16SMEN_Pos\fP)"
0x00020000 
.SS "#define RCC_APBSMENR2_TIM16SMEN_Pos   (17U)"

.SS "#define RCC_APBSMENR2_TIM17SMEN   \fBRCC_APBSMENR2_TIM17SMEN_Msk\fP"

.SS "#define RCC_APBSMENR2_TIM17SMEN_Msk   (0x1UL << \fBRCC_APBSMENR2_TIM17SMEN_Pos\fP)"
0x00040000 
.SS "#define RCC_APBSMENR2_TIM17SMEN_Pos   (18U)"

.SS "#define RCC_APBSMENR2_TIM1SMEN   \fBRCC_APBSMENR2_TIM1SMEN_Msk\fP"

.SS "#define RCC_APBSMENR2_TIM1SMEN_Msk   (0x1UL << \fBRCC_APBSMENR2_TIM1SMEN_Pos\fP)"
0x00000800 
.SS "#define RCC_APBSMENR2_TIM1SMEN_Pos   (11U)"

.SS "#define RCC_APBSMENR2_USART1SMEN   \fBRCC_APBSMENR2_USART1SMEN_Msk\fP"

.SS "#define RCC_APBSMENR2_USART1SMEN_Msk   (0x1UL << \fBRCC_APBSMENR2_USART1SMEN_Pos\fP)"
0x00004000 
.SS "#define RCC_APBSMENR2_USART1SMEN_Pos   (14U)"

.SS "#define RCC_BDCR_BDRST   \fBRCC_BDCR_BDRST_Msk\fP"

.SS "#define RCC_BDCR_BDRST_Msk   (0x1UL << \fBRCC_BDCR_BDRST_Pos\fP)"
0x00010000 
.SS "#define RCC_BDCR_BDRST_Pos   (16U)"

.SS "#define RCC_BDCR_LSCOEN   \fBRCC_BDCR_LSCOEN_Msk\fP"

.SS "#define RCC_BDCR_LSCOEN_Msk   (0x1UL << \fBRCC_BDCR_LSCOEN_Pos\fP)"
0x01000000 
.SS "#define RCC_BDCR_LSCOEN_Pos   (24U)"

.SS "#define RCC_BDCR_LSCOSEL   \fBRCC_BDCR_LSCOSEL_Msk\fP"

.SS "#define RCC_BDCR_LSCOSEL_Msk   (0x1UL << \fBRCC_BDCR_LSCOSEL_Pos\fP)"
0x02000000 
.SS "#define RCC_BDCR_LSCOSEL_Pos   (25U)"

.SS "#define RCC_BDCR_LSEBYP   \fBRCC_BDCR_LSEBYP_Msk\fP"

.SS "#define RCC_BDCR_LSEBYP_Msk   (0x1UL << \fBRCC_BDCR_LSEBYP_Pos\fP)"
0x00000004 
.SS "#define RCC_BDCR_LSEBYP_Pos   (2U)"

.SS "#define RCC_BDCR_LSECSSD   \fBRCC_BDCR_LSECSSD_Msk\fP"

.SS "#define RCC_BDCR_LSECSSD_Msk   (0x1UL << \fBRCC_BDCR_LSECSSD_Pos\fP)"
0x00000040 
.SS "#define RCC_BDCR_LSECSSD_Pos   (6U)"

.SS "#define RCC_BDCR_LSECSSON   \fBRCC_BDCR_LSECSSON_Msk\fP"

.SS "#define RCC_BDCR_LSECSSON_Msk   (0x1UL << \fBRCC_BDCR_LSECSSON_Pos\fP)"
0x00000020 
.SS "#define RCC_BDCR_LSECSSON_Pos   (5U)"

.SS "#define RCC_BDCR_LSEDRV   \fBRCC_BDCR_LSEDRV_Msk\fP"

.SS "#define RCC_BDCR_LSEDRV_0   (0x1UL << \fBRCC_BDCR_LSEDRV_Pos\fP)"
0x00000008 
.SS "#define RCC_BDCR_LSEDRV_1   (0x2UL << \fBRCC_BDCR_LSEDRV_Pos\fP)"
0x00000010 
.SS "#define RCC_BDCR_LSEDRV_Msk   (0x3UL << \fBRCC_BDCR_LSEDRV_Pos\fP)"
0x00000018 
.SS "#define RCC_BDCR_LSEDRV_Pos   (3U)"

.SS "#define RCC_BDCR_LSEON   \fBRCC_BDCR_LSEON_Msk\fP"

.SS "#define RCC_BDCR_LSEON_Msk   (0x1UL << \fBRCC_BDCR_LSEON_Pos\fP)"
0x00000001 
.SS "#define RCC_BDCR_LSEON_Pos   (0U)"

.SS "#define RCC_BDCR_LSERDY   \fBRCC_BDCR_LSERDY_Msk\fP"

.SS "#define RCC_BDCR_LSERDY_Msk   (0x1UL << \fBRCC_BDCR_LSERDY_Pos\fP)"
0x00000002 
.SS "#define RCC_BDCR_LSERDY_Pos   (1U)"

.SS "#define RCC_BDCR_RTCEN   \fBRCC_BDCR_RTCEN_Msk\fP"

.SS "#define RCC_BDCR_RTCEN_Msk   (0x1UL << \fBRCC_BDCR_RTCEN_Pos\fP)"
0x00008000 
.SS "#define RCC_BDCR_RTCEN_Pos   (15U)"

.SS "#define RCC_BDCR_RTCSEL   \fBRCC_BDCR_RTCSEL_Msk\fP"

.SS "#define RCC_BDCR_RTCSEL_0   (0x1UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
0x00000100 
.SS "#define RCC_BDCR_RTCSEL_1   (0x2UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
0x00000200 
.SS "#define RCC_BDCR_RTCSEL_Msk   (0x3UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
0x00000300 
.SS "#define RCC_BDCR_RTCSEL_Pos   (8U)"

.SS "#define RCC_CCIPR_ADCSEL   \fBRCC_CCIPR_ADCSEL_Msk\fP"

.SS "#define RCC_CCIPR_ADCSEL_0   (0x1UL << \fBRCC_CCIPR_ADCSEL_Pos\fP)"
0x40000000 
.SS "#define RCC_CCIPR_ADCSEL_1   (0x2UL << \fBRCC_CCIPR_ADCSEL_Pos\fP)"
0x80000000 
.SS "#define RCC_CCIPR_ADCSEL_Msk   (0x3UL << \fBRCC_CCIPR_ADCSEL_Pos\fP)"
0xC0000000 
.SS "#define RCC_CCIPR_ADCSEL_Pos   (30U)"

.SS "#define RCC_CCIPR_I2C1SEL   \fBRCC_CCIPR_I2C1SEL_Msk\fP"

.SS "#define RCC_CCIPR_I2C1SEL_0   (0x1UL << \fBRCC_CCIPR_I2C1SEL_Pos\fP)"
0x00001000 
.SS "#define RCC_CCIPR_I2C1SEL_1   (0x2UL << \fBRCC_CCIPR_I2C1SEL_Pos\fP)"
0x00002000 
.SS "#define RCC_CCIPR_I2C1SEL_Msk   (0x3UL << \fBRCC_CCIPR_I2C1SEL_Pos\fP)"
0x00003000 
.SS "#define RCC_CCIPR_I2C1SEL_Pos   (12U)"

.SS "#define RCC_CCIPR_I2S1SEL   \fBRCC_CCIPR_I2S1SEL_Msk\fP"

.SS "#define RCC_CCIPR_I2S1SEL_0   (0x1UL << \fBRCC_CCIPR_I2S1SEL_Pos\fP)"
0x00004000 
.SS "#define RCC_CCIPR_I2S1SEL_1   (0x2UL << \fBRCC_CCIPR_I2S1SEL_Pos\fP)"
0x00008000 
.SS "#define RCC_CCIPR_I2S1SEL_Msk   (0x3UL << \fBRCC_CCIPR_I2S1SEL_Pos\fP)"
0x0000C000 
.SS "#define RCC_CCIPR_I2S1SEL_Pos   (14U)"

.SS "#define RCC_CCIPR_USART1SEL   \fBRCC_CCIPR_USART1SEL_Msk\fP"

.SS "#define RCC_CCIPR_USART1SEL_0   (0x1UL << \fBRCC_CCIPR_USART1SEL_Pos\fP)"
0x00000001 
.SS "#define RCC_CCIPR_USART1SEL_1   (0x2UL << \fBRCC_CCIPR_USART1SEL_Pos\fP)"
0x00000002 
.SS "#define RCC_CCIPR_USART1SEL_Msk   (0x3UL << \fBRCC_CCIPR_USART1SEL_Pos\fP)"
0x00000003 
.SS "#define RCC_CCIPR_USART1SEL_Pos   (0U)"

.SS "#define RCC_CFGR_HPRE   \fBRCC_CFGR_HPRE_Msk\fP"
HPRE[3:0] bits (AHB prescaler) 
.SS "#define RCC_CFGR_HPRE_0   (0x1UL << \fBRCC_CFGR_HPRE_Pos\fP)"
0x00000100 
.SS "#define RCC_CFGR_HPRE_1   (0x2UL << \fBRCC_CFGR_HPRE_Pos\fP)"
0x00000200 
.SS "#define RCC_CFGR_HPRE_2   (0x4UL << \fBRCC_CFGR_HPRE_Pos\fP)"
0x00000400 
.SS "#define RCC_CFGR_HPRE_3   (0x8UL << \fBRCC_CFGR_HPRE_Pos\fP)"
0x00000800 PPRE configuration 
.SS "#define RCC_CFGR_HPRE_Msk   (0xFUL << \fBRCC_CFGR_HPRE_Pos\fP)"
0x00000F00 
.SS "#define RCC_CFGR_HPRE_Pos   (8U)"

.SS "#define RCC_CFGR_MCOPRE   \fBRCC_CFGR_MCOPRE_Msk\fP"
MCO prescaler [2:0] 
.SS "#define RCC_CFGR_MCOPRE_0   (0x1UL << \fBRCC_CFGR_MCOPRE_Pos\fP)"
0x10000000 
.SS "#define RCC_CFGR_MCOPRE_1   (0x2UL << \fBRCC_CFGR_MCOPRE_Pos\fP)"
0x20000000 
.SS "#define RCC_CFGR_MCOPRE_2   (0x4UL << \fBRCC_CFGR_MCOPRE_Pos\fP)"
0x40000000 
.SS "#define RCC_CFGR_MCOPRE_Msk   (0x7UL << \fBRCC_CFGR_MCOPRE_Pos\fP)"
0x70000000 
.SS "#define RCC_CFGR_MCOPRE_Pos   (28U)"

.SS "#define RCC_CFGR_MCOSEL   \fBRCC_CFGR_MCOSEL_Msk\fP"
MCOSEL [2:0] bits (Clock output selection) 
.SS "#define RCC_CFGR_MCOSEL_0   (0x1UL << \fBRCC_CFGR_MCOSEL_Pos\fP)"
0x01000000 
.SS "#define RCC_CFGR_MCOSEL_1   (0x2UL << \fBRCC_CFGR_MCOSEL_Pos\fP)"
0x02000000 
.SS "#define RCC_CFGR_MCOSEL_2   (0x4UL << \fBRCC_CFGR_MCOSEL_Pos\fP)"
0x04000000 MCO Prescaler configuration 
.SS "#define RCC_CFGR_MCOSEL_Msk   (0x7UL << \fBRCC_CFGR_MCOSEL_Pos\fP)"
0x07000000 
.SS "#define RCC_CFGR_MCOSEL_Pos   (24U)"

.SS "#define RCC_CFGR_PPRE   \fBRCC_CFGR_PPRE_Msk\fP"
PRE1[2:0] bits (APB prescaler) 
.SS "#define RCC_CFGR_PPRE_0   (0x1UL << \fBRCC_CFGR_PPRE_Pos\fP)"
0x00001000 
.SS "#define RCC_CFGR_PPRE_1   (0x2UL << \fBRCC_CFGR_PPRE_Pos\fP)"
0x00002000 
.SS "#define RCC_CFGR_PPRE_2   (0x4UL << \fBRCC_CFGR_PPRE_Pos\fP)"
0x00004000 MCOSEL configuration 
.SS "#define RCC_CFGR_PPRE_Msk   (0x7UL << \fBRCC_CFGR_PPRE_Pos\fP)"
0x00007000 
.SS "#define RCC_CFGR_PPRE_Pos   (12U)"

.SS "#define RCC_CFGR_SW   \fBRCC_CFGR_SW_Msk\fP"
SW[2:0] bits (System clock Switch) 
.SS "#define RCC_CFGR_SW_0   (0x1UL << \fBRCC_CFGR_SW_Pos\fP)"
0x00000001 
.SS "#define RCC_CFGR_SW_1   (0x2UL << \fBRCC_CFGR_SW_Pos\fP)"
0x00000002 
.SS "#define RCC_CFGR_SW_2   (0x4UL << \fBRCC_CFGR_SW_Pos\fP)"
0x00000004 SWS configuration 
.SS "#define RCC_CFGR_SW_Msk   (0x7UL << \fBRCC_CFGR_SW_Pos\fP)"
0x00000007 
.SS "#define RCC_CFGR_SW_Pos   (0U)"
< SW configuration 
.SS "#define RCC_CFGR_SWS   \fBRCC_CFGR_SWS_Msk\fP"
SWS[2:0] bits (System Clock Switch Status) 
.SS "#define RCC_CFGR_SWS_0   (0x1UL << \fBRCC_CFGR_SWS_Pos\fP)"
0x00000008 
.SS "#define RCC_CFGR_SWS_1   (0x2UL << \fBRCC_CFGR_SWS_Pos\fP)"
0x00000010 
.SS "#define RCC_CFGR_SWS_2   (0x4UL << \fBRCC_CFGR_SWS_Pos\fP)"
0x00000020 HPRE configuration 
.SS "#define RCC_CFGR_SWS_Msk   (0x7UL << \fBRCC_CFGR_SWS_Pos\fP)"
0x00000038 
.SS "#define RCC_CFGR_SWS_Pos   (3U)"

.SS "#define RCC_CICR_CSSC   \fBRCC_CICR_CSSC_Msk\fP"

.SS "#define RCC_CICR_CSSC_Msk   (0x1UL << \fBRCC_CICR_CSSC_Pos\fP)"
0x00000100 
.SS "#define RCC_CICR_CSSC_Pos   (8U)"

.SS "#define RCC_CICR_HSERDYC   \fBRCC_CICR_HSERDYC_Msk\fP"

.SS "#define RCC_CICR_HSERDYC_Msk   (0x1UL << \fBRCC_CICR_HSERDYC_Pos\fP)"
0x00000010 
.SS "#define RCC_CICR_HSERDYC_Pos   (4U)"

.SS "#define RCC_CICR_HSIRDYC   \fBRCC_CICR_HSIRDYC_Msk\fP"

.SS "#define RCC_CICR_HSIRDYC_Msk   (0x1UL << \fBRCC_CICR_HSIRDYC_Pos\fP)"
0x00000008 
.SS "#define RCC_CICR_HSIRDYC_Pos   (3U)"

.SS "#define RCC_CICR_LSECSSC   \fBRCC_CICR_LSECSSC_Msk\fP"

.SS "#define RCC_CICR_LSECSSC_Msk   (0x1UL << \fBRCC_CICR_LSECSSC_Pos\fP)"
0x00000200 
.SS "#define RCC_CICR_LSECSSC_Pos   (9U)"

.SS "#define RCC_CICR_LSERDYC   \fBRCC_CICR_LSERDYC_Msk\fP"

.SS "#define RCC_CICR_LSERDYC_Msk   (0x1UL << \fBRCC_CICR_LSERDYC_Pos\fP)"
0x00000002 
.SS "#define RCC_CICR_LSERDYC_Pos   (1U)"

.SS "#define RCC_CICR_LSIRDYC   \fBRCC_CICR_LSIRDYC_Msk\fP"

.SS "#define RCC_CICR_LSIRDYC_Msk   (0x1UL << \fBRCC_CICR_LSIRDYC_Pos\fP)"
0x00000001 
.SS "#define RCC_CICR_LSIRDYC_Pos   (0U)"

.SS "#define RCC_CICR_PLLRDYC   \fBRCC_CICR_PLLRDYC_Msk\fP"

.SS "#define RCC_CICR_PLLRDYC_Msk   (0x1UL << \fBRCC_CICR_PLLRDYC_Pos\fP)"
0x00000020 
.SS "#define RCC_CICR_PLLRDYC_Pos   (5U)"

.SS "#define RCC_CIER_HSERDYIE   \fBRCC_CIER_HSERDYIE_Msk\fP"

.SS "#define RCC_CIER_HSERDYIE_Msk   (0x1UL << \fBRCC_CIER_HSERDYIE_Pos\fP)"
0x00000010 
.SS "#define RCC_CIER_HSERDYIE_Pos   (4U)"

.SS "#define RCC_CIER_HSIRDYIE   \fBRCC_CIER_HSIRDYIE_Msk\fP"

.SS "#define RCC_CIER_HSIRDYIE_Msk   (0x1UL << \fBRCC_CIER_HSIRDYIE_Pos\fP)"
0x00000008 
.SS "#define RCC_CIER_HSIRDYIE_Pos   (3U)"

.SS "#define RCC_CIER_LSERDYIE   \fBRCC_CIER_LSERDYIE_Msk\fP"

.SS "#define RCC_CIER_LSERDYIE_Msk   (0x1UL << \fBRCC_CIER_LSERDYIE_Pos\fP)"
0x00000002 
.SS "#define RCC_CIER_LSERDYIE_Pos   (1U)"

.SS "#define RCC_CIER_LSIRDYIE   \fBRCC_CIER_LSIRDYIE_Msk\fP"

.SS "#define RCC_CIER_LSIRDYIE_Msk   (0x1UL << \fBRCC_CIER_LSIRDYIE_Pos\fP)"
0x00000001 
.SS "#define RCC_CIER_LSIRDYIE_Pos   (0U)"

.SS "#define RCC_CIER_PLLRDYIE   \fBRCC_CIER_PLLRDYIE_Msk\fP"

.SS "#define RCC_CIER_PLLRDYIE_Msk   (0x1UL << \fBRCC_CIER_PLLRDYIE_Pos\fP)"
0x00000020 
.SS "#define RCC_CIER_PLLRDYIE_Pos   (5U)"

.SS "#define RCC_CIFR_CSSF   \fBRCC_CIFR_CSSF_Msk\fP"

.SS "#define RCC_CIFR_CSSF_Msk   (0x1UL << \fBRCC_CIFR_CSSF_Pos\fP)"
0x00000100 
.SS "#define RCC_CIFR_CSSF_Pos   (8U)"

.SS "#define RCC_CIFR_HSERDYF   \fBRCC_CIFR_HSERDYF_Msk\fP"

.SS "#define RCC_CIFR_HSERDYF_Msk   (0x1UL << \fBRCC_CIFR_HSERDYF_Pos\fP)"
0x00000010 
.SS "#define RCC_CIFR_HSERDYF_Pos   (4U)"

.SS "#define RCC_CIFR_HSIRDYF   \fBRCC_CIFR_HSIRDYF_Msk\fP"

.SS "#define RCC_CIFR_HSIRDYF_Msk   (0x1UL << \fBRCC_CIFR_HSIRDYF_Pos\fP)"
0x00000008 
.SS "#define RCC_CIFR_HSIRDYF_Pos   (3U)"

.SS "#define RCC_CIFR_LSECSSF   \fBRCC_CIFR_LSECSSF_Msk\fP"

.SS "#define RCC_CIFR_LSECSSF_Msk   (0x1UL << \fBRCC_CIFR_LSECSSF_Pos\fP)"
0x00000200 
.SS "#define RCC_CIFR_LSECSSF_Pos   (9U)"

.SS "#define RCC_CIFR_LSERDYF   \fBRCC_CIFR_LSERDYF_Msk\fP"

.SS "#define RCC_CIFR_LSERDYF_Msk   (0x1UL << \fBRCC_CIFR_LSERDYF_Pos\fP)"
0x00000002 
.SS "#define RCC_CIFR_LSERDYF_Pos   (1U)"

.SS "#define RCC_CIFR_LSIRDYF   \fBRCC_CIFR_LSIRDYF_Msk\fP"

.SS "#define RCC_CIFR_LSIRDYF_Msk   (0x1UL << \fBRCC_CIFR_LSIRDYF_Pos\fP)"
0x00000001 
.SS "#define RCC_CIFR_LSIRDYF_Pos   (0U)"

.SS "#define RCC_CIFR_PLLRDYF   \fBRCC_CIFR_PLLRDYF_Msk\fP"

.SS "#define RCC_CIFR_PLLRDYF_Msk   (0x1UL << \fBRCC_CIFR_PLLRDYF_Pos\fP)"
0x00000020 
.SS "#define RCC_CIFR_PLLRDYF_Pos   (5U)"

.SS "#define RCC_CR_CSSON   \fBRCC_CR_CSSON_Msk\fP"
HSE Clock Security System enable 
.SS "#define RCC_CR_CSSON_Msk   (0x1UL << \fBRCC_CR_CSSON_Pos\fP)"
0x00080000 
.SS "#define RCC_CR_CSSON_Pos   (19U)"

.SS "#define RCC_CR_HSEBYP   \fBRCC_CR_HSEBYP_Msk\fP"
External High Speed clock Bypass 
.SS "#define RCC_CR_HSEBYP_Msk   (0x1UL << \fBRCC_CR_HSEBYP_Pos\fP)"
0x00040000 
.SS "#define RCC_CR_HSEBYP_Pos   (18U)"

.SS "#define RCC_CR_HSEON   \fBRCC_CR_HSEON_Msk\fP"
External High Speed clock enable 
.SS "#define RCC_CR_HSEON_Msk   (0x1UL << \fBRCC_CR_HSEON_Pos\fP)"
0x00010000 
.SS "#define RCC_CR_HSEON_Pos   (16U)"

.SS "#define RCC_CR_HSERDY   \fBRCC_CR_HSERDY_Msk\fP"
External High Speed clock ready 
.SS "#define RCC_CR_HSERDY_Msk   (0x1UL << \fBRCC_CR_HSERDY_Pos\fP)"
0x00020000 
.SS "#define RCC_CR_HSERDY_Pos   (17U)"

.SS "#define RCC_CR_HSIDIV   \fBRCC_CR_HSIDIV_Msk\fP"
HSIDIV[13:11] Internal High Speed clock division factor 
.SS "#define RCC_CR_HSIDIV_0   (0x1UL << \fBRCC_CR_HSIDIV_Pos\fP)"
0x00000800 
.SS "#define RCC_CR_HSIDIV_1   (0x2UL << \fBRCC_CR_HSIDIV_Pos\fP)"
0x00001000 
.SS "#define RCC_CR_HSIDIV_2   (0x4UL << \fBRCC_CR_HSIDIV_Pos\fP)"
0x00002000 
.SS "#define RCC_CR_HSIDIV_Msk   (0x7UL << \fBRCC_CR_HSIDIV_Pos\fP)"
0x00003800 
.SS "#define RCC_CR_HSIDIV_Pos   (11U)"

.SS "#define RCC_CR_HSIKERON   \fBRCC_CR_HSIKERON_Msk\fP"
Internal High Speed clock enable for some IPs Kernel 
.SS "#define RCC_CR_HSIKERON_Msk   (0x1UL << \fBRCC_CR_HSIKERON_Pos\fP)"
0x00000200 
.SS "#define RCC_CR_HSIKERON_Pos   (9U)"

.SS "#define RCC_CR_HSION   \fBRCC_CR_HSION_Msk\fP"
Internal High Speed clock enable 
.SS "#define RCC_CR_HSION_Msk   (0x1UL << \fBRCC_CR_HSION_Pos\fP)"
0x00000100 
.SS "#define RCC_CR_HSION_Pos   (8U)"

.SS "#define RCC_CR_HSIRDY   \fBRCC_CR_HSIRDY_Msk\fP"
Internal High Speed clock ready flag 
.SS "#define RCC_CR_HSIRDY_Msk   (0x1UL << \fBRCC_CR_HSIRDY_Pos\fP)"
0x00000400 
.SS "#define RCC_CR_HSIRDY_Pos   (10U)"

.SS "#define RCC_CR_PLLON   \fBRCC_CR_PLLON_Msk\fP"
System PLL clock enable 
.SS "#define RCC_CR_PLLON_Msk   (0x1UL << \fBRCC_CR_PLLON_Pos\fP)"
0x01000000 
.SS "#define RCC_CR_PLLON_Pos   (24U)"

.SS "#define RCC_CR_PLLRDY   \fBRCC_CR_PLLRDY_Msk\fP"
System PLL clock ready 
.SS "#define RCC_CR_PLLRDY_Msk   (0x1UL << \fBRCC_CR_PLLRDY_Pos\fP)"
0x02000000 
.SS "#define RCC_CR_PLLRDY_Pos   (25U)"

.SS "#define RCC_CSR_IWDGRSTF   \fBRCC_CSR_IWDGRSTF_Msk\fP"

.SS "#define RCC_CSR_IWDGRSTF_Msk   (0x1UL << \fBRCC_CSR_IWDGRSTF_Pos\fP)"
0x20000000 
.SS "#define RCC_CSR_IWDGRSTF_Pos   (29U)"

.SS "#define RCC_CSR_LPWRRSTF   \fBRCC_CSR_LPWRRSTF_Msk\fP"

.SS "#define RCC_CSR_LPWRRSTF_Msk   (0x1UL << \fBRCC_CSR_LPWRRSTF_Pos\fP)"
0x80000000 
.SS "#define RCC_CSR_LPWRRSTF_Pos   (31U)"

.SS "#define RCC_CSR_LSION   \fBRCC_CSR_LSION_Msk\fP"

.SS "#define RCC_CSR_LSION_Msk   (0x1UL << \fBRCC_CSR_LSION_Pos\fP)"
0x00000001 
.SS "#define RCC_CSR_LSION_Pos   (0U)"

.SS "#define RCC_CSR_LSIRDY   \fBRCC_CSR_LSIRDY_Msk\fP"

.SS "#define RCC_CSR_LSIRDY_Msk   (0x1UL << \fBRCC_CSR_LSIRDY_Pos\fP)"
0x00000002 
.SS "#define RCC_CSR_LSIRDY_Pos   (1U)"

.SS "#define RCC_CSR_OBLRSTF   \fBRCC_CSR_OBLRSTF_Msk\fP"

.SS "#define RCC_CSR_OBLRSTF_Msk   (0x1UL << \fBRCC_CSR_OBLRSTF_Pos\fP)"
0x02000000 
.SS "#define RCC_CSR_OBLRSTF_Pos   (25U)"

.SS "#define RCC_CSR_PINRSTF   \fBRCC_CSR_PINRSTF_Msk\fP"

.SS "#define RCC_CSR_PINRSTF_Msk   (0x1UL << \fBRCC_CSR_PINRSTF_Pos\fP)"
0x04000000 
.SS "#define RCC_CSR_PINRSTF_Pos   (26U)"

.SS "#define RCC_CSR_PWRRSTF   \fBRCC_CSR_PWRRSTF_Msk\fP"

.SS "#define RCC_CSR_PWRRSTF_Msk   (0x1UL << \fBRCC_CSR_PWRRSTF_Pos\fP)"
0x08000000 
.SS "#define RCC_CSR_PWRRSTF_Pos   (27U)"

.SS "#define RCC_CSR_RMVF   \fBRCC_CSR_RMVF_Msk\fP"

.SS "#define RCC_CSR_RMVF_Msk   (0x1UL << \fBRCC_CSR_RMVF_Pos\fP)"
0x00800000 
.SS "#define RCC_CSR_RMVF_Pos   (23U)"

.SS "#define RCC_CSR_SFTRSTF   \fBRCC_CSR_SFTRSTF_Msk\fP"

.SS "#define RCC_CSR_SFTRSTF_Msk   (0x1UL << \fBRCC_CSR_SFTRSTF_Pos\fP)"
0x10000000 
.SS "#define RCC_CSR_SFTRSTF_Pos   (28U)"

.SS "#define RCC_CSR_WWDGRSTF   \fBRCC_CSR_WWDGRSTF_Msk\fP"

.SS "#define RCC_CSR_WWDGRSTF_Msk   (0x1UL << \fBRCC_CSR_WWDGRSTF_Pos\fP)"
0x40000000 
.SS "#define RCC_CSR_WWDGRSTF_Pos   (30U)"

.SS "#define RCC_ICSCR_HSICAL   \fBRCC_ICSCR_HSICAL_Msk\fP"
HSICAL[7:0] bits 
.SS "#define RCC_ICSCR_HSICAL_0   (0x01UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
0x00000001 
.SS "#define RCC_ICSCR_HSICAL_1   (0x02UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
0x00000002 
.SS "#define RCC_ICSCR_HSICAL_2   (0x04UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
0x00000004 
.SS "#define RCC_ICSCR_HSICAL_3   (0x08UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
0x00000008 
.SS "#define RCC_ICSCR_HSICAL_4   (0x10UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
0x00000010 
.SS "#define RCC_ICSCR_HSICAL_5   (0x20UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
0x00000020 
.SS "#define RCC_ICSCR_HSICAL_6   (0x40UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
0x00000040 
.SS "#define RCC_ICSCR_HSICAL_7   (0x80UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
0x00000080 HSITRIM configuration 
.SS "#define RCC_ICSCR_HSICAL_Msk   (0xFFUL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
0x000000FF 
.SS "#define RCC_ICSCR_HSICAL_Pos   (0U)"
< HSICAL configuration 
.SS "#define RCC_ICSCR_HSITRIM   \fBRCC_ICSCR_HSITRIM_Msk\fP"
HSITRIM[14:8] bits 
.SS "#define RCC_ICSCR_HSITRIM_0   (0x01UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
0x00000100 
.SS "#define RCC_ICSCR_HSITRIM_1   (0x02UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
0x00000200 
.SS "#define RCC_ICSCR_HSITRIM_2   (0x04UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
0x00000400 
.SS "#define RCC_ICSCR_HSITRIM_3   (0x08UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
0x00000800 
.SS "#define RCC_ICSCR_HSITRIM_4   (0x10UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
0x00001000 
.SS "#define RCC_ICSCR_HSITRIM_5   (0x20UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
0x00002000 
.SS "#define RCC_ICSCR_HSITRIM_6   (0x40UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
0x00004000 
.SS "#define RCC_ICSCR_HSITRIM_Msk   (0x7FUL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
0x00007F00 
.SS "#define RCC_ICSCR_HSITRIM_Pos   (8U)"

.SS "#define RCC_IOPENR_GPIOAEN   \fBRCC_IOPENR_GPIOAEN_Msk\fP"

.SS "#define RCC_IOPENR_GPIOAEN_Msk   (0x1UL << \fBRCC_IOPENR_GPIOAEN_Pos\fP)"
0x00000001 
.SS "#define RCC_IOPENR_GPIOAEN_Pos   (0U)"

.SS "#define RCC_IOPENR_GPIOBEN   \fBRCC_IOPENR_GPIOBEN_Msk\fP"

.SS "#define RCC_IOPENR_GPIOBEN_Msk   (0x1UL << \fBRCC_IOPENR_GPIOBEN_Pos\fP)"
0x00000002 
.SS "#define RCC_IOPENR_GPIOBEN_Pos   (1U)"

.SS "#define RCC_IOPENR_GPIOCEN   \fBRCC_IOPENR_GPIOCEN_Msk\fP"

.SS "#define RCC_IOPENR_GPIOCEN_Msk   (0x1UL << \fBRCC_IOPENR_GPIOCEN_Pos\fP)"
0x00000004 
.SS "#define RCC_IOPENR_GPIOCEN_Pos   (2U)"

.SS "#define RCC_IOPENR_GPIODEN   \fBRCC_IOPENR_GPIODEN_Msk\fP"

.SS "#define RCC_IOPENR_GPIODEN_Msk   (0x1UL << \fBRCC_IOPENR_GPIODEN_Pos\fP)"
0x00000008 
.SS "#define RCC_IOPENR_GPIODEN_Pos   (3U)"

.SS "#define RCC_IOPENR_GPIOFEN   \fBRCC_IOPENR_GPIOFEN_Msk\fP"

.SS "#define RCC_IOPENR_GPIOFEN_Msk   (0x1UL << \fBRCC_IOPENR_GPIOFEN_Pos\fP)"
0x00000020 
.SS "#define RCC_IOPENR_GPIOFEN_Pos   (5U)"

.SS "#define RCC_IOPRSTR_GPIOARST   \fBRCC_IOPRSTR_GPIOARST_Msk\fP"

.SS "#define RCC_IOPRSTR_GPIOARST_Msk   (0x1UL << \fBRCC_IOPRSTR_GPIOARST_Pos\fP)"
0x00000001 
.SS "#define RCC_IOPRSTR_GPIOARST_Pos   (0U)"

.SS "#define RCC_IOPRSTR_GPIOBRST   \fBRCC_IOPRSTR_GPIOBRST_Msk\fP"

.SS "#define RCC_IOPRSTR_GPIOBRST_Msk   (0x1UL << \fBRCC_IOPRSTR_GPIOBRST_Pos\fP)"
0x00000002 
.SS "#define RCC_IOPRSTR_GPIOBRST_Pos   (1U)"

.SS "#define RCC_IOPRSTR_GPIOCRST   \fBRCC_IOPRSTR_GPIOCRST_Msk\fP"

.SS "#define RCC_IOPRSTR_GPIOCRST_Msk   (0x1UL << \fBRCC_IOPRSTR_GPIOCRST_Pos\fP)"
0x00000004 
.SS "#define RCC_IOPRSTR_GPIOCRST_Pos   (2U)"

.SS "#define RCC_IOPRSTR_GPIODRST   \fBRCC_IOPRSTR_GPIODRST_Msk\fP"

.SS "#define RCC_IOPRSTR_GPIODRST_Msk   (0x1UL << \fBRCC_IOPRSTR_GPIODRST_Pos\fP)"
0x00000008 
.SS "#define RCC_IOPRSTR_GPIODRST_Pos   (3U)"

.SS "#define RCC_IOPRSTR_GPIOFRST   \fBRCC_IOPRSTR_GPIOFRST_Msk\fP"

.SS "#define RCC_IOPRSTR_GPIOFRST_Msk   (0x1UL << \fBRCC_IOPRSTR_GPIOFRST_Pos\fP)"
0x00000020 
.SS "#define RCC_IOPRSTR_GPIOFRST_Pos   (5U)"

.SS "#define RCC_IOPSMENR_GPIOASMEN   \fBRCC_IOPSMENR_GPIOASMEN_Msk\fP"

.SS "#define RCC_IOPSMENR_GPIOASMEN_Msk   (0x1UL << \fBRCC_IOPSMENR_GPIOASMEN_Pos\fP)"
0x00000001 
.SS "#define RCC_IOPSMENR_GPIOASMEN_Pos   (0U)"

.SS "#define RCC_IOPSMENR_GPIOBSMEN   \fBRCC_IOPSMENR_GPIOBSMEN_Msk\fP"

.SS "#define RCC_IOPSMENR_GPIOBSMEN_Msk   (0x1UL << \fBRCC_IOPSMENR_GPIOBSMEN_Pos\fP)"
0x00000002 
.SS "#define RCC_IOPSMENR_GPIOBSMEN_Pos   (1U)"

.SS "#define RCC_IOPSMENR_GPIOCSMEN   \fBRCC_IOPSMENR_GPIOCSMEN_Msk\fP"

.SS "#define RCC_IOPSMENR_GPIOCSMEN_Msk   (0x1UL << \fBRCC_IOPSMENR_GPIOCSMEN_Pos\fP)"
0x00000004 
.SS "#define RCC_IOPSMENR_GPIOCSMEN_Pos   (2U)"

.SS "#define RCC_IOPSMENR_GPIODSMEN   \fBRCC_IOPSMENR_GPIODSMEN_Msk\fP"

.SS "#define RCC_IOPSMENR_GPIODSMEN_Msk   (0x1UL << \fBRCC_IOPSMENR_GPIODSMEN_Pos\fP)"
0x00000008 
.SS "#define RCC_IOPSMENR_GPIODSMEN_Pos   (3U)"

.SS "#define RCC_IOPSMENR_GPIOFSMEN   \fBRCC_IOPSMENR_GPIOFSMEN_Msk\fP"

.SS "#define RCC_IOPSMENR_GPIOFSMEN_Msk   (0x1UL << \fBRCC_IOPSMENR_GPIOFSMEN_Pos\fP)"
0x00000020 
.SS "#define RCC_IOPSMENR_GPIOFSMEN_Pos   (5U)"

.SS "#define RCC_PLLCFGR_PLLM   \fBRCC_PLLCFGR_PLLM_Msk\fP"

.SS "#define RCC_PLLCFGR_PLLM_0   (0x1UL << \fBRCC_PLLCFGR_PLLM_Pos\fP)"
0x00000010 
.SS "#define RCC_PLLCFGR_PLLM_1   (0x2UL << \fBRCC_PLLCFGR_PLLM_Pos\fP)"
0x00000020 
.SS "#define RCC_PLLCFGR_PLLM_2   (0x4UL << \fBRCC_PLLCFGR_PLLM_Pos\fP)"
0x00000040 
.SS "#define RCC_PLLCFGR_PLLM_Msk   (0x7UL << \fBRCC_PLLCFGR_PLLM_Pos\fP)"
0x00000070 
.SS "#define RCC_PLLCFGR_PLLM_Pos   (4U)"

.SS "#define RCC_PLLCFGR_PLLN   \fBRCC_PLLCFGR_PLLN_Msk\fP"

.SS "#define RCC_PLLCFGR_PLLN_0   (0x01UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
0x00000100 
.SS "#define RCC_PLLCFGR_PLLN_1   (0x02UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
0x00000200 
.SS "#define RCC_PLLCFGR_PLLN_2   (0x04UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
0x00000400 
.SS "#define RCC_PLLCFGR_PLLN_3   (0x08UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
0x00000800 
.SS "#define RCC_PLLCFGR_PLLN_4   (0x10UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
0x00001000 
.SS "#define RCC_PLLCFGR_PLLN_5   (0x20UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
0x00002000 
.SS "#define RCC_PLLCFGR_PLLN_6   (0x40UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
0x00004000 
.SS "#define RCC_PLLCFGR_PLLN_Msk   (0x7FUL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
0x00007F00 
.SS "#define RCC_PLLCFGR_PLLN_Pos   (8U)"

.SS "#define RCC_PLLCFGR_PLLP   \fBRCC_PLLCFGR_PLLP_Msk\fP"

.SS "#define RCC_PLLCFGR_PLLP_0   (0x01UL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
0x00020000 
.SS "#define RCC_PLLCFGR_PLLP_1   (0x02UL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
0x00040000 
.SS "#define RCC_PLLCFGR_PLLP_2   (0x04UL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
0x00080000 
.SS "#define RCC_PLLCFGR_PLLP_3   (0x08UL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
0x00100000 
.SS "#define RCC_PLLCFGR_PLLP_4   (0x10UL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
0x00200000 
.SS "#define RCC_PLLCFGR_PLLP_Msk   (0x1FUL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
0x003E0000 
.SS "#define RCC_PLLCFGR_PLLP_Pos   (17U)"

.SS "#define RCC_PLLCFGR_PLLPEN   \fBRCC_PLLCFGR_PLLPEN_Msk\fP"

.SS "#define RCC_PLLCFGR_PLLPEN_Msk   (0x1UL << \fBRCC_PLLCFGR_PLLPEN_Pos\fP)"
0x00010000 
.SS "#define RCC_PLLCFGR_PLLPEN_Pos   (16U)"

.SS "#define RCC_PLLCFGR_PLLR   \fBRCC_PLLCFGR_PLLR_Msk\fP"

.SS "#define RCC_PLLCFGR_PLLR_0   (0x1UL << \fBRCC_PLLCFGR_PLLR_Pos\fP)"
0x20000000 
.SS "#define RCC_PLLCFGR_PLLR_1   (0x2UL << \fBRCC_PLLCFGR_PLLR_Pos\fP)"
0x40000000 
.SS "#define RCC_PLLCFGR_PLLR_2   (0x4UL << \fBRCC_PLLCFGR_PLLR_Pos\fP)"
0x80000000 
.SS "#define RCC_PLLCFGR_PLLR_Msk   (0x7UL << \fBRCC_PLLCFGR_PLLR_Pos\fP)"
0xE0000000 
.SS "#define RCC_PLLCFGR_PLLR_Pos   (29U)"

.SS "#define RCC_PLLCFGR_PLLREN   \fBRCC_PLLCFGR_PLLREN_Msk\fP"

.SS "#define RCC_PLLCFGR_PLLREN_Msk   (0x1UL << \fBRCC_PLLCFGR_PLLREN_Pos\fP)"
0x10000000 
.SS "#define RCC_PLLCFGR_PLLREN_Pos   (28U)"

.SS "#define RCC_PLLCFGR_PLLSRC   \fBRCC_PLLCFGR_PLLSRC_Msk\fP"

.SS "#define RCC_PLLCFGR_PLLSRC_0   (0x1UL << \fBRCC_PLLCFGR_PLLSRC_Pos\fP)"
0x00000001 
.SS "#define RCC_PLLCFGR_PLLSRC_1   (0x2UL << \fBRCC_PLLCFGR_PLLSRC_Pos\fP)"
0x00000002 
.SS "#define RCC_PLLCFGR_PLLSRC_HSE   \fBRCC_PLLCFGR_PLLSRC_HSE_Msk\fP"
HSE source clock selected 
.SS "#define RCC_PLLCFGR_PLLSRC_HSE_Msk   (0x3UL << \fBRCC_PLLCFGR_PLLSRC_HSE_Pos\fP)"
0x00000003 
.SS "#define RCC_PLLCFGR_PLLSRC_HSE_Pos   (0U)"

.SS "#define RCC_PLLCFGR_PLLSRC_HSI   \fBRCC_PLLCFGR_PLLSRC_HSI_Msk\fP"
HSI source clock selected 
.SS "#define RCC_PLLCFGR_PLLSRC_HSI_Msk   (0x1UL << \fBRCC_PLLCFGR_PLLSRC_HSI_Pos\fP)"
0x00000002 
.SS "#define RCC_PLLCFGR_PLLSRC_HSI_Pos   (1U)"

.SS "#define RCC_PLLCFGR_PLLSRC_Msk   (0x3UL << \fBRCC_PLLCFGR_PLLSRC_Pos\fP)"
0x00000003 
.SS "#define RCC_PLLCFGR_PLLSRC_NONE   (0x00000000UL)"
No clock sent to PLL 
.br
 
.SS "#define RCC_PLLCFGR_PLLSRC_Pos   (0U)"

.SS "#define RTC_ALRMAR_DT   \fBRTC_ALRMAR_DT_Msk\fP"

.SS "#define RTC_ALRMAR_DT_0   (0x1UL << \fBRTC_ALRMAR_DT_Pos\fP)"
0x10000000 
.SS "#define RTC_ALRMAR_DT_1   (0x2UL << \fBRTC_ALRMAR_DT_Pos\fP)"
0x20000000 
.SS "#define RTC_ALRMAR_DT_Msk   (0x3UL << \fBRTC_ALRMAR_DT_Pos\fP)"
0x30000000 
.SS "#define RTC_ALRMAR_DT_Pos   (28U)"

.SS "#define RTC_ALRMAR_DU   \fBRTC_ALRMAR_DU_Msk\fP"

.SS "#define RTC_ALRMAR_DU_0   (0x1UL << \fBRTC_ALRMAR_DU_Pos\fP)"
0x01000000 
.SS "#define RTC_ALRMAR_DU_1   (0x2UL << \fBRTC_ALRMAR_DU_Pos\fP)"
0x02000000 
.SS "#define RTC_ALRMAR_DU_2   (0x4UL << \fBRTC_ALRMAR_DU_Pos\fP)"
0x04000000 
.SS "#define RTC_ALRMAR_DU_3   (0x8UL << \fBRTC_ALRMAR_DU_Pos\fP)"
0x08000000 
.SS "#define RTC_ALRMAR_DU_Msk   (0xFUL << \fBRTC_ALRMAR_DU_Pos\fP)"
0x0F000000 
.SS "#define RTC_ALRMAR_DU_Pos   (24U)"

.SS "#define RTC_ALRMAR_HT   \fBRTC_ALRMAR_HT_Msk\fP"

.SS "#define RTC_ALRMAR_HT_0   (0x1UL << \fBRTC_ALRMAR_HT_Pos\fP)"
0x00100000 
.SS "#define RTC_ALRMAR_HT_1   (0x2UL << \fBRTC_ALRMAR_HT_Pos\fP)"
0x00200000 
.SS "#define RTC_ALRMAR_HT_Msk   (0x3UL << \fBRTC_ALRMAR_HT_Pos\fP)"
0x00300000 
.SS "#define RTC_ALRMAR_HT_Pos   (20U)"

.SS "#define RTC_ALRMAR_HU   \fBRTC_ALRMAR_HU_Msk\fP"

.SS "#define RTC_ALRMAR_HU_0   (0x1UL << \fBRTC_ALRMAR_HU_Pos\fP)"
0x00010000 
.SS "#define RTC_ALRMAR_HU_1   (0x2UL << \fBRTC_ALRMAR_HU_Pos\fP)"
0x00020000 
.SS "#define RTC_ALRMAR_HU_2   (0x4UL << \fBRTC_ALRMAR_HU_Pos\fP)"
0x00040000 
.SS "#define RTC_ALRMAR_HU_3   (0x8UL << \fBRTC_ALRMAR_HU_Pos\fP)"
0x00080000 
.SS "#define RTC_ALRMAR_HU_Msk   (0xFUL << \fBRTC_ALRMAR_HU_Pos\fP)"
0x000F0000 
.SS "#define RTC_ALRMAR_HU_Pos   (16U)"

.SS "#define RTC_ALRMAR_MNT   \fBRTC_ALRMAR_MNT_Msk\fP"

.SS "#define RTC_ALRMAR_MNT_0   (0x1UL << \fBRTC_ALRMAR_MNT_Pos\fP)"
0x00001000 
.SS "#define RTC_ALRMAR_MNT_1   (0x2UL << \fBRTC_ALRMAR_MNT_Pos\fP)"
0x00002000 
.SS "#define RTC_ALRMAR_MNT_2   (0x4UL << \fBRTC_ALRMAR_MNT_Pos\fP)"
0x00004000 
.SS "#define RTC_ALRMAR_MNT_Msk   (0x7UL << \fBRTC_ALRMAR_MNT_Pos\fP)"
0x00007000 
.SS "#define RTC_ALRMAR_MNT_Pos   (12U)"

.SS "#define RTC_ALRMAR_MNU   \fBRTC_ALRMAR_MNU_Msk\fP"

.SS "#define RTC_ALRMAR_MNU_0   (0x1UL << \fBRTC_ALRMAR_MNU_Pos\fP)"
0x00000100 
.SS "#define RTC_ALRMAR_MNU_1   (0x2UL << \fBRTC_ALRMAR_MNU_Pos\fP)"
0x00000200 
.SS "#define RTC_ALRMAR_MNU_2   (0x4UL << \fBRTC_ALRMAR_MNU_Pos\fP)"
0x00000400 
.SS "#define RTC_ALRMAR_MNU_3   (0x8UL << \fBRTC_ALRMAR_MNU_Pos\fP)"
0x00000800 
.SS "#define RTC_ALRMAR_MNU_Msk   (0xFUL << \fBRTC_ALRMAR_MNU_Pos\fP)"
0x00000F00 
.SS "#define RTC_ALRMAR_MNU_Pos   (8U)"

.SS "#define RTC_ALRMAR_MSK1   \fBRTC_ALRMAR_MSK1_Msk\fP"

.SS "#define RTC_ALRMAR_MSK1_Msk   (0x1UL << \fBRTC_ALRMAR_MSK1_Pos\fP)"
0x00000080 
.SS "#define RTC_ALRMAR_MSK1_Pos   (7U)"

.SS "#define RTC_ALRMAR_MSK2   \fBRTC_ALRMAR_MSK2_Msk\fP"

.SS "#define RTC_ALRMAR_MSK2_Msk   (0x1UL << \fBRTC_ALRMAR_MSK2_Pos\fP)"
0x00008000 
.SS "#define RTC_ALRMAR_MSK2_Pos   (15U)"

.SS "#define RTC_ALRMAR_MSK3   \fBRTC_ALRMAR_MSK3_Msk\fP"

.SS "#define RTC_ALRMAR_MSK3_Msk   (0x1UL << \fBRTC_ALRMAR_MSK3_Pos\fP)"
0x00800000 
.SS "#define RTC_ALRMAR_MSK3_Pos   (23U)"

.SS "#define RTC_ALRMAR_MSK4   \fBRTC_ALRMAR_MSK4_Msk\fP"

.SS "#define RTC_ALRMAR_MSK4_Msk   (0x1UL << \fBRTC_ALRMAR_MSK4_Pos\fP)"
0x80000000 
.SS "#define RTC_ALRMAR_MSK4_Pos   (31U)"

.SS "#define RTC_ALRMAR_PM   \fBRTC_ALRMAR_PM_Msk\fP"

.SS "#define RTC_ALRMAR_PM_Msk   (0x1UL << \fBRTC_ALRMAR_PM_Pos\fP)"
0x00400000 
.SS "#define RTC_ALRMAR_PM_Pos   (22U)"

.SS "#define RTC_ALRMAR_ST   \fBRTC_ALRMAR_ST_Msk\fP"

.SS "#define RTC_ALRMAR_ST_0   (0x1UL << \fBRTC_ALRMAR_ST_Pos\fP)"
0x00000010 
.SS "#define RTC_ALRMAR_ST_1   (0x2UL << \fBRTC_ALRMAR_ST_Pos\fP)"
0x00000020 
.SS "#define RTC_ALRMAR_ST_2   (0x4UL << \fBRTC_ALRMAR_ST_Pos\fP)"
0x00000040 
.SS "#define RTC_ALRMAR_ST_Msk   (0x7UL << \fBRTC_ALRMAR_ST_Pos\fP)"
0x00000070 
.SS "#define RTC_ALRMAR_ST_Pos   (4U)"

.SS "#define RTC_ALRMAR_SU   \fBRTC_ALRMAR_SU_Msk\fP"

.SS "#define RTC_ALRMAR_SU_0   (0x1UL << \fBRTC_ALRMAR_SU_Pos\fP)"
0x00000001 
.SS "#define RTC_ALRMAR_SU_1   (0x2UL << \fBRTC_ALRMAR_SU_Pos\fP)"
0x00000002 
.SS "#define RTC_ALRMAR_SU_2   (0x4UL << \fBRTC_ALRMAR_SU_Pos\fP)"
0x00000004 
.SS "#define RTC_ALRMAR_SU_3   (0x8UL << \fBRTC_ALRMAR_SU_Pos\fP)"
0x00000008 
.SS "#define RTC_ALRMAR_SU_Msk   (0xFUL << \fBRTC_ALRMAR_SU_Pos\fP)"
0x0000000F 
.SS "#define RTC_ALRMAR_SU_Pos   (0U)"

.SS "#define RTC_ALRMAR_WDSEL   \fBRTC_ALRMAR_WDSEL_Msk\fP"

.SS "#define RTC_ALRMAR_WDSEL_Msk   (0x1UL << \fBRTC_ALRMAR_WDSEL_Pos\fP)"
0x40000000 
.SS "#define RTC_ALRMAR_WDSEL_Pos   (30U)"

.SS "#define RTC_ALRMASSR_MASKSS   \fBRTC_ALRMASSR_MASKSS_Msk\fP"

.SS "#define RTC_ALRMASSR_MASKSS_0   (0x1UL << \fBRTC_ALRMASSR_MASKSS_Pos\fP)"
0x01000000 
.SS "#define RTC_ALRMASSR_MASKSS_1   (0x2UL << \fBRTC_ALRMASSR_MASKSS_Pos\fP)"
0x02000000 
.SS "#define RTC_ALRMASSR_MASKSS_2   (0x4UL << \fBRTC_ALRMASSR_MASKSS_Pos\fP)"
0x04000000 
.SS "#define RTC_ALRMASSR_MASKSS_3   (0x8UL << \fBRTC_ALRMASSR_MASKSS_Pos\fP)"
0x08000000 
.SS "#define RTC_ALRMASSR_MASKSS_Msk   (0xFUL << \fBRTC_ALRMASSR_MASKSS_Pos\fP)"
0x0F000000 
.SS "#define RTC_ALRMASSR_MASKSS_Pos   (24U)"

.SS "#define RTC_ALRMASSR_SS   \fBRTC_ALRMASSR_SS_Msk\fP"

.SS "#define RTC_ALRMASSR_SS_Msk   (0x7FFFUL << \fBRTC_ALRMASSR_SS_Pos\fP)"
0x00007FFF 
.SS "#define RTC_ALRMASSR_SS_Pos   (0U)"

.SS "#define RTC_ALRMBR_DT   \fBRTC_ALRMBR_DT_Msk\fP"

.SS "#define RTC_ALRMBR_DT_0   (0x1UL << \fBRTC_ALRMBR_DT_Pos\fP)"
0x10000000 
.SS "#define RTC_ALRMBR_DT_1   (0x2UL << \fBRTC_ALRMBR_DT_Pos\fP)"
0x20000000 
.SS "#define RTC_ALRMBR_DT_Msk   (0x3UL << \fBRTC_ALRMBR_DT_Pos\fP)"
0x30000000 
.SS "#define RTC_ALRMBR_DT_Pos   (28U)"

.SS "#define RTC_ALRMBR_DU   \fBRTC_ALRMBR_DU_Msk\fP"

.SS "#define RTC_ALRMBR_DU_0   (0x1UL << \fBRTC_ALRMBR_DU_Pos\fP)"
0x01000000 
.SS "#define RTC_ALRMBR_DU_1   (0x2UL << \fBRTC_ALRMBR_DU_Pos\fP)"
0x02000000 
.SS "#define RTC_ALRMBR_DU_2   (0x4UL << \fBRTC_ALRMBR_DU_Pos\fP)"
0x04000000 
.SS "#define RTC_ALRMBR_DU_3   (0x8UL << \fBRTC_ALRMBR_DU_Pos\fP)"
0x08000000 
.SS "#define RTC_ALRMBR_DU_Msk   (0xFUL << \fBRTC_ALRMBR_DU_Pos\fP)"
0x0F000000 
.SS "#define RTC_ALRMBR_DU_Pos   (24U)"

.SS "#define RTC_ALRMBR_HT   \fBRTC_ALRMBR_HT_Msk\fP"

.SS "#define RTC_ALRMBR_HT_0   (0x1UL << \fBRTC_ALRMBR_HT_Pos\fP)"
0x00100000 
.SS "#define RTC_ALRMBR_HT_1   (0x2UL << \fBRTC_ALRMBR_HT_Pos\fP)"
0x00200000 
.SS "#define RTC_ALRMBR_HT_Msk   (0x3UL << \fBRTC_ALRMBR_HT_Pos\fP)"
0x00300000 
.SS "#define RTC_ALRMBR_HT_Pos   (20U)"

.SS "#define RTC_ALRMBR_HU   \fBRTC_ALRMBR_HU_Msk\fP"

.SS "#define RTC_ALRMBR_HU_0   (0x1UL << \fBRTC_ALRMBR_HU_Pos\fP)"
0x00010000 
.SS "#define RTC_ALRMBR_HU_1   (0x2UL << \fBRTC_ALRMBR_HU_Pos\fP)"
0x00020000 
.SS "#define RTC_ALRMBR_HU_2   (0x4UL << \fBRTC_ALRMBR_HU_Pos\fP)"
0x00040000 
.SS "#define RTC_ALRMBR_HU_3   (0x8UL << \fBRTC_ALRMBR_HU_Pos\fP)"
0x00080000 
.SS "#define RTC_ALRMBR_HU_Msk   (0xFUL << \fBRTC_ALRMBR_HU_Pos\fP)"
0x000F0000 
.SS "#define RTC_ALRMBR_HU_Pos   (16U)"

.SS "#define RTC_ALRMBR_MNT   \fBRTC_ALRMBR_MNT_Msk\fP"

.SS "#define RTC_ALRMBR_MNT_0   (0x1UL << \fBRTC_ALRMBR_MNT_Pos\fP)"
0x00001000 
.SS "#define RTC_ALRMBR_MNT_1   (0x2UL << \fBRTC_ALRMBR_MNT_Pos\fP)"
0x00002000 
.SS "#define RTC_ALRMBR_MNT_2   (0x4UL << \fBRTC_ALRMBR_MNT_Pos\fP)"
0x00004000 
.SS "#define RTC_ALRMBR_MNT_Msk   (0x7UL << \fBRTC_ALRMBR_MNT_Pos\fP)"
0x00007000 
.SS "#define RTC_ALRMBR_MNT_Pos   (12U)"

.SS "#define RTC_ALRMBR_MNU   \fBRTC_ALRMBR_MNU_Msk\fP"

.SS "#define RTC_ALRMBR_MNU_0   (0x1UL << \fBRTC_ALRMBR_MNU_Pos\fP)"
0x00000100 
.SS "#define RTC_ALRMBR_MNU_1   (0x2UL << \fBRTC_ALRMBR_MNU_Pos\fP)"
0x00000200 
.SS "#define RTC_ALRMBR_MNU_2   (0x4UL << \fBRTC_ALRMBR_MNU_Pos\fP)"
0x00000400 
.SS "#define RTC_ALRMBR_MNU_3   (0x8UL << \fBRTC_ALRMBR_MNU_Pos\fP)"
0x00000800 
.SS "#define RTC_ALRMBR_MNU_Msk   (0xFUL << \fBRTC_ALRMBR_MNU_Pos\fP)"
0x00000F00 
.SS "#define RTC_ALRMBR_MNU_Pos   (8U)"

.SS "#define RTC_ALRMBR_MSK1   \fBRTC_ALRMBR_MSK1_Msk\fP"

.SS "#define RTC_ALRMBR_MSK1_Msk   (0x1UL << \fBRTC_ALRMBR_MSK1_Pos\fP)"
0x00000080 
.SS "#define RTC_ALRMBR_MSK1_Pos   (7U)"

.SS "#define RTC_ALRMBR_MSK2   \fBRTC_ALRMBR_MSK2_Msk\fP"

.SS "#define RTC_ALRMBR_MSK2_Msk   (0x1UL << \fBRTC_ALRMBR_MSK2_Pos\fP)"
0x00008000 
.SS "#define RTC_ALRMBR_MSK2_Pos   (15U)"

.SS "#define RTC_ALRMBR_MSK3   \fBRTC_ALRMBR_MSK3_Msk\fP"

.SS "#define RTC_ALRMBR_MSK3_Msk   (0x1UL << \fBRTC_ALRMBR_MSK3_Pos\fP)"
0x00800000 
.SS "#define RTC_ALRMBR_MSK3_Pos   (23U)"

.SS "#define RTC_ALRMBR_MSK4   \fBRTC_ALRMBR_MSK4_Msk\fP"

.SS "#define RTC_ALRMBR_MSK4_Msk   (0x1UL << \fBRTC_ALRMBR_MSK4_Pos\fP)"
0x80000000 
.SS "#define RTC_ALRMBR_MSK4_Pos   (31U)"

.SS "#define RTC_ALRMBR_PM   \fBRTC_ALRMBR_PM_Msk\fP"

.SS "#define RTC_ALRMBR_PM_Msk   (0x1UL << \fBRTC_ALRMBR_PM_Pos\fP)"
0x00400000 
.SS "#define RTC_ALRMBR_PM_Pos   (22U)"

.SS "#define RTC_ALRMBR_ST   \fBRTC_ALRMBR_ST_Msk\fP"

.SS "#define RTC_ALRMBR_ST_0   (0x1UL << \fBRTC_ALRMBR_ST_Pos\fP)"
0x00000010 
.SS "#define RTC_ALRMBR_ST_1   (0x2UL << \fBRTC_ALRMBR_ST_Pos\fP)"
0x00000020 
.SS "#define RTC_ALRMBR_ST_2   (0x4UL << \fBRTC_ALRMBR_ST_Pos\fP)"
0x00000040 
.SS "#define RTC_ALRMBR_ST_Msk   (0x7UL << \fBRTC_ALRMBR_ST_Pos\fP)"
0x00000070 
.SS "#define RTC_ALRMBR_ST_Pos   (4U)"

.SS "#define RTC_ALRMBR_SU   \fBRTC_ALRMBR_SU_Msk\fP"

.SS "#define RTC_ALRMBR_SU_0   (0x1UL << \fBRTC_ALRMBR_SU_Pos\fP)"
0x00000001 
.SS "#define RTC_ALRMBR_SU_1   (0x2UL << \fBRTC_ALRMBR_SU_Pos\fP)"
0x00000002 
.SS "#define RTC_ALRMBR_SU_2   (0x4UL << \fBRTC_ALRMBR_SU_Pos\fP)"
0x00000004 
.SS "#define RTC_ALRMBR_SU_3   (0x8UL << \fBRTC_ALRMBR_SU_Pos\fP)"
0x00000008 
.SS "#define RTC_ALRMBR_SU_Msk   (0xFUL << \fBRTC_ALRMBR_SU_Pos\fP)"
0x0000000F 
.SS "#define RTC_ALRMBR_SU_Pos   (0U)"

.SS "#define RTC_ALRMBR_WDSEL   \fBRTC_ALRMBR_WDSEL_Msk\fP"

.SS "#define RTC_ALRMBR_WDSEL_Msk   (0x1UL << \fBRTC_ALRMBR_WDSEL_Pos\fP)"
0x40000000 
.SS "#define RTC_ALRMBR_WDSEL_Pos   (30U)"

.SS "#define RTC_ALRMBSSR_MASKSS   \fBRTC_ALRMBSSR_MASKSS_Msk\fP"

.SS "#define RTC_ALRMBSSR_MASKSS_0   (0x1UL << \fBRTC_ALRMBSSR_MASKSS_Pos\fP)"
0x01000000 
.SS "#define RTC_ALRMBSSR_MASKSS_1   (0x2UL << \fBRTC_ALRMBSSR_MASKSS_Pos\fP)"
0x02000000 
.SS "#define RTC_ALRMBSSR_MASKSS_2   (0x4UL << \fBRTC_ALRMBSSR_MASKSS_Pos\fP)"
0x04000000 
.SS "#define RTC_ALRMBSSR_MASKSS_3   (0x8UL << \fBRTC_ALRMBSSR_MASKSS_Pos\fP)"
0x08000000 
.SS "#define RTC_ALRMBSSR_MASKSS_Msk   (0xFUL << \fBRTC_ALRMBSSR_MASKSS_Pos\fP)"
0x0F000000 
.SS "#define RTC_ALRMBSSR_MASKSS_Pos   (24U)"

.SS "#define RTC_ALRMBSSR_SS   \fBRTC_ALRMBSSR_SS_Msk\fP"

.SS "#define RTC_ALRMBSSR_SS_Msk   (0x7FFFUL << \fBRTC_ALRMBSSR_SS_Pos\fP)"
0x00007FFF 
.SS "#define RTC_ALRMBSSR_SS_Pos   (0U)"

.SS "#define RTC_BACKUP_SUPPORT"

.SS "#define RTC_CALR_CALM   \fBRTC_CALR_CALM_Msk\fP"

.SS "#define RTC_CALR_CALM_0   (0x001UL << \fBRTC_CALR_CALM_Pos\fP)"
0x00000001 
.SS "#define RTC_CALR_CALM_1   (0x002UL << \fBRTC_CALR_CALM_Pos\fP)"
0x00000002 
.SS "#define RTC_CALR_CALM_2   (0x004UL << \fBRTC_CALR_CALM_Pos\fP)"
0x00000004 
.SS "#define RTC_CALR_CALM_3   (0x008UL << \fBRTC_CALR_CALM_Pos\fP)"
0x00000008 
.SS "#define RTC_CALR_CALM_4   (0x010UL << \fBRTC_CALR_CALM_Pos\fP)"
0x00000010 
.SS "#define RTC_CALR_CALM_5   (0x020UL << \fBRTC_CALR_CALM_Pos\fP)"
0x00000020 
.SS "#define RTC_CALR_CALM_6   (0x040UL << \fBRTC_CALR_CALM_Pos\fP)"
0x00000040 
.SS "#define RTC_CALR_CALM_7   (0x080UL << \fBRTC_CALR_CALM_Pos\fP)"
0x00000080 
.SS "#define RTC_CALR_CALM_8   (0x100UL << \fBRTC_CALR_CALM_Pos\fP)"
0x00000100 
.SS "#define RTC_CALR_CALM_Msk   (0x1FFUL << \fBRTC_CALR_CALM_Pos\fP)"
0x000001FF 
.SS "#define RTC_CALR_CALM_Pos   (0U)"

.SS "#define RTC_CALR_CALP   \fBRTC_CALR_CALP_Msk\fP"

.SS "#define RTC_CALR_CALP_Msk   (0x1UL << \fBRTC_CALR_CALP_Pos\fP)"
0x00008000 
.SS "#define RTC_CALR_CALP_Pos   (15U)"

.SS "#define RTC_CALR_CALW16   \fBRTC_CALR_CALW16_Msk\fP"

.SS "#define RTC_CALR_CALW16_Msk   (0x1UL << \fBRTC_CALR_CALW16_Pos\fP)"
0x00002000 
.SS "#define RTC_CALR_CALW16_Pos   (13U)"

.SS "#define RTC_CALR_CALW8   \fBRTC_CALR_CALW8_Msk\fP"

.SS "#define RTC_CALR_CALW8_Msk   (0x1UL << \fBRTC_CALR_CALW8_Pos\fP)"
0x00004000 
.SS "#define RTC_CALR_CALW8_Pos   (14U)"

.SS "#define RTC_CR_ADD1H   \fBRTC_CR_ADD1H_Msk\fP"

.SS "#define RTC_CR_ADD1H_Msk   (0x1UL << \fBRTC_CR_ADD1H_Pos\fP)"
0x00010000 
.SS "#define RTC_CR_ADD1H_Pos   (16U)"

.SS "#define RTC_CR_ALRAE   \fBRTC_CR_ALRAE_Msk\fP"

.SS "#define RTC_CR_ALRAE_Msk   (0x1UL << \fBRTC_CR_ALRAE_Pos\fP)"
0x00000100 
.SS "#define RTC_CR_ALRAE_Pos   (8U)"

.SS "#define RTC_CR_ALRAIE   \fBRTC_CR_ALRAIE_Msk\fP"

.SS "#define RTC_CR_ALRAIE_Msk   (0x1UL << \fBRTC_CR_ALRAIE_Pos\fP)"
0x00001000 
.SS "#define RTC_CR_ALRAIE_Pos   (12U)"

.SS "#define RTC_CR_ALRBE   \fBRTC_CR_ALRBE_Msk\fP"

.SS "#define RTC_CR_ALRBE_Msk   (0x1UL << \fBRTC_CR_ALRBE_Pos\fP)"
0x00000200 
.SS "#define RTC_CR_ALRBE_Pos   (9U)"

.SS "#define RTC_CR_ALRBIE   \fBRTC_CR_ALRBIE_Msk\fP"

.SS "#define RTC_CR_ALRBIE_Msk   (0x1UL << \fBRTC_CR_ALRBIE_Pos\fP)"
0x00002000 
.SS "#define RTC_CR_ALRBIE_Pos   (13U)"

.SS "#define RTC_CR_BKP   \fBRTC_CR_BKP_Msk\fP"

.SS "#define RTC_CR_BKP_Msk   (0x1UL << \fBRTC_CR_BKP_Pos\fP)"
0x00040000 
.SS "#define RTC_CR_BKP_Pos   (18U)"

.SS "#define RTC_CR_BYPSHAD   \fBRTC_CR_BYPSHAD_Msk\fP"

.SS "#define RTC_CR_BYPSHAD_Msk   (0x1UL << \fBRTC_CR_BYPSHAD_Pos\fP)"
0x00000020 
.SS "#define RTC_CR_BYPSHAD_Pos   (5U)"

.SS "#define RTC_CR_COE   \fBRTC_CR_COE_Msk\fP"

.SS "#define RTC_CR_COE_Msk   (0x1UL << \fBRTC_CR_COE_Pos\fP)"
0x00800000 
.SS "#define RTC_CR_COE_Pos   (23U)"

.SS "#define RTC_CR_COSEL   \fBRTC_CR_COSEL_Msk\fP"

.SS "#define RTC_CR_COSEL_Msk   (0x1UL << \fBRTC_CR_COSEL_Pos\fP)"
0x00080000 
.SS "#define RTC_CR_COSEL_Pos   (19U)"

.SS "#define RTC_CR_FMT   \fBRTC_CR_FMT_Msk\fP"

.SS "#define RTC_CR_FMT_Msk   (0x1UL << \fBRTC_CR_FMT_Pos\fP)"
0x00000040 
.SS "#define RTC_CR_FMT_Pos   (6U)"

.SS "#define RTC_CR_ITSE   \fBRTC_CR_ITSE_Msk\fP"
Timestamp on internal event enable 
.br
 
.SS "#define RTC_CR_ITSE_Msk   (0x1UL << \fBRTC_CR_ITSE_Pos\fP)"
0x01000000 
.SS "#define RTC_CR_ITSE_Pos   (24U)"

.SS "#define RTC_CR_OSEL   \fBRTC_CR_OSEL_Msk\fP"

.SS "#define RTC_CR_OSEL_0   (0x1UL << \fBRTC_CR_OSEL_Pos\fP)"
0x00200000 
.SS "#define RTC_CR_OSEL_1   (0x2UL << \fBRTC_CR_OSEL_Pos\fP)"
0x00400000 
.SS "#define RTC_CR_OSEL_Msk   (0x3UL << \fBRTC_CR_OSEL_Pos\fP)"
0x00600000 
.SS "#define RTC_CR_OSEL_Pos   (21U)"

.SS "#define RTC_CR_OUT2EN   \fBRTC_CR_OUT2EN_Msk\fP"
RTC_OUT2 output enable 
.SS "#define RTC_CR_OUT2EN_Msk   (0x1UL << \fBRTC_CR_OUT2EN_Pos\fP)"
0x80000000 
.SS "#define RTC_CR_OUT2EN_Pos   (31U)"

.SS "#define RTC_CR_POL   \fBRTC_CR_POL_Msk\fP"

.SS "#define RTC_CR_POL_Msk   (0x1UL << \fBRTC_CR_POL_Pos\fP)"
0x00100000 
.SS "#define RTC_CR_POL_Pos   (20U)"

.SS "#define RTC_CR_REFCKON   \fBRTC_CR_REFCKON_Msk\fP"

.SS "#define RTC_CR_REFCKON_Msk   (0x1UL << \fBRTC_CR_REFCKON_Pos\fP)"
0x00000010 
.SS "#define RTC_CR_REFCKON_Pos   (4U)"

.SS "#define RTC_CR_SUB1H   \fBRTC_CR_SUB1H_Msk\fP"

.SS "#define RTC_CR_SUB1H_Msk   (0x1UL << \fBRTC_CR_SUB1H_Pos\fP)"
0x00020000 
.SS "#define RTC_CR_SUB1H_Pos   (17U)"

.SS "#define RTC_CR_TAMPALRM_PU   \fBRTC_CR_TAMPALRM_PU_Msk\fP"
TAMPALARM output pull-up config 
.SS "#define RTC_CR_TAMPALRM_PU_Msk   (0x1UL << \fBRTC_CR_TAMPALRM_PU_Pos\fP)"
0x20000000 
.SS "#define RTC_CR_TAMPALRM_PU_Pos   (29U)"

.SS "#define RTC_CR_TAMPALRM_TYPE   \fBRTC_CR_TAMPALRM_TYPE_Msk\fP"
TAMPALARM output type 
.br
 
.SS "#define RTC_CR_TAMPALRM_TYPE_Msk   (0x1UL << \fBRTC_CR_TAMPALRM_TYPE_Pos\fP)"
0x40000000 
.SS "#define RTC_CR_TAMPALRM_TYPE_Pos   (30U)"

.SS "#define RTC_CR_TAMPOE   \fBRTC_CR_TAMPOE_Msk\fP"
Tamper detection output enable on TAMPALARM 
.br
 
.SS "#define RTC_CR_TAMPOE_Msk   (0x1UL << \fBRTC_CR_TAMPOE_Pos\fP)"
0x04000000 
.SS "#define RTC_CR_TAMPOE_Pos   (26U)"

.SS "#define RTC_CR_TAMPTS   \fBRTC_CR_TAMPTS_Msk\fP"
Activate timestamp on tamper detection event 
.br
 
.SS "#define RTC_CR_TAMPTS_Msk   (0x1UL << \fBRTC_CR_TAMPTS_Pos\fP)"
0x02000000 
.SS "#define RTC_CR_TAMPTS_Pos   (25U)"

.SS "#define RTC_CR_TSE   \fBRTC_CR_TSE_Msk\fP"
timestamp enable > 
.SS "#define RTC_CR_TSE_Msk   (0x1UL << \fBRTC_CR_TSE_Pos\fP)"
0x00000800 
.SS "#define RTC_CR_TSE_Pos   (11U)"

.SS "#define RTC_CR_TSEDGE   \fBRTC_CR_TSEDGE_Msk\fP"
Timestamp event active edge > 
.SS "#define RTC_CR_TSEDGE_Msk   (0x1UL << \fBRTC_CR_TSEDGE_Pos\fP)"
0x00000008 
.SS "#define RTC_CR_TSEDGE_Pos   (3U)"

.SS "#define RTC_CR_TSIE   \fBRTC_CR_TSIE_Msk\fP"
Timestamp interrupt enable > 
.SS "#define RTC_CR_TSIE_Msk   (0x1UL << \fBRTC_CR_TSIE_Pos\fP)"
0x00008000 
.SS "#define RTC_CR_TSIE_Pos   (15U)"

.SS "#define RTC_CR_WUCKSEL   \fBRTC_CR_WUCKSEL_Msk\fP"
Wakeup clock selection > 
.SS "#define RTC_CR_WUCKSEL_0   (0x1UL << \fBRTC_CR_WUCKSEL_Pos\fP)"
0x00000001 
.SS "#define RTC_CR_WUCKSEL_1   (0x2UL << \fBRTC_CR_WUCKSEL_Pos\fP)"
0x00000002 
.SS "#define RTC_CR_WUCKSEL_2   (0x4UL << \fBRTC_CR_WUCKSEL_Pos\fP)"
0x00000004 
.SS "#define RTC_CR_WUCKSEL_Msk   (0x7UL << \fBRTC_CR_WUCKSEL_Pos\fP)"
0x00000007 
.SS "#define RTC_CR_WUCKSEL_Pos   (0U)"

.SS "#define RTC_CR_WUTE   \fBRTC_CR_WUTE_Msk\fP"
Wakeup timer enable > 
.SS "#define RTC_CR_WUTE_Msk   (0x1UL << \fBRTC_CR_WUTE_Pos\fP)"
0x00000400 
.SS "#define RTC_CR_WUTE_Pos   (10U)"

.SS "#define RTC_CR_WUTIE   \fBRTC_CR_WUTIE_Msk\fP"
Wakeup timer interrupt enable > 
.SS "#define RTC_CR_WUTIE_Msk   (0x1UL << \fBRTC_CR_WUTIE_Pos\fP)"
0x00004000 
.SS "#define RTC_CR_WUTIE_Pos   (14U)"

.SS "#define RTC_DR_DT   \fBRTC_DR_DT_Msk\fP"

.SS "#define RTC_DR_DT_0   (0x1UL << \fBRTC_DR_DT_Pos\fP)"
0x00000010 
.SS "#define RTC_DR_DT_1   (0x2UL << \fBRTC_DR_DT_Pos\fP)"
0x00000020 
.SS "#define RTC_DR_DT_Msk   (0x3UL << \fBRTC_DR_DT_Pos\fP)"
0x00000030 
.SS "#define RTC_DR_DT_Pos   (4U)"

.SS "#define RTC_DR_DU   \fBRTC_DR_DU_Msk\fP"

.SS "#define RTC_DR_DU_0   (0x1UL << \fBRTC_DR_DU_Pos\fP)"
0x00000001 
.SS "#define RTC_DR_DU_1   (0x2UL << \fBRTC_DR_DU_Pos\fP)"
0x00000002 
.SS "#define RTC_DR_DU_2   (0x4UL << \fBRTC_DR_DU_Pos\fP)"
0x00000004 
.SS "#define RTC_DR_DU_3   (0x8UL << \fBRTC_DR_DU_Pos\fP)"
0x00000008 
.SS "#define RTC_DR_DU_Msk   (0xFUL << \fBRTC_DR_DU_Pos\fP)"
0x0000000F 
.SS "#define RTC_DR_DU_Pos   (0U)"

.SS "#define RTC_DR_MT   \fBRTC_DR_MT_Msk\fP"

.SS "#define RTC_DR_MT_Msk   (0x1UL << \fBRTC_DR_MT_Pos\fP)"
0x00001000 
.SS "#define RTC_DR_MT_Pos   (12U)"

.SS "#define RTC_DR_MU   \fBRTC_DR_MU_Msk\fP"

.SS "#define RTC_DR_MU_0   (0x1UL << \fBRTC_DR_MU_Pos\fP)"
0x00000100 
.SS "#define RTC_DR_MU_1   (0x2UL << \fBRTC_DR_MU_Pos\fP)"
0x00000200 
.SS "#define RTC_DR_MU_2   (0x4UL << \fBRTC_DR_MU_Pos\fP)"
0x00000400 
.SS "#define RTC_DR_MU_3   (0x8UL << \fBRTC_DR_MU_Pos\fP)"
0x00000800 
.SS "#define RTC_DR_MU_Msk   (0xFUL << \fBRTC_DR_MU_Pos\fP)"
0x00000F00 
.SS "#define RTC_DR_MU_Pos   (8U)"

.SS "#define RTC_DR_WDU   \fBRTC_DR_WDU_Msk\fP"

.SS "#define RTC_DR_WDU_0   (0x1UL << \fBRTC_DR_WDU_Pos\fP)"
0x00002000 
.SS "#define RTC_DR_WDU_1   (0x2UL << \fBRTC_DR_WDU_Pos\fP)"
0x00004000 
.SS "#define RTC_DR_WDU_2   (0x4UL << \fBRTC_DR_WDU_Pos\fP)"
0x00008000 
.SS "#define RTC_DR_WDU_Msk   (0x7UL << \fBRTC_DR_WDU_Pos\fP)"
0x0000E000 
.SS "#define RTC_DR_WDU_Pos   (13U)"

.SS "#define RTC_DR_YT   \fBRTC_DR_YT_Msk\fP"

.SS "#define RTC_DR_YT_0   (0x1UL << \fBRTC_DR_YT_Pos\fP)"
0x00100000 
.SS "#define RTC_DR_YT_1   (0x2UL << \fBRTC_DR_YT_Pos\fP)"
0x00200000 
.SS "#define RTC_DR_YT_2   (0x4UL << \fBRTC_DR_YT_Pos\fP)"
0x00400000 
.SS "#define RTC_DR_YT_3   (0x8UL << \fBRTC_DR_YT_Pos\fP)"
0x00800000 
.SS "#define RTC_DR_YT_Msk   (0xFUL << \fBRTC_DR_YT_Pos\fP)"
0x00F00000 
.SS "#define RTC_DR_YT_Pos   (20U)"

.SS "#define RTC_DR_YU   \fBRTC_DR_YU_Msk\fP"

.SS "#define RTC_DR_YU_0   (0x1UL << \fBRTC_DR_YU_Pos\fP)"
0x00010000 
.SS "#define RTC_DR_YU_1   (0x2UL << \fBRTC_DR_YU_Pos\fP)"
0x00020000 
.SS "#define RTC_DR_YU_2   (0x4UL << \fBRTC_DR_YU_Pos\fP)"
0x00040000 
.SS "#define RTC_DR_YU_3   (0x8UL << \fBRTC_DR_YU_Pos\fP)"
0x00080000 
.SS "#define RTC_DR_YU_Msk   (0xFUL << \fBRTC_DR_YU_Pos\fP)"
0x000F0000 
.SS "#define RTC_DR_YU_Pos   (16U)"

.SS "#define RTC_ICSR_ALRAWF   \fBRTC_ICSR_ALRAWF_Msk\fP"

.SS "#define RTC_ICSR_ALRAWF_Msk   (0x1UL << \fBRTC_ICSR_ALRAWF_Pos\fP)"
0x00000001 
.SS "#define RTC_ICSR_ALRAWF_Pos   (0U)"

.SS "#define RTC_ICSR_ALRBWF   \fBRTC_ICSR_ALRBWF_Msk\fP"

.SS "#define RTC_ICSR_ALRBWF_Msk   (0x1UL << \fBRTC_ICSR_ALRBWF_Pos\fP)"
0x00000002 
.SS "#define RTC_ICSR_ALRBWF_Pos   (1U)"

.SS "#define RTC_ICSR_INIT   \fBRTC_ICSR_INIT_Msk\fP"

.SS "#define RTC_ICSR_INIT_Msk   (0x1UL << \fBRTC_ICSR_INIT_Pos\fP)"
0x00000080 
.SS "#define RTC_ICSR_INIT_Pos   (7U)"

.SS "#define RTC_ICSR_INITF   \fBRTC_ICSR_INITF_Msk\fP"

.SS "#define RTC_ICSR_INITF_Msk   (0x1UL << \fBRTC_ICSR_INITF_Pos\fP)"
0x00000040 
.SS "#define RTC_ICSR_INITF_Pos   (6U)"

.SS "#define RTC_ICSR_INITS   \fBRTC_ICSR_INITS_Msk\fP"

.SS "#define RTC_ICSR_INITS_Msk   (0x1UL << \fBRTC_ICSR_INITS_Pos\fP)"
0x00000010 
.SS "#define RTC_ICSR_INITS_Pos   (4U)"

.SS "#define RTC_ICSR_RECALPF   \fBRTC_ICSR_RECALPF_Msk\fP"

.SS "#define RTC_ICSR_RECALPF_Msk   (0x1UL << \fBRTC_ICSR_RECALPF_Pos\fP)"
0x00010000 
.SS "#define RTC_ICSR_RECALPF_Pos   (16U)"

.SS "#define RTC_ICSR_RSF   \fBRTC_ICSR_RSF_Msk\fP"

.SS "#define RTC_ICSR_RSF_Msk   (0x1UL << \fBRTC_ICSR_RSF_Pos\fP)"
0x00000020 
.SS "#define RTC_ICSR_RSF_Pos   (5U)"

.SS "#define RTC_ICSR_SHPF   \fBRTC_ICSR_SHPF_Msk\fP"

.SS "#define RTC_ICSR_SHPF_Msk   (0x1UL << \fBRTC_ICSR_SHPF_Pos\fP)"
0x00000008 
.SS "#define RTC_ICSR_SHPF_Pos   (3U)"

.SS "#define RTC_ICSR_WUTWF   \fBRTC_ICSR_WUTWF_Msk\fP"
Wakeup timer write flag > 
.SS "#define RTC_ICSR_WUTWF_Msk   (0x1UL << \fBRTC_ICSR_WUTWF_Pos\fP)"
0x00000004 
.SS "#define RTC_ICSR_WUTWF_Pos   (2U)"

.SS "#define RTC_MISR_ALRAMF   \fBRTC_MISR_ALRAMF_Msk\fP"

.SS "#define RTC_MISR_ALRAMF_Msk   (0x1UL << \fBRTC_MISR_ALRAMF_Pos\fP)"
0x00000001 
.SS "#define RTC_MISR_ALRAMF_Pos   (0U)"

.SS "#define RTC_MISR_ALRBMF   \fBRTC_MISR_ALRBMF_Msk\fP"

.SS "#define RTC_MISR_ALRBMF_Msk   (0x1UL << \fBRTC_MISR_ALRBMF_Pos\fP)"
0x00000002 
.SS "#define RTC_MISR_ALRBMF_Pos   (1U)"

.SS "#define RTC_MISR_ITSMF   \fBRTC_MISR_ITSMF_Msk\fP"

.SS "#define RTC_MISR_ITSMF_Msk   (0x1UL << \fBRTC_MISR_ITSMF_Pos\fP)"
0x00000020 
.SS "#define RTC_MISR_ITSMF_Pos   (5U)"

.SS "#define RTC_MISR_TSMF   \fBRTC_MISR_TSMF_Msk\fP"
Timestamp masked flag > 
.SS "#define RTC_MISR_TSMF_Msk   (0x1UL << \fBRTC_MISR_TSMF_Pos\fP)"
0x00000008 
.SS "#define RTC_MISR_TSMF_Pos   (3U)"

.SS "#define RTC_MISR_TSOVMF   \fBRTC_MISR_TSOVMF_Msk\fP"
Timestamp overflow masked flag > 
.SS "#define RTC_MISR_TSOVMF_Msk   (0x1UL << \fBRTC_MISR_TSOVMF_Pos\fP)"
0x00000010 
.SS "#define RTC_MISR_TSOVMF_Pos   (4U)"

.SS "#define RTC_MISR_WUTMF   \fBRTC_MISR_WUTMF_Msk\fP"
Wakeup timer masked flag > 
.SS "#define RTC_MISR_WUTMF_Msk   (0x1UL << \fBRTC_MISR_WUTMF_Pos\fP)"
0x00000004 
.SS "#define RTC_MISR_WUTMF_Pos   (2U)"

.SS "#define RTC_PRER_PREDIV_A   \fBRTC_PRER_PREDIV_A_Msk\fP"

.SS "#define RTC_PRER_PREDIV_A_Msk   (0x7FUL << \fBRTC_PRER_PREDIV_A_Pos\fP)"
0x007F0000 
.SS "#define RTC_PRER_PREDIV_A_Pos   (16U)"

.SS "#define RTC_PRER_PREDIV_S   \fBRTC_PRER_PREDIV_S_Msk\fP"

.SS "#define RTC_PRER_PREDIV_S_Msk   (0x7FFFUL << \fBRTC_PRER_PREDIV_S_Pos\fP)"
0x00007FFF 
.SS "#define RTC_PRER_PREDIV_S_Pos   (0U)"

.SS "#define RTC_SCR_CALRAF   \fBRTC_SCR_CALRAF_Msk\fP"

.SS "#define RTC_SCR_CALRAF_Msk   (0x1UL << \fBRTC_SCR_CALRAF_Pos\fP)"
0x00000001 
.SS "#define RTC_SCR_CALRAF_Pos   (0U)"

.SS "#define RTC_SCR_CALRBF   \fBRTC_SCR_CALRBF_Msk\fP"

.SS "#define RTC_SCR_CALRBF_Msk   (0x1UL << \fBRTC_SCR_CALRBF_Pos\fP)"
0x00000002 
.SS "#define RTC_SCR_CALRBF_Pos   (1U)"

.SS "#define RTC_SCR_CITSF   \fBRTC_SCR_CITSF_Msk\fP"

.SS "#define RTC_SCR_CITSF_Msk   (0x1UL << \fBRTC_SCR_CITSF_Pos\fP)"
0x00000020 
.SS "#define RTC_SCR_CITSF_Pos   (5U)"

.SS "#define RTC_SCR_CTSF   \fBRTC_SCR_CTSF_Msk\fP"
Clear timestamp flag > 
.SS "#define RTC_SCR_CTSF_Msk   (0x1UL << \fBRTC_SCR_CTSF_Pos\fP)"
0x00000008 
.SS "#define RTC_SCR_CTSF_Pos   (3U)"

.SS "#define RTC_SCR_CTSOVF   \fBRTC_SCR_CTSOVF_Msk\fP"
Clear timestamp overflow flag > 
.SS "#define RTC_SCR_CTSOVF_Msk   (0x1UL << \fBRTC_SCR_CTSOVF_Pos\fP)"
0x00000010 
.SS "#define RTC_SCR_CTSOVF_Pos   (4U)"

.SS "#define RTC_SCR_CWUTF   \fBRTC_SCR_CWUTF_Msk\fP"
Clear wakeup timer flag > 
.SS "#define RTC_SCR_CWUTF_Msk   (0x1UL << \fBRTC_SCR_CWUTF_Pos\fP)"
0x00000004 
.SS "#define RTC_SCR_CWUTF_Pos   (2U)"

.SS "#define RTC_SHIFTR_ADD1S   \fBRTC_SHIFTR_ADD1S_Msk\fP"

.SS "#define RTC_SHIFTR_ADD1S_Msk   (0x1UL << \fBRTC_SHIFTR_ADD1S_Pos\fP)"
0x80000000 
.SS "#define RTC_SHIFTR_ADD1S_Pos   (31U)"

.SS "#define RTC_SHIFTR_SUBFS   \fBRTC_SHIFTR_SUBFS_Msk\fP"

.SS "#define RTC_SHIFTR_SUBFS_Msk   (0x7FFFUL << \fBRTC_SHIFTR_SUBFS_Pos\fP)"
0x00007FFF 
.SS "#define RTC_SHIFTR_SUBFS_Pos   (0U)"

.SS "#define RTC_SR_ALRAF   \fBRTC_SR_ALRAF_Msk\fP"

.SS "#define RTC_SR_ALRAF_Msk   (0x1UL << \fBRTC_SR_ALRAF_Pos\fP)"
0x00000001 
.SS "#define RTC_SR_ALRAF_Pos   (0U)"

.SS "#define RTC_SR_ALRBF   \fBRTC_SR_ALRBF_Msk\fP"

.SS "#define RTC_SR_ALRBF_Msk   (0x1UL << \fBRTC_SR_ALRBF_Pos\fP)"
0x00000002 
.SS "#define RTC_SR_ALRBF_Pos   (1U)"

.SS "#define RTC_SR_ITSF   \fBRTC_SR_ITSF_Msk\fP"

.SS "#define RTC_SR_ITSF_Msk   (0x1UL << \fBRTC_SR_ITSF_Pos\fP)"
0x00000020 
.SS "#define RTC_SR_ITSF_Pos   (5U)"

.SS "#define RTC_SR_TSF   \fBRTC_SR_TSF_Msk\fP"
Timestamp flag > 
.SS "#define RTC_SR_TSF_Msk   (0x1UL << \fBRTC_SR_TSF_Pos\fP)"
0x00000008 
.SS "#define RTC_SR_TSF_Pos   (3U)"

.SS "#define RTC_SR_TSOVF   \fBRTC_SR_TSOVF_Msk\fP"
Timestamp overflow flag > 
.SS "#define RTC_SR_TSOVF_Msk   (0x1UL << \fBRTC_SR_TSOVF_Pos\fP)"
0x00000010 
.SS "#define RTC_SR_TSOVF_Pos   (4U)"

.SS "#define RTC_SR_WUTF   \fBRTC_SR_WUTF_Msk\fP"
Wakeup timer flag > 
.SS "#define RTC_SR_WUTF_Msk   (0x1UL << \fBRTC_SR_WUTF_Pos\fP)"
0x00000004 
.SS "#define RTC_SR_WUTF_Pos   (2U)"

.SS "#define RTC_SSR_SS   \fBRTC_SSR_SS_Msk\fP"

.SS "#define RTC_SSR_SS_Msk   (0xFFFFUL << \fBRTC_SSR_SS_Pos\fP)"
0x0000FFFF 
.SS "#define RTC_SSR_SS_Pos   (0U)"

.SS "#define RTC_TR_HT   \fBRTC_TR_HT_Msk\fP"

.SS "#define RTC_TR_HT_0   (0x1UL << \fBRTC_TR_HT_Pos\fP)"
0x00100000 
.SS "#define RTC_TR_HT_1   (0x2UL << \fBRTC_TR_HT_Pos\fP)"
0x00200000 
.SS "#define RTC_TR_HT_Msk   (0x3UL << \fBRTC_TR_HT_Pos\fP)"
0x00300000 
.SS "#define RTC_TR_HT_Pos   (20U)"

.SS "#define RTC_TR_HU   \fBRTC_TR_HU_Msk\fP"

.SS "#define RTC_TR_HU_0   (0x1UL << \fBRTC_TR_HU_Pos\fP)"
0x00010000 
.SS "#define RTC_TR_HU_1   (0x2UL << \fBRTC_TR_HU_Pos\fP)"
0x00020000 
.SS "#define RTC_TR_HU_2   (0x4UL << \fBRTC_TR_HU_Pos\fP)"
0x00040000 
.SS "#define RTC_TR_HU_3   (0x8UL << \fBRTC_TR_HU_Pos\fP)"
0x00080000 
.SS "#define RTC_TR_HU_Msk   (0xFUL << \fBRTC_TR_HU_Pos\fP)"
0x000F0000 
.SS "#define RTC_TR_HU_Pos   (16U)"

.SS "#define RTC_TR_MNT   \fBRTC_TR_MNT_Msk\fP"

.SS "#define RTC_TR_MNT_0   (0x1UL << \fBRTC_TR_MNT_Pos\fP)"
0x00001000 
.SS "#define RTC_TR_MNT_1   (0x2UL << \fBRTC_TR_MNT_Pos\fP)"
0x00002000 
.SS "#define RTC_TR_MNT_2   (0x4UL << \fBRTC_TR_MNT_Pos\fP)"
0x00004000 
.SS "#define RTC_TR_MNT_Msk   (0x7UL << \fBRTC_TR_MNT_Pos\fP)"
0x00007000 
.SS "#define RTC_TR_MNT_Pos   (12U)"

.SS "#define RTC_TR_MNU   \fBRTC_TR_MNU_Msk\fP"

.SS "#define RTC_TR_MNU_0   (0x1UL << \fBRTC_TR_MNU_Pos\fP)"
0x00000100 
.SS "#define RTC_TR_MNU_1   (0x2UL << \fBRTC_TR_MNU_Pos\fP)"
0x00000200 
.SS "#define RTC_TR_MNU_2   (0x4UL << \fBRTC_TR_MNU_Pos\fP)"
0x00000400 
.SS "#define RTC_TR_MNU_3   (0x8UL << \fBRTC_TR_MNU_Pos\fP)"
0x00000800 
.SS "#define RTC_TR_MNU_Msk   (0xFUL << \fBRTC_TR_MNU_Pos\fP)"
0x00000F00 
.SS "#define RTC_TR_MNU_Pos   (8U)"

.SS "#define RTC_TR_PM   \fBRTC_TR_PM_Msk\fP"

.SS "#define RTC_TR_PM_Msk   (0x1UL << \fBRTC_TR_PM_Pos\fP)"
0x00400000 
.SS "#define RTC_TR_PM_Pos   (22U)"

.SS "#define RTC_TR_ST   \fBRTC_TR_ST_Msk\fP"

.SS "#define RTC_TR_ST_0   (0x1UL << \fBRTC_TR_ST_Pos\fP)"
0x00000010 
.SS "#define RTC_TR_ST_1   (0x2UL << \fBRTC_TR_ST_Pos\fP)"
0x00000020 
.SS "#define RTC_TR_ST_2   (0x4UL << \fBRTC_TR_ST_Pos\fP)"
0x00000040 
.SS "#define RTC_TR_ST_Msk   (0x7UL << \fBRTC_TR_ST_Pos\fP)"
0x00000070 
.SS "#define RTC_TR_ST_Pos   (4U)"

.SS "#define RTC_TR_SU   \fBRTC_TR_SU_Msk\fP"

.SS "#define RTC_TR_SU_0   (0x1UL << \fBRTC_TR_SU_Pos\fP)"
0x00000001 
.SS "#define RTC_TR_SU_1   (0x2UL << \fBRTC_TR_SU_Pos\fP)"
0x00000002 
.SS "#define RTC_TR_SU_2   (0x4UL << \fBRTC_TR_SU_Pos\fP)"
0x00000004 
.SS "#define RTC_TR_SU_3   (0x8UL << \fBRTC_TR_SU_Pos\fP)"
0x00000008 
.SS "#define RTC_TR_SU_Msk   (0xFUL << \fBRTC_TR_SU_Pos\fP)"
0x0000000F 
.SS "#define RTC_TR_SU_Pos   (0U)"

.SS "#define RTC_TSDR_DT   \fBRTC_TSDR_DT_Msk\fP"

.SS "#define RTC_TSDR_DT_0   (0x1UL << \fBRTC_TSDR_DT_Pos\fP)"
0x00000010 
.SS "#define RTC_TSDR_DT_1   (0x2UL << \fBRTC_TSDR_DT_Pos\fP)"
0x00000020 
.SS "#define RTC_TSDR_DT_Msk   (0x3UL << \fBRTC_TSDR_DT_Pos\fP)"
0x00000030 
.SS "#define RTC_TSDR_DT_Pos   (4U)"

.SS "#define RTC_TSDR_DU   \fBRTC_TSDR_DU_Msk\fP"

.SS "#define RTC_TSDR_DU_0   (0x1UL << \fBRTC_TSDR_DU_Pos\fP)"
0x00000001 
.SS "#define RTC_TSDR_DU_1   (0x2UL << \fBRTC_TSDR_DU_Pos\fP)"
0x00000002 
.SS "#define RTC_TSDR_DU_2   (0x4UL << \fBRTC_TSDR_DU_Pos\fP)"
0x00000004 
.SS "#define RTC_TSDR_DU_3   (0x8UL << \fBRTC_TSDR_DU_Pos\fP)"
0x00000008 
.SS "#define RTC_TSDR_DU_Msk   (0xFUL << \fBRTC_TSDR_DU_Pos\fP)"
0x0000000F 
.SS "#define RTC_TSDR_DU_Pos   (0U)"

.SS "#define RTC_TSDR_MT   \fBRTC_TSDR_MT_Msk\fP"

.SS "#define RTC_TSDR_MT_Msk   (0x1UL << \fBRTC_TSDR_MT_Pos\fP)"
0x00001000 
.SS "#define RTC_TSDR_MT_Pos   (12U)"

.SS "#define RTC_TSDR_MU   \fBRTC_TSDR_MU_Msk\fP"

.SS "#define RTC_TSDR_MU_0   (0x1UL << \fBRTC_TSDR_MU_Pos\fP)"
0x00000100 
.SS "#define RTC_TSDR_MU_1   (0x2UL << \fBRTC_TSDR_MU_Pos\fP)"
0x00000200 
.SS "#define RTC_TSDR_MU_2   (0x4UL << \fBRTC_TSDR_MU_Pos\fP)"
0x00000400 
.SS "#define RTC_TSDR_MU_3   (0x8UL << \fBRTC_TSDR_MU_Pos\fP)"
0x00000800 
.SS "#define RTC_TSDR_MU_Msk   (0xFUL << \fBRTC_TSDR_MU_Pos\fP)"
0x00000F00 
.SS "#define RTC_TSDR_MU_Pos   (8U)"

.SS "#define RTC_TSDR_WDU   \fBRTC_TSDR_WDU_Msk\fP"
Week day units > 
.SS "#define RTC_TSDR_WDU_0   (0x1UL << \fBRTC_TSDR_WDU_Pos\fP)"
0x00002000 
.SS "#define RTC_TSDR_WDU_1   (0x2UL << \fBRTC_TSDR_WDU_Pos\fP)"
0x00004000 
.SS "#define RTC_TSDR_WDU_2   (0x4UL << \fBRTC_TSDR_WDU_Pos\fP)"
0x00008000 
.SS "#define RTC_TSDR_WDU_Msk   (0x7UL << \fBRTC_TSDR_WDU_Pos\fP)"
0x0000E000 
.SS "#define RTC_TSDR_WDU_Pos   (13U)"

.SS "#define RTC_TSSSR_SS   \fBRTC_TSSSR_SS_Msk\fP"
Sub second value > 
.SS "#define RTC_TSSSR_SS_Msk   (0xFFFFUL << \fBRTC_TSSSR_SS_Pos\fP)"
0x0000FFFF 
.SS "#define RTC_TSSSR_SS_Pos   (0U)"

.SS "#define RTC_TSTR_HT   \fBRTC_TSTR_HT_Msk\fP"

.SS "#define RTC_TSTR_HT_0   (0x1UL << \fBRTC_TSTR_HT_Pos\fP)"
0x00100000 
.SS "#define RTC_TSTR_HT_1   (0x2UL << \fBRTC_TSTR_HT_Pos\fP)"
0x00200000 
.SS "#define RTC_TSTR_HT_Msk   (0x3UL << \fBRTC_TSTR_HT_Pos\fP)"
0x00300000 
.SS "#define RTC_TSTR_HT_Pos   (20U)"

.SS "#define RTC_TSTR_HU   \fBRTC_TSTR_HU_Msk\fP"

.SS "#define RTC_TSTR_HU_0   (0x1UL << \fBRTC_TSTR_HU_Pos\fP)"
0x00010000 
.SS "#define RTC_TSTR_HU_1   (0x2UL << \fBRTC_TSTR_HU_Pos\fP)"
0x00020000 
.SS "#define RTC_TSTR_HU_2   (0x4UL << \fBRTC_TSTR_HU_Pos\fP)"
0x00040000 
.SS "#define RTC_TSTR_HU_3   (0x8UL << \fBRTC_TSTR_HU_Pos\fP)"
0x00080000 
.SS "#define RTC_TSTR_HU_Msk   (0xFUL << \fBRTC_TSTR_HU_Pos\fP)"
0x000F0000 
.SS "#define RTC_TSTR_HU_Pos   (16U)"

.SS "#define RTC_TSTR_MNT   \fBRTC_TSTR_MNT_Msk\fP"

.SS "#define RTC_TSTR_MNT_0   (0x1UL << \fBRTC_TSTR_MNT_Pos\fP)"
0x00001000 
.SS "#define RTC_TSTR_MNT_1   (0x2UL << \fBRTC_TSTR_MNT_Pos\fP)"
0x00002000 
.SS "#define RTC_TSTR_MNT_2   (0x4UL << \fBRTC_TSTR_MNT_Pos\fP)"
0x00004000 
.SS "#define RTC_TSTR_MNT_Msk   (0x7UL << \fBRTC_TSTR_MNT_Pos\fP)"
0x00007000 
.SS "#define RTC_TSTR_MNT_Pos   (12U)"

.SS "#define RTC_TSTR_MNU   \fBRTC_TSTR_MNU_Msk\fP"

.SS "#define RTC_TSTR_MNU_0   (0x1UL << \fBRTC_TSTR_MNU_Pos\fP)"
0x00000100 
.SS "#define RTC_TSTR_MNU_1   (0x2UL << \fBRTC_TSTR_MNU_Pos\fP)"
0x00000200 
.SS "#define RTC_TSTR_MNU_2   (0x4UL << \fBRTC_TSTR_MNU_Pos\fP)"
0x00000400 
.SS "#define RTC_TSTR_MNU_3   (0x8UL << \fBRTC_TSTR_MNU_Pos\fP)"
0x00000800 
.SS "#define RTC_TSTR_MNU_Msk   (0xFUL << \fBRTC_TSTR_MNU_Pos\fP)"
0x00000F00 
.SS "#define RTC_TSTR_MNU_Pos   (8U)"

.SS "#define RTC_TSTR_PM   \fBRTC_TSTR_PM_Msk\fP"
AM-PM notation > 
.SS "#define RTC_TSTR_PM_Msk   (0x1UL << \fBRTC_TSTR_PM_Pos\fP)"
0x00400000 
.SS "#define RTC_TSTR_PM_Pos   (22U)"

.SS "#define RTC_TSTR_ST   \fBRTC_TSTR_ST_Msk\fP"

.SS "#define RTC_TSTR_ST_0   (0x1UL << \fBRTC_TSTR_ST_Pos\fP)"
0x00000010 
.SS "#define RTC_TSTR_ST_1   (0x2UL << \fBRTC_TSTR_ST_Pos\fP)"
0x00000020 
.SS "#define RTC_TSTR_ST_2   (0x4UL << \fBRTC_TSTR_ST_Pos\fP)"
0x00000040 
.SS "#define RTC_TSTR_ST_Msk   (0x7UL << \fBRTC_TSTR_ST_Pos\fP)"
0x00000070 
.SS "#define RTC_TSTR_ST_Pos   (4U)"

.SS "#define RTC_TSTR_SU   \fBRTC_TSTR_SU_Msk\fP"

.SS "#define RTC_TSTR_SU_0   (0x1UL << \fBRTC_TSTR_SU_Pos\fP)"
0x00000001 
.SS "#define RTC_TSTR_SU_1   (0x2UL << \fBRTC_TSTR_SU_Pos\fP)"
0x00000002 
.SS "#define RTC_TSTR_SU_2   (0x4UL << \fBRTC_TSTR_SU_Pos\fP)"
0x00000004 
.SS "#define RTC_TSTR_SU_3   (0x8UL << \fBRTC_TSTR_SU_Pos\fP)"
0x00000008 
.SS "#define RTC_TSTR_SU_Msk   (0xFUL << \fBRTC_TSTR_SU_Pos\fP)"
0x0000000F 
.SS "#define RTC_TSTR_SU_Pos   (0U)"

.SS "#define RTC_WAKEUP_SUPPORT"

.SS "#define RTC_WPR_KEY   \fBRTC_WPR_KEY_Msk\fP"

.SS "#define RTC_WPR_KEY_Msk   (0xFFUL << \fBRTC_WPR_KEY_Pos\fP)"
0x000000FF 
.SS "#define RTC_WPR_KEY_Pos   (0U)"

.SS "#define RTC_WUTR_WUT   \fBRTC_WUTR_WUT_Msk\fP"
Wakeup auto-reload value bits > 
.SS "#define RTC_WUTR_WUT_Msk   (0xFFFFUL << \fBRTC_WUTR_WUT_Pos\fP)"
0x0000FFFF 
.SS "#define RTC_WUTR_WUT_Pos   (0U)"

.SS "#define SPI_CR1_BIDIMODE   \fBSPI_CR1_BIDIMODE_Msk\fP"
Bidirectional data mode enable 
.br
 
.SS "#define SPI_CR1_BIDIMODE_Msk   (0x1UL << \fBSPI_CR1_BIDIMODE_Pos\fP)"
0x00008000 
.SS "#define SPI_CR1_BIDIMODE_Pos   (15U)"

.SS "#define SPI_CR1_BIDIOE   \fBSPI_CR1_BIDIOE_Msk\fP"
Output enable in bidirectional mode 
.SS "#define SPI_CR1_BIDIOE_Msk   (0x1UL << \fBSPI_CR1_BIDIOE_Pos\fP)"
0x00004000 
.SS "#define SPI_CR1_BIDIOE_Pos   (14U)"

.SS "#define SPI_CR1_BR   \fBSPI_CR1_BR_Msk\fP"
BR[2:0] bits (Baud Rate Control) 
.SS "#define SPI_CR1_BR_0   (0x1UL << \fBSPI_CR1_BR_Pos\fP)"
0x00000008 
.SS "#define SPI_CR1_BR_1   (0x2UL << \fBSPI_CR1_BR_Pos\fP)"
0x00000010 
.SS "#define SPI_CR1_BR_2   (0x4UL << \fBSPI_CR1_BR_Pos\fP)"
0x00000020 
.SS "#define SPI_CR1_BR_Msk   (0x7UL << \fBSPI_CR1_BR_Pos\fP)"
0x00000038 
.SS "#define SPI_CR1_BR_Pos   (3U)"

.SS "#define SPI_CR1_CPHA   \fBSPI_CR1_CPHA_Msk\fP"
Clock Phase 
.br
 
.SS "#define SPI_CR1_CPHA_Msk   (0x1UL << \fBSPI_CR1_CPHA_Pos\fP)"
0x00000001 
.SS "#define SPI_CR1_CPHA_Pos   (0U)"

.SS "#define SPI_CR1_CPOL   \fBSPI_CR1_CPOL_Msk\fP"
Clock Polarity 
.br
 
.SS "#define SPI_CR1_CPOL_Msk   (0x1UL << \fBSPI_CR1_CPOL_Pos\fP)"
0x00000002 
.SS "#define SPI_CR1_CPOL_Pos   (1U)"

.SS "#define SPI_CR1_CRCEN   \fBSPI_CR1_CRCEN_Msk\fP"
Hardware CRC calculation enable 
.br
 
.SS "#define SPI_CR1_CRCEN_Msk   (0x1UL << \fBSPI_CR1_CRCEN_Pos\fP)"
0x00002000 
.SS "#define SPI_CR1_CRCEN_Pos   (13U)"

.SS "#define SPI_CR1_CRCL   \fBSPI_CR1_CRCL_Msk\fP"
CRC Length 
.SS "#define SPI_CR1_CRCL_Msk   (0x1UL << \fBSPI_CR1_CRCL_Pos\fP)"
0x00000800 
.SS "#define SPI_CR1_CRCL_Pos   (11U)"

.SS "#define SPI_CR1_CRCNEXT   \fBSPI_CR1_CRCNEXT_Msk\fP"
Transmit CRC next 
.br
 
.SS "#define SPI_CR1_CRCNEXT_Msk   (0x1UL << \fBSPI_CR1_CRCNEXT_Pos\fP)"
0x00001000 
.SS "#define SPI_CR1_CRCNEXT_Pos   (12U)"

.SS "#define SPI_CR1_LSBFIRST   \fBSPI_CR1_LSBFIRST_Msk\fP"
Frame Format 
.br
 
.SS "#define SPI_CR1_LSBFIRST_Msk   (0x1UL << \fBSPI_CR1_LSBFIRST_Pos\fP)"
0x00000080 
.SS "#define SPI_CR1_LSBFIRST_Pos   (7U)"

.SS "#define SPI_CR1_MSTR   \fBSPI_CR1_MSTR_Msk\fP"
Master Selection 
.SS "#define SPI_CR1_MSTR_Msk   (0x1UL << \fBSPI_CR1_MSTR_Pos\fP)"
0x00000004 
.SS "#define SPI_CR1_MSTR_Pos   (2U)"

.SS "#define SPI_CR1_RXONLY   \fBSPI_CR1_RXONLY_Msk\fP"
Receive only 
.br
 
.SS "#define SPI_CR1_RXONLY_Msk   (0x1UL << \fBSPI_CR1_RXONLY_Pos\fP)"
0x00000400 
.SS "#define SPI_CR1_RXONLY_Pos   (10U)"

.SS "#define SPI_CR1_SPE   \fBSPI_CR1_SPE_Msk\fP"
SPI Enable 
.br
 
.SS "#define SPI_CR1_SPE_Msk   (0x1UL << \fBSPI_CR1_SPE_Pos\fP)"
0x00000040 
.SS "#define SPI_CR1_SPE_Pos   (6U)"

.SS "#define SPI_CR1_SSI   \fBSPI_CR1_SSI_Msk\fP"
Internal slave select 
.br
 
.SS "#define SPI_CR1_SSI_Msk   (0x1UL << \fBSPI_CR1_SSI_Pos\fP)"
0x00000100 
.SS "#define SPI_CR1_SSI_Pos   (8U)"

.SS "#define SPI_CR1_SSM   \fBSPI_CR1_SSM_Msk\fP"
Software slave management 
.br
 
.SS "#define SPI_CR1_SSM_Msk   (0x1UL << \fBSPI_CR1_SSM_Pos\fP)"
0x00000200 
.SS "#define SPI_CR1_SSM_Pos   (9U)"

.SS "#define SPI_CR2_DS   \fBSPI_CR2_DS_Msk\fP"
DS[3:0] Data Size 
.SS "#define SPI_CR2_DS_0   (0x1UL << \fBSPI_CR2_DS_Pos\fP)"
0x00000100 
.SS "#define SPI_CR2_DS_1   (0x2UL << \fBSPI_CR2_DS_Pos\fP)"
0x00000200 
.SS "#define SPI_CR2_DS_2   (0x4UL << \fBSPI_CR2_DS_Pos\fP)"
0x00000400 
.SS "#define SPI_CR2_DS_3   (0x8UL << \fBSPI_CR2_DS_Pos\fP)"
0x00000800 
.SS "#define SPI_CR2_DS_Msk   (0xFUL << \fBSPI_CR2_DS_Pos\fP)"
0x00000F00 
.SS "#define SPI_CR2_DS_Pos   (8U)"

.SS "#define SPI_CR2_ERRIE   \fBSPI_CR2_ERRIE_Msk\fP"
Error Interrupt Enable 
.SS "#define SPI_CR2_ERRIE_Msk   (0x1UL << \fBSPI_CR2_ERRIE_Pos\fP)"
0x00000020 
.SS "#define SPI_CR2_ERRIE_Pos   (5U)"

.SS "#define SPI_CR2_FRF   \fBSPI_CR2_FRF_Msk\fP"
Frame Format Enable 
.SS "#define SPI_CR2_FRF_Msk   (0x1UL << \fBSPI_CR2_FRF_Pos\fP)"
0x00000010 
.SS "#define SPI_CR2_FRF_Pos   (4U)"

.SS "#define SPI_CR2_FRXTH   \fBSPI_CR2_FRXTH_Msk\fP"
FIFO reception Threshold 
.SS "#define SPI_CR2_FRXTH_Msk   (0x1UL << \fBSPI_CR2_FRXTH_Pos\fP)"
0x00001000 
.SS "#define SPI_CR2_FRXTH_Pos   (12U)"

.SS "#define SPI_CR2_LDMARX   \fBSPI_CR2_LDMARX_Msk\fP"
Last DMA transfer for reception 
.SS "#define SPI_CR2_LDMARX_Msk   (0x1UL << \fBSPI_CR2_LDMARX_Pos\fP)"
0x00002000 
.SS "#define SPI_CR2_LDMARX_Pos   (13U)"

.SS "#define SPI_CR2_LDMATX   \fBSPI_CR2_LDMATX_Msk\fP"
Last DMA transfer for transmission 
.SS "#define SPI_CR2_LDMATX_Msk   (0x1UL << \fBSPI_CR2_LDMATX_Pos\fP)"
0x00004000 
.SS "#define SPI_CR2_LDMATX_Pos   (14U)"

.SS "#define SPI_CR2_NSSP   \fBSPI_CR2_NSSP_Msk\fP"
NSS pulse management Enable 
.SS "#define SPI_CR2_NSSP_Msk   (0x1UL << \fBSPI_CR2_NSSP_Pos\fP)"
0x00000008 
.SS "#define SPI_CR2_NSSP_Pos   (3U)"

.SS "#define SPI_CR2_RXDMAEN   \fBSPI_CR2_RXDMAEN_Msk\fP"
Rx Buffer DMA Enable 
.SS "#define SPI_CR2_RXDMAEN_Msk   (0x1UL << \fBSPI_CR2_RXDMAEN_Pos\fP)"
0x00000001 
.SS "#define SPI_CR2_RXDMAEN_Pos   (0U)"

.SS "#define SPI_CR2_RXNEIE   \fBSPI_CR2_RXNEIE_Msk\fP"
RX buffer Not Empty Interrupt Enable 
.SS "#define SPI_CR2_RXNEIE_Msk   (0x1UL << \fBSPI_CR2_RXNEIE_Pos\fP)"
0x00000040 
.SS "#define SPI_CR2_RXNEIE_Pos   (6U)"

.SS "#define SPI_CR2_SSOE   \fBSPI_CR2_SSOE_Msk\fP"
SS Output Enable 
.SS "#define SPI_CR2_SSOE_Msk   (0x1UL << \fBSPI_CR2_SSOE_Pos\fP)"
0x00000004 
.SS "#define SPI_CR2_SSOE_Pos   (2U)"

.SS "#define SPI_CR2_TXDMAEN   \fBSPI_CR2_TXDMAEN_Msk\fP"
Tx Buffer DMA Enable 
.SS "#define SPI_CR2_TXDMAEN_Msk   (0x1UL << \fBSPI_CR2_TXDMAEN_Pos\fP)"
0x00000002 
.SS "#define SPI_CR2_TXDMAEN_Pos   (1U)"

.SS "#define SPI_CR2_TXEIE   \fBSPI_CR2_TXEIE_Msk\fP"
Tx buffer Empty Interrupt Enable 
.SS "#define SPI_CR2_TXEIE_Msk   (0x1UL << \fBSPI_CR2_TXEIE_Pos\fP)"
0x00000080 
.SS "#define SPI_CR2_TXEIE_Pos   (7U)"

.SS "#define SPI_CRCPR_CRCPOLY   \fBSPI_CRCPR_CRCPOLY_Msk\fP"
CRC polynomial register 
.SS "#define SPI_CRCPR_CRCPOLY_Msk   (0xFFFFUL << \fBSPI_CRCPR_CRCPOLY_Pos\fP)"
0x0000FFFF 
.SS "#define SPI_CRCPR_CRCPOLY_Pos   (0U)"

.SS "#define SPI_DR_DR   \fBSPI_DR_DR_Msk\fP"
Data Register 
.br
 
.SS "#define SPI_DR_DR_Msk   (0xFFFFUL << \fBSPI_DR_DR_Pos\fP)"
0x0000FFFF 
.SS "#define SPI_DR_DR_Pos   (0U)"

.SS "#define SPI_I2S_SUPPORT"
I2S support 
.SS "#define SPI_I2SCFGR_ASTRTEN   \fBSPI_I2SCFGR_ASTRTEN_Msk\fP"
Asynchronous start enable 
.SS "#define SPI_I2SCFGR_ASTRTEN_Msk   (0x1UL << \fBSPI_I2SCFGR_ASTRTEN_Pos\fP)"
0x00001000 
.SS "#define SPI_I2SCFGR_ASTRTEN_Pos   (12U)"

.SS "#define SPI_I2SCFGR_CHLEN   \fBSPI_I2SCFGR_CHLEN_Msk\fP"
Channel length (number of bits per audio channel) 
.SS "#define SPI_I2SCFGR_CHLEN_Msk   (0x1UL << \fBSPI_I2SCFGR_CHLEN_Pos\fP)"
0x00000001 
.SS "#define SPI_I2SCFGR_CHLEN_Pos   (0U)"

.SS "#define SPI_I2SCFGR_CKPOL   \fBSPI_I2SCFGR_CKPOL_Msk\fP"
steady state clock polarity 
.SS "#define SPI_I2SCFGR_CKPOL_Msk   (0x1UL << \fBSPI_I2SCFGR_CKPOL_Pos\fP)"
0x00000008 
.SS "#define SPI_I2SCFGR_CKPOL_Pos   (3U)"

.SS "#define SPI_I2SCFGR_DATLEN   \fBSPI_I2SCFGR_DATLEN_Msk\fP"
DATLEN[1:0] bits (Data length to be transferred) 
.SS "#define SPI_I2SCFGR_DATLEN_0   (0x1UL << \fBSPI_I2SCFGR_DATLEN_Pos\fP)"
0x00000002 
.SS "#define SPI_I2SCFGR_DATLEN_1   (0x2UL << \fBSPI_I2SCFGR_DATLEN_Pos\fP)"
0x00000004 
.SS "#define SPI_I2SCFGR_DATLEN_Msk   (0x3UL << \fBSPI_I2SCFGR_DATLEN_Pos\fP)"
0x00000006 
.SS "#define SPI_I2SCFGR_DATLEN_Pos   (1U)"

.SS "#define SPI_I2SCFGR_I2SCFG   \fBSPI_I2SCFGR_I2SCFG_Msk\fP"
I2SCFG[1:0] bits (I2S configuration mode) 
.SS "#define SPI_I2SCFGR_I2SCFG_0   (0x1UL << \fBSPI_I2SCFGR_I2SCFG_Pos\fP)"
0x00000100 
.SS "#define SPI_I2SCFGR_I2SCFG_1   (0x2UL << \fBSPI_I2SCFGR_I2SCFG_Pos\fP)"
0x00000200 
.SS "#define SPI_I2SCFGR_I2SCFG_Msk   (0x3UL << \fBSPI_I2SCFGR_I2SCFG_Pos\fP)"
0x00000300 
.SS "#define SPI_I2SCFGR_I2SCFG_Pos   (8U)"

.SS "#define SPI_I2SCFGR_I2SE   \fBSPI_I2SCFGR_I2SE_Msk\fP"
I2S Enable 
.SS "#define SPI_I2SCFGR_I2SE_Msk   (0x1UL << \fBSPI_I2SCFGR_I2SE_Pos\fP)"
0x00000400 
.SS "#define SPI_I2SCFGR_I2SE_Pos   (10U)"

.SS "#define SPI_I2SCFGR_I2SMOD   \fBSPI_I2SCFGR_I2SMOD_Msk\fP"
I2S mode selection 
.SS "#define SPI_I2SCFGR_I2SMOD_Msk   (0x1UL << \fBSPI_I2SCFGR_I2SMOD_Pos\fP)"
0x00000800 
.SS "#define SPI_I2SCFGR_I2SMOD_Pos   (11U)"

.SS "#define SPI_I2SCFGR_I2SSTD   \fBSPI_I2SCFGR_I2SSTD_Msk\fP"
I2SSTD[1:0] bits (I2S standard selection) 
.SS "#define SPI_I2SCFGR_I2SSTD_0   (0x1UL << \fBSPI_I2SCFGR_I2SSTD_Pos\fP)"
0x00000010 
.SS "#define SPI_I2SCFGR_I2SSTD_1   (0x2UL << \fBSPI_I2SCFGR_I2SSTD_Pos\fP)"
0x00000020 
.SS "#define SPI_I2SCFGR_I2SSTD_Msk   (0x3UL << \fBSPI_I2SCFGR_I2SSTD_Pos\fP)"
0x00000030 
.SS "#define SPI_I2SCFGR_I2SSTD_Pos   (4U)"

.SS "#define SPI_I2SCFGR_PCMSYNC   \fBSPI_I2SCFGR_PCMSYNC_Msk\fP"
PCM frame synchronization 
.SS "#define SPI_I2SCFGR_PCMSYNC_Msk   (0x1UL << \fBSPI_I2SCFGR_PCMSYNC_Pos\fP)"
0x00000080 
.SS "#define SPI_I2SCFGR_PCMSYNC_Pos   (7U)"

.SS "#define SPI_I2SPR_I2SDIV   \fBSPI_I2SPR_I2SDIV_Msk\fP"
I2S Linear prescaler 
.SS "#define SPI_I2SPR_I2SDIV_Msk   (0xFFUL << \fBSPI_I2SPR_I2SDIV_Pos\fP)"
0x000000FF 
.SS "#define SPI_I2SPR_I2SDIV_Pos   (0U)"

.SS "#define SPI_I2SPR_MCKOE   \fBSPI_I2SPR_MCKOE_Msk\fP"
Master Clock Output Enable 
.SS "#define SPI_I2SPR_MCKOE_Msk   (0x1UL << \fBSPI_I2SPR_MCKOE_Pos\fP)"
0x00000200 
.SS "#define SPI_I2SPR_MCKOE_Pos   (9U)"

.SS "#define SPI_I2SPR_ODD   \fBSPI_I2SPR_ODD_Msk\fP"
Odd factor for the prescaler 
.SS "#define SPI_I2SPR_ODD_Msk   (0x1UL << \fBSPI_I2SPR_ODD_Pos\fP)"
0x00000100 
.SS "#define SPI_I2SPR_ODD_Pos   (8U)"

.SS "#define SPI_RXCRCR_RXCRC   \fBSPI_RXCRCR_RXCRC_Msk\fP"
Rx CRC Register 
.br
 
.SS "#define SPI_RXCRCR_RXCRC_Msk   (0xFFFFUL << \fBSPI_RXCRCR_RXCRC_Pos\fP)"
0x0000FFFF 
.SS "#define SPI_RXCRCR_RXCRC_Pos   (0U)"

.SS "#define SPI_SR_BSY   \fBSPI_SR_BSY_Msk\fP"
Busy flag 
.SS "#define SPI_SR_BSY_Msk   (0x1UL << \fBSPI_SR_BSY_Pos\fP)"
0x00000080 
.SS "#define SPI_SR_BSY_Pos   (7U)"

.SS "#define SPI_SR_CHSIDE   \fBSPI_SR_CHSIDE_Msk\fP"
Channel side 
.SS "#define SPI_SR_CHSIDE_Msk   (0x1UL << \fBSPI_SR_CHSIDE_Pos\fP)"
0x00000004 
.SS "#define SPI_SR_CHSIDE_Pos   (2U)"

.SS "#define SPI_SR_CRCERR   \fBSPI_SR_CRCERR_Msk\fP"
CRC Error flag 
.SS "#define SPI_SR_CRCERR_Msk   (0x1UL << \fBSPI_SR_CRCERR_Pos\fP)"
0x00000010 
.SS "#define SPI_SR_CRCERR_Pos   (4U)"

.SS "#define SPI_SR_FRE   \fBSPI_SR_FRE_Msk\fP"
TI frame format error 
.SS "#define SPI_SR_FRE_Msk   (0x1UL << \fBSPI_SR_FRE_Pos\fP)"
0x00000100 
.SS "#define SPI_SR_FRE_Pos   (8U)"

.SS "#define SPI_SR_FRLVL   \fBSPI_SR_FRLVL_Msk\fP"
FIFO Reception Level 
.SS "#define SPI_SR_FRLVL_0   (0x1UL << \fBSPI_SR_FRLVL_Pos\fP)"
0x00000200 
.SS "#define SPI_SR_FRLVL_1   (0x2UL << \fBSPI_SR_FRLVL_Pos\fP)"
0x00000400 
.SS "#define SPI_SR_FRLVL_Msk   (0x3UL << \fBSPI_SR_FRLVL_Pos\fP)"
0x00000600 
.SS "#define SPI_SR_FRLVL_Pos   (9U)"

.SS "#define SPI_SR_FTLVL   \fBSPI_SR_FTLVL_Msk\fP"
FIFO Transmission Level 
.SS "#define SPI_SR_FTLVL_0   (0x1UL << \fBSPI_SR_FTLVL_Pos\fP)"
0x00000800 
.SS "#define SPI_SR_FTLVL_1   (0x2UL << \fBSPI_SR_FTLVL_Pos\fP)"
0x00001000 
.SS "#define SPI_SR_FTLVL_Msk   (0x3UL << \fBSPI_SR_FTLVL_Pos\fP)"
0x00001800 
.SS "#define SPI_SR_FTLVL_Pos   (11U)"

.SS "#define SPI_SR_MODF   \fBSPI_SR_MODF_Msk\fP"
Mode fault 
.SS "#define SPI_SR_MODF_Msk   (0x1UL << \fBSPI_SR_MODF_Pos\fP)"
0x00000020 
.SS "#define SPI_SR_MODF_Pos   (5U)"

.SS "#define SPI_SR_OVR   \fBSPI_SR_OVR_Msk\fP"
Overrun flag 
.SS "#define SPI_SR_OVR_Msk   (0x1UL << \fBSPI_SR_OVR_Pos\fP)"
0x00000040 
.SS "#define SPI_SR_OVR_Pos   (6U)"

.SS "#define SPI_SR_RXNE   \fBSPI_SR_RXNE_Msk\fP"
Receive buffer Not Empty 
.SS "#define SPI_SR_RXNE_Msk   (0x1UL << \fBSPI_SR_RXNE_Pos\fP)"
0x00000001 
.SS "#define SPI_SR_RXNE_Pos   (0U)"

.SS "#define SPI_SR_TXE   \fBSPI_SR_TXE_Msk\fP"
Transmit buffer Empty 
.SS "#define SPI_SR_TXE_Msk   (0x1UL << \fBSPI_SR_TXE_Pos\fP)"
0x00000002 
.SS "#define SPI_SR_TXE_Pos   (1U)"

.SS "#define SPI_SR_UDR   \fBSPI_SR_UDR_Msk\fP"
Underrun flag 
.SS "#define SPI_SR_UDR_Msk   (0x1UL << \fBSPI_SR_UDR_Pos\fP)"
0x00000008 
.SS "#define SPI_SR_UDR_Pos   (3U)"

.SS "#define SPI_TXCRCR_TXCRC   \fBSPI_TXCRCR_TXCRC_Msk\fP"
Tx CRC Register 
.br
 
.SS "#define SPI_TXCRCR_TXCRC_Msk   (0xFFFFUL << \fBSPI_TXCRCR_TXCRC_Pos\fP)"
0x0000FFFF 
.SS "#define SPI_TXCRCR_TXCRC_Pos   (0U)"

.SS "#define SYSCFG_CDEN_SUPPORT"

.SS "#define SYSCFG_CFGR1_BOOSTEN   \fBSYSCFG_CFGR1_BOOSTEN_Msk\fP"
I/O analog switch voltage booster enable 
.SS "#define SYSCFG_CFGR1_BOOSTEN_Msk   (0x1UL << \fBSYSCFG_CFGR1_BOOSTEN_Pos\fP)"
0x00000100 
.SS "#define SYSCFG_CFGR1_BOOSTEN_Pos   (8U)"

.SS "#define SYSCFG_CFGR1_I2C1_FMP   \fBSYSCFG_CFGR1_I2C1_FMP_Msk\fP"
Enable Fast Mode Plus on PB10, PB11, PF6 and PF7 
.br
 
.SS "#define SYSCFG_CFGR1_I2C1_FMP_Msk   (0x1UL << \fBSYSCFG_CFGR1_I2C1_FMP_Pos\fP)"
0x00100000 
.SS "#define SYSCFG_CFGR1_I2C1_FMP_Pos   (20U)"

.SS "#define SYSCFG_CFGR1_I2C2_FMP   \fBSYSCFG_CFGR1_I2C2_FMP_Msk\fP"
Enable I2C2 Fast mode plus 
.br
 
.SS "#define SYSCFG_CFGR1_I2C2_FMP_Msk   (0x1UL << \fBSYSCFG_CFGR1_I2C2_FMP_Pos\fP)"
0x00200000 
.SS "#define SYSCFG_CFGR1_I2C2_FMP_Pos   (21U)"

.SS "#define SYSCFG_CFGR1_I2C_PA10_FMP   \fBSYSCFG_CFGR1_I2C_PA10_FMP_Msk\fP"
Enable Fast Mode Plus on PA10 
.SS "#define SYSCFG_CFGR1_I2C_PA10_FMP_Msk   (0x1UL << \fBSYSCFG_CFGR1_I2C_PA10_FMP_Pos\fP)"
0x00800000 
.SS "#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos   (23U)"

.SS "#define SYSCFG_CFGR1_I2C_PA9_FMP   \fBSYSCFG_CFGR1_I2C_PA9_FMP_Msk\fP"
Enable Fast Mode Plus on PA9 
.br
 
.SS "#define SYSCFG_CFGR1_I2C_PA9_FMP_Msk   (0x1UL << \fBSYSCFG_CFGR1_I2C_PA9_FMP_Pos\fP)"
0x00400000 
.SS "#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos   (22U)"

.SS "#define SYSCFG_CFGR1_I2C_PB6_FMP   \fBSYSCFG_CFGR1_I2C_PB6_FMP_Msk\fP"
I2C PB6 Fast mode plus 
.SS "#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk   (0x1UL << \fBSYSCFG_CFGR1_I2C_PB6_FMP_Pos\fP)"
0x00010000 
.SS "#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos   (16U)"

.SS "#define SYSCFG_CFGR1_I2C_PB7_FMP   \fBSYSCFG_CFGR1_I2C_PB7_FMP_Msk\fP"
I2C PB7 Fast mode plus 
.SS "#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk   (0x1UL << \fBSYSCFG_CFGR1_I2C_PB7_FMP_Pos\fP)"
0x00020000 
.SS "#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos   (17U)"

.SS "#define SYSCFG_CFGR1_I2C_PB8_FMP   \fBSYSCFG_CFGR1_I2C_PB8_FMP_Msk\fP"
I2C PB8 Fast mode plus 
.SS "#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk   (0x1UL << \fBSYSCFG_CFGR1_I2C_PB8_FMP_Pos\fP)"
0x00040000 
.SS "#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos   (18U)"

.SS "#define SYSCFG_CFGR1_I2C_PB9_FMP   \fBSYSCFG_CFGR1_I2C_PB9_FMP_Msk\fP"
I2C PB9 Fast mode plus 
.SS "#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk   (0x1UL << \fBSYSCFG_CFGR1_I2C_PB9_FMP_Pos\fP)"
0x00080000 
.SS "#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos   (19U)"

.SS "#define SYSCFG_CFGR1_IR_MOD   \fBSYSCFG_CFGR1_IR_MOD_Msk\fP"
IRDA Modulation Envelope signal source selection 
.SS "#define SYSCFG_CFGR1_IR_MOD_0   (0x1UL << \fBSYSCFG_CFGR1_IR_MOD_Pos\fP)"
0x00000040 
.SS "#define SYSCFG_CFGR1_IR_MOD_1   (0x2UL << \fBSYSCFG_CFGR1_IR_MOD_Pos\fP)"
0x00000080 
.SS "#define SYSCFG_CFGR1_IR_MOD_Msk   (0x3UL << \fBSYSCFG_CFGR1_IR_MOD_Pos\fP)"
0x000000C0 
.SS "#define SYSCFG_CFGR1_IR_MOD_Pos   (6U)"

.SS "#define SYSCFG_CFGR1_IR_POL   \fBSYSCFG_CFGR1_IR_POL_Msk\fP"
IROut Polarity Selection 
.SS "#define SYSCFG_CFGR1_IR_POL_Msk   (0x1UL << \fBSYSCFG_CFGR1_IR_POL_Pos\fP)"
0x00000020 
.SS "#define SYSCFG_CFGR1_IR_POL_Pos   (5U)"

.SS "#define SYSCFG_CFGR1_MEM_MODE   \fBSYSCFG_CFGR1_MEM_MODE_Msk\fP"
SYSCFG_Memory Remap Config 
.SS "#define SYSCFG_CFGR1_MEM_MODE_0   (0x1UL << \fBSYSCFG_CFGR1_MEM_MODE_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_CFGR1_MEM_MODE_1   (0x2UL << \fBSYSCFG_CFGR1_MEM_MODE_Pos\fP)"
0x00000002 
.SS "#define SYSCFG_CFGR1_MEM_MODE_Msk   (0x3UL << \fBSYSCFG_CFGR1_MEM_MODE_Pos\fP)"
0x00000003 
.SS "#define SYSCFG_CFGR1_MEM_MODE_Pos   (0U)"

.SS "#define SYSCFG_CFGR1_PA11_RMP   \fBSYSCFG_CFGR1_PA11_RMP_Msk\fP"
PA11 Remap 
.SS "#define SYSCFG_CFGR1_PA11_RMP_Msk   (0x1UL << \fBSYSCFG_CFGR1_PA11_RMP_Pos\fP)"
0x00000008 
.SS "#define SYSCFG_CFGR1_PA11_RMP_Pos   (3U)"

.SS "#define SYSCFG_CFGR1_PA12_RMP   \fBSYSCFG_CFGR1_PA12_RMP_Msk\fP"
PA12 Remap 
.SS "#define SYSCFG_CFGR1_PA12_RMP_Msk   (0x1UL << \fBSYSCFG_CFGR1_PA12_RMP_Pos\fP)"
0x00000010 
.SS "#define SYSCFG_CFGR1_PA12_RMP_Pos   (4U)"

.SS "#define SYSCFG_CFGR2_CLL   \fBSYSCFG_CFGR2_CLL_Msk\fP"
Enables and locks the LOCKUP (Hardfault) output of CortexM0 with Break Input of TIMER1 
.SS "#define SYSCFG_CFGR2_CLL_Msk   (0x1UL << \fBSYSCFG_CFGR2_CLL_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_CFGR2_CLL_Pos   (0U)"

.SS "#define SYSCFG_CFGR2_ECCL   \fBSYSCFG_CFGR2_ECCL_Msk\fP"
ECCL 
.SS "#define SYSCFG_CFGR2_ECCL_Msk   (0x1UL << \fBSYSCFG_CFGR2_ECCL_Pos\fP)"
0x00000008 
.SS "#define SYSCFG_CFGR2_ECCL_Pos   (3U)"

.SS "#define SYSCFG_CFGR2_PA13_CDEN   \fBSYSCFG_CFGR2_PA13_CDEN_Msk\fP"
PA[13] Clamping Diode Enable 
.SS "#define SYSCFG_CFGR2_PA13_CDEN_Msk   (0x1UL << \fBSYSCFG_CFGR2_PA13_CDEN_Pos\fP)  /* 0x00100000 */"

.SS "#define SYSCFG_CFGR2_PA13_CDEN_Pos   (20U)"

.SS "#define SYSCFG_CFGR2_PA1_CDEN   \fBSYSCFG_CFGR2_PA1_CDEN_Msk\fP"
PA[1] Clamping Diode Enable 
.SS "#define SYSCFG_CFGR2_PA1_CDEN_Msk   (0x1UL << \fBSYSCFG_CFGR2_PA1_CDEN_Pos\fP)   /* 0x00010000 */"

.SS "#define SYSCFG_CFGR2_PA1_CDEN_Pos   (16U)"

.SS "#define SYSCFG_CFGR2_PA3_CDEN   \fBSYSCFG_CFGR2_PA3_CDEN_Msk\fP"
PA[3] Clamping Diode Enable 
.SS "#define SYSCFG_CFGR2_PA3_CDEN_Msk   (0x1UL << \fBSYSCFG_CFGR2_PA3_CDEN_Pos\fP)   /* 0x00020000 */"

.SS "#define SYSCFG_CFGR2_PA3_CDEN_Pos   (17U)"

.SS "#define SYSCFG_CFGR2_PA5_CDEN   \fBSYSCFG_CFGR2_PA5_CDEN_Msk\fP"
PA[5] Clamping Diode Enable 
.SS "#define SYSCFG_CFGR2_PA5_CDEN_Msk   (0x1UL << \fBSYSCFG_CFGR2_PA5_CDEN_Pos\fP)   /* 0x00040000 */"

.SS "#define SYSCFG_CFGR2_PA5_CDEN_Pos   (18U)"

.SS "#define SYSCFG_CFGR2_PA6_CDEN   \fBSYSCFG_CFGR2_PA6_CDEN_Msk\fP"
PA[6] Clamping Diode Enable 
.SS "#define SYSCFG_CFGR2_PA6_CDEN_Msk   (0x1UL << \fBSYSCFG_CFGR2_PA6_CDEN_Pos\fP)   /* 0x00080000 */"

.SS "#define SYSCFG_CFGR2_PA6_CDEN_Pos   (19U)"

.SS "#define SYSCFG_CFGR2_PB0_CDEN   \fBSYSCFG_CFGR2_PB0_CDEN_Msk\fP"
PB[0] Clamping Diode Enable 
.SS "#define SYSCFG_CFGR2_PB0_CDEN_Msk   (0x1UL << \fBSYSCFG_CFGR2_PB0_CDEN_Pos\fP)   /* 0x00200000 */"

.SS "#define SYSCFG_CFGR2_PB0_CDEN_Pos   (21U)"

.SS "#define SYSCFG_CFGR2_PB1_CDEN   \fBSYSCFG_CFGR2_PB1_CDEN_Msk\fP"
PB[1] Clamping Diode Enable 
.SS "#define SYSCFG_CFGR2_PB1_CDEN_Msk   (0x1UL << \fBSYSCFG_CFGR2_PB1_CDEN_Pos\fP)   /* 0x00400000 */"

.SS "#define SYSCFG_CFGR2_PB1_CDEN_Pos   (22U)"

.SS "#define SYSCFG_CFGR2_PB2_CDEN   \fBSYSCFG_CFGR2_PB2_CDEN_Msk\fP"
PB[2] Clamping Diode Enable 
.SS "#define SYSCFG_CFGR2_PB2_CDEN_Msk   (0x1UL << \fBSYSCFG_CFGR2_PB2_CDEN_Pos\fP)   /* 0x00800000 */"

.SS "#define SYSCFG_CFGR2_PB2_CDEN_Pos   (23U)"

.SS "#define SYSCFG_CFGR2_SPF   \fBSYSCFG_CFGR2_SPF_Msk\fP"
SRAM Parity error flag 
.SS "#define SYSCFG_CFGR2_SPF_Msk   (0x1UL << \fBSYSCFG_CFGR2_SPF_Pos\fP)"
0x00000100 
.SS "#define SYSCFG_CFGR2_SPF_Pos   (8U)"

.SS "#define SYSCFG_CFGR2_SPL   \fBSYSCFG_CFGR2_SPL_Msk\fP"
Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1 
.SS "#define SYSCFG_CFGR2_SPL_Msk   (0x1UL << \fBSYSCFG_CFGR2_SPL_Pos\fP)"
0x00000002 
.SS "#define SYSCFG_CFGR2_SPL_Pos   (1U)"

.SS "#define SYSCFG_CFGR2_SRAM_PE   \fBSYSCFG_CFGR2_SPF\fP"
SRAM Parity error flag (define maintained for legacy purpose) 
.SS "#define SYSCFG_ITLINE0_SR_EWDG   \fBSYSCFG_ITLINE0_SR_EWDG_Msk\fP"
EWDG interrupt 
.SS "#define SYSCFG_ITLINE0_SR_EWDG_Msk   (0x1UL << \fBSYSCFG_ITLINE0_SR_EWDG_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE0_SR_EWDG_Pos   (0U)"

.SS "#define SYSCFG_ITLINE10_SR_DMA1_CH2   \fBSYSCFG_ITLINE10_SR_DMA1_CH2_Msk\fP"
DMA1 Channel 2 Interrupt 
.SS "#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk   (0x1UL << \fBSYSCFG_ITLINE10_SR_DMA1_CH2_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos   (0U)"

.SS "#define SYSCFG_ITLINE10_SR_DMA1_CH3   \fBSYSCFG_ITLINE10_SR_DMA1_CH3_Msk\fP"
DMA2 Channel 3 Interrupt 
.SS "#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk   (0x1UL << \fBSYSCFG_ITLINE10_SR_DMA1_CH3_Pos\fP)"
0x00000002 
.SS "#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos   (1U)"

.SS "#define SYSCFG_ITLINE11_SR_DMA1_CH4   \fBSYSCFG_ITLINE11_SR_DMA1_CH4_Msk\fP"
DMA1 Channel 4 Interrupt 
.SS "#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk   (0x1UL << \fBSYSCFG_ITLINE11_SR_DMA1_CH4_Pos\fP)"
0x00000002 
.SS "#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos   (1U)"

.SS "#define SYSCFG_ITLINE11_SR_DMA1_CH5   \fBSYSCFG_ITLINE11_SR_DMA1_CH5_Msk\fP"
DMA1 Channel 5 Interrupt 
.SS "#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk   (0x1UL << \fBSYSCFG_ITLINE11_SR_DMA1_CH5_Pos\fP)"
0x00000004 
.SS "#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos   (2U)"

.SS "#define SYSCFG_ITLINE11_SR_DMAMUX1   \fBSYSCFG_ITLINE11_SR_DMAMUX1_Msk\fP"
DMAMUX Interrupt 
.SS "#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk   (0x1UL << \fBSYSCFG_ITLINE11_SR_DMAMUX1_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos   (0U)"

.SS "#define SYSCFG_ITLINE12_SR_ADC   \fBSYSCFG_ITLINE12_SR_ADC_Msk\fP"
ADC Interrupt 
.SS "#define SYSCFG_ITLINE12_SR_ADC_Msk   (0x1UL << \fBSYSCFG_ITLINE12_SR_ADC_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE12_SR_ADC_Pos   (0U)"

.SS "#define SYSCFG_ITLINE13_SR_TIM1_BRK   \fBSYSCFG_ITLINE13_SR_TIM1_BRK_Msk\fP"
TIM1 BRK Interrupt 
.SS "#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk   (0x1UL << \fBSYSCFG_ITLINE13_SR_TIM1_BRK_Pos\fP)"
0x00000008 
.SS "#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos   (3U)"

.SS "#define SYSCFG_ITLINE13_SR_TIM1_CCU   \fBSYSCFG_ITLINE13_SR_TIM1_CCU_Msk\fP"
TIM1 CCU Interrupt 
.SS "#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk   (0x1UL << \fBSYSCFG_ITLINE13_SR_TIM1_CCU_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos   (0U)"

.SS "#define SYSCFG_ITLINE13_SR_TIM1_TRG   \fBSYSCFG_ITLINE13_SR_TIM1_TRG_Msk\fP"
TIM1 TRG Interrupt 
.SS "#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk   (0x1UL << \fBSYSCFG_ITLINE13_SR_TIM1_TRG_Pos\fP)"
0x00000002 
.SS "#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos   (1U)"

.SS "#define SYSCFG_ITLINE13_SR_TIM1_UPD   \fBSYSCFG_ITLINE13_SR_TIM1_UPD_Msk\fP"
TIM1 UPD Interrupt 
.SS "#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk   (0x1UL << \fBSYSCFG_ITLINE13_SR_TIM1_UPD_Pos\fP)"
0x00000004 
.SS "#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos   (2U)"

.SS "#define SYSCFG_ITLINE14_SR_TIM1_CC   \fBSYSCFG_ITLINE14_SR_TIM1_CC_Msk\fP"
TIM1 CC Interrupt 
.SS "#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk   (0x1UL << \fBSYSCFG_ITLINE14_SR_TIM1_CC_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos   (0U)"

.SS "#define SYSCFG_ITLINE16_SR_TIM3_GLB   \fBSYSCFG_ITLINE16_SR_TIM3_GLB_Msk\fP"
TIM3 GLB Interrupt 
.SS "#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk   (0x1UL << \fBSYSCFG_ITLINE16_SR_TIM3_GLB_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos   (0U)"

.SS "#define SYSCFG_ITLINE19_SR_TIM14_GLB   \fBSYSCFG_ITLINE19_SR_TIM14_GLB_Msk\fP"
TIM14 GLB Interrupt 
.SS "#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk   (0x1UL << \fBSYSCFG_ITLINE19_SR_TIM14_GLB_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos   (0U)"

.SS "#define SYSCFG_ITLINE21_SR_TIM16_GLB   \fBSYSCFG_ITLINE21_SR_TIM16_GLB_Msk\fP"
TIM16 GLB Interrupt 
.SS "#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk   (0x1UL << \fBSYSCFG_ITLINE21_SR_TIM16_GLB_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos   (0U)"

.SS "#define SYSCFG_ITLINE22_SR_TIM17_GLB   \fBSYSCFG_ITLINE22_SR_TIM17_GLB_Msk\fP"
TIM17 GLB Interrupt 
.SS "#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk   (0x1UL << \fBSYSCFG_ITLINE22_SR_TIM17_GLB_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos   (0U)"

.SS "#define SYSCFG_ITLINE23_SR_I2C1_GLB   \fBSYSCFG_ITLINE23_SR_I2C1_GLB_Msk\fP"
I2C1 GLB Interrupt -> exti[23] 
.SS "#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk   (0x1UL << \fBSYSCFG_ITLINE23_SR_I2C1_GLB_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos   (0U)"

.SS "#define SYSCFG_ITLINE24_SR_I2C2_GLB   \fBSYSCFG_ITLINE24_SR_I2C2_GLB_Msk\fP"
I2C2 GLB Interrupt -> exti[22] 
.SS "#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk   (0x1UL << \fBSYSCFG_ITLINE24_SR_I2C2_GLB_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos   (0U)"

.SS "#define SYSCFG_ITLINE25_SR_SPI1   \fBSYSCFG_ITLINE25_SR_SPI1_Msk\fP"
SPI1 Interrupt 
.SS "#define SYSCFG_ITLINE25_SR_SPI1_Msk   (0x1UL << \fBSYSCFG_ITLINE25_SR_SPI1_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE25_SR_SPI1_Pos   (0U)"

.SS "#define SYSCFG_ITLINE26_SR_SPI2   \fBSYSCFG_ITLINE26_SR_SPI2_Msk\fP"
SPI2 Interrupt 
.SS "#define SYSCFG_ITLINE26_SR_SPI2_Msk   (0x1UL << \fBSYSCFG_ITLINE26_SR_SPI2_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE26_SR_SPI2_Pos   (0U)"

.SS "#define SYSCFG_ITLINE27_SR_USART1_GLB   \fBSYSCFG_ITLINE27_SR_USART1_GLB_Msk\fP"
USART1 GLB Interrupt -> exti[25] 
.SS "#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk   (0x1UL << \fBSYSCFG_ITLINE27_SR_USART1_GLB_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos   (0U)"

.SS "#define SYSCFG_ITLINE28_SR_USART2_GLB   \fBSYSCFG_ITLINE28_SR_USART2_GLB_Msk\fP"
USART2 GLB Interrupt -> exti[26] 
.SS "#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk   (0x1UL << \fBSYSCFG_ITLINE28_SR_USART2_GLB_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos   (0U)"

.SS "#define SYSCFG_ITLINE2_SR_RTC   \fBSYSCFG_ITLINE2_SR_RTC_Msk\fP"
RTC -> exti[19] interrupt \&.\&.\&.\&. 
.SS "#define SYSCFG_ITLINE2_SR_RTC_Msk   (0x1UL << \fBSYSCFG_ITLINE2_SR_RTC_Pos\fP)"
0x00000002 
.SS "#define SYSCFG_ITLINE2_SR_RTC_Pos   (1U)"

.SS "#define SYSCFG_ITLINE2_SR_TAMPER   \fBSYSCFG_ITLINE2_SR_TAMPER_Msk\fP"
TAMPER -> exti[21] interrupt 
.SS "#define SYSCFG_ITLINE2_SR_TAMPER_Msk   (0x1UL << \fBSYSCFG_ITLINE2_SR_TAMPER_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE2_SR_TAMPER_Pos   (0U)"

.SS "#define SYSCFG_ITLINE3_SR_FLASH_ECC   \fBSYSCFG_ITLINE3_SR_FLASH_ECC_Msk\fP"
Flash ITF ECC interrupt 
.SS "#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk   (0x1UL << \fBSYSCFG_ITLINE3_SR_FLASH_ECC_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos   (0U)"

.SS "#define SYSCFG_ITLINE3_SR_FLASH_ITF   \fBSYSCFG_ITLINE3_SR_FLASH_ITF_Msk\fP"
FLASH ITF interrupt 
.SS "#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk   (0x1UL << \fBSYSCFG_ITLINE3_SR_FLASH_ITF_Pos\fP)"
0x00000002 
.SS "#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos   (1U)"

.SS "#define SYSCFG_ITLINE4_SR_CLK_CTRL   \fBSYSCFG_ITLINE4_SR_CLK_CTRL_Msk\fP"
RCC interrupt 
.SS "#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk   (0x1UL << \fBSYSCFG_ITLINE4_SR_CLK_CTRL_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos   (0U)"

.SS "#define SYSCFG_ITLINE5_SR_EXTI0   \fBSYSCFG_ITLINE5_SR_EXTI0_Msk\fP"
External Interrupt 0 
.SS "#define SYSCFG_ITLINE5_SR_EXTI0_Msk   (0x1UL << \fBSYSCFG_ITLINE5_SR_EXTI0_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE5_SR_EXTI0_Pos   (0U)"

.SS "#define SYSCFG_ITLINE5_SR_EXTI1   \fBSYSCFG_ITLINE5_SR_EXTI1_Msk\fP"
External Interrupt 1 
.SS "#define SYSCFG_ITLINE5_SR_EXTI1_Msk   (0x1UL << \fBSYSCFG_ITLINE5_SR_EXTI1_Pos\fP)"
0x00000002 
.SS "#define SYSCFG_ITLINE5_SR_EXTI1_Pos   (1U)"

.SS "#define SYSCFG_ITLINE6_SR_EXTI2   \fBSYSCFG_ITLINE6_SR_EXTI2_Msk\fP"
External Interrupt 2 
.SS "#define SYSCFG_ITLINE6_SR_EXTI2_Msk   (0x1UL << \fBSYSCFG_ITLINE6_SR_EXTI2_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE6_SR_EXTI2_Pos   (0U)"

.SS "#define SYSCFG_ITLINE6_SR_EXTI3   \fBSYSCFG_ITLINE6_SR_EXTI3_Msk\fP"
External Interrupt 3 
.SS "#define SYSCFG_ITLINE6_SR_EXTI3_Msk   (0x1UL << \fBSYSCFG_ITLINE6_SR_EXTI3_Pos\fP)"
0x00000002 
.SS "#define SYSCFG_ITLINE6_SR_EXTI3_Pos   (1U)"

.SS "#define SYSCFG_ITLINE7_SR_EXTI10   \fBSYSCFG_ITLINE7_SR_EXTI10_Msk\fP"
External Interrupt 10 
.SS "#define SYSCFG_ITLINE7_SR_EXTI10_Msk   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI10_Pos\fP)"
0x00000040 
.SS "#define SYSCFG_ITLINE7_SR_EXTI10_Pos   (6U)"

.SS "#define SYSCFG_ITLINE7_SR_EXTI11   \fBSYSCFG_ITLINE7_SR_EXTI11_Msk\fP"
External Interrupt 11 
.SS "#define SYSCFG_ITLINE7_SR_EXTI11_Msk   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI11_Pos\fP)"
0x00000080 
.SS "#define SYSCFG_ITLINE7_SR_EXTI11_Pos   (7U)"

.SS "#define SYSCFG_ITLINE7_SR_EXTI12   \fBSYSCFG_ITLINE7_SR_EXTI12_Msk\fP"
External Interrupt 12 
.SS "#define SYSCFG_ITLINE7_SR_EXTI12_Msk   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI12_Pos\fP)"
0x00000100 
.SS "#define SYSCFG_ITLINE7_SR_EXTI12_Pos   (8U)"

.SS "#define SYSCFG_ITLINE7_SR_EXTI13   \fBSYSCFG_ITLINE7_SR_EXTI13_Msk\fP"
External Interrupt 13 
.SS "#define SYSCFG_ITLINE7_SR_EXTI13_Msk   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI13_Pos\fP)"
0x00000200 
.SS "#define SYSCFG_ITLINE7_SR_EXTI13_Pos   (9U)"

.SS "#define SYSCFG_ITLINE7_SR_EXTI14   \fBSYSCFG_ITLINE7_SR_EXTI14_Msk\fP"
External Interrupt 14 
.SS "#define SYSCFG_ITLINE7_SR_EXTI14_Msk   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI14_Pos\fP)"
0x00000400 
.SS "#define SYSCFG_ITLINE7_SR_EXTI14_Pos   (10U)"

.SS "#define SYSCFG_ITLINE7_SR_EXTI15   \fBSYSCFG_ITLINE7_SR_EXTI15_Msk\fP"
External Interrupt 15 
.SS "#define SYSCFG_ITLINE7_SR_EXTI15_Msk   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI15_Pos\fP)"
0x00000800 
.SS "#define SYSCFG_ITLINE7_SR_EXTI15_Pos   (11U)"

.SS "#define SYSCFG_ITLINE7_SR_EXTI4   \fBSYSCFG_ITLINE7_SR_EXTI4_Msk\fP"
External Interrupt 4 
.SS "#define SYSCFG_ITLINE7_SR_EXTI4_Msk   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI4_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE7_SR_EXTI4_Pos   (0U)"

.SS "#define SYSCFG_ITLINE7_SR_EXTI5   \fBSYSCFG_ITLINE7_SR_EXTI5_Msk\fP"
External Interrupt 5 
.SS "#define SYSCFG_ITLINE7_SR_EXTI5_Msk   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI5_Pos\fP)"
0x00000002 
.SS "#define SYSCFG_ITLINE7_SR_EXTI5_Pos   (1U)"

.SS "#define SYSCFG_ITLINE7_SR_EXTI6   \fBSYSCFG_ITLINE7_SR_EXTI6_Msk\fP"
External Interrupt 6 
.SS "#define SYSCFG_ITLINE7_SR_EXTI6_Msk   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI6_Pos\fP)"
0x00000004 
.SS "#define SYSCFG_ITLINE7_SR_EXTI6_Pos   (2U)"

.SS "#define SYSCFG_ITLINE7_SR_EXTI7   \fBSYSCFG_ITLINE7_SR_EXTI7_Msk\fP"
External Interrupt 7 
.SS "#define SYSCFG_ITLINE7_SR_EXTI7_Msk   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI7_Pos\fP)"
0x00000008 
.SS "#define SYSCFG_ITLINE7_SR_EXTI7_Pos   (3U)"

.SS "#define SYSCFG_ITLINE7_SR_EXTI8   \fBSYSCFG_ITLINE7_SR_EXTI8_Msk\fP"
External Interrupt 8 
.SS "#define SYSCFG_ITLINE7_SR_EXTI8_Msk   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI8_Pos\fP)"
0x00000010 
.SS "#define SYSCFG_ITLINE7_SR_EXTI8_Pos   (4U)"

.SS "#define SYSCFG_ITLINE7_SR_EXTI9   \fBSYSCFG_ITLINE7_SR_EXTI9_Msk\fP"
External Interrupt 9 
.SS "#define SYSCFG_ITLINE7_SR_EXTI9_Msk   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI9_Pos\fP)"
0x00000020 
.SS "#define SYSCFG_ITLINE7_SR_EXTI9_Pos   (5U)"

.SS "#define SYSCFG_ITLINE9_SR_DMA1_CH1   \fBSYSCFG_ITLINE9_SR_DMA1_CH1_Msk\fP"
DMA1 Channel 1 Interrupt 
.SS "#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk   (0x1UL << \fBSYSCFG_ITLINE9_SR_DMA1_CH1_Pos\fP)"
0x00000001 
.SS "#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos   (0U)"

.SS "#define TAMP_BKP0R   \fBTAMP_BKP0R_Msk\fP"

.SS "#define TAMP_BKP0R_Msk   (0xFFFFFFFFUL << \fBTAMP_BKP0R_Pos\fP)"
0xFFFFFFFF 
.SS "#define TAMP_BKP0R_Pos   (0U)"

.SS "#define TAMP_BKP1R   \fBTAMP_BKP1R_Msk\fP"

.SS "#define TAMP_BKP1R_Msk   (0xFFFFFFFFUL << \fBTAMP_BKP1R_Pos\fP)"
0xFFFFFFFF 
.SS "#define TAMP_BKP1R_Pos   (0U)"

.SS "#define TAMP_BKP2R   \fBTAMP_BKP2R_Msk\fP"

.SS "#define TAMP_BKP2R_Msk   (0xFFFFFFFFUL << \fBTAMP_BKP2R_Pos\fP)"
0xFFFFFFFF 
.SS "#define TAMP_BKP2R_Pos   (0U)"

.SS "#define TAMP_BKP3R   \fBTAMP_BKP3R_Msk\fP"

.SS "#define TAMP_BKP3R_Msk   (0xFFFFFFFFUL << \fBTAMP_BKP3R_Pos\fP)"
0xFFFFFFFF 
.SS "#define TAMP_BKP3R_Pos   (0U)"

.SS "#define TAMP_BKP4R   \fBTAMP_BKP4R_Msk\fP"

.SS "#define TAMP_BKP4R_Msk   (0xFFFFFFFFUL << \fBTAMP_BKP4R_Pos\fP)"
0xFFFFFFFF 
.SS "#define TAMP_BKP4R_Pos   (0U)"

.SS "#define TAMP_CR1_ITAMP3E   \fBTAMP_CR1_ITAMP3E_Msk\fP"

.SS "#define TAMP_CR1_ITAMP3E_Msk   (0x1UL << \fBTAMP_CR1_ITAMP3E_Pos\fP)"
0x00040000 
.SS "#define TAMP_CR1_ITAMP3E_Pos   (18U)"

.SS "#define TAMP_CR1_ITAMP4E   \fBTAMP_CR1_ITAMP4E_Msk\fP"

.SS "#define TAMP_CR1_ITAMP4E_Msk   (0x1UL << \fBTAMP_CR1_ITAMP4E_Pos\fP)"
0x00080000 
.SS "#define TAMP_CR1_ITAMP4E_Pos   (19U)"

.SS "#define TAMP_CR1_ITAMP5E   \fBTAMP_CR1_ITAMP5E_Msk\fP"

.SS "#define TAMP_CR1_ITAMP5E_Msk   (0x1UL << \fBTAMP_CR1_ITAMP5E_Pos\fP)"
0x00100000 
.SS "#define TAMP_CR1_ITAMP5E_Pos   (20U)"

.SS "#define TAMP_CR1_ITAMP6E   \fBTAMP_CR1_ITAMP6E_Msk\fP"

.SS "#define TAMP_CR1_ITAMP6E_Msk   (0x1UL << \fBTAMP_CR1_ITAMP6E_Pos\fP)"
0x00200000 
.SS "#define TAMP_CR1_ITAMP6E_Pos   (21U)"

.SS "#define TAMP_CR1_TAMP1E   \fBTAMP_CR1_TAMP1E_Msk\fP"

.SS "#define TAMP_CR1_TAMP1E_Msk   (0x1UL << \fBTAMP_CR1_TAMP1E_Pos\fP)"
0x00000001 
.SS "#define TAMP_CR1_TAMP1E_Pos   (0U)"

.SS "#define TAMP_CR1_TAMP2E   \fBTAMP_CR1_TAMP2E_Msk\fP"

.SS "#define TAMP_CR1_TAMP2E_Msk   (0x1UL << \fBTAMP_CR1_TAMP2E_Pos\fP)"
0x00000002 
.SS "#define TAMP_CR1_TAMP2E_Pos   (1U)"

.SS "#define TAMP_CR2_TAMP1MSK   \fBTAMP_CR2_TAMP1MSK_Msk\fP"

.SS "#define TAMP_CR2_TAMP1MSK_Msk   (0x1UL << \fBTAMP_CR2_TAMP1MSK_Pos\fP)"
0x00010000 
.SS "#define TAMP_CR2_TAMP1MSK_Pos   (16U)"

.SS "#define TAMP_CR2_TAMP1NOERASE   \fBTAMP_CR2_TAMP1NOERASE_Msk\fP"

.SS "#define TAMP_CR2_TAMP1NOERASE_Msk   (0x1UL << \fBTAMP_CR2_TAMP1NOERASE_Pos\fP)"
0x00000001 
.SS "#define TAMP_CR2_TAMP1NOERASE_Pos   (0U)"

.SS "#define TAMP_CR2_TAMP1TRG   \fBTAMP_CR2_TAMP1TRG_Msk\fP"

.SS "#define TAMP_CR2_TAMP1TRG_Msk   (0x1UL << \fBTAMP_CR2_TAMP1TRG_Pos\fP)"
0x01000000 
.SS "#define TAMP_CR2_TAMP1TRG_Pos   (24U)"

.SS "#define TAMP_CR2_TAMP2MSK   \fBTAMP_CR2_TAMP2MSK_Msk\fP"

.SS "#define TAMP_CR2_TAMP2MSK_Msk   (0x1UL << \fBTAMP_CR2_TAMP2MSK_Pos\fP)"
0x00020000 
.SS "#define TAMP_CR2_TAMP2MSK_Pos   (17U)"

.SS "#define TAMP_CR2_TAMP2NOERASE   \fBTAMP_CR2_TAMP2NOERASE_Msk\fP"

.SS "#define TAMP_CR2_TAMP2NOERASE_Msk   (0x1UL << \fBTAMP_CR2_TAMP2NOERASE_Pos\fP)"
0x00000002 
.SS "#define TAMP_CR2_TAMP2NOERASE_Pos   (1U)"

.SS "#define TAMP_CR2_TAMP2TRG   \fBTAMP_CR2_TAMP2TRG_Msk\fP"

.SS "#define TAMP_CR2_TAMP2TRG_Msk   (0x1UL << \fBTAMP_CR2_TAMP2TRG_Pos\fP)"
0x02000000 
.SS "#define TAMP_CR2_TAMP2TRG_Pos   (25U)"

.SS "#define TAMP_FLTCR_TAMPFLT   \fBTAMP_FLTCR_TAMPFLT_Msk\fP"

.SS "#define TAMP_FLTCR_TAMPFLT_0   0x00000008U"

.SS "#define TAMP_FLTCR_TAMPFLT_1   0x00000010U"

.SS "#define TAMP_FLTCR_TAMPFLT_Msk   (0x3UL << \fBTAMP_FLTCR_TAMPFLT_Pos\fP)"
0x00000018 
.SS "#define TAMP_FLTCR_TAMPFLT_Pos   (3U)"

.SS "#define TAMP_FLTCR_TAMPFREQ   \fBTAMP_FLTCR_TAMPFREQ_Msk\fP"

.SS "#define TAMP_FLTCR_TAMPFREQ_0   0x00000001U"

.SS "#define TAMP_FLTCR_TAMPFREQ_1   0x00000002U"

.SS "#define TAMP_FLTCR_TAMPFREQ_2   0x00000004U"

.SS "#define TAMP_FLTCR_TAMPFREQ_Msk   (0x7UL << \fBTAMP_FLTCR_TAMPFREQ_Pos\fP)"
0x00000007 
.SS "#define TAMP_FLTCR_TAMPFREQ_Pos   (0U)"

.SS "#define TAMP_FLTCR_TAMPPRCH   \fBTAMP_FLTCR_TAMPPRCH_Msk\fP"

.SS "#define TAMP_FLTCR_TAMPPRCH_0   0x00000020U"

.SS "#define TAMP_FLTCR_TAMPPRCH_1   0x00000040U"

.SS "#define TAMP_FLTCR_TAMPPRCH_Msk   (0x3UL << \fBTAMP_FLTCR_TAMPPRCH_Pos\fP)"
0x00000060 
.SS "#define TAMP_FLTCR_TAMPPRCH_Pos   (5U)"

.SS "#define TAMP_FLTCR_TAMPPUDIS   \fBTAMP_FLTCR_TAMPPUDIS_Msk\fP"

.SS "#define TAMP_FLTCR_TAMPPUDIS_Msk   (0x1UL << \fBTAMP_FLTCR_TAMPPUDIS_Pos\fP)"
0x00000080 
.SS "#define TAMP_FLTCR_TAMPPUDIS_Pos   (7U)"

.SS "#define TAMP_IER_ITAMP3IE   \fBTAMP_IER_ITAMP3IE_Msk\fP"

.SS "#define TAMP_IER_ITAMP3IE_Msk   (0x1UL << \fBTAMP_IER_ITAMP3IE_Pos\fP)"
0x00040000 
.SS "#define TAMP_IER_ITAMP3IE_Pos   (18U)"

.SS "#define TAMP_IER_ITAMP4IE   \fBTAMP_IER_ITAMP4IE_Msk\fP"

.SS "#define TAMP_IER_ITAMP4IE_Msk   (0x1UL << \fBTAMP_IER_ITAMP4IE_Pos\fP)"
0x00080000 
.SS "#define TAMP_IER_ITAMP4IE_Pos   (19U)"

.SS "#define TAMP_IER_ITAMP5IE   \fBTAMP_IER_ITAMP5IE_Msk\fP"

.SS "#define TAMP_IER_ITAMP5IE_Msk   (0x1UL << \fBTAMP_IER_ITAMP5IE_Pos\fP)"
0x00100000 
.SS "#define TAMP_IER_ITAMP5IE_Pos   (20U)"

.SS "#define TAMP_IER_ITAMP6IE   \fBTAMP_IER_ITAMP6IE_Msk\fP"

.SS "#define TAMP_IER_ITAMP6IE_Msk   (0x1UL << \fBTAMP_IER_ITAMP6IE_Pos\fP)"
0x00200000 
.SS "#define TAMP_IER_ITAMP6IE_Pos   (21U)"

.SS "#define TAMP_IER_TAMP1IE   \fBTAMP_IER_TAMP1IE_Msk\fP"

.SS "#define TAMP_IER_TAMP1IE_Msk   (0x1UL << \fBTAMP_IER_TAMP1IE_Pos\fP)"
0x00000001 
.SS "#define TAMP_IER_TAMP1IE_Pos   (0U)"

.SS "#define TAMP_IER_TAMP2IE   \fBTAMP_IER_TAMP2IE_Msk\fP"

.SS "#define TAMP_IER_TAMP2IE_Msk   (0x1UL << \fBTAMP_IER_TAMP2IE_Pos\fP)"
0x00000002 
.SS "#define TAMP_IER_TAMP2IE_Pos   (1U)"

.SS "#define TAMP_MISR_ITAMP3MF   \fBTAMP_MISR_ITAMP3MF_Msk\fP"

.SS "#define TAMP_MISR_ITAMP3MF_Msk   (0x1UL << \fBTAMP_MISR_ITAMP3MF_Pos\fP)"
0x00040000 
.SS "#define TAMP_MISR_ITAMP3MF_Pos   (18U)"

.SS "#define TAMP_MISR_ITAMP4MF   \fBTAMP_MISR_ITAMP4MF_Msk\fP"

.SS "#define TAMP_MISR_ITAMP4MF_Msk   (0x1UL << \fBTAMP_MISR_ITAMP4MF_Pos\fP)"
0x00080000 
.SS "#define TAMP_MISR_ITAMP4MF_Pos   (19U)"

.SS "#define TAMP_MISR_ITAMP5MF   \fBTAMP_MISR_ITAMP5MF_Msk\fP"

.SS "#define TAMP_MISR_ITAMP5MF_Msk   (0x1UL << \fBTAMP_MISR_ITAMP5MF_Pos\fP)"
0x00100000 
.SS "#define TAMP_MISR_ITAMP5MF_Pos   (20U)"

.SS "#define TAMP_MISR_ITAMP6MF   \fBTAMP_MISR_ITAMP6MF_Msk\fP"

.SS "#define TAMP_MISR_ITAMP6MF_Msk   (0x1UL << \fBTAMP_MISR_ITAMP6MF_Pos\fP)"
0x00200000 
.SS "#define TAMP_MISR_ITAMP6MF_Pos   (21U)"

.SS "#define TAMP_MISR_TAMP1MF   \fBTAMP_MISR_TAMP1MF_Msk\fP"

.SS "#define TAMP_MISR_TAMP1MF_Msk   (0x1UL << \fBTAMP_MISR_TAMP1MF_Pos\fP)"
0x00000001 
.SS "#define TAMP_MISR_TAMP1MF_Pos   (0U)"

.SS "#define TAMP_MISR_TAMP2MF   \fBTAMP_MISR_TAMP2MF_Msk\fP"

.SS "#define TAMP_MISR_TAMP2MF_Msk   (0x1UL << \fBTAMP_MISR_TAMP2MF_Pos\fP)"
0x00000002 
.SS "#define TAMP_MISR_TAMP2MF_Pos   (1U)"

.SS "#define TAMP_SCR_CITAMP3F   \fBTAMP_SCR_CITAMP3F_Msk\fP"

.SS "#define TAMP_SCR_CITAMP3F_Msk   (0x1UL << \fBTAMP_SCR_CITAMP3F_Pos\fP)"
0x00040000 
.SS "#define TAMP_SCR_CITAMP3F_Pos   (18U)"

.SS "#define TAMP_SCR_CITAMP4F   \fBTAMP_SCR_CITAMP4F_Msk\fP"

.SS "#define TAMP_SCR_CITAMP4F_Msk   (0x1UL << \fBTAMP_SCR_CITAMP4F_Pos\fP)"
0x00080000 
.SS "#define TAMP_SCR_CITAMP4F_Pos   (19U)"

.SS "#define TAMP_SCR_CITAMP5F   \fBTAMP_SCR_CITAMP5F_Msk\fP"

.SS "#define TAMP_SCR_CITAMP5F_Msk   (0x1UL << \fBTAMP_SCR_CITAMP5F_Pos\fP)"
0x00100000 
.SS "#define TAMP_SCR_CITAMP5F_Pos   (20U)"

.SS "#define TAMP_SCR_CITAMP6F   \fBTAMP_SCR_CITAMP6F_Msk\fP"

.SS "#define TAMP_SCR_CITAMP6F_Msk   (0x1UL << \fBTAMP_SCR_CITAMP6F_Pos\fP)"
0x00200000 
.SS "#define TAMP_SCR_CITAMP6F_Pos   (21U)"

.SS "#define TAMP_SCR_CTAMP1F   \fBTAMP_SCR_CTAMP1F_Msk\fP"

.SS "#define TAMP_SCR_CTAMP1F_Msk   (0x1UL << \fBTAMP_SCR_CTAMP1F_Pos\fP)"
0x00000001 
.SS "#define TAMP_SCR_CTAMP1F_Pos   (0U)"

.SS "#define TAMP_SCR_CTAMP2F   \fBTAMP_SCR_CTAMP2F_Msk\fP"

.SS "#define TAMP_SCR_CTAMP2F_Msk   (0x1UL << \fBTAMP_SCR_CTAMP2F_Pos\fP)"
0x00000002 
.SS "#define TAMP_SCR_CTAMP2F_Pos   (1U)"

.SS "#define TAMP_SR_ITAMP3F   \fBTAMP_SR_ITAMP3F_Msk\fP"

.SS "#define TAMP_SR_ITAMP3F_Msk   (0x1UL << \fBTAMP_SR_ITAMP3F_Pos\fP)"
0x00040000 
.SS "#define TAMP_SR_ITAMP3F_Pos   (18U)"

.SS "#define TAMP_SR_ITAMP4F   \fBTAMP_SR_ITAMP4F_Msk\fP"

.SS "#define TAMP_SR_ITAMP4F_Msk   (0x1UL << \fBTAMP_SR_ITAMP4F_Pos\fP)"
0x00080000 
.SS "#define TAMP_SR_ITAMP4F_Pos   (19U)"

.SS "#define TAMP_SR_ITAMP5F   \fBTAMP_SR_ITAMP5F_Msk\fP"

.SS "#define TAMP_SR_ITAMP5F_Msk   (0x1UL << \fBTAMP_SR_ITAMP5F_Pos\fP)"
0x00100000 
.SS "#define TAMP_SR_ITAMP5F_Pos   (20U)"

.SS "#define TAMP_SR_ITAMP6F   \fBTAMP_SR_ITAMP6F_Msk\fP"

.SS "#define TAMP_SR_ITAMP6F_Msk   (0x1UL << \fBTAMP_SR_ITAMP6F_Pos\fP)"
0x00200000 
.SS "#define TAMP_SR_ITAMP6F_Pos   (21U)"

.SS "#define TAMP_SR_TAMP1F   \fBTAMP_SR_TAMP1F_Msk\fP"

.SS "#define TAMP_SR_TAMP1F_Msk   (0x1UL << \fBTAMP_SR_TAMP1F_Pos\fP)"
0x00000001 
.SS "#define TAMP_SR_TAMP1F_Pos   (0U)"

.SS "#define TAMP_SR_TAMP2F   \fBTAMP_SR_TAMP2F_Msk\fP"

.SS "#define TAMP_SR_TAMP2F_Msk   (0x1UL << \fBTAMP_SR_TAMP2F_Pos\fP)"
0x00000002 
.SS "#define TAMP_SR_TAMP2F_Pos   (1U)"

.SS "#define TIM14_AF1_ETRSEL   \fBTIM14_AF1_ETRSEL_Msk\fP"
ETRSEL[3:0] bits (TIM14 ETR source selection) 
.SS "#define TIM14_AF1_ETRSEL_0   (0x1UL << \fBTIM14_AF1_ETRSEL_Pos\fP)"
0x00004000 
.SS "#define TIM14_AF1_ETRSEL_1   (0x2UL << \fBTIM14_AF1_ETRSEL_Pos\fP)"
0x00008000 
.SS "#define TIM14_AF1_ETRSEL_2   (0x4UL << \fBTIM14_AF1_ETRSEL_Pos\fP)"
0x00010000 
.SS "#define TIM14_AF1_ETRSEL_3   (0x8UL << \fBTIM14_AF1_ETRSEL_Pos\fP)"
0x00020000 
.SS "#define TIM14_AF1_ETRSEL_Msk   (0xFUL << \fBTIM14_AF1_ETRSEL_Pos\fP)"
0x0003C000 
.SS "#define TIM14_AF1_ETRSEL_Pos   (14U)"

.SS "#define TIM16_AF1_BKCMP1E   \fBTIM16_AF1_BKCMP1E_Msk\fP"
BRK COMP1 enable 
.SS "#define TIM16_AF1_BKCMP1E_Msk   (0x1UL << \fBTIM16_AF1_BKCMP1E_Pos\fP)"
0x00000002 
.SS "#define TIM16_AF1_BKCMP1E_Pos   (1U)"

.SS "#define TIM16_AF1_BKCMP1P   \fBTIM16_AF1_BKCMP1P_Msk\fP"
BRK COMP1 input polarity 
.SS "#define TIM16_AF1_BKCMP1P_Msk   (0x1UL << \fBTIM16_AF1_BKCMP1P_Pos\fP)"
0x00000400 
.SS "#define TIM16_AF1_BKCMP1P_Pos   (10U)"

.SS "#define TIM16_AF1_BKCMP2E   \fBTIM16_AF1_BKCMP2E_Msk\fP"
BRK COMP2 enable 
.SS "#define TIM16_AF1_BKCMP2E_Msk   (0x1UL << \fBTIM16_AF1_BKCMP2E_Pos\fP)"
0x00000004 
.SS "#define TIM16_AF1_BKCMP2E_Pos   (2U)"

.SS "#define TIM16_AF1_BKCMP2P   \fBTIM16_AF1_BKCMP2P_Msk\fP"
BRK COMP2 input polarity 
.SS "#define TIM16_AF1_BKCMP2P_Msk   (0x1UL << \fBTIM16_AF1_BKCMP2P_Pos\fP)"
0x00000800 
.SS "#define TIM16_AF1_BKCMP2P_Pos   (11U)"

.SS "#define TIM16_AF1_BKINE   \fBTIM16_AF1_BKINE_Msk\fP"
BRK BKIN input enable 
.SS "#define TIM16_AF1_BKINE_Msk   (0x1UL << \fBTIM16_AF1_BKINE_Pos\fP)"
0x00000001 
.SS "#define TIM16_AF1_BKINE_Pos   (0U)"

.SS "#define TIM16_AF1_BKINP   \fBTIM16_AF1_BKINP_Msk\fP"
BRK BKIN input polarity 
.SS "#define TIM16_AF1_BKINP_Msk   (0x1UL << \fBTIM16_AF1_BKINP_Pos\fP)"
0x00000200 
.SS "#define TIM16_AF1_BKINP_Pos   (9U)"

.SS "#define TIM17_AF1_BKCMP1E   \fBTIM17_AF1_BKCMP1E_Msk\fP"
BRK COMP1 enable 
.SS "#define TIM17_AF1_BKCMP1E_Msk   (0x1UL << \fBTIM17_AF1_BKCMP1E_Pos\fP)"
0x00000002 
.SS "#define TIM17_AF1_BKCMP1E_Pos   (1U)"

.SS "#define TIM17_AF1_BKCMP1P   \fBTIM17_AF1_BKCMP1P_Msk\fP"
BRK COMP1 input polarity 
.SS "#define TIM17_AF1_BKCMP1P_Msk   (0x1UL << \fBTIM17_AF1_BKCMP1P_Pos\fP)"
0x00000400 
.SS "#define TIM17_AF1_BKCMP1P_Pos   (10U)"

.SS "#define TIM17_AF1_BKCMP2E   \fBTIM17_AF1_BKCMP2E_Msk\fP"
BRK COMP2 enable 
.SS "#define TIM17_AF1_BKCMP2E_Msk   (0x1UL << \fBTIM17_AF1_BKCMP2E_Pos\fP)"
0x00000004 
.SS "#define TIM17_AF1_BKCMP2E_Pos   (2U)"

.SS "#define TIM17_AF1_BKCMP2P   \fBTIM17_AF1_BKCMP2P_Msk\fP"
BRK COMP2 input polarity 
.SS "#define TIM17_AF1_BKCMP2P_Msk   (0x1UL << \fBTIM17_AF1_BKCMP2P_Pos\fP)"
0x00000800 
.SS "#define TIM17_AF1_BKCMP2P_Pos   (11U)"

.SS "#define TIM17_AF1_BKINE   \fBTIM17_AF1_BKINE_Msk\fP"
BRK BKIN input enable 
.SS "#define TIM17_AF1_BKINE_Msk   (0x1UL << \fBTIM17_AF1_BKINE_Pos\fP)"
0x00000001 
.SS "#define TIM17_AF1_BKINE_Pos   (0U)"

.SS "#define TIM17_AF1_BKINP   \fBTIM17_AF1_BKINP_Msk\fP"
BRK BKIN input polarity 
.SS "#define TIM17_AF1_BKINP_Msk   (0x1UL << \fBTIM17_AF1_BKINP_Pos\fP)"
0x00000200 
.SS "#define TIM17_AF1_BKINP_Pos   (9U)"

.SS "#define TIM1_AF1_BKCMP1E   \fBTIM1_AF1_BKCMP1E_Msk\fP"
BRK COMP1 enable 
.SS "#define TIM1_AF1_BKCMP1E_Msk   (0x1UL << \fBTIM1_AF1_BKCMP1E_Pos\fP)"
0x00000002 
.SS "#define TIM1_AF1_BKCMP1E_Pos   (1U)"

.SS "#define TIM1_AF1_BKCMP1P   \fBTIM1_AF1_BKCMP1P_Msk\fP"
BRK COMP1 input polarity 
.SS "#define TIM1_AF1_BKCMP1P_Msk   (0x1UL << \fBTIM1_AF1_BKCMP1P_Pos\fP)"
0x00000400 
.SS "#define TIM1_AF1_BKCMP1P_Pos   (10U)"

.SS "#define TIM1_AF1_BKCMP2E   \fBTIM1_AF1_BKCMP2E_Msk\fP"
BRK COMP2 enable 
.SS "#define TIM1_AF1_BKCMP2E_Msk   (0x1UL << \fBTIM1_AF1_BKCMP2E_Pos\fP)"
0x00000004 
.SS "#define TIM1_AF1_BKCMP2E_Pos   (2U)"

.SS "#define TIM1_AF1_BKCMP2P   \fBTIM1_AF1_BKCMP2P_Msk\fP"
BRK COMP2 input polarity 
.SS "#define TIM1_AF1_BKCMP2P_Msk   (0x1UL << \fBTIM1_AF1_BKCMP2P_Pos\fP)"
0x00000800 
.SS "#define TIM1_AF1_BKCMP2P_Pos   (11U)"

.SS "#define TIM1_AF1_BKINE   \fBTIM1_AF1_BKINE_Msk\fP"
BRK BKIN input enable 
.SS "#define TIM1_AF1_BKINE_Msk   (0x1UL << \fBTIM1_AF1_BKINE_Pos\fP)"
0x00000001 
.SS "#define TIM1_AF1_BKINE_Pos   (0U)"

.SS "#define TIM1_AF1_BKINP   \fBTIM1_AF1_BKINP_Msk\fP"
BRK BKIN input polarity 
.SS "#define TIM1_AF1_BKINP_Msk   (0x1UL << \fBTIM1_AF1_BKINP_Pos\fP)"
0x00000200 
.SS "#define TIM1_AF1_BKINP_Pos   (9U)"

.SS "#define TIM1_AF1_ETRSEL   \fBTIM1_AF1_ETRSEL_Msk\fP"
ETRSEL[3:0] bits (TIM1 ETR source selection) 
.SS "#define TIM1_AF1_ETRSEL_0   (0x1UL << \fBTIM1_AF1_ETRSEL_Pos\fP)"
0x00004000 
.SS "#define TIM1_AF1_ETRSEL_1   (0x2UL << \fBTIM1_AF1_ETRSEL_Pos\fP)"
0x00008000 
.SS "#define TIM1_AF1_ETRSEL_2   (0x4UL << \fBTIM1_AF1_ETRSEL_Pos\fP)"
0x00010000 
.SS "#define TIM1_AF1_ETRSEL_3   (0x8UL << \fBTIM1_AF1_ETRSEL_Pos\fP)"
0x00020000 
.SS "#define TIM1_AF1_ETRSEL_Msk   (0xFUL << \fBTIM1_AF1_ETRSEL_Pos\fP)"
0x0003C000 
.SS "#define TIM1_AF1_ETRSEL_Pos   (14U)"

.SS "#define TIM1_AF2_BK2CMP1E   \fBTIM1_AF2_BK2CMP1E_Msk\fP"
BRK2 COMP1 enable 
.SS "#define TIM1_AF2_BK2CMP1E_Msk   (0x1UL << \fBTIM1_AF2_BK2CMP1E_Pos\fP)"
0x00000002 
.SS "#define TIM1_AF2_BK2CMP1E_Pos   (1U)"

.SS "#define TIM1_AF2_BK2CMP1P   \fBTIM1_AF2_BK2CMP1P_Msk\fP"
BRK2 COMP1 input polarity 
.SS "#define TIM1_AF2_BK2CMP1P_Msk   (0x1UL << \fBTIM1_AF2_BK2CMP1P_Pos\fP)"
0x00000400 
.SS "#define TIM1_AF2_BK2CMP1P_Pos   (10U)"

.SS "#define TIM1_AF2_BK2CMP2E   \fBTIM1_AF2_BK2CMP2E_Msk\fP"
BRK2 COMP2 enable 
.SS "#define TIM1_AF2_BK2CMP2E_Msk   (0x1UL << \fBTIM1_AF2_BK2CMP2E_Pos\fP)"
0x00000004 
.SS "#define TIM1_AF2_BK2CMP2E_Pos   (2U)"

.SS "#define TIM1_AF2_BK2CMP2P   \fBTIM1_AF2_BK2CMP2P_Msk\fP"
BRK2 COMP2 input polarity 
.SS "#define TIM1_AF2_BK2CMP2P_Msk   (0x1UL << \fBTIM1_AF2_BK2CMP2P_Pos\fP)"
0x00000800 
.SS "#define TIM1_AF2_BK2CMP2P_Pos   (11U)"

.SS "#define TIM1_AF2_BK2INE   \fBTIM1_AF2_BK2INE_Msk\fP"
BRK2 BKIN2 input enable 
.SS "#define TIM1_AF2_BK2INE_Msk   (0x1UL << \fBTIM1_AF2_BK2INE_Pos\fP)"
0x00000001 
.SS "#define TIM1_AF2_BK2INE_Pos   (0U)"

.SS "#define TIM1_AF2_BK2INP   \fBTIM1_AF2_BK2INP_Msk\fP"
BRK2 BKIN2 input polarity 
.SS "#define TIM1_AF2_BK2INP_Msk   (0x1UL << \fBTIM1_AF2_BK2INP_Pos\fP)"
0x00000200 
.SS "#define TIM1_AF2_BK2INP_Pos   (9U)"

.SS "#define TIM1_OR1_OCREF_CLR   \fBTIM1_OR1_OCREF_CLR_Msk\fP"
OCREF clear input selection 
.SS "#define TIM1_OR1_OCREF_CLR_Msk   (0x1UL << \fBTIM1_OR1_OCREF_CLR_Pos\fP)"
0x00000001 
.SS "#define TIM1_OR1_OCREF_CLR_Pos   (0U)"

.SS "#define TIM3_AF1_ETRSEL   \fBTIM3_AF1_ETRSEL_Msk\fP"
ETRSEL[3:0] bits (TIM3 ETR source selection) 
.SS "#define TIM3_AF1_ETRSEL_0   (0x1UL << \fBTIM3_AF1_ETRSEL_Pos\fP)"
0x00004000 
.SS "#define TIM3_AF1_ETRSEL_1   (0x2UL << \fBTIM3_AF1_ETRSEL_Pos\fP)"
0x00008000 
.SS "#define TIM3_AF1_ETRSEL_2   (0x4UL << \fBTIM3_AF1_ETRSEL_Pos\fP)"
0x00010000 
.SS "#define TIM3_AF1_ETRSEL_3   (0x8UL << \fBTIM3_AF1_ETRSEL_Pos\fP)"
0x00020000 
.SS "#define TIM3_AF1_ETRSEL_Msk   (0xFUL << \fBTIM3_AF1_ETRSEL_Pos\fP)"
0x0003C000 
.SS "#define TIM3_AF1_ETRSEL_Pos   (14U)"

.SS "#define TIM3_OR1_OCREF_CLR   \fBTIM3_OR1_OCREF_CLR_Msk\fP"
OCREF clear input selection 
.SS "#define TIM3_OR1_OCREF_CLR_Msk   (0x1UL << \fBTIM3_OR1_OCREF_CLR_Pos\fP)"
0x00000001 
.SS "#define TIM3_OR1_OCREF_CLR_Pos   (0U)"

.SS "#define TIM_ARR_ARR   \fBTIM_ARR_ARR_Msk\fP"
Actual auto-reload Value 
.SS "#define TIM_ARR_ARR_Msk   (0xFFFFFFFFUL << \fBTIM_ARR_ARR_Pos\fP)"
0xFFFFFFFF 
.SS "#define TIM_ARR_ARR_Pos   (0U)"

.SS "#define TIM_BDTR_AOE   \fBTIM_BDTR_AOE_Msk\fP"
Automatic Output enable 
.SS "#define TIM_BDTR_AOE_Msk   (0x1UL << \fBTIM_BDTR_AOE_Pos\fP)"
0x00004000 
.SS "#define TIM_BDTR_AOE_Pos   (14U)"

.SS "#define TIM_BDTR_BK2BID   \fBTIM_BDTR_BK2BID_Msk\fP"
Break2 BIDirectional 
.SS "#define TIM_BDTR_BK2BID_Msk   (0x1UL << \fBTIM_BDTR_BK2BID_Pos\fP)"
0x20000000 
.SS "#define TIM_BDTR_BK2BID_Pos   (29U)"

.SS "#define TIM_BDTR_BK2DSRM   \fBTIM_BDTR_BK2DSRM_Msk\fP"
Break2 disarming/re-arming 
.SS "#define TIM_BDTR_BK2DSRM_Msk   (0x1UL << \fBTIM_BDTR_BK2DSRM_Pos\fP)"
0x08000000 
.SS "#define TIM_BDTR_BK2DSRM_Pos   (27U)"

.SS "#define TIM_BDTR_BK2E   \fBTIM_BDTR_BK2E_Msk\fP"
Break enable for Break 2 
.SS "#define TIM_BDTR_BK2E_Msk   (0x1UL << \fBTIM_BDTR_BK2E_Pos\fP)"
0x01000000 
.SS "#define TIM_BDTR_BK2E_Pos   (24U)"

.SS "#define TIM_BDTR_BK2F   \fBTIM_BDTR_BK2F_Msk\fP"
Break Filter for Break 2 
.SS "#define TIM_BDTR_BK2F_Msk   (0xFUL << \fBTIM_BDTR_BK2F_Pos\fP)"
0x00F00000 
.SS "#define TIM_BDTR_BK2F_Pos   (20U)"

.SS "#define TIM_BDTR_BK2P   \fBTIM_BDTR_BK2P_Msk\fP"
Break Polarity for Break 2 
.SS "#define TIM_BDTR_BK2P_Msk   (0x1UL << \fBTIM_BDTR_BK2P_Pos\fP)"
0x02000000 
.SS "#define TIM_BDTR_BK2P_Pos   (25U)"

.SS "#define TIM_BDTR_BKBID   \fBTIM_BDTR_BKBID_Msk\fP"
Break BIDirectional 
.SS "#define TIM_BDTR_BKBID_Msk   (0x1UL << \fBTIM_BDTR_BKBID_Pos\fP)"
0x10000000 
.SS "#define TIM_BDTR_BKBID_Pos   (28U)"

.SS "#define TIM_BDTR_BKDSRM   \fBTIM_BDTR_BKDSRM_Msk\fP"
Break disarming/re-arming 
.SS "#define TIM_BDTR_BKDSRM_Msk   (0x1UL << \fBTIM_BDTR_BKDSRM_Pos\fP)"
0x04000000 
.SS "#define TIM_BDTR_BKDSRM_Pos   (26U)"

.SS "#define TIM_BDTR_BKE   \fBTIM_BDTR_BKE_Msk\fP"
Break enable for Break 1 
.SS "#define TIM_BDTR_BKE_Msk   (0x1UL << \fBTIM_BDTR_BKE_Pos\fP)"
0x00001000 
.SS "#define TIM_BDTR_BKE_Pos   (12U)"

.SS "#define TIM_BDTR_BKF   \fBTIM_BDTR_BKF_Msk\fP"
Break Filter for Break 1 
.SS "#define TIM_BDTR_BKF_Msk   (0xFUL << \fBTIM_BDTR_BKF_Pos\fP)"
0x000F0000 
.SS "#define TIM_BDTR_BKF_Pos   (16U)"

.SS "#define TIM_BDTR_BKP   \fBTIM_BDTR_BKP_Msk\fP"
Break Polarity for Break 1 
.SS "#define TIM_BDTR_BKP_Msk   (0x1UL << \fBTIM_BDTR_BKP_Pos\fP)"
0x00002000 
.SS "#define TIM_BDTR_BKP_Pos   (13U)"

.SS "#define TIM_BDTR_DTG   \fBTIM_BDTR_DTG_Msk\fP"
DTG[0:7] bits (Dead-Time Generator set-up) 
.SS "#define TIM_BDTR_DTG_0   (0x01UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000001 
.SS "#define TIM_BDTR_DTG_1   (0x02UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000002 
.SS "#define TIM_BDTR_DTG_2   (0x04UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000004 
.SS "#define TIM_BDTR_DTG_3   (0x08UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000008 
.SS "#define TIM_BDTR_DTG_4   (0x10UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000010 
.SS "#define TIM_BDTR_DTG_5   (0x20UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000020 
.SS "#define TIM_BDTR_DTG_6   (0x40UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000040 
.SS "#define TIM_BDTR_DTG_7   (0x80UL << \fBTIM_BDTR_DTG_Pos\fP)"
0x00000080 
.SS "#define TIM_BDTR_DTG_Msk   (0xFFUL << \fBTIM_BDTR_DTG_Pos\fP)"
0x000000FF 
.SS "#define TIM_BDTR_DTG_Pos   (0U)"

.SS "#define TIM_BDTR_LOCK   \fBTIM_BDTR_LOCK_Msk\fP"
LOCK[1:0] bits (Lock Configuration) 
.SS "#define TIM_BDTR_LOCK_0   (0x1UL << \fBTIM_BDTR_LOCK_Pos\fP)"
0x00000100 
.SS "#define TIM_BDTR_LOCK_1   (0x2UL << \fBTIM_BDTR_LOCK_Pos\fP)"
0x00000200 
.SS "#define TIM_BDTR_LOCK_Msk   (0x3UL << \fBTIM_BDTR_LOCK_Pos\fP)"
0x00000300 
.SS "#define TIM_BDTR_LOCK_Pos   (8U)"

.SS "#define TIM_BDTR_MOE   \fBTIM_BDTR_MOE_Msk\fP"
Main Output enable 
.SS "#define TIM_BDTR_MOE_Msk   (0x1UL << \fBTIM_BDTR_MOE_Pos\fP)"
0x00008000 
.SS "#define TIM_BDTR_MOE_Pos   (15U)"

.SS "#define TIM_BDTR_OSSI   \fBTIM_BDTR_OSSI_Msk\fP"
Off-State Selection for Idle mode 
.SS "#define TIM_BDTR_OSSI_Msk   (0x1UL << \fBTIM_BDTR_OSSI_Pos\fP)"
0x00000400 
.SS "#define TIM_BDTR_OSSI_Pos   (10U)"

.SS "#define TIM_BDTR_OSSR   \fBTIM_BDTR_OSSR_Msk\fP"
Off-State Selection for Run mode 
.SS "#define TIM_BDTR_OSSR_Msk   (0x1UL << \fBTIM_BDTR_OSSR_Pos\fP)"
0x00000800 
.SS "#define TIM_BDTR_OSSR_Pos   (11U)"

.SS "#define TIM_CCER_CC1E   \fBTIM_CCER_CC1E_Msk\fP"
Capture/Compare 1 output enable 
.SS "#define TIM_CCER_CC1E_Msk   (0x1UL << \fBTIM_CCER_CC1E_Pos\fP)"
0x00000001 
.SS "#define TIM_CCER_CC1E_Pos   (0U)"

.SS "#define TIM_CCER_CC1NE   \fBTIM_CCER_CC1NE_Msk\fP"
Capture/Compare 1 Complementary output enable 
.SS "#define TIM_CCER_CC1NE_Msk   (0x1UL << \fBTIM_CCER_CC1NE_Pos\fP)"
0x00000004 
.SS "#define TIM_CCER_CC1NE_Pos   (2U)"

.SS "#define TIM_CCER_CC1NP   \fBTIM_CCER_CC1NP_Msk\fP"
Capture/Compare 1 Complementary output Polarity 
.SS "#define TIM_CCER_CC1NP_Msk   (0x1UL << \fBTIM_CCER_CC1NP_Pos\fP)"
0x00000008 
.SS "#define TIM_CCER_CC1NP_Pos   (3U)"

.SS "#define TIM_CCER_CC1P   \fBTIM_CCER_CC1P_Msk\fP"
Capture/Compare 1 output Polarity 
.SS "#define TIM_CCER_CC1P_Msk   (0x1UL << \fBTIM_CCER_CC1P_Pos\fP)"
0x00000002 
.SS "#define TIM_CCER_CC1P_Pos   (1U)"

.SS "#define TIM_CCER_CC2E   \fBTIM_CCER_CC2E_Msk\fP"
Capture/Compare 2 output enable 
.SS "#define TIM_CCER_CC2E_Msk   (0x1UL << \fBTIM_CCER_CC2E_Pos\fP)"
0x00000010 
.SS "#define TIM_CCER_CC2E_Pos   (4U)"

.SS "#define TIM_CCER_CC2NE   \fBTIM_CCER_CC2NE_Msk\fP"
Capture/Compare 2 Complementary output enable 
.SS "#define TIM_CCER_CC2NE_Msk   (0x1UL << \fBTIM_CCER_CC2NE_Pos\fP)"
0x00000040 
.SS "#define TIM_CCER_CC2NE_Pos   (6U)"

.SS "#define TIM_CCER_CC2NP   \fBTIM_CCER_CC2NP_Msk\fP"
Capture/Compare 2 Complementary output Polarity 
.SS "#define TIM_CCER_CC2NP_Msk   (0x1UL << \fBTIM_CCER_CC2NP_Pos\fP)"
0x00000080 
.SS "#define TIM_CCER_CC2NP_Pos   (7U)"

.SS "#define TIM_CCER_CC2P   \fBTIM_CCER_CC2P_Msk\fP"
Capture/Compare 2 output Polarity 
.SS "#define TIM_CCER_CC2P_Msk   (0x1UL << \fBTIM_CCER_CC2P_Pos\fP)"
0x00000020 
.SS "#define TIM_CCER_CC2P_Pos   (5U)"

.SS "#define TIM_CCER_CC3E   \fBTIM_CCER_CC3E_Msk\fP"
Capture/Compare 3 output enable 
.SS "#define TIM_CCER_CC3E_Msk   (0x1UL << \fBTIM_CCER_CC3E_Pos\fP)"
0x00000100 
.SS "#define TIM_CCER_CC3E_Pos   (8U)"

.SS "#define TIM_CCER_CC3NE   \fBTIM_CCER_CC3NE_Msk\fP"
Capture/Compare 3 Complementary output enable 
.SS "#define TIM_CCER_CC3NE_Msk   (0x1UL << \fBTIM_CCER_CC3NE_Pos\fP)"
0x00000400 
.SS "#define TIM_CCER_CC3NE_Pos   (10U)"

.SS "#define TIM_CCER_CC3NP   \fBTIM_CCER_CC3NP_Msk\fP"
Capture/Compare 3 Complementary output Polarity 
.SS "#define TIM_CCER_CC3NP_Msk   (0x1UL << \fBTIM_CCER_CC3NP_Pos\fP)"
0x00000800 
.SS "#define TIM_CCER_CC3NP_Pos   (11U)"

.SS "#define TIM_CCER_CC3P   \fBTIM_CCER_CC3P_Msk\fP"
Capture/Compare 3 output Polarity 
.SS "#define TIM_CCER_CC3P_Msk   (0x1UL << \fBTIM_CCER_CC3P_Pos\fP)"
0x00000200 
.SS "#define TIM_CCER_CC3P_Pos   (9U)"

.SS "#define TIM_CCER_CC4E   \fBTIM_CCER_CC4E_Msk\fP"
Capture/Compare 4 output enable 
.SS "#define TIM_CCER_CC4E_Msk   (0x1UL << \fBTIM_CCER_CC4E_Pos\fP)"
0x00001000 
.SS "#define TIM_CCER_CC4E_Pos   (12U)"

.SS "#define TIM_CCER_CC4NP   \fBTIM_CCER_CC4NP_Msk\fP"
Capture/Compare 4 Complementary output Polarity 
.SS "#define TIM_CCER_CC4NP_Msk   (0x1UL << \fBTIM_CCER_CC4NP_Pos\fP)"
0x00008000 
.SS "#define TIM_CCER_CC4NP_Pos   (15U)"

.SS "#define TIM_CCER_CC4P   \fBTIM_CCER_CC4P_Msk\fP"
Capture/Compare 4 output Polarity 
.SS "#define TIM_CCER_CC4P_Msk   (0x1UL << \fBTIM_CCER_CC4P_Pos\fP)"
0x00002000 
.SS "#define TIM_CCER_CC4P_Pos   (13U)"

.SS "#define TIM_CCER_CC5E   \fBTIM_CCER_CC5E_Msk\fP"
Capture/Compare 5 output enable 
.SS "#define TIM_CCER_CC5E_Msk   (0x1UL << \fBTIM_CCER_CC5E_Pos\fP)"
0x00010000 
.SS "#define TIM_CCER_CC5E_Pos   (16U)"

.SS "#define TIM_CCER_CC5P   \fBTIM_CCER_CC5P_Msk\fP"
Capture/Compare 5 output Polarity 
.SS "#define TIM_CCER_CC5P_Msk   (0x1UL << \fBTIM_CCER_CC5P_Pos\fP)"
0x00020000 
.SS "#define TIM_CCER_CC5P_Pos   (17U)"

.SS "#define TIM_CCER_CC6E   \fBTIM_CCER_CC6E_Msk\fP"
Capture/Compare 6 output enable 
.SS "#define TIM_CCER_CC6E_Msk   (0x1UL << \fBTIM_CCER_CC6E_Pos\fP)"
0x00100000 
.SS "#define TIM_CCER_CC6E_Pos   (20U)"

.SS "#define TIM_CCER_CC6P   \fBTIM_CCER_CC6P_Msk\fP"
Capture/Compare 6 output Polarity 
.SS "#define TIM_CCER_CC6P_Msk   (0x1UL << \fBTIM_CCER_CC6P_Pos\fP)"
0x00200000 
.SS "#define TIM_CCER_CC6P_Pos   (21U)"

.SS "#define TIM_CCMR1_CC1S   \fBTIM_CCMR1_CC1S_Msk\fP"
CC1S[1:0] bits (Capture/Compare 1 Selection) 
.SS "#define TIM_CCMR1_CC1S_0   (0x1UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
0x00000001 
.SS "#define TIM_CCMR1_CC1S_1   (0x2UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
0x00000002 
.SS "#define TIM_CCMR1_CC1S_Msk   (0x3UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
0x00000003 
.SS "#define TIM_CCMR1_CC1S_Pos   (0U)"

.SS "#define TIM_CCMR1_CC2S   \fBTIM_CCMR1_CC2S_Msk\fP"
CC2S[1:0] bits (Capture/Compare 2 Selection) 
.SS "#define TIM_CCMR1_CC2S_0   (0x1UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
0x00000100 
.SS "#define TIM_CCMR1_CC2S_1   (0x2UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
0x00000200 
.SS "#define TIM_CCMR1_CC2S_Msk   (0x3UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
0x00000300 
.SS "#define TIM_CCMR1_CC2S_Pos   (8U)"

.SS "#define TIM_CCMR1_IC1F   \fBTIM_CCMR1_IC1F_Msk\fP"
IC1F[3:0] bits (Input Capture 1 Filter) 
.SS "#define TIM_CCMR1_IC1F_0   (0x1UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
0x00000010 
.SS "#define TIM_CCMR1_IC1F_1   (0x2UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
0x00000020 
.SS "#define TIM_CCMR1_IC1F_2   (0x4UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
0x00000040 
.SS "#define TIM_CCMR1_IC1F_3   (0x8UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
0x00000080 
.SS "#define TIM_CCMR1_IC1F_Msk   (0xFUL << \fBTIM_CCMR1_IC1F_Pos\fP)"
0x000000F0 
.SS "#define TIM_CCMR1_IC1F_Pos   (4U)"

.SS "#define TIM_CCMR1_IC1PSC   \fBTIM_CCMR1_IC1PSC_Msk\fP"
IC1PSC[1:0] bits (Input Capture 1 Prescaler) 
.SS "#define TIM_CCMR1_IC1PSC_0   (0x1UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
0x00000004 
.SS "#define TIM_CCMR1_IC1PSC_1   (0x2UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
0x00000008 
.SS "#define TIM_CCMR1_IC1PSC_Msk   (0x3UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
0x0000000C 
.SS "#define TIM_CCMR1_IC1PSC_Pos   (2U)"

.SS "#define TIM_CCMR1_IC2F   \fBTIM_CCMR1_IC2F_Msk\fP"
IC2F[3:0] bits (Input Capture 2 Filter) 
.SS "#define TIM_CCMR1_IC2F_0   (0x1UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
0x00001000 
.SS "#define TIM_CCMR1_IC2F_1   (0x2UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
0x00002000 
.SS "#define TIM_CCMR1_IC2F_2   (0x4UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
0x00004000 
.SS "#define TIM_CCMR1_IC2F_3   (0x8UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
0x00008000 
.SS "#define TIM_CCMR1_IC2F_Msk   (0xFUL << \fBTIM_CCMR1_IC2F_Pos\fP)"
0x0000F000 
.SS "#define TIM_CCMR1_IC2F_Pos   (12U)"

.SS "#define TIM_CCMR1_IC2PSC   \fBTIM_CCMR1_IC2PSC_Msk\fP"
IC2PSC[1:0] bits (Input Capture 2 Prescaler) 
.SS "#define TIM_CCMR1_IC2PSC_0   (0x1UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
0x00000400 
.SS "#define TIM_CCMR1_IC2PSC_1   (0x2UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
0x00000800 
.SS "#define TIM_CCMR1_IC2PSC_Msk   (0x3UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
0x00000C00 
.SS "#define TIM_CCMR1_IC2PSC_Pos   (10U)"

.SS "#define TIM_CCMR1_OC1CE   \fBTIM_CCMR1_OC1CE_Msk\fP"
Output Compare 1 Clear Enable 
.SS "#define TIM_CCMR1_OC1CE_Msk   (0x1UL << \fBTIM_CCMR1_OC1CE_Pos\fP)"
0x00000080 
.SS "#define TIM_CCMR1_OC1CE_Pos   (7U)"

.SS "#define TIM_CCMR1_OC1FE   \fBTIM_CCMR1_OC1FE_Msk\fP"
Output Compare 1 Fast enable 
.SS "#define TIM_CCMR1_OC1FE_Msk   (0x1UL << \fBTIM_CCMR1_OC1FE_Pos\fP)"
0x00000004 
.SS "#define TIM_CCMR1_OC1FE_Pos   (2U)"

.SS "#define TIM_CCMR1_OC1M   \fBTIM_CCMR1_OC1M_Msk\fP"
OC1M[2:0] bits (Output Compare 1 Mode) 
.SS "#define TIM_CCMR1_OC1M_0   (0x0001UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
0x00000010 
.SS "#define TIM_CCMR1_OC1M_1   (0x0002UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
0x00000020 
.SS "#define TIM_CCMR1_OC1M_2   (0x0004UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
0x00000040 
.SS "#define TIM_CCMR1_OC1M_3   (0x1000UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
0x00010000 
.SS "#define TIM_CCMR1_OC1M_Msk   (0x1007UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
0x00010070 
.SS "#define TIM_CCMR1_OC1M_Pos   (4U)"

.SS "#define TIM_CCMR1_OC1PE   \fBTIM_CCMR1_OC1PE_Msk\fP"
Output Compare 1 Preload enable 
.SS "#define TIM_CCMR1_OC1PE_Msk   (0x1UL << \fBTIM_CCMR1_OC1PE_Pos\fP)"
0x00000008 
.SS "#define TIM_CCMR1_OC1PE_Pos   (3U)"

.SS "#define TIM_CCMR1_OC2CE   \fBTIM_CCMR1_OC2CE_Msk\fP"
Output Compare 2 Clear Enable 
.SS "#define TIM_CCMR1_OC2CE_Msk   (0x1UL << \fBTIM_CCMR1_OC2CE_Pos\fP)"
0x00008000 
.SS "#define TIM_CCMR1_OC2CE_Pos   (15U)"

.SS "#define TIM_CCMR1_OC2FE   \fBTIM_CCMR1_OC2FE_Msk\fP"
Output Compare 2 Fast enable 
.SS "#define TIM_CCMR1_OC2FE_Msk   (0x1UL << \fBTIM_CCMR1_OC2FE_Pos\fP)"
0x00000400 
.SS "#define TIM_CCMR1_OC2FE_Pos   (10U)"

.SS "#define TIM_CCMR1_OC2M   \fBTIM_CCMR1_OC2M_Msk\fP"
OC2M[2:0] bits (Output Compare 2 Mode) 
.SS "#define TIM_CCMR1_OC2M_0   (0x0001UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
0x00001000 
.SS "#define TIM_CCMR1_OC2M_1   (0x0002UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
0x00002000 
.SS "#define TIM_CCMR1_OC2M_2   (0x0004UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
0x00004000 
.SS "#define TIM_CCMR1_OC2M_3   (0x1000UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
0x01000000 
.SS "#define TIM_CCMR1_OC2M_Msk   (0x1007UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
0x01007000 
.SS "#define TIM_CCMR1_OC2M_Pos   (12U)"

.SS "#define TIM_CCMR1_OC2PE   \fBTIM_CCMR1_OC2PE_Msk\fP"
Output Compare 2 Preload enable 
.SS "#define TIM_CCMR1_OC2PE_Msk   (0x1UL << \fBTIM_CCMR1_OC2PE_Pos\fP)"
0x00000800 
.SS "#define TIM_CCMR1_OC2PE_Pos   (11U)"

.SS "#define TIM_CCMR2_CC3S   \fBTIM_CCMR2_CC3S_Msk\fP"
CC3S[1:0] bits (Capture/Compare 3 Selection) 
.SS "#define TIM_CCMR2_CC3S_0   (0x1UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
0x00000001 
.SS "#define TIM_CCMR2_CC3S_1   (0x2UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
0x00000002 
.SS "#define TIM_CCMR2_CC3S_Msk   (0x3UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
0x00000003 
.SS "#define TIM_CCMR2_CC3S_Pos   (0U)"

.SS "#define TIM_CCMR2_CC4S   \fBTIM_CCMR2_CC4S_Msk\fP"
CC4S[1:0] bits (Capture/Compare 4 Selection) 
.SS "#define TIM_CCMR2_CC4S_0   (0x1UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
0x00000100 
.SS "#define TIM_CCMR2_CC4S_1   (0x2UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
0x00000200 
.SS "#define TIM_CCMR2_CC4S_Msk   (0x3UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
0x00000300 
.SS "#define TIM_CCMR2_CC4S_Pos   (8U)"

.SS "#define TIM_CCMR2_IC3F   \fBTIM_CCMR2_IC3F_Msk\fP"
IC3F[3:0] bits (Input Capture 3 Filter) 
.SS "#define TIM_CCMR2_IC3F_0   (0x1UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
0x00000010 
.SS "#define TIM_CCMR2_IC3F_1   (0x2UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
0x00000020 
.SS "#define TIM_CCMR2_IC3F_2   (0x4UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
0x00000040 
.SS "#define TIM_CCMR2_IC3F_3   (0x8UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
0x00000080 
.SS "#define TIM_CCMR2_IC3F_Msk   (0xFUL << \fBTIM_CCMR2_IC3F_Pos\fP)"
0x000000F0 
.SS "#define TIM_CCMR2_IC3F_Pos   (4U)"

.SS "#define TIM_CCMR2_IC3PSC   \fBTIM_CCMR2_IC3PSC_Msk\fP"
IC3PSC[1:0] bits (Input Capture 3 Prescaler) 
.SS "#define TIM_CCMR2_IC3PSC_0   (0x1UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
0x00000004 
.SS "#define TIM_CCMR2_IC3PSC_1   (0x2UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
0x00000008 
.SS "#define TIM_CCMR2_IC3PSC_Msk   (0x3UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
0x0000000C 
.SS "#define TIM_CCMR2_IC3PSC_Pos   (2U)"

.SS "#define TIM_CCMR2_IC4F   \fBTIM_CCMR2_IC4F_Msk\fP"
IC4F[3:0] bits (Input Capture 4 Filter) 
.SS "#define TIM_CCMR2_IC4F_0   (0x1UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
0x00001000 
.SS "#define TIM_CCMR2_IC4F_1   (0x2UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
0x00002000 
.SS "#define TIM_CCMR2_IC4F_2   (0x4UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
0x00004000 
.SS "#define TIM_CCMR2_IC4F_3   (0x8UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
0x00008000 
.SS "#define TIM_CCMR2_IC4F_Msk   (0xFUL << \fBTIM_CCMR2_IC4F_Pos\fP)"
0x0000F000 
.SS "#define TIM_CCMR2_IC4F_Pos   (12U)"

.SS "#define TIM_CCMR2_IC4PSC   \fBTIM_CCMR2_IC4PSC_Msk\fP"
IC4PSC[1:0] bits (Input Capture 4 Prescaler) 
.SS "#define TIM_CCMR2_IC4PSC_0   (0x1UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
0x00000400 
.SS "#define TIM_CCMR2_IC4PSC_1   (0x2UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
0x00000800 
.SS "#define TIM_CCMR2_IC4PSC_Msk   (0x3UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
0x00000C00 
.SS "#define TIM_CCMR2_IC4PSC_Pos   (10U)"

.SS "#define TIM_CCMR2_OC3CE   \fBTIM_CCMR2_OC3CE_Msk\fP"
Output Compare 3 Clear Enable 
.SS "#define TIM_CCMR2_OC3CE_Msk   (0x1UL << \fBTIM_CCMR2_OC3CE_Pos\fP)"
0x00000080 
.SS "#define TIM_CCMR2_OC3CE_Pos   (7U)"

.SS "#define TIM_CCMR2_OC3FE   \fBTIM_CCMR2_OC3FE_Msk\fP"
Output Compare 3 Fast enable 
.SS "#define TIM_CCMR2_OC3FE_Msk   (0x1UL << \fBTIM_CCMR2_OC3FE_Pos\fP)"
0x00000004 
.SS "#define TIM_CCMR2_OC3FE_Pos   (2U)"

.SS "#define TIM_CCMR2_OC3M   \fBTIM_CCMR2_OC3M_Msk\fP"
OC3M[2:0] bits (Output Compare 3 Mode) 
.SS "#define TIM_CCMR2_OC3M_0   (0x0001UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
0x00000010 
.SS "#define TIM_CCMR2_OC3M_1   (0x0002UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
0x00000020 
.SS "#define TIM_CCMR2_OC3M_2   (0x0004UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
0x00000040 
.SS "#define TIM_CCMR2_OC3M_3   (0x1000UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
0x00010000 
.SS "#define TIM_CCMR2_OC3M_Msk   (0x1007UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
0x00010070 
.SS "#define TIM_CCMR2_OC3M_Pos   (4U)"

.SS "#define TIM_CCMR2_OC3PE   \fBTIM_CCMR2_OC3PE_Msk\fP"
Output Compare 3 Preload enable 
.SS "#define TIM_CCMR2_OC3PE_Msk   (0x1UL << \fBTIM_CCMR2_OC3PE_Pos\fP)"
0x00000008 
.SS "#define TIM_CCMR2_OC3PE_Pos   (3U)"

.SS "#define TIM_CCMR2_OC4CE   \fBTIM_CCMR2_OC4CE_Msk\fP"
Output Compare 4 Clear Enable 
.SS "#define TIM_CCMR2_OC4CE_Msk   (0x1UL << \fBTIM_CCMR2_OC4CE_Pos\fP)"
0x00008000 
.SS "#define TIM_CCMR2_OC4CE_Pos   (15U)"

.SS "#define TIM_CCMR2_OC4FE   \fBTIM_CCMR2_OC4FE_Msk\fP"
Output Compare 4 Fast enable 
.SS "#define TIM_CCMR2_OC4FE_Msk   (0x1UL << \fBTIM_CCMR2_OC4FE_Pos\fP)"
0x00000400 
.SS "#define TIM_CCMR2_OC4FE_Pos   (10U)"

.SS "#define TIM_CCMR2_OC4M   \fBTIM_CCMR2_OC4M_Msk\fP"
OC4M[2:0] bits (Output Compare 4 Mode) 
.SS "#define TIM_CCMR2_OC4M_0   (0x0001UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
0x00001000 
.SS "#define TIM_CCMR2_OC4M_1   (0x0002UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
0x00002000 
.SS "#define TIM_CCMR2_OC4M_2   (0x0004UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
0x00004000 
.SS "#define TIM_CCMR2_OC4M_3   (0x1000UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
0x01000000 
.SS "#define TIM_CCMR2_OC4M_Msk   (0x1007UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
0x01007000 
.SS "#define TIM_CCMR2_OC4M_Pos   (12U)"

.SS "#define TIM_CCMR2_OC4PE   \fBTIM_CCMR2_OC4PE_Msk\fP"
Output Compare 4 Preload enable 
.SS "#define TIM_CCMR2_OC4PE_Msk   (0x1UL << \fBTIM_CCMR2_OC4PE_Pos\fP)"
0x00000800 
.SS "#define TIM_CCMR2_OC4PE_Pos   (11U)"

.SS "#define TIM_CCMR3_OC5CE   \fBTIM_CCMR3_OC5CE_Msk\fP"
Output Compare 5 Clear Enable 
.SS "#define TIM_CCMR3_OC5CE_Msk   (0x1UL << \fBTIM_CCMR3_OC5CE_Pos\fP)"
0x00000080 
.SS "#define TIM_CCMR3_OC5CE_Pos   (7U)"

.SS "#define TIM_CCMR3_OC5FE   \fBTIM_CCMR3_OC5FE_Msk\fP"
Output Compare 5 Fast enable 
.SS "#define TIM_CCMR3_OC5FE_Msk   (0x1UL << \fBTIM_CCMR3_OC5FE_Pos\fP)"
0x00000004 
.SS "#define TIM_CCMR3_OC5FE_Pos   (2U)"

.SS "#define TIM_CCMR3_OC5M   \fBTIM_CCMR3_OC5M_Msk\fP"
OC5M[3:0] bits (Output Compare 5 Mode) 
.SS "#define TIM_CCMR3_OC5M_0   (0x0001UL << \fBTIM_CCMR3_OC5M_Pos\fP)"
0x00000010 
.SS "#define TIM_CCMR3_OC5M_1   (0x0002UL << \fBTIM_CCMR3_OC5M_Pos\fP)"
0x00000020 
.SS "#define TIM_CCMR3_OC5M_2   (0x0004UL << \fBTIM_CCMR3_OC5M_Pos\fP)"
0x00000040 
.SS "#define TIM_CCMR3_OC5M_3   (0x1000UL << \fBTIM_CCMR3_OC5M_Pos\fP)"
0x00010000 
.SS "#define TIM_CCMR3_OC5M_Msk   (0x1007UL << \fBTIM_CCMR3_OC5M_Pos\fP)"
0x00010070 
.SS "#define TIM_CCMR3_OC5M_Pos   (4U)"

.SS "#define TIM_CCMR3_OC5PE   \fBTIM_CCMR3_OC5PE_Msk\fP"
Output Compare 5 Preload enable 
.SS "#define TIM_CCMR3_OC5PE_Msk   (0x1UL << \fBTIM_CCMR3_OC5PE_Pos\fP)"
0x00000008 
.SS "#define TIM_CCMR3_OC5PE_Pos   (3U)"

.SS "#define TIM_CCMR3_OC6CE   \fBTIM_CCMR3_OC6CE_Msk\fP"
Output Compare 6 Clear Enable 
.SS "#define TIM_CCMR3_OC6CE_Msk   (0x1UL << \fBTIM_CCMR3_OC6CE_Pos\fP)"
0x00008000 
.SS "#define TIM_CCMR3_OC6CE_Pos   (15U)"

.SS "#define TIM_CCMR3_OC6FE   \fBTIM_CCMR3_OC6FE_Msk\fP"
Output Compare 6 Fast enable 
.SS "#define TIM_CCMR3_OC6FE_Msk   (0x1UL << \fBTIM_CCMR3_OC6FE_Pos\fP)"
0x00000400 
.SS "#define TIM_CCMR3_OC6FE_Pos   (10U)"

.SS "#define TIM_CCMR3_OC6M   \fBTIM_CCMR3_OC6M_Msk\fP"
OC6M[3:0] bits (Output Compare 6 Mode) 
.SS "#define TIM_CCMR3_OC6M_0   (0x0001UL << \fBTIM_CCMR3_OC6M_Pos\fP)"
0x00001000 
.SS "#define TIM_CCMR3_OC6M_1   (0x0002UL << \fBTIM_CCMR3_OC6M_Pos\fP)"
0x00002000 
.SS "#define TIM_CCMR3_OC6M_2   (0x0004UL << \fBTIM_CCMR3_OC6M_Pos\fP)"
0x00004000 
.SS "#define TIM_CCMR3_OC6M_3   (0x1000UL << \fBTIM_CCMR3_OC6M_Pos\fP)"
0x01000000 
.SS "#define TIM_CCMR3_OC6M_Msk   (0x1007UL << \fBTIM_CCMR3_OC6M_Pos\fP)"
0x01007000 
.SS "#define TIM_CCMR3_OC6M_Pos   (12U)"

.SS "#define TIM_CCMR3_OC6PE   \fBTIM_CCMR3_OC6PE_Msk\fP"
Output Compare 6 Preload enable 
.SS "#define TIM_CCMR3_OC6PE_Msk   (0x1UL << \fBTIM_CCMR3_OC6PE_Pos\fP)"
0x00000800 
.SS "#define TIM_CCMR3_OC6PE_Pos   (11U)"

.SS "#define TIM_CCR1_CCR1   \fBTIM_CCR1_CCR1_Msk\fP"
Capture/Compare 1 Value 
.SS "#define TIM_CCR1_CCR1_Msk   (0xFFFFUL << \fBTIM_CCR1_CCR1_Pos\fP)"
0x0000FFFF 
.SS "#define TIM_CCR1_CCR1_Pos   (0U)"

.SS "#define TIM_CCR2_CCR2   \fBTIM_CCR2_CCR2_Msk\fP"
Capture/Compare 2 Value 
.SS "#define TIM_CCR2_CCR2_Msk   (0xFFFFUL << \fBTIM_CCR2_CCR2_Pos\fP)"
0x0000FFFF 
.SS "#define TIM_CCR2_CCR2_Pos   (0U)"

.SS "#define TIM_CCR3_CCR3   \fBTIM_CCR3_CCR3_Msk\fP"
Capture/Compare 3 Value 
.SS "#define TIM_CCR3_CCR3_Msk   (0xFFFFUL << \fBTIM_CCR3_CCR3_Pos\fP)"
0x0000FFFF 
.SS "#define TIM_CCR3_CCR3_Pos   (0U)"

.SS "#define TIM_CCR4_CCR4   \fBTIM_CCR4_CCR4_Msk\fP"
Capture/Compare 4 Value 
.SS "#define TIM_CCR4_CCR4_Msk   (0xFFFFUL << \fBTIM_CCR4_CCR4_Pos\fP)"
0x0000FFFF 
.SS "#define TIM_CCR4_CCR4_Pos   (0U)"

.SS "#define TIM_CCR5_CCR5   \fBTIM_CCR5_CCR5_Msk\fP"
Capture/Compare 5 Value 
.SS "#define TIM_CCR5_CCR5_Msk   (0xFFFFFFFFUL << \fBTIM_CCR5_CCR5_Pos\fP)"
0xFFFFFFFF 
.SS "#define TIM_CCR5_CCR5_Pos   (0U)"

.SS "#define TIM_CCR5_GC5C1   \fBTIM_CCR5_GC5C1_Msk\fP"
Group Channel 5 and Channel 1 
.SS "#define TIM_CCR5_GC5C1_Msk   (0x1UL << \fBTIM_CCR5_GC5C1_Pos\fP)"
0x20000000 
.SS "#define TIM_CCR5_GC5C1_Pos   (29U)"

.SS "#define TIM_CCR5_GC5C2   \fBTIM_CCR5_GC5C2_Msk\fP"
Group Channel 5 and Channel 2 
.SS "#define TIM_CCR5_GC5C2_Msk   (0x1UL << \fBTIM_CCR5_GC5C2_Pos\fP)"
0x40000000 
.SS "#define TIM_CCR5_GC5C2_Pos   (30U)"

.SS "#define TIM_CCR5_GC5C3   \fBTIM_CCR5_GC5C3_Msk\fP"
Group Channel 5 and Channel 3 
.SS "#define TIM_CCR5_GC5C3_Msk   (0x1UL << \fBTIM_CCR5_GC5C3_Pos\fP)"
0x80000000 
.SS "#define TIM_CCR5_GC5C3_Pos   (31U)"

.SS "#define TIM_CCR6_CCR6   \fBTIM_CCR6_CCR6_Msk\fP"
Capture/Compare 6 Value 
.SS "#define TIM_CCR6_CCR6_Msk   (0xFFFFUL << \fBTIM_CCR6_CCR6_Pos\fP)"
0x0000FFFF 
.SS "#define TIM_CCR6_CCR6_Pos   (0U)"

.SS "#define TIM_CNT_CNT   \fBTIM_CNT_CNT_Msk\fP"
Counter Value 
.SS "#define TIM_CNT_CNT_Msk   (0xFFFFFFFFUL << \fBTIM_CNT_CNT_Pos\fP)"
0xFFFFFFFF 
.SS "#define TIM_CNT_CNT_Pos   (0U)"

.SS "#define TIM_CNT_UIFCPY   \fBTIM_CNT_UIFCPY_Msk\fP"
Update interrupt flag copy (if UIFREMAP=1) 
.SS "#define TIM_CNT_UIFCPY_Msk   (0x1UL << \fBTIM_CNT_UIFCPY_Pos\fP)"
0x80000000 
.SS "#define TIM_CNT_UIFCPY_Pos   (31U)"

.SS "#define TIM_CR1_ARPE   \fBTIM_CR1_ARPE_Msk\fP"
Auto-reload preload enable 
.SS "#define TIM_CR1_ARPE_Msk   (0x1UL << \fBTIM_CR1_ARPE_Pos\fP)"
0x00000080 
.SS "#define TIM_CR1_ARPE_Pos   (7U)"

.SS "#define TIM_CR1_CEN   \fBTIM_CR1_CEN_Msk\fP"
Counter enable 
.SS "#define TIM_CR1_CEN_Msk   (0x1UL << \fBTIM_CR1_CEN_Pos\fP)"
0x00000001 
.SS "#define TIM_CR1_CEN_Pos   (0U)"

.SS "#define TIM_CR1_CKD   \fBTIM_CR1_CKD_Msk\fP"
CKD[1:0] bits (clock division) 
.SS "#define TIM_CR1_CKD_0   (0x1UL << \fBTIM_CR1_CKD_Pos\fP)"
0x00000100 
.SS "#define TIM_CR1_CKD_1   (0x2UL << \fBTIM_CR1_CKD_Pos\fP)"
0x00000200 
.SS "#define TIM_CR1_CKD_Msk   (0x3UL << \fBTIM_CR1_CKD_Pos\fP)"
0x00000300 
.SS "#define TIM_CR1_CKD_Pos   (8U)"

.SS "#define TIM_CR1_CMS   \fBTIM_CR1_CMS_Msk\fP"
CMS[1:0] bits (Center-aligned mode selection) 
.SS "#define TIM_CR1_CMS_0   (0x1UL << \fBTIM_CR1_CMS_Pos\fP)"
0x00000020 
.SS "#define TIM_CR1_CMS_1   (0x2UL << \fBTIM_CR1_CMS_Pos\fP)"
0x00000040 
.SS "#define TIM_CR1_CMS_Msk   (0x3UL << \fBTIM_CR1_CMS_Pos\fP)"
0x00000060 
.SS "#define TIM_CR1_CMS_Pos   (5U)"

.SS "#define TIM_CR1_DIR   \fBTIM_CR1_DIR_Msk\fP"
Direction 
.SS "#define TIM_CR1_DIR_Msk   (0x1UL << \fBTIM_CR1_DIR_Pos\fP)"
0x00000010 
.SS "#define TIM_CR1_DIR_Pos   (4U)"

.SS "#define TIM_CR1_OPM   \fBTIM_CR1_OPM_Msk\fP"
One pulse mode 
.SS "#define TIM_CR1_OPM_Msk   (0x1UL << \fBTIM_CR1_OPM_Pos\fP)"
0x00000008 
.SS "#define TIM_CR1_OPM_Pos   (3U)"

.SS "#define TIM_CR1_UDIS   \fBTIM_CR1_UDIS_Msk\fP"
Update disable 
.SS "#define TIM_CR1_UDIS_Msk   (0x1UL << \fBTIM_CR1_UDIS_Pos\fP)"
0x00000002 
.SS "#define TIM_CR1_UDIS_Pos   (1U)"

.SS "#define TIM_CR1_UIFREMAP   \fBTIM_CR1_UIFREMAP_Msk\fP"
Update interrupt flag remap 
.SS "#define TIM_CR1_UIFREMAP_Msk   (0x1UL << \fBTIM_CR1_UIFREMAP_Pos\fP)"
0x00000800 
.SS "#define TIM_CR1_UIFREMAP_Pos   (11U)"

.SS "#define TIM_CR1_URS   \fBTIM_CR1_URS_Msk\fP"
Update request source 
.SS "#define TIM_CR1_URS_Msk   (0x1UL << \fBTIM_CR1_URS_Pos\fP)"
0x00000004 
.SS "#define TIM_CR1_URS_Pos   (2U)"

.SS "#define TIM_CR2_CCDS   \fBTIM_CR2_CCDS_Msk\fP"
Capture/Compare DMA Selection 
.SS "#define TIM_CR2_CCDS_Msk   (0x1UL << \fBTIM_CR2_CCDS_Pos\fP)"
0x00000008 
.SS "#define TIM_CR2_CCDS_Pos   (3U)"

.SS "#define TIM_CR2_CCPC   \fBTIM_CR2_CCPC_Msk\fP"
Capture/Compare Preloaded Control 
.SS "#define TIM_CR2_CCPC_Msk   (0x1UL << \fBTIM_CR2_CCPC_Pos\fP)"
0x00000001 
.SS "#define TIM_CR2_CCPC_Pos   (0U)"

.SS "#define TIM_CR2_CCUS   \fBTIM_CR2_CCUS_Msk\fP"
Capture/Compare Control Update Selection 
.SS "#define TIM_CR2_CCUS_Msk   (0x1UL << \fBTIM_CR2_CCUS_Pos\fP)"
0x00000004 
.SS "#define TIM_CR2_CCUS_Pos   (2U)"

.SS "#define TIM_CR2_MMS   \fBTIM_CR2_MMS_Msk\fP"
MMS[2:0] bits (Master Mode Selection) 
.SS "#define TIM_CR2_MMS2   \fBTIM_CR2_MMS2_Msk\fP"
MMS[2:0] bits (Master Mode Selection) 
.SS "#define TIM_CR2_MMS2_0   (0x1UL << \fBTIM_CR2_MMS2_Pos\fP)"
0x00100000 
.SS "#define TIM_CR2_MMS2_1   (0x2UL << \fBTIM_CR2_MMS2_Pos\fP)"
0x00200000 
.SS "#define TIM_CR2_MMS2_2   (0x4UL << \fBTIM_CR2_MMS2_Pos\fP)"
0x00400000 
.SS "#define TIM_CR2_MMS2_3   (0x8UL << \fBTIM_CR2_MMS2_Pos\fP)"
0x00800000 
.SS "#define TIM_CR2_MMS2_Msk   (0xFUL << \fBTIM_CR2_MMS2_Pos\fP)"
0x00F00000 
.SS "#define TIM_CR2_MMS2_Pos   (20U)"

.SS "#define TIM_CR2_MMS_0   (0x1UL << \fBTIM_CR2_MMS_Pos\fP)"
0x00000010 
.SS "#define TIM_CR2_MMS_1   (0x2UL << \fBTIM_CR2_MMS_Pos\fP)"
0x00000020 
.SS "#define TIM_CR2_MMS_2   (0x4UL << \fBTIM_CR2_MMS_Pos\fP)"
0x00000040 
.SS "#define TIM_CR2_MMS_Msk   (0x7UL << \fBTIM_CR2_MMS_Pos\fP)"
0x00000070 
.SS "#define TIM_CR2_MMS_Pos   (4U)"

.SS "#define TIM_CR2_OIS1   \fBTIM_CR2_OIS1_Msk\fP"
Output Idle state 1 (OC1 output) 
.SS "#define TIM_CR2_OIS1_Msk   (0x1UL << \fBTIM_CR2_OIS1_Pos\fP)"
0x00000100 
.SS "#define TIM_CR2_OIS1_Pos   (8U)"

.SS "#define TIM_CR2_OIS1N   \fBTIM_CR2_OIS1N_Msk\fP"
Output Idle state 1 (OC1N output) 
.SS "#define TIM_CR2_OIS1N_Msk   (0x1UL << \fBTIM_CR2_OIS1N_Pos\fP)"
0x00000200 
.SS "#define TIM_CR2_OIS1N_Pos   (9U)"

.SS "#define TIM_CR2_OIS2   \fBTIM_CR2_OIS2_Msk\fP"
Output Idle state 2 (OC2 output) 
.SS "#define TIM_CR2_OIS2_Msk   (0x1UL << \fBTIM_CR2_OIS2_Pos\fP)"
0x00000400 
.SS "#define TIM_CR2_OIS2_Pos   (10U)"

.SS "#define TIM_CR2_OIS2N   \fBTIM_CR2_OIS2N_Msk\fP"
Output Idle state 2 (OC2N output) 
.SS "#define TIM_CR2_OIS2N_Msk   (0x1UL << \fBTIM_CR2_OIS2N_Pos\fP)"
0x00000800 
.SS "#define TIM_CR2_OIS2N_Pos   (11U)"

.SS "#define TIM_CR2_OIS3   \fBTIM_CR2_OIS3_Msk\fP"
Output Idle state 3 (OC3 output) 
.SS "#define TIM_CR2_OIS3_Msk   (0x1UL << \fBTIM_CR2_OIS3_Pos\fP)"
0x00001000 
.SS "#define TIM_CR2_OIS3_Pos   (12U)"

.SS "#define TIM_CR2_OIS3N   \fBTIM_CR2_OIS3N_Msk\fP"
Output Idle state 3 (OC3N output) 
.SS "#define TIM_CR2_OIS3N_Msk   (0x1UL << \fBTIM_CR2_OIS3N_Pos\fP)"
0x00002000 
.SS "#define TIM_CR2_OIS3N_Pos   (13U)"

.SS "#define TIM_CR2_OIS4   \fBTIM_CR2_OIS4_Msk\fP"
Output Idle state 4 (OC4 output) 
.SS "#define TIM_CR2_OIS4_Msk   (0x1UL << \fBTIM_CR2_OIS4_Pos\fP)"
0x00004000 
.SS "#define TIM_CR2_OIS4_Pos   (14U)"

.SS "#define TIM_CR2_OIS5   \fBTIM_CR2_OIS5_Msk\fP"
Output Idle state 5 (OC5 output) 
.SS "#define TIM_CR2_OIS5_Msk   (0x1UL << \fBTIM_CR2_OIS5_Pos\fP)"
0x00010000 
.SS "#define TIM_CR2_OIS5_Pos   (16U)"

.SS "#define TIM_CR2_OIS6   \fBTIM_CR2_OIS6_Msk\fP"
Output Idle state 6 (OC6 output) 
.SS "#define TIM_CR2_OIS6_Msk   (0x1UL << \fBTIM_CR2_OIS6_Pos\fP)"
0x00040000 
.SS "#define TIM_CR2_OIS6_Pos   (18U)"

.SS "#define TIM_CR2_TI1S   \fBTIM_CR2_TI1S_Msk\fP"
TI1 Selection 
.SS "#define TIM_CR2_TI1S_Msk   (0x1UL << \fBTIM_CR2_TI1S_Pos\fP)"
0x00000080 
.SS "#define TIM_CR2_TI1S_Pos   (7U)"

.SS "#define TIM_DCR_DBA   \fBTIM_DCR_DBA_Msk\fP"
DBA[4:0] bits (DMA Base Address) 
.SS "#define TIM_DCR_DBA_0   (0x01UL << \fBTIM_DCR_DBA_Pos\fP)"
0x00000001 
.SS "#define TIM_DCR_DBA_1   (0x02UL << \fBTIM_DCR_DBA_Pos\fP)"
0x00000002 
.SS "#define TIM_DCR_DBA_2   (0x04UL << \fBTIM_DCR_DBA_Pos\fP)"
0x00000004 
.SS "#define TIM_DCR_DBA_3   (0x08UL << \fBTIM_DCR_DBA_Pos\fP)"
0x00000008 
.SS "#define TIM_DCR_DBA_4   (0x10UL << \fBTIM_DCR_DBA_Pos\fP)"
0x00000010 
.SS "#define TIM_DCR_DBA_Msk   (0x1FUL << \fBTIM_DCR_DBA_Pos\fP)"
0x0000001F 
.SS "#define TIM_DCR_DBA_Pos   (0U)"

.SS "#define TIM_DCR_DBL   \fBTIM_DCR_DBL_Msk\fP"
DBL[4:0] bits (DMA Burst Length) 
.SS "#define TIM_DCR_DBL_0   (0x01UL << \fBTIM_DCR_DBL_Pos\fP)"
0x00000100 
.SS "#define TIM_DCR_DBL_1   (0x02UL << \fBTIM_DCR_DBL_Pos\fP)"
0x00000200 
.SS "#define TIM_DCR_DBL_2   (0x04UL << \fBTIM_DCR_DBL_Pos\fP)"
0x00000400 
.SS "#define TIM_DCR_DBL_3   (0x08UL << \fBTIM_DCR_DBL_Pos\fP)"
0x00000800 
.SS "#define TIM_DCR_DBL_4   (0x10UL << \fBTIM_DCR_DBL_Pos\fP)"
0x00001000 
.SS "#define TIM_DCR_DBL_Msk   (0x1FUL << \fBTIM_DCR_DBL_Pos\fP)"
0x00001F00 
.SS "#define TIM_DCR_DBL_Pos   (8U)"

.SS "#define TIM_DIER_BIE   \fBTIM_DIER_BIE_Msk\fP"
Break interrupt enable 
.SS "#define TIM_DIER_BIE_Msk   (0x1UL << \fBTIM_DIER_BIE_Pos\fP)"
0x00000080 
.SS "#define TIM_DIER_BIE_Pos   (7U)"

.SS "#define TIM_DIER_CC1DE   \fBTIM_DIER_CC1DE_Msk\fP"
Capture/Compare 1 DMA request enable 
.SS "#define TIM_DIER_CC1DE_Msk   (0x1UL << \fBTIM_DIER_CC1DE_Pos\fP)"
0x00000200 
.SS "#define TIM_DIER_CC1DE_Pos   (9U)"

.SS "#define TIM_DIER_CC1IE   \fBTIM_DIER_CC1IE_Msk\fP"
Capture/Compare 1 interrupt enable 
.SS "#define TIM_DIER_CC1IE_Msk   (0x1UL << \fBTIM_DIER_CC1IE_Pos\fP)"
0x00000002 
.SS "#define TIM_DIER_CC1IE_Pos   (1U)"

.SS "#define TIM_DIER_CC2DE   \fBTIM_DIER_CC2DE_Msk\fP"
Capture/Compare 2 DMA request enable 
.SS "#define TIM_DIER_CC2DE_Msk   (0x1UL << \fBTIM_DIER_CC2DE_Pos\fP)"
0x00000400 
.SS "#define TIM_DIER_CC2DE_Pos   (10U)"

.SS "#define TIM_DIER_CC2IE   \fBTIM_DIER_CC2IE_Msk\fP"
Capture/Compare 2 interrupt enable 
.SS "#define TIM_DIER_CC2IE_Msk   (0x1UL << \fBTIM_DIER_CC2IE_Pos\fP)"
0x00000004 
.SS "#define TIM_DIER_CC2IE_Pos   (2U)"

.SS "#define TIM_DIER_CC3DE   \fBTIM_DIER_CC3DE_Msk\fP"
Capture/Compare 3 DMA request enable 
.SS "#define TIM_DIER_CC3DE_Msk   (0x1UL << \fBTIM_DIER_CC3DE_Pos\fP)"
0x00000800 
.SS "#define TIM_DIER_CC3DE_Pos   (11U)"

.SS "#define TIM_DIER_CC3IE   \fBTIM_DIER_CC3IE_Msk\fP"
Capture/Compare 3 interrupt enable 
.SS "#define TIM_DIER_CC3IE_Msk   (0x1UL << \fBTIM_DIER_CC3IE_Pos\fP)"
0x00000008 
.SS "#define TIM_DIER_CC3IE_Pos   (3U)"

.SS "#define TIM_DIER_CC4DE   \fBTIM_DIER_CC4DE_Msk\fP"
Capture/Compare 4 DMA request enable 
.SS "#define TIM_DIER_CC4DE_Msk   (0x1UL << \fBTIM_DIER_CC4DE_Pos\fP)"
0x00001000 
.SS "#define TIM_DIER_CC4DE_Pos   (12U)"

.SS "#define TIM_DIER_CC4IE   \fBTIM_DIER_CC4IE_Msk\fP"
Capture/Compare 4 interrupt enable 
.SS "#define TIM_DIER_CC4IE_Msk   (0x1UL << \fBTIM_DIER_CC4IE_Pos\fP)"
0x00000010 
.SS "#define TIM_DIER_CC4IE_Pos   (4U)"

.SS "#define TIM_DIER_COMDE   \fBTIM_DIER_COMDE_Msk\fP"
COM DMA request enable 
.SS "#define TIM_DIER_COMDE_Msk   (0x1UL << \fBTIM_DIER_COMDE_Pos\fP)"
0x00002000 
.SS "#define TIM_DIER_COMDE_Pos   (13U)"

.SS "#define TIM_DIER_COMIE   \fBTIM_DIER_COMIE_Msk\fP"
COM interrupt enable 
.SS "#define TIM_DIER_COMIE_Msk   (0x1UL << \fBTIM_DIER_COMIE_Pos\fP)"
0x00000020 
.SS "#define TIM_DIER_COMIE_Pos   (5U)"

.SS "#define TIM_DIER_TDE   \fBTIM_DIER_TDE_Msk\fP"
Trigger DMA request enable 
.SS "#define TIM_DIER_TDE_Msk   (0x1UL << \fBTIM_DIER_TDE_Pos\fP)"
0x00004000 
.SS "#define TIM_DIER_TDE_Pos   (14U)"

.SS "#define TIM_DIER_TIE   \fBTIM_DIER_TIE_Msk\fP"
Trigger interrupt enable 
.SS "#define TIM_DIER_TIE_Msk   (0x1UL << \fBTIM_DIER_TIE_Pos\fP)"
0x00000040 
.SS "#define TIM_DIER_TIE_Pos   (6U)"

.SS "#define TIM_DIER_UDE   \fBTIM_DIER_UDE_Msk\fP"
Update DMA request enable 
.SS "#define TIM_DIER_UDE_Msk   (0x1UL << \fBTIM_DIER_UDE_Pos\fP)"
0x00000100 
.SS "#define TIM_DIER_UDE_Pos   (8U)"

.SS "#define TIM_DIER_UIE   \fBTIM_DIER_UIE_Msk\fP"
Update interrupt enable 
.SS "#define TIM_DIER_UIE_Msk   (0x1UL << \fBTIM_DIER_UIE_Pos\fP)"
0x00000001 
.SS "#define TIM_DIER_UIE_Pos   (0U)"

.SS "#define TIM_DMAR_DMAB   \fBTIM_DMAR_DMAB_Msk\fP"
DMA register for burst accesses 
.SS "#define TIM_DMAR_DMAB_Msk   (0xFFFFUL << \fBTIM_DMAR_DMAB_Pos\fP)"
0x0000FFFF 
.SS "#define TIM_DMAR_DMAB_Pos   (0U)"

.SS "#define TIM_EGR_B2G   \fBTIM_EGR_B2G_Msk\fP"
Break 2 Generation 
.SS "#define TIM_EGR_B2G_Msk   (0x1UL << \fBTIM_EGR_B2G_Pos\fP)"
0x00000100 
.SS "#define TIM_EGR_B2G_Pos   (8U)"

.SS "#define TIM_EGR_BG   \fBTIM_EGR_BG_Msk\fP"
Break Generation 
.SS "#define TIM_EGR_BG_Msk   (0x1UL << \fBTIM_EGR_BG_Pos\fP)"
0x00000080 
.SS "#define TIM_EGR_BG_Pos   (7U)"

.SS "#define TIM_EGR_CC1G   \fBTIM_EGR_CC1G_Msk\fP"
Capture/Compare 1 Generation 
.SS "#define TIM_EGR_CC1G_Msk   (0x1UL << \fBTIM_EGR_CC1G_Pos\fP)"
0x00000002 
.SS "#define TIM_EGR_CC1G_Pos   (1U)"

.SS "#define TIM_EGR_CC2G   \fBTIM_EGR_CC2G_Msk\fP"
Capture/Compare 2 Generation 
.SS "#define TIM_EGR_CC2G_Msk   (0x1UL << \fBTIM_EGR_CC2G_Pos\fP)"
0x00000004 
.SS "#define TIM_EGR_CC2G_Pos   (2U)"

.SS "#define TIM_EGR_CC3G   \fBTIM_EGR_CC3G_Msk\fP"
Capture/Compare 3 Generation 
.SS "#define TIM_EGR_CC3G_Msk   (0x1UL << \fBTIM_EGR_CC3G_Pos\fP)"
0x00000008 
.SS "#define TIM_EGR_CC3G_Pos   (3U)"

.SS "#define TIM_EGR_CC4G   \fBTIM_EGR_CC4G_Msk\fP"
Capture/Compare 4 Generation 
.SS "#define TIM_EGR_CC4G_Msk   (0x1UL << \fBTIM_EGR_CC4G_Pos\fP)"
0x00000010 
.SS "#define TIM_EGR_CC4G_Pos   (4U)"

.SS "#define TIM_EGR_COMG   \fBTIM_EGR_COMG_Msk\fP"
Capture/Compare Control Update Generation 
.SS "#define TIM_EGR_COMG_Msk   (0x1UL << \fBTIM_EGR_COMG_Pos\fP)"
0x00000020 
.SS "#define TIM_EGR_COMG_Pos   (5U)"

.SS "#define TIM_EGR_TG   \fBTIM_EGR_TG_Msk\fP"
Trigger Generation 
.SS "#define TIM_EGR_TG_Msk   (0x1UL << \fBTIM_EGR_TG_Pos\fP)"
0x00000040 
.SS "#define TIM_EGR_TG_Pos   (6U)"

.SS "#define TIM_EGR_UG   \fBTIM_EGR_UG_Msk\fP"
Update Generation 
.SS "#define TIM_EGR_UG_Msk   (0x1UL << \fBTIM_EGR_UG_Pos\fP)"
0x00000001 
.SS "#define TIM_EGR_UG_Pos   (0U)"

.SS "#define TIM_PSC_PSC   \fBTIM_PSC_PSC_Msk\fP"
Prescaler Value 
.SS "#define TIM_PSC_PSC_Msk   (0xFFFFUL << \fBTIM_PSC_PSC_Pos\fP)"
0x0000FFFF 
.SS "#define TIM_PSC_PSC_Pos   (0U)"

.SS "#define TIM_RCR_REP   \fBTIM_RCR_REP_Msk\fP"
Repetition Counter Value 
.SS "#define TIM_RCR_REP_Msk   (0xFFFFUL << \fBTIM_RCR_REP_Pos\fP)"
0x0000FFFF 
.SS "#define TIM_RCR_REP_Pos   (0U)"

.SS "#define TIM_SMCR_ECE   \fBTIM_SMCR_ECE_Msk\fP"
External clock enable 
.SS "#define TIM_SMCR_ECE_Msk   (0x1UL << \fBTIM_SMCR_ECE_Pos\fP)"
0x00004000 
.SS "#define TIM_SMCR_ECE_Pos   (14U)"

.SS "#define TIM_SMCR_ETF   \fBTIM_SMCR_ETF_Msk\fP"
ETF[3:0] bits (External trigger filter) 
.SS "#define TIM_SMCR_ETF_0   (0x1UL << \fBTIM_SMCR_ETF_Pos\fP)"
0x00000100 
.SS "#define TIM_SMCR_ETF_1   (0x2UL << \fBTIM_SMCR_ETF_Pos\fP)"
0x00000200 
.SS "#define TIM_SMCR_ETF_2   (0x4UL << \fBTIM_SMCR_ETF_Pos\fP)"
0x00000400 
.SS "#define TIM_SMCR_ETF_3   (0x8UL << \fBTIM_SMCR_ETF_Pos\fP)"
0x00000800 
.SS "#define TIM_SMCR_ETF_Msk   (0xFUL << \fBTIM_SMCR_ETF_Pos\fP)"
0x00000F00 
.SS "#define TIM_SMCR_ETF_Pos   (8U)"

.SS "#define TIM_SMCR_ETP   \fBTIM_SMCR_ETP_Msk\fP"
External trigger polarity 
.SS "#define TIM_SMCR_ETP_Msk   (0x1UL << \fBTIM_SMCR_ETP_Pos\fP)"
0x00008000 
.SS "#define TIM_SMCR_ETP_Pos   (15U)"

.SS "#define TIM_SMCR_ETPS   \fBTIM_SMCR_ETPS_Msk\fP"
ETPS[1:0] bits (External trigger prescaler) 
.SS "#define TIM_SMCR_ETPS_0   (0x1UL << \fBTIM_SMCR_ETPS_Pos\fP)"
0x00001000 
.SS "#define TIM_SMCR_ETPS_1   (0x2UL << \fBTIM_SMCR_ETPS_Pos\fP)"
0x00002000 
.SS "#define TIM_SMCR_ETPS_Msk   (0x3UL << \fBTIM_SMCR_ETPS_Pos\fP)"
0x00003000 
.SS "#define TIM_SMCR_ETPS_Pos   (12U)"

.SS "#define TIM_SMCR_MSM   \fBTIM_SMCR_MSM_Msk\fP"
Master/slave mode 
.SS "#define TIM_SMCR_MSM_Msk   (0x1UL << \fBTIM_SMCR_MSM_Pos\fP)"
0x00000080 
.SS "#define TIM_SMCR_MSM_Pos   (7U)"

.SS "#define TIM_SMCR_OCCS   \fBTIM_SMCR_OCCS_Msk\fP"
OCREF clear selection 
.SS "#define TIM_SMCR_OCCS_Msk   (0x1UL << \fBTIM_SMCR_OCCS_Pos\fP)"
0x00000008 
.SS "#define TIM_SMCR_OCCS_Pos   (3U)"

.SS "#define TIM_SMCR_SMS   \fBTIM_SMCR_SMS_Msk\fP"
SMS[2:0] bits (Slave mode selection) 
.SS "#define TIM_SMCR_SMS_0   (0x00001UL << \fBTIM_SMCR_SMS_Pos\fP)"
0x00000001 
.SS "#define TIM_SMCR_SMS_1   (0x00002UL << \fBTIM_SMCR_SMS_Pos\fP)"
0x00000002 
.SS "#define TIM_SMCR_SMS_2   (0x00004UL << \fBTIM_SMCR_SMS_Pos\fP)"
0x00000004 
.SS "#define TIM_SMCR_SMS_3   (0x10000UL << \fBTIM_SMCR_SMS_Pos\fP)"
0x00010000 
.SS "#define TIM_SMCR_SMS_Msk   (0x10007UL << \fBTIM_SMCR_SMS_Pos\fP)"
0x00010007 
.SS "#define TIM_SMCR_SMS_Pos   (0U)"

.SS "#define TIM_SMCR_TS   \fBTIM_SMCR_TS_Msk\fP"
TS[2:0] bits (Trigger selection) 
.SS "#define TIM_SMCR_TS_0   (0x00001UL << \fBTIM_SMCR_TS_Pos\fP)"
0x00000010 
.SS "#define TIM_SMCR_TS_1   (0x00002UL << \fBTIM_SMCR_TS_Pos\fP)"
0x00000020 
.SS "#define TIM_SMCR_TS_2   (0x00004UL << \fBTIM_SMCR_TS_Pos\fP)"
0x00000040 
.SS "#define TIM_SMCR_TS_3   (0x10000UL << \fBTIM_SMCR_TS_Pos\fP)"
0x00100000 
.SS "#define TIM_SMCR_TS_4   (0x20000UL << \fBTIM_SMCR_TS_Pos\fP)"
0x00200000 
.SS "#define TIM_SMCR_TS_Msk   (0x30007UL << \fBTIM_SMCR_TS_Pos\fP)"
0x00300070 
.SS "#define TIM_SMCR_TS_Pos   (4U)"

.SS "#define TIM_SR_B2IF   \fBTIM_SR_B2IF_Msk\fP"
Break 2 interrupt Flag 
.SS "#define TIM_SR_B2IF_Msk   (0x1UL << \fBTIM_SR_B2IF_Pos\fP)"
0x00000100 
.SS "#define TIM_SR_B2IF_Pos   (8U)"

.SS "#define TIM_SR_BIF   \fBTIM_SR_BIF_Msk\fP"
Break interrupt Flag 
.SS "#define TIM_SR_BIF_Msk   (0x1UL << \fBTIM_SR_BIF_Pos\fP)"
0x00000080 
.SS "#define TIM_SR_BIF_Pos   (7U)"

.SS "#define TIM_SR_CC1IF   \fBTIM_SR_CC1IF_Msk\fP"
Capture/Compare 1 interrupt Flag 
.SS "#define TIM_SR_CC1IF_Msk   (0x1UL << \fBTIM_SR_CC1IF_Pos\fP)"
0x00000002 
.SS "#define TIM_SR_CC1IF_Pos   (1U)"

.SS "#define TIM_SR_CC1OF   \fBTIM_SR_CC1OF_Msk\fP"
Capture/Compare 1 Overcapture Flag 
.SS "#define TIM_SR_CC1OF_Msk   (0x1UL << \fBTIM_SR_CC1OF_Pos\fP)"
0x00000200 
.SS "#define TIM_SR_CC1OF_Pos   (9U)"

.SS "#define TIM_SR_CC2IF   \fBTIM_SR_CC2IF_Msk\fP"
Capture/Compare 2 interrupt Flag 
.SS "#define TIM_SR_CC2IF_Msk   (0x1UL << \fBTIM_SR_CC2IF_Pos\fP)"
0x00000004 
.SS "#define TIM_SR_CC2IF_Pos   (2U)"

.SS "#define TIM_SR_CC2OF   \fBTIM_SR_CC2OF_Msk\fP"
Capture/Compare 2 Overcapture Flag 
.SS "#define TIM_SR_CC2OF_Msk   (0x1UL << \fBTIM_SR_CC2OF_Pos\fP)"
0x00000400 
.SS "#define TIM_SR_CC2OF_Pos   (10U)"

.SS "#define TIM_SR_CC3IF   \fBTIM_SR_CC3IF_Msk\fP"
Capture/Compare 3 interrupt Flag 
.SS "#define TIM_SR_CC3IF_Msk   (0x1UL << \fBTIM_SR_CC3IF_Pos\fP)"
0x00000008 
.SS "#define TIM_SR_CC3IF_Pos   (3U)"

.SS "#define TIM_SR_CC3OF   \fBTIM_SR_CC3OF_Msk\fP"
Capture/Compare 3 Overcapture Flag 
.SS "#define TIM_SR_CC3OF_Msk   (0x1UL << \fBTIM_SR_CC3OF_Pos\fP)"
0x00000800 
.SS "#define TIM_SR_CC3OF_Pos   (11U)"

.SS "#define TIM_SR_CC4IF   \fBTIM_SR_CC4IF_Msk\fP"
Capture/Compare 4 interrupt Flag 
.SS "#define TIM_SR_CC4IF_Msk   (0x1UL << \fBTIM_SR_CC4IF_Pos\fP)"
0x00000010 
.SS "#define TIM_SR_CC4IF_Pos   (4U)"

.SS "#define TIM_SR_CC4OF   \fBTIM_SR_CC4OF_Msk\fP"
Capture/Compare 4 Overcapture Flag 
.SS "#define TIM_SR_CC4OF_Msk   (0x1UL << \fBTIM_SR_CC4OF_Pos\fP)"
0x00001000 
.SS "#define TIM_SR_CC4OF_Pos   (12U)"

.SS "#define TIM_SR_CC5IF   \fBTIM_SR_CC5IF_Msk\fP"
Capture/Compare 5 interrupt Flag 
.SS "#define TIM_SR_CC5IF_Msk   (0x1UL << \fBTIM_SR_CC5IF_Pos\fP)"
0x00010000 
.SS "#define TIM_SR_CC5IF_Pos   (16U)"

.SS "#define TIM_SR_CC6IF   \fBTIM_SR_CC6IF_Msk\fP"
Capture/Compare 6 interrupt Flag 
.SS "#define TIM_SR_CC6IF_Msk   (0x1UL << \fBTIM_SR_CC6IF_Pos\fP)"
0x00020000 
.SS "#define TIM_SR_CC6IF_Pos   (17U)"

.SS "#define TIM_SR_COMIF   \fBTIM_SR_COMIF_Msk\fP"
COM interrupt Flag 
.SS "#define TIM_SR_COMIF_Msk   (0x1UL << \fBTIM_SR_COMIF_Pos\fP)"
0x00000020 
.SS "#define TIM_SR_COMIF_Pos   (5U)"

.SS "#define TIM_SR_SBIF   \fBTIM_SR_SBIF_Msk\fP"
System Break interrupt Flag 
.SS "#define TIM_SR_SBIF_Msk   (0x1UL << \fBTIM_SR_SBIF_Pos\fP)"
0x00002000 
.SS "#define TIM_SR_SBIF_Pos   (13U)"

.SS "#define TIM_SR_TIF   \fBTIM_SR_TIF_Msk\fP"
Trigger interrupt Flag 
.SS "#define TIM_SR_TIF_Msk   (0x1UL << \fBTIM_SR_TIF_Pos\fP)"
0x00000040 
.SS "#define TIM_SR_TIF_Pos   (6U)"

.SS "#define TIM_SR_UIF   \fBTIM_SR_UIF_Msk\fP"
Update interrupt Flag 
.SS "#define TIM_SR_UIF_Msk   (0x1UL << \fBTIM_SR_UIF_Pos\fP)"
0x00000001 
.SS "#define TIM_SR_UIF_Pos   (0U)"

.SS "#define TIM_TISEL_TI1SEL   \fBTIM_TISEL_TI1SEL_Msk\fP"
TI1SEL[3:0] bits (TIM TI1 SEL) 
.SS "#define TIM_TISEL_TI1SEL_0   (0x1UL << \fBTIM_TISEL_TI1SEL_Pos\fP)"
0x00000001 
.SS "#define TIM_TISEL_TI1SEL_1   (0x2UL << \fBTIM_TISEL_TI1SEL_Pos\fP)"
0x00000002 
.SS "#define TIM_TISEL_TI1SEL_2   (0x4UL << \fBTIM_TISEL_TI1SEL_Pos\fP)"
0x00000004 
.SS "#define TIM_TISEL_TI1SEL_3   (0x8UL << \fBTIM_TISEL_TI1SEL_Pos\fP)"
0x00000008 
.SS "#define TIM_TISEL_TI1SEL_Msk   (0xFUL << \fBTIM_TISEL_TI1SEL_Pos\fP)"
0x0000000F 
.SS "#define TIM_TISEL_TI1SEL_Pos   (0U)"

.SS "#define TIM_TISEL_TI2SEL   \fBTIM_TISEL_TI2SEL_Msk\fP"
TI2SEL[3:0] bits (TIM TI2 SEL) 
.SS "#define TIM_TISEL_TI2SEL_0   (0x1UL << \fBTIM_TISEL_TI2SEL_Pos\fP)"
0x00000100 
.SS "#define TIM_TISEL_TI2SEL_1   (0x2UL << \fBTIM_TISEL_TI2SEL_Pos\fP)"
0x00000200 
.SS "#define TIM_TISEL_TI2SEL_2   (0x4UL << \fBTIM_TISEL_TI2SEL_Pos\fP)"
0x00000400 
.SS "#define TIM_TISEL_TI2SEL_3   (0x8UL << \fBTIM_TISEL_TI2SEL_Pos\fP)"
0x00000800 
.SS "#define TIM_TISEL_TI2SEL_Msk   (0xFUL << \fBTIM_TISEL_TI2SEL_Pos\fP)"
0x00000F00 
.SS "#define TIM_TISEL_TI2SEL_Pos   (8U)"

.SS "#define TIM_TISEL_TI3SEL   \fBTIM_TISEL_TI3SEL_Msk\fP"
TI3SEL[3:0] bits (TIM TI3 SEL) 
.SS "#define TIM_TISEL_TI3SEL_0   (0x1UL << \fBTIM_TISEL_TI3SEL_Pos\fP)"
0x00010000 
.SS "#define TIM_TISEL_TI3SEL_1   (0x2UL << \fBTIM_TISEL_TI3SEL_Pos\fP)"
0x00020000 
.SS "#define TIM_TISEL_TI3SEL_2   (0x4UL << \fBTIM_TISEL_TI3SEL_Pos\fP)"
0x00040000 
.SS "#define TIM_TISEL_TI3SEL_3   (0x8UL << \fBTIM_TISEL_TI3SEL_Pos\fP)"
0x00080000 
.SS "#define TIM_TISEL_TI3SEL_Msk   (0xFUL << \fBTIM_TISEL_TI3SEL_Pos\fP)"
0x000F0000 
.SS "#define TIM_TISEL_TI3SEL_Pos   (16U)"

.SS "#define TIM_TISEL_TI4SEL   \fBTIM_TISEL_TI4SEL_Msk\fP"
TI4SEL[3:0] bits (TIM TI4 SEL) 
.SS "#define TIM_TISEL_TI4SEL_0   (0x1UL << \fBTIM_TISEL_TI4SEL_Pos\fP)"
0x01000000 
.SS "#define TIM_TISEL_TI4SEL_1   (0x2UL << \fBTIM_TISEL_TI4SEL_Pos\fP)"
0x02000000 
.SS "#define TIM_TISEL_TI4SEL_2   (0x4UL << \fBTIM_TISEL_TI4SEL_Pos\fP)"
0x04000000 
.SS "#define TIM_TISEL_TI4SEL_3   (0x8UL << \fBTIM_TISEL_TI4SEL_Pos\fP)"
0x08000000 
.SS "#define TIM_TISEL_TI4SEL_Msk   (0xFUL << \fBTIM_TISEL_TI4SEL_Pos\fP)"
0x0F000000 
.SS "#define TIM_TISEL_TI4SEL_Pos   (24U)"

.SS "#define USART_BRR_BRR   ((uint16_t)0xFFFF)"
USART Baud rate register [15:0] 
.SS "#define USART_CR1_CMIE   \fBUSART_CR1_CMIE_Msk\fP"
Character match interrupt enable 
.SS "#define USART_CR1_CMIE_Msk   (0x1UL << \fBUSART_CR1_CMIE_Pos\fP)"
0x00004000 
.SS "#define USART_CR1_CMIE_Pos   (14U)"

.SS "#define USART_CR1_DEAT   \fBUSART_CR1_DEAT_Msk\fP"
DEAT[4:0] bits (Driver Enable Assertion Time) 
.SS "#define USART_CR1_DEAT_0   (0x01UL << \fBUSART_CR1_DEAT_Pos\fP)"
0x00200000 
.SS "#define USART_CR1_DEAT_1   (0x02UL << \fBUSART_CR1_DEAT_Pos\fP)"
0x00400000 
.SS "#define USART_CR1_DEAT_2   (0x04UL << \fBUSART_CR1_DEAT_Pos\fP)"
0x00800000 
.SS "#define USART_CR1_DEAT_3   (0x08UL << \fBUSART_CR1_DEAT_Pos\fP)"
0x01000000 
.SS "#define USART_CR1_DEAT_4   (0x10UL << \fBUSART_CR1_DEAT_Pos\fP)"
0x02000000 
.SS "#define USART_CR1_DEAT_Msk   (0x1FUL << \fBUSART_CR1_DEAT_Pos\fP)"
0x03E00000 
.SS "#define USART_CR1_DEAT_Pos   (21U)"

.SS "#define USART_CR1_DEDT   \fBUSART_CR1_DEDT_Msk\fP"
DEDT[4:0] bits (Driver Enable Deassertion Time) 
.SS "#define USART_CR1_DEDT_0   (0x01UL << \fBUSART_CR1_DEDT_Pos\fP)"
0x00010000 
.SS "#define USART_CR1_DEDT_1   (0x02UL << \fBUSART_CR1_DEDT_Pos\fP)"
0x00020000 
.SS "#define USART_CR1_DEDT_2   (0x04UL << \fBUSART_CR1_DEDT_Pos\fP)"
0x00040000 
.SS "#define USART_CR1_DEDT_3   (0x08UL << \fBUSART_CR1_DEDT_Pos\fP)"
0x00080000 
.SS "#define USART_CR1_DEDT_4   (0x10UL << \fBUSART_CR1_DEDT_Pos\fP)"
0x00100000 
.SS "#define USART_CR1_DEDT_Msk   (0x1FUL << \fBUSART_CR1_DEDT_Pos\fP)"
0x001F0000 
.SS "#define USART_CR1_DEDT_Pos   (16U)"

.SS "#define USART_CR1_EOBIE   \fBUSART_CR1_EOBIE_Msk\fP"
End of Block interrupt enable 
.SS "#define USART_CR1_EOBIE_Msk   (0x1UL << \fBUSART_CR1_EOBIE_Pos\fP)"
0x08000000 
.SS "#define USART_CR1_EOBIE_Pos   (27U)"

.SS "#define USART_CR1_FIFOEN   \fBUSART_CR1_FIFOEN_Msk\fP"
FIFO mode enable 
.SS "#define USART_CR1_FIFOEN_Msk   (0x1UL << \fBUSART_CR1_FIFOEN_Pos\fP)"
0x20000000 
.SS "#define USART_CR1_FIFOEN_Pos   (29U)"

.SS "#define USART_CR1_IDLEIE   \fBUSART_CR1_IDLEIE_Msk\fP"
IDLE Interrupt Enable 
.SS "#define USART_CR1_IDLEIE_Msk   (0x1UL << \fBUSART_CR1_IDLEIE_Pos\fP)"
0x00000010 
.SS "#define USART_CR1_IDLEIE_Pos   (4U)"

.SS "#define USART_CR1_M   \fBUSART_CR1_M_Msk\fP"
Word length 
.SS "#define USART_CR1_M0   \fBUSART_CR1_M0_Msk\fP"
Word length - Bit 0 
.SS "#define USART_CR1_M0_Msk   (0x1UL << \fBUSART_CR1_M0_Pos\fP)"
0x00001000 
.SS "#define USART_CR1_M0_Pos   (12U)"

.SS "#define USART_CR1_M1   \fBUSART_CR1_M1_Msk\fP"
Word length - Bit 1 
.SS "#define USART_CR1_M1_Msk   (0x1UL << \fBUSART_CR1_M1_Pos\fP)"
0x10000000 
.SS "#define USART_CR1_M1_Pos   (28U)"

.SS "#define USART_CR1_M_Msk   (0x10001UL << \fBUSART_CR1_M_Pos\fP)"
0x10001000 
.SS "#define USART_CR1_M_Pos   (12U)"

.SS "#define USART_CR1_MME   \fBUSART_CR1_MME_Msk\fP"
Mute Mode Enable 
.SS "#define USART_CR1_MME_Msk   (0x1UL << \fBUSART_CR1_MME_Pos\fP)"
0x00002000 
.SS "#define USART_CR1_MME_Pos   (13U)"

.SS "#define USART_CR1_OVER8   \fBUSART_CR1_OVER8_Msk\fP"
Oversampling by 8-bit or 16-bit mode 
.SS "#define USART_CR1_OVER8_Msk   (0x1UL << \fBUSART_CR1_OVER8_Pos\fP)"
0x00008000 
.SS "#define USART_CR1_OVER8_Pos   (15U)"

.SS "#define USART_CR1_PCE   \fBUSART_CR1_PCE_Msk\fP"
Parity Control Enable 
.SS "#define USART_CR1_PCE_Msk   (0x1UL << \fBUSART_CR1_PCE_Pos\fP)"
0x00000400 
.SS "#define USART_CR1_PCE_Pos   (10U)"

.SS "#define USART_CR1_PEIE   \fBUSART_CR1_PEIE_Msk\fP"
PE Interrupt Enable 
.SS "#define USART_CR1_PEIE_Msk   (0x1UL << \fBUSART_CR1_PEIE_Pos\fP)"
0x00000100 
.SS "#define USART_CR1_PEIE_Pos   (8U)"

.SS "#define USART_CR1_PS   \fBUSART_CR1_PS_Msk\fP"
Parity Selection 
.SS "#define USART_CR1_PS_Msk   (0x1UL << \fBUSART_CR1_PS_Pos\fP)"
0x00000200 
.SS "#define USART_CR1_PS_Pos   (9U)"

.SS "#define USART_CR1_RE   \fBUSART_CR1_RE_Msk\fP"
Receiver Enable 
.SS "#define USART_CR1_RE_Msk   (0x1UL << \fBUSART_CR1_RE_Pos\fP)"
0x00000004 
.SS "#define USART_CR1_RE_Pos   (2U)"

.SS "#define USART_CR1_RTOIE   \fBUSART_CR1_RTOIE_Msk\fP"
Receive Time Out interrupt enable 
.SS "#define USART_CR1_RTOIE_Msk   (0x1UL << \fBUSART_CR1_RTOIE_Pos\fP)"
0x04000000 
.SS "#define USART_CR1_RTOIE_Pos   (26U)"

.SS "#define USART_CR1_RXFFIE   \fBUSART_CR1_RXFFIE_Msk\fP"
RXFIFO Full interrupt enable 
.SS "#define USART_CR1_RXFFIE_Msk   (0x1UL << \fBUSART_CR1_RXFFIE_Pos\fP)"
0x80000000 
.SS "#define USART_CR1_RXFFIE_Pos   (31U)"

.SS "#define USART_CR1_RXNEIE_RXFNEIE   \fBUSART_CR1_RXNEIE_RXFNEIE_Msk\fP"
RXNE/RXFIFO not empty Interrupt Enable 
.SS "#define USART_CR1_RXNEIE_RXFNEIE_Msk   (0x1UL << \fBUSART_CR1_RXNEIE_RXFNEIE_Pos\fP)"
0x00000020 
.SS "#define USART_CR1_RXNEIE_RXFNEIE_Pos   (5U)"

.SS "#define USART_CR1_TCIE   \fBUSART_CR1_TCIE_Msk\fP"
Transmission Complete Interrupt Enable 
.SS "#define USART_CR1_TCIE_Msk   (0x1UL << \fBUSART_CR1_TCIE_Pos\fP)"
0x00000040 
.SS "#define USART_CR1_TCIE_Pos   (6U)"

.SS "#define USART_CR1_TE   \fBUSART_CR1_TE_Msk\fP"
Transmitter Enable 
.SS "#define USART_CR1_TE_Msk   (0x1UL << \fBUSART_CR1_TE_Pos\fP)"
0x00000008 
.SS "#define USART_CR1_TE_Pos   (3U)"

.SS "#define USART_CR1_TXEIE_TXFNFIE   \fBUSART_CR1_TXEIE_TXFNFIE_Msk\fP"
TXE/TXFIFO not full Interrupt Enable 
.SS "#define USART_CR1_TXEIE_TXFNFIE_Msk   (0x1UL << \fBUSART_CR1_TXEIE_TXFNFIE_Pos\fP)"
0x00000080 
.SS "#define USART_CR1_TXEIE_TXFNFIE_Pos   (7U)"

.SS "#define USART_CR1_TXFEIE   \fBUSART_CR1_TXFEIE_Msk\fP"
TXFIFO empty interrupt enable 
.SS "#define USART_CR1_TXFEIE_Msk   (0x1UL << \fBUSART_CR1_TXFEIE_Pos\fP)"
0x40000000 
.SS "#define USART_CR1_TXFEIE_Pos   (30U)"

.SS "#define USART_CR1_UE   \fBUSART_CR1_UE_Msk\fP"
USART Enable 
.SS "#define USART_CR1_UE_Msk   (0x1UL << \fBUSART_CR1_UE_Pos\fP)"
0x00000001 
.SS "#define USART_CR1_UE_Pos   (0U)"

.SS "#define USART_CR1_UESM   \fBUSART_CR1_UESM_Msk\fP"
USART Enable in STOP Mode 
.SS "#define USART_CR1_UESM_Msk   (0x1UL << \fBUSART_CR1_UESM_Pos\fP)"
0x00000002 
.SS "#define USART_CR1_UESM_Pos   (1U)"

.SS "#define USART_CR1_WAKE   \fBUSART_CR1_WAKE_Msk\fP"
Receiver Wakeup method 
.SS "#define USART_CR1_WAKE_Msk   (0x1UL << \fBUSART_CR1_WAKE_Pos\fP)"
0x00000800 
.SS "#define USART_CR1_WAKE_Pos   (11U)"

.SS "#define USART_CR2_ABREN   \fBUSART_CR2_ABREN_Msk\fP"
Auto Baud-Rate Enable 
.SS "#define USART_CR2_ABREN_Msk   (0x1UL << \fBUSART_CR2_ABREN_Pos\fP)"
0x00100000 
.SS "#define USART_CR2_ABREN_Pos   (20U)"

.SS "#define USART_CR2_ABRMODE   \fBUSART_CR2_ABRMODE_Msk\fP"
ABRMOD[1:0] bits (Auto Baud-Rate Mode) 
.SS "#define USART_CR2_ABRMODE_0   (0x1UL << \fBUSART_CR2_ABRMODE_Pos\fP)"
0x00200000 
.SS "#define USART_CR2_ABRMODE_1   (0x2UL << \fBUSART_CR2_ABRMODE_Pos\fP)"
0x00400000 
.SS "#define USART_CR2_ABRMODE_Msk   (0x3UL << \fBUSART_CR2_ABRMODE_Pos\fP)"
0x00600000 
.SS "#define USART_CR2_ABRMODE_Pos   (21U)"

.SS "#define USART_CR2_ADD   \fBUSART_CR2_ADD_Msk\fP"
Address of the USART node 
.SS "#define USART_CR2_ADD_Msk   (0xFFUL << \fBUSART_CR2_ADD_Pos\fP)"
0xFF000000 
.SS "#define USART_CR2_ADD_Pos   (24U)"

.SS "#define USART_CR2_ADDM7   \fBUSART_CR2_ADDM7_Msk\fP"
7-bit or 4-bit Address Detection 
.SS "#define USART_CR2_ADDM7_Msk   (0x1UL << \fBUSART_CR2_ADDM7_Pos\fP)"
0x00000010 
.SS "#define USART_CR2_ADDM7_Pos   (4U)"

.SS "#define USART_CR2_CLKEN   \fBUSART_CR2_CLKEN_Msk\fP"
Clock Enable 
.SS "#define USART_CR2_CLKEN_Msk   (0x1UL << \fBUSART_CR2_CLKEN_Pos\fP)"
0x00000800 
.SS "#define USART_CR2_CLKEN_Pos   (11U)"

.SS "#define USART_CR2_CPHA   \fBUSART_CR2_CPHA_Msk\fP"
Clock Phase 
.SS "#define USART_CR2_CPHA_Msk   (0x1UL << \fBUSART_CR2_CPHA_Pos\fP)"
0x00000200 
.SS "#define USART_CR2_CPHA_Pos   (9U)"

.SS "#define USART_CR2_CPOL   \fBUSART_CR2_CPOL_Msk\fP"
Clock Polarity 
.SS "#define USART_CR2_CPOL_Msk   (0x1UL << \fBUSART_CR2_CPOL_Pos\fP)"
0x00000400 
.SS "#define USART_CR2_CPOL_Pos   (10U)"

.SS "#define USART_CR2_DATAINV   \fBUSART_CR2_DATAINV_Msk\fP"
Binary data inversion 
.SS "#define USART_CR2_DATAINV_Msk   (0x1UL << \fBUSART_CR2_DATAINV_Pos\fP)"
0x00040000 
.SS "#define USART_CR2_DATAINV_Pos   (18U)"

.SS "#define USART_CR2_DIS_NSS   \fBUSART_CR2_DIS_NSS_Msk\fP"
NSS input pin disable for SPI slave selection 
.SS "#define USART_CR2_DIS_NSS_Msk   (0x1UL << \fBUSART_CR2_DIS_NSS_Pos\fP)"
0x00000008 
.SS "#define USART_CR2_DIS_NSS_Pos   (3U)"

.SS "#define USART_CR2_LBCL   \fBUSART_CR2_LBCL_Msk\fP"
Last Bit Clock pulse 
.SS "#define USART_CR2_LBCL_Msk   (0x1UL << \fBUSART_CR2_LBCL_Pos\fP)"
0x00000100 
.SS "#define USART_CR2_LBCL_Pos   (8U)"

.SS "#define USART_CR2_LBDIE   \fBUSART_CR2_LBDIE_Msk\fP"
LIN Break Detection Interrupt Enable 
.SS "#define USART_CR2_LBDIE_Msk   (0x1UL << \fBUSART_CR2_LBDIE_Pos\fP)"
0x00000040 
.SS "#define USART_CR2_LBDIE_Pos   (6U)"

.SS "#define USART_CR2_LBDL   \fBUSART_CR2_LBDL_Msk\fP"
LIN Break Detection Length 
.SS "#define USART_CR2_LBDL_Msk   (0x1UL << \fBUSART_CR2_LBDL_Pos\fP)"
0x00000020 
.SS "#define USART_CR2_LBDL_Pos   (5U)"

.SS "#define USART_CR2_LINEN   \fBUSART_CR2_LINEN_Msk\fP"
LIN mode enable 
.SS "#define USART_CR2_LINEN_Msk   (0x1UL << \fBUSART_CR2_LINEN_Pos\fP)"
0x00004000 
.SS "#define USART_CR2_LINEN_Pos   (14U)"

.SS "#define USART_CR2_MSBFIRST   \fBUSART_CR2_MSBFIRST_Msk\fP"
Most Significant Bit First 
.SS "#define USART_CR2_MSBFIRST_Msk   (0x1UL << \fBUSART_CR2_MSBFIRST_Pos\fP)"
0x00080000 
.SS "#define USART_CR2_MSBFIRST_Pos   (19U)"

.SS "#define USART_CR2_RTOEN   \fBUSART_CR2_RTOEN_Msk\fP"
Receiver Time-Out enable 
.SS "#define USART_CR2_RTOEN_Msk   (0x1UL << \fBUSART_CR2_RTOEN_Pos\fP)"
0x00800000 
.SS "#define USART_CR2_RTOEN_Pos   (23U)"

.SS "#define USART_CR2_RXINV   \fBUSART_CR2_RXINV_Msk\fP"
RX pin active level inversion 
.SS "#define USART_CR2_RXINV_Msk   (0x1UL << \fBUSART_CR2_RXINV_Pos\fP)"
0x00010000 
.SS "#define USART_CR2_RXINV_Pos   (16U)"

.SS "#define USART_CR2_SLVEN   \fBUSART_CR2_SLVEN_Msk\fP"
Synchronous Slave mode enable 
.SS "#define USART_CR2_SLVEN_Msk   (0x1UL << \fBUSART_CR2_SLVEN_Pos\fP)"
0x00000001 
.SS "#define USART_CR2_SLVEN_Pos   (0U)"

.SS "#define USART_CR2_STOP   \fBUSART_CR2_STOP_Msk\fP"
STOP[1:0] bits (STOP bits) 
.SS "#define USART_CR2_STOP_0   (0x1UL << \fBUSART_CR2_STOP_Pos\fP)"
0x00001000 
.SS "#define USART_CR2_STOP_1   (0x2UL << \fBUSART_CR2_STOP_Pos\fP)"
0x00002000 
.SS "#define USART_CR2_STOP_Msk   (0x3UL << \fBUSART_CR2_STOP_Pos\fP)"
0x00003000 
.SS "#define USART_CR2_STOP_Pos   (12U)"

.SS "#define USART_CR2_SWAP   \fBUSART_CR2_SWAP_Msk\fP"
SWAP TX/RX pins 
.SS "#define USART_CR2_SWAP_Msk   (0x1UL << \fBUSART_CR2_SWAP_Pos\fP)"
0x00008000 
.SS "#define USART_CR2_SWAP_Pos   (15U)"

.SS "#define USART_CR2_TXINV   \fBUSART_CR2_TXINV_Msk\fP"
TX pin active level inversion 
.SS "#define USART_CR2_TXINV_Msk   (0x1UL << \fBUSART_CR2_TXINV_Pos\fP)"
0x00020000 
.SS "#define USART_CR2_TXINV_Pos   (17U)"

.SS "#define USART_CR3_CTSE   \fBUSART_CR3_CTSE_Msk\fP"
CTS Enable 
.SS "#define USART_CR3_CTSE_Msk   (0x1UL << \fBUSART_CR3_CTSE_Pos\fP)"
0x00000200 
.SS "#define USART_CR3_CTSE_Pos   (9U)"

.SS "#define USART_CR3_CTSIE   \fBUSART_CR3_CTSIE_Msk\fP"
CTS Interrupt Enable 
.SS "#define USART_CR3_CTSIE_Msk   (0x1UL << \fBUSART_CR3_CTSIE_Pos\fP)"
0x00000400 
.SS "#define USART_CR3_CTSIE_Pos   (10U)"

.SS "#define USART_CR3_DDRE   \fBUSART_CR3_DDRE_Msk\fP"
DMA Disable on Reception Error 
.SS "#define USART_CR3_DDRE_Msk   (0x1UL << \fBUSART_CR3_DDRE_Pos\fP)"
0x00002000 
.SS "#define USART_CR3_DDRE_Pos   (13U)"

.SS "#define USART_CR3_DEM   \fBUSART_CR3_DEM_Msk\fP"
Driver Enable Mode 
.SS "#define USART_CR3_DEM_Msk   (0x1UL << \fBUSART_CR3_DEM_Pos\fP)"
0x00004000 
.SS "#define USART_CR3_DEM_Pos   (14U)"

.SS "#define USART_CR3_DEP   \fBUSART_CR3_DEP_Msk\fP"
Driver Enable Polarity Selection 
.SS "#define USART_CR3_DEP_Msk   (0x1UL << \fBUSART_CR3_DEP_Pos\fP)"
0x00008000 
.SS "#define USART_CR3_DEP_Pos   (15U)"

.SS "#define USART_CR3_DMAR   \fBUSART_CR3_DMAR_Msk\fP"
DMA Enable Receiver 
.SS "#define USART_CR3_DMAR_Msk   (0x1UL << \fBUSART_CR3_DMAR_Pos\fP)"
0x00000040 
.SS "#define USART_CR3_DMAR_Pos   (6U)"

.SS "#define USART_CR3_DMAT   \fBUSART_CR3_DMAT_Msk\fP"
DMA Enable Transmitter 
.SS "#define USART_CR3_DMAT_Msk   (0x1UL << \fBUSART_CR3_DMAT_Pos\fP)"
0x00000080 
.SS "#define USART_CR3_DMAT_Pos   (7U)"

.SS "#define USART_CR3_EIE   \fBUSART_CR3_EIE_Msk\fP"
Error Interrupt Enable 
.SS "#define USART_CR3_EIE_Msk   (0x1UL << \fBUSART_CR3_EIE_Pos\fP)"
0x00000001 
.SS "#define USART_CR3_EIE_Pos   (0U)"

.SS "#define USART_CR3_HDSEL   \fBUSART_CR3_HDSEL_Msk\fP"
Half-Duplex Selection 
.SS "#define USART_CR3_HDSEL_Msk   (0x1UL << \fBUSART_CR3_HDSEL_Pos\fP)"
0x00000008 
.SS "#define USART_CR3_HDSEL_Pos   (3U)"

.SS "#define USART_CR3_IREN   \fBUSART_CR3_IREN_Msk\fP"
IrDA mode Enable 
.SS "#define USART_CR3_IREN_Msk   (0x1UL << \fBUSART_CR3_IREN_Pos\fP)"
0x00000002 
.SS "#define USART_CR3_IREN_Pos   (1U)"

.SS "#define USART_CR3_IRLP   \fBUSART_CR3_IRLP_Msk\fP"
IrDA Low-Power 
.SS "#define USART_CR3_IRLP_Msk   (0x1UL << \fBUSART_CR3_IRLP_Pos\fP)"
0x00000004 
.SS "#define USART_CR3_IRLP_Pos   (2U)"

.SS "#define USART_CR3_NACK   \fBUSART_CR3_NACK_Msk\fP"
SmartCard NACK enable 
.SS "#define USART_CR3_NACK_Msk   (0x1UL << \fBUSART_CR3_NACK_Pos\fP)"
0x00000010 
.SS "#define USART_CR3_NACK_Pos   (4U)"

.SS "#define USART_CR3_ONEBIT   \fBUSART_CR3_ONEBIT_Msk\fP"
One sample bit method enable 
.SS "#define USART_CR3_ONEBIT_Msk   (0x1UL << \fBUSART_CR3_ONEBIT_Pos\fP)"
0x00000800 
.SS "#define USART_CR3_ONEBIT_Pos   (11U)"

.SS "#define USART_CR3_OVRDIS   \fBUSART_CR3_OVRDIS_Msk\fP"
Overrun Disable 
.SS "#define USART_CR3_OVRDIS_Msk   (0x1UL << \fBUSART_CR3_OVRDIS_Pos\fP)"
0x00001000 
.SS "#define USART_CR3_OVRDIS_Pos   (12U)"

.SS "#define USART_CR3_RTSE   \fBUSART_CR3_RTSE_Msk\fP"
RTS Enable 
.SS "#define USART_CR3_RTSE_Msk   (0x1UL << \fBUSART_CR3_RTSE_Pos\fP)"
0x00000100 
.SS "#define USART_CR3_RTSE_Pos   (8U)"

.SS "#define USART_CR3_RXFTCFG   \fBUSART_CR3_RXFTCFG_Msk\fP"
RXFIFO FIFO threshold configuration 
.SS "#define USART_CR3_RXFTCFG_0   (0x1UL << \fBUSART_CR3_RXFTCFG_Pos\fP)"
0x02000000 
.SS "#define USART_CR3_RXFTCFG_1   (0x2UL << \fBUSART_CR3_RXFTCFG_Pos\fP)"
0x04000000 
.SS "#define USART_CR3_RXFTCFG_2   (0x4UL << \fBUSART_CR3_RXFTCFG_Pos\fP)"
0x08000000 
.SS "#define USART_CR3_RXFTCFG_Msk   (0x7UL << \fBUSART_CR3_RXFTCFG_Pos\fP)"
0x0E000000 
.SS "#define USART_CR3_RXFTCFG_Pos   (25U)"

.SS "#define USART_CR3_RXFTIE   \fBUSART_CR3_RXFTIE_Msk\fP"
RXFIFO threshold interrupt enable 
.SS "#define USART_CR3_RXFTIE_Msk   (0x1UL << \fBUSART_CR3_RXFTIE_Pos\fP)"
0x10000000 
.SS "#define USART_CR3_RXFTIE_Pos   (28U)"

.SS "#define USART_CR3_SCARCNT   \fBUSART_CR3_SCARCNT_Msk\fP"
SCARCNT[2:0] bits (SmartCard Auto-Retry Count) 
.SS "#define USART_CR3_SCARCNT_0   (0x1UL << \fBUSART_CR3_SCARCNT_Pos\fP)"
0x00020000 
.SS "#define USART_CR3_SCARCNT_1   (0x2UL << \fBUSART_CR3_SCARCNT_Pos\fP)"
0x00040000 
.SS "#define USART_CR3_SCARCNT_2   (0x4UL << \fBUSART_CR3_SCARCNT_Pos\fP)"
0x00080000 
.SS "#define USART_CR3_SCARCNT_Msk   (0x7UL << \fBUSART_CR3_SCARCNT_Pos\fP)"
0x000E0000 
.SS "#define USART_CR3_SCARCNT_Pos   (17U)"

.SS "#define USART_CR3_SCEN   \fBUSART_CR3_SCEN_Msk\fP"
SmartCard mode enable 
.SS "#define USART_CR3_SCEN_Msk   (0x1UL << \fBUSART_CR3_SCEN_Pos\fP)"
0x00000020 
.SS "#define USART_CR3_SCEN_Pos   (5U)"

.SS "#define USART_CR3_TCBGTIE   \fBUSART_CR3_TCBGTIE_Msk\fP"
Transmission Complete Before Guard Time Interrupt Enable 
.SS "#define USART_CR3_TCBGTIE_Msk   (0x1UL << \fBUSART_CR3_TCBGTIE_Pos\fP)"
0x01000000 
.SS "#define USART_CR3_TCBGTIE_Pos   (24U)"

.SS "#define USART_CR3_TXFTCFG   \fBUSART_CR3_TXFTCFG_Msk\fP"
TXFIFO threshold configuration 
.SS "#define USART_CR3_TXFTCFG_0   (0x1UL << \fBUSART_CR3_TXFTCFG_Pos\fP)"
0x20000000 
.SS "#define USART_CR3_TXFTCFG_1   (0x2UL << \fBUSART_CR3_TXFTCFG_Pos\fP)"
0x40000000 
.SS "#define USART_CR3_TXFTCFG_2   (0x4UL << \fBUSART_CR3_TXFTCFG_Pos\fP)"
0x80000000 
.SS "#define USART_CR3_TXFTCFG_Msk   (0x7UL << \fBUSART_CR3_TXFTCFG_Pos\fP)"
0xE0000000 
.SS "#define USART_CR3_TXFTCFG_Pos   (29U)"

.SS "#define USART_CR3_TXFTIE   \fBUSART_CR3_TXFTIE_Msk\fP"
TXFIFO threshold interrupt enable 
.SS "#define USART_CR3_TXFTIE_Msk   (0x1UL << \fBUSART_CR3_TXFTIE_Pos\fP)"
0x00800000 
.SS "#define USART_CR3_TXFTIE_Pos   (23U)"

.SS "#define USART_CR3_WUFIE   \fBUSART_CR3_WUFIE_Msk\fP"
Wake Up Interrupt Enable 
.SS "#define USART_CR3_WUFIE_Msk   (0x1UL << \fBUSART_CR3_WUFIE_Pos\fP)"
0x00400000 
.SS "#define USART_CR3_WUFIE_Pos   (22U)"

.SS "#define USART_CR3_WUS   \fBUSART_CR3_WUS_Msk\fP"
WUS[1:0] bits (Wake UP Interrupt Flag Selection) 
.SS "#define USART_CR3_WUS_0   (0x1UL << \fBUSART_CR3_WUS_Pos\fP)"
0x00100000 
.SS "#define USART_CR3_WUS_1   (0x2UL << \fBUSART_CR3_WUS_Pos\fP)"
0x00200000 
.SS "#define USART_CR3_WUS_Msk   (0x3UL << \fBUSART_CR3_WUS_Pos\fP)"
0x00300000 
.SS "#define USART_CR3_WUS_Pos   (20U)"

.SS "#define USART_GTPR_GT   \fBUSART_GTPR_GT_Msk\fP"
GT[7:0] bits (Guard time value) 
.SS "#define USART_GTPR_GT_Msk   (0xFFUL << \fBUSART_GTPR_GT_Pos\fP)"
0x0000FF00 
.SS "#define USART_GTPR_GT_Pos   (8U)"

.SS "#define USART_GTPR_PSC   \fBUSART_GTPR_PSC_Msk\fP"
PSC[7:0] bits (Prescaler value) 
.SS "#define USART_GTPR_PSC_Msk   (0xFFUL << \fBUSART_GTPR_PSC_Pos\fP)"
0x000000FF 
.SS "#define USART_GTPR_PSC_Pos   (0U)"

.SS "#define USART_ICR_CMCF   \fBUSART_ICR_CMCF_Msk\fP"
Character Match Clear Flag 
.SS "#define USART_ICR_CMCF_Msk   (0x1UL << \fBUSART_ICR_CMCF_Pos\fP)"
0x00020000 
.SS "#define USART_ICR_CMCF_Pos   (17U)"

.SS "#define USART_ICR_CTSCF   \fBUSART_ICR_CTSCF_Msk\fP"
CTS Interrupt Clear Flag 
.SS "#define USART_ICR_CTSCF_Msk   (0x1UL << \fBUSART_ICR_CTSCF_Pos\fP)"
0x00000200 
.SS "#define USART_ICR_CTSCF_Pos   (9U)"

.SS "#define USART_ICR_EOBCF   \fBUSART_ICR_EOBCF_Msk\fP"
End Of Block Clear Flag 
.SS "#define USART_ICR_EOBCF_Msk   (0x1UL << \fBUSART_ICR_EOBCF_Pos\fP)"
0x00001000 
.SS "#define USART_ICR_EOBCF_Pos   (12U)"

.SS "#define USART_ICR_FECF   \fBUSART_ICR_FECF_Msk\fP"
Framing Error Clear Flag 
.SS "#define USART_ICR_FECF_Msk   (0x1UL << \fBUSART_ICR_FECF_Pos\fP)"
0x00000002 
.SS "#define USART_ICR_FECF_Pos   (1U)"

.SS "#define USART_ICR_IDLECF   \fBUSART_ICR_IDLECF_Msk\fP"
IDLE line detected Clear Flag 
.SS "#define USART_ICR_IDLECF_Msk   (0x1UL << \fBUSART_ICR_IDLECF_Pos\fP)"
0x00000010 
.SS "#define USART_ICR_IDLECF_Pos   (4U)"

.SS "#define USART_ICR_LBDCF   \fBUSART_ICR_LBDCF_Msk\fP"
LIN Break Detection Clear Flag 
.SS "#define USART_ICR_LBDCF_Msk   (0x1UL << \fBUSART_ICR_LBDCF_Pos\fP)"
0x00000100 
.SS "#define USART_ICR_LBDCF_Pos   (8U)"

.SS "#define USART_ICR_NECF   \fBUSART_ICR_NECF_Msk\fP"
Noise Error detected Clear Flag 
.SS "#define USART_ICR_NECF_Msk   (0x1UL << \fBUSART_ICR_NECF_Pos\fP)"
0x00000004 
.SS "#define USART_ICR_NECF_Pos   (2U)"

.SS "#define USART_ICR_ORECF   \fBUSART_ICR_ORECF_Msk\fP"
OverRun Error Clear Flag 
.SS "#define USART_ICR_ORECF_Msk   (0x1UL << \fBUSART_ICR_ORECF_Pos\fP)"
0x00000008 
.SS "#define USART_ICR_ORECF_Pos   (3U)"

.SS "#define USART_ICR_PECF   \fBUSART_ICR_PECF_Msk\fP"
Parity Error Clear Flag 
.SS "#define USART_ICR_PECF_Msk   (0x1UL << \fBUSART_ICR_PECF_Pos\fP)"
0x00000001 
.SS "#define USART_ICR_PECF_Pos   (0U)"

.SS "#define USART_ICR_RTOCF   \fBUSART_ICR_RTOCF_Msk\fP"
Receiver Time Out Clear Flag 
.SS "#define USART_ICR_RTOCF_Msk   (0x1UL << \fBUSART_ICR_RTOCF_Pos\fP)"
0x00000800 
.SS "#define USART_ICR_RTOCF_Pos   (11U)"

.SS "#define USART_ICR_TCBGTCF   \fBUSART_ICR_TCBGTCF_Msk\fP"
Transmission Complete Before Guard Time Clear Flag 
.SS "#define USART_ICR_TCBGTCF_Msk   (0x1UL << \fBUSART_ICR_TCBGTCF_Pos\fP)"
0x00000080 
.SS "#define USART_ICR_TCBGTCF_Pos   (7U)"

.SS "#define USART_ICR_TCCF   \fBUSART_ICR_TCCF_Msk\fP"
Transmission Complete Clear Flag 
.SS "#define USART_ICR_TCCF_Msk   (0x1UL << \fBUSART_ICR_TCCF_Pos\fP)"
0x00000040 
.SS "#define USART_ICR_TCCF_Pos   (6U)"

.SS "#define USART_ICR_TXFECF   \fBUSART_ICR_TXFECF_Msk\fP"
TXFIFO Empty Clear Flag 
.SS "#define USART_ICR_TXFECF_Msk   (0x1UL << \fBUSART_ICR_TXFECF_Pos\fP)"
0x00000020 
.SS "#define USART_ICR_TXFECF_Pos   (5U)"

.SS "#define USART_ICR_UDRCF   \fBUSART_ICR_UDRCF_Msk\fP"
SPI Slave Underrun Clear Flag 
.SS "#define USART_ICR_UDRCF_Msk   (0x1UL << \fBUSART_ICR_UDRCF_Pos\fP)"
0x00002000 
.SS "#define USART_ICR_UDRCF_Pos   (13U)"

.SS "#define USART_ICR_WUCF   \fBUSART_ICR_WUCF_Msk\fP"
Wake Up from stop mode Clear Flag 
.SS "#define USART_ICR_WUCF_Msk   (0x1UL << \fBUSART_ICR_WUCF_Pos\fP)"
0x00100000 
.SS "#define USART_ICR_WUCF_Pos   (20U)"

.SS "#define USART_ISR_ABRE   \fBUSART_ISR_ABRE_Msk\fP"
Auto-Baud Rate Error 
.SS "#define USART_ISR_ABRE_Msk   (0x1UL << \fBUSART_ISR_ABRE_Pos\fP)"
0x00004000 
.SS "#define USART_ISR_ABRE_Pos   (14U)"

.SS "#define USART_ISR_ABRF   \fBUSART_ISR_ABRF_Msk\fP"
Auto-Baud Rate Flag 
.SS "#define USART_ISR_ABRF_Msk   (0x1UL << \fBUSART_ISR_ABRF_Pos\fP)"
0x00008000 
.SS "#define USART_ISR_ABRF_Pos   (15U)"

.SS "#define USART_ISR_BUSY   \fBUSART_ISR_BUSY_Msk\fP"
Busy Flag 
.SS "#define USART_ISR_BUSY_Msk   (0x1UL << \fBUSART_ISR_BUSY_Pos\fP)"
0x00010000 
.SS "#define USART_ISR_BUSY_Pos   (16U)"

.SS "#define USART_ISR_CMF   \fBUSART_ISR_CMF_Msk\fP"
Character Match Flag 
.SS "#define USART_ISR_CMF_Msk   (0x1UL << \fBUSART_ISR_CMF_Pos\fP)"
0x00020000 
.SS "#define USART_ISR_CMF_Pos   (17U)"

.SS "#define USART_ISR_CTS   \fBUSART_ISR_CTS_Msk\fP"
CTS flag 
.SS "#define USART_ISR_CTS_Msk   (0x1UL << \fBUSART_ISR_CTS_Pos\fP)"
0x00000400 
.SS "#define USART_ISR_CTS_Pos   (10U)"

.SS "#define USART_ISR_CTSIF   \fBUSART_ISR_CTSIF_Msk\fP"
CTS interrupt flag 
.SS "#define USART_ISR_CTSIF_Msk   (0x1UL << \fBUSART_ISR_CTSIF_Pos\fP)"
0x00000200 
.SS "#define USART_ISR_CTSIF_Pos   (9U)"

.SS "#define USART_ISR_EOBF   \fBUSART_ISR_EOBF_Msk\fP"
End Of Block Flag 
.SS "#define USART_ISR_EOBF_Msk   (0x1UL << \fBUSART_ISR_EOBF_Pos\fP)"
0x00001000 
.SS "#define USART_ISR_EOBF_Pos   (12U)"

.SS "#define USART_ISR_FE   \fBUSART_ISR_FE_Msk\fP"
Framing Error 
.SS "#define USART_ISR_FE_Msk   (0x1UL << \fBUSART_ISR_FE_Pos\fP)"
0x00000002 
.SS "#define USART_ISR_FE_Pos   (1U)"

.SS "#define USART_ISR_IDLE   \fBUSART_ISR_IDLE_Msk\fP"
IDLE line detected 
.SS "#define USART_ISR_IDLE_Msk   (0x1UL << \fBUSART_ISR_IDLE_Pos\fP)"
0x00000010 
.SS "#define USART_ISR_IDLE_Pos   (4U)"

.SS "#define USART_ISR_LBDF   \fBUSART_ISR_LBDF_Msk\fP"
LIN Break Detection Flag 
.SS "#define USART_ISR_LBDF_Msk   (0x1UL << \fBUSART_ISR_LBDF_Pos\fP)"
0x00000100 
.SS "#define USART_ISR_LBDF_Pos   (8U)"

.SS "#define USART_ISR_NE   \fBUSART_ISR_NE_Msk\fP"
Noise detected Flag 
.SS "#define USART_ISR_NE_Msk   (0x1UL << \fBUSART_ISR_NE_Pos\fP)"
0x00000004 
.SS "#define USART_ISR_NE_Pos   (2U)"

.SS "#define USART_ISR_ORE   \fBUSART_ISR_ORE_Msk\fP"
OverRun Error 
.SS "#define USART_ISR_ORE_Msk   (0x1UL << \fBUSART_ISR_ORE_Pos\fP)"
0x00000008 
.SS "#define USART_ISR_ORE_Pos   (3U)"

.SS "#define USART_ISR_PE   \fBUSART_ISR_PE_Msk\fP"
Parity Error 
.SS "#define USART_ISR_PE_Msk   (0x1UL << \fBUSART_ISR_PE_Pos\fP)"
0x00000001 
.SS "#define USART_ISR_PE_Pos   (0U)"

.SS "#define USART_ISR_REACK   \fBUSART_ISR_REACK_Msk\fP"
Receive Enable Acknowledge Flag 
.SS "#define USART_ISR_REACK_Msk   (0x1UL << \fBUSART_ISR_REACK_Pos\fP)"
0x00400000 
.SS "#define USART_ISR_REACK_Pos   (22U)"

.SS "#define USART_ISR_RTOF   \fBUSART_ISR_RTOF_Msk\fP"
Receiver Time Out 
.SS "#define USART_ISR_RTOF_Msk   (0x1UL << \fBUSART_ISR_RTOF_Pos\fP)"
0x00000800 
.SS "#define USART_ISR_RTOF_Pos   (11U)"

.SS "#define USART_ISR_RWU   \fBUSART_ISR_RWU_Msk\fP"
Receive Wake Up from mute mode Flag 
.SS "#define USART_ISR_RWU_Msk   (0x1UL << \fBUSART_ISR_RWU_Pos\fP)"
0x00080000 
.SS "#define USART_ISR_RWU_Pos   (19U)"

.SS "#define USART_ISR_RXFF   \fBUSART_ISR_RXFF_Msk\fP"
RXFIFO Full Flag 
.SS "#define USART_ISR_RXFF_Msk   (0x1UL << \fBUSART_ISR_RXFF_Pos\fP)"
0x01000000 
.SS "#define USART_ISR_RXFF_Pos   (24U)"

.SS "#define USART_ISR_RXFT   \fBUSART_ISR_RXFT_Msk\fP"
RXFIFO Threshold Flag 
.SS "#define USART_ISR_RXFT_Msk   (0x1UL << \fBUSART_ISR_RXFT_Pos\fP)"
0x04000000 
.SS "#define USART_ISR_RXFT_Pos   (26U)"

.SS "#define USART_ISR_RXNE_RXFNE   \fBUSART_ISR_RXNE_RXFNE_Msk\fP"
Read Data Register Not Empty/RXFIFO Not Empty 
.SS "#define USART_ISR_RXNE_RXFNE_Msk   (0x1UL << \fBUSART_ISR_RXNE_RXFNE_Pos\fP)"
0x00000020 
.SS "#define USART_ISR_RXNE_RXFNE_Pos   (5U)"

.SS "#define USART_ISR_SBKF   \fBUSART_ISR_SBKF_Msk\fP"
Send Break Flag 
.SS "#define USART_ISR_SBKF_Msk   (0x1UL << \fBUSART_ISR_SBKF_Pos\fP)"
0x00040000 
.SS "#define USART_ISR_SBKF_Pos   (18U)"

.SS "#define USART_ISR_TC   \fBUSART_ISR_TC_Msk\fP"
Transmission Complete 
.SS "#define USART_ISR_TC_Msk   (0x1UL << \fBUSART_ISR_TC_Pos\fP)"
0x00000040 
.SS "#define USART_ISR_TC_Pos   (6U)"

.SS "#define USART_ISR_TCBGT   \fBUSART_ISR_TCBGT_Msk\fP"
Transmission Complete Before Guard Time Completion Flag 
.SS "#define USART_ISR_TCBGT_Msk   (0x1UL << \fBUSART_ISR_TCBGT_Pos\fP)"
0x02000000 
.SS "#define USART_ISR_TCBGT_Pos   (25U)"

.SS "#define USART_ISR_TEACK   \fBUSART_ISR_TEACK_Msk\fP"
Transmit Enable Acknowledge Flag 
.SS "#define USART_ISR_TEACK_Msk   (0x1UL << \fBUSART_ISR_TEACK_Pos\fP)"
0x00200000 
.SS "#define USART_ISR_TEACK_Pos   (21U)"

.SS "#define USART_ISR_TXE_TXFNF   \fBUSART_ISR_TXE_TXFNF_Msk\fP"
Transmit Data Register Empty/TXFIFO Not Full 
.SS "#define USART_ISR_TXE_TXFNF_Msk   (0x1UL << \fBUSART_ISR_TXE_TXFNF_Pos\fP)"
0x00000080 
.SS "#define USART_ISR_TXE_TXFNF_Pos   (7U)"

.SS "#define USART_ISR_TXFE   \fBUSART_ISR_TXFE_Msk\fP"
TXFIFO Empty Flag 
.SS "#define USART_ISR_TXFE_Msk   (0x1UL << \fBUSART_ISR_TXFE_Pos\fP)"
0x00800000 
.SS "#define USART_ISR_TXFE_Pos   (23U)"

.SS "#define USART_ISR_TXFT   \fBUSART_ISR_TXFT_Msk\fP"
TXFIFO Threshold Flag 
.SS "#define USART_ISR_TXFT_Msk   (0x1UL << \fBUSART_ISR_TXFT_Pos\fP)"
0x08000000 
.SS "#define USART_ISR_TXFT_Pos   (27U)"

.SS "#define USART_ISR_UDR   \fBUSART_ISR_UDR_Msk\fP"
SPI Slave Underrun Error Flag 
.SS "#define USART_ISR_UDR_Msk   (0x1UL << \fBUSART_ISR_UDR_Pos\fP)"
0x00002000 
.SS "#define USART_ISR_UDR_Pos   (13U)"

.SS "#define USART_ISR_WUF   \fBUSART_ISR_WUF_Msk\fP"
Wake Up from stop mode Flag 
.SS "#define USART_ISR_WUF_Msk   (0x1UL << \fBUSART_ISR_WUF_Pos\fP)"
0x00100000 
.SS "#define USART_ISR_WUF_Pos   (20U)"

.SS "#define USART_PRESC_PRESCALER   \fBUSART_PRESC_PRESCALER_Msk\fP"
PRESCALER[3:0] bits (Clock prescaler) 
.SS "#define USART_PRESC_PRESCALER_0   (0x1UL << \fBUSART_PRESC_PRESCALER_Pos\fP)"
0x00000001 
.SS "#define USART_PRESC_PRESCALER_1   (0x2UL << \fBUSART_PRESC_PRESCALER_Pos\fP)"
0x00000002 
.SS "#define USART_PRESC_PRESCALER_2   (0x4UL << \fBUSART_PRESC_PRESCALER_Pos\fP)"
0x00000004 
.SS "#define USART_PRESC_PRESCALER_3   (0x8UL << \fBUSART_PRESC_PRESCALER_Pos\fP)"
0x00000008 
.SS "#define USART_PRESC_PRESCALER_Msk   (0xFUL << \fBUSART_PRESC_PRESCALER_Pos\fP)"
0x0000000F 
.SS "#define USART_PRESC_PRESCALER_Pos   (0U)"

.SS "#define USART_RDR_RDR   \fBUSART_RDR_RDR_Msk\fP"
RDR[8:0] bits (Receive Data value) 
.SS "#define USART_RDR_RDR_Msk   (0x1FFUL << \fBUSART_RDR_RDR_Pos\fP)"
0x000001FF 
.SS "#define USART_RDR_RDR_Pos   (0U)"

.SS "#define USART_RQR_ABRRQ   ((uint16_t)0x0001)"
Auto-Baud Rate Request 
.SS "#define USART_RQR_MMRQ   ((uint16_t)0x0004)"
Mute Mode Request 
.SS "#define USART_RQR_RXFRQ   ((uint16_t)0x0008)"
Receive Data flush Request 
.SS "#define USART_RQR_SBKRQ   ((uint16_t)0x0002)"
Send Break Request 
.SS "#define USART_RQR_TXFRQ   ((uint16_t)0x0010)"
Transmit data flush Request 
.SS "#define USART_RTOR_BLEN   \fBUSART_RTOR_BLEN_Msk\fP"
Block Length 
.SS "#define USART_RTOR_BLEN_Msk   (0xFFUL << \fBUSART_RTOR_BLEN_Pos\fP)"
0xFF000000 
.SS "#define USART_RTOR_BLEN_Pos   (24U)"

.SS "#define USART_RTOR_RTO   \fBUSART_RTOR_RTO_Msk\fP"
Receiver Time Out Value 
.SS "#define USART_RTOR_RTO_Msk   (0xFFFFFFUL << \fBUSART_RTOR_RTO_Pos\fP)"
0x00FFFFFF 
.SS "#define USART_RTOR_RTO_Pos   (0U)"

.SS "#define USART_TDR_TDR   \fBUSART_TDR_TDR_Msk\fP"
TDR[8:0] bits (Transmit Data value) 
.SS "#define USART_TDR_TDR_Msk   (0x1FFUL << \fBUSART_TDR_TDR_Pos\fP)"
0x000001FF 
.SS "#define USART_TDR_TDR_Pos   (0U)"

.SS "#define WWDG_CFR_EWI   \fBWWDG_CFR_EWI_Msk\fP"
Early Wakeup Interrupt 
.SS "#define WWDG_CFR_EWI_Msk   (0x1UL << \fBWWDG_CFR_EWI_Pos\fP)"
0x00000200 
.SS "#define WWDG_CFR_EWI_Pos   (9U)"

.SS "#define WWDG_CFR_W   \fBWWDG_CFR_W_Msk\fP"
W[6:0] bits (7-bit window value) 
.SS "#define WWDG_CFR_W_0   (0x01UL << \fBWWDG_CFR_W_Pos\fP)"
0x00000001 
.SS "#define WWDG_CFR_W_1   (0x02UL << \fBWWDG_CFR_W_Pos\fP)"
0x00000002 
.SS "#define WWDG_CFR_W_2   (0x04UL << \fBWWDG_CFR_W_Pos\fP)"
0x00000004 
.SS "#define WWDG_CFR_W_3   (0x08UL << \fBWWDG_CFR_W_Pos\fP)"
0x00000008 
.SS "#define WWDG_CFR_W_4   (0x10UL << \fBWWDG_CFR_W_Pos\fP)"
0x00000010 
.SS "#define WWDG_CFR_W_5   (0x20UL << \fBWWDG_CFR_W_Pos\fP)"
0x00000020 
.SS "#define WWDG_CFR_W_6   (0x40UL << \fBWWDG_CFR_W_Pos\fP)"
0x00000040 
.SS "#define WWDG_CFR_W_Msk   (0x7FUL << \fBWWDG_CFR_W_Pos\fP)"
0x0000007F 
.SS "#define WWDG_CFR_W_Pos   (0U)"

.SS "#define WWDG_CFR_WDGTB   \fBWWDG_CFR_WDGTB_Msk\fP"
WDGTB[2:0] bits (Timer Base) 
.SS "#define WWDG_CFR_WDGTB_0   (0x1UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
0x00000800 
.SS "#define WWDG_CFR_WDGTB_1   (0x2UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
0x00001000 
.SS "#define WWDG_CFR_WDGTB_2   (0x4UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
0x00002000 
.SS "#define WWDG_CFR_WDGTB_Msk   (0x7UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
0x00003800 
.SS "#define WWDG_CFR_WDGTB_Pos   (11U)"

.SS "#define WWDG_CR_T   \fBWWDG_CR_T_Msk\fP"
T[6:0] bits (7-Bit counter (MSB to LSB)) 
.SS "#define WWDG_CR_T_0   (0x01UL << \fBWWDG_CR_T_Pos\fP)"
0x00000001 
.SS "#define WWDG_CR_T_1   (0x02UL << \fBWWDG_CR_T_Pos\fP)"
0x00000002 
.SS "#define WWDG_CR_T_2   (0x04UL << \fBWWDG_CR_T_Pos\fP)"
0x00000004 
.SS "#define WWDG_CR_T_3   (0x08UL << \fBWWDG_CR_T_Pos\fP)"
0x00000008 
.SS "#define WWDG_CR_T_4   (0x10UL << \fBWWDG_CR_T_Pos\fP)"
0x00000010 
.SS "#define WWDG_CR_T_5   (0x20UL << \fBWWDG_CR_T_Pos\fP)"
0x00000020 
.SS "#define WWDG_CR_T_6   (0x40UL << \fBWWDG_CR_T_Pos\fP)"
0x00000040 
.SS "#define WWDG_CR_T_Msk   (0x7FUL << \fBWWDG_CR_T_Pos\fP)"
0x0000007F 
.SS "#define WWDG_CR_T_Pos   (0U)"

.SS "#define WWDG_CR_WDGA   \fBWWDG_CR_WDGA_Msk\fP"
Activation bit 
.SS "#define WWDG_CR_WDGA_Msk   (0x1UL << \fBWWDG_CR_WDGA_Pos\fP)"
0x00000080 
.SS "#define WWDG_CR_WDGA_Pos   (7U)"

.SS "#define WWDG_SR_EWIF   \fBWWDG_SR_EWIF_Msk\fP"
Early Wakeup Interrupt Flag 
.SS "#define WWDG_SR_EWIF_Msk   (0x1UL << \fBWWDG_SR_EWIF_Pos\fP)"
0x00000001 
.SS "#define WWDG_SR_EWIF_Pos   (0U)"

.SH "Author"
.PP 
Generated automatically by Doxygen for Radar from the source code\&.
