{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574325111101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574325111106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 03:31:51 2019 " "Processing started: Thu Nov 21 03:31:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574325111106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574325111106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_sub -c add_sub " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_sub -c add_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574325111106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574325111665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574325111665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab4/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab4/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574325120619 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574325120619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574325120619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab4/src/gen_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab4/src/gen_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_synchronizer-beh " "Found design unit 1: gen_synchronizer-beh" {  } { { "../../src/gen_synchronizer.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/gen_synchronizer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574325120623 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_synchronizer " "Found entity 1: gen_synchronizer" {  } { { "../../src/gen_synchronizer.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/gen_synchronizer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574325120623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574325120623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab4/src/bcd_to_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab4/src/bcd_to_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_seven_seg-arc " "Found design unit 1: bcd_to_seven_seg-arc" {  } { { "../../src/bcd_to_seven_seg.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/bcd_to_seven_seg.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574325120627 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_seven_seg " "Found entity 1: bcd_to_seven_seg" {  } { { "../../src/bcd_to_seven_seg.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/bcd_to_seven_seg.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574325120627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574325120627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab4/src/gen_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab4/src/gen_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_add_sub-arc " "Found design unit 1: gen_add_sub-arc" {  } { { "../../src/gen_add_sub.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/gen_add_sub.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574325120631 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_add_sub " "Found entity 1: gen_add_sub" {  } { { "../../src/gen_add_sub.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/gen_add_sub.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574325120631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574325120631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab4/src/components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/briza/documents/github/hdl/lab4/src/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "../../src/components.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/components.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574325120636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574325120636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab4/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab4/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-implementation " "Found design unit 1: top-implementation" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574325120640 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/top.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574325120640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574325120640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574325120680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_synchronizer gen_synchronizer:a_sync_u " "Elaborating entity \"gen_synchronizer\" for hierarchy \"gen_synchronizer:a_sync_u\"" {  } { { "../../src/top.vhd" "a_sync_u" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574325120700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_synchronizer gen_synchronizer:result_sync_u " "Elaborating entity \"gen_synchronizer\" for hierarchy \"gen_synchronizer:result_sync_u\"" {  } { { "../../src/top.vhd" "result_sync_u" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/top.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574325120716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer rising_edge_synchronizer:add_sync " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"rising_edge_synchronizer:add_sync\"" {  } { { "../../src/top.vhd" "add_sync" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/top.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574325120732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seven_seg bcd_to_seven_seg:a_display_u " "Elaborating entity \"bcd_to_seven_seg\" for hierarchy \"bcd_to_seven_seg:a_display_u\"" {  } { { "../../src/top.vhd" "a_display_u" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/top.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574325120744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_add_sub gen_add_sub:addsub_u " "Elaborating entity \"gen_add_sub\" for hierarchy \"gen_add_sub:addsub_u\"" {  } { { "../../src/top.vhd" "addsub_u" { Text "C:/Users/briza/Documents/GitHub/HDL/lab4/src/top.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574325120764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574325121317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574325121605 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574325121605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574325121682 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574325121682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574325121682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574325121682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574325121710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 03:32:01 2019 " "Processing ended: Thu Nov 21 03:32:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574325121710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574325121710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574325121710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574325121710 ""}
