Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Mar  7 10:28:17 2023
| Host         : CSE-P07-2168-2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RegFile_control_sets_placed.rpt
| Design       : RegFile
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1024 |          418 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | genblk1[24].regis/genblk1[31].mdl/load[0] | reset_IBUF       |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG | genblk1[23].regis/genblk1[31].mdl/load[0] | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[21].regis/genblk1[31].mdl/load[0] | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[22].regis/genblk1[31].mdl/load[0] | reset_IBUF       |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | genblk1[1].regis/genblk1[31].mdl/load[0]  | reset_IBUF       |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | genblk1[20].regis/genblk1[31].mdl/load[0] | reset_IBUF       |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | genblk1[11].regis/genblk1[31].mdl/load[0] | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | genblk1[10].regis/genblk1[31].mdl/load[0] | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[0].regis/genblk1[31].mdl/load[0]  | reset_IBUF       |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | genblk1[12].regis/genblk1[31].mdl/load[0] | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | genblk1[29].regis/genblk1[31].mdl/load[0] | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | genblk1[2].regis/genblk1[31].mdl/load[0]  | reset_IBUF       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | genblk1[30].regis/genblk1[31].mdl/load[0] | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[27].regis/genblk1[31].mdl/load[0] | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[28].regis/genblk1[31].mdl/load[0] | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | genblk1[25].regis/genblk1[31].mdl/load[0] | reset_IBUF       |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | genblk1[26].regis/genblk1[31].mdl/load[0] | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[6].regis/genblk1[31].mdl/load[0]  | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | genblk1[7].regis/genblk1[31].mdl/load[0]  | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[3].regis/genblk1[31].mdl/load[0]  | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[5].regis/genblk1[31].mdl/load[0]  | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | genblk1[4].regis/genblk1[31].mdl/load[0]  | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | genblk1[31].regis/genblk1[31].mdl/load[0] | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[14].regis/genblk1[31].mdl/load[0] | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | genblk1[15].regis/genblk1[31].mdl/load[0] | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | genblk1[16].regis/genblk1[31].mdl/load[0] | reset_IBUF       |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG | genblk1[8].regis/genblk1[31].mdl/load[0]  | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[13].regis/genblk1[31].mdl/load[0] | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | genblk1[9].regis/genblk1[31].mdl/load[0]  | reset_IBUF       |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | genblk1[17].regis/genblk1[31].mdl/load[0] | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | genblk1[18].regis/genblk1[31].mdl/load[0] | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | genblk1[19].regis/genblk1[31].mdl/load[0] | reset_IBUF       |                5 |             32 |         6.40 |
+----------------+-------------------------------------------+------------------+------------------+----------------+--------------+


