Project Information                             c:\max2work\d1test\d1v63v3.rpt

MAX+plus II Compiler Report File
Version 6.1 02/28/96
Compiled: 05/15/97 12:18:23

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

d1v63v3   EPM7064LC84-15   26       42       0      55      33          85 %

User Pins:                 26       42       0  



Project Information                             c:\max2work\d1test\d1v63v3.rpt

** PROJECT COMPILATION MESSAGES **

Warning: GLOBAL primitive on node 'MRES' feeds logic -- non-global signal usage may result
Warning: Primitive 'TDO' is stuck at GND
Warning: Can't run "Multichip Partitioner": all network licenses are in use
Info: Reserved unused input pin 'TMS' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TCK' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board


Project Information                             c:\max2work\d1test\d1v63v3.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock
INFO: Signal 'MRES' chosen for auto global Clear
INFO: Signal 'PAGE1' chosen for auto global Output Enable


Project Information                             c:\max2work\d1test\d1v63v3.rpt

** PIN/LC/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

d1v63v3@61                        ABU0
d1v63v3@60                        ABU1
d1v63v3@58                        ABU2
d1v63v3@57                        ABU3
d1v63v3@56                        ABU4
d1v63v3@55                        ABU5
d1v63v3@54                        ABU6
d1v63v3@52                        ABU7
d1v63v3@51                        ABU8
d1v63v3@50                        ABU9
d1v63v3@49                        ABU10
d1v63v3@48                        ABU11
d1v63v3@46                        ABU12
d1v63v3@45                        ABU13
d1v63v3@44                        ABU14
d1v63v3@28                        ADDEN
d1v63v3@27                        ADJUST
d1v63v3@2                         A0
d1v63v3@29                        CHECKSUM
d1v63v3@83                        CLK
d1v63v3@76                        D0
d1v63v3@75                        D1
d1v63v3@74                        D2
d1v63v3@73                        D3
d1v63v3@70                        D4
d1v63v3@69                        D5
d1v63v3@68                        D6
d1v63v3@67                        D7
d1v63v3@65                        D8
d1v63v3@64                        D9
d1v63v3@63                        D10
d1v63v3@79                        HINT
d1v63v3@80                        HLOAD
d1v63v3@34                        HLOAD1
d1v63v3@9                         H0
d1v63v3@10                        H1
d1v63v3@11                        H2
d1v63v3@12                        H3
d1v63v3@4                         H4
d1v63v3@16                        H5
d1v63v3@17                        H6
d1v63v3@18                        H7
d1v63v3@20                        H8
d1v63v3@21                        H9
d1v63v3@22                        H10
d1v63v3@6                         KLIK
d1v63v3@1                         MRES
d1v63v3@15                        NOTH3
d1v63v3@8                         NOTH5
d1v63v3@84                        PAGE1
d1v63v3@31                        RAMDATA
d1v63v3@24                        SOUND
d1v63v3@81                        SYS_H
d1v63v3@77                        SYSSEL
d1v63v3@33                        S0
d1v63v3@5                         S1
d1v63v3@62                        TCK
d1v63v3@14                        TDI
d1v63v3@71                        TDO
d1v63v3@23                        TMS
d1v63v3@35                        TXTBLK0
d1v63v3@36                        TXTBLK1
d1v63v3@37                        TXTNR0
d1v63v3@39                        TXTNR1
d1v63v3@40                        TXTNR2
d1v63v3@41                        TXTNR3
d1v63v3@25                        3OR4
d1v63v3@30                        3OR4BUF


Project Information                             c:\max2work\d1test\d1v63v3.rpt

** FILE HIERARCHY **



|linecntr:1|
|3dffs:35|
|3dffs:22|
|txtadr:37|
|resetgen:45|
|ramadrd1:51|
|hdecodd1:53|


Device-Specific Information:                    c:\max2work\d1test\d1v63v3.rpt
d1v63v3

***** Logic for device 'd1v63v3' compiled without errors.




Device: EPM7064LC84-15
Turbo: ON
Security: OFF


Device-Specific Information:                    c:\max2work\d1test\d1v63v3.rpt
d1v63v3

** ERROR SUMMARY **

Info: Chip 'd1v63v3' in device 'EPM7064LC84-15' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                             
                                                                             
                                                                    S        
                       N                       P        S  H        Y        
                       O     K              M  A        Y  L  H     S        
                       T  G  L        V     R  G  C  G  S  O  I  V  S        
              H  H  H  H  N  I  S  H  C  A  E  E  L  N  _  A  N  C  E  D  D  
              2  1  0  5  D  K  1  4  C  0  S  1  K  D  H  D  T  C  L  0  1  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
      H3 | 12                                                              74 | D2 
     VCC | 13                                                              73 | D3 
     TDI | 14                                                              72 | GND 
   NOTH3 | 15                                                              71 | TDO 
      H5 | 16                                                              70 | D4 
      H6 | 17                                                              69 | D5 
      H7 | 18                                                              68 | D6 
     GND | 19                                                              67 | D7 
      H8 | 20                                                              66 | VCC 
      H9 | 21                                                              65 | D8 
     H10 | 22                        EPM7064LC84-15                        64 | D9 
     TMS | 23                                                              63 | D10 
   SOUND | 24                                                              62 | TCK 
    3OR4 | 25                                                              61 | ABU0 
     VCC | 26                                                              60 | ABU1 
  ADJUST | 27                                                              59 | GND 
   ADDEN | 28                                                              58 | ABU2 
CHECKSUM | 29                                                              57 | ABU3 
 3OR4BUF | 30                                                              56 | ABU4 
 RAMDATA | 31                                                              55 | ABU5 
     GND | 32                                                              54 | ABU6 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              S  H  T  T  T  V  T  T  T  G  V  A  A  A  G  A  A  A  A  A  V  
              0  L  X  X  X  C  X  X  X  N  C  B  B  B  N  B  B  B  B  B  C  
                 O  T  T  T  C  T  T  T  D  C  U  U  U  D  U  U  U  U  U  C  
                 A  B  B  N     N  N  N        1  1  1     1  1  9  8  7     
                 D  L  L  R     R  R  R        4  3  2     1  0              
                 1  K  K  0     1  2  3                                      
                    0  1                                                     
                                                                             


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                    c:\max2work\d1test\d1v63v3.rpt
d1v63v3

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    14/16( 87%)  16/16(100%)  15/16( 93%)  25/36( 69%) 
B:    LC17 - LC32    16/16(100%)  16/16(100%)  11/16( 68%)  26/36( 72%) 
C:    LC33 - LC48    16/16(100%)  16/16(100%)   1/16(  6%)  20/36( 55%) 
D:    LC49 - LC64     9/16( 56%)  16/16(100%)   8/16( 50%)  19/36( 52%) 


Total dedicated input pins used:                 4/4    (100%)
Total I/O pins used:                            64/64   (100%)
Total logic cells used:                         55/64   ( 85%)
Total shareable expanders used:                 33/64   ( 51%)
Total Turbo logic cells used:                   55/64   ( 85%)
Total shareable expanders not available (n/a):   2/64   (  3%)

Total input pins required:                      26
Total output pins required:                     42
Total bidirectional pins required:               0
Total logic cells required:                     55
Total flipflops required:                       51
Total shareable expanders in database:          33

Synthesized logic cells:                         0/  64 (  0%)



Device-Specific Information:                    c:\max2work\d1test\d1v63v3.rpt
d1v63v3

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  27   (29)  (B)      INPUT              0      0   0    0    0    0    1  ADJUST
   2      -   -       INPUT              0      0   0    0    0    1    0  A0
  83      -   -       INPUT              0      0   0    0    0    0    0  CLK
  76   (60)  (D)      INPUT              0      0   0    0    0    1    0  D0
  75   (59)  (D)      INPUT              0      0   0    0    0    1    0  D1
  74   (58)  (D)      INPUT              0      0   0    0    0    1    0  D2
  73   (57)  (D)      INPUT              0      0   0    0    0    2    0  D3
  70   (55)  (D)      INPUT              0      0   0    0    0    1    0  D4
  69   (54)  (D)      INPUT              0      0   0    0    0    2    0  D5
  68   (53)  (D)      INPUT              0      0   0    0    0    1    0  D6
  67   (52)  (D)      INPUT              0      0   0    0    0    1    0  D7
  65   (51)  (D)      INPUT              0      0   0    0    0    1    0  D8
  64   (50)  (D)      INPUT              0      0   0    0    0    1    0  D9
  63   (49)  (D)      INPUT              0      0   0    0    0    1    0  D10
   6   (14)  (A)      INPUT              0      0   0    0    0    0    1  KLIK
   1      -   -       INPUT              0      0   0    0    0    1    2  MRES
  84      -   -       INPUT              0      0   0    0    0    0    0  PAGE1
  24   (31)  (B)      INPUT              0      0   0    0    0    0    1  SOUND
  81   (64)  (D)      INPUT              0      0   0    0    0    0    1  SYS_H
  77   (61)  (D)      INPUT              0      0   0    0    0    6    0  SYSSEL
  33   (24)  (B)      INPUT              0      0   0    0    0    1    0  S0
   5   (15)  (A)      INPUT              0      0   0    0    0    0    1  S1
  62   (48)  (C)      INPUT              0      0   0    0    0    0    0  TCK
  14    (8)  (A)      INPUT              0      0   0    0    0    1    0  TDI
  23   (32)  (B)      INPUT              0      0   0    0    0    0    0  TMS
  25   (30)  (B)      INPUT              0      0   0    0    0    1    0  3OR4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                    c:\max2work\d1test\d1v63v3.rpt
d1v63v3

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  61     47    C     TRI/FF  +  t        0      0   0    0    2   13    0  ABU0
  60     46    C     TRI/FF  +  t        0      0   0    0    3   12    0  ABU1
  58     45    C     TRI/FF  +  t        0      0   0    0    4   11    0  ABU2
  57     44    C     TRI/FF  +  t        0      0   0    0    5   10    0  ABU3
  56     43    C     TRI/FF  +  t        0      0   0    0    6    9    0  ABU4
  55     42    C     TRI/FF  +  t        0      0   0    0    7    8    0  ABU5
  54     41    C     TRI/FF  +  t        0      0   0    0    8    7    0  ABU6
  52     40    C     TRI/FF  +  t        0      0   0    0    9    6    0  ABU7
  51     39    C     TRI/FF  +  t        1      0   0    0   16    6    0  ABU8
  50     38    C     TRI/FF  +  t        0      0   0    0   13    6    0  ABU9
  49     37    C     TRI/FF  +  t        0      0   0    0   16    5    0  ABU10
  48     36    C     TRI/FF  +  t        0      0   0    0   16    5    0  ABU11
  46     35    C     TRI/FF  +  t        0      0   0    0   14    4    0  ABU12
  45     34    C     TRI/FF  +  t        0      0   0    0   16    4    0  ABU13
  44     33    C        TRI     t        0      0   0    1    2    0    0  ABU14
  28     28    B         FF  +  t        7      0   0    0   13    0    0  ADDEN (|hdecodd1:53|:53)
  29     27    B         FF  +  t        0      0   0    0   13    0    0  CHECKSUM (|hdecodd1:53|:54)
  79     62    D     OUTPUT     t        0      0   0    1    3    0    0  HINT
  80     63    D         FF  +  t        0      0   0    0   11    6    4  HLOAD (|hdecodd1:53|:52)
  34     23    B         FF  +  t        0      0   0    0   11    0    0  HLOAD1 (|hdecodd1:53|:57)
   9     12    A         FF  +  t        0      0   0    1    2   18    6  H0 (|linecntr:1|:64)
  10     11    A         FF  +  t        0      0   0    1    3   17    6  H1 (|linecntr:1|:63)
  11     10    A         FF  +  t        2      0   1    2   12   16    6  H2 (|linecntr:1|:62)
  12      9    A         FF  +  t        1      1   0    2   12    0    0  H3 (|linecntr:1|:61)
   4     16    A         FF  +  t        0      0   0    2   12   16    6  H4 (|linecntr:1|:60)
  16      6    A         FF  +  t        1      0   1    2   12    0    0  H5 (|linecntr:1|:59)
  17      5    A         FF  +  t        1      0   0    1   12   16    6  H6 (|linecntr:1|:58)
  18      4    A         FF  +  t        0      0   0    1   12   16    6  H7 (|linecntr:1|:57)
  20      3    A         FF  +  t        0      0   0    1   10   16    6  H8 (|linecntr:1|:56)
  21      2    A         FF  +  t        0      0   0    1   12   15    6  H9 (|linecntr:1|:55)
  22      1    A         FF  +  t        0      0   0    1   12   15    6  H10 (|linecntr:1|:54)
  15      7    A         FF  +  t !      1      1   0    2   12   16    6  NOTH3 (|linecntr:1|:61)
   8     13    A         FF  +  t !      0      0   0    2   12   16    6  NOTH5 (|linecntr:1|:59)
  31     25    B         FF  +  t        0      0   0    0   13    0    0  RAMDATA (|hdecodd1:53|:56)
  71     56    D     OUTPUT     t        0      0   0    0    0    0    0  TDO
  35     22    B         FF     t        0      0   0    1    1    1    0  TXTBLK0 (|3dffs:22|sa)
  36     21    B     OUTPUT     t        0      0   0    1    0    0    0  TXTBLK1
  37     20    B         FF     t        0      0   0    0    7    4    0  TXTNR0 (|txtadr:37|:40)
  39     19    B         FF     t        0      0   0    0    2    3    0  TXTNR1 (|txtadr:37|:39)
  40     18    B         FF     t        0      0   0    0    3    2    0  TXTNR2 (|txtadr:37|:38)
  41     17    B         FF     t        0      0   0    0    4    1    0  TXTNR3 (|txtadr:37|:37)
  30     26    B         FF     t        0      0   0    1    1    2    2  3OR4BUF (|3dffs:35|sa)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                    c:\max2work\d1test\d1v63v3.rpt
d1v63v3

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (68)    53    D       DFFE  +  t        8      0   0    0   11    0    1  |hdecodd1:53|framereset
 (24)    31    B       DFFE  +  t        0      0   0    0   11    1    2  |hdecodd1:53.upint (|hdecodd1:53|hint)
 (27)    29    B       DFFE  +  t        0      0   0    0   12    1    0  |hdecodd1:53|pause
 (23)    32    B       DFFE  +  t        4      0   0    0   13   14    0  |hdecodd1:53.count (|hdecodd1:53|:55)
 (33)    24    B       DFFE  +  t        0      0   0    1   13   14    1  |hdecodd1:53.ramadj (|hdecodd1:53|:58)
 (14)     8    A       DFFE  +  t       10      0   0    0   12    1    0  |hdecodd1:53.frameb (|hdecodd1:53|:59)
 (64)    50    D       DFFE  +  t        0      0   0    1    0   13    0  |linecntr:1|hclr
 (62)    48    C       DFFE  +  t        0      0   0    0    1    1    0  |ramadrd1:51|adjust1
 (75)    59    D       TFFE     t        0      0   0    1    3    1    2  |resetgen:45|d0
 (73)    57    D       TFFE     t        0      0   0    1    3    1    2  |resetgen:45|d1
 (25)    30    B       DFFE     t        0      0   0    1    1    1    0  |3dffs:22.s1b (|3dffs:22|sb)
 (63)    49    D       DFFE     t        0      0   0    1    1    1    0  |3dffs:22.s0b (|3dffs:22|sc)
 (77)    61    D       DFFE     t        0      0   0    1    1    3    2  |3dffs:35.s1b (|3dffs:35|sb)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                    c:\max2work\d1test\d1v63v3.rpt
d1v63v3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                     Logic cells placed in LAB 'A'
        +--------------------------- LC8 |hdecodd1:53.frameb
        | +------------------------- LC12 H0
        | | +----------------------- LC11 H1
        | | | +--------------------- LC10 H2
        | | | | +------------------- LC9 H3
        | | | | | +----------------- LC16 H4
        | | | | | | +--------------- LC6 H5
        | | | | | | | +------------- LC5 H6
        | | | | | | | | +----------- LC4 H7
        | | | | | | | | | +--------- LC3 H8
        | | | | | | | | | | +------- LC2 H9
        | | | | | | | | | | | +----- LC1 H10
        | | | | | | | | | | | | +--- LC7 NOTH3
        | | | | | | | | | | | | | +- LC13 NOTH5
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC12 -> * * * * * * * * * * * * * * | * * - * | <-- H0
LC11 -> * - * * * * * * * * * * * * | * * - * | <-- H1
LC10 -> * - - * * * * * * * * * * * | * * - * | <-- H2
LC16 -> * - - * * * * * * * * * * * | * * - * | <-- H4
LC5  -> * - - * * * * * * * * * * * | * * - * | <-- H6
LC4  -> * - - * * * * * * * * * * * | * * - * | <-- H7
LC3  -> * - - * * * * * * * * * * * | * * - * | <-- H8
LC2  -> * - - * * * * * * - * * * * | * * - * | <-- H9
LC1  -> * - - * * * * * * - * * * * | * * - * | <-- H10
LC7  -> * - - * * * * * * * * * * * | * * - * | <-- NOTH3
LC13 -> * - - * * * * * * * * * * * | * * - * | <-- NOTH5

Pin
2    -> - - - - - - - - - - - - - - | - * - - | <-- A0
83   -> - - - - - - - - - - - - - - | - - - - | <-- CLK
76   -> - * - - - - - - - - - - - - | * - - - | <-- D0
75   -> - - * - - - - - - - - - - - | * - - - | <-- D1
74   -> - - - * - - - - - - - - - - | * - - - | <-- D2
73   -> - - - - * - - - - - - - * - | * - - - | <-- D3
70   -> - - - - - * - - - - - - - - | * - - - | <-- D4
69   -> - - - - - - * - - - - - - * | * - - - | <-- D5
68   -> - - - - - - - * - - - - - - | * - - - | <-- D6
67   -> - - - - - - - - * - - - - - | * - - - | <-- D7
65   -> - - - - - - - - - * - - - - | * - - - | <-- D8
64   -> - - - - - - - - - - * - - - | * - - - | <-- D9
63   -> - - - - - - - - - - - * - - | * - - - | <-- D10
1    -> - - - - - - - - - - - - - - | - - - * | <-- MRES
84   -> - - - - - - - - - - - - - - | - - - - | <-- PAGE1
77   -> - - - * * * * - - - - - * * | * - - - | <-- SYSSEL
LC53 -> * - - - - - - - - - - - - - | * - - - | <-- |hdecodd1:53|framereset
LC50 -> - * * * * * * * * * * * * * | * - - - | <-- |linecntr:1|hclr


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\d1test\d1v63v3.rpt
d1v63v3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC28 ADDEN
        | +----------------------------- LC27 CHECKSUM
        | | +--------------------------- LC31 |hdecodd1:53.upint
        | | | +------------------------- LC29 |hdecodd1:53|pause
        | | | | +----------------------- LC32 |hdecodd1:53.count
        | | | | | +--------------------- LC24 |hdecodd1:53.ramadj
        | | | | | | +------------------- LC23 HLOAD1
        | | | | | | | +----------------- LC25 RAMDATA
        | | | | | | | | +--------------- LC22 TXTBLK0
        | | | | | | | | | +------------- LC21 TXTBLK1
        | | | | | | | | | | +----------- LC20 TXTNR0
        | | | | | | | | | | | +--------- LC19 TXTNR1
        | | | | | | | | | | | | +------- LC18 TXTNR2
        | | | | | | | | | | | | | +----- LC17 TXTNR3
        | | | | | | | | | | | | | | +--- LC30 |3dffs:22.s1b
        | | | | | | | | | | | | | | | +- LC26 3OR4BUF
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC29 -> - - - - - - - * - - - - - - - - | - * - - | <-- |hdecodd1:53|pause
LC22 -> - - - - - - - - - - * - - - - - | - * - - | <-- TXTBLK0
LC20 -> - - - - - - - - - - * * * * - - | - * - - | <-- TXTNR0
LC19 -> - - - - - - - - - - * * * * - - | - * - - | <-- TXTNR1
LC18 -> - - - - - - - - - - * - * * - - | - * - - | <-- TXTNR2
LC17 -> - - - - - - - - - - * - - * - - | - * - - | <-- TXTNR3
LC30 -> - - - - - - - - - - * - - - - - | - * - - | <-- |3dffs:22.s1b
LC26 -> * * - * * - - - - - - - - - - - | - * - - | <-- 3OR4BUF

Pin
27   -> - - - - - * - - - - - - - - - - | - * - - | <-- ADJUST
2    -> - - - - - - - - - * - - - - - - | - * - - | <-- A0
83   -> - - - - - - - - - - - - - - - - | - - - - | <-- CLK
1    -> - - - - - - - - - - - - - - - - | - - - * | <-- MRES
84   -> - - - - - - - - - - - - - - - - | - - - - | <-- PAGE1
33   -> - - - - - - - - * - - - - - - - | - * - - | <-- S0
5    -> - - - - - - - - - - - - - - * - | - * - - | <-- S1
25   -> - - - - - - - - - - - - - - - * | - * - - | <-- 3OR4
LC63 -> - - - - - * - - * - * * * * * * | - * - * | <-- HLOAD
LC12 -> * * * * * * * * - - - - - - - - | * * - * | <-- H0
LC11 -> * * * * * * * * - - - - - - - - | * * - * | <-- H1
LC10 -> * * * * * * * * - - - - - - - - | * * - * | <-- H2
LC16 -> * * * * * * * * - - - - - - - - | * * - * | <-- H4
LC5  -> * * * * * * * * - - - - - - - - | * * - * | <-- H6
LC4  -> * * * * * * * * - - - - - - - - | * * - * | <-- H7
LC3  -> * * * * * * * * - - - - - - - - | * * - * | <-- H8
LC2  -> * * * * * * * * - - - - - - - - | * * - * | <-- H9
LC1  -> * * * * * * * * - - - - - - - - | * * - * | <-- H10
LC7  -> * * * * * * * * - - - - - - - - | * * - * | <-- NOTH3
LC13 -> * * * * * * * * - - - - - - - - | * * - * | <-- NOTH5
LC61 -> * * - - * * - * - - - - - - - - | - * - - | <-- |3dffs:35.s1b


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\d1test\d1v63v3.rpt
d1v63v3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC47 ABU0
        | +----------------------------- LC46 ABU1
        | | +--------------------------- LC45 ABU2
        | | | +------------------------- LC44 ABU3
        | | | | +----------------------- LC43 ABU4
        | | | | | +--------------------- LC42 ABU5
        | | | | | | +------------------- LC41 ABU6
        | | | | | | | +----------------- LC40 ABU7
        | | | | | | | | +--------------- LC39 ABU8
        | | | | | | | | | +------------- LC38 ABU9
        | | | | | | | | | | +----------- LC37 ABU10
        | | | | | | | | | | | +--------- LC36 ABU11
        | | | | | | | | | | | | +------- LC35 ABU12
        | | | | | | | | | | | | | +----- LC34 ABU13
        | | | | | | | | | | | | | | +--- LC33 ABU14
        | | | | | | | | | | | | | | | +- LC48 |ramadrd1:51|adjust1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC47 -> * * * * * * * * * * * * * * - - | - - * - | <-- ABU0
LC46 -> - * * * * * * * * * * * * * - - | - - * - | <-- ABU1
LC45 -> - - * * * * * * * * * * * * - - | - - * - | <-- ABU2
LC44 -> - - - * * * * * * * * * * * - - | - - * - | <-- ABU3
LC43 -> - - - - * * * * * * * * * * - - | - - * - | <-- ABU4
LC42 -> - - - - - * * * * * * * * * - - | - - * - | <-- ABU5
LC41 -> - - - - - - * * * * * * * * - - | - - * - | <-- ABU6
LC40 -> - - - - - - - * * * * * * * - - | - - * - | <-- ABU7
LC39 -> - - - - - - - - * * * * * * - - | - - * - | <-- ABU8
LC38 -> - - - - - - - - * * * * * * - - | - - * - | <-- ABU9
LC37 -> - - - - - - - - * - * * * * - - | - - * - | <-- ABU10
LC36 -> - - - - - - - - * - * * * * - - | - - * - | <-- ABU11
LC35 -> - - - - - - - - * - * * * * - - | - - * - | <-- ABU12
LC34 -> - - - - - - - - * - * * - * - - | - - * - | <-- ABU13
LC48 -> - - - - - - - - - * - - - - - - | - - * - | <-- |ramadrd1:51|adjust1

Pin
2    -> - - - - - - - - - - - - - - - - | - * - - | <-- A0
83   -> - - - - - - - - - - - - - - - - | - - - - | <-- CLK
1    -> - - - - - - - - - - - - - - - - | - - - * | <-- MRES
84   -> - - - - - - - - - - - - - - - - | - - - - | <-- PAGE1
14   -> - - - - - - - - - - - - - - * - | - - * - | <-- TDI
LC32 -> * * * * * * * * * * * * * * - - | - - * - | <-- |hdecodd1:53.count
LC24 -> * * * * * * * * * * * * * * - * | - - * - | <-- |hdecodd1:53.ramadj
LC8  -> - - - - - - - - - - - - - - * - | - - * - | <-- |hdecodd1:53.frameb
LC49 -> - - - - - - - - - - - - - - * - | - - * - | <-- |3dffs:22.s0b


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\d1test\d1v63v3.rpt
d1v63v3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                           Logic cells placed in LAB 'D'
        +----------------- LC53 |hdecodd1:53|framereset
        | +--------------- LC62 HINT
        | | +------------- LC63 HLOAD
        | | | +----------- LC50 |linecntr:1|hclr
        | | | | +--------- LC59 |resetgen:45|d0
        | | | | | +------- LC57 |resetgen:45|d1
        | | | | | | +----- LC56 TDO
        | | | | | | | +--- LC49 |3dffs:22.s0b
        | | | | | | | | +- LC61 |3dffs:35.s1b
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC63 -> - - - - - - - * * | - * - * | <-- HLOAD
LC59 -> - * - - * * - - - | - - - * | <-- |resetgen:45|d0
LC57 -> - * - - * * - - - | - - - * | <-- |resetgen:45|d1

Pin
2    -> - - - - - - - - - | - * - - | <-- A0
83   -> - - - - - - - - - | - - - - | <-- CLK
6    -> - - - - - - - * - | - - - * | <-- KLIK
1    -> - * - - * * - - - | - - - * | <-- MRES
84   -> - - - - - - - - - | - - - - | <-- PAGE1
24   -> - - - - - - - - * | - - - * | <-- SOUND
81   -> - - - * - - - - - | - - - * | <-- SYS_H
LC31 -> - * - - * * - - - | - - - * | <-- |hdecodd1:53.upint
LC12 -> * - * - - - - - - | * * - * | <-- H0
LC11 -> * - * - - - - - - | * * - * | <-- H1
LC10 -> * - * - - - - - - | * * - * | <-- H2
LC16 -> * - * - - - - - - | * * - * | <-- H4
LC5  -> * - * - - - - - - | * * - * | <-- H6
LC4  -> * - * - - - - - - | * * - * | <-- H7
LC3  -> * - * - - - - - - | * * - * | <-- H8
LC2  -> * - * - - - - - - | * * - * | <-- H9
LC1  -> * - * - - - - - - | * * - * | <-- H10
LC7  -> * - * - - - - - - | * * - * | <-- NOTH3
LC13 -> * - * - - - - - - | * * - * | <-- NOTH5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\d1test\d1v63v3.rpt
d1v63v3

** EQUATIONS **

ADJUST   : INPUT;
A0       : INPUT;
CLK      : INPUT;
D0       : INPUT;
D1       : INPUT;
D2       : INPUT;
D3       : INPUT;
D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
D7       : INPUT;
D8       : INPUT;
D9       : INPUT;
D10      : INPUT;
KLIK     : INPUT;
MRES     : INPUT;
PAGE1    : INPUT;
SOUND    : INPUT;
SYS_H    : INPUT;
SYSSEL   : INPUT;
S0       : INPUT;
S1       : INPUT;
TCK      : INPUT;
TDI      : INPUT;
TMS      : INPUT;
3OR4     : INPUT;

-- Node name is 'ABU0' = '|ramadrd1:51|hsound0' from file "ramadrd1.tdf" line 12, column 8
-- Equation name is 'ABU0', type is output 
ABU0     = TRI(_LC047, GLOBAL(!PAGE1));
_LC047   = TFFE( _LC032, GLOBAL( CLK), !_LC024,  VCC,  VCC);

-- Node name is 'ABU1' = '|ramadrd1:51|hsound1' from file "ramadrd1.tdf" line 12, column 8
-- Equation name is 'ABU1', type is output 
ABU1     = TRI(_LC046, GLOBAL(!PAGE1));
_LC046   = TFFE( _EQ001, GLOBAL( CLK), !_LC024,  VCC,  VCC);
  _EQ001 =  _LC032 &  _LC047;

-- Node name is 'ABU2' = '|ramadrd1:51|hsound2' from file "ramadrd1.tdf" line 12, column 8
-- Equation name is 'ABU2', type is output 
ABU2     = TRI(_LC045, GLOBAL(!PAGE1));
_LC045   = TFFE( _EQ002, GLOBAL( CLK), !_LC024,  VCC,  VCC);
  _EQ002 =  _LC032 &  _LC046 &  _LC047;

-- Node name is 'ABU3' = '|ramadrd1:51|hsound3' from file "ramadrd1.tdf" line 12, column 8
-- Equation name is 'ABU3', type is output 
ABU3     = TRI(_LC044, GLOBAL(!PAGE1));
_LC044   = TFFE( _EQ003, GLOBAL( CLK), !_LC024,  VCC,  VCC);
  _EQ003 =  _LC032 &  _LC045 &  _LC046 &  _LC047;

-- Node name is 'ABU4' = '|ramadrd1:51|hsound4' from file "ramadrd1.tdf" line 12, column 8
-- Equation name is 'ABU4', type is output 
ABU4     = TRI(_LC043, GLOBAL(!PAGE1));
_LC043   = TFFE( _EQ004, GLOBAL( CLK), !_LC024,  VCC,  VCC);
  _EQ004 =  _LC032 &  _LC044 &  _LC045 &  _LC046 &  _LC047;

-- Node name is 'ABU5' = '|ramadrd1:51|hsound5' from file "ramadrd1.tdf" line 12, column 8
-- Equation name is 'ABU5', type is output 
ABU5     = TRI(_LC042, GLOBAL(!PAGE1));
_LC042   = TFFE( _EQ005, GLOBAL( CLK), !_LC024,  VCC,  VCC);
  _EQ005 =  _LC032 &  _LC043 &  _LC044 &  _LC045 &  _LC046 &  _LC047;

-- Node name is 'ABU6' = '|ramadrd1:51|hsound6' from file "ramadrd1.tdf" line 12, column 8
-- Equation name is 'ABU6', type is output 
ABU6     = TRI(_LC041, GLOBAL(!PAGE1));
_LC041   = TFFE( _EQ006, GLOBAL( CLK), !_LC024,  VCC,  VCC);
  _EQ006 =  _LC032 &  _LC042 &  _LC043 &  _LC044 &  _LC045 &  _LC046 & 
              _LC047;

-- Node name is 'ABU7' = '|ramadrd1:51|hsound7' from file "ramadrd1.tdf" line 12, column 8
-- Equation name is 'ABU7', type is output 
ABU7     = TRI(_LC040, GLOBAL(!PAGE1));
_LC040   = TFFE( _EQ007, GLOBAL( CLK), !_LC024,  VCC,  VCC);
  _EQ007 =  _LC032 &  _LC041 &  _LC042 &  _LC043 &  _LC044 &  _LC045 & 
              _LC046 &  _LC047;

-- Node name is 'ABU8' = '|ramadrd1:51|hsound8' from file "ramadrd1.tdf" line 12, column 8
-- Equation name is 'ABU8', type is output 
ABU8     = TRI(_LC039, GLOBAL(!PAGE1));
_LC039   = TFFE( _EQ008, GLOBAL( CLK), !_LC024,  VCC,  VCC);
  _EQ008 =  _LC032 & !_LC039 &  _LC040 &  _LC041 &  _LC042 &  _LC043 & 
              _LC044 &  _LC045 &  _LC046 &  _LC047 &  _X001
         #  _LC032 &  _LC039 &  _LC040 &  _LC041 &  _LC042 &  _LC043 & 
              _LC044 &  _LC045 &  _LC046 &  _LC047;
  _X001  = EXP( _LC034 & !_LC035 &  _LC036 &  _LC037 &  _LC038);

-- Node name is 'ABU9' = '|ramadrd1:51|hsound9' from file "ramadrd1.tdf" line 12, column 8
-- Equation name is 'ABU9', type is output 
ABU9     = TRI(_LC038, GLOBAL(!PAGE1));
_LC038   = TFFE( _EQ009, GLOBAL( CLK), !_LC024,  VCC,  VCC);
  _EQ009 =  _LC032 &  _LC039 &  _LC040 &  _LC041 &  _LC042 &  _LC043 & 
              _LC044 &  _LC045 &  _LC046 &  _LC047
         # !_LC032 & !_LC038 &  _LC048;

-- Node name is 'ABU10' = '|ramadrd1:51|hsound10' from file "ramadrd1.tdf" line 12, column 8
-- Equation name is 'ABU10', type is output 
ABU10    = TRI(_LC037, GLOBAL(!PAGE1));
_LC037   = TFFE( _EQ010, GLOBAL( CLK), !_LC024,  VCC,  VCC);
  _EQ010 =  _LC032 &  _LC034 & !_LC035 &  _LC036 &  _LC037 &  _LC038 & 
             !_LC039 &  _LC040 &  _LC041 &  _LC042 &  _LC043 &  _LC044 & 
              _LC045 &  _LC046 &  _LC047
         #  _LC032 &  _LC038 &  _LC039 &  _LC040 &  _LC041 &  _LC042 & 
              _LC043 &  _LC044 &  _LC045 &  _LC046 &  _LC047;

-- Node name is 'ABU11' = '|ramadrd1:51|hsound11' from file "ramadrd1.tdf" line 12, column 8
-- Equation name is 'ABU11', type is output 
ABU11    = TRI(_LC036, GLOBAL(!PAGE1));
_LC036   = TFFE( _EQ011, GLOBAL( CLK), !_LC024,  VCC,  VCC);
  _EQ011 =  _LC032 &  _LC034 & !_LC035 &  _LC036 &  _LC037 &  _LC038 & 
             !_LC039 &  _LC040 &  _LC041 &  _LC042 &  _LC043 &  _LC044 & 
              _LC045 &  _LC046 &  _LC047
         #  _LC032 &  _LC037 &  _LC038 &  _LC039 &  _LC040 &  _LC041 & 
              _LC042 &  _LC043 &  _LC044 &  _LC045 &  _LC046 &  _LC047;

-- Node name is 'ABU12' = '|ramadrd1:51|hsound12' from file "ramadrd1.tdf" line 12, column 8
-- Equation name is 'ABU12', type is output 
ABU12    = TRI(_LC035, GLOBAL(!PAGE1));
_LC035   = TFFE( _EQ012, GLOBAL( CLK), !_LC024,  VCC,  VCC);
  _EQ012 =  _LC032 &  _LC036 &  _LC037 &  _LC038 &  _LC039 &  _LC040 & 
              _LC041 &  _LC042 &  _LC043 &  _LC044 &  _LC045 &  _LC046 & 
              _LC047;

-- Node name is 'ABU13' = '|ramadrd1:51|hsound13' from file "ramadrd1.tdf" line 12, column 8
-- Equation name is 'ABU13', type is output 
ABU13    = TRI(_LC034, GLOBAL(!PAGE1));
_LC034   = TFFE( _EQ013, GLOBAL( CLK), !_LC024,  VCC,  VCC);
  _EQ013 =  _LC032 &  _LC034 & !_LC035 &  _LC036 &  _LC037 &  _LC038 & 
             !_LC039 &  _LC040 &  _LC041 &  _LC042 &  _LC043 &  _LC044 & 
              _LC045 &  _LC046 &  _LC047
         #  _LC032 &  _LC035 &  _LC036 &  _LC037 &  _LC038 &  _LC039 & 
              _LC040 &  _LC041 &  _LC042 &  _LC043 &  _LC044 &  _LC045 & 
              _LC046 &  _LC047;

-- Node name is 'ABU14' 
-- Equation name is 'ABU14', location is LC033, type is output.
ABU14    = TRI(_LC033, GLOBAL(!PAGE1));
_LC033   = LCELL( _EQ014 $  GND);
  _EQ014 =  _LC008 &  TDI
         # !_LC008 &  _LC049;

-- Node name is 'ADDEN' = '|hdecodd1:53.addenable' from file "hdecodd1.tdf" line 12, column 2
-- Equation name is 'ADDEN', type is output 
 ADDEN   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ015,  VCC,  _EQ016);
  _EQ015 =  H0 & !H1 & !H7 & !H8 &  H9 &  H10 &  NOTH3 &  _X002 &  _X003 & 
              _X004 &  _X005 &  _X006 &  _X007 &  _X008;
  _X002  = EXP( H2 &  H6);
  _X003  = EXP(!H2 & !3OR4BUF);
  _X004  = EXP( H4 &  3OR4BUF);
  _X005  = EXP(!NOTH5 &  3OR4BUF);
  _X006  = EXP( H2 & !H4);
  _X007  = EXP( H2 &  NOTH5);
  _X008  = EXP(!H6 &  3OR4BUF);
  _EQ016 =  H0 &  H1 & !H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  _LC061 & 
             !NOTH3 &  NOTH5;

-- Node name is 'CHECKSUM' = '|hdecodd1:53.checksum' from file "hdecodd1.tdf" line 10, column 8
-- Equation name is 'CHECKSUM', type is output 
 CHECKSUM = DFFE( _EQ017 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ017 = !H0 &  H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  _LC061 & 
             !NOTH3 & !NOTH5 &  3OR4BUF
         # !H0 &  H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  _LC061 & 
              NOTH3 & !NOTH5 & !3OR4BUF;

-- Node name is 'HINT' 
-- Equation name is 'HINT', location is LC062, type is output.
 HINT    = LCELL( _EQ018 $  GND);
  _EQ018 =  _LC031 &  _LC057 &  _LC059 &  MRES;

-- Node name is 'HLOAD' = '|hdecodd1:53.hsync' from file "hdecodd1.tdf" line 10, column 2
-- Equation name is 'HLOAD', type is output 
 HLOAD   = DFFE( _EQ019 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ019 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 &  H8 & !H9 &  H10 & !NOTH3 & 
              NOTH5;

-- Node name is 'HLOAD1' = '|hdecodd1:53.hload1' from file "hdecodd1.tdf" line 10, column 23
-- Equation name is 'HLOAD1', type is output 
 HLOAD1  = DFFE( _EQ020 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ020 =  H0 & !H1 &  H2 & !H4 &  H6 &  H7 &  H8 & !H9 &  H10 & !NOTH3 & 
              NOTH5;

-- Node name is 'H0' = '|linecntr:1.h0' from file "linecntr.tdf" line 8, column 3
-- Equation name is 'H0', type is output 
 H0      = DFFE( _EQ021 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ021 =  H0 & !_LC050
         # !D0 &  _LC050;

-- Node name is 'H1' = '|linecntr:1.h1' from file "linecntr.tdf" line 8, column 3
-- Equation name is 'H1', type is output 
 H1      = DFFE( _EQ022 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ022 =  H0 &  H1 & !_LC050
         # !H0 & !H1 & !_LC050
         # !D1 &  _LC050;

-- Node name is 'H2' = '|linecntr:1.h2' from file "linecntr.tdf" line 8, column 3
-- Equation name is 'H2', type is output 
 H2      = DFFE( _EQ023 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ023 =  H0 &  H1 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC050 &  NOTH3 & 
              NOTH5 &  SYSSEL
         #  D2 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 &  NOTH3 &  NOTH5 & 
              SYSSEL
         #  H0 &  H1 & !H2 & !_LC050
         #  H2 & !_LC050 &  _X009
         #  D2 &  _LC050;
  _X009  = EXP( H0 &  H1);

-- Node name is 'H3' = '|linecntr~1.h3~1' from file "linecntr.tdf" line 8, column 3
-- Equation name is 'H3', type is output 
 H3      = DFFE( _EQ024 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ024 =  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC050 &  NOTH3 &  NOTH5 & 
              SYSSEL
         #  H0 &  H1 &  H2 & !_LC050 & !NOTH3
         # !_LC050 &  NOTH3 &  _X010
         # !D3 &  _LC050;
  _X010  = EXP( H0 &  H1 &  H2);

-- Node name is 'H4' = '|linecntr:1.h4' from file "linecntr.tdf" line 8, column 3
-- Equation name is 'H4', type is output 
 H4      = TFFE( _EQ025, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ025 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC050 & 
              NOTH3 &  NOTH5 &  SYSSEL
         #  H0 &  H1 &  H2 & !_LC050 & !NOTH3
         #  D4 & !H4 &  _LC050
         # !D4 &  H4 &  _LC050;

-- Node name is 'H5' = '|linecntr~1.h5~1' from file "linecntr.tdf" line 8, column 3
-- Equation name is 'H5', type is output 
 H5      = DFFE( _EQ026 $ !NOTH5, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ026 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC050 & 
              NOTH5 &  SYSSEL
         #  H0 &  H1 &  H2 &  H4 & !_LC050 & !NOTH3
         #  D5 &  _LC050 &  NOTH5
         # !D5 &  _LC050 & !NOTH5;

-- Node name is 'H6' = '|linecntr:1.h6' from file "linecntr.tdf" line 8, column 3
-- Equation name is 'H6', type is output 
 H6      = DFFE( _EQ027 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ027 =  H0 &  H1 &  H2 &  H4 &  H6 & !_LC050 & !NOTH3 & !NOTH5
         # !H6 &  H7 & !H8 &  H9 &  H10 & !_LC050
         # !H6 & !_LC050 &  _X011
         # !D6 &  _LC050;
  _X011  = EXP( H0 &  H1 &  H2 &  H4 & !NOTH3 & !NOTH5);

-- Node name is 'H7' = '|linecntr:1.h7' from file "linecntr.tdf" line 8, column 3
-- Equation name is 'H7', type is output 
 H7      = TFFE( _EQ028, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ028 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC050 & 
             !NOTH3 & !NOTH5
         #  H0 &  H1 &  H2 &  H4 &  H6 & !_LC050 & !NOTH3 & !NOTH5
         #  D7 & !H7 &  _LC050
         # !D7 &  H7 &  _LC050;

-- Node name is 'H8' = '|linecntr:1.h8' from file "linecntr.tdf" line 8, column 3
-- Equation name is 'H8', type is output 
 H8      = TFFE( _EQ029, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ029 =  H0 &  H1 &  H2 &  H4 &  H6 &  H7 & !_LC050 & !NOTH3 & !NOTH5
         #  D8 & !H8 &  _LC050
         # !D8 &  H8 &  _LC050;

-- Node name is 'H9' = '|linecntr:1.h9' from file "linecntr.tdf" line 8, column 3
-- Equation name is 'H9', type is output 
 H9      = TFFE( _EQ030, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ030 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC050 & 
             !NOTH3 & !NOTH5
         #  H0 &  H1 &  H2 &  H4 &  H6 &  H7 &  H8 & !_LC050 & !NOTH3 & 
             !NOTH5
         #  D9 & !H9 &  _LC050
         # !D9 &  H9 &  _LC050;

-- Node name is 'H10' = '|linecntr:1.h10' from file "linecntr.tdf" line 8, column 3
-- Equation name is 'H10', type is output 
 H10     = TFFE( _EQ031, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ031 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC050 & 
             !NOTH3 & !NOTH5
         #  H0 &  H1 &  H2 &  H4 &  H6 &  H7 &  H8 &  H9 & !_LC050 & !NOTH3 & 
             !NOTH5
         #  D10 & !H10 &  _LC050
         # !D10 &  H10 &  _LC050;

-- Node name is 'NOTH3' = '|linecntr:1.h3' from file "linecntr.tdf" line 8, column 3
-- Equation name is 'NOTH3', type is output 
NOTH3    = _LC007~NOT;
_LC007~NOT = DFFE( _EQ032 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ032 =  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC050 &  NOTH3 &  NOTH5 & 
              SYSSEL
         #  H0 &  H1 &  H2 & !_LC050 & !NOTH3
         # !_LC050 &  NOTH3 &  _X010
         # !D3 &  _LC050;
  _X010  = EXP( H0 &  H1 &  H2);

-- Node name is 'NOTH5' = '|linecntr:1.h5' from file "linecntr.tdf" line 8, column 3
-- Equation name is 'NOTH5', type is output 
NOTH5    = _LC013~NOT;
_LC013~NOT = TFFE( _EQ033, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ033 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC050 & 
              NOTH5 &  SYSSEL
         #  H0 &  H1 &  H2 &  H4 & !_LC050 & !NOTH3
         #  D5 &  _LC050 &  NOTH5
         # !D5 &  _LC050 & !NOTH5;

-- Node name is 'RAMDATA' = '|hdecodd1:53.ramdata' from file "hdecodd1.tdf" line 12, column 18
-- Equation name is 'RAMDATA', type is output 
 RAMDATA = DFFE( GND $  VCC, GLOBAL( CLK), !_LC029,  VCC,  _EQ034);
  _EQ034 =  H0 & !H1 &  H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  _LC061 & 
              NOTH3 &  NOTH5;

-- Node name is 'TDO' 
-- Equation name is 'TDO', location is LC056, type is output.
 TDO     = LCELL( GND $  GND);

-- Node name is 'TXTBLK0' = '|3dffs:22.s2b' from file "3dffs.tdf" line 7, column 2
-- Equation name is 'TXTBLK0', type is output 
 TXTBLK0 = DFFE( S0 $  GND,  HLOAD,  VCC,  VCC,  VCC);

-- Node name is 'TXTBLK1' 
-- Equation name is 'TXTBLK1', location is LC021, type is output.
 TXTBLK1 = LCELL( A0 $  GND);

-- Node name is 'TXTNR0' = '|txtadr:37.txtnr0' from file "txtadr.tdf" line 8, column 7
-- Equation name is 'TXTNR0', type is output 
 TXTNR0  = TFFE(!_EQ035,  HLOAD,  VCC,  VCC,  VCC);
  _EQ035 = !_LC030 & !TXTBLK0 & !TXTNR0 & !TXTNR1 & !TXTNR2 & !TXTNR3;

-- Node name is 'TXTNR1' = '|txtadr:37.txtnr1' from file "txtadr.tdf" line 8, column 7
-- Equation name is 'TXTNR1', type is output 
 TXTNR1  = TFFE( TXTNR0,  HLOAD,  VCC,  VCC,  VCC);

-- Node name is 'TXTNR2' = '|txtadr:37.txtnr2' from file "txtadr.tdf" line 8, column 7
-- Equation name is 'TXTNR2', type is output 
 TXTNR2  = TFFE( _EQ036,  HLOAD,  VCC,  VCC,  VCC);
  _EQ036 =  TXTNR0 &  TXTNR1;

-- Node name is 'TXTNR3' = '|txtadr:37.txtnr3' from file "txtadr.tdf" line 8, column 7
-- Equation name is 'TXTNR3', type is output 
 TXTNR3  = TFFE( _EQ037,  HLOAD,  VCC,  VCC,  VCC);
  _EQ037 =  TXTNR0 &  TXTNR1 &  TXTNR2;

-- Node name is '3OR4BUF' = '|3dffs:35.s2b' from file "3dffs.tdf" line 7, column 2
-- Equation name is '3OR4BUF', type is output 
 3OR4BUF = DFFE( 3OR4 $  GND,  HLOAD,  VCC,  VCC,  VCC);

-- Node name is '|hdecodd1:53|:55' = '|hdecodd1:53.count' from file "hdecodd1.tdf" line 12, column 12
-- Equation name is '_LC032', type is buried 
_LC032   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ038,  VCC,  _EQ039);
  _EQ038 = !H0 &  H1 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH5 &  _X012 & 
              _X013 &  _X014 &  _X015;
  _X012  = EXP(!H2 &  3OR4BUF);
  _X013  = EXP( NOTH3 &  3OR4BUF);
  _X014  = EXP( H2 & !3OR4BUF);
  _X015  = EXP(!NOTH3 & !3OR4BUF);
  _EQ039 =  H0 & !H1 &  H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  _LC061 & 
             !NOTH3 &  NOTH5;

-- Node name is '|hdecodd1:53|:59' = '|hdecodd1:53.frameb' from file "hdecodd1.tdf" line 13, column 2
-- Equation name is '_LC008', type is buried 
_LC008   = DFFE( GND $  VCC, GLOBAL( CLK), !_LC053,  VCC,  _EQ040);
  _EQ040 =  H0 & !H6 & !H7 & !H8 &  H9 &  H10 &  _X016 &  _X017 &  _X018 & 
              _X019 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024 &  _X025;
  _X016  = EXP( H2 &  H4 & !NOTH3 & !NOTH5);
  _X017  = EXP( H1 & !NOTH3 &  NOTH5);
  _X018  = EXP( H1 &  H2 &  NOTH3 & !NOTH5);
  _X019  = EXP( H1 & !H2 & !H4 & !NOTH3);
  _X020  = EXP( H1 & !H2 &  H4 &  NOTH3);
  _X021  = EXP(!H1 & !H2 &  H4 & !NOTH3);
  _X022  = EXP(!H1 &  H2 &  NOTH3 &  NOTH5);
  _X023  = EXP(!H1 & !H2 &  NOTH3 & !NOTH5);
  _X024  = EXP(!H4 &  NOTH5);
  _X025  = EXP(!H1 &  H2 & !H4);

-- Node name is '|hdecodd1:53|framereset' from file "hdecodd1.tdf" line 11, column 2
-- Equation name is '_LC053', type is buried 
_LC053   = DFFE( _EQ041 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ041 =  _X026 &  _X027 &  _X028 &  _X029 &  _X030 &  _X031 &  _X032 & 
              _X033;
  _X026  = EXP(!H0 & !H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
             !NOTH5);
  _X027  = EXP(!H0 &  H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
             !NOTH5);
  _X028  = EXP(!H0 &  H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
             !NOTH5);
  _X029  = EXP(!H0 & !H1 &  H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
             !NOTH5);
  _X030  = EXP(!H0 &  H1 &  H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
             !NOTH5);
  _X031  = EXP(!H0 &  H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
              NOTH5);
  _X032  = EXP(!H0 & !H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
              NOTH5);
  _X033  = EXP(!H0 & !H1 & !H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
             !NOTH5);

-- Node name is '|hdecodd1:53|pause' from file "hdecodd1.tdf" line 10, column 17
-- Equation name is '_LC029', type is buried 
_LC029   = DFFE( _EQ042 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ042 =  H0 & !H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
             !NOTH5 &  3OR4BUF
         #  H0 & !H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
             !NOTH5 & !3OR4BUF;

-- Node name is '|hdecodd1:53|:58' = '|hdecodd1:53.ramadj' from file "hdecodd1.tdf" line 12, column 31
-- Equation name is '_LC024', type is buried 
_LC024   = DFFE( GND $  VCC, GLOBAL( CLK), !HLOAD,  VCC,  _EQ043);
  _EQ043 = !ADJUST &  H0 & !H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
              _LC061 &  NOTH3 &  NOTH5;

-- Node name is '|hdecodd1:53|hint' = '|hdecodd1:53.upint' from file "hdecodd1.tdf" line 12, column 26
-- Equation name is '_LC031', type is buried 
_LC031   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ044,  VCC,  _EQ045);
  _EQ044 =  H0 &  H1 &  H2 & !H4 &  H6 & !H7 &  H8 & !H9 &  H10 & !NOTH3 & 
             !NOTH5;
  _EQ045 =  H0 & !H1 &  H2 & !H4 &  H6 &  H7 &  H8 & !H9 &  H10 & !NOTH3 & 
              NOTH5;

-- Node name is '|linecntr:1|hclr' from file "linecntr.tdf" line 8, column 11
-- Equation name is '_LC050', type is buried 
_LC050   = DFFE( SYS_H $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|ramadrd1:51|adjust1' from file "ramadrd1.tdf" line 12, column 16
-- Equation name is '_LC048', type is buried 
_LC048   = DFFE( _LC024 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|resetgen:45|d0' from file "resetgen.tdf" line 7, column 3
-- Equation name is '_LC059', type is buried 
_LC059   = TFFE( _EQ046,  _LC031, GLOBAL( MRES),  VCC,  VCC);
  _EQ046 = !_LC057 &  _LC059 &  MRES
         # !_LC059 &  MRES;

-- Node name is '|resetgen:45|d1' from file "resetgen.tdf" line 7, column 3
-- Equation name is '_LC057', type is buried 
_LC057   = TFFE( _EQ047,  _LC031, GLOBAL( MRES),  VCC,  VCC);
  _EQ047 = !_LC057 &  _LC059 &  MRES;

-- Node name is '|3dffs:22|sc' = '|3dffs:22.s0b' from file "3dffs.tdf" line 7, column 8
-- Equation name is '_LC049', type is buried 
_LC049   = DFFE( KLIK $  GND,  HLOAD,  VCC,  VCC,  VCC);

-- Node name is '|3dffs:22|sb' = '|3dffs:22.s1b' from file "3dffs.tdf" line 7, column 5
-- Equation name is '_LC030', type is buried 
_LC030   = DFFE( S1 $  GND,  HLOAD,  VCC,  VCC,  VCC);

-- Node name is '|3dffs:35|sb' = '|3dffs:35.s1b' from file "3dffs.tdf" line 7, column 5
-- Equation name is '_LC061', type is buried 
_LC061   = DFFE( SOUND $  GND,  HLOAD,  VCC,  VCC,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                             c:\max2work\d1test\d1v63v3.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic I/O Cell Registers        = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interface Menu Commands
-----------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:19
   Database Builder                       00:00:11
   Logic Synthesizer                      00:00:13
   Partitioner                            00:00:08
   Fitter                                 00:00:15
   Timing SNF Extractor                   00:00:06
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:01:13


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,734K
