Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Aug 16 17:31:52 2025
| Host         : c011-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_toplevel_timing_summary_routed.rpt -pb vga_toplevel_timing_summary_routed.pb -rpx vga_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.771        0.000                      0                   43        0.185        0.000                      0                   43        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.771        0.000                      0                   43        0.185        0.000                      0                   43        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 1.086ns (27.813%)  route 2.819ns (72.187%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.628     5.149    sync/CLK
    SLICE_X4Y34          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sync/x_sig_reg[0]/Q
                         net (fo=10, routed)          0.867     6.472    sync/pixel_x[0]
    SLICE_X1Y34          LUT3 (Prop_lut3_I0_O)        0.152     6.624 r  sync/x_sig[6]_i_2/O
                         net (fo=3, routed)           0.804     7.428    sync/x_sig[6]_i_2_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.326     7.754 f  sync/x_sig[9]_i_4/O
                         net (fo=2, routed)           0.812     8.566    sync/x_sig[9]_i_4_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I3_O)        0.152     8.718 r  sync/x_sig[8]_i_1/O
                         net (fo=1, routed)           0.336     9.054    sync/x_sig[8]
    SLICE_X2Y35          FDRE                                         r  sync/x_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.514    14.855    sync/CLK
    SLICE_X2Y35          FDRE                                         r  sync/x_sig_reg[8]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)       -0.255    14.825    sync/x_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 sync/y_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 1.200ns (33.590%)  route 2.373ns (66.410%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.626     5.147    sync/CLK
    SLICE_X5Y32          FDRE                                         r  sync/y_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  sync/y_sig_reg[8]/Q
                         net (fo=11, routed)          1.138     6.704    sync/pixel_y[8]
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.325     7.029 f  sync/y_sig[9]_i_6/O
                         net (fo=2, routed)           0.416     7.445    sync/y_sig[9]_i_6_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I2_O)        0.332     7.777 f  sync/y_sig[9]_i_5/O
                         net (fo=4, routed)           0.819     8.596    sync/y_sig[9]_i_5_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     8.720 r  sync/y_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     8.720    sync/y_sig[0]
    SLICE_X4Y31          FDRE                                         r  sync/y_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.507    14.848    sync/CLK
    SLICE_X4Y31          FDRE                                         r  sync/y_sig_reg[0]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)        0.029    15.115    sync/y_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 sync/y_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 1.228ns (34.106%)  route 2.373ns (65.894%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.626     5.147    sync/CLK
    SLICE_X5Y32          FDRE                                         r  sync/y_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419     5.566 f  sync/y_sig_reg[8]/Q
                         net (fo=11, routed)          1.138     6.704    sync/pixel_y[8]
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.325     7.029 r  sync/y_sig[9]_i_6/O
                         net (fo=2, routed)           0.416     7.445    sync/y_sig[9]_i_6_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I2_O)        0.332     7.777 r  sync/y_sig[9]_i_5/O
                         net (fo=4, routed)           0.819     8.596    sync/y_sig[9]_i_5_n_0
    SLICE_X4Y31          LUT4 (Prop_lut4_I3_O)        0.152     8.748 r  sync/y_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     8.748    sync/y_sig[2]
    SLICE_X4Y31          FDRE                                         r  sync/y_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.507    14.848    sync/CLK
    SLICE_X4Y31          FDRE                                         r  sync/y_sig_reg[2]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)        0.075    15.161    sync/y_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 sync/y_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 1.200ns (35.847%)  route 2.148ns (64.153%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.626     5.147    sync/CLK
    SLICE_X5Y32          FDRE                                         r  sync/y_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  sync/y_sig_reg[8]/Q
                         net (fo=11, routed)          1.138     6.704    sync/pixel_y[8]
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.325     7.029 f  sync/y_sig[9]_i_6/O
                         net (fo=2, routed)           0.416     7.445    sync/y_sig[9]_i_6_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I2_O)        0.332     7.777 f  sync/y_sig[9]_i_5/O
                         net (fo=4, routed)           0.594     8.371    sync/y_sig[9]_i_5_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I4_O)        0.124     8.495 r  sync/y_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     8.495    sync/y_sig[3]
    SLICE_X5Y31          FDRE                                         r  sync/y_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.507    14.848    sync/CLK
    SLICE_X5Y31          FDRE                                         r  sync/y_sig_reg[3]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)        0.031    15.117    sync/y_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 1.058ns (31.861%)  route 2.263ns (68.139%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.628     5.149    sync/CLK
    SLICE_X4Y34          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sync/x_sig_reg[0]/Q
                         net (fo=10, routed)          0.867     6.472    sync/pixel_x[0]
    SLICE_X1Y34          LUT3 (Prop_lut3_I0_O)        0.152     6.624 r  sync/x_sig[6]_i_2/O
                         net (fo=3, routed)           0.804     7.428    sync/x_sig[6]_i_2_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.326     7.754 f  sync/x_sig[9]_i_4/O
                         net (fo=2, routed)           0.592     8.346    sync/x_sig[9]_i_4_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I4_O)        0.124     8.470 r  sync/x_sig[9]_i_1/O
                         net (fo=1, routed)           0.000     8.470    sync/x_sig[9]
    SLICE_X3Y35          FDRE                                         r  sync/x_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.514    14.855    sync/CLK
    SLICE_X3Y35          FDRE                                         r  sync/x_sig_reg[9]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.029    15.109    sync/x_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 sync/y_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 1.200ns (37.664%)  route 1.986ns (62.336%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.626     5.147    sync/CLK
    SLICE_X5Y32          FDRE                                         r  sync/y_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  sync/y_sig_reg[8]/Q
                         net (fo=11, routed)          1.138     6.704    sync/pixel_y[8]
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.325     7.029 f  sync/y_sig[9]_i_6/O
                         net (fo=2, routed)           0.416     7.445    sync/y_sig[9]_i_6_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I2_O)        0.332     7.777 f  sync/y_sig[9]_i_5/O
                         net (fo=4, routed)           0.433     8.209    sync/y_sig[9]_i_5_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  sync/y_sig[9]_i_2/O
                         net (fo=1, routed)           0.000     8.333    sync/y_sig[9]
    SLICE_X4Y32          FDRE                                         r  sync/y_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.509    14.850    sync/CLK
    SLICE_X4Y32          FDRE                                         r  sync/y_sig_reg[9]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y32          FDRE (Setup_fdre_C_D)        0.031    15.121    sync/y_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 1.096ns (34.353%)  route 2.094ns (65.647%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    sync/CLK
    SLICE_X1Y35          FDRE                                         r  sync/x_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  sync/x_sig_reg[3]/Q
                         net (fo=23, routed)          1.214     6.787    sync/pixel_x[3]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.321     7.108 r  sync/x_sig[9]_i_2/O
                         net (fo=3, routed)           0.880     7.989    sync/x_sig[9]_i_2_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.356     8.345 r  sync/x_sig[7]_i_1/O
                         net (fo=1, routed)           0.000     8.345    sync/x_sig[7]
    SLICE_X3Y34          FDRE                                         r  sync/x_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.513    14.854    sync/CLK
    SLICE_X3Y34          FDRE                                         r  sync/x_sig_reg[7]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)        0.047    15.140    sync/x_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.842ns (30.137%)  route 1.952ns (69.863%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    sync/CLK
    SLICE_X1Y35          FDRE                                         r  sync/x_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  sync/x_sig_reg[3]/Q
                         net (fo=23, routed)          0.861     6.434    sync/pixel_x[3]
    SLICE_X4Y35          LUT6 (Prop_lut6_I5_O)        0.299     6.733 f  sync/y_sig[9]_i_3/O
                         net (fo=1, routed)           0.280     7.013    sync/y_sig[9]_i_3_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.137 r  sync/y_sig[9]_i_1/O
                         net (fo=10, routed)          0.811     7.948    sync/y_sig0
    SLICE_X5Y31          FDRE                                         r  sync/y_sig_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.507    14.848    sync/CLK
    SLICE_X5Y31          FDRE                                         r  sync/y_sig_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X5Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.868    sync/y_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.842ns (30.137%)  route 1.952ns (69.863%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    sync/CLK
    SLICE_X1Y35          FDRE                                         r  sync/x_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  sync/x_sig_reg[3]/Q
                         net (fo=23, routed)          0.861     6.434    sync/pixel_x[3]
    SLICE_X4Y35          LUT6 (Prop_lut6_I5_O)        0.299     6.733 f  sync/y_sig[9]_i_3/O
                         net (fo=1, routed)           0.280     7.013    sync/y_sig[9]_i_3_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.137 r  sync/y_sig[9]_i_1/O
                         net (fo=10, routed)          0.811     7.948    sync/y_sig0
    SLICE_X5Y31          FDRE                                         r  sync/y_sig_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.507    14.848    sync/CLK
    SLICE_X5Y31          FDRE                                         r  sync/y_sig_reg[4]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X5Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.868    sync/y_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 sync/y_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.934ns (31.451%)  route 2.036ns (68.549%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.624     5.145    sync/CLK
    SLICE_X4Y31          FDRE                                         r  sync/y_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  sync/y_sig_reg[1]/Q
                         net (fo=11, routed)          1.440     7.041    sync/pixel_y[1]
    SLICE_X5Y31          LUT5 (Prop_lut5_I3_O)        0.152     7.193 r  sync/y_sig[9]_i_4/O
                         net (fo=4, routed)           0.596     7.789    sync/y_sig[9]_i_4_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I1_O)        0.326     8.115 r  sync/y_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     8.115    sync/y_sig[6]
    SLICE_X5Y32          FDRE                                         r  sync/y_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.509    14.850    sync/CLK
    SLICE_X5Y32          FDRE                                         r  sync/y_sig_reg[6]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)        0.032    15.120    sync/y_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  7.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.586     1.469    sync/CLK
    SLICE_X5Y31          FDRE                                         r  sync/y_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sync/y_sig_reg[3]/Q
                         net (fo=9, routed)           0.104     1.714    sync/pixel_y[3]
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.045     1.759 r  sync/y_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     1.759    sync/y_sig[5]
    SLICE_X4Y31          FDRE                                         r  sync/y_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.855     1.982    sync/CLK
    SLICE_X4Y31          FDRE                                         r  sync/y_sig_reg[5]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.092     1.574    sync/y_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.212ns (60.118%)  route 0.141ns (39.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.474    sync/CLK
    SLICE_X2Y34          FDRE                                         r  sync/x_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  sync/x_sig_reg[4]/Q
                         net (fo=25, routed)          0.141     1.779    sync/pixel_x[4]
    SLICE_X3Y34          LUT5 (Prop_lut5_I3_O)        0.048     1.827 r  sync/x_sig[7]_i_1/O
                         net (fo=1, routed)           0.000     1.827    sync/x_sig[7]
    SLICE_X3Y34          FDRE                                         r  sync/x_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     1.987    sync/CLK
    SLICE_X3Y34          FDRE                                         r  sync/x_sig_reg[7]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105     1.592    sync/x_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.487%)  route 0.155ns (45.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.586     1.469    sync/CLK
    SLICE_X4Y31          FDRE                                         r  sync/y_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sync/y_sig_reg[0]/Q
                         net (fo=10, routed)          0.155     1.765    sync/pixel_y[0]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  sync/y_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    sync/y_sig[3]
    SLICE_X5Y31          FDRE                                         r  sync/y_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.855     1.982    sync/CLK
    SLICE_X5Y31          FDRE                                         r  sync/y_sig_reg[3]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.092     1.574    sync/y_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.647%)  route 0.154ns (45.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.586     1.469    sync/CLK
    SLICE_X4Y31          FDRE                                         r  sync/y_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sync/y_sig_reg[0]/Q
                         net (fo=10, routed)          0.154     1.764    sync/pixel_y[0]
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.809 r  sync/y_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     1.809    sync/y_sig[4]
    SLICE_X5Y31          FDRE                                         r  sync/y_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.855     1.982    sync/CLK
    SLICE_X5Y31          FDRE                                         r  sync/y_sig_reg[4]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.091     1.573    sync/y_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.039%)  route 0.164ns (43.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.474    sync/CLK
    SLICE_X2Y35          FDRE                                         r  sync/x_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  sync/x_sig_reg[8]/Q
                         net (fo=26, routed)          0.164     1.802    sync/pixel_x[8]
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.045     1.847 r  sync/x_sig[9]_i_1/O
                         net (fo=1, routed)           0.000     1.847    sync/x_sig[9]
    SLICE_X3Y35          FDRE                                         r  sync/x_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     1.988    sync/CLK
    SLICE_X3Y35          FDRE                                         r  sync/x_sig_reg[9]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.091     1.578    sync/x_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.189ns (43.379%)  route 0.247ns (56.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.589     1.472    sync/CLK
    SLICE_X4Y34          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sync/x_sig_reg[0]/Q
                         net (fo=10, routed)          0.247     1.860    sync/pixel_x[0]
    SLICE_X1Y35          LUT4 (Prop_lut4_I2_O)        0.048     1.908 r  sync/x_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     1.908    sync/x_sig[3]
    SLICE_X1Y35          FDRE                                         r  sync/x_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     1.988    sync/CLK
    SLICE_X1Y35          FDRE                                         r  sync/x_sig_reg[3]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.107     1.617    sync/x_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.183ns (45.786%)  route 0.217ns (54.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.587     1.470    sync/CLK
    SLICE_X5Y32          FDRE                                         r  sync/y_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  sync/y_sig_reg[6]/Q
                         net (fo=11, routed)          0.217     1.828    sync/pixel_y[6]
    SLICE_X5Y32          LUT5 (Prop_lut5_I1_O)        0.042     1.870 r  sync/y_sig[8]_i_1/O
                         net (fo=1, routed)           0.000     1.870    sync/y_sig[8]
    SLICE_X5Y32          FDRE                                         r  sync/y_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.856     1.983    sync/CLK
    SLICE_X5Y32          FDRE                                         r  sync/y_sig_reg[8]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.107     1.577    sync/y_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.678%)  route 0.271ns (59.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.589     1.472    sync/CLK
    SLICE_X4Y34          FDRE                                         r  sync/x_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sync/x_sig_reg[1]/Q
                         net (fo=12, routed)          0.271     1.884    sync/pixel_x[1]
    SLICE_X2Y34          LUT5 (Prop_lut5_I2_O)        0.045     1.929 r  sync/x_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     1.929    sync/x_sig[4]
    SLICE_X2Y34          FDRE                                         r  sync/x_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     1.987    sync/CLK
    SLICE_X2Y34          FDRE                                         r  sync/x_sig_reg[4]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120     1.629    sync/x_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.987%)  route 0.247ns (57.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.589     1.472    sync/CLK
    SLICE_X4Y34          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sync/x_sig_reg[0]/Q
                         net (fo=10, routed)          0.247     1.860    sync/pixel_x[0]
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.045     1.905 r  sync/x_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     1.905    sync/x_sig[2]
    SLICE_X1Y35          FDRE                                         r  sync/x_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     1.988    sync/CLK
    SLICE_X1Y35          FDRE                                         r  sync/x_sig_reg[2]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.091     1.601    sync/x_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_clk_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.185ns (44.556%)  route 0.230ns (55.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.589     1.472    clk_ext_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.230     1.843    counter[0]
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.044     1.887 r  pixel_clk_sig_i_1/O
                         net (fo=1, routed)           0.000     1.887    pixel_clk_sig_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  pixel_clk_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.858     1.985    clk_ext_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  pixel_clk_sig_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.107     1.579    pixel_clk_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ext_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y34    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y34    counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y34    pixel_clk_sig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34    sync/x_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34    sync/x_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    sync/x_sig_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    sync/x_sig_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    sync/x_sig_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35    sync/x_sig_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    pixel_clk_sig_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    pixel_clk_sig_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    sync/x_sig_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    sync/x_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    sync/x_sig_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    sync/x_sig_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    pixel_clk_sig_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    pixel_clk_sig_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    sync/x_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    sync/x_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    sync/x_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    sync/x_sig_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync/x_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.355ns  (logic 4.839ns (42.617%)  route 6.516ns (57.383%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    sync/CLK
    SLICE_X1Y35          FDRE                                         r  sync/x_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  sync/x_sig_reg[3]/Q
                         net (fo=23, routed)          1.522     7.095    sync/pixel_x[3]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.299     7.394 r  sync/vga_red_OBUF[3]_inst_i_20/O
                         net (fo=3, routed)           0.679     8.073    sync/vga_red_OBUF[3]_inst_i_20_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.197 r  sync/vga_red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           1.002     9.199    sync/vga_red_OBUF[3]_inst_i_14_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.124     9.323 r  sync/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.148    10.471    sync/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.152    10.623 r  sync/vga_red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.165    12.788    vga_red_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.721    16.510 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.510    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.219ns  (logic 4.844ns (43.175%)  route 6.375ns (56.825%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    sync/CLK
    SLICE_X1Y35          FDRE                                         r  sync/x_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  sync/x_sig_reg[3]/Q
                         net (fo=23, routed)          1.522     7.095    sync/pixel_x[3]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.299     7.394 r  sync/vga_red_OBUF[3]_inst_i_20/O
                         net (fo=3, routed)           0.679     8.073    sync/vga_red_OBUF[3]_inst_i_20_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.197 r  sync/vga_red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           1.002     9.199    sync/vga_red_OBUF[3]_inst_i_14_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.124     9.323 r  sync/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.148    10.471    sync/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.152    10.623 r  sync/vga_red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.024    12.647    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.726    16.373 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.373    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.088ns  (logic 4.747ns (42.816%)  route 6.341ns (57.184%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.152    sync/CLK
    SLICE_X2Y34          FDRE                                         r  sync/x_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  sync/x_sig_reg[4]/Q
                         net (fo=25, routed)          1.538     7.209    sync/pixel_x[4]
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.124     7.333 r  sync/vga_green_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.649     7.982    sync/vga_green_OBUF[3]_inst_i_8_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I3_O)        0.124     8.106 r  sync/vga_green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.000     9.106    sync/vga_green_OBUF[3]_inst_i_6_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124     9.230 r  sync/vga_green_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.047    10.276    sync/vga_green_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y34          LUT4 (Prop_lut4_I2_O)        0.150    10.426 r  sync/vga_green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.107    12.533    vga_green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.707    16.240 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.240    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.886ns  (logic 4.544ns (41.745%)  route 6.342ns (58.255%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.152    sync/CLK
    SLICE_X2Y34          FDRE                                         r  sync/x_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  sync/x_sig_reg[4]/Q
                         net (fo=25, routed)          1.538     7.209    sync/pixel_x[4]
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.124     7.333 r  sync/vga_green_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.649     7.982    sync/vga_green_OBUF[3]_inst_i_8_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I3_O)        0.124     8.106 r  sync/vga_green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.000     9.106    sync/vga_green_OBUF[3]_inst_i_6_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124     9.230 r  sync/vga_green_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.047    10.276    sync/vga_green_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I2_O)        0.124    10.400 r  sync/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.108    12.508    vga_green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    16.039 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.039    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.820ns  (logic 4.763ns (44.018%)  route 6.057ns (55.982%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.152    sync/CLK
    SLICE_X2Y34          FDRE                                         r  sync/x_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  sync/x_sig_reg[4]/Q
                         net (fo=25, routed)          1.538     7.209    sync/pixel_x[4]
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.124     7.333 r  sync/vga_green_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.649     7.982    sync/vga_green_OBUF[3]_inst_i_8_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I3_O)        0.124     8.106 r  sync/vga_green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.000     9.106    sync/vga_green_OBUF[3]_inst_i_6_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124     9.230 r  sync/vga_green_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.047    10.276    sync/vga_green_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y34          LUT4 (Prop_lut4_I2_O)        0.150    10.426 r  sync/vga_green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.823    12.250    vga_green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    15.972 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.972    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.674ns  (logic 4.614ns (43.226%)  route 6.060ns (56.774%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    sync/CLK
    SLICE_X1Y35          FDRE                                         r  sync/x_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  sync/x_sig_reg[3]/Q
                         net (fo=23, routed)          1.522     7.095    sync/pixel_x[3]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.299     7.394 r  sync/vga_red_OBUF[3]_inst_i_20/O
                         net (fo=3, routed)           0.679     8.073    sync/vga_red_OBUF[3]_inst_i_20_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.197 r  sync/vga_red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           1.002     9.199    sync/vga_red_OBUF[3]_inst_i_14_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.124     9.323 r  sync/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.148    10.471    sync/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.124    10.595 r  sync/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.709    12.304    vga_red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.828 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.828    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.498ns  (logic 4.751ns (45.258%)  route 5.747ns (54.742%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.152    sync/CLK
    SLICE_X2Y34          FDRE                                         r  sync/x_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  sync/x_sig_reg[4]/Q
                         net (fo=25, routed)          1.323     6.993    sync/pixel_x[4]
    SLICE_X1Y34          LUT3 (Prop_lut3_I2_O)        0.150     7.143 r  sync/x_sig[8]_i_2/O
                         net (fo=6, routed)           0.874     8.018    sync/x_sig[8]_i_2_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.332     8.350 f  sync/vga_green_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.810     9.160    sync/vga_green_OBUF[2]_inst_i_5_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124     9.284 r  sync/vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.779    10.063    sync/vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.124    10.187 r  sync/vga_blue_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.960    12.147    vga_blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.651 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.651    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.473ns  (logic 4.777ns (45.613%)  route 5.696ns (54.387%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.152    sync/CLK
    SLICE_X2Y34          FDRE                                         r  sync/x_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  sync/x_sig_reg[4]/Q
                         net (fo=25, routed)          1.323     6.993    sync/pixel_x[4]
    SLICE_X1Y34          LUT3 (Prop_lut3_I2_O)        0.150     7.143 r  sync/x_sig[8]_i_2/O
                         net (fo=6, routed)           0.874     8.018    sync/x_sig[8]_i_2_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.332     8.350 f  sync/vga_green_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           1.106     9.456    sync/vga_green_OBUF[2]_inst_i_5_n_0
    SLICE_X1Y33          LUT5 (Prop_lut5_I0_O)        0.124     9.580 r  sync/vga_green_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.667    10.247    sync/vga_green_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.371 r  sync/vga_green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.725    12.096    vga_green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    15.625 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.625    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.328ns  (logic 4.615ns (44.681%)  route 5.713ns (55.319%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    sync/CLK
    SLICE_X1Y35          FDRE                                         r  sync/x_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  sync/x_sig_reg[3]/Q
                         net (fo=23, routed)          1.522     7.095    sync/pixel_x[3]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.299     7.394 r  sync/vga_red_OBUF[3]_inst_i_20/O
                         net (fo=3, routed)           0.681     8.075    sync/vga_red_OBUF[3]_inst_i_20_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.199 r  sync/vga_red_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.732     8.931    sync/vga_red_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124     9.055 r  sync/vga_red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.105    10.160    sync/vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I5_O)        0.124    10.284 r  sync/vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674    11.958    vga_blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.482 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.482    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 4.767ns (46.406%)  route 5.505ns (53.594%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.152    sync/CLK
    SLICE_X2Y34          FDRE                                         r  sync/x_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  sync/x_sig_reg[4]/Q
                         net (fo=25, routed)          1.323     6.993    sync/pixel_x[4]
    SLICE_X1Y34          LUT3 (Prop_lut3_I2_O)        0.150     7.143 r  sync/x_sig[8]_i_2/O
                         net (fo=6, routed)           0.874     8.018    sync/x_sig[8]_i_2_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.332     8.350 f  sync/vga_green_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.810     9.160    sync/vga_green_OBUF[2]_inst_i_5_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124     9.284 r  sync/vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.811    10.095    sync/vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y33          LUT5 (Prop_lut5_I1_O)        0.124    10.219 r  sync/vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.686    11.905    vga_blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    15.424 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.424    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync/x_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.384ns (70.407%)  route 0.582ns (29.593%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.474    sync/CLK
    SLICE_X1Y34          FDRE                                         r  sync/x_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sync/x_sig_reg[6]/Q
                         net (fo=20, routed)          0.240     1.855    sync/pixel_x[6]
    SLICE_X1Y32          LUT6 (Prop_lut6_I3_O)        0.045     1.900 r  sync/vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.342     2.242    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.440 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.440    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/y_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.390ns (67.812%)  route 0.660ns (32.188%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.587     1.470    sync/CLK
    SLICE_X4Y32          FDRE                                         r  sync/y_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  sync/y_sig_reg[9]/Q
                         net (fo=12, routed)          0.246     1.857    sync/pixel_y[9]
    SLICE_X4Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.902 r  sync/vga_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.414     2.316    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.521 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.521    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.461ns (65.997%)  route 0.753ns (34.003%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.474    sync/CLK
    SLICE_X3Y34          FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  sync/x_sig_reg[7]/Q
                         net (fo=27, routed)          0.115     1.731    sync/pixel_x[7]
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.045     1.776 r  sync/vga_green_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.272     2.048    sync/vga_green_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.045     2.093 r  sync/vga_green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.365     2.458    vga_green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.688 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.688    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/y_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.497ns (66.564%)  route 0.752ns (33.436%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.587     1.470    sync/CLK
    SLICE_X5Y32          FDRE                                         r  sync/y_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  sync/y_sig_reg[8]/Q
                         net (fo=11, routed)          0.211     1.809    sync/pixel_y[8]
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.098     1.907 f  sync/vga_green_OBUF[2]_inst_i_3/O
                         net (fo=5, routed)           0.216     2.123    sync/vga_green_OBUF[2]_inst_i_3_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I4_O)        0.045     2.168 r  sync/vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.325     2.493    vga_blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.719 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.719    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.451ns (64.157%)  route 0.811ns (35.843%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.474    sync/CLK
    SLICE_X3Y35          FDRE                                         r  sync/x_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  sync/x_sig_reg[9]/Q
                         net (fo=19, routed)          0.267     1.882    sync/pixel_x[9]
    SLICE_X2Y32          LUT5 (Prop_lut5_I2_O)        0.045     1.927 r  sync/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=10, routed)          0.192     2.119    sync/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.045     2.164 r  sync/vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.516    vga_blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.735 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.735    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.456ns (64.274%)  route 0.809ns (35.726%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.474    sync/CLK
    SLICE_X3Y35          FDRE                                         r  sync/x_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  sync/x_sig_reg[9]/Q
                         net (fo=19, routed)          0.267     1.882    sync/pixel_x[9]
    SLICE_X2Y32          LUT5 (Prop_lut5_I2_O)        0.045     1.927 r  sync/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=10, routed)          0.191     2.118    sync/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y33          LUT4 (Prop_lut4_I2_O)        0.045     2.163 r  sync/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.514    vga_red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.739 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.739    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.428ns (61.280%)  route 0.902ns (38.720%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.474    sync/CLK
    SLICE_X3Y34          FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sync/x_sig_reg[7]/Q
                         net (fo=27, routed)          0.373     1.988    sync/pixel_x[7]
    SLICE_X1Y33          LUT6 (Prop_lut6_I4_O)        0.045     2.033 r  sync/vga_green_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.194     2.227    sync/vga_green_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.045     2.272 r  sync/vga_blue_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.335     2.607    vga_blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.804 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.804    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.559ns (65.265%)  route 0.830ns (34.735%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.474    sync/CLK
    SLICE_X1Y35          FDRE                                         r  sync/x_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  sync/x_sig_reg[3]/Q
                         net (fo=23, routed)          0.244     1.846    sync/pixel_x[3]
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.099     1.945 f  sync/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.181     2.127    sync/vga_red_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.048     2.175 r  sync/vga_green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.404     2.579    vga_green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.284     3.863 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.863    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.476ns (61.236%)  route 0.934ns (38.764%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.474    sync/CLK
    SLICE_X1Y35          FDRE                                         r  sync/x_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  sync/x_sig_reg[3]/Q
                         net (fo=23, routed)          0.244     1.846    sync/pixel_x[3]
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.099     1.945 f  sync/vga_red_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.292     2.238    sync/vga_red_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.045     2.283 r  sync/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.680    vga_red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.884 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.884    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.436ns (58.678%)  route 1.011ns (41.322%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.474    sync/CLK
    SLICE_X3Y34          FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sync/x_sig_reg[7]/Q
                         net (fo=27, routed)          0.373     1.988    sync/pixel_x[7]
    SLICE_X1Y33          LUT6 (Prop_lut6_I4_O)        0.045     2.033 r  sync/vga_green_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.194     2.227    sync/vga_green_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.045     2.272 r  sync/vga_blue_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.444     2.716    vga_blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.921 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.921    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





