[{"DBLP title": "Continuous real-world inputs can open up alternative accelerator designs.", "DBLP authors": ["Bilel Belhadj", "Antoine Joubert", "Zheng Li", "Rodolphe H\u00e9liot", "Olivier Temam"], "year": 2013, "MAG papers": [{"PaperId": 2056137328, "PaperTitle": "continuous real world inputs can open up alternative accelerator designs", "Year": 2013, "CitationCount": 47, "EstimatedCitation": 74, "Affiliations": {"french institute for research in computer science and automation": 2.0}}, {"PaperId": 3005426916, "PaperTitle": "continuous real world inputs can open up alternative accelerator designs", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Flicker: a dynamically adaptive architecture for power limited multicore systems.", "DBLP authors": ["Paula Petrica", "Adam M. Izraelevitz", "David H. Albonesi", "Christine A. Shoemaker"], "year": 2013, "MAG papers": [{"PaperId": 2058018983, "PaperTitle": "flicker a dynamically adaptive architecture for power limited multicore systems", "Year": 2013, "CitationCount": 58, "EstimatedCitation": 94, "Affiliations": {"cornell university": 4.0}}], "source": "ES"}, {"DBLP title": "Convolution engine: balancing efficiency & flexibility in specialized computing.", "DBLP authors": ["Wajahat Qadeer", "Rehan Hameed", "Ofer Shacham", "Preethi Venkatesan", "Christos Kozyrakis", "Mark A. Horowitz"], "year": 2013, "MAG papers": [{"PaperId": 2102543317, "PaperTitle": "convolution engine balancing efficiency flexibility in specialized computing", "Year": 2013, "CitationCount": 146, "EstimatedCitation": 259, "Affiliations": {"stanford university": 6.0}}], "source": "ES"}, {"DBLP title": "Thin servers with smart pipes: designing SoC accelerators for memcached.", "DBLP authors": ["Kevin T. Lim", "David Meisner", "Ali G. Saidi", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "year": 2013, "MAG papers": [{"PaperId": 2074041401, "PaperTitle": "thin servers with smart pipes designing soc accelerators for memcached", "Year": 2013, "CitationCount": 160, "EstimatedCitation": 252, "Affiliations": {"university of michigan": 1.0, "hewlett packard": 2.0, "facebook": 1.0}}], "source": "ES"}, {"DBLP title": "Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems.", "DBLP authors": ["Janani Mukundan", "Hillery C. Hunter", "Kyu-hyoun Kim", "Jeffrey Stuecheli", "Jos\u00e9 F. Mart\u00ednez"], "year": 2013, "MAG papers": [{"PaperId": 1998259214, "PaperTitle": "understanding and mitigating refresh overheads in high density ddr4 dram systems", "Year": 2013, "CitationCount": 72, "EstimatedCitation": 81, "Affiliations": {"ibm": 3.0, "cornell university": 2.0}}, {"PaperId": 3003389365, "PaperTitle": "understanding and mitigating refresh overheads in high density ddr4 dram systems", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms.", "DBLP authors": ["Jamie Liu", "Ben Jaiyen", "Yoongu Kim", "Chris Wilkerson", "Onur Mutlu"], "year": 2013, "MAG papers": [{"PaperId": 1970426108, "PaperTitle": "an experimental study of data retention behavior in modern dram devices implications for retention time profiling mechanisms", "Year": 2013, "CitationCount": 226, "EstimatedCitation": 304, "Affiliations": {"carnegie mellon university": 4.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates.", "DBLP authors": ["Prashant J. Nair", "Dae-Hyun Kim", "Moinuddin K. Qureshi"], "year": 2013, "MAG papers": [{"PaperId": 2060397112, "PaperTitle": "archshield architectural framework for assisting dram scaling by tolerating high error rates", "Year": 2013, "CitationCount": 135, "EstimatedCitation": 171, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Improving memory scheduling via processor-side load criticality information.", "DBLP authors": ["Saugata Ghose", "Hyodong Lee", "Jos\u00e9 F. Mart\u00ednez"], "year": 2013, "MAG papers": [{"PaperId": 2087985718, "PaperTitle": "improving memory scheduling via processor side load criticality information", "Year": 2013, "CitationCount": 50, "EstimatedCitation": 88, "Affiliations": {"cornell university": 3.0}}, {"PaperId": 3014548202, "PaperTitle": "improving memory scheduling via processor side load criticality information", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Agile, efficient virtualization power management with low-latency server power states.", "DBLP authors": ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "year": 2013, "MAG papers": [{"PaperId": 3011068307, "PaperTitle": "agile efficient virtualization power management with low latency server power states", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}, {"PaperId": 2013312514, "PaperTitle": "agile efficient virtualization power management with low latency server power states", "Year": 2013, "CitationCount": 38, "EstimatedCitation": 61, "Affiliations": {"ibm": 13.0}}], "source": "ES"}, {"DBLP title": "Secure I/O device sharing among virtual machines on multiple hosts.", "DBLP authors": ["Cheng-Chun Tu", "Chao-Tang Lee", "Tzi-cker Chiueh"], "year": 2013, "MAG papers": [{"PaperId": 2038930935, "PaperTitle": "secure i o device sharing among virtual machines on multiple hosts", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"industrial technology research institute": 2.0, "stony brook university": 1.0}}], "source": "ES"}, {"DBLP title": "Improving virtualization in the presence of software managed translation lookaside buffers.", "DBLP authors": ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "year": 2013, "MAG papers": [{"PaperId": 3006047819, "PaperTitle": "improving virtualization in the presence of software managed translation lookaside buffers", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2020589550, "PaperTitle": "improving virtualization in the presence of software managed translation lookaside buffers", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"ibm": 7.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "Microarchitectural mechanisms to exploit value structure in SIMT architectures.", "DBLP authors": ["Ji Kim", "Christopher Torng", "Shreesha Srinath", "Derek Lockhart", "Christopher Batten"], "year": 2013, "MAG papers": [{"PaperId": 2118826546, "PaperTitle": "microarchitectural mechanisms to exploit value structure in simt architectures", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"cornell university": 5.0}}, {"PaperId": 3004111065, "PaperTitle": "microarchitectural mechanisms to exploit value structure in simt architectures", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Triggered instructions: a control paradigm for spatially-programmed architectures.", "DBLP authors": ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "year": 2013, "MAG papers": [{"PaperId": 2074812550, "PaperTitle": "triggered instructions a control paradigm for spatially programmed architectures", "Year": 2013, "CitationCount": 74, "EstimatedCitation": 109, "Affiliations": {"intel": 12.0, "university of minnesota": 1.0, "princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "Utility-based acceleration of multithreaded applications on asymmetric CMPs.", "DBLP authors": ["Jos\u00e9 A. Joao", "M. Aater Suleman", "Onur Mutlu", "Yale N. Patt"], "year": 2013, "MAG papers": [{"PaperId": 2020011734, "PaperTitle": "utility based acceleration of multithreaded applications on asymmetric cmps", "Year": 2013, "CitationCount": 58, "EstimatedCitation": 106, "Affiliations": {"carnegie mellon university": 1.0, "university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers.", "DBLP authors": ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "year": 2013, "MAG papers": [{"PaperId": 2104155754, "PaperTitle": "quantum rotations a case study in static and dynamic machine code generation for quantum computers", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california santa barbara": 5.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "DNA-based molecular architecture with spatially localized components.", "DBLP authors": ["Richard A. Muscat", "Karin Strauss", "Luis Ceze", "Georg Seelig"], "year": 2013, "MAG papers": [{"PaperId": 2066319051, "PaperTitle": "dna based molecular architecture with spatially localized components", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of washington": 4.0}}, {"PaperId": 3016497269, "PaperTitle": "dna based molecular architecture with spatially localized components", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "AC-DIMM: associative computing with STT-MRAM.", "DBLP authors": ["Qing Guo", "Xiaochen Guo", "Ravi Patel", "Engin Ipek", "Eby G. Friedman"], "year": 2013, "MAG papers": [{"PaperId": 1969349120, "PaperTitle": "ac dimm associative computing with stt mram", "Year": 2013, "CitationCount": 100, "EstimatedCitation": 151, "Affiliations": {"university of rochester": 5.0}}], "source": "ES"}, {"DBLP title": "Exploring memory consistency for massively-threaded throughput-oriented processors.", "DBLP authors": ["Blake A. Hechtman", "Daniel J. Sorin"], "year": 2013, "MAG papers": [{"PaperId": 2164391801, "PaperTitle": "exploring memory consistency for massively threaded throughput oriented processors", "Year": 2013, "CitationCount": 35, "EstimatedCitation": 55, "Affiliations": {"duke university": 2.0}}, {"PaperId": 3026851899, "PaperTitle": "exploring memory consistency for massively threaded throughput oriented processors", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "WeeFence: toward making fences free in TSO.", "DBLP authors": ["Yuelu Duan", "Abdullah Muzahid", "Josep Torrellas"], "year": 2013, "MAG papers": [{"PaperId": 1969168679, "PaperTitle": "weefence toward making fences free in tso", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Robust architectural support for transactional memory in the power architecture.", "DBLP authors": ["Harold W. Cain", "Maged M. Michael", "Brad Frey", "Cathy May", "Derek Williams", "Hung Q. Le"], "year": 2013, "MAG papers": [{"PaperId": 2032945467, "PaperTitle": "robust architectural support for transactional memory in the power architecture", "Year": 2013, "CitationCount": 108, "EstimatedCitation": 145, "Affiliations": {"ibm": 6.0}}, {"PaperId": 3005873420, "PaperTitle": "robust architectural support for transactional memory in the power architecture", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Efficient virtual memory for big memory servers.", "DBLP authors": ["Arkaprava Basu", "Jayneel Gandhi", "Jichuan Chang", "Mark D. Hill", "Michael M. Swift"], "year": 2013, "MAG papers": [{"PaperId": 2020733012, "PaperTitle": "efficient virtual memory for big memory servers", "Year": 2013, "CitationCount": 215, "EstimatedCitation": 298, "Affiliations": {"university of wisconsin madison": 4.0, "hewlett packard": 1.0}}, {"PaperId": 3005720680, "PaperTitle": "efficient virtual memory for big memory servers", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Navigating big data with high-throughput, energy-efficient data partitioning.", "DBLP authors": ["Lisa Wu", "Raymond J. Barker", "Martha A. Kim", "Kenneth A. Ross"], "year": 2013, "MAG papers": [{"PaperId": 2078017054, "PaperTitle": "navigating big data with high throughput energy efficient data partitioning", "Year": 2013, "CitationCount": 76, "EstimatedCitation": 119, "Affiliations": {"columbia university": 4.0}}, {"PaperId": 3032995985, "PaperTitle": "navigating big data with high throughput energy efficient data partitioning", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "LINQits: big data on little clients.", "DBLP authors": ["Eric S. Chung", "John D. Davis", "Jaewon Lee"], "year": 2013, "MAG papers": [{"PaperId": 2066443755, "PaperTitle": "linqits big data on little clients", "Year": 2013, "CitationCount": 81, "EstimatedCitation": 129, "Affiliations": {"microsoft": 2.0, "pohang university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "STREX: boosting instruction cache reuse in OLTP workloads through stratified transaction execution.", "DBLP authors": ["Islam Atta", "Pinar T\u00f6z\u00fcn", "Xin Tong", "Anastasia Ailamaki", "Andreas Moshovos"], "year": 2013, "MAG papers": [{"PaperId": 1986363052, "PaperTitle": "strex boosting instruction cache reuse in oltp workloads through stratified transaction execution", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of toronto": 3.0, "ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "Cooperative boosting: needy versus greedy power management.", "DBLP authors": ["Indrani Paul", "Srilatha Manne", "Manish Arora", "William Lloyd Bircher", "Sudhakar Yalamanchili"], "year": 2013, "MAG papers": [{"PaperId": 2001556242, "PaperTitle": "cooperative boosting needy versus greedy power management", "Year": 2013, "CitationCount": 37, "EstimatedCitation": 61, "Affiliations": {"advanced micro devices": 3.0, "georgia institute of technology": 1.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic reduction of voltage margins by leveraging on-chip ECC in Itanium II processors.", "DBLP authors": ["Anys Bacha", "Radu Teodorescu"], "year": 2013, "MAG papers": [{"PaperId": 3018239767, "PaperTitle": "dynamic reduction of voltage margins by leveraging on chip ecc in itanium ii processors", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}, {"PaperId": 2098163907, "PaperTitle": "dynamic reduction of voltage margins by leveraging on chip ecc in itanium ii processors", "Year": 2013, "CitationCount": 50, "EstimatedCitation": 80, "Affiliations": {"ohio state university": 2.0}}], "source": "ES"}, {"DBLP title": "A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness.", "DBLP authors": ["Henry Cook", "Miquel Moret\u00f3", "Sarah Bird", "Khanh Dao", "David A. Patterson", "Krste Asanovic"], "year": 2013, "MAG papers": [{"PaperId": 3011544345, "PaperTitle": "a hardware evaluation of cache partitioning to improve utilization and energy efficiency while preserving responsiveness", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}, {"PaperId": 2004301625, "PaperTitle": "a hardware evaluation of cache partitioning to improve utilization and energy efficiency while preserving responsiveness", "Year": 2013, "CitationCount": 75, "EstimatedCitation": 137, "Affiliations": {"university of california berkeley": 5.0, "polytechnic university of catalonia": 1.0}}], "source": "ES"}, {"DBLP title": "Catnap: energy proportional multiple network-on-chip.", "DBLP authors": ["Reetuparna Das", "Satish Narayanasamy", "Sudhir Satpathy", "Ronald G. Dreslinski"], "year": 2013, "MAG papers": [{"PaperId": 2107848407, "PaperTitle": "catnap energy proportional multiple network on chip", "Year": 2013, "CitationCount": 110, "EstimatedCitation": 164, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Orchestrated scheduling and prefetching for GPGPUs.", "DBLP authors": ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "year": 2013, "MAG papers": [{"PaperId": 1983235612, "PaperTitle": "orchestrated scheduling and prefetching for gpgpus", "Year": 2013, "CitationCount": 149, "EstimatedCitation": 217, "Affiliations": {"pennsylvania state university": 4.0, "intel": 2.0, "carnegie mellon university": 1.0}}, {"PaperId": 3031687196, "PaperTitle": "orchestrated scheduling and prefetching for gpgpus", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An energy-efficient and scalable eDRAM-based register file architecture for GPGPU.", "DBLP authors": ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "year": 2013, "MAG papers": [{"PaperId": 2034639175, "PaperTitle": "an energy efficient and scalable edram based register file architecture for gpgpu", "Year": 2013, "CitationCount": 60, "EstimatedCitation": 78, "Affiliations": {"polytechnic university of catalonia": 2.0, "shanghai jiao tong university": 6.0}}, {"PaperId": 3007321493, "PaperTitle": "an energy efficient and scalable edram based register file architecture for gpgpu", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Maximizing SIMD resource utilization in GPGPUs with SIMD lane permutation.", "DBLP authors": ["Minsoo Rhu", "Mattan Erez"], "year": 2013, "MAG papers": [{"PaperId": 3000471736, "PaperTitle": "maximizing simd resource utilization in gpgpus with simd lane permutation", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 1971997351, "PaperTitle": "maximizing simd resource utilization in gpgpus with simd lane permutation", "Year": 2013, "CitationCount": 36, "EstimatedCitation": 54, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "SIMD divergence optimization through intra-warp compaction.", "DBLP authors": ["Aniruddha S. Vaidya", "Anahita Shayesteh", "Dong Hyuk Woo", "Roy Saharoy", "Mani Azimi"], "year": 2013, "MAG papers": [{"PaperId": 3014227269, "PaperTitle": "simd divergence optimization through intra warp compaction", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 1973538724, "PaperTitle": "simd divergence optimization through intra warp compaction", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "Reducing memory access latency with asymmetric DRAM bank organizations.", "DBLP authors": ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "year": 2013, "MAG papers": [{"PaperId": 1963998358, "PaperTitle": "reducing memory access latency with asymmetric dram bank organizations", "Year": 2013, "CitationCount": 88, "EstimatedCitation": 122, "Affiliations": {"seoul national university": 4.0, "sungkyunkwan university": 1.0}}], "source": "ES"}, {"DBLP title": "CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM.", "DBLP authors": ["Ziyi Liu", "Jong-Hyuk Lee", "Junyuan Zeng", "Yuanfeng Wen", "Zhiqiang Lin", "Weidong Shi"], "year": 2013, "MAG papers": [{"PaperId": 2144642151, "PaperTitle": "cpu transparent protection of os kernel and hypervisor integrity with programmable dram", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"samsung": 1.0, "university of texas at dallas": 2.0, "university of houston": 3.0}}, {"PaperId": 3009835977, "PaperTitle": "cpu transparent protection of os kernel and hypervisor integrity with programmable dram", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache.", "DBLP authors": ["Djordje Jevdjic", "Stavros Volos", "Babak Falsafi"], "year": 2013, "MAG papers": [{"PaperId": 2120829734, "PaperTitle": "die stacked dram caches for servers hit ratio latency or bandwidth have it all with footprint cache", "Year": 2013, "CitationCount": 152, "EstimatedCitation": 223, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Resilient die-stacked DRAM caches.", "DBLP authors": ["Jaewoong Sim", "Gabriel H. Loh", "Vilas Sridharan", "Mike O&aposConnor"], "year": 2013, "MAG papers": [{"PaperId": 2016979414, "PaperTitle": "resilient die stacked dram caches", "Year": 2013, "CitationCount": 42, "EstimatedCitation": 66, "Affiliations": {"advanced micro devices": 2.0, "georgia institute of technology": 1.0}}, {"PaperId": 3010825578, "PaperTitle": "resilient die stacked dram caches", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Bit mapping for balanced PCM cell programming.", "DBLP authors": ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Moss\u00e9", "Rami G. Melhem"], "year": 2013, "MAG papers": [{"PaperId": 3011944524, "PaperTitle": "bit mapping for balanced pcm cell programming", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 2093899855, "PaperTitle": "bit mapping for balanced pcm cell programming", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of pittsburgh": 5.0}}], "source": "ES"}, {"DBLP title": "Tri-level-cell phase change memory: toward an efficient and reliable memory system.", "DBLP authors": ["Nak Hee Seong", "Sungkap Yeo", "Hsien-Hsin S. Lee"], "year": 2013, "MAG papers": [{"PaperId": 2091988614, "PaperTitle": "tri level cell phase change memory toward an efficient and reliable memory system", "Year": 2013, "CitationCount": 68, "EstimatedCitation": 87, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Zombie memory: extending memory lifetime by reviving dead blocks.", "DBLP authors": ["Rodolfo Azevedo", "John D. Davis", "Karin Strauss", "Parikshit Gopalan", "Mark S. Manasse", "Sergey Yekhanin"], "year": 2013, "MAG papers": [{"PaperId": 3014070844, "PaperTitle": "zombie memory extending memory lifetime by reviving dead blocks", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}, {"PaperId": 2117788358, "PaperTitle": "zombie memory extending memory lifetime by reviving dead blocks", "Year": 2013, "CitationCount": 53, "EstimatedCitation": 65, "Affiliations": {"microsoft": 5.0, "state university of campinas": 1.0}}], "source": "ES"}, {"DBLP title": "QuickSAN: a storage area network for fast, distributed, solid state disks.", "DBLP authors": ["Adrian M. Caulfield", "Steven Swanson"], "year": 2013, "MAG papers": [{"PaperId": 2016561680, "PaperTitle": "quicksan a storage area network for fast distributed solid state disks", "Year": 2013, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "ZSim: fast and accurate microarchitectural simulation of thousand-core systems.", "DBLP authors": ["Daniel S\u00e1nchez", "Christos Kozyrakis"], "year": 2013, "MAG papers": [{"PaperId": 2113235308, "PaperTitle": "zsim fast and accurate microarchitectural simulation of thousand core systems", "Year": 2013, "CitationCount": 297, "EstimatedCitation": 463, "Affiliations": {"massachusetts institute of technology": 1.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "GPUWattch: enabling energy optimizations in GPGPUs.", "DBLP authors": ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "year": 2013, "MAG papers": [{"PaperId": 2093043622, "PaperTitle": "gpuwattch enabling energy optimizations in gpgpus", "Year": 2013, "CitationCount": 406, "EstimatedCitation": 616, "Affiliations": {"university of texas at austin": 2.0, "university of wisconsin madison": 2.0, "university of british columbia": 3.0}}], "source": "ES"}, {"DBLP title": "Studying multicore processor scaling via reuse distance analysis.", "DBLP authors": ["Meng-Ju Wu", "Minshu Zhao", "Donald Yeung"], "year": 2013, "MAG papers": [{"PaperId": 3030672572, "PaperTitle": "studying multicore processor scaling via reuse distance analysis", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 1999786966, "PaperTitle": "studying multicore processor scaling via reuse distance analysis", "Year": 2013, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"university of maryland college park": 3.0}}], "source": "ES"}, {"DBLP title": "Criticality stacks: identifying critical threads in parallel programs using synchronization behavior.", "DBLP authors": ["Kristof Du Bois", "Stijn Eyerman", "Jennifer B. Sartor", "Lieven Eeckhout"], "year": 2013, "MAG papers": [{"PaperId": 2085598418, "PaperTitle": "criticality stacks identifying critical threads in parallel programs using synchronization behavior", "Year": 2013, "CitationCount": 57, "EstimatedCitation": 95, "Affiliations": {"ghent university": 4.0}}], "source": "ES"}, {"DBLP title": "The locality-aware adaptive cache coherence protocol.", "DBLP authors": ["George Kurian", "Omer Khan", "Srinivas Devadas"], "year": 2013, "MAG papers": [{"PaperId": 1564685249, "PaperTitle": "the locality aware adaptive cache coherence protocol", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"massachusetts institute of technology": 2.0, "university of connecticut": 1.0}}, {"PaperId": 2043135347, "PaperTitle": "the locality aware adaptive cache coherence protocol", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 53, "Affiliations": {"university of connecticut": 1.0, "massachusetts institute of technology": 2.0}}, {"PaperId": 3014918494, "PaperTitle": "the locality aware adaptive cache coherence protocol", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A new perspective for efficient virtual-cache coherence.", "DBLP authors": ["Stefanos Kaxiras", "Alberto Ros"], "year": 2013, "MAG papers": [{"PaperId": 3019038116, "PaperTitle": "a new perspective for efficient virtual cache coherence", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}, {"PaperId": 2114667497, "PaperTitle": "a new perspective for efficient virtual cache coherence", "Year": 2013, "CitationCount": 46, "EstimatedCitation": 66, "Affiliations": {"university of murcia": 1.0, "uppsala university": 1.0}}], "source": "ES"}, {"DBLP title": "Protozoa: adaptive granularity cache coherence.", "DBLP authors": ["Hongzhou Zhao", "Arrvindh Shriraman", "Snehasish Kumar", "Sandhya Dwarkadas"], "year": 2013, "MAG papers": [{"PaperId": 2041824706, "PaperTitle": "protozoa adaptive granularity cache coherence", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of rochester": 3.0, "simon fraser university": 1.0}}], "source": "ES"}, {"DBLP title": "On the feasibility of online malware detection with performance counters.", "DBLP authors": ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "year": 2013, "MAG papers": [{"PaperId": 3007346474, "PaperTitle": "on the feasibility of online malware detection with performance counters", "Year": 2013, "CitationCount": 46, "EstimatedCitation": 71, "Affiliations": {}}, {"PaperId": 2166844173, "PaperTitle": "on the feasibility of online malware detection with performance counters", "Year": 2013, "CitationCount": 209, "EstimatedCitation": 346, "Affiliations": {"columbia university": 7.0}}], "source": "ES"}, {"DBLP title": "Design space exploration and optimization of path oblivious RAM in secure processors.", "DBLP authors": ["Ling Ren", "Xiangyao Yu", "Christopher W. Fletcher", "Marten van Dijk", "Srinivas Devadas"], "year": 2013, "MAG papers": [{"PaperId": 3011276537, "PaperTitle": "design space exploration and optimization of path oblivious ram in secure processors", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}}, {"PaperId": 2166247408, "PaperTitle": "design space exploration and optimization of path oblivious ram in secure processors", "Year": 2013, "CitationCount": 89, "EstimatedCitation": 134, "Affiliations": {"massachusetts institute of technology": 5.0}}, {"PaperId": 3029452949, "PaperTitle": "design space exploration and optimization of path oblivious ram in secure processors", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"massachusetts institute of technology": 1.0}}, {"PaperId": 2264338659, "PaperTitle": "design space exploration and optimization of path oblivious ram in secure processors", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip.", "DBLP authors": ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "year": 2013, "MAG papers": [{"PaperId": 2141273270, "PaperTitle": "surfnoc a low latency and provably non interfering approach to secure networks on chip", "Year": 2013, "CitationCount": 84, "EstimatedCitation": 117, "Affiliations": {"university of california san diego": 2.0, "university of california santa barbara": 4.0, "naval postgraduate school": 1.0}}], "source": "ES"}, {"DBLP title": "Virtualizing power distribution in datacenters.", "DBLP authors": ["Di Wang", "Chuangang Ren", "Anand Sivasubramaniam"], "year": 2013, "MAG papers": [{"PaperId": 3005169367, "PaperTitle": "virtualizing power distribution in datacenters", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 1966247431, "PaperTitle": "virtualizing power distribution in datacenters", "Year": 2013, "CitationCount": 45, "EstimatedCitation": 64, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Bubble-flux: precise online QoS management for increased utilization in warehouse scale computers.", "DBLP authors": ["Hailong Yang", "Alex D. Breslow", "Jason Mars", "Lingjia Tang"], "year": 2013, "MAG papers": [{"PaperId": 2023214828, "PaperTitle": "bubble flux precise online qos management for increased utilization in warehouse scale computers", "Year": 2013, "CitationCount": 236, "EstimatedCitation": 338, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Whare-map: heterogeneity in \"homogeneous\" warehouse-scale computers.", "DBLP authors": ["Jason Mars", "Lingjia Tang"], "year": 2013, "MAG papers": [{"PaperId": 1978502921, "PaperTitle": "whare map heterogeneity in homogeneous warehouse scale computers", "Year": 2013, "CitationCount": 105, "EstimatedCitation": 148, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Deconfigurable microprocessor architectures for silicon debug acceleration.", "DBLP authors": ["Nikos Foutris", "Dimitris Gizopoulos", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2013, "MAG papers": [{"PaperId": 3028963077, "PaperTitle": "deconfigurable microprocessor architectures for silicon debug acceleration", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2133381043, "PaperTitle": "deconfigurable microprocessor architectures for silicon debug acceleration", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national and kapodistrian university of athens": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs.", "DBLP authors": ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "year": 2013, "MAG papers": [{"PaperId": 2153891481, "PaperTitle": "quickrec prototyping an intel architecture extension for record and replay of multithreaded programs", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"intel": 7.0, "university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Non-race concurrency bug detection through order-sensitive critical sections.", "DBLP authors": ["Ruirui C. Huang", "Erik Halberg", "G. Edward Suh"], "year": 2013, "MAG papers": [{"PaperId": 2115607155, "PaperTitle": "non race concurrency bug detection through order sensitive critical sections", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"cornell university": 3.0}}], "source": "ES"}]