#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f83e30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f83fc0 .scope module, "tb" "tb" 3 59;
 .timescale -12 -12;
L_0x1f685c0 .functor NOT 1, L_0x1fbf810, C4<0>, C4<0>, C4<0>;
L_0x1f68a50 .functor XOR 1, L_0x1fbf430, L_0x1fbf560, C4<0>, C4<0>;
L_0x1f68ca0 .functor XOR 1, L_0x1f68a50, L_0x1fbf6a0, C4<0>, C4<0>;
v0x1fae050_0 .net *"_ivl_10", 0 0, L_0x1fbf6a0;  1 drivers
v0x1fae150_0 .net *"_ivl_12", 0 0, L_0x1f68ca0;  1 drivers
v0x1fae230_0 .net *"_ivl_2", 0 0, L_0x1fbf390;  1 drivers
v0x1fae2f0_0 .net *"_ivl_4", 0 0, L_0x1fbf430;  1 drivers
v0x1fae3d0_0 .net *"_ivl_6", 0 0, L_0x1fbf560;  1 drivers
v0x1fae500_0 .net *"_ivl_8", 0 0, L_0x1f68a50;  1 drivers
v0x1fae5e0_0 .var "clk", 0 0;
v0x1fae680_0 .net "reset", 0 0, v0x1fad510_0;  1 drivers
v0x1fae720_0 .var/2u "stats1", 159 0;
v0x1fae890_0 .var/2u "strobe", 0 0;
v0x1fae950_0 .net "tb_match", 0 0, L_0x1fbf810;  1 drivers
v0x1faea10_0 .net "tb_mismatch", 0 0, L_0x1f685c0;  1 drivers
v0x1faead0_0 .net "x", 0 0, v0x1fad5b0_0;  1 drivers
v0x1faeb70_0 .net "z_dut", 0 0, v0x1fadca0_0;  1 drivers
v0x1faec10_0 .net "z_ref", 0 0, L_0x1f687a0;  1 drivers
L_0x1fbf390 .concat [ 1 0 0 0], L_0x1f687a0;
L_0x1fbf430 .concat [ 1 0 0 0], L_0x1f687a0;
L_0x1fbf560 .concat [ 1 0 0 0], v0x1fadca0_0;
L_0x1fbf6a0 .concat [ 1 0 0 0], L_0x1f687a0;
L_0x1fbf810 .cmp/eeq 1, L_0x1fbf390, L_0x1f68ca0;
S_0x1f84150 .scope module, "good1" "reference_module" 3 100, 3 4 0, S_0x1f83fc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1f4da40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1f4da80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1f4dac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1f4db00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x1f4db40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
L_0x1f687a0 .functor OR 1, L_0x1fbee50, L_0x1fbf100, C4<0>, C4<0>;
v0x1f73850_0 .net *"_ivl_0", 31 0, L_0x1faece0;  1 drivers
L_0x7f2880a2b0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f738f0_0 .net *"_ivl_11", 28 0, L_0x7f2880a2b0a8;  1 drivers
L_0x7f2880a2b0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1f70330_0 .net/2u *"_ivl_12", 31 0, L_0x7f2880a2b0f0;  1 drivers
v0x1f68630_0 .net *"_ivl_14", 0 0, L_0x1fbf100;  1 drivers
L_0x7f2880a2b018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f68810_0 .net *"_ivl_3", 28 0, L_0x7f2880a2b018;  1 drivers
L_0x7f2880a2b060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1f68b60_0 .net/2u *"_ivl_4", 31 0, L_0x7f2880a2b060;  1 drivers
v0x1f68d70_0 .net *"_ivl_6", 0 0, L_0x1fbee50;  1 drivers
v0x1facbb0_0 .net *"_ivl_8", 31 0, L_0x1fbefc0;  1 drivers
v0x1facc90_0 .net "clk", 0 0, v0x1fae5e0_0;  1 drivers
v0x1facde0_0 .var "next", 2 0;
v0x1facec0_0 .net "reset", 0 0, v0x1fad510_0;  alias, 1 drivers
v0x1facf80_0 .var "state", 2 0;
v0x1fad060_0 .net "x", 0 0, v0x1fad5b0_0;  alias, 1 drivers
v0x1fad120_0 .net "z", 0 0, L_0x1f687a0;  alias, 1 drivers
E_0x1f7e790 .event anyedge, v0x1facf80_0, v0x1fad060_0;
E_0x1f7d9b0 .event posedge, v0x1facc90_0;
L_0x1faece0 .concat [ 3 29 0 0], v0x1facf80_0, L_0x7f2880a2b018;
L_0x1fbee50 .cmp/eq 32, L_0x1faece0, L_0x7f2880a2b060;
L_0x1fbefc0 .concat [ 3 29 0 0], v0x1facf80_0, L_0x7f2880a2b0a8;
L_0x1fbf100 .cmp/eq 32, L_0x1fbefc0, L_0x7f2880a2b0f0;
S_0x1fad260 .scope module, "stim1" "stimulus_gen" 3 95, 3 34 0, S_0x1f83fc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "x";
v0x1fad450_0 .net "clk", 0 0, v0x1fae5e0_0;  alias, 1 drivers
v0x1fad510_0 .var "reset", 0 0;
v0x1fad5b0_0 .var "x", 0 0;
E_0x1f7dc80/0 .event negedge, v0x1facc90_0;
E_0x1f7dc80/1 .event posedge, v0x1facc90_0;
E_0x1f7dc80 .event/or E_0x1f7dc80/0, E_0x1f7dc80/1;
S_0x1fad650 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1f83fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
v0x1fad910_0 .net "clk", 0 0, v0x1fae5e0_0;  alias, 1 drivers
v0x1fada00_0 .net "reset", 0 0, v0x1fad510_0;  alias, 1 drivers
v0x1fadb10_0 .var "state", 2 0;
v0x1fadbb0_0 .net "x", 0 0, v0x1fad5b0_0;  alias, 1 drivers
v0x1fadca0_0 .var "z", 0 0;
E_0x1f629f0 .event anyedge, v0x1fadb10_0;
S_0x1fade30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 114, 3 114 0, S_0x1f83fc0;
 .timescale -12 -12;
E_0x1f8dfe0 .event anyedge, v0x1fae890_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fae890_0;
    %nor/r;
    %assign/vec4 v0x1fae890_0, 0;
    %wait E_0x1f8dfe0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fad260;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fad510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fad5b0_0, 0, 1;
    %wait E_0x1f7d9b0;
    %wait E_0x1f7d9b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fad510_0, 0, 1;
    %wait E_0x1f7d9b0;
    %wait E_0x1f7d9b0;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f7dc80;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1fad510_0, 0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1fad5b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f84150;
T_2 ;
    %wait E_0x1f7d9b0;
    %load/vec4 v0x1facec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1facf80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1facde0_0;
    %assign/vec4 v0x1facf80_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f84150;
T_3 ;
Ewait_0 .event/or E_0x1f7e790, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1facf80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1facde0_0, 0, 3;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x1fad060_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %pad/s 3;
    %store/vec4 v0x1facde0_0, 0, 3;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x1fad060_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %pad/s 3;
    %store/vec4 v0x1facde0_0, 0, 3;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x1fad060_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 3;
    %store/vec4 v0x1facde0_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x1fad060_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 3;
    %store/vec4 v0x1facde0_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x1fad060_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 3;
    %store/vec4 v0x1facde0_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1fad650;
T_4 ;
    %wait E_0x1f7d9b0;
    %load/vec4 v0x1fada00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1fadb10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1fadb10_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %load/vec4 v0x1fadb10_0;
    %assign/vec4 v0x1fadb10_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x1fadbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1fadb10_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1fadb10_0, 0;
T_4.10 ;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x1fadbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1fadb10_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1fadb10_0, 0;
T_4.12 ;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x1fadbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1fadb10_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1fadb10_0, 0;
T_4.14 ;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x1fadbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1fadb10_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1fadb10_0, 0;
T_4.16 ;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x1fadbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1fadb10_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1fadb10_0, 0;
T_4.18 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1fad650;
T_5 ;
    %wait E_0x1f629f0;
    %load/vec4 v0x1fadb10_0;
    %cmpi/e 3, 0, 3;
    %jmp/1 T_5.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1fadb10_0;
    %cmpi/e 7, 0, 3;
    %flag_or 4, 8;
T_5.2;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fadca0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fadca0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1f83fc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fae5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fae890_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f83fc0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fae5e0_0;
    %inv;
    %store/vec4 v0x1fae5e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f83fc0;
T_8 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fad450_0, v0x1faea10_0, v0x1fae5e0_0, v0x1fae680_0, v0x1faead0_0, v0x1faec10_0, v0x1faeb70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f83fc0;
T_9 ;
    %load/vec4 v0x1fae720_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1fae720_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fae720_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1fae720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fae720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 126 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 127 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fae720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fae720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 128 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f83fc0;
T_10 ;
    %wait E_0x1f7dc80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fae720_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fae720_0, 4, 32;
    %load/vec4 v0x1fae950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1fae720_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fae720_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fae720_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fae720_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1faec10_0;
    %load/vec4 v0x1faec10_0;
    %load/vec4 v0x1faeb70_0;
    %xor;
    %load/vec4 v0x1faec10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1fae720_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fae720_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1fae720_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fae720_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2014_q3bfsm/2014_q3bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/2014_q3bfsm/iter0/response4/top_module.sv";
