

================================================================
== Vitis HLS Report for 'pooling_cnn'
================================================================
* Date:           Tue Jul 20 14:40:11 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        pooling_cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.135 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6874|     6874|  68.740 us|  68.740 us|  6875|  6875|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |                       |             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |        Instance       |    Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_pool_layer1_fu_26  |pool_layer1  |     6871|     6871|  68.710 us|  68.710 us|  6871|  6871|     none|
        +-----------------------+-------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|    7276|    1197|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      35|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    7281|    1234|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       1|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------+---------+----+------+------+-----+
    |        Instance       |    Module   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------+-------------+---------+----+------+------+-----+
    |grp_pool_layer1_fu_26  |pool_layer1  |        0|   0|  7276|  1197|    0|
    +-----------------------+-------------+---------+----+------+------+-----+
    |Total                  |             |        0|   0|  7276|  1197|    0|
    +-----------------------+-------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |grp_pool_layer1_fu_26_out_V_TREADY  |       and|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  26|          5|    1|          5|
    |in_V_TREADY_int_regslice  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  35|          7|    2|          7|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  4|   0|    4|          0|
    |grp_pool_layer1_fu_26_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  5|   0|    5|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|   pooling_cnn|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|   pooling_cnn|  return value|
|out_V_TDATA   |  out|   32|          axis|         out_V|       pointer|
|out_V_TVALID  |  out|    1|          axis|         out_V|       pointer|
|out_V_TREADY  |   in|    1|          axis|         out_V|       pointer|
|in_V_TDATA    |   in|   32|          axis|          in_V|       pointer|
|in_V_TVALID   |   in|    1|          axis|          in_V|       pointer|
|in_V_TREADY   |  out|    1|          axis|          in_V|       pointer|
+--------------+-----+-----+--------------+--------------+--------------+

