'''
Netgen is a tool for comparing netlists. By comparing a Verilog netlist with
one extracted from a circuit layout, it can be used to perform LVS
verification.

Documentation: http://www.opencircuitdesign.com/netgen/

Installation: https://github.com/RTimothyEdwards/netgen

Sources: https://github.com/RTimothyEdwards/netgen
'''
