<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <title>CHIPS at WPI - Research</title>
  <meta name="description" content="CHIPS at WPI -- Research">
  <link rel="stylesheet" href="https://vernamlab.org//css/main.css">
  <link rel="canonical" href="https://vernamlab.org//research/">
<link rel="shortcut icon" type ="image/x-icon" href="https://vernamlab.org//images/favicon.ico">
  
    
    <link rel="stylesheet" href="https://vernamlab.org//assets/font-icon.css">
    <link rel="shortcut icon" type="image/png" href="https://vernamlab.org//images/logo.png">
    
  
</head>


  <body>

    <!-- .navbar .nav > li > a.brand-image {
	padding: 4px 0px 0px 0px;
}
.navbar .nav > li > a > img.brand-image {
  -webkit-border-radius: 0px;
	 -moz-border-radius: 0px;
		  border-radius: 0px;} -->

<div class="navbar navbar-default navbar-fixed-top" role="navigation">
  <div class="container-fluid">
	<div class="navbar-header">
	  <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse-1" aria-expanded="false">
		<span class="sr-only">Toggle navigation</span>
		<span class="icon-bar"></span>
		<span class="icon-bar"></span>
		<span class="icon-bar"></span>
	  </button>

    <a class="navbar-brand" href="https://vernamlab.org//">CHIPS at WPI</a>
	<!-- <a class="brand-image" href="https://vernamlab.org//"><img src="https://vernamlab.org//images/logo.png"  width="25" alt="logo" > -->
	</a>
	</div>
	<div class="collapse navbar-collapse" id="navbar-collapse-1">
	  <ul class="nav navbar-nav navbar-right">
		<li><a href="https://vernamlab.org//">Home</a></li>
		<li><a href="https://vernamlab.org//team">Team</a></li>
		<li><a href="https://vernamlab.org//publications">Publications</a></li>
		<li><a href="https://vernamlab.org//research">Research</a></li>
		<li><a href="https://vernamlab.org//openings">Openings</a></li>
	  </ul>
	</div>
  </div>
</div>

<!-- 
<div id="social-media">
    
    
        
        
            <a href="mailto:your.name@yoursite.com" title="Email"><i class="fa-brands fa-square-envelope"></i></a>

        
    
        
        
            <a href="https://www.facebook.com/your-facebook-username" title="Facebook"><i class="fa-brands fa-square-facebook"></i></a>

        
    
        
        
            <a href="https://www.twitter.com/your-twitter-name" title="Twitter"><i class="fa-brands fa-square-twitter"></i></a>

        
    
        
        
            <a href="https://github.com/your-github-name" title="GitHub"><i class="fa-brands fa-square-github fa-bounce"></i></a>

        
    
</div>

 -->
    <div class="container-fluid">
      <div class="row">
        <div id="gridid" class="col-sm-12">
  <h1 id="reseach-directions">Reseach Directions</h1>
<p>Our research covers the security of entire computer stack from physical and chip security all the way up to the software security. Our projects includes but not limited to the following topics:</p>

<ul style="overflow: hidden">

  <!--  -->
<font size="+1">

  <!-- <li>  <a href="https://vernamlab.org//research/microarch"><b>Microarchitectural Security</b></a></li>
    <li>  <a href="https://vernamlab.org//research/pqcrypto"><b>Post Quantum Cryptography</b></a></li>
    <li> <a href="https://vernamlab.org//research/aisec"><b>AI for Hardware Security </b></a></li>
        <li>  <a href="https://vernamlab.org//research/cadsec"><b>CAD for Hardware Security</b></a></li>
        <li> <a href="https://vernamlab.org//research/edgsec"><b>Secure Edge Devices </b></a></li>
        <li> <a href="https://vernamlab.org//research/hwisec"> <b>Tamper and Counterfeit Detection</b></a></li>
        <li>  <a href="https://vernamlab.org//research/scasec"><b>Side Channel and Fault Injection Attack and Defense</b></a></li>
        <li>  <a href="https://vernamlab.org//research/physec"><b>Photonic and Laser Assisted Physical Security</b></a></li> -->


  <li>  <b>Microarchitectural Security</b></li>
    <li>  <b>Post Quantum Cryptography</b></li>
    <li> <b>AI for Hardware Security </b></li>
        <li>  <b>CAD for Hardware Security</b></li>
        <li> <b>Secure Edge Devices </b></li>
        <li> <b>Tamper and Counterfeit Detection</b></li>
        <li>  <b>Side Channel and Fault Injection Attack and Defense</b></li>
        <li>  <b>Photonic and Laser Assisted Physical Security</b></li>



</font>
  </ul>
<!-- # Research -->
<div class="col-sm-12 clearfix">

  <h1 id="sponsors">Sponsors</h1>

  <figure class="fourth">
    <p><img src="https://vernamlab.org//images/logo_nsf.png" style="width: 80px" />
  <img src="https://vernamlab.org//images/logo_masstech.png" style="width: 200px" />
  <img src="https://vernamlab.org//images/logo_src.png" style="width: 80px" />
  <img src="https://vernamlab.org//images/logo_cisco.png" style="width: 80px" />
  <img src="https://vernamlab.org//images/logo_darpa.png" style="width: 120px" />
  <img src="https://vernamlab.org//images/logo_intel.png" style="width: 120px" />
  <img src="https://vernamlab.org//images/logo_epri.png" style="width: 150px" />
  <img src="https://vernamlab.org//images/logo_meta.png" style="width: 100px" />
<img src="https://vernamlab.org//images/nist-logo.png" style="width: 150px" />
  <img src="https://vernamlab.org//images/ti-logo.png" style="width: 150px" /></p>
  </figure>
</div>

<h1 id="funded-projects">Funded Projects</h1>

<div class="col-sm-12 clearfix">
  <div class="well">
    <font size="+1">
<table class="table">
 <tbody>
  <tr>
    <td width="500">
      <b>National Science Foundation Award 2219810</b><br />
      <a href="https://www.nsf.gov/awardsearch/showAward?AWD_ID=2219810&amp;HistoricalAwards=false">Collaborative: FMitF: Track I: A Principled Approach to Modeling and Analysis of Hardware Fault Attacks on Embedded Software</a><br />
    </td>
    <td width="100">
      2022 - 2026
    </td>
  </tr>



    <tr>
    <td width="500">
      <b>Massachusetts Technology Collaborative Grant 22030006-AWD</b><br />
<a href="https://innovation.masstech.org/wpi-semiconductor-security-next-generation-cybersecurity-technologies-research-center">Toward a Globaly Competitive Electronics Workforce Endowed with Next Generation CyberSecurity Technologies, </a><br />
    </td>
    <td width="100">
      2022 - 2023
    </td>
  </tr>

  <tr>
    <td width="500">
      <b>National Science Foundation Award 2117349</b><br />
      <a href="https://nsf.gov/awardsearch/showAward?AWD_ID=2117349&amp;HistoricalAwards=false">MRI: Acquisition of High-Resolution Photon Emission/Laser Fault Injection Microscope with High-Performance Computers for Failure Analysis and Security Assessment of Electronic Systems</a><br />
    </td>
    <td width="100">
      2021 - 2024
    </td>
  </tr>

   <tr>
    <td width="500">
      <b>National Science Foundation Award 2026913 </b><br />
      <a href="https://www.nsf.gov/awardsearch/showAward?AWD_ID=2026913&amp;HistoricalAwards=false">CextGenPQ: Post-quantum Schemes for Next Generation Applications</a><br />
    </td>
    <td width="100">
      2020 - 2023
    </td>
  </tr>

  <tr>
    <td width="500">
      <b>Meta Research</b><br />
      <a href="https://research.facebook.com/blog/2022/9/announcing-the-winners-of-the-meta-towards-trustworthy-products-in-ar-vr-and-smart-devices-and-security-research-requests-for-proposals/">Compromise-resistant secure hardware design</a><br />
    </td>
    <td width="100">
      2022 - 2023
    </td>
  </tr>



  <tr>
    <td width="500">
      <b>Intrinsix Inc (DARPA)</b><br />
      <a href="">Side Channel Attack Testbench Emulator (SCATE)</a><br />
    </td>
    <td width="100">
      2020 - 2022
    </td>
  </tr>

  <tr>
    <td width="500">
      <b>CISCO CSR Grant</b><br />
      <a href="">PCBmeter: Remote PCB Verification using On-chip IP cores</a><br />
    </td>
    <td width="100">
      2020 - 2021
    </td>
  </tr>

  <tr>
    <td width="500">
      <b>Electric Power Research Institute</b><br />
      <a href="">Hardware Signature Testing Methodology for Standard PCB</a><br />
    </td>
    <td width="100">
      2020 - 2021
    </td>
  </tr>

  <tr>
    <td width="500">
      <b>Virginia Commonwealth University (INL)</b><br />
      <a href="">Towards a Safe and Secure-by-design Version of the SymPLE Architecture</a><br />
    </td>
    <td width="100">
      2019 - 2020
    </td>
  </tr>

  <tr>
    <td width="500">
      <b>National Science Foundation Award 2028190</b><br />
      <a href="">RAPID: Collaborative: A privacy-preserving contact tracing system for COVID-19 containment and mitigation</a><br />
    </td>
    <td width="100">
      2020 - 2021
    </td>
  </tr>
  
  <tr>
    <td width="500">
      <b>National Science Foundation Award 1931639</b><br />
      <a href="https://www.nsf.gov/awardsearch/showAward?AWD_ID=1931639&amp;HistoricalAwards=false">SaTC: CORE: Small: Finding and Mitigating Side-channel Leakage in Embedded Architectures</a><br />
    </td>
    <td width="100">
      2019 - 2022
    </td>
  </tr>
    <tr>
    <td width="500">
      <b>National Science Foundation Award 1814406</b><br />
      <a href="https://www.nsf.gov/awardsearch/showAward?AWD_ID=1814406&amp;HistoricalAwards=false">  SaTC: CORE: Small: Super-Human Cryptanalysis for Scalable Side-Channel Analysis
</a><br />
    </td>
    <td width="100">
      2018 - 2022
    </td>
  </tr>
  


  <tr>
    <td width="500">
      <b>National Science Foundation Award 1704176</b><br />
      <a href="https://www.nsf.gov/awardsearch/showAward?AWD_ID=1704176&amp;HistoricalAwards=false">SaTC: CORE: Medium: Collaborative: Energy-Harvested Security for the Internet of Things</a><br />
    </td>
    <td width="100">
      2017 - 2021
    </td>
  </tr>
  
  <tr>
    <td width="500">
      <b>Semiconductor Research Corporation</b><br />
      <a href="https://www.src.org/library/research-catalog/2712.019/">Pre-computed Security Protocols for Energy Harvested IoT</a><br />
    </td>
    <td width="100">
      2017 - 2019
    </td>
  </tr>
  

  




  
 
  
 </tbody>

  
</table>
</font>

  </div>
</div>

<!-- 

<style>
h2 {text-align: center;}
p {text-align: center;}
</style>

<div class="col-sm-12 clearfix">
 <div class="well">

  <img src="https://vernamlab.org//images/scasec.png" class="img-responsive" width="30%" style="float: left" />
  <h2>Side Channel and Fault Injection Attack and Defense<a href="https://vernamlab.org/scasec">(SCA SEC)</a></h2>
  <h4 style="line-height: 2;">In the realm of cybersecurity, threats extend beyond the digital realm to encompass vulnerabilities in the physical characteristics of electronic systems. Physical side-channel attacks and fault injection attacks are two categories of attacks that exploit these physical vulnerabilities to compromise the security and functionality of devices. Physical side-channel attacks focus on the unintended leakage of information through observable physical characteristics of a system during its operation. These characteristics might include power consumption, electromagnetic radiation, and timing variations. By analyzing these side-channel signals, attackers can infer sensitive information such as encryption keys, passwords, or other confidential data without directly accessing the internal logic of the system. Common types of side-channel attacks include power analysis, where an attacker measures power consumption to deduce cryptographic keys, and timing attacks, which exploit variations in execution time to gather insights into the internal computations. Fault injection attacks, on the other hand, involve deliberately inducing faults or errors in a device's operation to compromise its security or reveal sensitive information. Attackers exploit vulnerabilities in the physical environment or the device itself to manipulate its behavior. For instance, injecting faults by manipulating power supply voltages or introducing electromagnetic interference can cause a device to execute unintended code paths or reveal hidden information. Voltage glitching and clock glitching are examples of fault injection techniques used to disrupt a device's operation and potentially expose vulnerabilities. Both physical side-channel attacks and fault injection attacks underline the importance of considering the physical characteristics of electronic systems in security design. Robust countermeasures involve implementing techniques like secure coding practices, cryptographic countermeasures, and hardware protections that resist these types of attacks. Understanding the nuances of these attacks is essential for engineers, security professionals, and researchers to develop effective defenses against these intricate threats, ensuring the continued integrity and security of modern electronic devices and systems.</h4>

 </div>
</div>








<style>
h2 {text-align: center;}
p {text-align: center;}
</style>

<div class="col-sm-12 clearfix">
 <div class="well">

  <img src="https://vernamlab.org//images/cadsec.png" class="img-responsive" width="30%" style="float: left" />
  <h2>CAD for Hardware Security<a href="https://vernamlab.org/cadsec">(CAD SEC)</a></h2>
  <h4 style="line-height: 2;">The CAD (Computer-Aided Design) security field focuses on protecting the confidentiality, integrity, and availability of digital design data and intellectual property within the context of design and engineering software applications. As industries increasingly rely on digital design tools to create products and systems, CAD security has gained significance to prevent unauthorized access, data breaches, and intellectual property theft. CAD security addresses several key aspects. Secure Access and Authentication Ensuring that only authorized users can access CAD files and design data. This involves implementing robust authentication methods, multi-factor authentication, and access controls to limit access to authorized individuals. Data Encryption; CAD files often contain sensitive designs and proprietary information. Encrypting these files during storage and transmission adds a layer of protection against unauthorized access or interception. Digital Rights Management (DRM); Implementing DRM mechanisms to control how CAD files are used, shared, and modified. This can prevent unauthorized distribution and modification of design data. Watermarking and Tracing;Embedding unique digital watermarks into CAD files to trace their origins and monitor their distribution. This can help deter unauthorized sharing and track any instances of intellectual property infringement. Secure Collaboration; Enabling secure collaboration among design teams without compromising the security of the design data. This may involve secure cloud-based platforms or encrypted communication channels. Vulnerability Assessment; Regularly assessing CAD software for vulnerabilities and security flaws that could be exploited by attackers to gain unauthorized access or manipulate designs. Secure Supply Chain; Ensuring the security of the entire supply chain, from design to manufacturing. This involves protecting design data as it moves through various stages and entities, including subcontractors and manufacturers. Intrusion Detection and Prevention; Implementing systems to monitor for unusual activities within CAD environments that might indicate unauthorized access or malicious actions. Intrusion detection systems can provide alerts or take preventive actions in real-time. Employee Training; Educating design and engineering personnel about best practices in CAD security, including password management, secure file sharing, and recognizing social engineering attacks.</h4>

 </div>
</div>








<style>
h2 {text-align: center;}
p {text-align: center;}
</style>

<div class="col-sm-12 clearfix">
 <div class="well">

  <img src="https://vernamlab.org//images/uarch.png" class="img-responsive" width="30%" style="float: left" />
  <h2>Microarchitectural Security<a href="https://vernamlab.org/archsec">(URCH SEC)</a></h2>
  <h4 style="line-height: 2;">Microarchitectural security is a crucial aspect of modern computer systems that focuses on safeguarding sensitive data and preventing unauthorized access or exploitation at the hardware level. It deals with the design and implementation of the internal structures and operations of a computer's processor, memory subsystem, and cache hierarchies, which collectively form the microarchitecture. In recent years, microarchitectural security has gained significant attention due to the emergence of several high-profile security vulnerabilities, such as Spectre, Meltdown, and Foreshadow. These vulnerabilities exploit the intricate interactions and optimizations within the microarchitecture to access privileged information or execute unauthorized instructions, leading to potential data leaks or unauthorized control over the system. The challenge in microarchitectural security lies in striking a balance between performance and security. Many performance-enhancing techniques, like speculative execution and caching, are prone to side-channel attacks and information leakage. As a result, researchers and hardware designers must continuously devise novel methods to fortify microarchitectures against such exploits without sacrificing performance. This field is continually evolving, with ongoing research and the development of countermeasures to mitigate both known and future microarchitectural vulnerabilities. As computer systems become more complex and interconnected, ensuring microarchitectural security is an integral part of building robust, trustworthy, and secure computing environments for various applications, ranging from personal computing devices to cloud servers and critical infrastructure.</h4>

 </div>
</div>








<style>
h2 {text-align: center;}
p {text-align: center;}
</style>

<div class="col-sm-12 clearfix">
 <div class="well">

  <img src="https://vernamlab.org//images/pqcrypto.png" class="img-responsive" width="30%" style="float: left" />
  <h2>Post Quantum Cryptography<a href="https://vernamlab.org/pqcrypto">(PQ CRYPT)</a></h2>
  <h4 style="line-height: 2;">Post-Quantum Cryptography (PQC) is an emerging field of study that addresses the potential threat posed by quantum computers to classical cryptographic algorithms. As quantum computing continues to advance, it has the potential to render many existing cryptographic schemes insecure by efficiently solving certain mathematical problems that underpin these algorithms. Traditional cryptographic systems, such as RSA (Rivest-Shamir-Adleman) and ECC (Elliptic Curve Cryptography), rely on the difficulty of factoring large numbers or solving discrete logarithm problems, which are computationally infeasible for classical computers. However, quantum computers, by leveraging quantum mechanical principles, can perform these tasks exponentially faster than classical computers, thus undermining the security of such schemes. Post-Quantum Cryptography aims to develop cryptographic algorithms that remain secure against attacks from both classical and quantum computers. These new cryptographic schemes are based on mathematical problems that are considered hard even for quantum computers to solve. Some of the proposed post-quantum cryptographic primitives include lattice-based cryptography, code-based cryptography, hash-based cryptography, multivariate-quadratic-equations (MQ) cryptography, and others. The transition to post-quantum cryptographic algorithms is not a straightforward process. It requires careful consideration of factors such as performance, interoperability, and the potential impact on existing infrastructure. Standardization bodies like NIST (National Institute of Standards and Technology) have initiated projects to evaluate and standardize post-quantum cryptographic algorithms to ensure the security of future communication systems. In conclusion, post-quantum cryptography is a critical area of research and development to safeguard sensitive information and communication in the era of quantum computing. By embracing these new cryptographic techniques, we can future-proof our digital infrastructure and protect data from the potentially game-changing advances in quantum computing technology.</h4>

 </div>
</div>








<style>
h2 {text-align: center;}
p {text-align: center;}
</style>

<div class="col-sm-12 clearfix">
 <div class="well">

  <img src="https://vernamlab.org//images/physec.png" class="img-responsive" width="30%" style="float: left" />
  <h2>Photonic and Laser Assisted Physical Security<a href="https://vernamlab.org/physec">(PHY SEC)</a></h2>
  <h4 style="line-height: 2;">In the realm of integrated circuit (IC) security, where the protection of sensitive electronic components is paramount, innovative approaches are leveraging the capabilities of light-based technologies to enhance defense mechanisms against unauthorized access, reverse engineering, and tampering. Photonic IC security and laser-assisted IC security represent cutting-edge methodologies that utilize light to fortify the security of semiconductor devices. Photonic IC security involves the integration of photonics into the design and manufacturing of integrated circuits. This approach capitalizes on the unique properties of light to establish security features that are exceedingly difficult to compromise. For example, optical physical unclonable functions (PUFs) exploit the inherent randomness of photon emissions to create unique and virtually impossible-to-replicate identifiers for each IC. These identifiers can be used to establish secure device authentication and key generation processes. Furthermore, photonic techniques like optical encryption can be employed to protect data transmission and storage within the IC, rendering it highly resistant to conventional attacks. Laser-assisted IC security capitalizes on the precision and energy of lasers to implement robust security measures on integrated circuits. Laser fault injection is one such technique, where carefully timed laser pulses are used to induce transient faults in the IC's operation. By doing so, vulnerabilities in the circuit's behavior can be exposed, allowing security professionals to analyze and rectify potential weaknesses. Additionally, laser-based anti-tamper mechanisms involve the integration of lasers with sensors to detect any physical tampering attempts. The lasers can be used to illuminate specific areas of the IC, and changes in the reflected light due to tampering efforts can trigger alarms or protective measures. The marriage of photonic and laser technologies with integrated circuit security showcases a frontier of innovation in safeguarding sensitive electronic components. These techniques not only enhance the resilience of ICs against attacks but also contribute to the broader trend of secure-by-design practices. However, as with any security strategy, it's important to recognize that these technologies must be coupled with ongoing vigilance, proactive adaptation, and comprehensive security measures to address both known and emerging threats in the ever-evolving landscape of integrated circuit security.</h4>

 </div>
</div>








<style>
h2 {text-align: center;}
p {text-align: center;}
</style>

<div class="col-sm-12 clearfix">
 <div class="well">

  <img src="https://vernamlab.org//images/edgsec.png" class="img-responsive" width="30%" style="float: left" />
  <h2>Secure Edge Devices<a href="https://vernamlab.org/edgsec">(EDGE SEC)</a></h2>
  <h4 style="line-height: 2;">As the Internet of Things (IoT) continues to expand its reach, the security of connected devices at the edge of networks has become a paramount concern. Secure edge devices represent a critical defense against the vulnerabilities that arise from the proliferation of interconnected devices in various industries, from smart homes and industrial automation to healthcare and agriculture. Edge devices, located close to data sources and users, play a pivotal role in processing and transmitting information. Ensuring their security is imperative to prevent unauthorized access, data breaches, and potential compromise of critical systems. Secure edge devices encompass a spectrum of techniques and measures designed to fortify these devices against a range of threats. One key aspect of secure edge devices is hardware-based security, where cryptographic modules and secure elements are integrated directly into the device's hardware. These elements facilitate secure boot processes, cryptographic key storage, and encryption/decryption operations, making it significantly harder for attackers to tamper with or compromise the device's functions. Device authentication and identity management also play a crucial role in securing edge devices. Ensuring that only authorized devices can connect to a network mitigates the risk of unauthorized access and malicious infiltrations. Techniques like Public Key Infrastructure (PKI) and certificate-based authentication enable secure device-to-device and device-to-server communication. Furthermore, edge devices can employ intrusion detection and prevention mechanisms to identify and respond to suspicious activities. Real-time monitoring, anomaly detection, and behavior analysis help to thwart potential attacks before they can escalate into major security breaches. With the emergence of trusted execution environments and secure enclaves, edge devices can compartmentalize sensitive operations from the rest of the device's processes, enhancing security even when the device itself might be compromised.</h4>

 </div>
</div>








<style>
h2 {text-align: center;}
p {text-align: center;}
</style>

<div class="col-sm-12 clearfix">
 <div class="well">

  <img src="https://vernamlab.org//images/hwisec.png" class="img-responsive" width="30%" style="float: left" />
  <h2>Tamper and Counterfiet Detection<a href="https://vernamlab.org/hwisec">(HWI SEC)</a></h2>
  <h4 style="line-height: 2;">In an increasingly interconnected and technology-driven world, the integrity and authenticity of electronic devices and components are of paramount importance. As the sophistication of malicious actors and counterfeiters continues to evolve, the need for robust security measures to protect sensitive information, ensure reliable operation, and prevent economic losses has become more critical than ever. This has led to the emergence of hardware tamper and counterfeit detection technologies as vital safeguards in various industries, including electronics, aerospace, automotive, healthcare, and more. Hardware tampering refers to the unauthorized and malicious manipulation of electronic devices to gain unauthorized access, compromise functionality, or steal sensitive data. This can encompass physical attacks like probing, reverse engineering, or invasive techniques aimed at bypassing security mechanisms. Counterfeit electronic components, on the other hand, involve fake or substandard parts that are often designed to imitate genuine components. These counterfeits can lead to a range of issues, from compromised device performance to safety hazards, and can incur substantial financial losses for both manufacturers and consumers. The field of hardware tamper and counterfeit detection has risen in response to these challenges, with researchers, engineers, and manufacturers collaborating to develop innovative methods and technologies to safeguard electronic systems. These approaches can involve various layers of protection, including cryptographic techniques to ensure data confidentiality and integrity, secure boot processes to verify the authenticity of software at startup, physical shielding to protect against tampering, and advanced sensors that can detect changes in physical conditions indicative of tampering or counterfeit components.</h4>

 </div>
</div>








<style>
h2 {text-align: center;}
p {text-align: center;}
</style>

<div class="col-sm-12 clearfix">
 <div class="well">

  <img src="https://vernamlab.org//images/aisec.png" class="img-responsive" width="30%" style="float: left" />
  <h2>AI for Hardware Security<a href="https://vernamlab.org/aisec">(AI SEC)</a></h2>
  <h4 style="line-height: 2;">AI has become an increasingly valuable tool in enhancing hardware security, revolutionizing the way we protect electronic devices and systems from vulnerabilities and attacks. By leveraging AI techniques, hardware security measures have advanced significantly in terms of threat detection, prevention, and mitigation. One prominent application of AI in hardware security is in anomaly detection. AI algorithms can analyze large volumes of data from hardware components and systems to identify unusual patterns or behaviors that could signify a security breach or malicious activity. This proactive approach helps in detecting previously unknown attacks and minimizing potential damage. Additionally, AI-driven authentication and access control mechanisms have emerged to enhance hardware security. Biometric authentication and behavioral analysis can be integrated into devices, making them more resistant to unauthorized access. These AI-powered solutions provide an extra layer of protection beyond traditional methods like passwords and PINs. Furthermore, AI assists in the design phase of hardware security by identifying vulnerabilities and weaknesses in the hardware architecture. This helps engineers and designers to build more robust and secure systems from the ground up, reducing the likelihood of exploitation. AI also contributes to the field of cryptography by developing more resilient encryption algorithms and protocols. Through machine learning, AI can predict potential weaknesses in encryption techniques and propose improvements to strengthen cryptographic security.</h4>

 </div>
</div>






 -->
<!-- 
### IC-Level Side-Channel Attacks and Defense ([IC SCA](https://vernamlab.org//icsec))

### Secured and Efficient Hardware-Level Design ([Gate SEC](https://vernamlab.org//publist))


### Microarchitectural-Level Security ([Arch SEC](https://vernamlab.org//publist))

### OS-Level Security ([OS SEC](https://vernamlab.org//publist))

### Application-Level Security ([APP SEC](https://vernamlab.org//publist))

### Machine Learning For Hardware Security (and vise versa) ([ ML SEC](https://vernamlab.org//publist)) -->


</div>

      </div>
    </div>

    <div id="footer" class="panel">
  <div class="panel-footer">
	<div class="container-fluid">
	  <div class="row">
		<div class="col-sm-4">

		  <p>&copy 2023 CHIPS WPI. <br> Site made with <a href="https://jekyllrb.com">Jekyll</a> and input from <a href="https://www.allanlab.org/">Allan Lab</a>.

              <p>We are part of
              the <a href="https://www.wpi.edu/academics/departments/electrical-computer-engineering">Electrical
              and Computer Engineering Department</a>
              at <a href="https://www.wpi.edu">Worcester Polytechnic
              Institute</a>.</p>
              <p>Follow as on Twitter <i class="fa-brands fa-twitter fa-bounce"></i> <a href="https://twitter.com/VernamGroup">
				@WPICHIPS</a>.</p>
		</div>

		<div class="col-sm-4">
		  Contact:<br />
		  Atwater Kent 212, WPI<br />
		  100 Institute Road<br />
		  Worcester<br />
		  MA 01609 USA <br />
            (<a href="https://maps.wpi.edu/?id=609#!ct/?m/366618">Maps</a>, <a href="https://www.wpi.edu/coming-to-campus">Directions</a>)
		</div>
	  </div>
	</div>
  </div>
</div>

<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.3/jquery.min.js"></script>
<script src="https://vernamlab.org//js/bootstrap.min.js"></script>


  </body>

</html>
