#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000211b3d0c460 .scope module, "Testbench" "Testbench" 2 10;
 .timescale 0 0;
v00000211b3d62510_0 .var "CLK", 0 0;
v00000211b3d661b0_0 .var "INSTRUCTION", 31 0;
v00000211b3d66250_0 .net "PC", 31 0, v00000211b3d63410_0;  1 drivers
v00000211b3d657b0_0 .var "RESET", 0 0;
E_00000211b3d03990 .event anyedge, v00000211b3d63410_0;
S_00000211b3ce7a20 .scope module, "mycpu" "cpu" 2 15, 3 204 0, S_00000211b3d0c460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000211b3d61a70_0 .net "ALUOP", 2 0, v00000211b3d60070_0;  1 drivers
v00000211b3d62e70_0 .net "ALURESULT", 7 0, v00000211b3d60b10_0;  1 drivers
v00000211b3d62f10_0 .net "CLK", 0 0, v00000211b3d62510_0;  1 drivers
v00000211b3d62830_0 .net "IMMIDIATE", 7 0, v00000211b3d625b0_0;  1 drivers
v00000211b3d61c50_0 .net "IMMIDIATE_SELECT", 0 0, v00000211b3d60c50_0;  1 drivers
v00000211b3d62970_0 .net "IMMIDIATE_SELECTED", 7 0, v00000211b3d60930_0;  1 drivers
v00000211b3d61930_0 .net "INSTRUCTION", 31 0, v00000211b3d661b0_0;  1 drivers
v00000211b3d62fb0_0 .net "OPCODE", 7 0, v00000211b3d63050_0;  1 drivers
v00000211b3d632d0_0 .net "PCOUT", 31 0, v00000211b3d63410_0;  alias, 1 drivers
v00000211b3d63730_0 .net "READREG1", 2 0, v00000211b3d61cf0_0;  1 drivers
v00000211b3d62470_0 .net "READREG2", 2 0, v00000211b3d619d0_0;  1 drivers
v00000211b3d628d0_0 .net "REGOUT1", 7 0, v00000211b3d62dd0_0;  1 drivers
v00000211b3d63370_0 .net "REGOUT2", 7 0, L_00000211b3d0abd0;  1 drivers
v00000211b3d634b0_0 .net "RESET", 0 0, v00000211b3d657b0_0;  1 drivers
v00000211b3d62010_0 .net "TWOS_COMP", 7 0, v00000211b3d62330_0;  1 drivers
v00000211b3d61b10_0 .net "TWOS_COMP_SELECT", 0 0, v00000211b3d621f0_0;  1 drivers
v00000211b3d62ab0_0 .net "TWOS_COMP_SELECTED", 7 0, v00000211b3d62a10_0;  1 drivers
v00000211b3d62b50_0 .net "WRITEENABLE", 0 0, v00000211b3d62150_0;  1 drivers
v00000211b3d61bb0_0 .net "WRITEREG", 2 0, v00000211b3d62c90_0;  1 drivers
S_00000211b3ce7bb0 .scope module, "alu" "alu" 3 247, 4 47 0, S_00000211b3ce7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v00000211b3d60ed0_0 .net "ADD_RESULT", 7 0, v00000211b3ce7de0_0;  1 drivers
v00000211b3d60a70_0 .net "AND_RESULT", 7 0, L_00000211b3d0a2a0;  1 drivers
v00000211b3d60390_0 .net "DATA1", 7 0, v00000211b3d62dd0_0;  alias, 1 drivers
v00000211b3d60570_0 .net "DATA2", 7 0, v00000211b3d60930_0;  alias, 1 drivers
v00000211b3d60430_0 .net "MOV_RESULT", 7 0, L_00000211b3d0ac40;  1 drivers
v00000211b3d607f0_0 .net "OR_RESULT", 7 0, L_00000211b3d0aaf0;  1 drivers
v00000211b3d60b10_0 .var "RESULT", 7 0;
v00000211b3d60890_0 .net "SELECT", 2 0, v00000211b3d60070_0;  alias, 1 drivers
E_00000211b3d039d0/0 .event anyedge, v00000211b3d60890_0, v00000211b3d606b0_0, v00000211b3ce7de0_0, v00000211b3d60750_0;
E_00000211b3d039d0/1 .event anyedge, v00000211b3d602f0_0;
E_00000211b3d039d0 .event/or E_00000211b3d039d0/0, E_00000211b3d039d0/1;
S_00000211b3ce9200 .scope module, "add1" "add_module" 4 61, 4 13 0, S_00000211b3ce7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000211b3cd42c0_0 .net "DATA1", 7 0, v00000211b3d62dd0_0;  alias, 1 drivers
v00000211b3ce7d40_0 .net "DATA2", 7 0, v00000211b3d60930_0;  alias, 1 drivers
v00000211b3ce7de0_0 .var "RESULT", 7 0;
E_00000211b3d036d0 .event anyedge, v00000211b3ce7d40_0, v00000211b3cd42c0_0;
S_00000211b3ce9390 .scope module, "and1" "and_module" 4 62, 4 28 0, S_00000211b3ce7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000211b3d0a2a0 .functor AND 8, v00000211b3d62dd0_0, v00000211b3d60930_0, C4<11111111>, C4<11111111>;
v00000211b3ce9520_0 .net "DATA1", 7 0, v00000211b3d62dd0_0;  alias, 1 drivers
v00000211b3ce95c0_0 .net "DATA2", 7 0, v00000211b3d60930_0;  alias, 1 drivers
v00000211b3d60750_0 .net "RESULT", 7 0, L_00000211b3d0a2a0;  alias, 1 drivers
S_00000211b3ce4220 .scope module, "mov1" "mov_module" 4 60, 4 5 0, S_00000211b3ce7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000211b3d0ac40 .functor BUFZ 8, v00000211b3d60930_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000211b3d601b0_0 .net "DATA2", 7 0, v00000211b3d60930_0;  alias, 1 drivers
v00000211b3d606b0_0 .net "RESULT", 7 0, L_00000211b3d0ac40;  alias, 1 drivers
S_00000211b3ce43b0 .scope module, "or1" "or_module" 4 63, 4 37 0, S_00000211b3ce7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000211b3d0aaf0 .functor OR 8, v00000211b3d62dd0_0, v00000211b3d60930_0, C4<00000000>, C4<00000000>;
v00000211b3d60250_0 .net "DATA1", 7 0, v00000211b3d62dd0_0;  alias, 1 drivers
v00000211b3d60bb0_0 .net "DATA2", 7 0, v00000211b3d60930_0;  alias, 1 drivers
v00000211b3d602f0_0 .net "RESULT", 7 0, L_00000211b3d0aaf0;  alias, 1 drivers
S_00000211b3cea240 .scope module, "alu_immidiate_mux" "mux_module" 3 246, 3 24 0, S_00000211b3ce7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v00000211b3d604d0_0 .net "DATA1", 7 0, v00000211b3d62a10_0;  alias, 1 drivers
v00000211b3d60610_0 .net "DATA2", 7 0, v00000211b3d625b0_0;  alias, 1 drivers
v00000211b3d60930_0 .var "RESULT", 7 0;
v00000211b3d609d0_0 .net "SELECT", 0 0, v00000211b3d60c50_0;  alias, 1 drivers
E_00000211b3d03d10 .event anyedge, v00000211b3d609d0_0, v00000211b3d60610_0, v00000211b3d604d0_0;
S_00000211b3cea3d0 .scope module, "control_unit" "control_unit" 3 240, 3 96 0, S_00000211b3ce7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALU_OP";
    .port_info 2 /OUTPUT 1 "ALU_SRC";
    .port_info 3 /OUTPUT 1 "REG_WRITE";
    .port_info 4 /OUTPUT 1 "TWOS_COMP";
v00000211b3d60070_0 .var "ALU_OP", 2 0;
v00000211b3d60c50_0 .var "ALU_SRC", 0 0;
v00000211b3d60cf0_0 .var "MEM_READ", 0 0;
v00000211b3d60d90_0 .var "MEM_TO_REG", 0 0;
v00000211b3d60e30_0 .var "MEM_WRITE", 0 0;
v00000211b3d60f70_0 .net "OPCODE", 7 0, v00000211b3d63050_0;  alias, 1 drivers
v00000211b3d60110_0 .var "REG_DEST", 0 0;
v00000211b3d62150_0 .var "REG_WRITE", 0 0;
v00000211b3d621f0_0 .var "TWOS_COMP", 0 0;
E_00000211b3d03610 .event anyedge, v00000211b3d60f70_0;
S_00000211b3cf8090 .scope module, "instruction_decoder" "instruction_decoder" 3 239, 3 71 0, S_00000211b3ce7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 3 "REGISTER_1";
    .port_info 3 /OUTPUT 3 "REGISTER_2";
    .port_info 4 /OUTPUT 3 "REGISTER_DEST";
    .port_info 5 /OUTPUT 8 "IMMIDIATE";
v00000211b3d625b0_0 .var "IMMIDIATE", 7 0;
v00000211b3d62bf0_0 .net "INSTRUCTION", 31 0, v00000211b3d661b0_0;  alias, 1 drivers
v00000211b3d63050_0 .var "OPCODE", 7 0;
v00000211b3d61cf0_0 .var "REGISTER_1", 2 0;
v00000211b3d619d0_0 .var "REGISTER_2", 2 0;
v00000211b3d62c90_0 .var "REGISTER_DEST", 2 0;
E_00000211b3d03710 .event anyedge, v00000211b3d62bf0_0;
S_00000211b3cf8220 .scope module, "pc" "programme_counter" 3 238, 3 47 0, S_00000211b3ce7a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RESULT";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
v00000211b3d630f0_0 .net "CLK", 0 0, v00000211b3d62510_0;  alias, 1 drivers
v00000211b3d620b0_0 .net "RESET", 0 0, v00000211b3d657b0_0;  alias, 1 drivers
v00000211b3d63410_0 .var "RESULT", 31 0;
E_00000211b3d03950 .event posedge, v00000211b3d630f0_0;
S_00000211b3cee2b0 .scope module, "reg_file" "reg_file" 3 243, 5 4 0, S_00000211b3ce7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000211b3d0abd0 .functor BUFZ 8, v00000211b3d62790_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000211b3d626f0_0 .net "CLK", 0 0, v00000211b3d62510_0;  alias, 1 drivers
v00000211b3d62290_0 .net "IN", 7 0, v00000211b3d60b10_0;  alias, 1 drivers
v00000211b3d63550_0 .net "INADDRESS", 2 0, v00000211b3d62c90_0;  alias, 1 drivers
v00000211b3d62650_0 .net "OUT1", 7 0, v00000211b3d62dd0_0;  alias, 1 drivers
v00000211b3d61d90_0 .net "OUT1ADDRESS", 2 0, v00000211b3d61cf0_0;  alias, 1 drivers
v00000211b3d635f0_0 .net "OUT2", 7 0, L_00000211b3d0abd0;  alias, 1 drivers
v00000211b3d62d30_0 .net "OUT2ADDRESS", 2 0, v00000211b3d619d0_0;  alias, 1 drivers
v00000211b3d63190_0 .net "RESET", 0 0, v00000211b3d657b0_0;  alias, 1 drivers
v00000211b3d61e30_0 .net "WRITE", 0 0, v00000211b3d62150_0;  alias, 1 drivers
v00000211b3d62dd0_0 .var "out1_reg", 7 0;
v00000211b3d62790_0 .var "out2_reg", 7 0;
v00000211b3d61f70 .array "registers", 0 7, 7 0;
S_00000211b3cee440 .scope module, "twos_complement_mux" "mux_module" 3 245, 3 24 0, S_00000211b3ce7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v00000211b3d61890_0 .net "DATA1", 7 0, L_00000211b3d0abd0;  alias, 1 drivers
v00000211b3d63690_0 .net "DATA2", 7 0, v00000211b3d62330_0;  alias, 1 drivers
v00000211b3d62a10_0 .var "RESULT", 7 0;
v00000211b3d63230_0 .net "SELECT", 0 0, v00000211b3d621f0_0;  alias, 1 drivers
E_00000211b3d03f10 .event anyedge, v00000211b3d621f0_0, v00000211b3d63690_0, v00000211b3d635f0_0;
S_00000211b3d9c390 .scope module, "twoscomp" "twos_complement" 3 244, 3 36 0, S_00000211b3ce7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
v00000211b3d623d0_0 .net "DATA", 7 0, L_00000211b3d0abd0;  alias, 1 drivers
v00000211b3d62330_0 .var "RESULT", 7 0;
E_00000211b3d03a50 .event anyedge, v00000211b3d635f0_0;
    .scope S_00000211b3cf8220;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000211b3d63410_0, 0;
    %end;
    .thread T_0;
    .scope S_00000211b3cf8220;
T_1 ;
    %wait E_00000211b3d03950;
    %delay 1, 0;
    %load/vec4 v00000211b3d620b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000211b3d63410_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000211b3d63410_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000211b3d63410_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000211b3cf8090;
T_2 ;
    %wait E_00000211b3d03710;
    %delay 1, 0;
    %load/vec4 v00000211b3d62bf0_0;
    %parti/s 9, 24, 6;
    %pad/u 8;
    %store/vec4 v00000211b3d63050_0, 0, 8;
    %load/vec4 v00000211b3d62bf0_0;
    %parti/s 9, 8, 5;
    %pad/u 3;
    %store/vec4 v00000211b3d61cf0_0, 0, 3;
    %load/vec4 v00000211b3d62bf0_0;
    %parti/s 9, 0, 2;
    %pad/u 3;
    %store/vec4 v00000211b3d619d0_0, 0, 3;
    %load/vec4 v00000211b3d62bf0_0;
    %parti/s 9, 16, 6;
    %pad/u 3;
    %store/vec4 v00000211b3d62c90_0, 0, 3;
    %load/vec4 v00000211b3d62bf0_0;
    %parti/s 9, 0, 2;
    %pad/u 8;
    %store/vec4 v00000211b3d625b0_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000211b3cea3d0;
T_3 ;
    %wait E_00000211b3d03610;
    %load/vec4 v00000211b3d60f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000211b3d60070_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211b3d621f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211b3d60c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211b3d62150_0, 0, 1;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000211b3d60070_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211b3d621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211b3d60c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211b3d62150_0, 0, 1;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000211b3d60070_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211b3d621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211b3d60c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211b3d62150_0, 0, 1;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000211b3d60070_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211b3d621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211b3d60c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211b3d62150_0, 0, 1;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000211b3d60070_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211b3d621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211b3d60c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211b3d62150_0, 0, 1;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000211b3d60070_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211b3d621f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211b3d60c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211b3d62150_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000211b3cee2b0;
T_4 ;
    %wait E_00000211b3d03950;
    %load/vec4 v00000211b3d63190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000211b3d61f70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000211b3d61f70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000211b3d61f70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000211b3d61f70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000211b3d61f70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000211b3d61f70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000211b3d61f70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000211b3d61f70, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000211b3d61e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000211b3d62290_0;
    %load/vec4 v00000211b3d63550_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000211b3d61f70, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000211b3d61d90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000211b3d61f70, 4;
    %assign/vec4 v00000211b3d62dd0_0, 2;
    %load/vec4 v00000211b3d62d30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000211b3d61f70, 4;
    %assign/vec4 v00000211b3d62790_0, 2;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000211b3d9c390;
T_5 ;
    %wait E_00000211b3d03a50;
    %delay 1, 0;
    %load/vec4 v00000211b3d623d0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v00000211b3d62330_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000211b3cee440;
T_6 ;
    %wait E_00000211b3d03f10;
    %load/vec4 v00000211b3d63230_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v00000211b3d63690_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v00000211b3d61890_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v00000211b3d62a10_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000211b3cea240;
T_7 ;
    %wait E_00000211b3d03d10;
    %load/vec4 v00000211b3d609d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v00000211b3d60610_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v00000211b3d604d0_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v00000211b3d60930_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000211b3ce9200;
T_8 ;
    %wait E_00000211b3d036d0;
    %load/vec4 v00000211b3ce7d40_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_8.0, 5;
    %load/vec4 v00000211b3cd42c0_0;
    %load/vec4 v00000211b3ce7d40_0;
    %sub;
    %store/vec4 v00000211b3ce7de0_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000211b3cd42c0_0;
    %load/vec4 v00000211b3ce7d40_0;
    %add;
    %store/vec4 v00000211b3ce7de0_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000211b3ce7bb0;
T_9 ;
    %wait E_00000211b3d039d0;
    %load/vec4 v00000211b3d60890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %delay 1, 0;
    %load/vec4 v00000211b3d60430_0;
    %store/vec4 v00000211b3d60b10_0, 0, 8;
    %jmp T_9.4;
T_9.1 ;
    %delay 2, 0;
    %load/vec4 v00000211b3d60ed0_0;
    %store/vec4 v00000211b3d60b10_0, 0, 8;
    %jmp T_9.4;
T_9.2 ;
    %delay 1, 0;
    %load/vec4 v00000211b3d60a70_0;
    %store/vec4 v00000211b3d60b10_0, 0, 8;
    %jmp T_9.4;
T_9.3 ;
    %delay 1, 0;
    %load/vec4 v00000211b3d607f0_0;
    %store/vec4 v00000211b3d60b10_0, 0, 8;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000211b3d0c460;
T_10 ;
    %wait E_00000211b3d03990;
    %delay 2, 0;
    %load/vec4 v00000211b3d66250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.0 ;
    %pushi/vec4 262149, 0, 32;
    %store/vec4 v00000211b3d661b0_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %pushi/vec4 131081, 0, 32;
    %store/vec4 v00000211b3d661b0_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 33948674, 0, 32;
    %store/vec4 v00000211b3d661b0_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 16777222, 0, 32;
    %store/vec4 v00000211b3d661b0_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 65537, 0, 32;
    %store/vec4 v00000211b3d661b0_0, 0, 32;
    %jmp T_10.6;
T_10.5 ;
    %pushi/vec4 33686017, 0, 32;
    %store/vec4 v00000211b3d661b0_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000211b3d0c460;
T_11 ;
    %vpi_call 2 38 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000211b3ce7a20 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211b3d657b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211b3d62510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211b3d657b0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211b3d657b0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000211b3d0c460;
T_12 ;
    %delay 4, 0;
    %load/vec4 v00000211b3d62510_0;
    %inv;
    %store/vec4 v00000211b3d62510_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb2.v";
    "./cpu.v";
    "./alu.v";
    "./reg_file.v";
