{
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "PinnedPorts":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 80 -defaultsOSRD
preplace port UIF_Res_1 -pg 1 -y 780 -defaultsOSRD
preplace port SPI_Master_CSn_1 -pg 1 -y 800 -defaultsOSRD
preplace port DAC_MCLK_0 -pg 1 -y 391 -defaultsOSRD
preplace port UART_1 -pg 1 -y 120 -defaultsOSRD
preplace port UIF_Slave_1 -pg 1 -y 740 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 100 -defaultsOSRD
preplace port UIF_Master_1 -pg 1 -y 760 -defaultsOSRD
preplace port DAC_SDT_0 -pg 1 -y 460 -defaultsOSRD
preplace port DAC_BICK_0 -pg 1 -y 420 -defaultsOSRD
preplace port DAC_LRCK_0 -pg 1 -y 440 -defaultsOSRD
preplace port USB_nRESET_0 -pg 1 -y 240 -defaultsOSRD
preplace portBus RGB_OUT_0 -pg 1 -y 211 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -y 360 -defaultsOSRD
preplace inst DSP -pg 1 -lvl 3 -y 421 -defaultsOSRD -resize 260 236
preplace inst xlconcat_0 -pg 1 -lvl 1 -y 610 -defaultsOSRD
preplace inst myip_0 -pg 1 -lvl 3 -y 221 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 340 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -y 610 -defaultsOSRD
preplace inst UIF -pg 1 -lvl 3 -y 770 -defaultsOSRD
preplace inst DAC_Interface -pg 1 -lvl 4 -y 421 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 140 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 1 4 NJ 80 NJ 80 NJ 80 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 830
preplace netloc DSP_outData1 1 3 1 N
preplace netloc S00_AXI_0_1 1 2 1 860
preplace netloc DSP_outData2 1 3 1 N
preplace netloc clk_wiz_0_locked 1 2 1 850
preplace netloc DAC_IF_0_DAC_BCLK 1 4 1 1490
preplace netloc myip_0_USB_nRESET 1 3 2 1190 240 NJ
preplace netloc processing_system7_0_UART_1 1 1 4 N 120 NJ 120 NJ 120 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 470
preplace netloc S02_AXI_1 1 2 1 N
preplace netloc UIF_AXI_0_UIF_res 1 3 2 N 780 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 260 450
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 800
preplace netloc UIF_SerialSlave_0_UIF_Slave 1 3 2 N 740 N
preplace netloc UIF_UIF_Master_0 1 3 2 NJ 760 NJ
preplace netloc UIF_SPI_Master_CSn_0 1 3 2 NJ 800 NJ
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 1 470
preplace netloc xlconcat_0_dout 1 0 2 30 20 440
preplace netloc DSP_nResetSysClk 1 3 1 1190J
preplace netloc processing_system7_0_FIXED_IO 1 1 4 NJ 100 NJ 100 NJ 100 NJ
preplace netloc DSP_audioClkInterrupt 1 0 4 20 680 NJ 680 NJ 680 1170
preplace netloc DAC_IF_0_DAC_LRCK 1 2 3 860 551 N 551 1490
preplace netloc DSP_outDataValid 1 3 1 1180
preplace netloc clk_wiz_0_clk_out1 1 2 2 810 141 1200J
preplace netloc DAC_IF_0_DAC_SDT 1 4 1 1480
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 2 480 110 820
preplace netloc DAC_IF_0_DAC_MCLK 1 4 1 N
preplace netloc DSP_outDataValid1 1 3 1 N
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 20 10 490 70 840 561 1200
preplace netloc S03_AXI_1 1 2 1 830
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 800
preplace netloc DSP_fftCompleteInterrupt 1 0 4 30 690 NJ 690 860J 670 1160
preplace netloc processing_system7_0_FCLK_CLK1 1 1 1 460
preplace netloc myip_0_RGB_OUT 1 3 2 N 211 NJ
levelinfo -pg 1 0 240 650 1010 1340 1510 -top 0 -bot 850
"
}
{
   "da_axi4_cnt":"5",
   "da_board_cnt":"1",
   "da_bram_cntlr_cnt":"1"
}
