/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [22:0] _04_;
  wire [8:0] _05_;
  reg [7:0] _06_;
  reg [12:0] _07_;
  reg [4:0] _08_;
  wire [4:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [19:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [25:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_37z;
  wire [12:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_47z;
  wire [16:0] celloutsig_0_4z;
  wire [16:0] celloutsig_0_50z;
  wire [5:0] celloutsig_0_51z;
  wire [22:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire [31:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~((_00_ | in_data[31]) & (celloutsig_0_1z[9] | in_data[30]));
  assign celloutsig_1_0z = in_data[177] | in_data[154];
  assign celloutsig_0_27z = celloutsig_0_22z | celloutsig_0_20z[2];
  assign celloutsig_1_5z = { celloutsig_1_2z[22:6], celloutsig_1_3z } + celloutsig_1_4z;
  assign celloutsig_0_5z = { in_data[70:68], celloutsig_0_1z, celloutsig_0_2z, _04_[7:4], _03_, _04_[2], _00_, celloutsig_0_2z } + { celloutsig_0_4z[11:2], celloutsig_0_3z };
  assign celloutsig_0_12z = { _04_[7], celloutsig_0_6z } + { in_data[61:57], _05_[3], _02_, _05_[1], _01_ };
  assign celloutsig_0_16z = { celloutsig_0_5z[14:7], celloutsig_0_13z } + { celloutsig_0_12z[8:1], celloutsig_0_10z };
  assign celloutsig_0_17z = celloutsig_0_7z[8:2] + in_data[35:29];
  assign celloutsig_0_24z = { _03_, _04_[2], _00_, celloutsig_0_5z } + in_data[76:51];
  reg [6:0] _18_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _18_ <= 7'h00;
    else _18_ <= in_data[55:49];
  assign { _04_[7:4], _03_, _04_[2], _00_ } = _18_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _06_ <= 8'h00;
    else _06_ <= celloutsig_0_7z[13:6];
  reg [3:0] _20_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _20_ <= 4'h0;
    else _20_ <= in_data[20:17];
  assign { _05_[3], _02_, _05_[1], _01_ } = _20_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _07_ <= 13'h0000;
    else _07_ <= celloutsig_0_9z[19:7];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _08_ <= 5'h00;
    else _08_ <= _07_[11:7];
  assign celloutsig_1_4z = celloutsig_1_2z[17:0] & in_data[156:139];
  assign celloutsig_0_7z = { celloutsig_0_5z[22:21], celloutsig_0_3z } & { _04_[6], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_9z = { in_data[39:17], celloutsig_0_6z, celloutsig_0_2z } & { celloutsig_0_3z[10:0], _05_[3], _02_, _05_[1], _01_, celloutsig_0_4z };
  assign celloutsig_0_37z = celloutsig_0_6z[4:0] === celloutsig_0_31z;
  assign celloutsig_0_21z = { celloutsig_0_3z[9:8], celloutsig_0_16z } === { celloutsig_0_16z[9:0], celloutsig_0_13z };
  assign celloutsig_1_19z = { celloutsig_1_9z[8:3], celloutsig_1_13z } && 1'h1;
  assign celloutsig_0_22z = celloutsig_0_9z[12:5] && { celloutsig_0_12z[5:4], celloutsig_0_21z, celloutsig_0_10z };
  assign celloutsig_1_3z = ! in_data[150:139];
  assign celloutsig_0_4z = in_data[40:24] % { 1'h1, in_data[63:49], celloutsig_0_2z };
  assign celloutsig_0_13z = celloutsig_0_3z[11:7] % { 1'h1, celloutsig_0_12z[5:2] };
  assign celloutsig_0_31z = { celloutsig_0_17z[6:4], celloutsig_0_27z, celloutsig_0_27z } * celloutsig_0_24z[17:13];
  assign celloutsig_1_18z = celloutsig_1_1z[4:1] * in_data[163:160];
  assign celloutsig_0_10z = celloutsig_0_4z[16:12] * celloutsig_0_4z[10:6];
  assign celloutsig_0_47z = _06_[4] ? celloutsig_0_7z[6:0] : celloutsig_0_1z[10:4];
  assign celloutsig_0_51z = _08_[3] ? { celloutsig_0_4z[2], celloutsig_0_13z } : celloutsig_0_47z[5:0];
  assign celloutsig_1_8z = celloutsig_1_2z[11] ? celloutsig_1_2z[8:5] : { celloutsig_1_1z[5:4], celloutsig_1_3z, 1'h1 };
  assign celloutsig_1_9z = celloutsig_1_7z[2] ? { celloutsig_1_7z[4:3], 1'h1, celloutsig_1_7z[4:3], 1'h1, celloutsig_1_7z[1:0], celloutsig_1_8z } : { celloutsig_1_1z[6:2], celloutsig_1_1z[6:1], 1'h1 };
  assign celloutsig_0_19z = celloutsig_0_3z[11] ? celloutsig_0_9z[22:3] : { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[179:164], celloutsig_1_1z[6:1], 1'h1 } >> { in_data[175:164], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z[6:1], 1'h1 };
  assign celloutsig_0_6z = { celloutsig_0_1z[1], _04_[7:4], _03_, _04_[2], _00_ } >> celloutsig_0_3z[10:3];
  assign celloutsig_0_3z = { in_data[18:7], celloutsig_0_2z } - { in_data[38:33], _04_[7:4], _03_, _04_[2], _00_ };
  assign celloutsig_1_7z = { celloutsig_1_4z[9:6], celloutsig_1_3z } - { celloutsig_1_5z[7:4], celloutsig_1_3z };
  assign celloutsig_0_1z = { _04_[6:4], _03_, _04_[7:4], _03_, _04_[2], _00_ } - in_data[54:44];
  assign celloutsig_0_50z = { celloutsig_0_12z, _06_ } ~^ { _07_[10:1], celloutsig_0_37z, celloutsig_0_10z, celloutsig_0_22z };
  assign celloutsig_1_13z = celloutsig_1_1z[6:1] ~^ celloutsig_1_5z[15:10];
  assign celloutsig_0_20z = celloutsig_0_19z[7:2] ~^ { _04_[7:4], _03_, _04_[2] };
  assign { celloutsig_1_1z[2:1], celloutsig_1_1z[6:3] } = { celloutsig_1_0z, celloutsig_1_0z, in_data[153:150] } ~^ { in_data[176:175], in_data[180:177] };
  assign { _04_[22:8], _04_[3], _04_[1:0] } = { in_data[70:68], celloutsig_0_1z, celloutsig_0_2z, _03_, _00_, celloutsig_0_2z };
  assign { _05_[8:4], _05_[2], _05_[0] } = { in_data[61:57], _02_, _01_ };
  assign celloutsig_1_1z[0] = 1'h1;
  assign { out_data[131:128], out_data[96], out_data[48:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
