
Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e040  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000598  0800e1d0  0800e1d0  0001e1d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e768  0800e768  000209c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e768  0800e768  0001e768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e770  0800e770  000209c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800e770  0800e770  0001e770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e778  0800e778  0001e778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009c4  20000000  0800e77c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005c0  200009c4  0800f140  000209c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f84  0800f140  00020f84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000209c4  2**0
                  CONTENTS, READONLY
 12 .debug_line   0000fce6  00000000  00000000  000209f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   0001866d  00000000  00000000  000306da  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 000032e3  00000000  00000000  00048d47  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001328  00000000  00000000  0004c030  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000f4ee1  00000000  00000000  0004d358  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001190  00000000  00000000  00142240  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00029140  00000000  00000000  001433d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016c510  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062a8  00000000  00000000  0016c58c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200009c4 	.word	0x200009c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e1b8 	.word	0x0800e1b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200009c8 	.word	0x200009c8
 80001cc:	0800e1b8 	.word	0x0800e1b8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fc0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000f8c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000f8e:	e003      	b.n	8000f98 <LoopCopyDataInit>

08000f90 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000f90:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000f92:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000f94:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000f96:	3104      	adds	r1, #4

08000f98 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000f98:	480b      	ldr	r0, [pc, #44]	; (8000fc8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000f9a:	4b0c      	ldr	r3, [pc, #48]	; (8000fcc <LoopForever+0xe>)
	adds	r2, r0, r1
 8000f9c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000f9e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000fa0:	d3f6      	bcc.n	8000f90 <CopyDataInit>
	ldr	r2, =_sbss
 8000fa2:	4a0b      	ldr	r2, [pc, #44]	; (8000fd0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000fa4:	e002      	b.n	8000fac <LoopFillZerobss>

08000fa6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000fa6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000fa8:	f842 3b04 	str.w	r3, [r2], #4

08000fac <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000fac:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <LoopForever+0x16>)
	cmp	r2, r3
 8000fae:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000fb0:	d3f9      	bcc.n	8000fa6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000fb2:	f005 feb7 	bl	8006d24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fb6:	f005 ff37 	bl	8006e28 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fba:	f004 fbb7 	bl	800572c <main>

08000fbe <LoopForever>:

LoopForever:
    b LoopForever
 8000fbe:	e7fe      	b.n	8000fbe <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000fc0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000fc4:	0800e77c 	.word	0x0800e77c
	ldr	r0, =_sdata
 8000fc8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000fcc:	200009c4 	.word	0x200009c4
	ldr	r2, =_sbss
 8000fd0:	200009c4 	.word	0x200009c4
	ldr	r3, = _ebss
 8000fd4:	20000f84 	.word	0x20000f84

08000fd8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fd8:	e7fe      	b.n	8000fd8 <ADC1_2_IRQHandler>
	...

08000fdc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	; (8001018 <HAL_Init+0x3c>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a0b      	ldr	r2, [pc, #44]	; (8001018 <HAL_Init+0x3c>)
 8000fec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ff0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ff2:	2003      	movs	r0, #3
 8000ff4:	f000 f93a 	bl	800126c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f000 f80f 	bl	800101c <HAL_InitTick>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d002      	beq.n	800100a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001004:	2301      	movs	r3, #1
 8001006:	71fb      	strb	r3, [r7, #7]
 8001008:	e001      	b.n	800100e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800100a:	f005 fc6f 	bl	80068ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800100e:	79fb      	ldrb	r3, [r7, #7]
}
 8001010:	4618      	mov	r0, r3
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40022000 	.word	0x40022000

0800101c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001024:	2300      	movs	r3, #0
 8001026:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001028:	4b16      	ldr	r3, [pc, #88]	; (8001084 <HAL_InitTick+0x68>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d022      	beq.n	8001076 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001030:	4b15      	ldr	r3, [pc, #84]	; (8001088 <HAL_InitTick+0x6c>)
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	4b13      	ldr	r3, [pc, #76]	; (8001084 <HAL_InitTick+0x68>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800103c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001040:	fbb2 f3f3 	udiv	r3, r2, r3
 8001044:	4618      	mov	r0, r3
 8001046:	f000 f946 	bl	80012d6 <HAL_SYSTICK_Config>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d10f      	bne.n	8001070 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2b0f      	cmp	r3, #15
 8001054:	d809      	bhi.n	800106a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001056:	2200      	movs	r2, #0
 8001058:	6879      	ldr	r1, [r7, #4]
 800105a:	f04f 30ff 	mov.w	r0, #4294967295
 800105e:	f000 f910 	bl	8001282 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001062:	4a0a      	ldr	r2, [pc, #40]	; (800108c <HAL_InitTick+0x70>)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6013      	str	r3, [r2, #0]
 8001068:	e007      	b.n	800107a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800106a:	2301      	movs	r3, #1
 800106c:	73fb      	strb	r3, [r7, #15]
 800106e:	e004      	b.n	800107a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	73fb      	strb	r3, [r7, #15]
 8001074:	e001      	b.n	800107a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800107a:	7bfb      	ldrb	r3, [r7, #15]
}
 800107c:	4618      	mov	r0, r3
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000004 	.word	0x20000004
 8001088:	2000000c 	.word	0x2000000c
 800108c:	20000000 	.word	0x20000000

08001090 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001094:	4b05      	ldr	r3, [pc, #20]	; (80010ac <HAL_IncTick+0x1c>)
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <HAL_IncTick+0x20>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4413      	add	r3, r2
 800109e:	4a03      	ldr	r2, [pc, #12]	; (80010ac <HAL_IncTick+0x1c>)
 80010a0:	6013      	str	r3, [r2, #0]
}
 80010a2:	bf00      	nop
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	20000a18 	.word	0x20000a18
 80010b0:	20000004 	.word	0x20000004

080010b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  return uwTick;
 80010b8:	4b03      	ldr	r3, [pc, #12]	; (80010c8 <HAL_GetTick+0x14>)
 80010ba:	681b      	ldr	r3, [r3, #0]
}
 80010bc:	4618      	mov	r0, r3
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	20000a18 	.word	0x20000a18

080010cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f003 0307 	and.w	r3, r3, #7
 80010da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010dc:	4b0c      	ldr	r3, [pc, #48]	; (8001110 <__NVIC_SetPriorityGrouping+0x44>)
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010e2:	68ba      	ldr	r2, [r7, #8]
 80010e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010e8:	4013      	ands	r3, r2
 80010ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010fe:	4a04      	ldr	r2, [pc, #16]	; (8001110 <__NVIC_SetPriorityGrouping+0x44>)
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	60d3      	str	r3, [r2, #12]
}
 8001104:	bf00      	nop
 8001106:	3714      	adds	r7, #20
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	e000ed00 	.word	0xe000ed00

08001114 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001118:	4b04      	ldr	r3, [pc, #16]	; (800112c <__NVIC_GetPriorityGrouping+0x18>)
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	0a1b      	lsrs	r3, r3, #8
 800111e:	f003 0307 	and.w	r3, r3, #7
}
 8001122:	4618      	mov	r0, r3
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	e000ed00 	.word	0xe000ed00

08001130 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800113a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113e:	2b00      	cmp	r3, #0
 8001140:	db0b      	blt.n	800115a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	f003 021f 	and.w	r2, r3, #31
 8001148:	4907      	ldr	r1, [pc, #28]	; (8001168 <__NVIC_EnableIRQ+0x38>)
 800114a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114e:	095b      	lsrs	r3, r3, #5
 8001150:	2001      	movs	r0, #1
 8001152:	fa00 f202 	lsl.w	r2, r0, r2
 8001156:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800115a:	bf00      	nop
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	e000e100 	.word	0xe000e100

0800116c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	4603      	mov	r3, r0
 8001174:	6039      	str	r1, [r7, #0]
 8001176:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117c:	2b00      	cmp	r3, #0
 800117e:	db0a      	blt.n	8001196 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	b2da      	uxtb	r2, r3
 8001184:	490c      	ldr	r1, [pc, #48]	; (80011b8 <__NVIC_SetPriority+0x4c>)
 8001186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800118a:	0112      	lsls	r2, r2, #4
 800118c:	b2d2      	uxtb	r2, r2
 800118e:	440b      	add	r3, r1
 8001190:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001194:	e00a      	b.n	80011ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	b2da      	uxtb	r2, r3
 800119a:	4908      	ldr	r1, [pc, #32]	; (80011bc <__NVIC_SetPriority+0x50>)
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	f003 030f 	and.w	r3, r3, #15
 80011a2:	3b04      	subs	r3, #4
 80011a4:	0112      	lsls	r2, r2, #4
 80011a6:	b2d2      	uxtb	r2, r2
 80011a8:	440b      	add	r3, r1
 80011aa:	761a      	strb	r2, [r3, #24]
}
 80011ac:	bf00      	nop
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr
 80011b8:	e000e100 	.word	0xe000e100
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b089      	sub	sp, #36	; 0x24
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	f003 0307 	and.w	r3, r3, #7
 80011d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	f1c3 0307 	rsb	r3, r3, #7
 80011da:	2b04      	cmp	r3, #4
 80011dc:	bf28      	it	cs
 80011de:	2304      	movcs	r3, #4
 80011e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	3304      	adds	r3, #4
 80011e6:	2b06      	cmp	r3, #6
 80011e8:	d902      	bls.n	80011f0 <NVIC_EncodePriority+0x30>
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	3b03      	subs	r3, #3
 80011ee:	e000      	b.n	80011f2 <NVIC_EncodePriority+0x32>
 80011f0:	2300      	movs	r3, #0
 80011f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f4:	f04f 32ff 	mov.w	r2, #4294967295
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	43da      	mvns	r2, r3
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	401a      	ands	r2, r3
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001208:	f04f 31ff 	mov.w	r1, #4294967295
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	fa01 f303 	lsl.w	r3, r1, r3
 8001212:	43d9      	mvns	r1, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001218:	4313      	orrs	r3, r2
         );
}
 800121a:	4618      	mov	r0, r3
 800121c:	3724      	adds	r7, #36	; 0x24
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
	...

08001228 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	3b01      	subs	r3, #1
 8001234:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001238:	d301      	bcc.n	800123e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800123a:	2301      	movs	r3, #1
 800123c:	e00f      	b.n	800125e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800123e:	4a0a      	ldr	r2, [pc, #40]	; (8001268 <SysTick_Config+0x40>)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	3b01      	subs	r3, #1
 8001244:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001246:	210f      	movs	r1, #15
 8001248:	f04f 30ff 	mov.w	r0, #4294967295
 800124c:	f7ff ff8e 	bl	800116c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001250:	4b05      	ldr	r3, [pc, #20]	; (8001268 <SysTick_Config+0x40>)
 8001252:	2200      	movs	r2, #0
 8001254:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001256:	4b04      	ldr	r3, [pc, #16]	; (8001268 <SysTick_Config+0x40>)
 8001258:	2207      	movs	r2, #7
 800125a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800125c:	2300      	movs	r3, #0
}
 800125e:	4618      	mov	r0, r3
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	e000e010 	.word	0xe000e010

0800126c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f7ff ff29 	bl	80010cc <__NVIC_SetPriorityGrouping>
}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}

08001282 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	b086      	sub	sp, #24
 8001286:	af00      	add	r7, sp, #0
 8001288:	4603      	mov	r3, r0
 800128a:	60b9      	str	r1, [r7, #8]
 800128c:	607a      	str	r2, [r7, #4]
 800128e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001294:	f7ff ff3e 	bl	8001114 <__NVIC_GetPriorityGrouping>
 8001298:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	68b9      	ldr	r1, [r7, #8]
 800129e:	6978      	ldr	r0, [r7, #20]
 80012a0:	f7ff ff8e 	bl	80011c0 <NVIC_EncodePriority>
 80012a4:	4602      	mov	r2, r0
 80012a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012aa:	4611      	mov	r1, r2
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff ff5d 	bl	800116c <__NVIC_SetPriority>
}
 80012b2:	bf00      	nop
 80012b4:	3718      	adds	r7, #24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	b082      	sub	sp, #8
 80012be:	af00      	add	r7, sp, #0
 80012c0:	4603      	mov	r3, r0
 80012c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff ff31 	bl	8001130 <__NVIC_EnableIRQ>
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b082      	sub	sp, #8
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f7ff ffa2 	bl	8001228 <SysTick_Config>
 80012e4:	4603      	mov	r3, r0
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b084      	sub	sp, #16
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012f6:	2300      	movs	r3, #0
 80012f8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001300:	b2db      	uxtb	r3, r3
 8001302:	2b02      	cmp	r3, #2
 8001304:	d005      	beq.n	8001312 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2204      	movs	r2, #4
 800130a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	73fb      	strb	r3, [r7, #15]
 8001310:	e029      	b.n	8001366 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f022 020e 	bic.w	r2, r2, #14
 8001320:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f022 0201 	bic.w	r2, r2, #1
 8001330:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001336:	f003 021c 	and.w	r2, r3, #28
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	2101      	movs	r1, #1
 8001340:	fa01 f202 	lsl.w	r2, r1, r2
 8001344:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2201      	movs	r2, #1
 800134a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2200      	movs	r2, #0
 8001352:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800135a:	2b00      	cmp	r3, #0
 800135c:	d003      	beq.n	8001366 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	4798      	blx	r3
    }
  }
  return status;
 8001366:	7bfb      	ldrb	r3, [r7, #15]
}
 8001368:	4618      	mov	r0, r3
 800136a:	3710      	adds	r7, #16
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001370:	b480      	push	{r7}
 8001372:	b087      	sub	sp, #28
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800137a:	2300      	movs	r3, #0
 800137c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800137e:	e17f      	b.n	8001680 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	2101      	movs	r1, #1
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	fa01 f303 	lsl.w	r3, r1, r3
 800138c:	4013      	ands	r3, r2
 800138e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2b00      	cmp	r3, #0
 8001394:	f000 8171 	beq.w	800167a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	2b02      	cmp	r3, #2
 800139e:	d003      	beq.n	80013a8 <HAL_GPIO_Init+0x38>
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	2b12      	cmp	r3, #18
 80013a6:	d123      	bne.n	80013f0 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	08da      	lsrs	r2, r3, #3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3208      	adds	r2, #8
 80013b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	f003 0307 	and.w	r3, r3, #7
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	220f      	movs	r2, #15
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	43db      	mvns	r3, r3
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	4013      	ands	r3, r2
 80013ca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	691a      	ldr	r2, [r3, #16]
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	f003 0307 	and.w	r3, r3, #7
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	fa02 f303 	lsl.w	r3, r2, r3
 80013dc:	693a      	ldr	r2, [r7, #16]
 80013de:	4313      	orrs	r3, r2
 80013e0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	08da      	lsrs	r2, r3, #3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	3208      	adds	r2, #8
 80013ea:	6939      	ldr	r1, [r7, #16]
 80013ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	2203      	movs	r2, #3
 80013fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001400:	43db      	mvns	r3, r3
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	4013      	ands	r3, r2
 8001406:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f003 0203 	and.w	r2, r3, #3
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	fa02 f303 	lsl.w	r3, r2, r3
 8001418:	693a      	ldr	r2, [r7, #16]
 800141a:	4313      	orrs	r3, r2
 800141c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	693a      	ldr	r2, [r7, #16]
 8001422:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d00b      	beq.n	8001444 <HAL_GPIO_Init+0xd4>
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	2b02      	cmp	r3, #2
 8001432:	d007      	beq.n	8001444 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001438:	2b11      	cmp	r3, #17
 800143a:	d003      	beq.n	8001444 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	2b12      	cmp	r3, #18
 8001442:	d130      	bne.n	80014a6 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	2203      	movs	r2, #3
 8001450:	fa02 f303 	lsl.w	r3, r2, r3
 8001454:	43db      	mvns	r3, r3
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	4013      	ands	r3, r2
 800145a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	68da      	ldr	r2, [r3, #12]
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	4313      	orrs	r3, r2
 800146c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	693a      	ldr	r2, [r7, #16]
 8001472:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800147a:	2201      	movs	r2, #1
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	43db      	mvns	r3, r3
 8001484:	693a      	ldr	r2, [r7, #16]
 8001486:	4013      	ands	r3, r2
 8001488:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	091b      	lsrs	r3, r3, #4
 8001490:	f003 0201 	and.w	r2, r3, #1
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	4313      	orrs	r3, r2
 800149e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	f003 0303 	and.w	r3, r3, #3
 80014ae:	2b03      	cmp	r3, #3
 80014b0:	d118      	bne.n	80014e4 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80014b8:	2201      	movs	r2, #1
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	fa02 f303 	lsl.w	r3, r2, r3
 80014c0:	43db      	mvns	r3, r3
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	4013      	ands	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	08db      	lsrs	r3, r3, #3
 80014ce:	f003 0201 	and.w	r2, r3, #1
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	fa02 f303 	lsl.w	r3, r2, r3
 80014d8:	693a      	ldr	r2, [r7, #16]
 80014da:	4313      	orrs	r3, r2
 80014dc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	693a      	ldr	r2, [r7, #16]
 80014e2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	2203      	movs	r2, #3
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	43db      	mvns	r3, r3
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	4013      	ands	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	689a      	ldr	r2, [r3, #8]
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	693a      	ldr	r2, [r7, #16]
 800150a:	4313      	orrs	r3, r2
 800150c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	693a      	ldr	r2, [r7, #16]
 8001512:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151c:	2b00      	cmp	r3, #0
 800151e:	f000 80ac 	beq.w	800167a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001522:	4b5e      	ldr	r3, [pc, #376]	; (800169c <HAL_GPIO_Init+0x32c>)
 8001524:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001526:	4a5d      	ldr	r2, [pc, #372]	; (800169c <HAL_GPIO_Init+0x32c>)
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	6613      	str	r3, [r2, #96]	; 0x60
 800152e:	4b5b      	ldr	r3, [pc, #364]	; (800169c <HAL_GPIO_Init+0x32c>)
 8001530:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	60bb      	str	r3, [r7, #8]
 8001538:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800153a:	4a59      	ldr	r2, [pc, #356]	; (80016a0 <HAL_GPIO_Init+0x330>)
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	089b      	lsrs	r3, r3, #2
 8001540:	3302      	adds	r3, #2
 8001542:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001546:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	f003 0303 	and.w	r3, r3, #3
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	220f      	movs	r2, #15
 8001552:	fa02 f303 	lsl.w	r3, r2, r3
 8001556:	43db      	mvns	r3, r3
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	4013      	ands	r3, r2
 800155c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001564:	d025      	beq.n	80015b2 <HAL_GPIO_Init+0x242>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a4e      	ldr	r2, [pc, #312]	; (80016a4 <HAL_GPIO_Init+0x334>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d01f      	beq.n	80015ae <HAL_GPIO_Init+0x23e>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a4d      	ldr	r2, [pc, #308]	; (80016a8 <HAL_GPIO_Init+0x338>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d019      	beq.n	80015aa <HAL_GPIO_Init+0x23a>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4a4c      	ldr	r2, [pc, #304]	; (80016ac <HAL_GPIO_Init+0x33c>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d013      	beq.n	80015a6 <HAL_GPIO_Init+0x236>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a4b      	ldr	r2, [pc, #300]	; (80016b0 <HAL_GPIO_Init+0x340>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d00d      	beq.n	80015a2 <HAL_GPIO_Init+0x232>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4a4a      	ldr	r2, [pc, #296]	; (80016b4 <HAL_GPIO_Init+0x344>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d007      	beq.n	800159e <HAL_GPIO_Init+0x22e>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a49      	ldr	r2, [pc, #292]	; (80016b8 <HAL_GPIO_Init+0x348>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d101      	bne.n	800159a <HAL_GPIO_Init+0x22a>
 8001596:	2306      	movs	r3, #6
 8001598:	e00c      	b.n	80015b4 <HAL_GPIO_Init+0x244>
 800159a:	2307      	movs	r3, #7
 800159c:	e00a      	b.n	80015b4 <HAL_GPIO_Init+0x244>
 800159e:	2305      	movs	r3, #5
 80015a0:	e008      	b.n	80015b4 <HAL_GPIO_Init+0x244>
 80015a2:	2304      	movs	r3, #4
 80015a4:	e006      	b.n	80015b4 <HAL_GPIO_Init+0x244>
 80015a6:	2303      	movs	r3, #3
 80015a8:	e004      	b.n	80015b4 <HAL_GPIO_Init+0x244>
 80015aa:	2302      	movs	r3, #2
 80015ac:	e002      	b.n	80015b4 <HAL_GPIO_Init+0x244>
 80015ae:	2301      	movs	r3, #1
 80015b0:	e000      	b.n	80015b4 <HAL_GPIO_Init+0x244>
 80015b2:	2300      	movs	r3, #0
 80015b4:	697a      	ldr	r2, [r7, #20]
 80015b6:	f002 0203 	and.w	r2, r2, #3
 80015ba:	0092      	lsls	r2, r2, #2
 80015bc:	4093      	lsls	r3, r2
 80015be:	693a      	ldr	r2, [r7, #16]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015c4:	4936      	ldr	r1, [pc, #216]	; (80016a0 <HAL_GPIO_Init+0x330>)
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	089b      	lsrs	r3, r3, #2
 80015ca:	3302      	adds	r3, #2
 80015cc:	693a      	ldr	r2, [r7, #16]
 80015ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80015d2:	4b3a      	ldr	r3, [pc, #232]	; (80016bc <HAL_GPIO_Init+0x34c>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	43db      	mvns	r3, r3
 80015dc:	693a      	ldr	r2, [r7, #16]
 80015de:	4013      	ands	r3, r2
 80015e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d003      	beq.n	80015f6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015f6:	4a31      	ldr	r2, [pc, #196]	; (80016bc <HAL_GPIO_Init+0x34c>)
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80015fc:	4b2f      	ldr	r3, [pc, #188]	; (80016bc <HAL_GPIO_Init+0x34c>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	43db      	mvns	r3, r3
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	4013      	ands	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001614:	2b00      	cmp	r3, #0
 8001616:	d003      	beq.n	8001620 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	4313      	orrs	r3, r2
 800161e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001620:	4a26      	ldr	r2, [pc, #152]	; (80016bc <HAL_GPIO_Init+0x34c>)
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001626:	4b25      	ldr	r3, [pc, #148]	; (80016bc <HAL_GPIO_Init+0x34c>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	43db      	mvns	r3, r3
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	4013      	ands	r3, r2
 8001634:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d003      	beq.n	800164a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	4313      	orrs	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800164a:	4a1c      	ldr	r2, [pc, #112]	; (80016bc <HAL_GPIO_Init+0x34c>)
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001650:	4b1a      	ldr	r3, [pc, #104]	; (80016bc <HAL_GPIO_Init+0x34c>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	43db      	mvns	r3, r3
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	4013      	ands	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001668:	2b00      	cmp	r3, #0
 800166a:	d003      	beq.n	8001674 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800166c:	693a      	ldr	r2, [r7, #16]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	4313      	orrs	r3, r2
 8001672:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001674:	4a11      	ldr	r2, [pc, #68]	; (80016bc <HAL_GPIO_Init+0x34c>)
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	3301      	adds	r3, #1
 800167e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	fa22 f303 	lsr.w	r3, r2, r3
 800168a:	2b00      	cmp	r3, #0
 800168c:	f47f ae78 	bne.w	8001380 <HAL_GPIO_Init+0x10>
  }
}
 8001690:	bf00      	nop
 8001692:	371c      	adds	r7, #28
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	40021000 	.word	0x40021000
 80016a0:	40010000 	.word	0x40010000
 80016a4:	48000400 	.word	0x48000400
 80016a8:	48000800 	.word	0x48000800
 80016ac:	48000c00 	.word	0x48000c00
 80016b0:	48001000 	.word	0x48001000
 80016b4:	48001400 	.word	0x48001400
 80016b8:	48001800 	.word	0x48001800
 80016bc:	40010400 	.word	0x40010400

080016c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	460b      	mov	r3, r1
 80016ca:	807b      	strh	r3, [r7, #2]
 80016cc:	4613      	mov	r3, r2
 80016ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016d0:	787b      	ldrb	r3, [r7, #1]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d003      	beq.n	80016de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016d6:	887a      	ldrh	r2, [r7, #2]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016dc:	e002      	b.n	80016e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016de:	887a      	ldrh	r2, [r7, #2]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr

080016f0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80016f4:	4b04      	ldr	r3, [pc, #16]	; (8001708 <HAL_PWREx_GetVoltageRange+0x18>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	40007000 	.word	0x40007000

0800170c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800171a:	d130      	bne.n	800177e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800171c:	4b23      	ldr	r3, [pc, #140]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001724:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001728:	d038      	beq.n	800179c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800172a:	4b20      	ldr	r3, [pc, #128]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001732:	4a1e      	ldr	r2, [pc, #120]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001734:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001738:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800173a:	4b1d      	ldr	r3, [pc, #116]	; (80017b0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2232      	movs	r2, #50	; 0x32
 8001740:	fb02 f303 	mul.w	r3, r2, r3
 8001744:	4a1b      	ldr	r2, [pc, #108]	; (80017b4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001746:	fba2 2303 	umull	r2, r3, r2, r3
 800174a:	0c9b      	lsrs	r3, r3, #18
 800174c:	3301      	adds	r3, #1
 800174e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001750:	e002      	b.n	8001758 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	3b01      	subs	r3, #1
 8001756:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001758:	4b14      	ldr	r3, [pc, #80]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800175a:	695b      	ldr	r3, [r3, #20]
 800175c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001760:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001764:	d102      	bne.n	800176c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d1f2      	bne.n	8001752 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800176c:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800176e:	695b      	ldr	r3, [r3, #20]
 8001770:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001774:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001778:	d110      	bne.n	800179c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e00f      	b.n	800179e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800177e:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001786:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800178a:	d007      	beq.n	800179c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800178c:	4b07      	ldr	r3, [pc, #28]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001794:	4a05      	ldr	r2, [pc, #20]	; (80017ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001796:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800179a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3714      	adds	r7, #20
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	40007000 	.word	0x40007000
 80017b0:	2000000c 	.word	0x2000000c
 80017b4:	431bde83 	.word	0x431bde83

080017b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b088      	sub	sp, #32
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d101      	bne.n	80017ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e39d      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017ca:	4ba4      	ldr	r3, [pc, #656]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	f003 030c 	and.w	r3, r3, #12
 80017d2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017d4:	4ba1      	ldr	r3, [pc, #644]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	f003 0303 	and.w	r3, r3, #3
 80017dc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0310 	and.w	r3, r3, #16
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	f000 80e1 	beq.w	80019ae <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80017ec:	69bb      	ldr	r3, [r7, #24]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d007      	beq.n	8001802 <HAL_RCC_OscConfig+0x4a>
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	2b0c      	cmp	r3, #12
 80017f6:	f040 8088 	bne.w	800190a <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	f040 8084 	bne.w	800190a <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001802:	4b96      	ldr	r3, [pc, #600]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	2b00      	cmp	r3, #0
 800180c:	d005      	beq.n	800181a <HAL_RCC_OscConfig+0x62>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	699b      	ldr	r3, [r3, #24]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d101      	bne.n	800181a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e375      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6a1a      	ldr	r2, [r3, #32]
 800181e:	4b8f      	ldr	r3, [pc, #572]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0308 	and.w	r3, r3, #8
 8001826:	2b00      	cmp	r3, #0
 8001828:	d004      	beq.n	8001834 <HAL_RCC_OscConfig+0x7c>
 800182a:	4b8c      	ldr	r3, [pc, #560]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001832:	e005      	b.n	8001840 <HAL_RCC_OscConfig+0x88>
 8001834:	4b89      	ldr	r3, [pc, #548]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001836:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800183a:	091b      	lsrs	r3, r3, #4
 800183c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001840:	4293      	cmp	r3, r2
 8001842:	d223      	bcs.n	800188c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6a1b      	ldr	r3, [r3, #32]
 8001848:	4618      	mov	r0, r3
 800184a:	f000 fd09 	bl	8002260 <RCC_SetFlashLatencyFromMSIRange>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	e356      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001858:	4b80      	ldr	r3, [pc, #512]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a7f      	ldr	r2, [pc, #508]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800185e:	f043 0308 	orr.w	r3, r3, #8
 8001862:	6013      	str	r3, [r2, #0]
 8001864:	4b7d      	ldr	r3, [pc, #500]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a1b      	ldr	r3, [r3, #32]
 8001870:	497a      	ldr	r1, [pc, #488]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001872:	4313      	orrs	r3, r2
 8001874:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001876:	4b79      	ldr	r3, [pc, #484]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	69db      	ldr	r3, [r3, #28]
 8001882:	021b      	lsls	r3, r3, #8
 8001884:	4975      	ldr	r1, [pc, #468]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001886:	4313      	orrs	r3, r2
 8001888:	604b      	str	r3, [r1, #4]
 800188a:	e022      	b.n	80018d2 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800188c:	4b73      	ldr	r3, [pc, #460]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a72      	ldr	r2, [pc, #456]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001892:	f043 0308 	orr.w	r3, r3, #8
 8001896:	6013      	str	r3, [r2, #0]
 8001898:	4b70      	ldr	r3, [pc, #448]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a1b      	ldr	r3, [r3, #32]
 80018a4:	496d      	ldr	r1, [pc, #436]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80018a6:	4313      	orrs	r3, r2
 80018a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018aa:	4b6c      	ldr	r3, [pc, #432]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	69db      	ldr	r3, [r3, #28]
 80018b6:	021b      	lsls	r3, r3, #8
 80018b8:	4968      	ldr	r1, [pc, #416]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80018ba:	4313      	orrs	r3, r2
 80018bc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6a1b      	ldr	r3, [r3, #32]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f000 fccc 	bl	8002260 <RCC_SetFlashLatencyFromMSIRange>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e319      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80018d2:	f000 fc03 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 80018d6:	4601      	mov	r1, r0
 80018d8:	4b60      	ldr	r3, [pc, #384]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	091b      	lsrs	r3, r3, #4
 80018de:	f003 030f 	and.w	r3, r3, #15
 80018e2:	4a5f      	ldr	r2, [pc, #380]	; (8001a60 <HAL_RCC_OscConfig+0x2a8>)
 80018e4:	5cd3      	ldrb	r3, [r2, r3]
 80018e6:	f003 031f 	and.w	r3, r3, #31
 80018ea:	fa21 f303 	lsr.w	r3, r1, r3
 80018ee:	4a5d      	ldr	r2, [pc, #372]	; (8001a64 <HAL_RCC_OscConfig+0x2ac>)
 80018f0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80018f2:	4b5d      	ldr	r3, [pc, #372]	; (8001a68 <HAL_RCC_OscConfig+0x2b0>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff fb90 	bl	800101c <HAL_InitTick>
 80018fc:	4603      	mov	r3, r0
 80018fe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001900:	7bfb      	ldrb	r3, [r7, #15]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d052      	beq.n	80019ac <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8001906:	7bfb      	ldrb	r3, [r7, #15]
 8001908:	e2fd      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	699b      	ldr	r3, [r3, #24]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d032      	beq.n	8001978 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001912:	4b52      	ldr	r3, [pc, #328]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a51      	ldr	r2, [pc, #324]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001918:	f043 0301 	orr.w	r3, r3, #1
 800191c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800191e:	f7ff fbc9 	bl	80010b4 <HAL_GetTick>
 8001922:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001924:	e008      	b.n	8001938 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001926:	f7ff fbc5 	bl	80010b4 <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d901      	bls.n	8001938 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8001934:	2303      	movs	r3, #3
 8001936:	e2e6      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001938:	4b48      	ldr	r3, [pc, #288]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0302 	and.w	r3, r3, #2
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0f0      	beq.n	8001926 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001944:	4b45      	ldr	r3, [pc, #276]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a44      	ldr	r2, [pc, #272]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800194a:	f043 0308 	orr.w	r3, r3, #8
 800194e:	6013      	str	r3, [r2, #0]
 8001950:	4b42      	ldr	r3, [pc, #264]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6a1b      	ldr	r3, [r3, #32]
 800195c:	493f      	ldr	r1, [pc, #252]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800195e:	4313      	orrs	r3, r2
 8001960:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001962:	4b3e      	ldr	r3, [pc, #248]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	69db      	ldr	r3, [r3, #28]
 800196e:	021b      	lsls	r3, r3, #8
 8001970:	493a      	ldr	r1, [pc, #232]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001972:	4313      	orrs	r3, r2
 8001974:	604b      	str	r3, [r1, #4]
 8001976:	e01a      	b.n	80019ae <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001978:	4b38      	ldr	r3, [pc, #224]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a37      	ldr	r2, [pc, #220]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 800197e:	f023 0301 	bic.w	r3, r3, #1
 8001982:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001984:	f7ff fb96 	bl	80010b4 <HAL_GetTick>
 8001988:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800198a:	e008      	b.n	800199e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800198c:	f7ff fb92 	bl	80010b4 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d901      	bls.n	800199e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e2b3      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800199e:	4b2f      	ldr	r3, [pc, #188]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d1f0      	bne.n	800198c <HAL_RCC_OscConfig+0x1d4>
 80019aa:	e000      	b.n	80019ae <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d074      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	2b08      	cmp	r3, #8
 80019be:	d005      	beq.n	80019cc <HAL_RCC_OscConfig+0x214>
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	2b0c      	cmp	r3, #12
 80019c4:	d10e      	bne.n	80019e4 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	2b03      	cmp	r3, #3
 80019ca:	d10b      	bne.n	80019e4 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019cc:	4b23      	ldr	r3, [pc, #140]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d064      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x2ea>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d160      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e290      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019ec:	d106      	bne.n	80019fc <HAL_RCC_OscConfig+0x244>
 80019ee:	4b1b      	ldr	r3, [pc, #108]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a1a      	ldr	r2, [pc, #104]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 80019f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019f8:	6013      	str	r3, [r2, #0]
 80019fa:	e01d      	b.n	8001a38 <HAL_RCC_OscConfig+0x280>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a04:	d10c      	bne.n	8001a20 <HAL_RCC_OscConfig+0x268>
 8001a06:	4b15      	ldr	r3, [pc, #84]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a14      	ldr	r2, [pc, #80]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a10:	6013      	str	r3, [r2, #0]
 8001a12:	4b12      	ldr	r3, [pc, #72]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a11      	ldr	r2, [pc, #68]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a1c:	6013      	str	r3, [r2, #0]
 8001a1e:	e00b      	b.n	8001a38 <HAL_RCC_OscConfig+0x280>
 8001a20:	4b0e      	ldr	r3, [pc, #56]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a0d      	ldr	r2, [pc, #52]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a2a:	6013      	str	r3, [r2, #0]
 8001a2c:	4b0b      	ldr	r3, [pc, #44]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a0a      	ldr	r2, [pc, #40]	; (8001a5c <HAL_RCC_OscConfig+0x2a4>)
 8001a32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d01c      	beq.n	8001a7a <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a40:	f7ff fb38 	bl	80010b4 <HAL_GetTick>
 8001a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a46:	e011      	b.n	8001a6c <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a48:	f7ff fb34 	bl	80010b4 <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	2b64      	cmp	r3, #100	; 0x64
 8001a54:	d90a      	bls.n	8001a6c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e255      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
 8001a5a:	bf00      	nop
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	0800e1e0 	.word	0x0800e1e0
 8001a64:	2000000c 	.word	0x2000000c
 8001a68:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a6c:	4bae      	ldr	r3, [pc, #696]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0e7      	beq.n	8001a48 <HAL_RCC_OscConfig+0x290>
 8001a78:	e014      	b.n	8001aa4 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a7a:	f7ff fb1b 	bl	80010b4 <HAL_GetTick>
 8001a7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a80:	e008      	b.n	8001a94 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a82:	f7ff fb17 	bl	80010b4 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	2b64      	cmp	r3, #100	; 0x64
 8001a8e:	d901      	bls.n	8001a94 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e238      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a94:	4ba4      	ldr	r3, [pc, #656]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d1f0      	bne.n	8001a82 <HAL_RCC_OscConfig+0x2ca>
 8001aa0:	e000      	b.n	8001aa4 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aa2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d060      	beq.n	8001b72 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	2b04      	cmp	r3, #4
 8001ab4:	d005      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x30a>
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	2b0c      	cmp	r3, #12
 8001aba:	d119      	bne.n	8001af0 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d116      	bne.n	8001af0 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ac2:	4b99      	ldr	r3, [pc, #612]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d005      	beq.n	8001ada <HAL_RCC_OscConfig+0x322>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d101      	bne.n	8001ada <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e215      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ada:	4b93      	ldr	r3, [pc, #588]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	691b      	ldr	r3, [r3, #16]
 8001ae6:	061b      	lsls	r3, r3, #24
 8001ae8:	498f      	ldr	r1, [pc, #572]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001aea:	4313      	orrs	r3, r2
 8001aec:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001aee:	e040      	b.n	8001b72 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d023      	beq.n	8001b40 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001af8:	4b8b      	ldr	r3, [pc, #556]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a8a      	ldr	r2, [pc, #552]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001afe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b04:	f7ff fad6 	bl	80010b4 <HAL_GetTick>
 8001b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b0a:	e008      	b.n	8001b1e <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b0c:	f7ff fad2 	bl	80010b4 <HAL_GetTick>
 8001b10:	4602      	mov	r2, r0
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d901      	bls.n	8001b1e <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e1f3      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b1e:	4b82      	ldr	r3, [pc, #520]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d0f0      	beq.n	8001b0c <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b2a:	4b7f      	ldr	r3, [pc, #508]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	691b      	ldr	r3, [r3, #16]
 8001b36:	061b      	lsls	r3, r3, #24
 8001b38:	497b      	ldr	r1, [pc, #492]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	604b      	str	r3, [r1, #4]
 8001b3e:	e018      	b.n	8001b72 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b40:	4b79      	ldr	r3, [pc, #484]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a78      	ldr	r2, [pc, #480]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b4c:	f7ff fab2 	bl	80010b4 <HAL_GetTick>
 8001b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b52:	e008      	b.n	8001b66 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b54:	f7ff faae 	bl	80010b4 <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e1cf      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b66:	4b70      	ldr	r3, [pc, #448]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d1f0      	bne.n	8001b54 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0308 	and.w	r3, r3, #8
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d03c      	beq.n	8001bf8 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	695b      	ldr	r3, [r3, #20]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d01c      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b86:	4b68      	ldr	r3, [pc, #416]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b8c:	4a66      	ldr	r2, [pc, #408]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001b8e:	f043 0301 	orr.w	r3, r3, #1
 8001b92:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b96:	f7ff fa8d 	bl	80010b4 <HAL_GetTick>
 8001b9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b9c:	e008      	b.n	8001bb0 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b9e:	f7ff fa89 	bl	80010b4 <HAL_GetTick>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	1ad3      	subs	r3, r2, r3
 8001ba8:	2b02      	cmp	r3, #2
 8001baa:	d901      	bls.n	8001bb0 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8001bac:	2303      	movs	r3, #3
 8001bae:	e1aa      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bb0:	4b5d      	ldr	r3, [pc, #372]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001bb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bb6:	f003 0302 	and.w	r3, r3, #2
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d0ef      	beq.n	8001b9e <HAL_RCC_OscConfig+0x3e6>
 8001bbe:	e01b      	b.n	8001bf8 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bc0:	4b59      	ldr	r3, [pc, #356]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001bc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bc6:	4a58      	ldr	r2, [pc, #352]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001bc8:	f023 0301 	bic.w	r3, r3, #1
 8001bcc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bd0:	f7ff fa70 	bl	80010b4 <HAL_GetTick>
 8001bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001bd6:	e008      	b.n	8001bea <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bd8:	f7ff fa6c 	bl	80010b4 <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e18d      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001bea:	4b4f      	ldr	r3, [pc, #316]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001bec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d1ef      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0304 	and.w	r3, r3, #4
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	f000 80a5 	beq.w	8001d50 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c06:	2300      	movs	r3, #0
 8001c08:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001c0a:	4b47      	ldr	r3, [pc, #284]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d10d      	bne.n	8001c32 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c16:	4b44      	ldr	r3, [pc, #272]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c1a:	4a43      	ldr	r2, [pc, #268]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c20:	6593      	str	r3, [r2, #88]	; 0x58
 8001c22:	4b41      	ldr	r3, [pc, #260]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c2a:	60bb      	str	r3, [r7, #8]
 8001c2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c32:	4b3e      	ldr	r3, [pc, #248]	; (8001d2c <HAL_RCC_OscConfig+0x574>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d118      	bne.n	8001c70 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c3e:	4b3b      	ldr	r3, [pc, #236]	; (8001d2c <HAL_RCC_OscConfig+0x574>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a3a      	ldr	r2, [pc, #232]	; (8001d2c <HAL_RCC_OscConfig+0x574>)
 8001c44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c4a:	f7ff fa33 	bl	80010b4 <HAL_GetTick>
 8001c4e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c50:	e008      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c52:	f7ff fa2f 	bl	80010b4 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e150      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c64:	4b31      	ldr	r3, [pc, #196]	; (8001d2c <HAL_RCC_OscConfig+0x574>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d0f0      	beq.n	8001c52 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d108      	bne.n	8001c8a <HAL_RCC_OscConfig+0x4d2>
 8001c78:	4b2b      	ldr	r3, [pc, #172]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c7e:	4a2a      	ldr	r2, [pc, #168]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c80:	f043 0301 	orr.w	r3, r3, #1
 8001c84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001c88:	e024      	b.n	8001cd4 <HAL_RCC_OscConfig+0x51c>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	2b05      	cmp	r3, #5
 8001c90:	d110      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x4fc>
 8001c92:	4b25      	ldr	r3, [pc, #148]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c98:	4a23      	ldr	r2, [pc, #140]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001c9a:	f043 0304 	orr.w	r3, r3, #4
 8001c9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ca2:	4b21      	ldr	r3, [pc, #132]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ca8:	4a1f      	ldr	r2, [pc, #124]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001caa:	f043 0301 	orr.w	r3, r3, #1
 8001cae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001cb2:	e00f      	b.n	8001cd4 <HAL_RCC_OscConfig+0x51c>
 8001cb4:	4b1c      	ldr	r3, [pc, #112]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cba:	4a1b      	ldr	r2, [pc, #108]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001cbc:	f023 0301 	bic.w	r3, r3, #1
 8001cc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001cc4:	4b18      	ldr	r3, [pc, #96]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cca:	4a17      	ldr	r2, [pc, #92]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001ccc:	f023 0304 	bic.w	r3, r3, #4
 8001cd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d016      	beq.n	8001d0a <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cdc:	f7ff f9ea 	bl	80010b4 <HAL_GetTick>
 8001ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ce2:	e00a      	b.n	8001cfa <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ce4:	f7ff f9e6 	bl	80010b4 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e105      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cfa:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <HAL_RCC_OscConfig+0x570>)
 8001cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d00:	f003 0302 	and.w	r3, r3, #2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d0ed      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x52c>
 8001d08:	e019      	b.n	8001d3e <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d0a:	f7ff f9d3 	bl	80010b4 <HAL_GetTick>
 8001d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d10:	e00e      	b.n	8001d30 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d12:	f7ff f9cf 	bl	80010b4 <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d905      	bls.n	8001d30 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001d24:	2303      	movs	r3, #3
 8001d26:	e0ee      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d30:	4b77      	ldr	r3, [pc, #476]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d1e9      	bne.n	8001d12 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d3e:	7ffb      	ldrb	r3, [r7, #31]
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d105      	bne.n	8001d50 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d44:	4b72      	ldr	r3, [pc, #456]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001d46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d48:	4a71      	ldr	r2, [pc, #452]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001d4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d4e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	f000 80d5 	beq.w	8001f04 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	2b0c      	cmp	r3, #12
 8001d5e:	f000 808e 	beq.w	8001e7e <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d15b      	bne.n	8001e22 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d6a:	4b69      	ldr	r3, [pc, #420]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a68      	ldr	r2, [pc, #416]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001d70:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d76:	f7ff f99d 	bl	80010b4 <HAL_GetTick>
 8001d7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d7c:	e008      	b.n	8001d90 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d7e:	f7ff f999 	bl	80010b4 <HAL_GetTick>
 8001d82:	4602      	mov	r2, r0
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d901      	bls.n	8001d90 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	e0ba      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d90:	4b5f      	ldr	r3, [pc, #380]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d1f0      	bne.n	8001d7e <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d9c:	4b5c      	ldr	r3, [pc, #368]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001d9e:	68da      	ldr	r2, [r3, #12]
 8001da0:	4b5c      	ldr	r3, [pc, #368]	; (8001f14 <HAL_RCC_OscConfig+0x75c>)
 8001da2:	4013      	ands	r3, r2
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001dac:	3a01      	subs	r2, #1
 8001dae:	0112      	lsls	r2, r2, #4
 8001db0:	4311      	orrs	r1, r2
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001db6:	0212      	lsls	r2, r2, #8
 8001db8:	4311      	orrs	r1, r2
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001dbe:	0852      	lsrs	r2, r2, #1
 8001dc0:	3a01      	subs	r2, #1
 8001dc2:	0552      	lsls	r2, r2, #21
 8001dc4:	4311      	orrs	r1, r2
 8001dc6:	687a      	ldr	r2, [r7, #4]
 8001dc8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001dca:	0852      	lsrs	r2, r2, #1
 8001dcc:	3a01      	subs	r2, #1
 8001dce:	0652      	lsls	r2, r2, #25
 8001dd0:	4311      	orrs	r1, r2
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001dd6:	0912      	lsrs	r2, r2, #4
 8001dd8:	0452      	lsls	r2, r2, #17
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	494c      	ldr	r1, [pc, #304]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001dde:	4313      	orrs	r3, r2
 8001de0:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001de2:	4b4b      	ldr	r3, [pc, #300]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a4a      	ldr	r2, [pc, #296]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001de8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001dec:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001dee:	4b48      	ldr	r3, [pc, #288]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001df0:	68db      	ldr	r3, [r3, #12]
 8001df2:	4a47      	ldr	r2, [pc, #284]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001df4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001df8:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dfa:	f7ff f95b 	bl	80010b4 <HAL_GetTick>
 8001dfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e00:	e008      	b.n	8001e14 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e02:	f7ff f957 	bl	80010b4 <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e078      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e14:	4b3e      	ldr	r3, [pc, #248]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0f0      	beq.n	8001e02 <HAL_RCC_OscConfig+0x64a>
 8001e20:	e070      	b.n	8001f04 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e22:	4b3b      	ldr	r3, [pc, #236]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a3a      	ldr	r2, [pc, #232]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e28:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e2c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001e2e:	4b38      	ldr	r3, [pc, #224]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d105      	bne.n	8001e46 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001e3a:	4b35      	ldr	r3, [pc, #212]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	4a34      	ldr	r2, [pc, #208]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e40:	f023 0303 	bic.w	r3, r3, #3
 8001e44:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001e46:	4b32      	ldr	r3, [pc, #200]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	4a31      	ldr	r2, [pc, #196]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e4c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001e50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e54:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e56:	f7ff f92d 	bl	80010b4 <HAL_GetTick>
 8001e5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e5c:	e008      	b.n	8001e70 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e5e:	f7ff f929 	bl	80010b4 <HAL_GetTick>
 8001e62:	4602      	mov	r2, r0
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	1ad3      	subs	r3, r2, r3
 8001e68:	2b02      	cmp	r3, #2
 8001e6a:	d901      	bls.n	8001e70 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e04a      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e70:	4b27      	ldr	r3, [pc, #156]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d1f0      	bne.n	8001e5e <HAL_RCC_OscConfig+0x6a6>
 8001e7c:	e042      	b.n	8001f04 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d101      	bne.n	8001e8a <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e03d      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8001e8a:	4b21      	ldr	r3, [pc, #132]	; (8001f10 <HAL_RCC_OscConfig+0x758>)
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	f003 0203 	and.w	r2, r3, #3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d130      	bne.n	8001f00 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea8:	3b01      	subs	r3, #1
 8001eaa:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d127      	bne.n	8001f00 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001eba:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d11f      	bne.n	8001f00 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001eca:	2a07      	cmp	r2, #7
 8001ecc:	bf14      	ite	ne
 8001ece:	2201      	movne	r2, #1
 8001ed0:	2200      	moveq	r2, #0
 8001ed2:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d113      	bne.n	8001f00 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ee2:	085b      	lsrs	r3, r3, #1
 8001ee4:	3b01      	subs	r3, #1
 8001ee6:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d109      	bne.n	8001f00 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef6:	085b      	lsrs	r3, r3, #1
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d001      	beq.n	8001f04 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e000      	b.n	8001f06 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3720      	adds	r7, #32
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40021000 	.word	0x40021000
 8001f14:	f99d808c 	.word	0xf99d808c

08001f18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d101      	bne.n	8001f2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e0c8      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f2c:	4b66      	ldr	r3, [pc, #408]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0307 	and.w	r3, r3, #7
 8001f34:	683a      	ldr	r2, [r7, #0]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d910      	bls.n	8001f5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f3a:	4b63      	ldr	r3, [pc, #396]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f023 0207 	bic.w	r2, r3, #7
 8001f42:	4961      	ldr	r1, [pc, #388]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f4a:	4b5f      	ldr	r3, [pc, #380]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 0307 	and.w	r3, r3, #7
 8001f52:	683a      	ldr	r2, [r7, #0]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d001      	beq.n	8001f5c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e0b0      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d04c      	beq.n	8002002 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	2b03      	cmp	r3, #3
 8001f6e:	d107      	bne.n	8001f80 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f70:	4b56      	ldr	r3, [pc, #344]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d121      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e09e      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d107      	bne.n	8001f98 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f88:	4b50      	ldr	r3, [pc, #320]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d115      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e092      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d107      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fa0:	4b4a      	ldr	r3, [pc, #296]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0302 	and.w	r3, r3, #2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d109      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e086      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fb0:	4b46      	ldr	r3, [pc, #280]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d101      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e07e      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001fc0:	4b42      	ldr	r3, [pc, #264]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f023 0203 	bic.w	r2, r3, #3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	493f      	ldr	r1, [pc, #252]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fd2:	f7ff f86f 	bl	80010b4 <HAL_GetTick>
 8001fd6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fd8:	e00a      	b.n	8001ff0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fda:	f7ff f86b 	bl	80010b4 <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d901      	bls.n	8001ff0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001fec:	2303      	movs	r3, #3
 8001fee:	e066      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ff0:	4b36      	ldr	r3, [pc, #216]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	f003 020c 	and.w	r2, r3, #12
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d1eb      	bne.n	8001fda <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d008      	beq.n	8002020 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800200e:	4b2f      	ldr	r3, [pc, #188]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	492c      	ldr	r1, [pc, #176]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 800201c:	4313      	orrs	r3, r2
 800201e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002020:	4b29      	ldr	r3, [pc, #164]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0307 	and.w	r3, r3, #7
 8002028:	683a      	ldr	r2, [r7, #0]
 800202a:	429a      	cmp	r2, r3
 800202c:	d210      	bcs.n	8002050 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800202e:	4b26      	ldr	r3, [pc, #152]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f023 0207 	bic.w	r2, r3, #7
 8002036:	4924      	ldr	r1, [pc, #144]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	4313      	orrs	r3, r2
 800203c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800203e:	4b22      	ldr	r3, [pc, #136]	; (80020c8 <HAL_RCC_ClockConfig+0x1b0>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0307 	and.w	r3, r3, #7
 8002046:	683a      	ldr	r2, [r7, #0]
 8002048:	429a      	cmp	r2, r3
 800204a:	d001      	beq.n	8002050 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e036      	b.n	80020be <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0304 	and.w	r3, r3, #4
 8002058:	2b00      	cmp	r3, #0
 800205a:	d008      	beq.n	800206e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800205c:	4b1b      	ldr	r3, [pc, #108]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	4918      	ldr	r1, [pc, #96]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 800206a:	4313      	orrs	r3, r2
 800206c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0308 	and.w	r3, r3, #8
 8002076:	2b00      	cmp	r3, #0
 8002078:	d009      	beq.n	800208e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800207a:	4b14      	ldr	r3, [pc, #80]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	00db      	lsls	r3, r3, #3
 8002088:	4910      	ldr	r1, [pc, #64]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 800208a:	4313      	orrs	r3, r2
 800208c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800208e:	f000 f825 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8002092:	4601      	mov	r1, r0
 8002094:	4b0d      	ldr	r3, [pc, #52]	; (80020cc <HAL_RCC_ClockConfig+0x1b4>)
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	091b      	lsrs	r3, r3, #4
 800209a:	f003 030f 	and.w	r3, r3, #15
 800209e:	4a0c      	ldr	r2, [pc, #48]	; (80020d0 <HAL_RCC_ClockConfig+0x1b8>)
 80020a0:	5cd3      	ldrb	r3, [r2, r3]
 80020a2:	f003 031f 	and.w	r3, r3, #31
 80020a6:	fa21 f303 	lsr.w	r3, r1, r3
 80020aa:	4a0a      	ldr	r2, [pc, #40]	; (80020d4 <HAL_RCC_ClockConfig+0x1bc>)
 80020ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80020ae:	4b0a      	ldr	r3, [pc, #40]	; (80020d8 <HAL_RCC_ClockConfig+0x1c0>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7fe ffb2 	bl	800101c <HAL_InitTick>
 80020b8:	4603      	mov	r3, r0
 80020ba:	72fb      	strb	r3, [r7, #11]

  return status;
 80020bc:	7afb      	ldrb	r3, [r7, #11]
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40022000 	.word	0x40022000
 80020cc:	40021000 	.word	0x40021000
 80020d0:	0800e1e0 	.word	0x0800e1e0
 80020d4:	2000000c 	.word	0x2000000c
 80020d8:	20000000 	.word	0x20000000

080020dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	b089      	sub	sp, #36	; 0x24
 80020e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80020e2:	2300      	movs	r3, #0
 80020e4:	61fb      	str	r3, [r7, #28]
 80020e6:	2300      	movs	r3, #0
 80020e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020ea:	4b3d      	ldr	r3, [pc, #244]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	f003 030c 	and.w	r3, r3, #12
 80020f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020f4:	4b3a      	ldr	r3, [pc, #232]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	f003 0303 	and.w	r3, r3, #3
 80020fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d005      	beq.n	8002110 <HAL_RCC_GetSysClockFreq+0x34>
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	2b0c      	cmp	r3, #12
 8002108:	d121      	bne.n	800214e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2b01      	cmp	r3, #1
 800210e:	d11e      	bne.n	800214e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002110:	4b33      	ldr	r3, [pc, #204]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0308 	and.w	r3, r3, #8
 8002118:	2b00      	cmp	r3, #0
 800211a:	d107      	bne.n	800212c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800211c:	4b30      	ldr	r3, [pc, #192]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 800211e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002122:	0a1b      	lsrs	r3, r3, #8
 8002124:	f003 030f 	and.w	r3, r3, #15
 8002128:	61fb      	str	r3, [r7, #28]
 800212a:	e005      	b.n	8002138 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800212c:	4b2c      	ldr	r3, [pc, #176]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	091b      	lsrs	r3, r3, #4
 8002132:	f003 030f 	and.w	r3, r3, #15
 8002136:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002138:	4a2a      	ldr	r2, [pc, #168]	; (80021e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002140:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d10d      	bne.n	8002164 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800214c:	e00a      	b.n	8002164 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	2b04      	cmp	r3, #4
 8002152:	d102      	bne.n	800215a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002154:	4b24      	ldr	r3, [pc, #144]	; (80021e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002156:	61bb      	str	r3, [r7, #24]
 8002158:	e004      	b.n	8002164 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	2b08      	cmp	r3, #8
 800215e:	d101      	bne.n	8002164 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002160:	4b22      	ldr	r3, [pc, #136]	; (80021ec <HAL_RCC_GetSysClockFreq+0x110>)
 8002162:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	2b0c      	cmp	r3, #12
 8002168:	d133      	bne.n	80021d2 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800216a:	4b1d      	ldr	r3, [pc, #116]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	f003 0303 	and.w	r3, r3, #3
 8002172:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	2b02      	cmp	r3, #2
 8002178:	d002      	beq.n	8002180 <HAL_RCC_GetSysClockFreq+0xa4>
 800217a:	2b03      	cmp	r3, #3
 800217c:	d003      	beq.n	8002186 <HAL_RCC_GetSysClockFreq+0xaa>
 800217e:	e005      	b.n	800218c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002180:	4b19      	ldr	r3, [pc, #100]	; (80021e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002182:	617b      	str	r3, [r7, #20]
      break;
 8002184:	e005      	b.n	8002192 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002186:	4b19      	ldr	r3, [pc, #100]	; (80021ec <HAL_RCC_GetSysClockFreq+0x110>)
 8002188:	617b      	str	r3, [r7, #20]
      break;
 800218a:	e002      	b.n	8002192 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	617b      	str	r3, [r7, #20]
      break;
 8002190:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002192:	4b13      	ldr	r3, [pc, #76]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	091b      	lsrs	r3, r3, #4
 8002198:	f003 0307 	and.w	r3, r3, #7
 800219c:	3301      	adds	r3, #1
 800219e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80021a0:	4b0f      	ldr	r3, [pc, #60]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	0a1b      	lsrs	r3, r3, #8
 80021a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80021aa:	697a      	ldr	r2, [r7, #20]
 80021ac:	fb02 f203 	mul.w	r2, r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b6:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80021b8:	4b09      	ldr	r3, [pc, #36]	; (80021e0 <HAL_RCC_GetSysClockFreq+0x104>)
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	0e5b      	lsrs	r3, r3, #25
 80021be:	f003 0303 	and.w	r3, r3, #3
 80021c2:	3301      	adds	r3, #1
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80021d0:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80021d2:	69bb      	ldr	r3, [r7, #24]
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3724      	adds	r7, #36	; 0x24
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr
 80021e0:	40021000 	.word	0x40021000
 80021e4:	0800e1f8 	.word	0x0800e1f8
 80021e8:	00f42400 	.word	0x00f42400
 80021ec:	007a1200 	.word	0x007a1200

080021f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021f4:	4b03      	ldr	r3, [pc, #12]	; (8002204 <HAL_RCC_GetHCLKFreq+0x14>)
 80021f6:	681b      	ldr	r3, [r3, #0]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	2000000c 	.word	0x2000000c

08002208 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800220c:	f7ff fff0 	bl	80021f0 <HAL_RCC_GetHCLKFreq>
 8002210:	4601      	mov	r1, r0
 8002212:	4b06      	ldr	r3, [pc, #24]	; (800222c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	0a1b      	lsrs	r3, r3, #8
 8002218:	f003 0307 	and.w	r3, r3, #7
 800221c:	4a04      	ldr	r2, [pc, #16]	; (8002230 <HAL_RCC_GetPCLK1Freq+0x28>)
 800221e:	5cd3      	ldrb	r3, [r2, r3]
 8002220:	f003 031f 	and.w	r3, r3, #31
 8002224:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002228:	4618      	mov	r0, r3
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40021000 	.word	0x40021000
 8002230:	0800e1f0 	.word	0x0800e1f0

08002234 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002238:	f7ff ffda 	bl	80021f0 <HAL_RCC_GetHCLKFreq>
 800223c:	4601      	mov	r1, r0
 800223e:	4b06      	ldr	r3, [pc, #24]	; (8002258 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	0adb      	lsrs	r3, r3, #11
 8002244:	f003 0307 	and.w	r3, r3, #7
 8002248:	4a04      	ldr	r2, [pc, #16]	; (800225c <HAL_RCC_GetPCLK2Freq+0x28>)
 800224a:	5cd3      	ldrb	r3, [r2, r3]
 800224c:	f003 031f 	and.w	r3, r3, #31
 8002250:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002254:	4618      	mov	r0, r3
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40021000 	.word	0x40021000
 800225c:	0800e1f0 	.word	0x0800e1f0

08002260 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002268:	2300      	movs	r3, #0
 800226a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800226c:	4b2a      	ldr	r3, [pc, #168]	; (8002318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800226e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002270:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d003      	beq.n	8002280 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002278:	f7ff fa3a 	bl	80016f0 <HAL_PWREx_GetVoltageRange>
 800227c:	6178      	str	r0, [r7, #20]
 800227e:	e014      	b.n	80022aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002280:	4b25      	ldr	r3, [pc, #148]	; (8002318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002282:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002284:	4a24      	ldr	r2, [pc, #144]	; (8002318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002286:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800228a:	6593      	str	r3, [r2, #88]	; 0x58
 800228c:	4b22      	ldr	r3, [pc, #136]	; (8002318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800228e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002294:	60fb      	str	r3, [r7, #12]
 8002296:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002298:	f7ff fa2a 	bl	80016f0 <HAL_PWREx_GetVoltageRange>
 800229c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800229e:	4b1e      	ldr	r3, [pc, #120]	; (8002318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a2:	4a1d      	ldr	r2, [pc, #116]	; (8002318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022a8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022b0:	d10b      	bne.n	80022ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2b80      	cmp	r3, #128	; 0x80
 80022b6:	d919      	bls.n	80022ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2ba0      	cmp	r3, #160	; 0xa0
 80022bc:	d902      	bls.n	80022c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80022be:	2302      	movs	r3, #2
 80022c0:	613b      	str	r3, [r7, #16]
 80022c2:	e013      	b.n	80022ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80022c4:	2301      	movs	r3, #1
 80022c6:	613b      	str	r3, [r7, #16]
 80022c8:	e010      	b.n	80022ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2b80      	cmp	r3, #128	; 0x80
 80022ce:	d902      	bls.n	80022d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80022d0:	2303      	movs	r3, #3
 80022d2:	613b      	str	r3, [r7, #16]
 80022d4:	e00a      	b.n	80022ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2b80      	cmp	r3, #128	; 0x80
 80022da:	d102      	bne.n	80022e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80022dc:	2302      	movs	r3, #2
 80022de:	613b      	str	r3, [r7, #16]
 80022e0:	e004      	b.n	80022ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2b70      	cmp	r3, #112	; 0x70
 80022e6:	d101      	bne.n	80022ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80022e8:	2301      	movs	r3, #1
 80022ea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80022ec:	4b0b      	ldr	r3, [pc, #44]	; (800231c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f023 0207 	bic.w	r2, r3, #7
 80022f4:	4909      	ldr	r1, [pc, #36]	; (800231c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80022fc:	4b07      	ldr	r3, [pc, #28]	; (800231c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0307 	and.w	r3, r3, #7
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	429a      	cmp	r2, r3
 8002308:	d001      	beq.n	800230e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e000      	b.n	8002310 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40021000 	.word	0x40021000
 800231c:	40022000 	.word	0x40022000

08002320 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b086      	sub	sp, #24
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002328:	2300      	movs	r3, #0
 800232a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800232c:	2300      	movs	r3, #0
 800232e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002338:	2b00      	cmp	r3, #0
 800233a:	d03f      	beq.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002340:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002344:	d01c      	beq.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002346:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800234a:	d802      	bhi.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800234c:	2b00      	cmp	r3, #0
 800234e:	d00e      	beq.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002350:	e01f      	b.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002352:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002356:	d003      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002358:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800235c:	d01c      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800235e:	e018      	b.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002360:	4b85      	ldr	r3, [pc, #532]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	4a84      	ldr	r2, [pc, #528]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002366:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800236a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800236c:	e015      	b.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	3304      	adds	r3, #4
 8002372:	2100      	movs	r1, #0
 8002374:	4618      	mov	r0, r3
 8002376:	f000 fab9 	bl	80028ec <RCCEx_PLLSAI1_Config>
 800237a:	4603      	mov	r3, r0
 800237c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800237e:	e00c      	b.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	3320      	adds	r3, #32
 8002384:	2100      	movs	r1, #0
 8002386:	4618      	mov	r0, r3
 8002388:	f000 fba0 	bl	8002acc <RCCEx_PLLSAI2_Config>
 800238c:	4603      	mov	r3, r0
 800238e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002390:	e003      	b.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	74fb      	strb	r3, [r7, #19]
      break;
 8002396:	e000      	b.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002398:	bf00      	nop
    }

    if(ret == HAL_OK)
 800239a:	7cfb      	ldrb	r3, [r7, #19]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d10b      	bne.n	80023b8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80023a0:	4b75      	ldr	r3, [pc, #468]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023a6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80023ae:	4972      	ldr	r1, [pc, #456]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80023b6:	e001      	b.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023b8:	7cfb      	ldrb	r3, [r7, #19]
 80023ba:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d03f      	beq.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80023cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023d0:	d01c      	beq.n	800240c <HAL_RCCEx_PeriphCLKConfig+0xec>
 80023d2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023d6:	d802      	bhi.n	80023de <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d00e      	beq.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0xda>
 80023dc:	e01f      	b.n	800241e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80023de:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80023e2:	d003      	beq.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80023e4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80023e8:	d01c      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80023ea:	e018      	b.n	800241e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80023ec:	4b62      	ldr	r3, [pc, #392]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	4a61      	ldr	r2, [pc, #388]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023f6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80023f8:	e015      	b.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	3304      	adds	r3, #4
 80023fe:	2100      	movs	r1, #0
 8002400:	4618      	mov	r0, r3
 8002402:	f000 fa73 	bl	80028ec <RCCEx_PLLSAI1_Config>
 8002406:	4603      	mov	r3, r0
 8002408:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800240a:	e00c      	b.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	3320      	adds	r3, #32
 8002410:	2100      	movs	r1, #0
 8002412:	4618      	mov	r0, r3
 8002414:	f000 fb5a 	bl	8002acc <RCCEx_PLLSAI2_Config>
 8002418:	4603      	mov	r3, r0
 800241a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800241c:	e003      	b.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	74fb      	strb	r3, [r7, #19]
      break;
 8002422:	e000      	b.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002424:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002426:	7cfb      	ldrb	r3, [r7, #19]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d10b      	bne.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800242c:	4b52      	ldr	r3, [pc, #328]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800242e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002432:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800243a:	494f      	ldr	r1, [pc, #316]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800243c:	4313      	orrs	r3, r2
 800243e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002442:	e001      	b.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002444:	7cfb      	ldrb	r3, [r7, #19]
 8002446:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002450:	2b00      	cmp	r3, #0
 8002452:	f000 80a0 	beq.w	8002596 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002456:	2300      	movs	r3, #0
 8002458:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800245a:	4b47      	ldr	r3, [pc, #284]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800245c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800245e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d101      	bne.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002466:	2301      	movs	r3, #1
 8002468:	e000      	b.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800246a:	2300      	movs	r3, #0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d00d      	beq.n	800248c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002470:	4b41      	ldr	r3, [pc, #260]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002474:	4a40      	ldr	r2, [pc, #256]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002476:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800247a:	6593      	str	r3, [r2, #88]	; 0x58
 800247c:	4b3e      	ldr	r3, [pc, #248]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800247e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002480:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002484:	60bb      	str	r3, [r7, #8]
 8002486:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002488:	2301      	movs	r3, #1
 800248a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800248c:	4b3b      	ldr	r3, [pc, #236]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a3a      	ldr	r2, [pc, #232]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002492:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002496:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002498:	f7fe fe0c 	bl	80010b4 <HAL_GetTick>
 800249c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800249e:	e009      	b.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024a0:	f7fe fe08 	bl	80010b4 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d902      	bls.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	74fb      	strb	r3, [r7, #19]
        break;
 80024b2:	e005      	b.n	80024c0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80024b4:	4b31      	ldr	r3, [pc, #196]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d0ef      	beq.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 80024c0:	7cfb      	ldrb	r3, [r7, #19]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d15c      	bne.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80024c6:	4b2c      	ldr	r3, [pc, #176]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024d0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d01f      	beq.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d019      	beq.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80024e4:	4b24      	ldr	r3, [pc, #144]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80024f0:	4b21      	ldr	r3, [pc, #132]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024f6:	4a20      	ldr	r2, [pc, #128]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002500:	4b1d      	ldr	r3, [pc, #116]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002502:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002506:	4a1c      	ldr	r2, [pc, #112]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002508:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800250c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002510:	4a19      	ldr	r2, [pc, #100]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	2b00      	cmp	r3, #0
 8002520:	d016      	beq.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002522:	f7fe fdc7 	bl	80010b4 <HAL_GetTick>
 8002526:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002528:	e00b      	b.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800252a:	f7fe fdc3 	bl	80010b4 <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	f241 3288 	movw	r2, #5000	; 0x1388
 8002538:	4293      	cmp	r3, r2
 800253a:	d902      	bls.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	74fb      	strb	r3, [r7, #19]
            break;
 8002540:	e006      	b.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002542:	4b0d      	ldr	r3, [pc, #52]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002544:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002548:	f003 0302 	and.w	r3, r3, #2
 800254c:	2b00      	cmp	r3, #0
 800254e:	d0ec      	beq.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002550:	7cfb      	ldrb	r3, [r7, #19]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10c      	bne.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002556:	4b08      	ldr	r3, [pc, #32]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002558:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800255c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002566:	4904      	ldr	r1, [pc, #16]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002568:	4313      	orrs	r3, r2
 800256a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800256e:	e009      	b.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002570:	7cfb      	ldrb	r3, [r7, #19]
 8002572:	74bb      	strb	r3, [r7, #18]
 8002574:	e006      	b.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002576:	bf00      	nop
 8002578:	40021000 	.word	0x40021000
 800257c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002580:	7cfb      	ldrb	r3, [r7, #19]
 8002582:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002584:	7c7b      	ldrb	r3, [r7, #17]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d105      	bne.n	8002596 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800258a:	4b9e      	ldr	r3, [pc, #632]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800258c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800258e:	4a9d      	ldr	r2, [pc, #628]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002590:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002594:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d00a      	beq.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80025a2:	4b98      	ldr	r3, [pc, #608]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025a8:	f023 0203 	bic.w	r2, r3, #3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025b0:	4994      	ldr	r1, [pc, #592]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025b2:	4313      	orrs	r3, r2
 80025b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0302 	and.w	r3, r3, #2
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d00a      	beq.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80025c4:	4b8f      	ldr	r3, [pc, #572]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ca:	f023 020c 	bic.w	r2, r3, #12
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025d2:	498c      	ldr	r1, [pc, #560]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025d4:	4313      	orrs	r3, r2
 80025d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0304 	and.w	r3, r3, #4
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00a      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80025e6:	4b87      	ldr	r3, [pc, #540]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f4:	4983      	ldr	r1, [pc, #524]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025f6:	4313      	orrs	r3, r2
 80025f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0308 	and.w	r3, r3, #8
 8002604:	2b00      	cmp	r3, #0
 8002606:	d00a      	beq.n	800261e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002608:	4b7e      	ldr	r3, [pc, #504]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800260a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800260e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	497b      	ldr	r1, [pc, #492]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002618:	4313      	orrs	r3, r2
 800261a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 0310 	and.w	r3, r3, #16
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00a      	beq.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800262a:	4b76      	ldr	r3, [pc, #472]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800262c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002630:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002638:	4972      	ldr	r1, [pc, #456]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800263a:	4313      	orrs	r3, r2
 800263c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0320 	and.w	r3, r3, #32
 8002648:	2b00      	cmp	r3, #0
 800264a:	d00a      	beq.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800264c:	4b6d      	ldr	r3, [pc, #436]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800264e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002652:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800265a:	496a      	ldr	r1, [pc, #424]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800265c:	4313      	orrs	r3, r2
 800265e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00a      	beq.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800266e:	4b65      	ldr	r3, [pc, #404]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002674:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800267c:	4961      	ldr	r1, [pc, #388]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800267e:	4313      	orrs	r3, r2
 8002680:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800268c:	2b00      	cmp	r3, #0
 800268e:	d00a      	beq.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002690:	4b5c      	ldr	r3, [pc, #368]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002696:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800269e:	4959      	ldr	r1, [pc, #356]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026a0:	4313      	orrs	r3, r2
 80026a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d00a      	beq.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026b2:	4b54      	ldr	r3, [pc, #336]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026b8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026c0:	4950      	ldr	r1, [pc, #320]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d00a      	beq.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80026d4:	4b4b      	ldr	r3, [pc, #300]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026da:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026e2:	4948      	ldr	r1, [pc, #288]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00a      	beq.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80026f6:	4b43      	ldr	r3, [pc, #268]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002704:	493f      	ldr	r1, [pc, #252]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002706:	4313      	orrs	r3, r2
 8002708:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d028      	beq.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002718:	4b3a      	ldr	r3, [pc, #232]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800271a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800271e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002726:	4937      	ldr	r1, [pc, #220]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002728:	4313      	orrs	r3, r2
 800272a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002732:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002736:	d106      	bne.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002738:	4b32      	ldr	r3, [pc, #200]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	4a31      	ldr	r2, [pc, #196]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800273e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002742:	60d3      	str	r3, [r2, #12]
 8002744:	e011      	b.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800274a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800274e:	d10c      	bne.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	3304      	adds	r3, #4
 8002754:	2101      	movs	r1, #1
 8002756:	4618      	mov	r0, r3
 8002758:	f000 f8c8 	bl	80028ec <RCCEx_PLLSAI1_Config>
 800275c:	4603      	mov	r3, r0
 800275e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002760:	7cfb      	ldrb	r3, [r7, #19]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8002766:	7cfb      	ldrb	r3, [r7, #19]
 8002768:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d028      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002776:	4b23      	ldr	r3, [pc, #140]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002778:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800277c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002784:	491f      	ldr	r1, [pc, #124]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002786:	4313      	orrs	r3, r2
 8002788:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002790:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002794:	d106      	bne.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002796:	4b1b      	ldr	r3, [pc, #108]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	4a1a      	ldr	r2, [pc, #104]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800279c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027a0:	60d3      	str	r3, [r2, #12]
 80027a2:	e011      	b.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80027ac:	d10c      	bne.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	3304      	adds	r3, #4
 80027b2:	2101      	movs	r1, #1
 80027b4:	4618      	mov	r0, r3
 80027b6:	f000 f899 	bl	80028ec <RCCEx_PLLSAI1_Config>
 80027ba:	4603      	mov	r3, r0
 80027bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80027be:	7cfb      	ldrb	r3, [r7, #19]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80027c4:	7cfb      	ldrb	r3, [r7, #19]
 80027c6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d02b      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80027d4:	4b0b      	ldr	r3, [pc, #44]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027e2:	4908      	ldr	r1, [pc, #32]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027e4:	4313      	orrs	r3, r2
 80027e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80027f2:	d109      	bne.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027f4:	4b03      	ldr	r3, [pc, #12]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	4a02      	ldr	r2, [pc, #8]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027fe:	60d3      	str	r3, [r2, #12]
 8002800:	e014      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002802:	bf00      	nop
 8002804:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800280c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002810:	d10c      	bne.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	3304      	adds	r3, #4
 8002816:	2101      	movs	r1, #1
 8002818:	4618      	mov	r0, r3
 800281a:	f000 f867 	bl	80028ec <RCCEx_PLLSAI1_Config>
 800281e:	4603      	mov	r3, r0
 8002820:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002822:	7cfb      	ldrb	r3, [r7, #19]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002828:	7cfb      	ldrb	r3, [r7, #19]
 800282a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d02f      	beq.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002838:	4b2b      	ldr	r3, [pc, #172]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800283a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800283e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002846:	4928      	ldr	r1, [pc, #160]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002848:	4313      	orrs	r3, r2
 800284a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002852:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002856:	d10d      	bne.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	3304      	adds	r3, #4
 800285c:	2102      	movs	r1, #2
 800285e:	4618      	mov	r0, r3
 8002860:	f000 f844 	bl	80028ec <RCCEx_PLLSAI1_Config>
 8002864:	4603      	mov	r3, r0
 8002866:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002868:	7cfb      	ldrb	r3, [r7, #19]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d014      	beq.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800286e:	7cfb      	ldrb	r3, [r7, #19]
 8002870:	74bb      	strb	r3, [r7, #18]
 8002872:	e011      	b.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002878:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800287c:	d10c      	bne.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	3320      	adds	r3, #32
 8002882:	2102      	movs	r1, #2
 8002884:	4618      	mov	r0, r3
 8002886:	f000 f921 	bl	8002acc <RCCEx_PLLSAI2_Config>
 800288a:	4603      	mov	r3, r0
 800288c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800288e:	7cfb      	ldrb	r3, [r7, #19]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002894:	7cfb      	ldrb	r3, [r7, #19]
 8002896:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d00a      	beq.n	80028ba <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80028a4:	4b10      	ldr	r3, [pc, #64]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028aa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80028b2:	490d      	ldr	r1, [pc, #52]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028b4:	4313      	orrs	r3, r2
 80028b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d00b      	beq.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80028c6:	4b08      	ldr	r3, [pc, #32]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028cc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80028d6:	4904      	ldr	r1, [pc, #16]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028d8:	4313      	orrs	r3, r2
 80028da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80028de:	7cbb      	ldrb	r3, [r7, #18]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40021000 	.word	0x40021000

080028ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80028f6:	2300      	movs	r3, #0
 80028f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80028fa:	4b73      	ldr	r3, [pc, #460]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	2b00      	cmp	r3, #0
 8002904:	d018      	beq.n	8002938 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002906:	4b70      	ldr	r3, [pc, #448]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	f003 0203 	and.w	r2, r3, #3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	429a      	cmp	r2, r3
 8002914:	d10d      	bne.n	8002932 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
       ||
 800291a:	2b00      	cmp	r3, #0
 800291c:	d009      	beq.n	8002932 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800291e:	4b6a      	ldr	r3, [pc, #424]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	091b      	lsrs	r3, r3, #4
 8002924:	f003 0307 	and.w	r3, r3, #7
 8002928:	1c5a      	adds	r2, r3, #1
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	685b      	ldr	r3, [r3, #4]
       ||
 800292e:	429a      	cmp	r2, r3
 8002930:	d044      	beq.n	80029bc <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	73fb      	strb	r3, [r7, #15]
 8002936:	e041      	b.n	80029bc <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2b02      	cmp	r3, #2
 800293e:	d00c      	beq.n	800295a <RCCEx_PLLSAI1_Config+0x6e>
 8002940:	2b03      	cmp	r3, #3
 8002942:	d013      	beq.n	800296c <RCCEx_PLLSAI1_Config+0x80>
 8002944:	2b01      	cmp	r3, #1
 8002946:	d120      	bne.n	800298a <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002948:	4b5f      	ldr	r3, [pc, #380]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d11d      	bne.n	8002990 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002958:	e01a      	b.n	8002990 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800295a:	4b5b      	ldr	r3, [pc, #364]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002962:	2b00      	cmp	r3, #0
 8002964:	d116      	bne.n	8002994 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800296a:	e013      	b.n	8002994 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800296c:	4b56      	ldr	r3, [pc, #344]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d10f      	bne.n	8002998 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002978:	4b53      	ldr	r3, [pc, #332]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d109      	bne.n	8002998 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002988:	e006      	b.n	8002998 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	73fb      	strb	r3, [r7, #15]
      break;
 800298e:	e004      	b.n	800299a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002990:	bf00      	nop
 8002992:	e002      	b.n	800299a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002994:	bf00      	nop
 8002996:	e000      	b.n	800299a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002998:	bf00      	nop
    }

    if(status == HAL_OK)
 800299a:	7bfb      	ldrb	r3, [r7, #15]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d10d      	bne.n	80029bc <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80029a0:	4b49      	ldr	r3, [pc, #292]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6819      	ldr	r1, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	3b01      	subs	r3, #1
 80029b2:	011b      	lsls	r3, r3, #4
 80029b4:	430b      	orrs	r3, r1
 80029b6:	4944      	ldr	r1, [pc, #272]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80029bc:	7bfb      	ldrb	r3, [r7, #15]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d17d      	bne.n	8002abe <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80029c2:	4b41      	ldr	r3, [pc, #260]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a40      	ldr	r2, [pc, #256]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029c8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80029cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029ce:	f7fe fb71 	bl	80010b4 <HAL_GetTick>
 80029d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80029d4:	e009      	b.n	80029ea <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80029d6:	f7fe fb6d 	bl	80010b4 <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d902      	bls.n	80029ea <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	73fb      	strb	r3, [r7, #15]
        break;
 80029e8:	e005      	b.n	80029f6 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80029ea:	4b37      	ldr	r3, [pc, #220]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1ef      	bne.n	80029d6 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80029f6:	7bfb      	ldrb	r3, [r7, #15]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d160      	bne.n	8002abe <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d111      	bne.n	8002a26 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a02:	4b31      	ldr	r3, [pc, #196]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a04:	691b      	ldr	r3, [r3, #16]
 8002a06:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002a0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	6892      	ldr	r2, [r2, #8]
 8002a12:	0211      	lsls	r1, r2, #8
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	68d2      	ldr	r2, [r2, #12]
 8002a18:	0912      	lsrs	r2, r2, #4
 8002a1a:	0452      	lsls	r2, r2, #17
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	492a      	ldr	r1, [pc, #168]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	610b      	str	r3, [r1, #16]
 8002a24:	e027      	b.n	8002a76 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d112      	bne.n	8002a52 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a2c:	4b26      	ldr	r3, [pc, #152]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a2e:	691b      	ldr	r3, [r3, #16]
 8002a30:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002a34:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	6892      	ldr	r2, [r2, #8]
 8002a3c:	0211      	lsls	r1, r2, #8
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	6912      	ldr	r2, [r2, #16]
 8002a42:	0852      	lsrs	r2, r2, #1
 8002a44:	3a01      	subs	r2, #1
 8002a46:	0552      	lsls	r2, r2, #21
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	491f      	ldr	r1, [pc, #124]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	610b      	str	r3, [r1, #16]
 8002a50:	e011      	b.n	8002a76 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a52:	4b1d      	ldr	r3, [pc, #116]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002a5a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	6892      	ldr	r2, [r2, #8]
 8002a62:	0211      	lsls	r1, r2, #8
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	6952      	ldr	r2, [r2, #20]
 8002a68:	0852      	lsrs	r2, r2, #1
 8002a6a:	3a01      	subs	r2, #1
 8002a6c:	0652      	lsls	r2, r2, #25
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	4915      	ldr	r1, [pc, #84]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002a76:	4b14      	ldr	r3, [pc, #80]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a13      	ldr	r2, [pc, #76]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a7c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002a80:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a82:	f7fe fb17 	bl	80010b4 <HAL_GetTick>
 8002a86:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002a88:	e009      	b.n	8002a9e <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a8a:	f7fe fb13 	bl	80010b4 <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d902      	bls.n	8002a9e <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	73fb      	strb	r3, [r7, #15]
          break;
 8002a9c:	e005      	b.n	8002aaa <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002a9e:	4b0a      	ldr	r3, [pc, #40]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d0ef      	beq.n	8002a8a <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002aaa:	7bfb      	ldrb	r3, [r7, #15]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d106      	bne.n	8002abe <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002ab0:	4b05      	ldr	r3, [pc, #20]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ab2:	691a      	ldr	r2, [r3, #16]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	4903      	ldr	r1, [pc, #12]	; (8002ac8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002abe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	40021000 	.word	0x40021000

08002acc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002ada:	4b68      	ldr	r3, [pc, #416]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	f003 0303 	and.w	r3, r3, #3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d018      	beq.n	8002b18 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002ae6:	4b65      	ldr	r3, [pc, #404]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	f003 0203 	and.w	r2, r3, #3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d10d      	bne.n	8002b12 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
       ||
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d009      	beq.n	8002b12 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002afe:	4b5f      	ldr	r3, [pc, #380]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	091b      	lsrs	r3, r3, #4
 8002b04:	f003 0307 	and.w	r3, r3, #7
 8002b08:	1c5a      	adds	r2, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
       ||
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d044      	beq.n	8002b9c <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	73fb      	strb	r3, [r7, #15]
 8002b16:	e041      	b.n	8002b9c <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d00c      	beq.n	8002b3a <RCCEx_PLLSAI2_Config+0x6e>
 8002b20:	2b03      	cmp	r3, #3
 8002b22:	d013      	beq.n	8002b4c <RCCEx_PLLSAI2_Config+0x80>
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d120      	bne.n	8002b6a <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002b28:	4b54      	ldr	r3, [pc, #336]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0302 	and.w	r3, r3, #2
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d11d      	bne.n	8002b70 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b38:	e01a      	b.n	8002b70 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002b3a:	4b50      	ldr	r3, [pc, #320]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d116      	bne.n	8002b74 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b4a:	e013      	b.n	8002b74 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002b4c:	4b4b      	ldr	r3, [pc, #300]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d10f      	bne.n	8002b78 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b58:	4b48      	ldr	r3, [pc, #288]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d109      	bne.n	8002b78 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002b68:	e006      	b.n	8002b78 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	73fb      	strb	r3, [r7, #15]
      break;
 8002b6e:	e004      	b.n	8002b7a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002b70:	bf00      	nop
 8002b72:	e002      	b.n	8002b7a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002b74:	bf00      	nop
 8002b76:	e000      	b.n	8002b7a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002b78:	bf00      	nop
    }

    if(status == HAL_OK)
 8002b7a:	7bfb      	ldrb	r3, [r7, #15]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d10d      	bne.n	8002b9c <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002b80:	4b3e      	ldr	r3, [pc, #248]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6819      	ldr	r1, [r3, #0]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	3b01      	subs	r3, #1
 8002b92:	011b      	lsls	r3, r3, #4
 8002b94:	430b      	orrs	r3, r1
 8002b96:	4939      	ldr	r1, [pc, #228]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002b9c:	7bfb      	ldrb	r3, [r7, #15]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d167      	bne.n	8002c72 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002ba2:	4b36      	ldr	r3, [pc, #216]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a35      	ldr	r2, [pc, #212]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ba8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bae:	f7fe fa81 	bl	80010b4 <HAL_GetTick>
 8002bb2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002bb4:	e009      	b.n	8002bca <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002bb6:	f7fe fa7d 	bl	80010b4 <HAL_GetTick>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d902      	bls.n	8002bca <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	73fb      	strb	r3, [r7, #15]
        break;
 8002bc8:	e005      	b.n	8002bd6 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002bca:	4b2c      	ldr	r3, [pc, #176]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d1ef      	bne.n	8002bb6 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002bd6:	7bfb      	ldrb	r3, [r7, #15]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d14a      	bne.n	8002c72 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d111      	bne.n	8002c06 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002be2:	4b26      	ldr	r3, [pc, #152]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002bea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	6892      	ldr	r2, [r2, #8]
 8002bf2:	0211      	lsls	r1, r2, #8
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	68d2      	ldr	r2, [r2, #12]
 8002bf8:	0912      	lsrs	r2, r2, #4
 8002bfa:	0452      	lsls	r2, r2, #17
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	491f      	ldr	r1, [pc, #124]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c00:	4313      	orrs	r3, r2
 8002c02:	614b      	str	r3, [r1, #20]
 8002c04:	e011      	b.n	8002c2a <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c06:	4b1d      	ldr	r3, [pc, #116]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c08:	695b      	ldr	r3, [r3, #20]
 8002c0a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002c0e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	6892      	ldr	r2, [r2, #8]
 8002c16:	0211      	lsls	r1, r2, #8
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	6912      	ldr	r2, [r2, #16]
 8002c1c:	0852      	lsrs	r2, r2, #1
 8002c1e:	3a01      	subs	r2, #1
 8002c20:	0652      	lsls	r2, r2, #25
 8002c22:	430a      	orrs	r2, r1
 8002c24:	4915      	ldr	r1, [pc, #84]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002c2a:	4b14      	ldr	r3, [pc, #80]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a13      	ldr	r2, [pc, #76]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c34:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c36:	f7fe fa3d 	bl	80010b4 <HAL_GetTick>
 8002c3a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002c3c:	e009      	b.n	8002c52 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c3e:	f7fe fa39 	bl	80010b4 <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d902      	bls.n	8002c52 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	73fb      	strb	r3, [r7, #15]
          break;
 8002c50:	e005      	b.n	8002c5e <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002c52:	4b0a      	ldr	r3, [pc, #40]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0ef      	beq.n	8002c3e <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d106      	bne.n	8002c72 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002c64:	4b05      	ldr	r3, [pc, #20]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c66:	695a      	ldr	r2, [r3, #20]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	4903      	ldr	r1, [pc, #12]	; (8002c7c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3710      	adds	r7, #16
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40021000 	.word	0x40021000

08002c80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e07c      	b.n	8002d8c <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d106      	bne.n	8002cb2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f003 fe41 	bl	8006934 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2202      	movs	r2, #2
 8002cb6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cc8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002cd2:	d902      	bls.n	8002cda <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	60fb      	str	r3, [r7, #12]
 8002cd8:	e002      	b.n	8002ce0 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002cda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cde:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002ce8:	d007      	beq.n	8002cfa <HAL_SPI_Init+0x7a>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002cf2:	d002      	beq.n	8002cfa <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d10b      	bne.n	8002d1a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002d0a:	d903      	bls.n	8002d14 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2202      	movs	r2, #2
 8002d10:	631a      	str	r2, [r3, #48]	; 0x30
 8002d12:	e002      	b.n	8002d1a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685a      	ldr	r2, [r3, #4]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	431a      	orrs	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	431a      	orrs	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	695b      	ldr	r3, [r3, #20]
 8002d2e:	431a      	orrs	r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d38:	431a      	orrs	r2, r3
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	69db      	ldr	r3, [r3, #28]
 8002d3e:	431a      	orrs	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a1b      	ldr	r3, [r3, #32]
 8002d44:	ea42 0103 	orr.w	r1, r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	0c1b      	lsrs	r3, r3, #16
 8002d5a:	f003 0204 	and.w	r2, r3, #4
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	ea42 0103 	orr.w	r1, r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	68fa      	ldr	r2, [r7, #12]
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2201      	movs	r2, #1
 8002d86:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002d8a:	2300      	movs	r3, #0
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3710      	adds	r7, #16
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d101      	bne.n	8002da6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e01d      	b.n	8002de2 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d106      	bne.n	8002dc0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f003 fe9a 	bl	8006af4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	3304      	adds	r3, #4
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	4610      	mov	r0, r2
 8002dd4:	f000 fbcc 	bl	8003570 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3708      	adds	r7, #8
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
	...

08002dec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	6839      	ldr	r1, [r7, #0]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f000 ff26 	bl	8003c50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a1e      	ldr	r2, [pc, #120]	; (8002e84 <HAL_TIM_PWM_Start+0x98>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d013      	beq.n	8002e36 <HAL_TIM_PWM_Start+0x4a>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a1d      	ldr	r2, [pc, #116]	; (8002e88 <HAL_TIM_PWM_Start+0x9c>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d00e      	beq.n	8002e36 <HAL_TIM_PWM_Start+0x4a>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a1b      	ldr	r2, [pc, #108]	; (8002e8c <HAL_TIM_PWM_Start+0xa0>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d009      	beq.n	8002e36 <HAL_TIM_PWM_Start+0x4a>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a1a      	ldr	r2, [pc, #104]	; (8002e90 <HAL_TIM_PWM_Start+0xa4>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d004      	beq.n	8002e36 <HAL_TIM_PWM_Start+0x4a>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a18      	ldr	r2, [pc, #96]	; (8002e94 <HAL_TIM_PWM_Start+0xa8>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d101      	bne.n	8002e3a <HAL_TIM_PWM_Start+0x4e>
 8002e36:	2301      	movs	r3, #1
 8002e38:	e000      	b.n	8002e3c <HAL_TIM_PWM_Start+0x50>
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d007      	beq.n	8002e50 <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e4e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	689a      	ldr	r2, [r3, #8]
 8002e56:	4b10      	ldr	r3, [pc, #64]	; (8002e98 <HAL_TIM_PWM_Start+0xac>)
 8002e58:	4013      	ands	r3, r2
 8002e5a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2b06      	cmp	r3, #6
 8002e60:	d00b      	beq.n	8002e7a <HAL_TIM_PWM_Start+0x8e>
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e68:	d007      	beq.n	8002e7a <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f042 0201 	orr.w	r2, r2, #1
 8002e78:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e7a:	2300      	movs	r3, #0
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	40012c00 	.word	0x40012c00
 8002e88:	40013400 	.word	0x40013400
 8002e8c:	40014000 	.word	0x40014000
 8002e90:	40014400 	.word	0x40014400
 8002e94:	40014800 	.word	0x40014800
 8002e98:	00010007 	.word	0x00010007

08002e9c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	6839      	ldr	r1, [r7, #0]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f000 fece 	bl	8003c50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a2a      	ldr	r2, [pc, #168]	; (8002f64 <HAL_TIM_PWM_Stop+0xc8>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d013      	beq.n	8002ee6 <HAL_TIM_PWM_Stop+0x4a>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a29      	ldr	r2, [pc, #164]	; (8002f68 <HAL_TIM_PWM_Stop+0xcc>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d00e      	beq.n	8002ee6 <HAL_TIM_PWM_Stop+0x4a>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a27      	ldr	r2, [pc, #156]	; (8002f6c <HAL_TIM_PWM_Stop+0xd0>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d009      	beq.n	8002ee6 <HAL_TIM_PWM_Stop+0x4a>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a26      	ldr	r2, [pc, #152]	; (8002f70 <HAL_TIM_PWM_Stop+0xd4>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d004      	beq.n	8002ee6 <HAL_TIM_PWM_Stop+0x4a>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a24      	ldr	r2, [pc, #144]	; (8002f74 <HAL_TIM_PWM_Stop+0xd8>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d101      	bne.n	8002eea <HAL_TIM_PWM_Stop+0x4e>
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e000      	b.n	8002eec <HAL_TIM_PWM_Stop+0x50>
 8002eea:	2300      	movs	r3, #0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d017      	beq.n	8002f20 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6a1a      	ldr	r2, [r3, #32]
 8002ef6:	f241 1311 	movw	r3, #4369	; 0x1111
 8002efa:	4013      	ands	r3, r2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d10f      	bne.n	8002f20 <HAL_TIM_PWM_Stop+0x84>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6a1a      	ldr	r2, [r3, #32]
 8002f06:	f240 4344 	movw	r3, #1092	; 0x444
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d107      	bne.n	8002f20 <HAL_TIM_PWM_Stop+0x84>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f1e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6a1a      	ldr	r2, [r3, #32]
 8002f26:	f241 1311 	movw	r3, #4369	; 0x1111
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10f      	bne.n	8002f50 <HAL_TIM_PWM_Stop+0xb4>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	6a1a      	ldr	r2, [r3, #32]
 8002f36:	f240 4344 	movw	r3, #1092	; 0x444
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d107      	bne.n	8002f50 <HAL_TIM_PWM_Stop+0xb4>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f022 0201 	bic.w	r2, r2, #1
 8002f4e:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	40012c00 	.word	0x40012c00
 8002f68:	40013400 	.word	0x40013400
 8002f6c:	40014000 	.word	0x40014000
 8002f70:	40014400 	.word	0x40014400
 8002f74:	40014800 	.word	0x40014800

08002f78 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b086      	sub	sp, #24
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d101      	bne.n	8002f8c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e083      	b.n	8003094 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d106      	bne.n	8002fa6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f003 fd29 	bl	80069f8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2202      	movs	r2, #2
 8002faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	6812      	ldr	r2, [r2, #0]
 8002fb8:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8002fbc:	f023 0307 	bic.w	r3, r3, #7
 8002fc0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	3304      	adds	r3, #4
 8002fca:	4619      	mov	r1, r3
 8002fcc:	4610      	mov	r0, r2
 8002fce:	f000 facf 	bl	8003570 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ffa:	f023 0303 	bic.w	r3, r3, #3
 8002ffe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	689a      	ldr	r2, [r3, #8]
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	699b      	ldr	r3, [r3, #24]
 8003008:	021b      	lsls	r3, r3, #8
 800300a:	4313      	orrs	r3, r2
 800300c:	693a      	ldr	r2, [r7, #16]
 800300e:	4313      	orrs	r3, r2
 8003010:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003018:	f023 030c 	bic.w	r3, r3, #12
 800301c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003024:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003028:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	68da      	ldr	r2, [r3, #12]
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	021b      	lsls	r3, r3, #8
 8003034:	4313      	orrs	r3, r2
 8003036:	693a      	ldr	r2, [r7, #16]
 8003038:	4313      	orrs	r3, r2
 800303a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	011a      	lsls	r2, r3, #4
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	6a1b      	ldr	r3, [r3, #32]
 8003046:	031b      	lsls	r3, r3, #12
 8003048:	4313      	orrs	r3, r2
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	4313      	orrs	r3, r2
 800304e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003056:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800305e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685a      	ldr	r2, [r3, #4]
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	695b      	ldr	r3, [r3, #20]
 8003068:	011b      	lsls	r3, r3, #4
 800306a:	4313      	orrs	r3, r2
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	4313      	orrs	r3, r2
 8003070:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	693a      	ldr	r2, [r7, #16]
 8003080:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68fa      	ldr	r2, [r7, #12]
 8003088:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3718      	adds	r7, #24
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	f003 0302 	and.w	r3, r3, #2
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d122      	bne.n	80030f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d11b      	bne.n	80030f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f06f 0202 	mvn.w	r2, #2
 80030c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2201      	movs	r2, #1
 80030ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	699b      	ldr	r3, [r3, #24]
 80030d6:	f003 0303 	and.w	r3, r3, #3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d003      	beq.n	80030e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 fa28 	bl	8003534 <HAL_TIM_IC_CaptureCallback>
 80030e4:	e005      	b.n	80030f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 fa1a 	bl	8003520 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 fa2b 	bl	8003548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	f003 0304 	and.w	r3, r3, #4
 8003102:	2b04      	cmp	r3, #4
 8003104:	d122      	bne.n	800314c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	f003 0304 	and.w	r3, r3, #4
 8003110:	2b04      	cmp	r3, #4
 8003112:	d11b      	bne.n	800314c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f06f 0204 	mvn.w	r2, #4
 800311c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2202      	movs	r2, #2
 8003122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	699b      	ldr	r3, [r3, #24]
 800312a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 f9fe 	bl	8003534 <HAL_TIM_IC_CaptureCallback>
 8003138:	e005      	b.n	8003146 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f000 f9f0 	bl	8003520 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	f000 fa01 	bl	8003548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	f003 0308 	and.w	r3, r3, #8
 8003156:	2b08      	cmp	r3, #8
 8003158:	d122      	bne.n	80031a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	f003 0308 	and.w	r3, r3, #8
 8003164:	2b08      	cmp	r3, #8
 8003166:	d11b      	bne.n	80031a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f06f 0208 	mvn.w	r2, #8
 8003170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2204      	movs	r2, #4
 8003176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	69db      	ldr	r3, [r3, #28]
 800317e:	f003 0303 	and.w	r3, r3, #3
 8003182:	2b00      	cmp	r3, #0
 8003184:	d003      	beq.n	800318e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 f9d4 	bl	8003534 <HAL_TIM_IC_CaptureCallback>
 800318c:	e005      	b.n	800319a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f000 f9c6 	bl	8003520 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f000 f9d7 	bl	8003548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	f003 0310 	and.w	r3, r3, #16
 80031aa:	2b10      	cmp	r3, #16
 80031ac:	d122      	bne.n	80031f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	f003 0310 	and.w	r3, r3, #16
 80031b8:	2b10      	cmp	r3, #16
 80031ba:	d11b      	bne.n	80031f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f06f 0210 	mvn.w	r2, #16
 80031c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2208      	movs	r2, #8
 80031ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	69db      	ldr	r3, [r3, #28]
 80031d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 f9aa 	bl	8003534 <HAL_TIM_IC_CaptureCallback>
 80031e0:	e005      	b.n	80031ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 f99c 	bl	8003520 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 f9ad 	bl	8003548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d10e      	bne.n	8003220 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	2b01      	cmp	r3, #1
 800320e:	d107      	bne.n	8003220 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f06f 0201 	mvn.w	r2, #1
 8003218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 f976 	bl	800350c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800322a:	2b80      	cmp	r3, #128	; 0x80
 800322c:	d10e      	bne.n	800324c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003238:	2b80      	cmp	r3, #128	; 0x80
 800323a:	d107      	bne.n	800324c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003244:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f000 fd8e 	bl	8003d68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003256:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800325a:	d10e      	bne.n	800327a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003266:	2b80      	cmp	r3, #128	; 0x80
 8003268:	d107      	bne.n	800327a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003272:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 fd81 	bl	8003d7c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003284:	2b40      	cmp	r3, #64	; 0x40
 8003286:	d10e      	bne.n	80032a6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003292:	2b40      	cmp	r3, #64	; 0x40
 8003294:	d107      	bne.n	80032a6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800329e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f000 f95b 	bl	800355c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	691b      	ldr	r3, [r3, #16]
 80032ac:	f003 0320 	and.w	r3, r3, #32
 80032b0:	2b20      	cmp	r3, #32
 80032b2:	d10e      	bne.n	80032d2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	f003 0320 	and.w	r3, r3, #32
 80032be:	2b20      	cmp	r3, #32
 80032c0:	d107      	bne.n	80032d2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f06f 0220 	mvn.w	r2, #32
 80032ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	f000 fd41 	bl	8003d54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80032d2:	bf00      	nop
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
	...

080032dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d101      	bne.n	80032f6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80032f2:	2302      	movs	r3, #2
 80032f4:	e105      	b.n	8003502 <HAL_TIM_PWM_ConfigChannel+0x226>
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2202      	movs	r2, #2
 8003302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2b14      	cmp	r3, #20
 800330a:	f200 80f0 	bhi.w	80034ee <HAL_TIM_PWM_ConfigChannel+0x212>
 800330e:	a201      	add	r2, pc, #4	; (adr r2, 8003314 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003314:	08003369 	.word	0x08003369
 8003318:	080034ef 	.word	0x080034ef
 800331c:	080034ef 	.word	0x080034ef
 8003320:	080034ef 	.word	0x080034ef
 8003324:	080033a9 	.word	0x080033a9
 8003328:	080034ef 	.word	0x080034ef
 800332c:	080034ef 	.word	0x080034ef
 8003330:	080034ef 	.word	0x080034ef
 8003334:	080033eb 	.word	0x080033eb
 8003338:	080034ef 	.word	0x080034ef
 800333c:	080034ef 	.word	0x080034ef
 8003340:	080034ef 	.word	0x080034ef
 8003344:	0800342b 	.word	0x0800342b
 8003348:	080034ef 	.word	0x080034ef
 800334c:	080034ef 	.word	0x080034ef
 8003350:	080034ef 	.word	0x080034ef
 8003354:	0800346d 	.word	0x0800346d
 8003358:	080034ef 	.word	0x080034ef
 800335c:	080034ef 	.word	0x080034ef
 8003360:	080034ef 	.word	0x080034ef
 8003364:	080034ad 	.word	0x080034ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68b9      	ldr	r1, [r7, #8]
 800336e:	4618      	mov	r0, r3
 8003370:	f000 f998 	bl	80036a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	699a      	ldr	r2, [r3, #24]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f042 0208 	orr.w	r2, r2, #8
 8003382:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	699a      	ldr	r2, [r3, #24]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f022 0204 	bic.w	r2, r2, #4
 8003392:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	6999      	ldr	r1, [r3, #24]
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	691a      	ldr	r2, [r3, #16]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	430a      	orrs	r2, r1
 80033a4:	619a      	str	r2, [r3, #24]
      break;
 80033a6:	e0a3      	b.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	68b9      	ldr	r1, [r7, #8]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f000 fa08 	bl	80037c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	699a      	ldr	r2, [r3, #24]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	699a      	ldr	r2, [r3, #24]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	6999      	ldr	r1, [r3, #24]
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	021a      	lsls	r2, r3, #8
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	430a      	orrs	r2, r1
 80033e6:	619a      	str	r2, [r3, #24]
      break;
 80033e8:	e082      	b.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	68b9      	ldr	r1, [r7, #8]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f000 fa71 	bl	80038d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	69da      	ldr	r2, [r3, #28]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f042 0208 	orr.w	r2, r2, #8
 8003404:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	69da      	ldr	r2, [r3, #28]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 0204 	bic.w	r2, r2, #4
 8003414:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	69d9      	ldr	r1, [r3, #28]
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	691a      	ldr	r2, [r3, #16]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	430a      	orrs	r2, r1
 8003426:	61da      	str	r2, [r3, #28]
      break;
 8003428:	e062      	b.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	68b9      	ldr	r1, [r7, #8]
 8003430:	4618      	mov	r0, r3
 8003432:	f000 fad9 	bl	80039e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	69da      	ldr	r2, [r3, #28]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003444:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	69da      	ldr	r2, [r3, #28]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003454:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	69d9      	ldr	r1, [r3, #28]
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	691b      	ldr	r3, [r3, #16]
 8003460:	021a      	lsls	r2, r3, #8
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	61da      	str	r2, [r3, #28]
      break;
 800346a:	e041      	b.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	68b9      	ldr	r1, [r7, #8]
 8003472:	4618      	mov	r0, r3
 8003474:	f000 fb22 	bl	8003abc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f042 0208 	orr.w	r2, r2, #8
 8003486:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f022 0204 	bic.w	r2, r2, #4
 8003496:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	691a      	ldr	r2, [r3, #16]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80034aa:	e021      	b.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68b9      	ldr	r1, [r7, #8]
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 fb66 	bl	8003b84 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034c6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034d6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	691b      	ldr	r3, [r3, #16]
 80034e2:	021a      	lsls	r2, r3, #8
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	430a      	orrs	r2, r1
 80034ea:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80034ec:	e000      	b.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 80034ee:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	3710      	adds	r7, #16
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop

0800350c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003528:	bf00      	nop
 800352a:	370c      	adds	r7, #12
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr

08003534 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800353c:	bf00      	nop
 800353e:	370c      	adds	r7, #12
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr

08003548 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003570:	b480      	push	{r7}
 8003572:	b085      	sub	sp, #20
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4a40      	ldr	r2, [pc, #256]	; (8003684 <TIM_Base_SetConfig+0x114>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d013      	beq.n	80035b0 <TIM_Base_SetConfig+0x40>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800358e:	d00f      	beq.n	80035b0 <TIM_Base_SetConfig+0x40>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4a3d      	ldr	r2, [pc, #244]	; (8003688 <TIM_Base_SetConfig+0x118>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d00b      	beq.n	80035b0 <TIM_Base_SetConfig+0x40>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	4a3c      	ldr	r2, [pc, #240]	; (800368c <TIM_Base_SetConfig+0x11c>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d007      	beq.n	80035b0 <TIM_Base_SetConfig+0x40>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a3b      	ldr	r2, [pc, #236]	; (8003690 <TIM_Base_SetConfig+0x120>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d003      	beq.n	80035b0 <TIM_Base_SetConfig+0x40>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a3a      	ldr	r2, [pc, #232]	; (8003694 <TIM_Base_SetConfig+0x124>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d108      	bne.n	80035c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	68fa      	ldr	r2, [r7, #12]
 80035be:	4313      	orrs	r3, r2
 80035c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a2f      	ldr	r2, [pc, #188]	; (8003684 <TIM_Base_SetConfig+0x114>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d01f      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035d0:	d01b      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a2c      	ldr	r2, [pc, #176]	; (8003688 <TIM_Base_SetConfig+0x118>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d017      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a2b      	ldr	r2, [pc, #172]	; (800368c <TIM_Base_SetConfig+0x11c>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d013      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a2a      	ldr	r2, [pc, #168]	; (8003690 <TIM_Base_SetConfig+0x120>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d00f      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a29      	ldr	r2, [pc, #164]	; (8003694 <TIM_Base_SetConfig+0x124>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d00b      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a28      	ldr	r2, [pc, #160]	; (8003698 <TIM_Base_SetConfig+0x128>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d007      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a27      	ldr	r2, [pc, #156]	; (800369c <TIM_Base_SetConfig+0x12c>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d003      	beq.n	800360a <TIM_Base_SetConfig+0x9a>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a26      	ldr	r2, [pc, #152]	; (80036a0 <TIM_Base_SetConfig+0x130>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d108      	bne.n	800361c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003610:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	68fa      	ldr	r2, [r7, #12]
 8003618:	4313      	orrs	r3, r2
 800361a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	695b      	ldr	r3, [r3, #20]
 8003626:	4313      	orrs	r3, r2
 8003628:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	689a      	ldr	r2, [r3, #8]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	4a10      	ldr	r2, [pc, #64]	; (8003684 <TIM_Base_SetConfig+0x114>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d00f      	beq.n	8003668 <TIM_Base_SetConfig+0xf8>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4a12      	ldr	r2, [pc, #72]	; (8003694 <TIM_Base_SetConfig+0x124>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d00b      	beq.n	8003668 <TIM_Base_SetConfig+0xf8>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	4a11      	ldr	r2, [pc, #68]	; (8003698 <TIM_Base_SetConfig+0x128>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d007      	beq.n	8003668 <TIM_Base_SetConfig+0xf8>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4a10      	ldr	r2, [pc, #64]	; (800369c <TIM_Base_SetConfig+0x12c>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d003      	beq.n	8003668 <TIM_Base_SetConfig+0xf8>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a0f      	ldr	r2, [pc, #60]	; (80036a0 <TIM_Base_SetConfig+0x130>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d103      	bne.n	8003670 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	691a      	ldr	r2, [r3, #16]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	615a      	str	r2, [r3, #20]
}
 8003676:	bf00      	nop
 8003678:	3714      	adds	r7, #20
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	40012c00 	.word	0x40012c00
 8003688:	40000400 	.word	0x40000400
 800368c:	40000800 	.word	0x40000800
 8003690:	40000c00 	.word	0x40000c00
 8003694:	40013400 	.word	0x40013400
 8003698:	40014000 	.word	0x40014000
 800369c:	40014400 	.word	0x40014400
 80036a0:	40014800 	.word	0x40014800

080036a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b087      	sub	sp, #28
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a1b      	ldr	r3, [r3, #32]
 80036b2:	f023 0201 	bic.w	r2, r3, #1
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a1b      	ldr	r3, [r3, #32]
 80036be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	699b      	ldr	r3, [r3, #24]
 80036ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f023 0303 	bic.w	r3, r3, #3
 80036de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f023 0302 	bic.w	r3, r3, #2
 80036f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	697a      	ldr	r2, [r7, #20]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	4a2c      	ldr	r2, [pc, #176]	; (80037b0 <TIM_OC1_SetConfig+0x10c>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d00f      	beq.n	8003724 <TIM_OC1_SetConfig+0x80>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a2b      	ldr	r2, [pc, #172]	; (80037b4 <TIM_OC1_SetConfig+0x110>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d00b      	beq.n	8003724 <TIM_OC1_SetConfig+0x80>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	4a2a      	ldr	r2, [pc, #168]	; (80037b8 <TIM_OC1_SetConfig+0x114>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d007      	beq.n	8003724 <TIM_OC1_SetConfig+0x80>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a29      	ldr	r2, [pc, #164]	; (80037bc <TIM_OC1_SetConfig+0x118>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d003      	beq.n	8003724 <TIM_OC1_SetConfig+0x80>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	4a28      	ldr	r2, [pc, #160]	; (80037c0 <TIM_OC1_SetConfig+0x11c>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d10c      	bne.n	800373e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	f023 0308 	bic.w	r3, r3, #8
 800372a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	4313      	orrs	r3, r2
 8003734:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	f023 0304 	bic.w	r3, r3, #4
 800373c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a1b      	ldr	r2, [pc, #108]	; (80037b0 <TIM_OC1_SetConfig+0x10c>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d00f      	beq.n	8003766 <TIM_OC1_SetConfig+0xc2>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a1a      	ldr	r2, [pc, #104]	; (80037b4 <TIM_OC1_SetConfig+0x110>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d00b      	beq.n	8003766 <TIM_OC1_SetConfig+0xc2>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a19      	ldr	r2, [pc, #100]	; (80037b8 <TIM_OC1_SetConfig+0x114>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d007      	beq.n	8003766 <TIM_OC1_SetConfig+0xc2>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a18      	ldr	r2, [pc, #96]	; (80037bc <TIM_OC1_SetConfig+0x118>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d003      	beq.n	8003766 <TIM_OC1_SetConfig+0xc2>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4a17      	ldr	r2, [pc, #92]	; (80037c0 <TIM_OC1_SetConfig+0x11c>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d111      	bne.n	800378a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800376c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	693a      	ldr	r2, [r7, #16]
 800377c:	4313      	orrs	r3, r2
 800377e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	4313      	orrs	r3, r2
 8003788:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685a      	ldr	r2, [r3, #4]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	697a      	ldr	r2, [r7, #20]
 80037a2:	621a      	str	r2, [r3, #32]
}
 80037a4:	bf00      	nop
 80037a6:	371c      	adds	r7, #28
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	40012c00 	.word	0x40012c00
 80037b4:	40013400 	.word	0x40013400
 80037b8:	40014000 	.word	0x40014000
 80037bc:	40014400 	.word	0x40014400
 80037c0:	40014800 	.word	0x40014800

080037c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b087      	sub	sp, #28
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a1b      	ldr	r3, [r3, #32]
 80037d2:	f023 0210 	bic.w	r2, r3, #16
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a1b      	ldr	r3, [r3, #32]
 80037de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80037f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	021b      	lsls	r3, r3, #8
 8003806:	68fa      	ldr	r2, [r7, #12]
 8003808:	4313      	orrs	r3, r2
 800380a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	f023 0320 	bic.w	r3, r3, #32
 8003812:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	011b      	lsls	r3, r3, #4
 800381a:	697a      	ldr	r2, [r7, #20]
 800381c:	4313      	orrs	r3, r2
 800381e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4a28      	ldr	r2, [pc, #160]	; (80038c4 <TIM_OC2_SetConfig+0x100>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d003      	beq.n	8003830 <TIM_OC2_SetConfig+0x6c>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4a27      	ldr	r2, [pc, #156]	; (80038c8 <TIM_OC2_SetConfig+0x104>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d10d      	bne.n	800384c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003836:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	011b      	lsls	r3, r3, #4
 800383e:	697a      	ldr	r2, [r7, #20]
 8003840:	4313      	orrs	r3, r2
 8003842:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800384a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4a1d      	ldr	r2, [pc, #116]	; (80038c4 <TIM_OC2_SetConfig+0x100>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d00f      	beq.n	8003874 <TIM_OC2_SetConfig+0xb0>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	4a1c      	ldr	r2, [pc, #112]	; (80038c8 <TIM_OC2_SetConfig+0x104>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d00b      	beq.n	8003874 <TIM_OC2_SetConfig+0xb0>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4a1b      	ldr	r2, [pc, #108]	; (80038cc <TIM_OC2_SetConfig+0x108>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d007      	beq.n	8003874 <TIM_OC2_SetConfig+0xb0>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a1a      	ldr	r2, [pc, #104]	; (80038d0 <TIM_OC2_SetConfig+0x10c>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d003      	beq.n	8003874 <TIM_OC2_SetConfig+0xb0>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a19      	ldr	r2, [pc, #100]	; (80038d4 <TIM_OC2_SetConfig+0x110>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d113      	bne.n	800389c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800387a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003882:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	695b      	ldr	r3, [r3, #20]
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	4313      	orrs	r3, r2
 800388e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	4313      	orrs	r3, r2
 800389a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	693a      	ldr	r2, [r7, #16]
 80038a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	685a      	ldr	r2, [r3, #4]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	621a      	str	r2, [r3, #32]
}
 80038b6:	bf00      	nop
 80038b8:	371c      	adds	r7, #28
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	40012c00 	.word	0x40012c00
 80038c8:	40013400 	.word	0x40013400
 80038cc:	40014000 	.word	0x40014000
 80038d0:	40014400 	.word	0x40014400
 80038d4:	40014800 	.word	0x40014800

080038d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038d8:	b480      	push	{r7}
 80038da:	b087      	sub	sp, #28
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a1b      	ldr	r3, [r3, #32]
 80038e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a1b      	ldr	r3, [r3, #32]
 80038f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	69db      	ldr	r3, [r3, #28]
 80038fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800390a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f023 0303 	bic.w	r3, r3, #3
 8003912:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	4313      	orrs	r3, r2
 800391c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003924:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	021b      	lsls	r3, r3, #8
 800392c:	697a      	ldr	r2, [r7, #20]
 800392e:	4313      	orrs	r3, r2
 8003930:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a27      	ldr	r2, [pc, #156]	; (80039d4 <TIM_OC3_SetConfig+0xfc>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d003      	beq.n	8003942 <TIM_OC3_SetConfig+0x6a>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a26      	ldr	r2, [pc, #152]	; (80039d8 <TIM_OC3_SetConfig+0x100>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d10d      	bne.n	800395e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003948:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	021b      	lsls	r3, r3, #8
 8003950:	697a      	ldr	r2, [r7, #20]
 8003952:	4313      	orrs	r3, r2
 8003954:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800395c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a1c      	ldr	r2, [pc, #112]	; (80039d4 <TIM_OC3_SetConfig+0xfc>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d00f      	beq.n	8003986 <TIM_OC3_SetConfig+0xae>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a1b      	ldr	r2, [pc, #108]	; (80039d8 <TIM_OC3_SetConfig+0x100>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d00b      	beq.n	8003986 <TIM_OC3_SetConfig+0xae>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a1a      	ldr	r2, [pc, #104]	; (80039dc <TIM_OC3_SetConfig+0x104>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d007      	beq.n	8003986 <TIM_OC3_SetConfig+0xae>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a19      	ldr	r2, [pc, #100]	; (80039e0 <TIM_OC3_SetConfig+0x108>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d003      	beq.n	8003986 <TIM_OC3_SetConfig+0xae>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a18      	ldr	r2, [pc, #96]	; (80039e4 <TIM_OC3_SetConfig+0x10c>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d113      	bne.n	80039ae <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800398c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003994:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	011b      	lsls	r3, r3, #4
 800399c:	693a      	ldr	r2, [r7, #16]
 800399e:	4313      	orrs	r3, r2
 80039a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	011b      	lsls	r3, r3, #4
 80039a8:	693a      	ldr	r2, [r7, #16]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	685a      	ldr	r2, [r3, #4]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	697a      	ldr	r2, [r7, #20]
 80039c6:	621a      	str	r2, [r3, #32]
}
 80039c8:	bf00      	nop
 80039ca:	371c      	adds	r7, #28
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr
 80039d4:	40012c00 	.word	0x40012c00
 80039d8:	40013400 	.word	0x40013400
 80039dc:	40014000 	.word	0x40014000
 80039e0:	40014400 	.word	0x40014400
 80039e4:	40014800 	.word	0x40014800

080039e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b087      	sub	sp, #28
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a1b      	ldr	r3, [r3, #32]
 80039f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a1b      	ldr	r3, [r3, #32]
 8003a02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	021b      	lsls	r3, r3, #8
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	031b      	lsls	r3, r3, #12
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a18      	ldr	r2, [pc, #96]	; (8003aa8 <TIM_OC4_SetConfig+0xc0>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d00f      	beq.n	8003a6c <TIM_OC4_SetConfig+0x84>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a17      	ldr	r2, [pc, #92]	; (8003aac <TIM_OC4_SetConfig+0xc4>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d00b      	beq.n	8003a6c <TIM_OC4_SetConfig+0x84>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a16      	ldr	r2, [pc, #88]	; (8003ab0 <TIM_OC4_SetConfig+0xc8>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d007      	beq.n	8003a6c <TIM_OC4_SetConfig+0x84>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	4a15      	ldr	r2, [pc, #84]	; (8003ab4 <TIM_OC4_SetConfig+0xcc>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d003      	beq.n	8003a6c <TIM_OC4_SetConfig+0x84>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4a14      	ldr	r2, [pc, #80]	; (8003ab8 <TIM_OC4_SetConfig+0xd0>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d109      	bne.n	8003a80 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	695b      	ldr	r3, [r3, #20]
 8003a78:	019b      	lsls	r3, r3, #6
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	697a      	ldr	r2, [r7, #20]
 8003a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	685a      	ldr	r2, [r3, #4]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	693a      	ldr	r2, [r7, #16]
 8003a98:	621a      	str	r2, [r3, #32]
}
 8003a9a:	bf00      	nop
 8003a9c:	371c      	adds	r7, #28
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	40012c00 	.word	0x40012c00
 8003aac:	40013400 	.word	0x40013400
 8003ab0:	40014000 	.word	0x40014000
 8003ab4:	40014400 	.word	0x40014400
 8003ab8:	40014800 	.word	0x40014800

08003abc <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b087      	sub	sp, #28
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
 8003aca:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003aee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003b00:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	041b      	lsls	r3, r3, #16
 8003b08:	693a      	ldr	r2, [r7, #16]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a17      	ldr	r2, [pc, #92]	; (8003b70 <TIM_OC5_SetConfig+0xb4>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d00f      	beq.n	8003b36 <TIM_OC5_SetConfig+0x7a>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a16      	ldr	r2, [pc, #88]	; (8003b74 <TIM_OC5_SetConfig+0xb8>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d00b      	beq.n	8003b36 <TIM_OC5_SetConfig+0x7a>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a15      	ldr	r2, [pc, #84]	; (8003b78 <TIM_OC5_SetConfig+0xbc>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d007      	beq.n	8003b36 <TIM_OC5_SetConfig+0x7a>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a14      	ldr	r2, [pc, #80]	; (8003b7c <TIM_OC5_SetConfig+0xc0>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d003      	beq.n	8003b36 <TIM_OC5_SetConfig+0x7a>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a13      	ldr	r2, [pc, #76]	; (8003b80 <TIM_OC5_SetConfig+0xc4>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d109      	bne.n	8003b4a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b3c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	695b      	ldr	r3, [r3, #20]
 8003b42:	021b      	lsls	r3, r3, #8
 8003b44:	697a      	ldr	r2, [r7, #20]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	693a      	ldr	r2, [r7, #16]
 8003b62:	621a      	str	r2, [r3, #32]
}
 8003b64:	bf00      	nop
 8003b66:	371c      	adds	r7, #28
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr
 8003b70:	40012c00 	.word	0x40012c00
 8003b74:	40013400 	.word	0x40013400
 8003b78:	40014000 	.word	0x40014000
 8003b7c:	40014400 	.word	0x40014400
 8003b80:	40014800 	.word	0x40014800

08003b84 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b087      	sub	sp, #28
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a1b      	ldr	r3, [r3, #32]
 8003b92:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003bb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	021b      	lsls	r3, r3, #8
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003bca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	051b      	lsls	r3, r3, #20
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	4a18      	ldr	r2, [pc, #96]	; (8003c3c <TIM_OC6_SetConfig+0xb8>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d00f      	beq.n	8003c00 <TIM_OC6_SetConfig+0x7c>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a17      	ldr	r2, [pc, #92]	; (8003c40 <TIM_OC6_SetConfig+0xbc>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d00b      	beq.n	8003c00 <TIM_OC6_SetConfig+0x7c>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a16      	ldr	r2, [pc, #88]	; (8003c44 <TIM_OC6_SetConfig+0xc0>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d007      	beq.n	8003c00 <TIM_OC6_SetConfig+0x7c>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a15      	ldr	r2, [pc, #84]	; (8003c48 <TIM_OC6_SetConfig+0xc4>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d003      	beq.n	8003c00 <TIM_OC6_SetConfig+0x7c>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	4a14      	ldr	r2, [pc, #80]	; (8003c4c <TIM_OC6_SetConfig+0xc8>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d109      	bne.n	8003c14 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c06:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	695b      	ldr	r3, [r3, #20]
 8003c0c:	029b      	lsls	r3, r3, #10
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	68fa      	ldr	r2, [r7, #12]
 8003c1e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	685a      	ldr	r2, [r3, #4]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	621a      	str	r2, [r3, #32]
}
 8003c2e:	bf00      	nop
 8003c30:	371c      	adds	r7, #28
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr
 8003c3a:	bf00      	nop
 8003c3c:	40012c00 	.word	0x40012c00
 8003c40:	40013400 	.word	0x40013400
 8003c44:	40014000 	.word	0x40014000
 8003c48:	40014400 	.word	0x40014400
 8003c4c:	40014800 	.word	0x40014800

08003c50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b087      	sub	sp, #28
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	f003 031f 	and.w	r3, r3, #31
 8003c62:	2201      	movs	r2, #1
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6a1a      	ldr	r2, [r3, #32]
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	43db      	mvns	r3, r3
 8003c72:	401a      	ands	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6a1a      	ldr	r2, [r3, #32]
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	f003 031f 	and.w	r3, r3, #31
 8003c82:	6879      	ldr	r1, [r7, #4]
 8003c84:	fa01 f303 	lsl.w	r3, r1, r3
 8003c88:	431a      	orrs	r2, r3
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	621a      	str	r2, [r3, #32]
}
 8003c8e:	bf00      	nop
 8003c90:	371c      	adds	r7, #28
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
	...

08003c9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d101      	bne.n	8003cb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003cb0:	2302      	movs	r3, #2
 8003cb2:	e045      	b.n	8003d40 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a1c      	ldr	r2, [pc, #112]	; (8003d4c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d004      	beq.n	8003ce8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a1b      	ldr	r2, [pc, #108]	; (8003d50 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d108      	bne.n	8003cfa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003cee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d00:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	68fa      	ldr	r2, [r7, #12]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d12:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	68fa      	ldr	r2, [r7, #12]
 8003d24:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68ba      	ldr	r2, [r7, #8]
 8003d2c:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3714      	adds	r7, #20
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr
 8003d4c:	40012c00 	.word	0x40012c00
 8003d50:	40013400 	.word	0x40013400

08003d54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d5c:	bf00      	nop
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr

08003d7c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003d84:	bf00      	nop
 8003d86:	370c      	adds	r7, #12
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr

08003d90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d101      	bne.n	8003da2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e040      	b.n	8003e24 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d106      	bne.n	8003db8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f002 ff2a 	bl	8006c0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2224      	movs	r2, #36	; 0x24
 8003dbc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 0201 	bic.w	r2, r2, #1
 8003dcc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 faa6 	bl	8004320 <UART_SetConfig>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d101      	bne.n	8003dde <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e022      	b.n	8003e24 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d002      	beq.n	8003dec <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 fde2 	bl	80049b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685a      	ldr	r2, [r3, #4]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003dfa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	689a      	ldr	r2, [r3, #8]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e0a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f042 0201 	orr.w	r2, r2, #1
 8003e1a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 fe69 	bl	8004af4 <UART_CheckIdleState>
 8003e22:	4603      	mov	r3, r0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3708      	adds	r7, #8
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b08a      	sub	sp, #40	; 0x28
 8003e30:	af02      	add	r7, sp, #8
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	60b9      	str	r1, [r7, #8]
 8003e36:	603b      	str	r3, [r7, #0]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e40:	2b20      	cmp	r3, #32
 8003e42:	f040 8081 	bne.w	8003f48 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d002      	beq.n	8003e52 <HAL_UART_Transmit+0x26>
 8003e4c:	88fb      	ldrh	r3, [r7, #6]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d101      	bne.n	8003e56 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e079      	b.n	8003f4a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d101      	bne.n	8003e64 <HAL_UART_Transmit+0x38>
 8003e60:	2302      	movs	r3, #2
 8003e62:	e072      	b.n	8003f4a <HAL_UART_Transmit+0x11e>
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2221      	movs	r2, #33	; 0x21
 8003e76:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003e78:	f7fd f91c 	bl	80010b4 <HAL_GetTick>
 8003e7c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	88fa      	ldrh	r2, [r7, #6]
 8003e82:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	88fa      	ldrh	r2, [r7, #6]
 8003e8a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e96:	d108      	bne.n	8003eaa <HAL_UART_Transmit+0x7e>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d104      	bne.n	8003eaa <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	61bb      	str	r3, [r7, #24]
 8003ea8:	e003      	b.n	8003eb2 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003eb2:	e02d      	b.n	8003f10 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	9300      	str	r3, [sp, #0]
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	2180      	movs	r1, #128	; 0x80
 8003ebe:	68f8      	ldr	r0, [r7, #12]
 8003ec0:	f000 fe5d 	bl	8004b7e <UART_WaitOnFlagUntilTimeout>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d001      	beq.n	8003ece <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e03d      	b.n	8003f4a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d10b      	bne.n	8003eec <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	881a      	ldrh	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ee0:	b292      	uxth	r2, r2
 8003ee2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	3302      	adds	r3, #2
 8003ee8:	61bb      	str	r3, [r7, #24]
 8003eea:	e008      	b.n	8003efe <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	781a      	ldrb	r2, [r3, #0]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	b292      	uxth	r2, r2
 8003ef6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	3301      	adds	r3, #1
 8003efc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	3b01      	subs	r3, #1
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1cb      	bne.n	8003eb4 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	9300      	str	r3, [sp, #0]
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	2200      	movs	r2, #0
 8003f24:	2140      	movs	r1, #64	; 0x40
 8003f26:	68f8      	ldr	r0, [r7, #12]
 8003f28:	f000 fe29 	bl	8004b7e <UART_WaitOnFlagUntilTimeout>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d001      	beq.n	8003f36 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e009      	b.n	8003f4a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2220      	movs	r2, #32
 8003f3a:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8003f44:	2300      	movs	r3, #0
 8003f46:	e000      	b.n	8003f4a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003f48:	2302      	movs	r3, #2
  }
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3720      	adds	r7, #32
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
	...

08003f54 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b085      	sub	sp, #20
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f66:	2b20      	cmp	r3, #32
 8003f68:	f040 808a 	bne.w	8004080 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d002      	beq.n	8003f78 <HAL_UART_Receive_IT+0x24>
 8003f72:	88fb      	ldrh	r3, [r7, #6]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d101      	bne.n	8003f7c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e082      	b.n	8004082 <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d101      	bne.n	8003f8a <HAL_UART_Receive_IT+0x36>
 8003f86:	2302      	movs	r3, #2
 8003f88:	e07b      	b.n	8004082 <HAL_UART_Receive_IT+0x12e>
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	68ba      	ldr	r2, [r7, #8]
 8003f96:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	88fa      	ldrh	r2, [r7, #6]
 8003f9c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	88fa      	ldrh	r2, [r7, #6]
 8003fa4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fb6:	d10e      	bne.n	8003fd6 <HAL_UART_Receive_IT+0x82>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	691b      	ldr	r3, [r3, #16]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d105      	bne.n	8003fcc <HAL_UART_Receive_IT+0x78>
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003fc6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003fca:	e02d      	b.n	8004028 <HAL_UART_Receive_IT+0xd4>
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	22ff      	movs	r2, #255	; 0xff
 8003fd0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003fd4:	e028      	b.n	8004028 <HAL_UART_Receive_IT+0xd4>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10d      	bne.n	8003ffa <HAL_UART_Receive_IT+0xa6>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d104      	bne.n	8003ff0 <HAL_UART_Receive_IT+0x9c>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	22ff      	movs	r2, #255	; 0xff
 8003fea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003fee:	e01b      	b.n	8004028 <HAL_UART_Receive_IT+0xd4>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	227f      	movs	r2, #127	; 0x7f
 8003ff4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003ff8:	e016      	b.n	8004028 <HAL_UART_Receive_IT+0xd4>
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004002:	d10d      	bne.n	8004020 <HAL_UART_Receive_IT+0xcc>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d104      	bne.n	8004016 <HAL_UART_Receive_IT+0xc2>
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	227f      	movs	r2, #127	; 0x7f
 8004010:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004014:	e008      	b.n	8004028 <HAL_UART_Receive_IT+0xd4>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	223f      	movs	r2, #63	; 0x3f
 800401a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800401e:	e003      	b.n	8004028 <HAL_UART_Receive_IT+0xd4>
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2200      	movs	r2, #0
 8004024:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2200      	movs	r2, #0
 800402c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2222      	movs	r2, #34	; 0x22
 8004032:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	689a      	ldr	r2, [r3, #8]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f042 0201 	orr.w	r2, r2, #1
 8004042:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800404c:	d107      	bne.n	800405e <HAL_UART_Receive_IT+0x10a>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d103      	bne.n	800405e <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	4a0d      	ldr	r2, [pc, #52]	; (8004090 <HAL_UART_Receive_IT+0x13c>)
 800405a:	661a      	str	r2, [r3, #96]	; 0x60
 800405c:	e002      	b.n	8004064 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	4a0c      	ldr	r2, [pc, #48]	; (8004094 <HAL_UART_Receive_IT+0x140>)
 8004062:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2200      	movs	r2, #0
 8004068:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800407a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800407c:	2300      	movs	r3, #0
 800407e:	e000      	b.n	8004082 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8004080:	2302      	movs	r3, #2
  }
}
 8004082:	4618      	mov	r0, r3
 8004084:	3714      	adds	r7, #20
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	08004d57 	.word	0x08004d57
 8004094:	08004cad 	.word	0x08004cad

08004098 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b088      	sub	sp, #32
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	69db      	ldr	r3, [r3, #28]
 80040a6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	f003 030f 	and.w	r3, r3, #15
 80040be:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d113      	bne.n	80040ee <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	f003 0320 	and.w	r3, r3, #32
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00e      	beq.n	80040ee <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	f003 0320 	and.w	r3, r3, #32
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d009      	beq.n	80040ee <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040de:	2b00      	cmp	r3, #0
 80040e0:	f000 80ff 	beq.w	80042e2 <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	4798      	blx	r3
      }
      return;
 80040ec:	e0f9      	b.n	80042e2 <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f000 80c1 	beq.w	8004278 <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	f003 0301 	and.w	r3, r3, #1
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d105      	bne.n	800410c <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004106:	2b00      	cmp	r3, #0
 8004108:	f000 80b6 	beq.w	8004278 <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	f003 0301 	and.w	r3, r3, #1
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00e      	beq.n	8004134 <HAL_UART_IRQHandler+0x9c>
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800411c:	2b00      	cmp	r3, #0
 800411e:	d009      	beq.n	8004134 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2201      	movs	r2, #1
 8004126:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800412c:	f043 0201 	orr.w	r2, r3, #1
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	f003 0302 	and.w	r3, r3, #2
 800413a:	2b00      	cmp	r3, #0
 800413c:	d00e      	beq.n	800415c <HAL_UART_IRQHandler+0xc4>
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	2b00      	cmp	r3, #0
 8004146:	d009      	beq.n	800415c <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2202      	movs	r2, #2
 800414e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004154:	f043 0204 	orr.w	r2, r3, #4
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	f003 0304 	and.w	r3, r3, #4
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00e      	beq.n	8004184 <HAL_UART_IRQHandler+0xec>
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	f003 0301 	and.w	r3, r3, #1
 800416c:	2b00      	cmp	r3, #0
 800416e:	d009      	beq.n	8004184 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	2204      	movs	r2, #4
 8004176:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800417c:	f043 0202 	orr.w	r2, r3, #2
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	f003 0308 	and.w	r3, r3, #8
 800418a:	2b00      	cmp	r3, #0
 800418c:	d013      	beq.n	80041b6 <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	f003 0320 	and.w	r3, r3, #32
 8004194:	2b00      	cmp	r3, #0
 8004196:	d104      	bne.n	80041a2 <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d009      	beq.n	80041b6 <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2208      	movs	r2, #8
 80041a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041ae:	f043 0208 	orr.w	r2, r3, #8
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	f000 8093 	beq.w	80042e6 <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	f003 0320 	and.w	r3, r3, #32
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00c      	beq.n	80041e4 <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	f003 0320 	and.w	r3, r3, #32
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d007      	beq.n	80041e4 <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d003      	beq.n	80041e4 <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041e8:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041f4:	2b40      	cmp	r3, #64	; 0x40
 80041f6:	d004      	beq.n	8004202 <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d031      	beq.n	8004266 <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 fd03 	bl	8004c0e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004212:	2b40      	cmp	r3, #64	; 0x40
 8004214:	d123      	bne.n	800425e <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	689a      	ldr	r2, [r3, #8]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004224:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800422a:	2b00      	cmp	r3, #0
 800422c:	d013      	beq.n	8004256 <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004232:	4a30      	ldr	r2, [pc, #192]	; (80042f4 <HAL_UART_IRQHandler+0x25c>)
 8004234:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800423a:	4618      	mov	r0, r3
 800423c:	f7fd f857 	bl	80012ee <HAL_DMA_Abort_IT>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d016      	beq.n	8004274 <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800424a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8004250:	4610      	mov	r0, r2
 8004252:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004254:	e00e      	b.n	8004274 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f858 	bl	800430c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800425c:	e00a      	b.n	8004274 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 f854 	bl	800430c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004264:	e006      	b.n	8004274 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 f850 	bl	800430c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8004272:	e038      	b.n	80042e6 <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004274:	bf00      	nop
    return;
 8004276:	e036      	b.n	80042e6 <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00d      	beq.n	800429e <HAL_UART_IRQHandler+0x206>
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d008      	beq.n	800429e <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004294:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 fdb2 	bl	8004e00 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800429c:	e026      	b.n	80042ec <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00d      	beq.n	80042c4 <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d008      	beq.n	80042c4 <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d017      	beq.n	80042ea <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	4798      	blx	r3
    }
    return;
 80042c2:	e012      	b.n	80042ea <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d00e      	beq.n	80042ec <HAL_UART_IRQHandler+0x254>
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d009      	beq.n	80042ec <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 fcce 	bl	8004c7a <UART_EndTransmit_IT>
    return;
 80042de:	bf00      	nop
 80042e0:	e004      	b.n	80042ec <HAL_UART_IRQHandler+0x254>
      return;
 80042e2:	bf00      	nop
 80042e4:	e002      	b.n	80042ec <HAL_UART_IRQHandler+0x254>
    return;
 80042e6:	bf00      	nop
 80042e8:	e000      	b.n	80042ec <HAL_UART_IRQHandler+0x254>
    return;
 80042ea:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80042ec:	3720      	adds	r7, #32
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	08004c4f 	.word	0x08004c4f

080042f8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b083      	sub	sp, #12
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004300:	bf00      	nop
 8004302:	370c      	adds	r7, #12
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr

0800430c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004314:	bf00      	nop
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr

08004320 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004320:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8004324:	b088      	sub	sp, #32
 8004326:	af00      	add	r7, sp, #0
 8004328:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800432a:	2300      	movs	r3, #0
 800432c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800432e:	2300      	movs	r3, #0
 8004330:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8004332:	2300      	movs	r3, #0
 8004334:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	689a      	ldr	r2, [r3, #8]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	431a      	orrs	r2, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	695b      	ldr	r3, [r3, #20]
 8004344:	431a      	orrs	r2, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	69db      	ldr	r3, [r3, #28]
 800434a:	4313      	orrs	r3, r2
 800434c:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	4bac      	ldr	r3, [pc, #688]	; (8004608 <UART_SetConfig+0x2e8>)
 8004356:	4013      	ands	r3, r2
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	6812      	ldr	r2, [r2, #0]
 800435c:	69f9      	ldr	r1, [r7, #28]
 800435e:	430b      	orrs	r3, r1
 8004360:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	68da      	ldr	r2, [r3, #12]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	430a      	orrs	r2, r1
 8004376:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4aa2      	ldr	r2, [pc, #648]	; (800460c <UART_SetConfig+0x2ec>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d004      	beq.n	8004392 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6a1b      	ldr	r3, [r3, #32]
 800438c:	69fa      	ldr	r2, [r7, #28]
 800438e:	4313      	orrs	r3, r2
 8004390:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	69fa      	ldr	r2, [r7, #28]
 80043a2:	430a      	orrs	r2, r1
 80043a4:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a99      	ldr	r2, [pc, #612]	; (8004610 <UART_SetConfig+0x2f0>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d121      	bne.n	80043f4 <UART_SetConfig+0xd4>
 80043b0:	4b98      	ldr	r3, [pc, #608]	; (8004614 <UART_SetConfig+0x2f4>)
 80043b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043b6:	f003 0303 	and.w	r3, r3, #3
 80043ba:	2b03      	cmp	r3, #3
 80043bc:	d816      	bhi.n	80043ec <UART_SetConfig+0xcc>
 80043be:	a201      	add	r2, pc, #4	; (adr r2, 80043c4 <UART_SetConfig+0xa4>)
 80043c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043c4:	080043d5 	.word	0x080043d5
 80043c8:	080043e1 	.word	0x080043e1
 80043cc:	080043db 	.word	0x080043db
 80043d0:	080043e7 	.word	0x080043e7
 80043d4:	2301      	movs	r3, #1
 80043d6:	76fb      	strb	r3, [r7, #27]
 80043d8:	e0e8      	b.n	80045ac <UART_SetConfig+0x28c>
 80043da:	2302      	movs	r3, #2
 80043dc:	76fb      	strb	r3, [r7, #27]
 80043de:	e0e5      	b.n	80045ac <UART_SetConfig+0x28c>
 80043e0:	2304      	movs	r3, #4
 80043e2:	76fb      	strb	r3, [r7, #27]
 80043e4:	e0e2      	b.n	80045ac <UART_SetConfig+0x28c>
 80043e6:	2308      	movs	r3, #8
 80043e8:	76fb      	strb	r3, [r7, #27]
 80043ea:	e0df      	b.n	80045ac <UART_SetConfig+0x28c>
 80043ec:	2310      	movs	r3, #16
 80043ee:	76fb      	strb	r3, [r7, #27]
 80043f0:	bf00      	nop
 80043f2:	e0db      	b.n	80045ac <UART_SetConfig+0x28c>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a87      	ldr	r2, [pc, #540]	; (8004618 <UART_SetConfig+0x2f8>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d134      	bne.n	8004468 <UART_SetConfig+0x148>
 80043fe:	4b85      	ldr	r3, [pc, #532]	; (8004614 <UART_SetConfig+0x2f4>)
 8004400:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004404:	f003 030c 	and.w	r3, r3, #12
 8004408:	2b0c      	cmp	r3, #12
 800440a:	d829      	bhi.n	8004460 <UART_SetConfig+0x140>
 800440c:	a201      	add	r2, pc, #4	; (adr r2, 8004414 <UART_SetConfig+0xf4>)
 800440e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004412:	bf00      	nop
 8004414:	08004449 	.word	0x08004449
 8004418:	08004461 	.word	0x08004461
 800441c:	08004461 	.word	0x08004461
 8004420:	08004461 	.word	0x08004461
 8004424:	08004455 	.word	0x08004455
 8004428:	08004461 	.word	0x08004461
 800442c:	08004461 	.word	0x08004461
 8004430:	08004461 	.word	0x08004461
 8004434:	0800444f 	.word	0x0800444f
 8004438:	08004461 	.word	0x08004461
 800443c:	08004461 	.word	0x08004461
 8004440:	08004461 	.word	0x08004461
 8004444:	0800445b 	.word	0x0800445b
 8004448:	2300      	movs	r3, #0
 800444a:	76fb      	strb	r3, [r7, #27]
 800444c:	e0ae      	b.n	80045ac <UART_SetConfig+0x28c>
 800444e:	2302      	movs	r3, #2
 8004450:	76fb      	strb	r3, [r7, #27]
 8004452:	e0ab      	b.n	80045ac <UART_SetConfig+0x28c>
 8004454:	2304      	movs	r3, #4
 8004456:	76fb      	strb	r3, [r7, #27]
 8004458:	e0a8      	b.n	80045ac <UART_SetConfig+0x28c>
 800445a:	2308      	movs	r3, #8
 800445c:	76fb      	strb	r3, [r7, #27]
 800445e:	e0a5      	b.n	80045ac <UART_SetConfig+0x28c>
 8004460:	2310      	movs	r3, #16
 8004462:	76fb      	strb	r3, [r7, #27]
 8004464:	bf00      	nop
 8004466:	e0a1      	b.n	80045ac <UART_SetConfig+0x28c>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a6b      	ldr	r2, [pc, #428]	; (800461c <UART_SetConfig+0x2fc>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d120      	bne.n	80044b4 <UART_SetConfig+0x194>
 8004472:	4b68      	ldr	r3, [pc, #416]	; (8004614 <UART_SetConfig+0x2f4>)
 8004474:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004478:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800447c:	2b10      	cmp	r3, #16
 800447e:	d00f      	beq.n	80044a0 <UART_SetConfig+0x180>
 8004480:	2b10      	cmp	r3, #16
 8004482:	d802      	bhi.n	800448a <UART_SetConfig+0x16a>
 8004484:	2b00      	cmp	r3, #0
 8004486:	d005      	beq.n	8004494 <UART_SetConfig+0x174>
 8004488:	e010      	b.n	80044ac <UART_SetConfig+0x18c>
 800448a:	2b20      	cmp	r3, #32
 800448c:	d005      	beq.n	800449a <UART_SetConfig+0x17a>
 800448e:	2b30      	cmp	r3, #48	; 0x30
 8004490:	d009      	beq.n	80044a6 <UART_SetConfig+0x186>
 8004492:	e00b      	b.n	80044ac <UART_SetConfig+0x18c>
 8004494:	2300      	movs	r3, #0
 8004496:	76fb      	strb	r3, [r7, #27]
 8004498:	e088      	b.n	80045ac <UART_SetConfig+0x28c>
 800449a:	2302      	movs	r3, #2
 800449c:	76fb      	strb	r3, [r7, #27]
 800449e:	e085      	b.n	80045ac <UART_SetConfig+0x28c>
 80044a0:	2304      	movs	r3, #4
 80044a2:	76fb      	strb	r3, [r7, #27]
 80044a4:	e082      	b.n	80045ac <UART_SetConfig+0x28c>
 80044a6:	2308      	movs	r3, #8
 80044a8:	76fb      	strb	r3, [r7, #27]
 80044aa:	e07f      	b.n	80045ac <UART_SetConfig+0x28c>
 80044ac:	2310      	movs	r3, #16
 80044ae:	76fb      	strb	r3, [r7, #27]
 80044b0:	bf00      	nop
 80044b2:	e07b      	b.n	80045ac <UART_SetConfig+0x28c>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a59      	ldr	r2, [pc, #356]	; (8004620 <UART_SetConfig+0x300>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d120      	bne.n	8004500 <UART_SetConfig+0x1e0>
 80044be:	4b55      	ldr	r3, [pc, #340]	; (8004614 <UART_SetConfig+0x2f4>)
 80044c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044c4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80044c8:	2b40      	cmp	r3, #64	; 0x40
 80044ca:	d00f      	beq.n	80044ec <UART_SetConfig+0x1cc>
 80044cc:	2b40      	cmp	r3, #64	; 0x40
 80044ce:	d802      	bhi.n	80044d6 <UART_SetConfig+0x1b6>
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d005      	beq.n	80044e0 <UART_SetConfig+0x1c0>
 80044d4:	e010      	b.n	80044f8 <UART_SetConfig+0x1d8>
 80044d6:	2b80      	cmp	r3, #128	; 0x80
 80044d8:	d005      	beq.n	80044e6 <UART_SetConfig+0x1c6>
 80044da:	2bc0      	cmp	r3, #192	; 0xc0
 80044dc:	d009      	beq.n	80044f2 <UART_SetConfig+0x1d2>
 80044de:	e00b      	b.n	80044f8 <UART_SetConfig+0x1d8>
 80044e0:	2300      	movs	r3, #0
 80044e2:	76fb      	strb	r3, [r7, #27]
 80044e4:	e062      	b.n	80045ac <UART_SetConfig+0x28c>
 80044e6:	2302      	movs	r3, #2
 80044e8:	76fb      	strb	r3, [r7, #27]
 80044ea:	e05f      	b.n	80045ac <UART_SetConfig+0x28c>
 80044ec:	2304      	movs	r3, #4
 80044ee:	76fb      	strb	r3, [r7, #27]
 80044f0:	e05c      	b.n	80045ac <UART_SetConfig+0x28c>
 80044f2:	2308      	movs	r3, #8
 80044f4:	76fb      	strb	r3, [r7, #27]
 80044f6:	e059      	b.n	80045ac <UART_SetConfig+0x28c>
 80044f8:	2310      	movs	r3, #16
 80044fa:	76fb      	strb	r3, [r7, #27]
 80044fc:	bf00      	nop
 80044fe:	e055      	b.n	80045ac <UART_SetConfig+0x28c>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a47      	ldr	r2, [pc, #284]	; (8004624 <UART_SetConfig+0x304>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d124      	bne.n	8004554 <UART_SetConfig+0x234>
 800450a:	4b42      	ldr	r3, [pc, #264]	; (8004614 <UART_SetConfig+0x2f4>)
 800450c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004510:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004514:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004518:	d012      	beq.n	8004540 <UART_SetConfig+0x220>
 800451a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800451e:	d802      	bhi.n	8004526 <UART_SetConfig+0x206>
 8004520:	2b00      	cmp	r3, #0
 8004522:	d007      	beq.n	8004534 <UART_SetConfig+0x214>
 8004524:	e012      	b.n	800454c <UART_SetConfig+0x22c>
 8004526:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800452a:	d006      	beq.n	800453a <UART_SetConfig+0x21a>
 800452c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004530:	d009      	beq.n	8004546 <UART_SetConfig+0x226>
 8004532:	e00b      	b.n	800454c <UART_SetConfig+0x22c>
 8004534:	2300      	movs	r3, #0
 8004536:	76fb      	strb	r3, [r7, #27]
 8004538:	e038      	b.n	80045ac <UART_SetConfig+0x28c>
 800453a:	2302      	movs	r3, #2
 800453c:	76fb      	strb	r3, [r7, #27]
 800453e:	e035      	b.n	80045ac <UART_SetConfig+0x28c>
 8004540:	2304      	movs	r3, #4
 8004542:	76fb      	strb	r3, [r7, #27]
 8004544:	e032      	b.n	80045ac <UART_SetConfig+0x28c>
 8004546:	2308      	movs	r3, #8
 8004548:	76fb      	strb	r3, [r7, #27]
 800454a:	e02f      	b.n	80045ac <UART_SetConfig+0x28c>
 800454c:	2310      	movs	r3, #16
 800454e:	76fb      	strb	r3, [r7, #27]
 8004550:	bf00      	nop
 8004552:	e02b      	b.n	80045ac <UART_SetConfig+0x28c>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a2c      	ldr	r2, [pc, #176]	; (800460c <UART_SetConfig+0x2ec>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d124      	bne.n	80045a8 <UART_SetConfig+0x288>
 800455e:	4b2d      	ldr	r3, [pc, #180]	; (8004614 <UART_SetConfig+0x2f4>)
 8004560:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004564:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004568:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800456c:	d012      	beq.n	8004594 <UART_SetConfig+0x274>
 800456e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004572:	d802      	bhi.n	800457a <UART_SetConfig+0x25a>
 8004574:	2b00      	cmp	r3, #0
 8004576:	d007      	beq.n	8004588 <UART_SetConfig+0x268>
 8004578:	e012      	b.n	80045a0 <UART_SetConfig+0x280>
 800457a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800457e:	d006      	beq.n	800458e <UART_SetConfig+0x26e>
 8004580:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004584:	d009      	beq.n	800459a <UART_SetConfig+0x27a>
 8004586:	e00b      	b.n	80045a0 <UART_SetConfig+0x280>
 8004588:	2300      	movs	r3, #0
 800458a:	76fb      	strb	r3, [r7, #27]
 800458c:	e00e      	b.n	80045ac <UART_SetConfig+0x28c>
 800458e:	2302      	movs	r3, #2
 8004590:	76fb      	strb	r3, [r7, #27]
 8004592:	e00b      	b.n	80045ac <UART_SetConfig+0x28c>
 8004594:	2304      	movs	r3, #4
 8004596:	76fb      	strb	r3, [r7, #27]
 8004598:	e008      	b.n	80045ac <UART_SetConfig+0x28c>
 800459a:	2308      	movs	r3, #8
 800459c:	76fb      	strb	r3, [r7, #27]
 800459e:	e005      	b.n	80045ac <UART_SetConfig+0x28c>
 80045a0:	2310      	movs	r3, #16
 80045a2:	76fb      	strb	r3, [r7, #27]
 80045a4:	bf00      	nop
 80045a6:	e001      	b.n	80045ac <UART_SetConfig+0x28c>
 80045a8:	2310      	movs	r3, #16
 80045aa:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a16      	ldr	r2, [pc, #88]	; (800460c <UART_SetConfig+0x2ec>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	f040 80fa 	bne.w	80047ac <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80045b8:	7efb      	ldrb	r3, [r7, #27]
 80045ba:	2b08      	cmp	r3, #8
 80045bc:	d836      	bhi.n	800462c <UART_SetConfig+0x30c>
 80045be:	a201      	add	r2, pc, #4	; (adr r2, 80045c4 <UART_SetConfig+0x2a4>)
 80045c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c4:	080045e9 	.word	0x080045e9
 80045c8:	0800462d 	.word	0x0800462d
 80045cc:	080045f1 	.word	0x080045f1
 80045d0:	0800462d 	.word	0x0800462d
 80045d4:	080045f7 	.word	0x080045f7
 80045d8:	0800462d 	.word	0x0800462d
 80045dc:	0800462d 	.word	0x0800462d
 80045e0:	0800462d 	.word	0x0800462d
 80045e4:	080045ff 	.word	0x080045ff
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80045e8:	f7fd fe0e 	bl	8002208 <HAL_RCC_GetPCLK1Freq>
 80045ec:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80045ee:	e020      	b.n	8004632 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80045f0:	4b0d      	ldr	r3, [pc, #52]	; (8004628 <UART_SetConfig+0x308>)
 80045f2:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80045f4:	e01d      	b.n	8004632 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80045f6:	f7fd fd71 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 80045fa:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80045fc:	e019      	b.n	8004632 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80045fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004602:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004604:	e015      	b.n	8004632 <UART_SetConfig+0x312>
 8004606:	bf00      	nop
 8004608:	efff69f3 	.word	0xefff69f3
 800460c:	40008000 	.word	0x40008000
 8004610:	40013800 	.word	0x40013800
 8004614:	40021000 	.word	0x40021000
 8004618:	40004400 	.word	0x40004400
 800461c:	40004800 	.word	0x40004800
 8004620:	40004c00 	.word	0x40004c00
 8004624:	40005000 	.word	0x40005000
 8004628:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	74fb      	strb	r3, [r7, #19]
        break;
 8004630:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2b00      	cmp	r3, #0
 8004636:	f000 81ac 	beq.w	8004992 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685a      	ldr	r2, [r3, #4]
 800463e:	4613      	mov	r3, r2
 8004640:	005b      	lsls	r3, r3, #1
 8004642:	4413      	add	r3, r2
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	429a      	cmp	r2, r3
 8004648:	d305      	bcc.n	8004656 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004650:	68fa      	ldr	r2, [r7, #12]
 8004652:	429a      	cmp	r2, r3
 8004654:	d902      	bls.n	800465c <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	74fb      	strb	r3, [r7, #19]
 800465a:	e19a      	b.n	8004992 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 800465c:	7efb      	ldrb	r3, [r7, #27]
 800465e:	2b08      	cmp	r3, #8
 8004660:	f200 8091 	bhi.w	8004786 <UART_SetConfig+0x466>
 8004664:	a201      	add	r2, pc, #4	; (adr r2, 800466c <UART_SetConfig+0x34c>)
 8004666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800466a:	bf00      	nop
 800466c:	08004691 	.word	0x08004691
 8004670:	08004787 	.word	0x08004787
 8004674:	080046dd 	.word	0x080046dd
 8004678:	08004787 	.word	0x08004787
 800467c:	08004711 	.word	0x08004711
 8004680:	08004787 	.word	0x08004787
 8004684:	08004787 	.word	0x08004787
 8004688:	08004787 	.word	0x08004787
 800468c:	0800475d 	.word	0x0800475d
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004690:	f7fd fdba 	bl	8002208 <HAL_RCC_GetPCLK1Freq>
 8004694:	4603      	mov	r3, r0
 8004696:	4619      	mov	r1, r3
 8004698:	f04f 0200 	mov.w	r2, #0
 800469c:	f04f 0300 	mov.w	r3, #0
 80046a0:	f04f 0400 	mov.w	r4, #0
 80046a4:	0214      	lsls	r4, r2, #8
 80046a6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80046aa:	020b      	lsls	r3, r1, #8
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	6852      	ldr	r2, [r2, #4]
 80046b0:	0852      	lsrs	r2, r2, #1
 80046b2:	4611      	mov	r1, r2
 80046b4:	f04f 0200 	mov.w	r2, #0
 80046b8:	eb13 0b01 	adds.w	fp, r3, r1
 80046bc:	eb44 0c02 	adc.w	ip, r4, r2
 80046c0:	4658      	mov	r0, fp
 80046c2:	4661      	mov	r1, ip
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f04f 0400 	mov.w	r4, #0
 80046cc:	461a      	mov	r2, r3
 80046ce:	4623      	mov	r3, r4
 80046d0:	f7fc fada 	bl	8000c88 <__aeabi_uldivmod>
 80046d4:	4603      	mov	r3, r0
 80046d6:	460c      	mov	r4, r1
 80046d8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80046da:	e057      	b.n	800478c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	085b      	lsrs	r3, r3, #1
 80046e2:	f04f 0400 	mov.w	r4, #0
 80046e6:	49b1      	ldr	r1, [pc, #708]	; (80049ac <UART_SetConfig+0x68c>)
 80046e8:	f04f 0200 	mov.w	r2, #0
 80046ec:	eb13 0b01 	adds.w	fp, r3, r1
 80046f0:	eb44 0c02 	adc.w	ip, r4, r2
 80046f4:	4658      	mov	r0, fp
 80046f6:	4661      	mov	r1, ip
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	f04f 0400 	mov.w	r4, #0
 8004700:	461a      	mov	r2, r3
 8004702:	4623      	mov	r3, r4
 8004704:	f7fc fac0 	bl	8000c88 <__aeabi_uldivmod>
 8004708:	4603      	mov	r3, r0
 800470a:	460c      	mov	r4, r1
 800470c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800470e:	e03d      	b.n	800478c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004710:	f7fd fce4 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8004714:	4603      	mov	r3, r0
 8004716:	4619      	mov	r1, r3
 8004718:	f04f 0200 	mov.w	r2, #0
 800471c:	f04f 0300 	mov.w	r3, #0
 8004720:	f04f 0400 	mov.w	r4, #0
 8004724:	0214      	lsls	r4, r2, #8
 8004726:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800472a:	020b      	lsls	r3, r1, #8
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	6852      	ldr	r2, [r2, #4]
 8004730:	0852      	lsrs	r2, r2, #1
 8004732:	4611      	mov	r1, r2
 8004734:	f04f 0200 	mov.w	r2, #0
 8004738:	eb13 0b01 	adds.w	fp, r3, r1
 800473c:	eb44 0c02 	adc.w	ip, r4, r2
 8004740:	4658      	mov	r0, fp
 8004742:	4661      	mov	r1, ip
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f04f 0400 	mov.w	r4, #0
 800474c:	461a      	mov	r2, r3
 800474e:	4623      	mov	r3, r4
 8004750:	f7fc fa9a 	bl	8000c88 <__aeabi_uldivmod>
 8004754:	4603      	mov	r3, r0
 8004756:	460c      	mov	r4, r1
 8004758:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800475a:	e017      	b.n	800478c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	085b      	lsrs	r3, r3, #1
 8004762:	f04f 0400 	mov.w	r4, #0
 8004766:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800476a:	f144 0100 	adc.w	r1, r4, #0
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	f04f 0400 	mov.w	r4, #0
 8004776:	461a      	mov	r2, r3
 8004778:	4623      	mov	r3, r4
 800477a:	f7fc fa85 	bl	8000c88 <__aeabi_uldivmod>
 800477e:	4603      	mov	r3, r0
 8004780:	460c      	mov	r4, r1
 8004782:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004784:	e002      	b.n	800478c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	74fb      	strb	r3, [r7, #19]
            break;
 800478a:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004792:	d308      	bcc.n	80047a6 <UART_SetConfig+0x486>
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800479a:	d204      	bcs.n	80047a6 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	697a      	ldr	r2, [r7, #20]
 80047a2:	60da      	str	r2, [r3, #12]
 80047a4:	e0f5      	b.n	8004992 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	74fb      	strb	r3, [r7, #19]
 80047aa:	e0f2      	b.n	8004992 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	69db      	ldr	r3, [r3, #28]
 80047b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047b4:	d17f      	bne.n	80048b6 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 80047b6:	7efb      	ldrb	r3, [r7, #27]
 80047b8:	2b08      	cmp	r3, #8
 80047ba:	d85c      	bhi.n	8004876 <UART_SetConfig+0x556>
 80047bc:	a201      	add	r2, pc, #4	; (adr r2, 80047c4 <UART_SetConfig+0x4a4>)
 80047be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c2:	bf00      	nop
 80047c4:	080047e9 	.word	0x080047e9
 80047c8:	08004807 	.word	0x08004807
 80047cc:	08004825 	.word	0x08004825
 80047d0:	08004877 	.word	0x08004877
 80047d4:	08004841 	.word	0x08004841
 80047d8:	08004877 	.word	0x08004877
 80047dc:	08004877 	.word	0x08004877
 80047e0:	08004877 	.word	0x08004877
 80047e4:	0800485f 	.word	0x0800485f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80047e8:	f7fd fd0e 	bl	8002208 <HAL_RCC_GetPCLK1Freq>
 80047ec:	4603      	mov	r3, r0
 80047ee:	005a      	lsls	r2, r3, #1
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	085b      	lsrs	r3, r3, #1
 80047f6:	441a      	add	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004800:	b29b      	uxth	r3, r3
 8004802:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004804:	e03a      	b.n	800487c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004806:	f7fd fd15 	bl	8002234 <HAL_RCC_GetPCLK2Freq>
 800480a:	4603      	mov	r3, r0
 800480c:	005a      	lsls	r2, r3, #1
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	085b      	lsrs	r3, r3, #1
 8004814:	441a      	add	r2, r3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	fbb2 f3f3 	udiv	r3, r2, r3
 800481e:	b29b      	uxth	r3, r3
 8004820:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004822:	e02b      	b.n	800487c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	085b      	lsrs	r3, r3, #1
 800482a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800482e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8004832:	687a      	ldr	r2, [r7, #4]
 8004834:	6852      	ldr	r2, [r2, #4]
 8004836:	fbb3 f3f2 	udiv	r3, r3, r2
 800483a:	b29b      	uxth	r3, r3
 800483c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800483e:	e01d      	b.n	800487c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004840:	f7fd fc4c 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8004844:	4603      	mov	r3, r0
 8004846:	005a      	lsls	r2, r3, #1
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	085b      	lsrs	r3, r3, #1
 800484e:	441a      	add	r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	fbb2 f3f3 	udiv	r3, r2, r3
 8004858:	b29b      	uxth	r3, r3
 800485a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800485c:	e00e      	b.n	800487c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	085b      	lsrs	r3, r3, #1
 8004864:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004870:	b29b      	uxth	r3, r3
 8004872:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004874:	e002      	b.n	800487c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	74fb      	strb	r3, [r7, #19]
        break;
 800487a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	2b0f      	cmp	r3, #15
 8004880:	d916      	bls.n	80048b0 <UART_SetConfig+0x590>
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004888:	d212      	bcs.n	80048b0 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	b29b      	uxth	r3, r3
 800488e:	f023 030f 	bic.w	r3, r3, #15
 8004892:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	085b      	lsrs	r3, r3, #1
 8004898:	b29b      	uxth	r3, r3
 800489a:	f003 0307 	and.w	r3, r3, #7
 800489e:	b29a      	uxth	r2, r3
 80048a0:	897b      	ldrh	r3, [r7, #10]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	897a      	ldrh	r2, [r7, #10]
 80048ac:	60da      	str	r2, [r3, #12]
 80048ae:	e070      	b.n	8004992 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	74fb      	strb	r3, [r7, #19]
 80048b4:	e06d      	b.n	8004992 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 80048b6:	7efb      	ldrb	r3, [r7, #27]
 80048b8:	2b08      	cmp	r3, #8
 80048ba:	d859      	bhi.n	8004970 <UART_SetConfig+0x650>
 80048bc:	a201      	add	r2, pc, #4	; (adr r2, 80048c4 <UART_SetConfig+0x5a4>)
 80048be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048c2:	bf00      	nop
 80048c4:	080048e9 	.word	0x080048e9
 80048c8:	08004905 	.word	0x08004905
 80048cc:	08004921 	.word	0x08004921
 80048d0:	08004971 	.word	0x08004971
 80048d4:	0800493d 	.word	0x0800493d
 80048d8:	08004971 	.word	0x08004971
 80048dc:	08004971 	.word	0x08004971
 80048e0:	08004971 	.word	0x08004971
 80048e4:	08004959 	.word	0x08004959
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80048e8:	f7fd fc8e 	bl	8002208 <HAL_RCC_GetPCLK1Freq>
 80048ec:	4602      	mov	r2, r0
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	085b      	lsrs	r3, r3, #1
 80048f4:	441a      	add	r2, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80048fe:	b29b      	uxth	r3, r3
 8004900:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004902:	e038      	b.n	8004976 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004904:	f7fd fc96 	bl	8002234 <HAL_RCC_GetPCLK2Freq>
 8004908:	4602      	mov	r2, r0
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	085b      	lsrs	r3, r3, #1
 8004910:	441a      	add	r2, r3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	fbb2 f3f3 	udiv	r3, r2, r3
 800491a:	b29b      	uxth	r3, r3
 800491c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800491e:	e02a      	b.n	8004976 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	085b      	lsrs	r3, r3, #1
 8004926:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800492a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	6852      	ldr	r2, [r2, #4]
 8004932:	fbb3 f3f2 	udiv	r3, r3, r2
 8004936:	b29b      	uxth	r3, r3
 8004938:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800493a:	e01c      	b.n	8004976 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800493c:	f7fd fbce 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8004940:	4602      	mov	r2, r0
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	085b      	lsrs	r3, r3, #1
 8004948:	441a      	add	r2, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004952:	b29b      	uxth	r3, r3
 8004954:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004956:	e00e      	b.n	8004976 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	085b      	lsrs	r3, r3, #1
 800495e:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	fbb2 f3f3 	udiv	r3, r2, r3
 800496a:	b29b      	uxth	r3, r3
 800496c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800496e:	e002      	b.n	8004976 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	74fb      	strb	r3, [r7, #19]
        break;
 8004974:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	2b0f      	cmp	r3, #15
 800497a:	d908      	bls.n	800498e <UART_SetConfig+0x66e>
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004982:	d204      	bcs.n	800498e <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	697a      	ldr	r2, [r7, #20]
 800498a:	60da      	str	r2, [r3, #12]
 800498c:	e001      	b.n	8004992 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800499e:	7cfb      	ldrb	r3, [r7, #19]
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3720      	adds	r7, #32
 80049a4:	46bd      	mov	sp, r7
 80049a6:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80049aa:	bf00      	nop
 80049ac:	f4240000 	.word	0xf4240000

080049b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b083      	sub	sp, #12
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d00a      	beq.n	80049da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	430a      	orrs	r2, r1
 80049d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049de:	f003 0302 	and.w	r3, r3, #2
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00a      	beq.n	80049fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	430a      	orrs	r2, r1
 80049fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a00:	f003 0304 	and.w	r3, r3, #4
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d00a      	beq.n	8004a1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a22:	f003 0308 	and.w	r3, r3, #8
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00a      	beq.n	8004a40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	430a      	orrs	r2, r1
 8004a3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a44:	f003 0310 	and.w	r3, r3, #16
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00a      	beq.n	8004a62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a66:	f003 0320 	and.w	r3, r3, #32
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d00a      	beq.n	8004a84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	430a      	orrs	r2, r1
 8004a82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d01a      	beq.n	8004ac6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aaa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004aae:	d10a      	bne.n	8004ac6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	430a      	orrs	r2, r1
 8004ac4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d00a      	beq.n	8004ae8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	430a      	orrs	r2, r1
 8004ae6:	605a      	str	r2, [r3, #4]
  }
}
 8004ae8:	bf00      	nop
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr

08004af4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b086      	sub	sp, #24
 8004af8:	af02      	add	r7, sp, #8
 8004afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2200      	movs	r2, #0
 8004b00:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004b02:	f7fc fad7 	bl	80010b4 <HAL_GetTick>
 8004b06:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0308 	and.w	r3, r3, #8
 8004b12:	2b08      	cmp	r3, #8
 8004b14:	d10e      	bne.n	8004b34 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b16:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b1a:	9300      	str	r3, [sp, #0]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 f82a 	bl	8004b7e <UART_WaitOnFlagUntilTimeout>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d001      	beq.n	8004b34 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b30:	2303      	movs	r3, #3
 8004b32:	e020      	b.n	8004b76 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 0304 	and.w	r3, r3, #4
 8004b3e:	2b04      	cmp	r3, #4
 8004b40:	d10e      	bne.n	8004b60 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b42:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b46:	9300      	str	r3, [sp, #0]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f000 f814 	bl	8004b7e <UART_WaitOnFlagUntilTimeout>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d001      	beq.n	8004b60 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e00a      	b.n	8004b76 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2220      	movs	r2, #32
 8004b64:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2220      	movs	r2, #32
 8004b6a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3710      	adds	r7, #16
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b7e:	b580      	push	{r7, lr}
 8004b80:	b084      	sub	sp, #16
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	60f8      	str	r0, [r7, #12]
 8004b86:	60b9      	str	r1, [r7, #8]
 8004b88:	603b      	str	r3, [r7, #0]
 8004b8a:	4613      	mov	r3, r2
 8004b8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b8e:	e02a      	b.n	8004be6 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b90:	69bb      	ldr	r3, [r7, #24]
 8004b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b96:	d026      	beq.n	8004be6 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b98:	f7fc fa8c 	bl	80010b4 <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	69ba      	ldr	r2, [r7, #24]
 8004ba4:	429a      	cmp	r2, r3
 8004ba6:	d302      	bcc.n	8004bae <UART_WaitOnFlagUntilTimeout+0x30>
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d11b      	bne.n	8004be6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004bbc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	689a      	ldr	r2, [r3, #8]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f022 0201 	bic.w	r2, r2, #1
 8004bcc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2220      	movs	r2, #32
 8004bd2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2220      	movs	r2, #32
 8004bd8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e00f      	b.n	8004c06 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	69da      	ldr	r2, [r3, #28]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	4013      	ands	r3, r2
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	bf0c      	ite	eq
 8004bf6:	2301      	moveq	r3, #1
 8004bf8:	2300      	movne	r3, #0
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	79fb      	ldrb	r3, [r7, #7]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d0c5      	beq.n	8004b90 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3710      	adds	r7, #16
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}

08004c0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c0e:	b480      	push	{r7}
 8004c10:	b083      	sub	sp, #12
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004c24:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	689a      	ldr	r2, [r3, #8]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f022 0201 	bic.w	r2, r2, #1
 8004c34:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2220      	movs	r2, #32
 8004c3a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	661a      	str	r2, [r3, #96]	; 0x60
}
 8004c42:	bf00      	nop
 8004c44:	370c      	adds	r7, #12
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr

08004c4e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c4e:	b580      	push	{r7, lr}
 8004c50:	b084      	sub	sp, #16
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c5a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f7ff fb4d 	bl	800430c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c72:	bf00      	nop
 8004c74:	3710      	adds	r7, #16
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}

08004c7a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c7a:	b580      	push	{r7, lr}
 8004c7c:	b082      	sub	sp, #8
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c90:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2220      	movs	r2, #32
 8004c96:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f7ff fb2a 	bl	80042f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ca4:	bf00      	nop
 8004ca6:	3708      	adds	r7, #8
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}

08004cac <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004cba:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004cc0:	2b22      	cmp	r3, #34	; 0x22
 8004cc2:	d13a      	bne.n	8004d3a <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004cca:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004ccc:	89bb      	ldrh	r3, [r7, #12]
 8004cce:	b2d9      	uxtb	r1, r3
 8004cd0:	89fb      	ldrh	r3, [r7, #14]
 8004cd2:	b2da      	uxtb	r2, r3
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cd8:	400a      	ands	r2, r1
 8004cda:	b2d2      	uxtb	r2, r2
 8004cdc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ce2:	1c5a      	adds	r2, r3, #1
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	b29a      	uxth	r2, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d123      	bne.n	8004d4e <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004d14:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	689a      	ldr	r2, [r3, #8]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f022 0201 	bic.w	r2, r2, #1
 8004d24:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2220      	movs	r2, #32
 8004d2a:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f001 f93e 	bl	8005fb4 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004d38:	e009      	b.n	8004d4e <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	8b1b      	ldrh	r3, [r3, #24]
 8004d40:	b29a      	uxth	r2, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f042 0208 	orr.w	r2, r2, #8
 8004d4a:	b292      	uxth	r2, r2
 8004d4c:	831a      	strh	r2, [r3, #24]
}
 8004d4e:	bf00      	nop
 8004d50:	3710      	adds	r7, #16
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004d56:	b580      	push	{r7, lr}
 8004d58:	b084      	sub	sp, #16
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004d64:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d6a:	2b22      	cmp	r3, #34	; 0x22
 8004d6c:	d13a      	bne.n	8004de4 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004d74:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d7a:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8004d7c:	89ba      	ldrh	r2, [r7, #12]
 8004d7e:	89fb      	ldrh	r3, [r7, #14]
 8004d80:	4013      	ands	r3, r2
 8004d82:	b29a      	uxth	r2, r3
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d8c:	1c9a      	adds	r2, r3, #2
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	b29a      	uxth	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d123      	bne.n	8004df8 <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004dbe:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	689a      	ldr	r2, [r3, #8]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f022 0201 	bic.w	r2, r2, #1
 8004dce:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2220      	movs	r2, #32
 8004dd4:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f001 f8e9 	bl	8005fb4 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004de2:	e009      	b.n	8004df8 <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	8b1b      	ldrh	r3, [r3, #24]
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f042 0208 	orr.w	r2, r2, #8
 8004df4:	b292      	uxth	r2, r2
 8004df6:	831a      	strh	r2, [r3, #24]
}
 8004df8:	bf00      	nop
 8004dfa:	3710      	adds	r7, #16
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004e08:	bf00      	nop
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <peekCommand>:
#include "command.h"


void peekCommand(gcodeCommand_context* command, diffDriveRobot_Context* robot){
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b086      	sub	sp, #24
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]
    if (hasM(command)) {
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 fb66 	bl	80054f0 <hasM>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d00e      	beq.n	8004e48 <peekCommand+0x34>
        switch (command->M)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	88db      	ldrh	r3, [r3, #6]
 8004e2e:	2b12      	cmp	r3, #18
 8004e30:	d002      	beq.n	8004e38 <peekCommand+0x24>
 8004e32:	2b13      	cmp	r3, #19
 8004e34:	d004      	beq.n	8004e40 <peekCommand+0x2c>
              	break;
            case 19:
            	unBreakeMotors(robot);
              	break;
            default:
            	break;// default statements
 8004e36:	e008      	b.n	8004e4a <peekCommand+0x36>
            	breakeMotors(robot);
 8004e38:	6838      	ldr	r0, [r7, #0]
 8004e3a:	f000 f869 	bl	8004f10 <breakeMotors>
              	break;
 8004e3e:	e004      	b.n	8004e4a <peekCommand+0x36>
            	unBreakeMotors(robot);
 8004e40:	6838      	ldr	r0, [r7, #0]
 8004e42:	f000 f877 	bl	8004f34 <unBreakeMotors>
              	break;
 8004e46:	e000      	b.n	8004e4a <peekCommand+0x36>
        }
    }
 8004e48:	bf00      	nop
    if (hasN(command)) {
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 fb63 	bl	8005516 <hasN>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
        switch (command->N)
        {
            default:
            	break;// default statements
        }
    }
 8004e54:	bf00      	nop
    if (hasG(command)) {
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 fb70 	bl	800553c <hasG>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d035      	beq.n	8004ece <peekCommand+0xba>
        switch (command->G)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	891b      	ldrh	r3, [r3, #8]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d000      	beq.n	8004e6c <peekCommand+0x58>
                if (hasY(command)) yc = command->Y;
                if (hasA(command)) thetac = command->A;

                fastMove(robot, xc, yc, thetac);
            default:
                break;// default statements
 8004e6a:	e031      	b.n	8004ed0 <peekCommand+0xbc>
                xc = robot->odometry->position.x;
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	691b      	ldr	r3, [r3, #16]
 8004e72:	617b      	str	r3, [r7, #20]
                yc = robot->odometry->position.y;
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	613b      	str	r3, [r7, #16]
                thetac = robot->odometry->position.theta; // ne pas faire ça en vrai
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	699b      	ldr	r3, [r3, #24]
 8004e82:	60fb      	str	r3, [r7, #12]
                if (hasX(command)) xc = command->X;
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f000 fb6c 	bl	8005562 <hasX>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d002      	beq.n	8004e96 <peekCommand+0x82>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	617b      	str	r3, [r7, #20]
                if (hasY(command)) yc = command->Y;
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 fb76 	bl	8005588 <hasY>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d002      	beq.n	8004ea8 <peekCommand+0x94>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	613b      	str	r3, [r7, #16]
                if (hasA(command)) thetac = command->A;
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f000 fb80 	bl	80055ae <hasA>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d002      	beq.n	8004eba <peekCommand+0xa6>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb8:	60fb      	str	r3, [r7, #12]
                fastMove(robot, xc, yc, thetac);
 8004eba:	ed97 1a03 	vldr	s2, [r7, #12]
 8004ebe:	edd7 0a04 	vldr	s1, [r7, #16]
 8004ec2:	ed97 0a05 	vldr	s0, [r7, #20]
 8004ec6:	6838      	ldr	r0, [r7, #0]
 8004ec8:	f000 f806 	bl	8004ed8 <fastMove>
                break;// default statements
 8004ecc:	e000      	b.n	8004ed0 <peekCommand+0xbc>
        }
    }
 8004ece:	bf00      	nop
}
 8004ed0:	bf00      	nop
 8004ed2:	3718      	adds	r7, #24
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <fastMove>:


void fastMove(diffDriveRobot_Context* robot, float xc, float yc, float thetac){
 8004ed8:	b480      	push	{r7}
 8004eda:	b085      	sub	sp, #20
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	ed87 0a02 	vstr	s0, [r7, #8]
 8004ee4:	edc7 0a01 	vstr	s1, [r7, #4]
 8004ee8:	ed87 1a00 	vstr	s2, [r7]
    robot->motionController->consign.x = xc;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	699b      	ldr	r3, [r3, #24]
 8004ef0:	68ba      	ldr	r2, [r7, #8]
 8004ef2:	601a      	str	r2, [r3, #0]
    robot->motionController->consign.y = yc;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	699b      	ldr	r3, [r3, #24]
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	605a      	str	r2, [r3, #4]
    robot->motionController->consign.theta = thetac;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	699b      	ldr	r3, [r3, #24]
 8004f00:	683a      	ldr	r2, [r7, #0]
 8004f02:	609a      	str	r2, [r3, #8]
}
 8004f04:	bf00      	nop
 8004f06:	3714      	adds	r7, #20
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr

08004f10 <breakeMotors>:

void breakeMotors(diffDriveRobot_Context* robot){
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
    motor_breake(robot->motorD);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f001 f9fd 	bl	800631c <motor_breake>
    motor_breake(robot->motorG);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	4618      	mov	r0, r3
 8004f28:	f001 f9f8 	bl	800631c <motor_breake>
}
 8004f2c:	bf00      	nop
 8004f2e:	3708      	adds	r7, #8
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <unBreakeMotors>:

void unBreakeMotors(diffDriveRobot_Context* robot){
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
    motor_unbreake(robot->motorD);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4618      	mov	r0, r3
 8004f42:	f001 f9fc 	bl	800633e <motor_unbreake>
    motor_unbreake(robot->motorG);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f001 f9f7 	bl	800633e <motor_unbreake>
    // reset des integrateurs des pid
    pid_init(robot->pidD);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	4618      	mov	r0, r3
 8004f56:	f001 fb6b 	bl	8006630 <pid_init>
    pid_init(robot->pidG);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f001 fb66 	bl	8006630 <pid_init>
}
 8004f64:	bf00      	nop
 8004f66:	3708      	adds	r7, #8
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <differential_update>:


void differential_update(differential_Context* diffDrive,
    float linearVelocity, float angularVelocity,
    float* rightWheelVelocity, float* leftWheelVelocity)
{
 8004f6c:	b5b0      	push	{r4, r5, r7, lr}
 8004f6e:	b088      	sub	sp, #32
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6178      	str	r0, [r7, #20]
 8004f74:	ed87 0a04 	vstr	s0, [r7, #16]
 8004f78:	edc7 0a03 	vstr	s1, [r7, #12]
 8004f7c:	60b9      	str	r1, [r7, #8]
 8004f7e:	607a      	str	r2, [r7, #4]
    linearVelocity = linearVelocity / diffDrive->maxLinearVelocity;
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	ed93 7a01 	vldr	s14, [r3, #4]
 8004f86:	edd7 6a04 	vldr	s13, [r7, #16]
 8004f8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f8e:	edc7 7a04 	vstr	s15, [r7, #16]
    angularVelocity = angularVelocity / diffDrive->maxAngularVelocity;
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	ed93 7a02 	vldr	s14, [r3, #8]
 8004f98:	edd7 6a03 	vldr	s13, [r7, #12]
 8004f9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fa0:	edc7 7a03 	vstr	s15, [r7, #12]

    if ((fabs(angularVelocity)+fabs(linearVelocity)) > 1) {
 8004fa4:	edd7 7a03 	vldr	s15, [r7, #12]
 8004fa8:	eef0 7ae7 	vabs.f32	s15, s15
 8004fac:	ee17 0a90 	vmov	r0, s15
 8004fb0:	f7fb faca 	bl	8000548 <__aeabi_f2d>
 8004fb4:	4604      	mov	r4, r0
 8004fb6:	460d      	mov	r5, r1
 8004fb8:	edd7 7a04 	vldr	s15, [r7, #16]
 8004fbc:	eef0 7ae7 	vabs.f32	s15, s15
 8004fc0:	ee17 0a90 	vmov	r0, s15
 8004fc4:	f7fb fac0 	bl	8000548 <__aeabi_f2d>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	460b      	mov	r3, r1
 8004fcc:	4620      	mov	r0, r4
 8004fce:	4629      	mov	r1, r5
 8004fd0:	f7fb f95c 	bl	800028c <__adddf3>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	460c      	mov	r4, r1
 8004fd8:	4618      	mov	r0, r3
 8004fda:	4621      	mov	r1, r4
 8004fdc:	f04f 0200 	mov.w	r2, #0
 8004fe0:	4b2d      	ldr	r3, [pc, #180]	; (8005098 <differential_update+0x12c>)
 8004fe2:	f7fb fd99 	bl	8000b18 <__aeabi_dcmpgt>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d01b      	beq.n	8005024 <differential_update+0xb8>
        // set the point in the square maxvelocity maxangularVelocity.
        float m = fabs(angularVelocity)+fabs(linearVelocity);
 8004fec:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ff0:	eeb0 7ae7 	vabs.f32	s14, s15
 8004ff4:	edd7 7a04 	vldr	s15, [r7, #16]
 8004ff8:	eef0 7ae7 	vabs.f32	s15, s15
 8004ffc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005000:	edc7 7a07 	vstr	s15, [r7, #28]
        angularVelocity = angularVelocity/m;
 8005004:	edd7 6a03 	vldr	s13, [r7, #12]
 8005008:	ed97 7a07 	vldr	s14, [r7, #28]
 800500c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005010:	edc7 7a03 	vstr	s15, [r7, #12]
        linearVelocity = linearVelocity/m;
 8005014:	edd7 6a04 	vldr	s13, [r7, #16]
 8005018:	ed97 7a07 	vldr	s14, [r7, #28]
 800501c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005020:	edc7 7a04 	vstr	s15, [r7, #16]
    }

    linearVelocity = linearVelocity * diffDrive->maxLinearVelocity;
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	edd3 7a01 	vldr	s15, [r3, #4]
 800502a:	ed97 7a04 	vldr	s14, [r7, #16]
 800502e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005032:	edc7 7a04 	vstr	s15, [r7, #16]
    angularVelocity = angularVelocity * diffDrive->maxAngularVelocity;
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	edd3 7a02 	vldr	s15, [r3, #8]
 800503c:	ed97 7a03 	vldr	s14, [r7, #12]
 8005040:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005044:	edc7 7a03 	vstr	s15, [r7, #12]

    *rightWheelVelocity = (linearVelocity + angularVelocity*diffDrive->distanceBetweenWheels/2);
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	ed93 7a00 	vldr	s14, [r3]
 800504e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005052:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005056:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800505a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800505e:	edd7 7a04 	vldr	s15, [r7, #16]
 8005062:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	edc3 7a00 	vstr	s15, [r3]
    *leftWheelVelocity =  (linearVelocity - angularVelocity*diffDrive->distanceBetweenWheels/2);
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	ed93 7a00 	vldr	s14, [r3]
 8005072:	edd7 7a03 	vldr	s15, [r7, #12]
 8005076:	ee27 7a27 	vmul.f32	s14, s14, s15
 800507a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800507e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005082:	ed97 7a04 	vldr	s14, [r7, #16]
 8005086:	ee77 7a67 	vsub.f32	s15, s14, s15
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	edc3 7a00 	vstr	s15, [r3]
}
 8005090:	bf00      	nop
 8005092:	3720      	adds	r7, #32
 8005094:	46bd      	mov	sp, r7
 8005096:	bdb0      	pop	{r4, r5, r7, pc}
 8005098:	3ff00000 	.word	0x3ff00000

0800509c <gcode_parseAscii>:
#include "gcode.h"

bool gcode_parseAscii(gcodeCommand_context* gcodeCommand, char *line)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
    char *pos = line;
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	60fb      	str	r3, [r7, #12]
    gcodeCommand->params = 0;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2200      	movs	r2, #0
 80050ae:	801a      	strh	r2, [r3, #0]
    gcodeCommand->params2 = 0;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	805a      	strh	r2, [r3, #2]
	bool hasChecksum = false;
 80050b6:	2300      	movs	r3, #0
 80050b8:	72fb      	strb	r3, [r7, #11]
    char c;
    while ( (c = *(pos++)) )
 80050ba:	e20b      	b.n	80054d4 <gcode_parseAscii+0x438>
    {
        if(c == '(' || c == '%') break; // alternative comment or program block
 80050bc:	7abb      	ldrb	r3, [r7, #10]
 80050be:	2b28      	cmp	r3, #40	; 0x28
 80050c0:	f000 8211 	beq.w	80054e6 <gcode_parseAscii+0x44a>
 80050c4:	7abb      	ldrb	r3, [r7, #10]
 80050c6:	2b25      	cmp	r3, #37	; 0x25
 80050c8:	f000 820d 	beq.w	80054e6 <gcode_parseAscii+0x44a>
        switch(c)
 80050cc:	7abb      	ldrb	r3, [r7, #10]
 80050ce:	3b2a      	subs	r3, #42	; 0x2a
 80050d0:	2b50      	cmp	r3, #80	; 0x50
 80050d2:	f200 81fe 	bhi.w	80054d2 <gcode_parseAscii+0x436>
 80050d6:	a201      	add	r2, pc, #4	; (adr r2, 80050dc <gcode_parseAscii+0x40>)
 80050d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050dc:	080054d5 	.word	0x080054d5
 80050e0:	080054d3 	.word	0x080054d3
 80050e4:	080054d3 	.word	0x080054d3
 80050e8:	080054d3 	.word	0x080054d3
 80050ec:	080054d3 	.word	0x080054d3
 80050f0:	080054d3 	.word	0x080054d3
 80050f4:	080054d3 	.word	0x080054d3
 80050f8:	080054d3 	.word	0x080054d3
 80050fc:	080054d3 	.word	0x080054d3
 8005100:	080054d3 	.word	0x080054d3
 8005104:	080054d3 	.word	0x080054d3
 8005108:	080054d3 	.word	0x080054d3
 800510c:	080054d3 	.word	0x080054d3
 8005110:	080054d3 	.word	0x080054d3
 8005114:	080054d3 	.word	0x080054d3
 8005118:	080054d3 	.word	0x080054d3
 800511c:	080054d3 	.word	0x080054d3
 8005120:	080054d3 	.word	0x080054d3
 8005124:	080054d3 	.word	0x080054d3
 8005128:	080054d3 	.word	0x080054d3
 800512c:	080054d3 	.word	0x080054d3
 8005130:	080054d3 	.word	0x080054d3
 8005134:	080054d3 	.word	0x080054d3
 8005138:	08005433 	.word	0x08005433
 800513c:	08005453 	.word	0x08005453
 8005140:	080053f3 	.word	0x080053f3
 8005144:	080053d3 	.word	0x080053d3
 8005148:	080052db 	.word	0x080052db
 800514c:	080052fb 	.word	0x080052fb
 8005150:	0800523f 	.word	0x0800523f
 8005154:	08005413 	.word	0x08005413
 8005158:	08005373 	.word	0x08005373
 800515c:	08005393 	.word	0x08005393
 8005160:	08005473 	.word	0x08005473
 8005164:	08005493 	.word	0x08005493
 8005168:	0800525d 	.word	0x0800525d
 800516c:	08005221 	.word	0x08005221
 8005170:	080054b3 	.word	0x080054b3
 8005174:	08005357 	.word	0x08005357
 8005178:	080054d3 	.word	0x080054d3
 800517c:	080053b3 	.word	0x080053b3
 8005180:	0800533b 	.word	0x0800533b
 8005184:	0800531b 	.word	0x0800531b
 8005188:	080054d3 	.word	0x080054d3
 800518c:	080054d3 	.word	0x080054d3
 8005190:	080054d3 	.word	0x080054d3
 8005194:	0800527b 	.word	0x0800527b
 8005198:	0800529b 	.word	0x0800529b
 800519c:	080052bb 	.word	0x080052bb
 80051a0:	080054d3 	.word	0x080054d3
 80051a4:	080054d3 	.word	0x080054d3
 80051a8:	080054d3 	.word	0x080054d3
 80051ac:	080054d3 	.word	0x080054d3
 80051b0:	080054d3 	.word	0x080054d3
 80051b4:	080054d3 	.word	0x080054d3
 80051b8:	08005433 	.word	0x08005433
 80051bc:	08005453 	.word	0x08005453
 80051c0:	080053f3 	.word	0x080053f3
 80051c4:	080053d3 	.word	0x080053d3
 80051c8:	080052db 	.word	0x080052db
 80051cc:	080052fb 	.word	0x080052fb
 80051d0:	0800523f 	.word	0x0800523f
 80051d4:	08005413 	.word	0x08005413
 80051d8:	08005373 	.word	0x08005373
 80051dc:	08005393 	.word	0x08005393
 80051e0:	08005473 	.word	0x08005473
 80051e4:	08005493 	.word	0x08005493
 80051e8:	0800525d 	.word	0x0800525d
 80051ec:	08005221 	.word	0x08005221
 80051f0:	080054b3 	.word	0x080054b3
 80051f4:	08005357 	.word	0x08005357
 80051f8:	080054d3 	.word	0x080054d3
 80051fc:	080053b3 	.word	0x080053b3
 8005200:	0800533b 	.word	0x0800533b
 8005204:	0800531b 	.word	0x0800531b
 8005208:	080054d3 	.word	0x080054d3
 800520c:	080054d3 	.word	0x080054d3
 8005210:	080054d3 	.word	0x080054d3
 8005214:	0800527b 	.word	0x0800527b
 8005218:	0800529b 	.word	0x0800529b
 800521c:	080052bb 	.word	0x080052bb
        {
        case 'N':
        case 'n':
        {
            gcodeCommand->N = parseLongValue(pos) & 0xffff;
 8005220:	68f8      	ldr	r0, [r7, #12]
 8005222:	f000 fa00 	bl	8005626 <parseLongValue>
 8005226:	4603      	mov	r3, r0
 8005228:	b29a      	uxth	r2, r3
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	809a      	strh	r2, [r3, #4]
            gcodeCommand->params |=1;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	881b      	ldrh	r3, [r3, #0]
 8005232:	f043 0301 	orr.w	r3, r3, #1
 8005236:	b29a      	uxth	r2, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	801a      	strh	r2, [r3, #0]
            break;
 800523c:	e14a      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'G':
        case 'g':
        {
            gcodeCommand->G = parseLongValue(pos) & 0xffff;
 800523e:	68f8      	ldr	r0, [r7, #12]
 8005240:	f000 f9f1 	bl	8005626 <parseLongValue>
 8005244:	4603      	mov	r3, r0
 8005246:	b29a      	uxth	r2, r3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	811a      	strh	r2, [r3, #8]
            gcodeCommand->params |= 4;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	881b      	ldrh	r3, [r3, #0]
 8005250:	f043 0304 	orr.w	r3, r3, #4
 8005254:	b29a      	uxth	r2, r3
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	801a      	strh	r2, [r3, #0]
            break;
 800525a:	e13b      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'M':
        case 'm':
        {
            gcodeCommand->M = parseLongValue(pos) & 0xffff;
 800525c:	68f8      	ldr	r0, [r7, #12]
 800525e:	f000 f9e2 	bl	8005626 <parseLongValue>
 8005262:	4603      	mov	r3, r0
 8005264:	b29a      	uxth	r2, r3
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	80da      	strh	r2, [r3, #6]
            gcodeCommand->params |= 2;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	881b      	ldrh	r3, [r3, #0]
 800526e:	f043 0302 	orr.w	r3, r3, #2
 8005272:	b29a      	uxth	r2, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	801a      	strh	r2, [r3, #0]
            break;
 8005278:	e12c      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'X':
        case 'x':
        {
            gcodeCommand->X = parseFloatValue(pos);
 800527a:	68f8      	ldr	r0, [r7, #12]
 800527c:	f000 f9aa 	bl	80055d4 <parseFloatValue>
 8005280:	eef0 7a40 	vmov.f32	s15, s0
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	edc3 7a03 	vstr	s15, [r3, #12]
            gcodeCommand->params |= 8;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	881b      	ldrh	r3, [r3, #0]
 800528e:	f043 0308 	orr.w	r3, r3, #8
 8005292:	b29a      	uxth	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	801a      	strh	r2, [r3, #0]
            break;
 8005298:	e11c      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'Y':
        case 'y':
        {
            gcodeCommand->Y = parseFloatValue(pos);
 800529a:	68f8      	ldr	r0, [r7, #12]
 800529c:	f000 f99a 	bl	80055d4 <parseFloatValue>
 80052a0:	eef0 7a40 	vmov.f32	s15, s0
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	edc3 7a04 	vstr	s15, [r3, #16]
            gcodeCommand->params |= 16;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	881b      	ldrh	r3, [r3, #0]
 80052ae:	f043 0310 	orr.w	r3, r3, #16
 80052b2:	b29a      	uxth	r2, r3
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	801a      	strh	r2, [r3, #0]
            break;
 80052b8:	e10c      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'Z':
        case 'z':
        {
            gcodeCommand->Z = parseFloatValue(pos);
 80052ba:	68f8      	ldr	r0, [r7, #12]
 80052bc:	f000 f98a 	bl	80055d4 <parseFloatValue>
 80052c0:	eef0 7a40 	vmov.f32	s15, s0
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	edc3 7a05 	vstr	s15, [r3, #20]
            gcodeCommand->params |= 32;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	881b      	ldrh	r3, [r3, #0]
 80052ce:	f043 0320 	orr.w	r3, r3, #32
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	801a      	strh	r2, [r3, #0]
            break;
 80052d8:	e0fc      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'E':
        case 'e':
        {
            gcodeCommand->E = parseFloatValue(pos);
 80052da:	68f8      	ldr	r0, [r7, #12]
 80052dc:	f000 f97a 	bl	80055d4 <parseFloatValue>
 80052e0:	eef0 7a40 	vmov.f32	s15, s0
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	edc3 7a06 	vstr	s15, [r3, #24]
            gcodeCommand->params |= 64;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	881b      	ldrh	r3, [r3, #0]
 80052ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	801a      	strh	r2, [r3, #0]
            break;
 80052f8:	e0ec      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'F':
        case 'f':
        {
            gcodeCommand->F = parseFloatValue(pos);
 80052fa:	68f8      	ldr	r0, [r7, #12]
 80052fc:	f000 f96a 	bl	80055d4 <parseFloatValue>
 8005300:	eef0 7a40 	vmov.f32	s15, s0
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	edc3 7a07 	vstr	s15, [r3, #28]
            gcodeCommand->params |= 256;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	881b      	ldrh	r3, [r3, #0]
 800530e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005312:	b29a      	uxth	r2, r3
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	801a      	strh	r2, [r3, #0]
            break;
 8005318:	e0dc      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'T':
        case 't':
        {
            gcodeCommand->T = parseLongValue(pos) & 0xff;
 800531a:	68f8      	ldr	r0, [r7, #12]
 800531c:	f000 f983 	bl	8005626 <parseLongValue>
 8005320:	4603      	mov	r3, r0
 8005322:	b2da      	uxtb	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
            gcodeCommand->params |= 512;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	881b      	ldrh	r3, [r3, #0]
 800532e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005332:	b29a      	uxth	r2, r3
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	801a      	strh	r2, [r3, #0]
            break;
 8005338:	e0cc      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'S':
        case 's':
        {
            gcodeCommand->S = parseLongValue(pos);
 800533a:	68f8      	ldr	r0, [r7, #12]
 800533c:	f000 f973 	bl	8005626 <parseLongValue>
 8005340:	4602      	mov	r2, r0
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	621a      	str	r2, [r3, #32]
            gcodeCommand->params |= 1024;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	881b      	ldrh	r3, [r3, #0]
 800534a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800534e:	b29a      	uxth	r2, r3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	801a      	strh	r2, [r3, #0]
            break;
 8005354:	e0be      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'P':
        case 'p':
        {
            gcodeCommand->P = parseLongValue(pos);
 8005356:	68f8      	ldr	r0, [r7, #12]
 8005358:	f000 f965 	bl	8005626 <parseLongValue>
 800535c:	4602      	mov	r2, r0
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	625a      	str	r2, [r3, #36]	; 0x24
            gcodeCommand->params |= 2048;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	881b      	ldrh	r3, [r3, #0]
 8005366:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800536a:	b29a      	uxth	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	801a      	strh	r2, [r3, #0]
            break;
 8005370:	e0b0      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'I':
        case 'i':
        {
            gcodeCommand->I = parseFloatValue(pos);
 8005372:	68f8      	ldr	r0, [r7, #12]
 8005374:	f000 f92e 	bl	80055d4 <parseFloatValue>
 8005378:	eef0 7a40 	vmov.f32	s15, s0
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
            gcodeCommand->params2 |= 1;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	885b      	ldrh	r3, [r3, #2]
 8005386:	f043 0301 	orr.w	r3, r3, #1
 800538a:	b29a      	uxth	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	805a      	strh	r2, [r3, #2]
            break;
 8005390:	e0a0      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'J':
        case 'j':
        {
            gcodeCommand->J = parseFloatValue(pos);
 8005392:	68f8      	ldr	r0, [r7, #12]
 8005394:	f000 f91e 	bl	80055d4 <parseFloatValue>
 8005398:	eef0 7a40 	vmov.f32	s15, s0
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
            gcodeCommand->params2 |= 2;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	885b      	ldrh	r3, [r3, #2]
 80053a6:	f043 0302 	orr.w	r3, r3, #2
 80053aa:	b29a      	uxth	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	805a      	strh	r2, [r3, #2]
            break;
 80053b0:	e090      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'R':
        case 'r':
        {
            gcodeCommand->R = parseFloatValue(pos);
 80053b2:	68f8      	ldr	r0, [r7, #12]
 80053b4:	f000 f90e 	bl	80055d4 <parseFloatValue>
 80053b8:	eef0 7a40 	vmov.f32	s15, s0
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
            gcodeCommand->params2 |= 4;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	885b      	ldrh	r3, [r3, #2]
 80053c6:	f043 0304 	orr.w	r3, r3, #4
 80053ca:	b29a      	uxth	r2, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	805a      	strh	r2, [r3, #2]
            break;
 80053d0:	e080      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'D':
        case 'd':
        {
            gcodeCommand->D = parseFloatValue(pos);
 80053d2:	68f8      	ldr	r0, [r7, #12]
 80053d4:	f000 f8fe 	bl	80055d4 <parseFloatValue>
 80053d8:	eef0 7a40 	vmov.f32	s15, s0
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
            gcodeCommand->params2 |= 8;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	885b      	ldrh	r3, [r3, #2]
 80053e6:	f043 0308 	orr.w	r3, r3, #8
 80053ea:	b29a      	uxth	r2, r3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	805a      	strh	r2, [r3, #2]
            break;
 80053f0:	e070      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'C':
        case 'c':
        {
	        gcodeCommand->C = parseFloatValue(pos);
 80053f2:	68f8      	ldr	r0, [r7, #12]
 80053f4:	f000 f8ee 	bl	80055d4 <parseFloatValue>
 80053f8:	eef0 7a40 	vmov.f32	s15, s0
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	        gcodeCommand->params2 |= 16;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	885b      	ldrh	r3, [r3, #2]
 8005406:	f043 0310 	orr.w	r3, r3, #16
 800540a:	b29a      	uxth	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	805a      	strh	r2, [r3, #2]
	        break;
 8005410:	e060      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'H':
        case 'h':
        {
	        gcodeCommand->H = parseFloatValue(pos);
 8005412:	68f8      	ldr	r0, [r7, #12]
 8005414:	f000 f8de 	bl	80055d4 <parseFloatValue>
 8005418:	eef0 7a40 	vmov.f32	s15, s0
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	        gcodeCommand->params2 |= 32;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	885b      	ldrh	r3, [r3, #2]
 8005426:	f043 0320 	orr.w	r3, r3, #32
 800542a:	b29a      	uxth	r2, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	805a      	strh	r2, [r3, #2]
	        break;
 8005430:	e050      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'A':
        case 'a':
        {
	        gcodeCommand->A = parseFloatValue(pos);
 8005432:	68f8      	ldr	r0, [r7, #12]
 8005434:	f000 f8ce 	bl	80055d4 <parseFloatValue>
 8005438:	eef0 7a40 	vmov.f32	s15, s0
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
	        gcodeCommand->params2 |= 64;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	885b      	ldrh	r3, [r3, #2]
 8005446:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800544a:	b29a      	uxth	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	805a      	strh	r2, [r3, #2]
	        break;
 8005450:	e040      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'B':
        case 'b':
        {
	        gcodeCommand->B = parseFloatValue(pos);
 8005452:	68f8      	ldr	r0, [r7, #12]
 8005454:	f000 f8be 	bl	80055d4 <parseFloatValue>
 8005458:	eef0 7a40 	vmov.f32	s15, s0
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	        gcodeCommand->params2 |= 128;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	885b      	ldrh	r3, [r3, #2]
 8005466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800546a:	b29a      	uxth	r2, r3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	805a      	strh	r2, [r3, #2]
	        break;
 8005470:	e030      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'K':
        case 'k':
        {
	        gcodeCommand->K = parseFloatValue(pos);
 8005472:	68f8      	ldr	r0, [r7, #12]
 8005474:	f000 f8ae 	bl	80055d4 <parseFloatValue>
 8005478:	eef0 7a40 	vmov.f32	s15, s0
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	        gcodeCommand->params2 |= 256;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	885b      	ldrh	r3, [r3, #2]
 8005486:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800548a:	b29a      	uxth	r2, r3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	805a      	strh	r2, [r3, #2]
	        break;
 8005490:	e020      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'L':
        case 'l':
        {
	        gcodeCommand->L = parseFloatValue(pos);
 8005492:	68f8      	ldr	r0, [r7, #12]
 8005494:	f000 f89e 	bl	80055d4 <parseFloatValue>
 8005498:	eef0 7a40 	vmov.f32	s15, s0
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
	        gcodeCommand->params2 |= 512;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	885b      	ldrh	r3, [r3, #2]
 80054a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80054aa:	b29a      	uxth	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	805a      	strh	r2, [r3, #2]
	        break;
 80054b0:	e010      	b.n	80054d4 <gcode_parseAscii+0x438>
        }
        case 'O':
        case 'o':
        {
	        gcodeCommand->O = parseFloatValue(pos);
 80054b2:	68f8      	ldr	r0, [r7, #12]
 80054b4:	f000 f88e 	bl	80055d4 <parseFloatValue>
 80054b8:	eef0 7a40 	vmov.f32	s15, s0
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	        gcodeCommand->params2 |= 1024;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	885b      	ldrh	r3, [r3, #2]
 80054c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80054ca:	b29a      	uxth	r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	805a      	strh	r2, [r3, #2]
	        break;
 80054d0:	e000      	b.n	80054d4 <gcode_parseAscii+0x438>
        case '*' : //checksum
        {
            break;
        }
        default:
            break;
 80054d2:	bf00      	nop
    while ( (c = *(pos++)) )
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	1c5a      	adds	r2, r3, #1
 80054d8:	60fa      	str	r2, [r7, #12]
 80054da:	781b      	ldrb	r3, [r3, #0]
 80054dc:	72bb      	strb	r3, [r7, #10]
 80054de:	7abb      	ldrb	r3, [r7, #10]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f47f adeb 	bne.w	80050bc <gcode_parseAscii+0x20>
        }// end switch
    }// end while
    return true;
 80054e6:	2301      	movs	r3, #1
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3710      	adds	r7, #16
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <hasM>:



bool hasM(gcodeCommand_context* gcodeCommand)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
    return ((gcodeCommand->params & 2)!=0);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	881b      	ldrh	r3, [r3, #0]
 80054fc:	f003 0302 	and.w	r3, r3, #2
 8005500:	2b00      	cmp	r3, #0
 8005502:	bf14      	ite	ne
 8005504:	2301      	movne	r3, #1
 8005506:	2300      	moveq	r3, #0
 8005508:	b2db      	uxtb	r3, r3
}
 800550a:	4618      	mov	r0, r3
 800550c:	370c      	adds	r7, #12
 800550e:	46bd      	mov	sp, r7
 8005510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005514:	4770      	bx	lr

08005516 <hasN>:
bool hasN(gcodeCommand_context* gcodeCommand)
{
 8005516:	b480      	push	{r7}
 8005518:	b083      	sub	sp, #12
 800551a:	af00      	add	r7, sp, #0
 800551c:	6078      	str	r0, [r7, #4]
    return ((gcodeCommand->params & 1)!=0);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	881b      	ldrh	r3, [r3, #0]
 8005522:	f003 0301 	and.w	r3, r3, #1
 8005526:	2b00      	cmp	r3, #0
 8005528:	bf14      	ite	ne
 800552a:	2301      	movne	r3, #1
 800552c:	2300      	moveq	r3, #0
 800552e:	b2db      	uxtb	r3, r3
}
 8005530:	4618      	mov	r0, r3
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr

0800553c <hasG>:
bool hasG(gcodeCommand_context* gcodeCommand)
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
    return ((gcodeCommand->params & 4)!=0);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	881b      	ldrh	r3, [r3, #0]
 8005548:	f003 0304 	and.w	r3, r3, #4
 800554c:	2b00      	cmp	r3, #0
 800554e:	bf14      	ite	ne
 8005550:	2301      	movne	r3, #1
 8005552:	2300      	moveq	r3, #0
 8005554:	b2db      	uxtb	r3, r3
}
 8005556:	4618      	mov	r0, r3
 8005558:	370c      	adds	r7, #12
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr

08005562 <hasX>:
bool hasX(gcodeCommand_context* gcodeCommand)
{
 8005562:	b480      	push	{r7}
 8005564:	b083      	sub	sp, #12
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
    return ((gcodeCommand->params & 8)!=0);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	881b      	ldrh	r3, [r3, #0]
 800556e:	f003 0308 	and.w	r3, r3, #8
 8005572:	2b00      	cmp	r3, #0
 8005574:	bf14      	ite	ne
 8005576:	2301      	movne	r3, #1
 8005578:	2300      	moveq	r3, #0
 800557a:	b2db      	uxtb	r3, r3
}
 800557c:	4618      	mov	r0, r3
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr

08005588 <hasY>:
bool hasY(gcodeCommand_context* gcodeCommand)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
    return ((gcodeCommand->params & 16)!=0);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	881b      	ldrh	r3, [r3, #0]
 8005594:	f003 0310 	and.w	r3, r3, #16
 8005598:	2b00      	cmp	r3, #0
 800559a:	bf14      	ite	ne
 800559c:	2301      	movne	r3, #1
 800559e:	2300      	moveq	r3, #0
 80055a0:	b2db      	uxtb	r3, r3
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	370c      	adds	r7, #12
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr

080055ae <hasA>:
bool hasH(gcodeCommand_context* gcodeCommand)
{
    return ((gcodeCommand->params2 & 32)!=0);
}
bool hasA(gcodeCommand_context* gcodeCommand)
{
 80055ae:	b480      	push	{r7}
 80055b0:	b083      	sub	sp, #12
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
    return ((gcodeCommand->params2 & 64)!=0);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	885b      	ldrh	r3, [r3, #2]
 80055ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055be:	2b00      	cmp	r3, #0
 80055c0:	bf14      	ite	ne
 80055c2:	2301      	movne	r3, #1
 80055c4:	2300      	moveq	r3, #0
 80055c6:	b2db      	uxtb	r3, r3
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	370c      	adds	r7, #12
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <parseFloatValue>:
    gcodeCommand->params2 |= 32768;
}


float parseFloatValue(char *s)
{
 80055d4:	b590      	push	{r4, r7, lr}
 80055d6:	b085      	sub	sp, #20
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
    char *endPtr;
    while(*s == 32) s++; // skip spaces
 80055dc:	e002      	b.n	80055e4 <parseFloatValue+0x10>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	3301      	adds	r3, #1
 80055e2:	607b      	str	r3, [r7, #4]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	781b      	ldrb	r3, [r3, #0]
 80055e8:	2b20      	cmp	r3, #32
 80055ea:	d0f8      	beq.n	80055de <parseFloatValue+0xa>
    float f = (strtod(s, &endPtr));
 80055ec:	f107 0308 	add.w	r3, r7, #8
 80055f0:	4619      	mov	r1, r3
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f002 fa74 	bl	8007ae0 <strtod>
 80055f8:	ec54 3b10 	vmov	r3, r4, d0
 80055fc:	4618      	mov	r0, r3
 80055fe:	4621      	mov	r1, r4
 8005600:	f7fb faf2 	bl	8000be8 <__aeabi_d2f>
 8005604:	4603      	mov	r3, r0
 8005606:	60fb      	str	r3, [r7, #12]
    if(s == endPtr) f=0.0; // treat empty string "x " as "x0"
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	687a      	ldr	r2, [r7, #4]
 800560c:	429a      	cmp	r2, r3
 800560e:	d102      	bne.n	8005616 <parseFloatValue+0x42>
 8005610:	f04f 0300 	mov.w	r3, #0
 8005614:	60fb      	str	r3, [r7, #12]
    return f;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	ee07 3a90 	vmov	s15, r3
}
 800561c:	eeb0 0a67 	vmov.f32	s0, s15
 8005620:	3714      	adds	r7, #20
 8005622:	46bd      	mov	sp, r7
 8005624:	bd90      	pop	{r4, r7, pc}

08005626 <parseLongValue>:

long parseLongValue(char *s)
{
 8005626:	b580      	push	{r7, lr}
 8005628:	b084      	sub	sp, #16
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
    char *endPtr;
    while(*s == 32) s++; // skip spaces
 800562e:	e002      	b.n	8005636 <parseLongValue+0x10>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	3301      	adds	r3, #1
 8005634:	607b      	str	r3, [r7, #4]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	781b      	ldrb	r3, [r3, #0]
 800563a:	2b20      	cmp	r3, #32
 800563c:	d0f8      	beq.n	8005630 <parseLongValue+0xa>
    long l = (strtol(s, &endPtr, 10));
 800563e:	f107 0308 	add.w	r3, r7, #8
 8005642:	220a      	movs	r2, #10
 8005644:	4619      	mov	r1, r3
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f002 fada 	bl	8007c00 <strtol>
 800564c:	60f8      	str	r0, [r7, #12]
    if(s == endPtr) l=0; // treat empty string argument "p " as "p0"
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	429a      	cmp	r2, r3
 8005654:	d101      	bne.n	800565a <parseLongValue+0x34>
 8005656:	2300      	movs	r3, #0
 8005658:	60fb      	str	r3, [r7, #12]
    return l;
 800565a:	68fb      	ldr	r3, [r7, #12]
}
 800565c:	4618      	mov	r0, r3
 800565e:	3710      	adds	r7, #16
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}

08005664 <uart_gpio_init>:
//	    HAL_UART_Receive_IT(&huart2, &byte, 1);
//  }
//}

void uart_gpio_init()
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b086      	sub	sp, #24
 8005668:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  __GPIOA_CLK_ENABLE();
 800566a:	4b10      	ldr	r3, [pc, #64]	; (80056ac <uart_gpio_init+0x48>)
 800566c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800566e:	4a0f      	ldr	r2, [pc, #60]	; (80056ac <uart_gpio_init+0x48>)
 8005670:	f043 0301 	orr.w	r3, r3, #1
 8005674:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005676:	4b0d      	ldr	r3, [pc, #52]	; (80056ac <uart_gpio_init+0x48>)
 8005678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800567a:	f003 0301 	and.w	r3, r3, #1
 800567e:	603b      	str	r3, [r7, #0]
 8005680:	683b      	ldr	r3, [r7, #0]

  /**USART2 GPIO Configuration
  PA2     ------> USART2_TX
  PA3     ------> USART2_RX
  */
  GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8005682:	230c      	movs	r3, #12
 8005684:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005686:	2302      	movs	r3, #2
 8005688:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800568a:	2301      	movs	r3, #1
 800568c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800568e:	2300      	movs	r3, #0
 8005690:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005692:	2307      	movs	r3, #7
 8005694:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005696:	1d3b      	adds	r3, r7, #4
 8005698:	4619      	mov	r1, r3
 800569a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800569e:	f7fb fe67 	bl	8001370 <HAL_GPIO_Init>
}
 80056a2:	bf00      	nop
 80056a4:	3718      	adds	r7, #24
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	bf00      	nop
 80056ac:	40021000 	.word	0x40021000

080056b0 <uart_init>:

void uart_init()
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b082      	sub	sp, #8
 80056b4:	af00      	add	r7, sp, #0
  __USART2_CLK_ENABLE();
 80056b6:	4b1a      	ldr	r3, [pc, #104]	; (8005720 <uart_init+0x70>)
 80056b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056ba:	4a19      	ldr	r2, [pc, #100]	; (8005720 <uart_init+0x70>)
 80056bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056c0:	6593      	str	r3, [r2, #88]	; 0x58
 80056c2:	4b17      	ldr	r3, [pc, #92]	; (8005720 <uart_init+0x70>)
 80056c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ca:	607b      	str	r3, [r7, #4]
 80056cc:	687b      	ldr	r3, [r7, #4]

  huart2.Instance = USART2;
 80056ce:	4b15      	ldr	r3, [pc, #84]	; (8005724 <uart_init+0x74>)
 80056d0:	4a15      	ldr	r2, [pc, #84]	; (8005728 <uart_init+0x78>)
 80056d2:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80056d4:	4b13      	ldr	r3, [pc, #76]	; (8005724 <uart_init+0x74>)
 80056d6:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80056da:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80056dc:	4b11      	ldr	r3, [pc, #68]	; (8005724 <uart_init+0x74>)
 80056de:	2200      	movs	r2, #0
 80056e0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80056e2:	4b10      	ldr	r3, [pc, #64]	; (8005724 <uart_init+0x74>)
 80056e4:	2200      	movs	r2, #0
 80056e6:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80056e8:	4b0e      	ldr	r3, [pc, #56]	; (8005724 <uart_init+0x74>)
 80056ea:	2200      	movs	r2, #0
 80056ec:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80056ee:	4b0d      	ldr	r3, [pc, #52]	; (8005724 <uart_init+0x74>)
 80056f0:	220c      	movs	r2, #12
 80056f2:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80056f4:	4b0b      	ldr	r3, [pc, #44]	; (8005724 <uart_init+0x74>)
 80056f6:	2200      	movs	r2, #0
 80056f8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80056fa:	4b0a      	ldr	r3, [pc, #40]	; (8005724 <uart_init+0x74>)
 80056fc:	2200      	movs	r2, #0
 80056fe:	61da      	str	r2, [r3, #28]
  HAL_UART_Init(&huart2);
 8005700:	4808      	ldr	r0, [pc, #32]	; (8005724 <uart_init+0x74>)
 8005702:	f7fe fb45 	bl	8003d90 <HAL_UART_Init>

  /* Peripheral interrupt init*/
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005706:	2200      	movs	r2, #0
 8005708:	2100      	movs	r1, #0
 800570a:	2026      	movs	r0, #38	; 0x26
 800570c:	f7fb fdb9 	bl	8001282 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005710:	2026      	movs	r0, #38	; 0x26
 8005712:	f7fb fdd2 	bl	80012ba <HAL_NVIC_EnableIRQ>
}
 8005716:	bf00      	nop
 8005718:	3708      	adds	r7, #8
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
 800571e:	bf00      	nop
 8005720:	40021000 	.word	0x40021000
 8005724:	20000eb0 	.word	0x20000eb0
 8005728:	40004400 	.word	0x40004400

0800572c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b086      	sub	sp, #24
 8005730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  uint32_t dt, t, t0, tloop;
  dt = 10;
 8005732:	230a      	movs	r3, #10
 8005734:	60fb      	str	r3, [r7, #12]
  t0 = HAL_GetTick();
 8005736:	f7fb fcbd 	bl	80010b4 <HAL_GetTick>
 800573a:	60b8      	str	r0, [r7, #8]
  tloop = t0 + dt;
 800573c:	68ba      	ldr	r2, [r7, #8]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	4413      	add	r3, r2
 8005742:	617b      	str	r3, [r7, #20]

  uint32_t dtAff, tAff;
  dtAff = 10;
 8005744:	230a      	movs	r3, #10
 8005746:	607b      	str	r3, [r7, #4]
  tAff = t0 + dtAff;
 8005748:	68ba      	ldr	r2, [r7, #8]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4413      	add	r3, r2
 800574e:	613b      	str	r3, [r7, #16]


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005750:	f7fb fc44 	bl	8000fdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005754:	f000 f854 	bl	8005800 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  uart_gpio_init();
 8005758:	f7ff ff84 	bl	8005664 <uart_gpio_init>
  uart_init();
 800575c:	f7ff ffa8 	bl	80056b0 <uart_init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005760:	f000 faa4 	bl	8005cac <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8005764:	f000 fa64 	bl	8005c30 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8005768:	f000 f8c0 	bl	80058ec <MX_SPI2_Init>
  MX_TIM2_Init();
 800576c:	f000 f956 	bl	8005a1c <MX_TIM2_Init>
  MX_TIM4_Init();
 8005770:	f000 fa06 	bl	8005b80 <MX_TIM4_Init>
  MX_TIM1_Init();
 8005774:	f000 f8f4 	bl	8005960 <MX_TIM1_Init>
  MX_TIM3_Init();
 8005778:	f000 f9a8 	bl	8005acc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sprintf(buffer, "UART_OK\r\n"), 90000); //s/ @suppress("Float formatting support")
 800577c:	4a1a      	ldr	r2, [pc, #104]	; (80057e8 <main+0xbc>)
 800577e:	4b1b      	ldr	r3, [pc, #108]	; (80057ec <main+0xc0>)
 8005780:	cb03      	ldmia	r3!, {r0, r1}
 8005782:	6010      	str	r0, [r2, #0]
 8005784:	6051      	str	r1, [r2, #4]
 8005786:	881b      	ldrh	r3, [r3, #0]
 8005788:	8113      	strh	r3, [r2, #8]
 800578a:	2309      	movs	r3, #9
 800578c:	b29a      	uxth	r2, r3
 800578e:	4b18      	ldr	r3, [pc, #96]	; (80057f0 <main+0xc4>)
 8005790:	4915      	ldr	r1, [pc, #84]	; (80057e8 <main+0xbc>)
 8005792:	4818      	ldr	r0, [pc, #96]	; (80057f4 <main+0xc8>)
 8005794:	f7fe fb4a 	bl	8003e2c <HAL_UART_Transmit>

    setup();
 8005798:	f000 fb14 	bl	8005dc4 <setup>
	HAL_UART_Receive_IT(&huart2, &byte, 1);
 800579c:	2201      	movs	r2, #1
 800579e:	4916      	ldr	r1, [pc, #88]	; (80057f8 <main+0xcc>)
 80057a0:	4814      	ldr	r0, [pc, #80]	; (80057f4 <main+0xc8>)
 80057a2:	f7fe fbd7 	bl	8003f54 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		t = HAL_GetTick() - t0;
 80057a6:	f7fb fc85 	bl	80010b4 <HAL_GetTick>
 80057aa:	4602      	mov	r2, r0
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	1ad3      	subs	r3, r2, r3
 80057b0:	603b      	str	r3, [r7, #0]
		if (t>tloop) {
 80057b2:	683a      	ldr	r2, [r7, #0]
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d90d      	bls.n	80057d6 <main+0xaa>
			tloop = tloop + dt;
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	4413      	add	r3, r2
 80057c0:	617b      	str	r3, [r7, #20]
			robot_update(&robot, dt);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	ee07 3a90 	vmov	s15, r3
 80057c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057cc:	eeb0 0a67 	vmov.f32	s0, s15
 80057d0:	480a      	ldr	r0, [pc, #40]	; (80057fc <main+0xd0>)
 80057d2:	f000 ffd9 	bl	8006788 <robot_update>
		}
		if (t>tAff){
 80057d6:	683a      	ldr	r2, [r7, #0]
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	429a      	cmp	r2, r3
 80057dc:	d9e3      	bls.n	80057a6 <main+0x7a>
			tAff = tAff + dtAff;
 80057de:	693a      	ldr	r2, [r7, #16]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	4413      	add	r3, r2
 80057e4:	613b      	str	r3, [r7, #16]
		t = HAL_GetTick() - t0;
 80057e6:	e7de      	b.n	80057a6 <main+0x7a>
 80057e8:	20000cd0 	.word	0x20000cd0
 80057ec:	0800e1d0 	.word	0x0800e1d0
 80057f0:	00015f90 	.word	0x00015f90
 80057f4:	20000eb0 	.word	0x20000eb0
 80057f8:	20000dd4 	.word	0x20000dd4
 80057fc:	20000d90 	.word	0x20000d90

08005800 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b0b8      	sub	sp, #224	; 0xe0
 8005804:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005806:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800580a:	2244      	movs	r2, #68	; 0x44
 800580c:	2100      	movs	r1, #0
 800580e:	4618      	mov	r0, r3
 8005810:	f001 fb2e 	bl	8006e70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005814:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8005818:	2200      	movs	r2, #0
 800581a:	601a      	str	r2, [r3, #0]
 800581c:	605a      	str	r2, [r3, #4]
 800581e:	609a      	str	r2, [r3, #8]
 8005820:	60da      	str	r2, [r3, #12]
 8005822:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005824:	463b      	mov	r3, r7
 8005826:	2288      	movs	r2, #136	; 0x88
 8005828:	2100      	movs	r1, #0
 800582a:	4618      	mov	r0, r3
 800582c:	f001 fb20 	bl	8006e70 <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005830:	2302      	movs	r3, #2
 8005832:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005836:	f44f 7380 	mov.w	r3, #256	; 0x100
 800583a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800583e:	2310      	movs	r3, #16
 8005840:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005844:	2302      	movs	r3, #2
 8005846:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800584a:	2302      	movs	r3, #2
 800584c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8005850:	2301      	movs	r3, #1
 8005852:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8005856:	230a      	movs	r3, #10
 8005858:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800585c:	2307      	movs	r3, #7
 800585e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8005862:	2302      	movs	r3, #2
 8005864:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005868:	2302      	movs	r3, #2
 800586a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800586e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005872:	4618      	mov	r0, r3
 8005874:	f7fb ffa0 	bl	80017b8 <HAL_RCC_OscConfig>
 8005878:	4603      	mov	r3, r0
 800587a:	2b00      	cmp	r3, #0
 800587c:	d001      	beq.n	8005882 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800587e:	f000 fbf7 	bl	8006070 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005882:	230f      	movs	r3, #15
 8005884:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005888:	2303      	movs	r3, #3
 800588a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800588e:	2300      	movs	r3, #0
 8005890:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005894:	2300      	movs	r3, #0
 8005896:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800589a:	2300      	movs	r3, #0
 800589c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80058a0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80058a4:	2104      	movs	r1, #4
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7fc fb36 	bl	8001f18 <HAL_RCC_ClockConfig>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d001      	beq.n	80058b6 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80058b2:	f000 fbdd 	bl	8006070 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80058b6:	2302      	movs	r3, #2
 80058b8:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80058ba:	2300      	movs	r3, #0
 80058bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80058be:	463b      	mov	r3, r7
 80058c0:	4618      	mov	r0, r3
 80058c2:	f7fc fd2d 	bl	8002320 <HAL_RCCEx_PeriphCLKConfig>
 80058c6:	4603      	mov	r3, r0
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d001      	beq.n	80058d0 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80058cc:	f000 fbd0 	bl	8006070 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80058d0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80058d4:	f7fb ff1a 	bl	800170c <HAL_PWREx_ControlVoltageScaling>
 80058d8:	4603      	mov	r3, r0
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d001      	beq.n	80058e2 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 80058de:	f000 fbc7 	bl	8006070 <Error_Handler>
  }
}
 80058e2:	bf00      	nop
 80058e4:	37e0      	adds	r7, #224	; 0xe0
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
	...

080058ec <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80058f0:	4b19      	ldr	r3, [pc, #100]	; (8005958 <MX_SPI2_Init+0x6c>)
 80058f2:	4a1a      	ldr	r2, [pc, #104]	; (800595c <MX_SPI2_Init+0x70>)
 80058f4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80058f6:	4b18      	ldr	r3, [pc, #96]	; (8005958 <MX_SPI2_Init+0x6c>)
 80058f8:	2200      	movs	r2, #0
 80058fa:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80058fc:	4b16      	ldr	r3, [pc, #88]	; (8005958 <MX_SPI2_Init+0x6c>)
 80058fe:	2200      	movs	r2, #0
 8005900:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8005902:	4b15      	ldr	r3, [pc, #84]	; (8005958 <MX_SPI2_Init+0x6c>)
 8005904:	f44f 7240 	mov.w	r2, #768	; 0x300
 8005908:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800590a:	4b13      	ldr	r3, [pc, #76]	; (8005958 <MX_SPI2_Init+0x6c>)
 800590c:	2200      	movs	r2, #0
 800590e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005910:	4b11      	ldr	r3, [pc, #68]	; (8005958 <MX_SPI2_Init+0x6c>)
 8005912:	2200      	movs	r2, #0
 8005914:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005916:	4b10      	ldr	r3, [pc, #64]	; (8005958 <MX_SPI2_Init+0x6c>)
 8005918:	f44f 7200 	mov.w	r2, #512	; 0x200
 800591c:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800591e:	4b0e      	ldr	r3, [pc, #56]	; (8005958 <MX_SPI2_Init+0x6c>)
 8005920:	2200      	movs	r2, #0
 8005922:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005924:	4b0c      	ldr	r3, [pc, #48]	; (8005958 <MX_SPI2_Init+0x6c>)
 8005926:	2200      	movs	r2, #0
 8005928:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800592a:	4b0b      	ldr	r3, [pc, #44]	; (8005958 <MX_SPI2_Init+0x6c>)
 800592c:	2200      	movs	r2, #0
 800592e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8005930:	4b09      	ldr	r3, [pc, #36]	; (8005958 <MX_SPI2_Init+0x6c>)
 8005932:	2207      	movs	r2, #7
 8005934:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005936:	4b08      	ldr	r3, [pc, #32]	; (8005958 <MX_SPI2_Init+0x6c>)
 8005938:	2200      	movs	r2, #0
 800593a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800593c:	4b06      	ldr	r3, [pc, #24]	; (8005958 <MX_SPI2_Init+0x6c>)
 800593e:	2200      	movs	r2, #0
 8005940:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005942:	4805      	ldr	r0, [pc, #20]	; (8005958 <MX_SPI2_Init+0x6c>)
 8005944:	f7fd f99c 	bl	8002c80 <HAL_SPI_Init>
 8005948:	4603      	mov	r3, r0
 800594a:	2b00      	cmp	r3, #0
 800594c:	d001      	beq.n	8005952 <MX_SPI2_Init+0x66>
  {
    Error_Handler();
 800594e:	f000 fb8f 	bl	8006070 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8005952:	bf00      	nop
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	20000a1c 	.word	0x20000a1c
 800595c:	40003800 	.word	0x40003800

08005960 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b08c      	sub	sp, #48	; 0x30
 8005964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005966:	f107 030c 	add.w	r3, r7, #12
 800596a:	2224      	movs	r2, #36	; 0x24
 800596c:	2100      	movs	r1, #0
 800596e:	4618      	mov	r0, r3
 8005970:	f001 fa7e 	bl	8006e70 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005974:	463b      	mov	r3, r7
 8005976:	2200      	movs	r2, #0
 8005978:	601a      	str	r2, [r3, #0]
 800597a:	605a      	str	r2, [r3, #4]
 800597c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800597e:	4b25      	ldr	r3, [pc, #148]	; (8005a14 <MX_TIM1_Init+0xb4>)
 8005980:	4a25      	ldr	r2, [pc, #148]	; (8005a18 <MX_TIM1_Init+0xb8>)
 8005982:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005984:	4b23      	ldr	r3, [pc, #140]	; (8005a14 <MX_TIM1_Init+0xb4>)
 8005986:	2200      	movs	r2, #0
 8005988:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800598a:	4b22      	ldr	r3, [pc, #136]	; (8005a14 <MX_TIM1_Init+0xb4>)
 800598c:	2200      	movs	r2, #0
 800598e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8005990:	4b20      	ldr	r3, [pc, #128]	; (8005a14 <MX_TIM1_Init+0xb4>)
 8005992:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005996:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005998:	4b1e      	ldr	r3, [pc, #120]	; (8005a14 <MX_TIM1_Init+0xb4>)
 800599a:	2200      	movs	r2, #0
 800599c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800599e:	4b1d      	ldr	r3, [pc, #116]	; (8005a14 <MX_TIM1_Init+0xb4>)
 80059a0:	2200      	movs	r2, #0
 80059a2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80059a4:	4b1b      	ldr	r3, [pc, #108]	; (8005a14 <MX_TIM1_Init+0xb4>)
 80059a6:	2200      	movs	r2, #0
 80059a8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80059aa:	2303      	movs	r3, #3
 80059ac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80059ae:	2300      	movs	r3, #0
 80059b0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80059b2:	2301      	movs	r3, #1
 80059b4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80059b6:	2300      	movs	r3, #0
 80059b8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80059ba:	230f      	movs	r3, #15
 80059bc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80059be:	2300      	movs	r3, #0
 80059c0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80059c2:	2301      	movs	r3, #1
 80059c4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80059c6:	2300      	movs	r3, #0
 80059c8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 80059ca:	230f      	movs	r3, #15
 80059cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80059ce:	f107 030c 	add.w	r3, r7, #12
 80059d2:	4619      	mov	r1, r3
 80059d4:	480f      	ldr	r0, [pc, #60]	; (8005a14 <MX_TIM1_Init+0xb4>)
 80059d6:	f7fd facf 	bl	8002f78 <HAL_TIM_Encoder_Init>
 80059da:	4603      	mov	r3, r0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d001      	beq.n	80059e4 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80059e0:	f000 fb46 	bl	8006070 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059e4:	2300      	movs	r3, #0
 80059e6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80059e8:	2300      	movs	r3, #0
 80059ea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059ec:	2300      	movs	r3, #0
 80059ee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80059f0:	463b      	mov	r3, r7
 80059f2:	4619      	mov	r1, r3
 80059f4:	4807      	ldr	r0, [pc, #28]	; (8005a14 <MX_TIM1_Init+0xb4>)
 80059f6:	f7fe f951 	bl	8003c9c <HAL_TIMEx_MasterConfigSynchronization>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d001      	beq.n	8005a04 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8005a00:	f000 fb36 	bl	8006070 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  TIM1->CR1 = 1;
 8005a04:	4b04      	ldr	r3, [pc, #16]	; (8005a18 <MX_TIM1_Init+0xb8>)
 8005a06:	2201      	movs	r2, #1
 8005a08:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM1_Init 2 */

}
 8005a0a:	bf00      	nop
 8005a0c:	3730      	adds	r7, #48	; 0x30
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	20000dd8 	.word	0x20000dd8
 8005a18:	40012c00 	.word	0x40012c00

08005a1c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b08a      	sub	sp, #40	; 0x28
 8005a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a22:	f107 031c 	add.w	r3, r7, #28
 8005a26:	2200      	movs	r2, #0
 8005a28:	601a      	str	r2, [r3, #0]
 8005a2a:	605a      	str	r2, [r3, #4]
 8005a2c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005a2e:	463b      	mov	r3, r7
 8005a30:	2200      	movs	r2, #0
 8005a32:	601a      	str	r2, [r3, #0]
 8005a34:	605a      	str	r2, [r3, #4]
 8005a36:	609a      	str	r2, [r3, #8]
 8005a38:	60da      	str	r2, [r3, #12]
 8005a3a:	611a      	str	r2, [r3, #16]
 8005a3c:	615a      	str	r2, [r3, #20]
 8005a3e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005a40:	4b21      	ldr	r3, [pc, #132]	; (8005ac8 <MX_TIM2_Init+0xac>)
 8005a42:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005a46:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8005a48:	4b1f      	ldr	r3, [pc, #124]	; (8005ac8 <MX_TIM2_Init+0xac>)
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a4e:	4b1e      	ldr	r3, [pc, #120]	; (8005ac8 <MX_TIM2_Init+0xac>)
 8005a50:	2200      	movs	r2, #0
 8005a52:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8005a54:	4b1c      	ldr	r3, [pc, #112]	; (8005ac8 <MX_TIM2_Init+0xac>)
 8005a56:	2200      	movs	r2, #0
 8005a58:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a5a:	4b1b      	ldr	r3, [pc, #108]	; (8005ac8 <MX_TIM2_Init+0xac>)
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a60:	4b19      	ldr	r3, [pc, #100]	; (8005ac8 <MX_TIM2_Init+0xac>)
 8005a62:	2200      	movs	r2, #0
 8005a64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005a66:	4818      	ldr	r0, [pc, #96]	; (8005ac8 <MX_TIM2_Init+0xac>)
 8005a68:	f7fd f994 	bl	8002d94 <HAL_TIM_PWM_Init>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d001      	beq.n	8005a76 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8005a72:	f000 fafd 	bl	8006070 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a76:	2300      	movs	r3, #0
 8005a78:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005a7e:	f107 031c 	add.w	r3, r7, #28
 8005a82:	4619      	mov	r1, r3
 8005a84:	4810      	ldr	r0, [pc, #64]	; (8005ac8 <MX_TIM2_Init+0xac>)
 8005a86:	f7fe f909 	bl	8003c9c <HAL_TIMEx_MasterConfigSynchronization>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d001      	beq.n	8005a94 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8005a90:	f000 faee 	bl	8006070 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005a94:	2360      	movs	r3, #96	; 0x60
 8005a96:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005aa4:	463b      	mov	r3, r7
 8005aa6:	2204      	movs	r2, #4
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	4807      	ldr	r0, [pc, #28]	; (8005ac8 <MX_TIM2_Init+0xac>)
 8005aac:	f7fd fc16 	bl	80032dc <HAL_TIM_PWM_ConfigChannel>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d001      	beq.n	8005aba <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8005ab6:	f000 fadb 	bl	8006070 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005aba:	4803      	ldr	r0, [pc, #12]	; (8005ac8 <MX_TIM2_Init+0xac>)
 8005abc:	f001 f84c 	bl	8006b58 <HAL_TIM_MspPostInit>

}
 8005ac0:	bf00      	nop
 8005ac2:	3728      	adds	r7, #40	; 0x28
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}
 8005ac8:	20000e70 	.word	0x20000e70

08005acc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b08a      	sub	sp, #40	; 0x28
 8005ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005ad2:	f107 031c 	add.w	r3, r7, #28
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	601a      	str	r2, [r3, #0]
 8005ada:	605a      	str	r2, [r3, #4]
 8005adc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005ade:	463b      	mov	r3, r7
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	601a      	str	r2, [r3, #0]
 8005ae4:	605a      	str	r2, [r3, #4]
 8005ae6:	609a      	str	r2, [r3, #8]
 8005ae8:	60da      	str	r2, [r3, #12]
 8005aea:	611a      	str	r2, [r3, #16]
 8005aec:	615a      	str	r2, [r3, #20]
 8005aee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005af0:	4b21      	ldr	r3, [pc, #132]	; (8005b78 <MX_TIM3_Init+0xac>)
 8005af2:	4a22      	ldr	r2, [pc, #136]	; (8005b7c <MX_TIM3_Init+0xb0>)
 8005af4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005af6:	4b20      	ldr	r3, [pc, #128]	; (8005b78 <MX_TIM3_Init+0xac>)
 8005af8:	2200      	movs	r2, #0
 8005afa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005afc:	4b1e      	ldr	r3, [pc, #120]	; (8005b78 <MX_TIM3_Init+0xac>)
 8005afe:	2200      	movs	r2, #0
 8005b00:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 8005b02:	4b1d      	ldr	r3, [pc, #116]	; (8005b78 <MX_TIM3_Init+0xac>)
 8005b04:	2200      	movs	r2, #0
 8005b06:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b08:	4b1b      	ldr	r3, [pc, #108]	; (8005b78 <MX_TIM3_Init+0xac>)
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b0e:	4b1a      	ldr	r3, [pc, #104]	; (8005b78 <MX_TIM3_Init+0xac>)
 8005b10:	2200      	movs	r2, #0
 8005b12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005b14:	4818      	ldr	r0, [pc, #96]	; (8005b78 <MX_TIM3_Init+0xac>)
 8005b16:	f7fd f93d 	bl	8002d94 <HAL_TIM_PWM_Init>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d001      	beq.n	8005b24 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8005b20:	f000 faa6 	bl	8006070 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b24:	2300      	movs	r3, #0
 8005b26:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005b2c:	f107 031c 	add.w	r3, r7, #28
 8005b30:	4619      	mov	r1, r3
 8005b32:	4811      	ldr	r0, [pc, #68]	; (8005b78 <MX_TIM3_Init+0xac>)
 8005b34:	f7fe f8b2 	bl	8003c9c <HAL_TIMEx_MasterConfigSynchronization>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d001      	beq.n	8005b42 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8005b3e:	f000 fa97 	bl	8006070 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005b42:	2360      	movs	r3, #96	; 0x60
 8005b44:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005b46:	2300      	movs	r3, #0
 8005b48:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005b52:	463b      	mov	r3, r7
 8005b54:	2204      	movs	r2, #4
 8005b56:	4619      	mov	r1, r3
 8005b58:	4807      	ldr	r0, [pc, #28]	; (8005b78 <MX_TIM3_Init+0xac>)
 8005b5a:	f7fd fbbf 	bl	80032dc <HAL_TIM_PWM_ConfigChannel>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d001      	beq.n	8005b68 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8005b64:	f000 fa84 	bl	8006070 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005b68:	4803      	ldr	r0, [pc, #12]	; (8005b78 <MX_TIM3_Init+0xac>)
 8005b6a:	f000 fff5 	bl	8006b58 <HAL_TIM_MspPostInit>

}
 8005b6e:	bf00      	nop
 8005b70:	3728      	adds	r7, #40	; 0x28
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	bf00      	nop
 8005b78:	20000c64 	.word	0x20000c64
 8005b7c:	40000400 	.word	0x40000400

08005b80 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b08c      	sub	sp, #48	; 0x30
 8005b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005b86:	f107 030c 	add.w	r3, r7, #12
 8005b8a:	2224      	movs	r2, #36	; 0x24
 8005b8c:	2100      	movs	r1, #0
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f001 f96e 	bl	8006e70 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b94:	463b      	mov	r3, r7
 8005b96:	2200      	movs	r2, #0
 8005b98:	601a      	str	r2, [r3, #0]
 8005b9a:	605a      	str	r2, [r3, #4]
 8005b9c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005b9e:	4b22      	ldr	r3, [pc, #136]	; (8005c28 <MX_TIM4_Init+0xa8>)
 8005ba0:	4a22      	ldr	r2, [pc, #136]	; (8005c2c <MX_TIM4_Init+0xac>)
 8005ba2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8005ba4:	4b20      	ldr	r3, [pc, #128]	; (8005c28 <MX_TIM4_Init+0xa8>)
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005baa:	4b1f      	ldr	r3, [pc, #124]	; (8005c28 <MX_TIM4_Init+0xa8>)
 8005bac:	2200      	movs	r2, #0
 8005bae:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8005bb0:	4b1d      	ldr	r3, [pc, #116]	; (8005c28 <MX_TIM4_Init+0xa8>)
 8005bb2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005bb6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005bb8:	4b1b      	ldr	r3, [pc, #108]	; (8005c28 <MX_TIM4_Init+0xa8>)
 8005bba:	2200      	movs	r2, #0
 8005bbc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005bbe:	4b1a      	ldr	r3, [pc, #104]	; (8005c28 <MX_TIM4_Init+0xa8>)
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005be0:	2300      	movs	r3, #0
 8005be2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8005be4:	2300      	movs	r3, #0
 8005be6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005be8:	f107 030c 	add.w	r3, r7, #12
 8005bec:	4619      	mov	r1, r3
 8005bee:	480e      	ldr	r0, [pc, #56]	; (8005c28 <MX_TIM4_Init+0xa8>)
 8005bf0:	f7fd f9c2 	bl	8002f78 <HAL_TIM_Encoder_Init>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d001      	beq.n	8005bfe <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8005bfa:	f000 fa39 	bl	8006070 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c02:	2300      	movs	r3, #0
 8005c04:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005c06:	463b      	mov	r3, r7
 8005c08:	4619      	mov	r1, r3
 8005c0a:	4807      	ldr	r0, [pc, #28]	; (8005c28 <MX_TIM4_Init+0xa8>)
 8005c0c:	f7fe f846 	bl	8003c9c <HAL_TIMEx_MasterConfigSynchronization>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d001      	beq.n	8005c1a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8005c16:	f000 fa2b 	bl	8006070 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  TIM4->CR1 = 1;
 8005c1a:	4b04      	ldr	r3, [pc, #16]	; (8005c2c <MX_TIM4_Init+0xac>)
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM4_Init 2 */

}
 8005c20:	bf00      	nop
 8005c22:	3730      	adds	r7, #48	; 0x30
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}
 8005c28:	20000a80 	.word	0x20000a80
 8005c2c:	40000800 	.word	0x40000800

08005c30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b082      	sub	sp, #8
 8005c34:	af00      	add	r7, sp, #0
//	  if (HAL_UART_Init(&huart2) != HAL_OK)
//	  {
//	    Error_Handler();
//	  }
  /* USER CODE BEGIN USART2_Init 2 */
	  __USART2_CLK_ENABLE();
 8005c36:	4b1a      	ldr	r3, [pc, #104]	; (8005ca0 <MX_USART2_UART_Init+0x70>)
 8005c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c3a:	4a19      	ldr	r2, [pc, #100]	; (8005ca0 <MX_USART2_UART_Init+0x70>)
 8005c3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c40:	6593      	str	r3, [r2, #88]	; 0x58
 8005c42:	4b17      	ldr	r3, [pc, #92]	; (8005ca0 <MX_USART2_UART_Init+0x70>)
 8005c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c4a:	607b      	str	r3, [r7, #4]
 8005c4c:	687b      	ldr	r3, [r7, #4]

	  huart2.Instance = USART2;
 8005c4e:	4b15      	ldr	r3, [pc, #84]	; (8005ca4 <MX_USART2_UART_Init+0x74>)
 8005c50:	4a15      	ldr	r2, [pc, #84]	; (8005ca8 <MX_USART2_UART_Init+0x78>)
 8005c52:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 115200;
 8005c54:	4b13      	ldr	r3, [pc, #76]	; (8005ca4 <MX_USART2_UART_Init+0x74>)
 8005c56:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005c5a:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005c5c:	4b11      	ldr	r3, [pc, #68]	; (8005ca4 <MX_USART2_UART_Init+0x74>)
 8005c5e:	2200      	movs	r2, #0
 8005c60:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 8005c62:	4b10      	ldr	r3, [pc, #64]	; (8005ca4 <MX_USART2_UART_Init+0x74>)
 8005c64:	2200      	movs	r2, #0
 8005c66:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 8005c68:	4b0e      	ldr	r3, [pc, #56]	; (8005ca4 <MX_USART2_UART_Init+0x74>)
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 8005c6e:	4b0d      	ldr	r3, [pc, #52]	; (8005ca4 <MX_USART2_UART_Init+0x74>)
 8005c70:	220c      	movs	r2, #12
 8005c72:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005c74:	4b0b      	ldr	r3, [pc, #44]	; (8005ca4 <MX_USART2_UART_Init+0x74>)
 8005c76:	2200      	movs	r2, #0
 8005c78:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005c7a:	4b0a      	ldr	r3, [pc, #40]	; (8005ca4 <MX_USART2_UART_Init+0x74>)
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	61da      	str	r2, [r3, #28]
	  HAL_UART_Init(&huart2);
 8005c80:	4808      	ldr	r0, [pc, #32]	; (8005ca4 <MX_USART2_UART_Init+0x74>)
 8005c82:	f7fe f885 	bl	8003d90 <HAL_UART_Init>

	  /* Peripheral interrupt init*/
	  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005c86:	2200      	movs	r2, #0
 8005c88:	2100      	movs	r1, #0
 8005c8a:	2026      	movs	r0, #38	; 0x26
 8005c8c:	f7fb faf9 	bl	8001282 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005c90:	2026      	movs	r0, #38	; 0x26
 8005c92:	f7fb fb12 	bl	80012ba <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART2_Init 2 */

}
 8005c96:	bf00      	nop
 8005c98:	3708      	adds	r7, #8
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
 8005c9e:	bf00      	nop
 8005ca0:	40021000 	.word	0x40021000
 8005ca4:	20000eb0 	.word	0x20000eb0
 8005ca8:	40004400 	.word	0x40004400

08005cac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b08a      	sub	sp, #40	; 0x28
 8005cb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cb2:	f107 0314 	add.w	r3, r7, #20
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	601a      	str	r2, [r3, #0]
 8005cba:	605a      	str	r2, [r3, #4]
 8005cbc:	609a      	str	r2, [r3, #8]
 8005cbe:	60da      	str	r2, [r3, #12]
 8005cc0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005cc2:	4b3e      	ldr	r3, [pc, #248]	; (8005dbc <MX_GPIO_Init+0x110>)
 8005cc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cc6:	4a3d      	ldr	r2, [pc, #244]	; (8005dbc <MX_GPIO_Init+0x110>)
 8005cc8:	f043 0304 	orr.w	r3, r3, #4
 8005ccc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005cce:	4b3b      	ldr	r3, [pc, #236]	; (8005dbc <MX_GPIO_Init+0x110>)
 8005cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cd2:	f003 0304 	and.w	r3, r3, #4
 8005cd6:	613b      	str	r3, [r7, #16]
 8005cd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cda:	4b38      	ldr	r3, [pc, #224]	; (8005dbc <MX_GPIO_Init+0x110>)
 8005cdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cde:	4a37      	ldr	r2, [pc, #220]	; (8005dbc <MX_GPIO_Init+0x110>)
 8005ce0:	f043 0301 	orr.w	r3, r3, #1
 8005ce4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005ce6:	4b35      	ldr	r3, [pc, #212]	; (8005dbc <MX_GPIO_Init+0x110>)
 8005ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cea:	f003 0301 	and.w	r3, r3, #1
 8005cee:	60fb      	str	r3, [r7, #12]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005cf2:	4b32      	ldr	r3, [pc, #200]	; (8005dbc <MX_GPIO_Init+0x110>)
 8005cf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cf6:	4a31      	ldr	r2, [pc, #196]	; (8005dbc <MX_GPIO_Init+0x110>)
 8005cf8:	f043 0302 	orr.w	r3, r3, #2
 8005cfc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005cfe:	4b2f      	ldr	r3, [pc, #188]	; (8005dbc <MX_GPIO_Init+0x110>)
 8005d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d02:	f003 0302 	and.w	r3, r3, #2
 8005d06:	60bb      	str	r3, [r7, #8]
 8005d08:	68bb      	ldr	r3, [r7, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MotB_Dir_Pin|MotA_Dir_Pin|MotB_Brake_Pin, GPIO_PIN_RESET);
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f44f 618c 	mov.w	r1, #1120	; 0x460
 8005d10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d14:	f7fb fcd4 	bl	80016c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MotA_Brake_GPIO_Port, MotA_Brake_Pin, GPIO_PIN_RESET);
 8005d18:	2200      	movs	r2, #0
 8005d1a:	2180      	movs	r1, #128	; 0x80
 8005d1c:	4828      	ldr	r0, [pc, #160]	; (8005dc0 <MX_GPIO_Init+0x114>)
 8005d1e:	f7fb fccf 	bl	80016c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MotA_CurrentSense_Pin MotB_CurrentSense_Pin */
  GPIO_InitStruct.Pin = MotA_CurrentSense_Pin|MotB_CurrentSense_Pin;
 8005d22:	2303      	movs	r3, #3
 8005d24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005d26:	2303      	movs	r3, #3
 8005d28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d2e:	f107 0314 	add.w	r3, r7, #20
 8005d32:	4619      	mov	r1, r3
 8005d34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d38:	f7fb fb1a 	bl	8001370 <HAL_GPIO_Init>

  /*Configure GPIO pins : MotB_Dir_Pin MotA_Dir_Pin MotB_Brake_Pin */
  GPIO_InitStruct.Pin = MotB_Dir_Pin|MotA_Dir_Pin|MotB_Brake_Pin;
 8005d3c:	f44f 638c 	mov.w	r3, #1120	; 0x460
 8005d40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005d42:	2301      	movs	r3, #1
 8005d44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d46:	2300      	movs	r3, #0
 8005d48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d4e:	f107 0314 	add.w	r3, r7, #20
 8005d52:	4619      	mov	r1, r3
 8005d54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d58:	f7fb fb0a 	bl	8001370 <HAL_GPIO_Init>

  /*Configure GPIO pin : MotA_Brake_Pin */
  GPIO_InitStruct.Pin = MotA_Brake_Pin;
 8005d5c:	2380      	movs	r3, #128	; 0x80
 8005d5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005d60:	2301      	movs	r3, #1
 8005d62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d64:	2300      	movs	r3, #0
 8005d66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MotA_Brake_GPIO_Port, &GPIO_InitStruct);
 8005d6c:	f107 0314 	add.w	r3, r7, #20
 8005d70:	4619      	mov	r1, r3
 8005d72:	4813      	ldr	r0, [pc, #76]	; (8005dc0 <MX_GPIO_Init+0x114>)
 8005d74:	f7fb fafc 	bl	8001370 <HAL_GPIO_Init>

  __GPIOA_CLK_ENABLE();
 8005d78:	4b10      	ldr	r3, [pc, #64]	; (8005dbc <MX_GPIO_Init+0x110>)
 8005d7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d7c:	4a0f      	ldr	r2, [pc, #60]	; (8005dbc <MX_GPIO_Init+0x110>)
 8005d7e:	f043 0301 	orr.w	r3, r3, #1
 8005d82:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005d84:	4b0d      	ldr	r3, [pc, #52]	; (8005dbc <MX_GPIO_Init+0x110>)
 8005d86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d88:	f003 0301 	and.w	r3, r3, #1
 8005d8c:	607b      	str	r3, [r7, #4]
 8005d8e:	687b      	ldr	r3, [r7, #4]

  /**USART2 GPIO Configuration
  PA2     ------> USART2_TX
  PA3     ------> USART2_RX
  */
  GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8005d90:	230c      	movs	r3, #12
 8005d92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d94:	2302      	movs	r3, #2
 8005d96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005da0:	2307      	movs	r3, #7
 8005da2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005da4:	f107 0314 	add.w	r3, r7, #20
 8005da8:	4619      	mov	r1, r3
 8005daa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005dae:	f7fb fadf 	bl	8001370 <HAL_GPIO_Init>
}
 8005db2:	bf00      	nop
 8005db4:	3728      	adds	r7, #40	; 0x28
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop
 8005dbc:	40021000 	.word	0x40021000
 8005dc0:	48000800 	.word	0x48000800

08005dc4 <setup>:

/* USER CODE BEGIN 4 */
void setup(){
 8005dc4:	b4b0      	push	{r4, r5, r7}
 8005dc6:	af00      	add	r7, sp, #0
    motorD.timer	 		= htim3;
 8005dc8:	4a5d      	ldr	r2, [pc, #372]	; (8005f40 <setup+0x17c>)
 8005dca:	4b5e      	ldr	r3, [pc, #376]	; (8005f44 <setup+0x180>)
 8005dcc:	4614      	mov	r4, r2
 8005dce:	461d      	mov	r5, r3
 8005dd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005dd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005dd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005dd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005dd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005dda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005ddc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005de0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    motorD.channel	 	= TIM_CHANNEL_2;
 8005de4:	4b56      	ldr	r3, [pc, #344]	; (8005f40 <setup+0x17c>)
 8005de6:	2204      	movs	r2, #4
 8005de8:	641a      	str	r2, [r3, #64]	; 0x40
    motorD.motDir_Port	= MotB_Dir_GPIO_Port;
 8005dea:	4b55      	ldr	r3, [pc, #340]	; (8005f40 <setup+0x17c>)
 8005dec:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005df0:	645a      	str	r2, [r3, #68]	; 0x44
    motorD.motDir_Pin	 	= MotB_Dir_Pin;
 8005df2:	4b53      	ldr	r3, [pc, #332]	; (8005f40 <setup+0x17c>)
 8005df4:	2220      	movs	r2, #32
 8005df6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    motorD.motBrake_Port	= MotB_Brake_GPIO_Port;
 8005dfa:	4b51      	ldr	r3, [pc, #324]	; (8005f40 <setup+0x17c>)
 8005dfc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005e00:	64da      	str	r2, [r3, #76]	; 0x4c
    motorD.motBrake_Pin	= MotB_Brake_Pin;
 8005e02:	4b4f      	ldr	r3, [pc, #316]	; (8005f40 <setup+0x17c>)
 8005e04:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005e08:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    motorD.reverseDir	 	= false;
 8005e0c:	4b4c      	ldr	r3, [pc, #304]	; (8005f40 <setup+0x17c>)
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    motorD.maxPWM = 255;
 8005e14:	4b4a      	ldr	r3, [pc, #296]	; (8005f40 <setup+0x17c>)
 8005e16:	22ff      	movs	r2, #255	; 0xff
 8005e18:	655a      	str	r2, [r3, #84]	; 0x54

    motorG.timer	 		= htim2;
 8005e1a:	4a4b      	ldr	r2, [pc, #300]	; (8005f48 <setup+0x184>)
 8005e1c:	4b4b      	ldr	r3, [pc, #300]	; (8005f4c <setup+0x188>)
 8005e1e:	4614      	mov	r4, r2
 8005e20:	461d      	mov	r5, r3
 8005e22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005e24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005e26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005e28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005e2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005e2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005e2e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005e32:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    motorG.channel	 	= TIM_CHANNEL_2;
 8005e36:	4b44      	ldr	r3, [pc, #272]	; (8005f48 <setup+0x184>)
 8005e38:	2204      	movs	r2, #4
 8005e3a:	641a      	str	r2, [r3, #64]	; 0x40
    motorG.motDir_Port	= MotA_Dir_GPIO_Port;
 8005e3c:	4b42      	ldr	r3, [pc, #264]	; (8005f48 <setup+0x184>)
 8005e3e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005e42:	645a      	str	r2, [r3, #68]	; 0x44
    motorG.motDir_Pin	 	= MotA_Dir_Pin;
 8005e44:	4b40      	ldr	r3, [pc, #256]	; (8005f48 <setup+0x184>)
 8005e46:	2240      	movs	r2, #64	; 0x40
 8005e48:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    motorG.motBrake_Port	= MotA_Brake_GPIO_Port;
 8005e4c:	4b3e      	ldr	r3, [pc, #248]	; (8005f48 <setup+0x184>)
 8005e4e:	4a40      	ldr	r2, [pc, #256]	; (8005f50 <setup+0x18c>)
 8005e50:	64da      	str	r2, [r3, #76]	; 0x4c
    motorG.motBrake_Pin	= MotA_Brake_Pin;
 8005e52:	4b3d      	ldr	r3, [pc, #244]	; (8005f48 <setup+0x184>)
 8005e54:	2280      	movs	r2, #128	; 0x80
 8005e56:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    motorG.reverseDir	 	= true;
 8005e5a:	4b3b      	ldr	r3, [pc, #236]	; (8005f48 <setup+0x184>)
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    motorG.maxPWM = 255;
 8005e62:	4b39      	ldr	r3, [pc, #228]	; (8005f48 <setup+0x184>)
 8005e64:	22ff      	movs	r2, #255	; 0xff
 8005e66:	655a      	str	r2, [r3, #84]	; 0x54

    odometry.rightTicks = (int16_t*)&TIM4->CNT; // cast uint vers int
 8005e68:	4b3a      	ldr	r3, [pc, #232]	; (8005f54 <setup+0x190>)
 8005e6a:	4a3b      	ldr	r2, [pc, #236]	; (8005f58 <setup+0x194>)
 8005e6c:	625a      	str	r2, [r3, #36]	; 0x24
    odometry.leftTicks =  (int16_t*)&TIM1->CNT;
 8005e6e:	4b39      	ldr	r3, [pc, #228]	; (8005f54 <setup+0x190>)
 8005e70:	4a3a      	ldr	r2, [pc, #232]	; (8005f5c <setup+0x198>)
 8005e72:	629a      	str	r2, [r3, #40]	; 0x28
    odometry.encoderRes = 				480; // tick/tour
 8005e74:	4b37      	ldr	r3, [pc, #220]	; (8005f54 <setup+0x190>)
 8005e76:	4a3a      	ldr	r2, [pc, #232]	; (8005f60 <setup+0x19c>)
 8005e78:	601a      	str	r2, [r3, #0]
    odometry.wheelRadiusR = 			64.8/2.;
 8005e7a:	4b36      	ldr	r3, [pc, #216]	; (8005f54 <setup+0x190>)
 8005e7c:	4a39      	ldr	r2, [pc, #228]	; (8005f64 <setup+0x1a0>)
 8005e7e:	605a      	str	r2, [r3, #4]
    odometry.wheelRadiusL = 			64.8/2.;
 8005e80:	4b34      	ldr	r3, [pc, #208]	; (8005f54 <setup+0x190>)
 8005e82:	4a38      	ldr	r2, [pc, #224]	; (8005f64 <setup+0x1a0>)
 8005e84:	609a      	str	r2, [r3, #8]
    odometry.distanceBetweenWheels = 	210.;
 8005e86:	4b33      	ldr	r3, [pc, #204]	; (8005f54 <setup+0x190>)
 8005e88:	4a37      	ldr	r2, [pc, #220]	; (8005f68 <setup+0x1a4>)
 8005e8a:	60da      	str	r2, [r3, #12]

    pidD.Kp			= 0.162;
 8005e8c:	4b37      	ldr	r3, [pc, #220]	; (8005f6c <setup+0x1a8>)
 8005e8e:	4a38      	ldr	r2, [pc, #224]	; (8005f70 <setup+0x1ac>)
 8005e90:	601a      	str	r2, [r3, #0]
    pidD.Ti			= 0.024;
 8005e92:	4b36      	ldr	r3, [pc, #216]	; (8005f6c <setup+0x1a8>)
 8005e94:	4a37      	ldr	r2, [pc, #220]	; (8005f74 <setup+0x1b0>)
 8005e96:	605a      	str	r2, [r3, #4]
    pidD.Td			= 0.006;
 8005e98:	4b34      	ldr	r3, [pc, #208]	; (8005f6c <setup+0x1a8>)
 8005e9a:	4a37      	ldr	r2, [pc, #220]	; (8005f78 <setup+0x1b4>)
 8005e9c:	609a      	str	r2, [r3, #8]
    pidD.minOut		= -255;
 8005e9e:	4b33      	ldr	r3, [pc, #204]	; (8005f6c <setup+0x1a8>)
 8005ea0:	4a36      	ldr	r2, [pc, #216]	; (8005f7c <setup+0x1b8>)
 8005ea2:	60da      	str	r2, [r3, #12]
    pidD.maxOut		= 255;
 8005ea4:	4b31      	ldr	r3, [pc, #196]	; (8005f6c <setup+0x1a8>)
 8005ea6:	4a36      	ldr	r2, [pc, #216]	; (8005f80 <setup+0x1bc>)
 8005ea8:	611a      	str	r2, [r3, #16]

    pidG.Kp			= 0.162;
 8005eaa:	4b36      	ldr	r3, [pc, #216]	; (8005f84 <setup+0x1c0>)
 8005eac:	4a30      	ldr	r2, [pc, #192]	; (8005f70 <setup+0x1ac>)
 8005eae:	601a      	str	r2, [r3, #0]
    pidG.Ti			= 0.024;
 8005eb0:	4b34      	ldr	r3, [pc, #208]	; (8005f84 <setup+0x1c0>)
 8005eb2:	4a30      	ldr	r2, [pc, #192]	; (8005f74 <setup+0x1b0>)
 8005eb4:	605a      	str	r2, [r3, #4]
    pidG.Td			= 0.006;
 8005eb6:	4b33      	ldr	r3, [pc, #204]	; (8005f84 <setup+0x1c0>)
 8005eb8:	4a2f      	ldr	r2, [pc, #188]	; (8005f78 <setup+0x1b4>)
 8005eba:	609a      	str	r2, [r3, #8]
    pidG.minOut		= -255;
 8005ebc:	4b31      	ldr	r3, [pc, #196]	; (8005f84 <setup+0x1c0>)
 8005ebe:	4a2f      	ldr	r2, [pc, #188]	; (8005f7c <setup+0x1b8>)
 8005ec0:	60da      	str	r2, [r3, #12]
    pidG.maxOut		= 255;
 8005ec2:	4b30      	ldr	r3, [pc, #192]	; (8005f84 <setup+0x1c0>)
 8005ec4:	4a2e      	ldr	r2, [pc, #184]	; (8005f80 <setup+0x1bc>)
 8005ec6:	611a      	str	r2, [r3, #16]

    distBetweenMotorWheels = 180.;// mm
 8005ec8:	4b2f      	ldr	r3, [pc, #188]	; (8005f88 <setup+0x1c4>)
 8005eca:	4a30      	ldr	r2, [pc, #192]	; (8005f8c <setup+0x1c8>)
 8005ecc:	601a      	str	r2, [r3, #0]

    differentiel.distanceBetweenWheels	= distBetweenMotorWheels;
 8005ece:	4b2e      	ldr	r3, [pc, #184]	; (8005f88 <setup+0x1c4>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a2f      	ldr	r2, [pc, #188]	; (8005f90 <setup+0x1cc>)
 8005ed4:	6013      	str	r3, [r2, #0]
    differentiel.maxLinearVelocity	 	= 450.; // mm.s^-1
 8005ed6:	4b2e      	ldr	r3, [pc, #184]	; (8005f90 <setup+0x1cc>)
 8005ed8:	4a2e      	ldr	r2, [pc, #184]	; (8005f94 <setup+0x1d0>)
 8005eda:	605a      	str	r2, [r3, #4]
    differentiel.maxAngularVelocity	 	= 5.55; // rad.s^-1
 8005edc:	4b2c      	ldr	r3, [pc, #176]	; (8005f90 <setup+0x1cc>)
 8005ede:	4a2e      	ldr	r2, [pc, #184]	; (8005f98 <setup+0x1d4>)
 8005ee0:	609a      	str	r2, [r3, #8]

    motionController.maxLinearAcceleration = 	100;
 8005ee2:	4b2e      	ldr	r3, [pc, #184]	; (8005f9c <setup+0x1d8>)
 8005ee4:	4a2e      	ldr	r2, [pc, #184]	; (8005fa0 <setup+0x1dc>)
 8005ee6:	60da      	str	r2, [r3, #12]
    motionController.maxLinearVelocity = 		450;
 8005ee8:	4b2c      	ldr	r3, [pc, #176]	; (8005f9c <setup+0x1d8>)
 8005eea:	4a2a      	ldr	r2, [pc, #168]	; (8005f94 <setup+0x1d0>)
 8005eec:	611a      	str	r2, [r3, #16]
    motionController.maxAngularAcceleration = 	100;
 8005eee:	4b2b      	ldr	r3, [pc, #172]	; (8005f9c <setup+0x1d8>)
 8005ef0:	4a2b      	ldr	r2, [pc, #172]	; (8005fa0 <setup+0x1dc>)
 8005ef2:	615a      	str	r2, [r3, #20]
    motionController.maxAngularVelocity = 		5.5;
 8005ef4:	4b29      	ldr	r3, [pc, #164]	; (8005f9c <setup+0x1d8>)
 8005ef6:	4a2b      	ldr	r2, [pc, #172]	; (8005fa4 <setup+0x1e0>)
 8005ef8:	619a      	str	r2, [r3, #24]
    motionController.Krho = 					3.;
 8005efa:	4b28      	ldr	r3, [pc, #160]	; (8005f9c <setup+0x1d8>)
 8005efc:	4a2a      	ldr	r2, [pc, #168]	; (8005fa8 <setup+0x1e4>)
 8005efe:	61da      	str	r2, [r3, #28]
    motionController.Kalpha = 					12.;
 8005f00:	4b26      	ldr	r3, [pc, #152]	; (8005f9c <setup+0x1d8>)
 8005f02:	4a2a      	ldr	r2, [pc, #168]	; (8005fac <setup+0x1e8>)
 8005f04:	621a      	str	r2, [r3, #32]

    robot.odometry = &odometry;
 8005f06:	4b2a      	ldr	r3, [pc, #168]	; (8005fb0 <setup+0x1ec>)
 8005f08:	4a12      	ldr	r2, [pc, #72]	; (8005f54 <setup+0x190>)
 8005f0a:	609a      	str	r2, [r3, #8]
    robot.differential = &differentiel;
 8005f0c:	4b28      	ldr	r3, [pc, #160]	; (8005fb0 <setup+0x1ec>)
 8005f0e:	4a20      	ldr	r2, [pc, #128]	; (8005f90 <setup+0x1cc>)
 8005f10:	615a      	str	r2, [r3, #20]
    robot.motionController = &motionController;
 8005f12:	4b27      	ldr	r3, [pc, #156]	; (8005fb0 <setup+0x1ec>)
 8005f14:	4a21      	ldr	r2, [pc, #132]	; (8005f9c <setup+0x1d8>)
 8005f16:	619a      	str	r2, [r3, #24]
    robot.motorD = &motorD;
 8005f18:	4b25      	ldr	r3, [pc, #148]	; (8005fb0 <setup+0x1ec>)
 8005f1a:	4a09      	ldr	r2, [pc, #36]	; (8005f40 <setup+0x17c>)
 8005f1c:	601a      	str	r2, [r3, #0]
    robot.motorG = &motorG;
 8005f1e:	4b24      	ldr	r3, [pc, #144]	; (8005fb0 <setup+0x1ec>)
 8005f20:	4a09      	ldr	r2, [pc, #36]	; (8005f48 <setup+0x184>)
 8005f22:	605a      	str	r2, [r3, #4]
    robot.pidD = &pidD;
 8005f24:	4b22      	ldr	r3, [pc, #136]	; (8005fb0 <setup+0x1ec>)
 8005f26:	4a11      	ldr	r2, [pc, #68]	; (8005f6c <setup+0x1a8>)
 8005f28:	60da      	str	r2, [r3, #12]
    robot.pidG = &pidG;
 8005f2a:	4b21      	ldr	r3, [pc, #132]	; (8005fb0 <setup+0x1ec>)
 8005f2c:	4a15      	ldr	r2, [pc, #84]	; (8005f84 <setup+0x1c0>)
 8005f2e:	611a      	str	r2, [r3, #16]
    robot.distBetweenMotorWheels = distBetweenMotorWheels;
 8005f30:	4b15      	ldr	r3, [pc, #84]	; (8005f88 <setup+0x1c4>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a1e      	ldr	r2, [pc, #120]	; (8005fb0 <setup+0x1ec>)
 8005f36:	61d3      	str	r3, [r2, #28]
}
 8005f38:	bf00      	nop
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bcb0      	pop	{r4, r5, r7}
 8005f3e:	4770      	bx	lr
 8005f40:	20000e18 	.word	0x20000e18
 8005f44:	20000c64 	.word	0x20000c64
 8005f48:	20000c0c 	.word	0x20000c0c
 8005f4c:	20000e70 	.word	0x20000e70
 8005f50:	48000800 	.word	0x48000800
 8005f54:	20000b20 	.word	0x20000b20
 8005f58:	40000824 	.word	0x40000824
 8005f5c:	40012c24 	.word	0x40012c24
 8005f60:	43f00000 	.word	0x43f00000
 8005f64:	4201999a 	.word	0x4201999a
 8005f68:	43520000 	.word	0x43520000
 8005f6c:	20000f3c 	.word	0x20000f3c
 8005f70:	3e25e354 	.word	0x3e25e354
 8005f74:	3cc49ba6 	.word	0x3cc49ba6
 8005f78:	3bc49ba6 	.word	0x3bc49ba6
 8005f7c:	c37f0000 	.word	0xc37f0000
 8005f80:	437f0000 	.word	0x437f0000
 8005f84:	20000f58 	.word	0x20000f58
 8005f88:	20000b1c 	.word	0x20000b1c
 8005f8c:	43340000 	.word	0x43340000
 8005f90:	20000f30 	.word	0x20000f30
 8005f94:	43e10000 	.word	0x43e10000
 8005f98:	40b1999a 	.word	0x40b1999a
 8005f9c:	20000ca4 	.word	0x20000ca4
 8005fa0:	42c80000 	.word	0x42c80000
 8005fa4:	40b00000 	.word	0x40b00000
 8005fa8:	40400000 	.word	0x40400000
 8005fac:	41400000 	.word	0x41400000
 8005fb0:	20000d90 	.word	0x20000d90

08005fb4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b082      	sub	sp, #8
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a21      	ldr	r2, [pc, #132]	; (8006048 <HAL_UART_RxCpltCallback+0x94>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d13b      	bne.n	800603e <HAL_UART_RxCpltCallback+0x8a>
  {
	   *c = byte;
 8005fc6:	4b21      	ldr	r3, [pc, #132]	; (800604c <HAL_UART_RxCpltCallback+0x98>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a21      	ldr	r2, [pc, #132]	; (8006050 <HAL_UART_RxCpltCallback+0x9c>)
 8005fcc:	7812      	ldrb	r2, [r2, #0]
 8005fce:	701a      	strb	r2, [r3, #0]
	    c = c+1;
 8005fd0:	4b1e      	ldr	r3, [pc, #120]	; (800604c <HAL_UART_RxCpltCallback+0x98>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	3301      	adds	r3, #1
 8005fd6:	4a1d      	ldr	r2, [pc, #116]	; (800604c <HAL_UART_RxCpltCallback+0x98>)
 8005fd8:	6013      	str	r3, [r2, #0]

    	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sprintf(buffer, "%d", strlen(command)), 90000);
 8005fda:	481e      	ldr	r0, [pc, #120]	; (8006054 <HAL_UART_RxCpltCallback+0xa0>)
 8005fdc:	f7fa f8f8 	bl	80001d0 <strlen>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	491c      	ldr	r1, [pc, #112]	; (8006058 <HAL_UART_RxCpltCallback+0xa4>)
 8005fe6:	481d      	ldr	r0, [pc, #116]	; (800605c <HAL_UART_RxCpltCallback+0xa8>)
 8005fe8:	f000 ff4a 	bl	8006e80 <sprintf>
 8005fec:	4603      	mov	r3, r0
 8005fee:	b29a      	uxth	r2, r3
 8005ff0:	4b1b      	ldr	r3, [pc, #108]	; (8006060 <HAL_UART_RxCpltCallback+0xac>)
 8005ff2:	491a      	ldr	r1, [pc, #104]	; (800605c <HAL_UART_RxCpltCallback+0xa8>)
 8005ff4:	481b      	ldr	r0, [pc, #108]	; (8006064 <HAL_UART_RxCpltCallback+0xb0>)
 8005ff6:	f7fd ff19 	bl	8003e2c <HAL_UART_Transmit>

//	    if ((int)(c-command[0]) >= 190){
//	        // error, command cannot be longer than 190 char.
//	    }else
	    if (byte == '\n'){ // ou fin de chaine
 8005ffa:	4b15      	ldr	r3, [pc, #84]	; (8006050 <HAL_UART_RxCpltCallback+0x9c>)
 8005ffc:	781b      	ldrb	r3, [r3, #0]
 8005ffe:	2b0a      	cmp	r3, #10
 8006000:	d118      	bne.n	8006034 <HAL_UART_RxCpltCallback+0x80>
	        if (gcode_parseAscii(&gcodeCommand, command)){
 8006002:	4914      	ldr	r1, [pc, #80]	; (8006054 <HAL_UART_RxCpltCallback+0xa0>)
 8006004:	4818      	ldr	r0, [pc, #96]	; (8006068 <HAL_UART_RxCpltCallback+0xb4>)
 8006006:	f7ff f849 	bl	800509c <gcode_parseAscii>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d011      	beq.n	8006034 <HAL_UART_RxCpltCallback+0x80>
	            peekCommand(&gcodeCommand, &robot);
 8006010:	4916      	ldr	r1, [pc, #88]	; (800606c <HAL_UART_RxCpltCallback+0xb8>)
 8006012:	4815      	ldr	r0, [pc, #84]	; (8006068 <HAL_UART_RxCpltCallback+0xb4>)
 8006014:	f7fe fefe 	bl	8004e14 <peekCommand>
	        	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sprintf(buffer, command), 90000);
 8006018:	490e      	ldr	r1, [pc, #56]	; (8006054 <HAL_UART_RxCpltCallback+0xa0>)
 800601a:	4810      	ldr	r0, [pc, #64]	; (800605c <HAL_UART_RxCpltCallback+0xa8>)
 800601c:	f000 ff30 	bl	8006e80 <sprintf>
 8006020:	4603      	mov	r3, r0
 8006022:	b29a      	uxth	r2, r3
 8006024:	4b0e      	ldr	r3, [pc, #56]	; (8006060 <HAL_UART_RxCpltCallback+0xac>)
 8006026:	490d      	ldr	r1, [pc, #52]	; (800605c <HAL_UART_RxCpltCallback+0xa8>)
 8006028:	480e      	ldr	r0, [pc, #56]	; (8006064 <HAL_UART_RxCpltCallback+0xb0>)
 800602a:	f7fd feff 	bl	8003e2c <HAL_UART_Transmit>

	            c = command;
 800602e:	4b07      	ldr	r3, [pc, #28]	; (800604c <HAL_UART_RxCpltCallback+0x98>)
 8006030:	4a08      	ldr	r2, [pc, #32]	; (8006054 <HAL_UART_RxCpltCallback+0xa0>)
 8006032:	601a      	str	r2, [r3, #0]
	        else {
	            // error in command
	        }
	    }
	    /* Receive one byte in interrupt mode */
	    HAL_UART_Receive_IT(&huart2, &byte, 1);
 8006034:	2201      	movs	r2, #1
 8006036:	4906      	ldr	r1, [pc, #24]	; (8006050 <HAL_UART_RxCpltCallback+0x9c>)
 8006038:	480a      	ldr	r0, [pc, #40]	; (8006064 <HAL_UART_RxCpltCallback+0xb0>)
 800603a:	f7fd ff8b 	bl	8003f54 <HAL_UART_Receive_IT>
  }
}
 800603e:	bf00      	nop
 8006040:	3708      	adds	r7, #8
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
 8006046:	bf00      	nop
 8006048:	40004400 	.word	0x40004400
 800604c:	20000008 	.word	0x20000008
 8006050:	20000dd4 	.word	0x20000dd4
 8006054:	20000b4c 	.word	0x20000b4c
 8006058:	0800e1dc 	.word	0x0800e1dc
 800605c:	20000cd0 	.word	0x20000cd0
 8006060:	00015f90 	.word	0x00015f90
 8006064:	20000eb0 	.word	0x20000eb0
 8006068:	20000ac0 	.word	0x20000ac0
 800606c:	20000d90 	.word	0x20000d90

08006070 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006070:	b480      	push	{r7}
 8006072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006074:	bf00      	nop
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr
	...

08006080 <motionControl_update>:
    motionController->consign.y = yc;
    motionController->consign.theta = thetac;
}

void motionControl_update(motionControl_Context* motionController, _position robotPos,
                                          float* linearVelocity, float* angularVelocity){
 8006080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006082:	b087      	sub	sp, #28
 8006084:	af00      	add	r7, sp, #0
 8006086:	6178      	str	r0, [r7, #20]
 8006088:	eef0 6a40 	vmov.f32	s13, s0
 800608c:	eeb0 7a60 	vmov.f32	s14, s1
 8006090:	eef0 7a41 	vmov.f32	s15, s2
 8006094:	6079      	str	r1, [r7, #4]
 8006096:	603a      	str	r2, [r7, #0]
 8006098:	edc7 6a02 	vstr	s13, [r7, #8]
 800609c:	ed87 7a03 	vstr	s14, [r7, #12]
 80060a0:	edc7 7a04 	vstr	s15, [r7, #16]
    motionController->alpha = atan2(motionController->consign.y - robotPos.y,motionController->consign.x - robotPos.x);
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	ed93 7a01 	vldr	s14, [r3, #4]
 80060aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80060ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80060b2:	ee17 0a90 	vmov	r0, s15
 80060b6:	f7fa fa47 	bl	8000548 <__aeabi_f2d>
 80060ba:	4604      	mov	r4, r0
 80060bc:	460d      	mov	r5, r1
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	ed93 7a00 	vldr	s14, [r3]
 80060c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80060c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80060cc:	ee17 0a90 	vmov	r0, s15
 80060d0:	f7fa fa3a 	bl	8000548 <__aeabi_f2d>
 80060d4:	4602      	mov	r2, r0
 80060d6:	460b      	mov	r3, r1
 80060d8:	ec43 2b11 	vmov	d1, r2, r3
 80060dc:	ec45 4b10 	vmov	d0, r4, r5
 80060e0:	f005 fc76 	bl	800b9d0 <atan2>
 80060e4:	ec54 3b10 	vmov	r3, r4, d0
 80060e8:	4618      	mov	r0, r3
 80060ea:	4621      	mov	r1, r4
 80060ec:	f7fa fd7c 	bl	8000be8 <__aeabi_d2f>
 80060f0:	4602      	mov	r2, r0
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	625a      	str	r2, [r3, #36]	; 0x24
    motionController->alpha = constrainAngle(motionController->alpha) - robotPos.theta;
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060fa:	4618      	mov	r0, r3
 80060fc:	f7fa fa24 	bl	8000548 <__aeabi_f2d>
 8006100:	4603      	mov	r3, r0
 8006102:	460c      	mov	r4, r1
 8006104:	ec44 3b10 	vmov	d0, r3, r4
 8006108:	f000 fe42 	bl	8006d90 <constrainAngle>
 800610c:	ec56 5b10 	vmov	r5, r6, d0
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	4618      	mov	r0, r3
 8006114:	f7fa fa18 	bl	8000548 <__aeabi_f2d>
 8006118:	4603      	mov	r3, r0
 800611a:	460c      	mov	r4, r1
 800611c:	461a      	mov	r2, r3
 800611e:	4623      	mov	r3, r4
 8006120:	4628      	mov	r0, r5
 8006122:	4631      	mov	r1, r6
 8006124:	f7fa f8b0 	bl	8000288 <__aeabi_dsub>
 8006128:	4603      	mov	r3, r0
 800612a:	460c      	mov	r4, r1
 800612c:	4618      	mov	r0, r3
 800612e:	4621      	mov	r1, r4
 8006130:	f7fa fd5a 	bl	8000be8 <__aeabi_d2f>
 8006134:	4602      	mov	r2, r0
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	625a      	str	r2, [r3, #36]	; 0x24
    motionController->alpha = constrainAngle(motionController->alpha);
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800613e:	4618      	mov	r0, r3
 8006140:	f7fa fa02 	bl	8000548 <__aeabi_f2d>
 8006144:	4603      	mov	r3, r0
 8006146:	460c      	mov	r4, r1
 8006148:	ec44 3b10 	vmov	d0, r3, r4
 800614c:	f000 fe20 	bl	8006d90 <constrainAngle>
 8006150:	ec54 3b10 	vmov	r3, r4, d0
 8006154:	4618      	mov	r0, r3
 8006156:	4621      	mov	r1, r4
 8006158:	f7fa fd46 	bl	8000be8 <__aeabi_d2f>
 800615c:	4602      	mov	r2, r0
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	625a      	str	r2, [r3, #36]	; 0x24

    motionController->rho  = sqrt(pow(motionController->consign.x - robotPos.x,2) + pow(motionController->consign.y - robotPos.y,2));
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	ed93 7a00 	vldr	s14, [r3]
 8006168:	edd7 7a02 	vldr	s15, [r7, #8]
 800616c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006170:	ee17 0a90 	vmov	r0, s15
 8006174:	f7fa f9e8 	bl	8000548 <__aeabi_f2d>
 8006178:	4603      	mov	r3, r0
 800617a:	460c      	mov	r4, r1
 800617c:	ed9f 1b40 	vldr	d1, [pc, #256]	; 8006280 <motionControl_update+0x200>
 8006180:	ec44 3b10 	vmov	d0, r3, r4
 8006184:	f005 fc8a 	bl	800ba9c <pow>
 8006188:	ec55 4b10 	vmov	r4, r5, d0
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	ed93 7a01 	vldr	s14, [r3, #4]
 8006192:	edd7 7a03 	vldr	s15, [r7, #12]
 8006196:	ee77 7a67 	vsub.f32	s15, s14, s15
 800619a:	ee17 0a90 	vmov	r0, s15
 800619e:	f7fa f9d3 	bl	8000548 <__aeabi_f2d>
 80061a2:	4602      	mov	r2, r0
 80061a4:	460b      	mov	r3, r1
 80061a6:	ed9f 1b36 	vldr	d1, [pc, #216]	; 8006280 <motionControl_update+0x200>
 80061aa:	ec43 2b10 	vmov	d0, r2, r3
 80061ae:	f005 fc75 	bl	800ba9c <pow>
 80061b2:	ec53 2b10 	vmov	r2, r3, d0
 80061b6:	4620      	mov	r0, r4
 80061b8:	4629      	mov	r1, r5
 80061ba:	f7fa f867 	bl	800028c <__adddf3>
 80061be:	4603      	mov	r3, r0
 80061c0:	460c      	mov	r4, r1
 80061c2:	ec44 3b17 	vmov	d7, r3, r4
 80061c6:	eeb0 0a47 	vmov.f32	s0, s14
 80061ca:	eef0 0a67 	vmov.f32	s1, s15
 80061ce:	f005 fdd5 	bl	800bd7c <sqrt>
 80061d2:	ec54 3b10 	vmov	r3, r4, d0
 80061d6:	4618      	mov	r0, r3
 80061d8:	4621      	mov	r1, r4
 80061da:	f7fa fd05 	bl	8000be8 <__aeabi_d2f>
 80061de:	4602      	mov	r2, r0
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	629a      	str	r2, [r3, #40]	; 0x28

    *linearVelocity = motionController->Krho * motionController->rho * cos(motionController->alpha);
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	ed93 7a07 	vldr	s14, [r3, #28]
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80061f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061f4:	ee17 0a90 	vmov	r0, s15
 80061f8:	f7fa f9a6 	bl	8000548 <__aeabi_f2d>
 80061fc:	4604      	mov	r4, r0
 80061fe:	460d      	mov	r5, r1
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006204:	4618      	mov	r0, r3
 8006206:	f7fa f99f 	bl	8000548 <__aeabi_f2d>
 800620a:	4602      	mov	r2, r0
 800620c:	460b      	mov	r3, r1
 800620e:	ec43 2b10 	vmov	d0, r2, r3
 8006212:	f005 fb51 	bl	800b8b8 <cos>
 8006216:	ec53 2b10 	vmov	r2, r3, d0
 800621a:	4620      	mov	r0, r4
 800621c:	4629      	mov	r1, r5
 800621e:	f7fa f9eb 	bl	80005f8 <__aeabi_dmul>
 8006222:	4603      	mov	r3, r0
 8006224:	460c      	mov	r4, r1
 8006226:	4618      	mov	r0, r3
 8006228:	4621      	mov	r1, r4
 800622a:	f7fa fcdd 	bl	8000be8 <__aeabi_d2f>
 800622e:	4602      	mov	r2, r0
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	601a      	str	r2, [r3, #0]
    *angularVelocity = motionController->Kalpha * sin(motionController->alpha);
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	6a1b      	ldr	r3, [r3, #32]
 8006238:	4618      	mov	r0, r3
 800623a:	f7fa f985 	bl	8000548 <__aeabi_f2d>
 800623e:	4604      	mov	r4, r0
 8006240:	460d      	mov	r5, r1
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006246:	4618      	mov	r0, r3
 8006248:	f7fa f97e 	bl	8000548 <__aeabi_f2d>
 800624c:	4602      	mov	r2, r0
 800624e:	460b      	mov	r3, r1
 8006250:	ec43 2b10 	vmov	d0, r2, r3
 8006254:	f005 fb74 	bl	800b940 <sin>
 8006258:	ec53 2b10 	vmov	r2, r3, d0
 800625c:	4620      	mov	r0, r4
 800625e:	4629      	mov	r1, r5
 8006260:	f7fa f9ca 	bl	80005f8 <__aeabi_dmul>
 8006264:	4603      	mov	r3, r0
 8006266:	460c      	mov	r4, r1
 8006268:	4618      	mov	r0, r3
 800626a:	4621      	mov	r1, r4
 800626c:	f7fa fcbc 	bl	8000be8 <__aeabi_d2f>
 8006270:	4602      	mov	r2, r0
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	601a      	str	r2, [r3, #0]

}
 8006276:	bf00      	nop
 8006278:	371c      	adds	r7, #28
 800627a:	46bd      	mov	sp, r7
 800627c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800627e:	bf00      	nop
 8006280:	00000000 	.word	0x00000000
 8006284:	40000000 	.word	0x40000000

08006288 <motor_setSpeed>:
    setPWM(motor->timer, motor->channel, 255, 0); // reset PWM
    HAL_GPIO_WritePin(motor->motDir_Port, motor->motDir_Pin, GPIO_PIN_RESET); //
    HAL_GPIO_WritePin(motor->motBrake_Port, motor->motBrake_Pin, GPIO_PIN_RESET);
}

void motor_setSpeed(motor_Context *motor, int speed){
 8006288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800628a:	b093      	sub	sp, #76	; 0x4c
 800628c:	af10      	add	r7, sp, #64	; 0x40
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
	if (motor->reverseDir){
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8006298:	2b00      	cmp	r3, #0
 800629a:	d002      	beq.n	80062a2 <motor_setSpeed+0x1a>
        speed = -speed;
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	425b      	negs	r3, r3
 80062a0:	603b      	str	r3, [r7, #0]
    }
    if (speed < 0){
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	da0c      	bge.n	80062c2 <motor_setSpeed+0x3a>
        speed = -speed;
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	425b      	negs	r3, r3
 80062ac:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(motor->motDir_Port, motor->motDir_Pin, GPIO_PIN_SET);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80062b8:	2201      	movs	r2, #1
 80062ba:	4619      	mov	r1, r3
 80062bc:	f7fb fa00 	bl	80016c0 <HAL_GPIO_WritePin>
 80062c0:	e008      	b.n	80062d4 <motor_setSpeed+0x4c>
    }
    else {
        HAL_GPIO_WritePin(motor->motDir_Port, motor->motDir_Pin, GPIO_PIN_RESET);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80062cc:	2200      	movs	r2, #0
 80062ce:	4619      	mov	r1, r3
 80062d0:	f7fb f9f6 	bl	80016c0 <HAL_GPIO_WritePin>
    }
    if (speed > motor->maxPWM){
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062d8:	683a      	ldr	r2, [r7, #0]
 80062da:	429a      	cmp	r2, r3
 80062dc:	dd02      	ble.n	80062e4 <motor_setSpeed+0x5c>
        speed = motor->maxPWM;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062e2:	603b      	str	r3, [r7, #0]
    }

    setPWM(motor->timer, motor->channel, 255, speed); // set PWM
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e8:	683a      	ldr	r2, [r7, #0]
 80062ea:	b292      	uxth	r2, r2
 80062ec:	687e      	ldr	r6, [r7, #4]
 80062ee:	920e      	str	r2, [sp, #56]	; 0x38
 80062f0:	22ff      	movs	r2, #255	; 0xff
 80062f2:	920d      	str	r2, [sp, #52]	; 0x34
 80062f4:	930c      	str	r3, [sp, #48]	; 0x30
 80062f6:	466d      	mov	r5, sp
 80062f8:	f106 0410 	add.w	r4, r6, #16
 80062fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80062fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006300:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006302:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006304:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8006308:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800630c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8006310:	f000 f826 	bl	8006360 <setPWM>
}
 8006314:	bf00      	nop
 8006316:	370c      	adds	r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800631c <motor_breake>:

void motor_breake(motor_Context *motor){
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(motor->motBrake_Port, motor->motBrake_Pin, GPIO_PIN_SET);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800632e:	2201      	movs	r2, #1
 8006330:	4619      	mov	r1, r3
 8006332:	f7fb f9c5 	bl	80016c0 <HAL_GPIO_WritePin>
}
 8006336:	bf00      	nop
 8006338:	3708      	adds	r7, #8
 800633a:	46bd      	mov	sp, r7
 800633c:	bd80      	pop	{r7, pc}

0800633e <motor_unbreake>:

void motor_unbreake(motor_Context *motor){
 800633e:	b580      	push	{r7, lr}
 8006340:	b082      	sub	sp, #8
 8006342:	af00      	add	r7, sp, #0
 8006344:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(motor->motBrake_Port, motor->motBrake_Pin, GPIO_PIN_RESET);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006350:	2200      	movs	r2, #0
 8006352:	4619      	mov	r1, r3
 8006354:	f7fb f9b4 	bl	80016c0 <HAL_GPIO_WritePin>
}
 8006358:	bf00      	nop
 800635a:	3708      	adds	r7, #8
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}

08006360 <setPWM>:

void setPWM(TIM_HandleTypeDef timer, uint32_t channel, uint16_t period, uint16_t pulse)
{
 8006360:	b084      	sub	sp, #16
 8006362:	b580      	push	{r7, lr}
 8006364:	b088      	sub	sp, #32
 8006366:	af00      	add	r7, sp, #0
 8006368:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 800636c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	  HAL_TIM_PWM_Stop(&timer, channel);    // stop generation of pwm
 8006370:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006372:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8006376:	f7fc fd91 	bl	8002e9c <HAL_TIM_PWM_Stop>
	  TIM_OC_InitTypeDef sConfigOC;   timer.Init.Period = period;           // set the period duration
 800637a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800637e:	637b      	str	r3, [r7, #52]	; 0x34
	  HAL_TIM_PWM_Init(&timer);  // reinititialise with new period value
 8006380:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8006384:	f7fc fd06 	bl	8002d94 <HAL_TIM_PWM_Init>
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006388:	2360      	movs	r3, #96	; 0x60
 800638a:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = pulse;              // set the pulse duration
 800638c:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8006390:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006392:	2300      	movs	r3, #0
 8006394:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006396:	2300      	movs	r3, #0
 8006398:	617b      	str	r3, [r7, #20]
	  HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 800639a:	1d3b      	adds	r3, r7, #4
 800639c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800639e:	4619      	mov	r1, r3
 80063a0:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80063a4:	f7fc ff9a 	bl	80032dc <HAL_TIM_PWM_ConfigChannel>
	  HAL_TIM_PWM_Start(&timer, channel);   // start pwm generation}
 80063a8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80063aa:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80063ae:	f7fc fd1d 	bl	8002dec <HAL_TIM_PWM_Start>
}
 80063b2:	bf00      	nop
 80063b4:	3720      	adds	r7, #32
 80063b6:	46bd      	mov	sp, r7
 80063b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80063bc:	b004      	add	sp, #16
 80063be:	4770      	bx	lr

080063c0 <odometry_update>:
    odometry->position.x     = x0;
    odometry->position.y     = y0;
    odometry->position.theta = theta0;
}

void odometry_update(odometry_Context *odometry){
 80063c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80063c4:	b084      	sub	sp, #16
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	6078      	str	r0, [r7, #4]
    float distR =  odometry->wheelRadiusR * 2*PI/odometry->encoderRes * (float)(int16_t)*(odometry->rightTicks);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80063d0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80063d4:	ee17 0a90 	vmov	r0, s15
 80063d8:	f7fa f8b6 	bl	8000548 <__aeabi_f2d>
 80063dc:	a392      	add	r3, pc, #584	; (adr r3, 8006628 <odometry_update+0x268>)
 80063de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e2:	f7fa f909 	bl	80005f8 <__aeabi_dmul>
 80063e6:	4603      	mov	r3, r0
 80063e8:	460c      	mov	r4, r1
 80063ea:	4625      	mov	r5, r4
 80063ec:	461c      	mov	r4, r3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7fa f8a8 	bl	8000548 <__aeabi_f2d>
 80063f8:	4602      	mov	r2, r0
 80063fa:	460b      	mov	r3, r1
 80063fc:	4620      	mov	r0, r4
 80063fe:	4629      	mov	r1, r5
 8006400:	f7fa fa24 	bl	800084c <__aeabi_ddiv>
 8006404:	4603      	mov	r3, r0
 8006406:	460c      	mov	r4, r1
 8006408:	4625      	mov	r5, r4
 800640a:	461c      	mov	r4, r3
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006410:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006414:	ee07 3a90 	vmov	s15, r3
 8006418:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800641c:	ee17 0a90 	vmov	r0, s15
 8006420:	f7fa f892 	bl	8000548 <__aeabi_f2d>
 8006424:	4602      	mov	r2, r0
 8006426:	460b      	mov	r3, r1
 8006428:	4620      	mov	r0, r4
 800642a:	4629      	mov	r1, r5
 800642c:	f7fa f8e4 	bl	80005f8 <__aeabi_dmul>
 8006430:	4603      	mov	r3, r0
 8006432:	460c      	mov	r4, r1
 8006434:	4618      	mov	r0, r3
 8006436:	4621      	mov	r1, r4
 8006438:	f7fa fbd6 	bl	8000be8 <__aeabi_d2f>
 800643c:	4603      	mov	r3, r0
 800643e:	60fb      	str	r3, [r7, #12]
    float distL =  odometry->wheelRadiusL * 2*PI/odometry->encoderRes * (float)(int16_t)*(odometry->leftTicks);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	edd3 7a02 	vldr	s15, [r3, #8]
 8006446:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800644a:	ee17 0a90 	vmov	r0, s15
 800644e:	f7fa f87b 	bl	8000548 <__aeabi_f2d>
 8006452:	a375      	add	r3, pc, #468	; (adr r3, 8006628 <odometry_update+0x268>)
 8006454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006458:	f7fa f8ce 	bl	80005f8 <__aeabi_dmul>
 800645c:	4603      	mov	r3, r0
 800645e:	460c      	mov	r4, r1
 8006460:	4625      	mov	r5, r4
 8006462:	461c      	mov	r4, r3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4618      	mov	r0, r3
 800646a:	f7fa f86d 	bl	8000548 <__aeabi_f2d>
 800646e:	4602      	mov	r2, r0
 8006470:	460b      	mov	r3, r1
 8006472:	4620      	mov	r0, r4
 8006474:	4629      	mov	r1, r5
 8006476:	f7fa f9e9 	bl	800084c <__aeabi_ddiv>
 800647a:	4603      	mov	r3, r0
 800647c:	460c      	mov	r4, r1
 800647e:	4625      	mov	r5, r4
 8006480:	461c      	mov	r4, r3
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006486:	f9b3 3000 	ldrsh.w	r3, [r3]
 800648a:	ee07 3a90 	vmov	s15, r3
 800648e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006492:	ee17 0a90 	vmov	r0, s15
 8006496:	f7fa f857 	bl	8000548 <__aeabi_f2d>
 800649a:	4602      	mov	r2, r0
 800649c:	460b      	mov	r3, r1
 800649e:	4620      	mov	r0, r4
 80064a0:	4629      	mov	r1, r5
 80064a2:	f7fa f8a9 	bl	80005f8 <__aeabi_dmul>
 80064a6:	4603      	mov	r3, r0
 80064a8:	460c      	mov	r4, r1
 80064aa:	4618      	mov	r0, r3
 80064ac:	4621      	mov	r1, r4
 80064ae:	f7fa fb9b 	bl	8000be8 <__aeabi_d2f>
 80064b2:	4603      	mov	r3, r0
 80064b4:	60bb      	str	r3, [r7, #8]
    *(odometry->rightTicks) = 0;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ba:	2200      	movs	r2, #0
 80064bc:	801a      	strh	r2, [r3, #0]
	*(odometry->leftTicks) = 0;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064c2:	2200      	movs	r2, #0
 80064c4:	801a      	strh	r2, [r3, #0]

    odometry->linearDisplacement = (distR + distL)/2;
 80064c6:	ed97 7a03 	vldr	s14, [r7, #12]
 80064ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80064ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80064d2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80064d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	edc3 7a07 	vstr	s15, [r3, #28]
    odometry->angularDisplacement = (distR - distL)/odometry->distanceBetweenWheels;
 80064e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80064e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80064e8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	ed93 7a03 	vldr	s14, [r3, #12]
 80064f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	edc3 7a08 	vstr	s15, [r3, #32]

    odometry->position.x = odometry->position.x + odometry->linearDisplacement*cos(odometry->position.theta + odometry->angularDisplacement/2);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	691b      	ldr	r3, [r3, #16]
 8006500:	4618      	mov	r0, r3
 8006502:	f7fa f821 	bl	8000548 <__aeabi_f2d>
 8006506:	4604      	mov	r4, r0
 8006508:	460d      	mov	r5, r1
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	69db      	ldr	r3, [r3, #28]
 800650e:	4618      	mov	r0, r3
 8006510:	f7fa f81a 	bl	8000548 <__aeabi_f2d>
 8006514:	4680      	mov	r8, r0
 8006516:	4689      	mov	r9, r1
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	ed93 7a06 	vldr	s14, [r3, #24]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	edd3 6a08 	vldr	s13, [r3, #32]
 8006524:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8006528:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800652c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006530:	ee17 0a90 	vmov	r0, s15
 8006534:	f7fa f808 	bl	8000548 <__aeabi_f2d>
 8006538:	4602      	mov	r2, r0
 800653a:	460b      	mov	r3, r1
 800653c:	ec43 2b10 	vmov	d0, r2, r3
 8006540:	f005 f9ba 	bl	800b8b8 <cos>
 8006544:	ec53 2b10 	vmov	r2, r3, d0
 8006548:	4640      	mov	r0, r8
 800654a:	4649      	mov	r1, r9
 800654c:	f7fa f854 	bl	80005f8 <__aeabi_dmul>
 8006550:	4602      	mov	r2, r0
 8006552:	460b      	mov	r3, r1
 8006554:	4620      	mov	r0, r4
 8006556:	4629      	mov	r1, r5
 8006558:	f7f9 fe98 	bl	800028c <__adddf3>
 800655c:	4603      	mov	r3, r0
 800655e:	460c      	mov	r4, r1
 8006560:	4618      	mov	r0, r3
 8006562:	4621      	mov	r1, r4
 8006564:	f7fa fb40 	bl	8000be8 <__aeabi_d2f>
 8006568:	4602      	mov	r2, r0
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	611a      	str	r2, [r3, #16]
    odometry->position.y = odometry->position.y + odometry->linearDisplacement*sin(odometry->position.theta + odometry->angularDisplacement/2);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	695b      	ldr	r3, [r3, #20]
 8006572:	4618      	mov	r0, r3
 8006574:	f7f9 ffe8 	bl	8000548 <__aeabi_f2d>
 8006578:	4604      	mov	r4, r0
 800657a:	460d      	mov	r5, r1
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	69db      	ldr	r3, [r3, #28]
 8006580:	4618      	mov	r0, r3
 8006582:	f7f9 ffe1 	bl	8000548 <__aeabi_f2d>
 8006586:	4680      	mov	r8, r0
 8006588:	4689      	mov	r9, r1
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	ed93 7a06 	vldr	s14, [r3, #24]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	edd3 6a08 	vldr	s13, [r3, #32]
 8006596:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800659a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800659e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065a2:	ee17 0a90 	vmov	r0, s15
 80065a6:	f7f9 ffcf 	bl	8000548 <__aeabi_f2d>
 80065aa:	4602      	mov	r2, r0
 80065ac:	460b      	mov	r3, r1
 80065ae:	ec43 2b10 	vmov	d0, r2, r3
 80065b2:	f005 f9c5 	bl	800b940 <sin>
 80065b6:	ec53 2b10 	vmov	r2, r3, d0
 80065ba:	4640      	mov	r0, r8
 80065bc:	4649      	mov	r1, r9
 80065be:	f7fa f81b 	bl	80005f8 <__aeabi_dmul>
 80065c2:	4602      	mov	r2, r0
 80065c4:	460b      	mov	r3, r1
 80065c6:	4620      	mov	r0, r4
 80065c8:	4629      	mov	r1, r5
 80065ca:	f7f9 fe5f 	bl	800028c <__adddf3>
 80065ce:	4603      	mov	r3, r0
 80065d0:	460c      	mov	r4, r1
 80065d2:	4618      	mov	r0, r3
 80065d4:	4621      	mov	r1, r4
 80065d6:	f7fa fb07 	bl	8000be8 <__aeabi_d2f>
 80065da:	4602      	mov	r2, r0
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	615a      	str	r2, [r3, #20]
    odometry->position.theta = odometry->position.theta + odometry->angularDisplacement;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	ed93 7a06 	vldr	s14, [r3, #24]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	edd3 7a08 	vldr	s15, [r3, #32]
 80065ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	edc3 7a06 	vstr	s15, [r3, #24]
    odometry->position.theta = constrainAngle(odometry->position.theta);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	699b      	ldr	r3, [r3, #24]
 80065fa:	4618      	mov	r0, r3
 80065fc:	f7f9 ffa4 	bl	8000548 <__aeabi_f2d>
 8006600:	4603      	mov	r3, r0
 8006602:	460c      	mov	r4, r1
 8006604:	ec44 3b10 	vmov	d0, r3, r4
 8006608:	f000 fbc2 	bl	8006d90 <constrainAngle>
 800660c:	ec54 3b10 	vmov	r3, r4, d0
 8006610:	4618      	mov	r0, r3
 8006612:	4621      	mov	r1, r4
 8006614:	f7fa fae8 	bl	8000be8 <__aeabi_d2f>
 8006618:	4602      	mov	r2, r0
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	619a      	str	r2, [r3, #24]
}
 800661e:	bf00      	nop
 8006620:	3710      	adds	r7, #16
 8006622:	46bd      	mov	sp, r7
 8006624:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006628:	fc8b007a 	.word	0xfc8b007a
 800662c:	400921fa 	.word	0x400921fa

08006630 <pid_init>:
#include "pid.h"

void pid_init(pid_Context *pid){
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
   pid->integral =     0.;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	f04f 0200 	mov.w	r2, #0
 800663e:	615a      	str	r2, [r3, #20]
   pid->last_error =   0.;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f04f 0200 	mov.w	r2, #0
 8006646:	619a      	str	r2, [r3, #24]
   }
 8006648:	bf00      	nop
 800664a:	370c      	adds	r7, #12
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr

08006654 <pid_update>:

float pid_update(pid_Context *pid, float consign, float mesure){
 8006654:	b580      	push	{r7, lr}
 8006656:	b088      	sub	sp, #32
 8006658:	af00      	add	r7, sp, #0
 800665a:	60f8      	str	r0, [r7, #12]
 800665c:	ed87 0a02 	vstr	s0, [r7, #8]
 8006660:	edc7 0a01 	vstr	s1, [r7, #4]
   float error = consign - mesure;
 8006664:	ed97 7a02 	vldr	s14, [r7, #8]
 8006668:	edd7 7a01 	vldr	s15, [r7, #4]
 800666c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006670:	edc7 7a07 	vstr	s15, [r7, #28]

   float proportional = pid->Kp * error;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	edd3 7a00 	vldr	s15, [r3]
 800667a:	ed97 7a07 	vldr	s14, [r7, #28]
 800667e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006682:	edc7 7a06 	vstr	s15, [r7, #24]
   pid->integral = pid->integral + pid->Ti * error; //euler integration
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	ed93 7a05 	vldr	s14, [r3, #20]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	edd3 6a01 	vldr	s13, [r3, #4]
 8006692:	edd7 7a07 	vldr	s15, [r7, #28]
 8006696:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800669a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	edc3 7a05 	vstr	s15, [r3, #20]
   float derivate = pid->Td*(error - pid->last_error);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	ed93 7a02 	vldr	s14, [r3, #8]
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	edd3 7a06 	vldr	s15, [r3, #24]
 80066b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80066b4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80066b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066bc:	edc7 7a05 	vstr	s15, [r7, #20]

   pid->last_error = error;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	69fa      	ldr	r2, [r7, #28]
 80066c4:	619a      	str	r2, [r3, #24]
   pid->integral = constrain(pid->integral, pid->minOut, pid->maxOut);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	edd3 7a05 	vldr	s15, [r3, #20]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	ed93 7a03 	vldr	s14, [r3, #12]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	edd3 6a04 	vldr	s13, [r3, #16]
 80066d8:	eeb0 1a66 	vmov.f32	s2, s13
 80066dc:	eef0 0a47 	vmov.f32	s1, s14
 80066e0:	eeb0 0a67 	vmov.f32	s0, s15
 80066e4:	f000 f827 	bl	8006736 <constrain>
 80066e8:	eef0 7a40 	vmov.f32	s15, s0
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	edc3 7a05 	vstr	s15, [r3, #20]
   float retval = proportional + derivate + pid->integral;
 80066f2:	ed97 7a06 	vldr	s14, [r7, #24]
 80066f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80066fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	edd3 7a05 	vldr	s15, [r3, #20]
 8006704:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006708:	edc7 7a04 	vstr	s15, [r7, #16]
   return constrain(retval, pid->minOut, pid->maxOut);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	ed93 7a04 	vldr	s14, [r3, #16]
 8006718:	eeb0 1a47 	vmov.f32	s2, s14
 800671c:	eef0 0a67 	vmov.f32	s1, s15
 8006720:	ed97 0a04 	vldr	s0, [r7, #16]
 8006724:	f000 f807 	bl	8006736 <constrain>
 8006728:	eef0 7a40 	vmov.f32	s15, s0
}
 800672c:	eeb0 0a67 	vmov.f32	s0, s15
 8006730:	3720      	adds	r7, #32
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}

08006736 <constrain>:

float constrain(float value,float min,float max){
 8006736:	b480      	push	{r7}
 8006738:	b085      	sub	sp, #20
 800673a:	af00      	add	r7, sp, #0
 800673c:	ed87 0a03 	vstr	s0, [r7, #12]
 8006740:	edc7 0a02 	vstr	s1, [r7, #8]
 8006744:	ed87 1a01 	vstr	s2, [r7, #4]
   if (value < min){
 8006748:	ed97 7a03 	vldr	s14, [r7, #12]
 800674c:	edd7 7a02 	vldr	s15, [r7, #8]
 8006750:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006758:	d501      	bpl.n	800675e <constrain+0x28>
       return min;
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	e00b      	b.n	8006776 <constrain+0x40>
   }
   else if (value > max){
 800675e:	ed97 7a03 	vldr	s14, [r7, #12]
 8006762:	edd7 7a01 	vldr	s15, [r7, #4]
 8006766:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800676a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800676e:	dd01      	ble.n	8006774 <constrain+0x3e>
       return max;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	e000      	b.n	8006776 <constrain+0x40>
   }
   else {
       return value;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	ee07 3a90 	vmov	s15, r3
   }
}
 800677a:	eeb0 0a67 	vmov.f32	s0, s15
 800677e:	3714      	adds	r7, #20
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <robot_update>:
    robot->angularVelocity = 0.;

    robot->mode = 0;
}

void robot_update(diffDriveRobot_Context *robot, float dt){
 8006788:	b580      	push	{r7, lr}
 800678a:	b084      	sub	sp, #16
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	ed87 0a00 	vstr	s0, [r7]
    // odometry position and displacement update
      odometry_update(robot->odometry);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	4618      	mov	r0, r3
 800679a:	f7ff fe11 	bl	80063c0 <odometry_update>

    // mesures vitesses des roues
      float wheelDistAng = robot->odometry->angularDisplacement * robot->distBetweenMotorWheels/2;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	ed93 7a08 	vldr	s14, [r3, #32]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	edd3 7a07 	vldr	s15, [r3, #28]
 80067ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80067b0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80067b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80067b8:	edc7 7a03 	vstr	s15, [r7, #12]
      robot->mesureD = (robot->odometry->linearDisplacement + wheelDistAng)/dt*1000;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	ed93 7a07 	vldr	s14, [r3, #28]
 80067c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80067c8:	ee77 6a27 	vadd.f32	s13, s14, s15
 80067cc:	ed97 7a00 	vldr	s14, [r7]
 80067d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067d4:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80068e8 <robot_update+0x160>
 80067d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
      robot->mesureG = (robot->odometry->linearDisplacement - wheelDistAng)/dt*1000;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	ed93 7a07 	vldr	s14, [r3, #28]
 80067ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80067ee:	ee77 6a67 	vsub.f32	s13, s14, s15
 80067f2:	ed97 7a00 	vldr	s14, [r7]
 80067f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067fa:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80068e8 <robot_update+0x160>
 80067fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

    // mise a jour de la consigne en vitesse et vitese angulaire.
      motionControl_update(robot->motionController, robot->odometry->position, &(robot->linearVelocity), &(robot->angularVelocity));
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6998      	ldr	r0, [r3, #24]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	687a      	ldr	r2, [r7, #4]
 8006812:	f102 0138 	add.w	r1, r2, #56	; 0x38
 8006816:	687a      	ldr	r2, [r7, #4]
 8006818:	323c      	adds	r2, #60	; 0x3c
 800681a:	edd3 6a04 	vldr	s13, [r3, #16]
 800681e:	ed93 7a05 	vldr	s14, [r3, #20]
 8006822:	edd3 7a06 	vldr	s15, [r3, #24]
 8006826:	eeb0 0a66 	vmov.f32	s0, s13
 800682a:	eef0 0a47 	vmov.f32	s1, s14
 800682e:	eeb0 1a67 	vmov.f32	s2, s15
 8006832:	f7ff fc25 	bl	8006080 <motionControl_update>

    // Conversion consignes vitesses et vitesses angulaires en vitesses roues gauche et droite et controle qu'on soit dans le carre des vitesses
      differential_update(robot->differential, robot->linearVelocity, robot->angularVelocity, &(robot->vitD), &(robot->vitG));
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6958      	ldr	r0, [r3, #20]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f103 0120 	add.w	r1, r3, #32
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	3324      	adds	r3, #36	; 0x24
 8006850:	461a      	mov	r2, r3
 8006852:	eef0 0a47 	vmov.f32	s1, s14
 8006856:	eeb0 0a67 	vmov.f32	s0, s15
 800685a:	f7fe fb87 	bl	8004f6c <differential_update>

    // calcul de la commande moteurs Corrigee par des pid.
      robot->commandD = pid_update(robot->pidD, robot->vitD, robot->mesureD);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	68da      	ldr	r2, [r3, #12]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	edd3 7a08 	vldr	s15, [r3, #32]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800686e:	eef0 0a47 	vmov.f32	s1, s14
 8006872:	eeb0 0a67 	vmov.f32	s0, s15
 8006876:	4610      	mov	r0, r2
 8006878:	f7ff feec 	bl	8006654 <pid_update>
 800687c:	eef0 7a40 	vmov.f32	s15, s0
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
      robot->commandG = pid_update(robot->pidG, robot->vitG, robot->mesureG);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	691a      	ldr	r2, [r3, #16]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8006896:	eef0 0a47 	vmov.f32	s1, s14
 800689a:	eeb0 0a67 	vmov.f32	s0, s15
 800689e:	4610      	mov	r0, r2
 80068a0:	f7ff fed8 	bl	8006654 <pid_update>
 80068a4:	eef0 7a40 	vmov.f32	s15, s0
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

    // envoie de la commande aux moteurs
      motor_setSpeed(robot->motorD, (int)robot->commandD);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80068b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80068bc:	ee17 1a90 	vmov	r1, s15
 80068c0:	4610      	mov	r0, r2
 80068c2:	f7ff fce1 	bl	8006288 <motor_setSpeed>
      motor_setSpeed(robot->motorG, (int)robot->commandG);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	685a      	ldr	r2, [r3, #4]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80068d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80068d4:	ee17 1a90 	vmov	r1, s15
 80068d8:	4610      	mov	r0, r2
 80068da:	f7ff fcd5 	bl	8006288 <motor_setSpeed>
}
 80068de:	bf00      	nop
 80068e0:	3710      	adds	r7, #16
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}
 80068e6:	bf00      	nop
 80068e8:	447a0000 	.word	0x447a0000

080068ec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80068ec:	b480      	push	{r7}
 80068ee:	b083      	sub	sp, #12
 80068f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068f2:	4b0f      	ldr	r3, [pc, #60]	; (8006930 <HAL_MspInit+0x44>)
 80068f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068f6:	4a0e      	ldr	r2, [pc, #56]	; (8006930 <HAL_MspInit+0x44>)
 80068f8:	f043 0301 	orr.w	r3, r3, #1
 80068fc:	6613      	str	r3, [r2, #96]	; 0x60
 80068fe:	4b0c      	ldr	r3, [pc, #48]	; (8006930 <HAL_MspInit+0x44>)
 8006900:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006902:	f003 0301 	and.w	r3, r3, #1
 8006906:	607b      	str	r3, [r7, #4]
 8006908:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800690a:	4b09      	ldr	r3, [pc, #36]	; (8006930 <HAL_MspInit+0x44>)
 800690c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800690e:	4a08      	ldr	r2, [pc, #32]	; (8006930 <HAL_MspInit+0x44>)
 8006910:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006914:	6593      	str	r3, [r2, #88]	; 0x58
 8006916:	4b06      	ldr	r3, [pc, #24]	; (8006930 <HAL_MspInit+0x44>)
 8006918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800691a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800691e:	603b      	str	r3, [r7, #0]
 8006920:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006922:	bf00      	nop
 8006924:	370c      	adds	r7, #12
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr
 800692e:	bf00      	nop
 8006930:	40021000 	.word	0x40021000

08006934 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b08a      	sub	sp, #40	; 0x28
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800693c:	f107 0314 	add.w	r3, r7, #20
 8006940:	2200      	movs	r2, #0
 8006942:	601a      	str	r2, [r3, #0]
 8006944:	605a      	str	r2, [r3, #4]
 8006946:	609a      	str	r2, [r3, #8]
 8006948:	60da      	str	r2, [r3, #12]
 800694a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a25      	ldr	r2, [pc, #148]	; (80069e8 <HAL_SPI_MspInit+0xb4>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d144      	bne.n	80069e0 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006956:	4b25      	ldr	r3, [pc, #148]	; (80069ec <HAL_SPI_MspInit+0xb8>)
 8006958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800695a:	4a24      	ldr	r2, [pc, #144]	; (80069ec <HAL_SPI_MspInit+0xb8>)
 800695c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006960:	6593      	str	r3, [r2, #88]	; 0x58
 8006962:	4b22      	ldr	r3, [pc, #136]	; (80069ec <HAL_SPI_MspInit+0xb8>)
 8006964:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006966:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800696a:	613b      	str	r3, [r7, #16]
 800696c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800696e:	4b1f      	ldr	r3, [pc, #124]	; (80069ec <HAL_SPI_MspInit+0xb8>)
 8006970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006972:	4a1e      	ldr	r2, [pc, #120]	; (80069ec <HAL_SPI_MspInit+0xb8>)
 8006974:	f043 0304 	orr.w	r3, r3, #4
 8006978:	64d3      	str	r3, [r2, #76]	; 0x4c
 800697a:	4b1c      	ldr	r3, [pc, #112]	; (80069ec <HAL_SPI_MspInit+0xb8>)
 800697c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800697e:	f003 0304 	and.w	r3, r3, #4
 8006982:	60fb      	str	r3, [r7, #12]
 8006984:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006986:	4b19      	ldr	r3, [pc, #100]	; (80069ec <HAL_SPI_MspInit+0xb8>)
 8006988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800698a:	4a18      	ldr	r2, [pc, #96]	; (80069ec <HAL_SPI_MspInit+0xb8>)
 800698c:	f043 0302 	orr.w	r3, r3, #2
 8006990:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006992:	4b16      	ldr	r3, [pc, #88]	; (80069ec <HAL_SPI_MspInit+0xb8>)
 8006994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006996:	f003 0302 	and.w	r3, r3, #2
 800699a:	60bb      	str	r3, [r7, #8]
 800699c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800699e:	230c      	movs	r3, #12
 80069a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069a2:	2302      	movs	r3, #2
 80069a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069a6:	2300      	movs	r3, #0
 80069a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80069aa:	2303      	movs	r3, #3
 80069ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80069ae:	2305      	movs	r3, #5
 80069b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80069b2:	f107 0314 	add.w	r3, r7, #20
 80069b6:	4619      	mov	r1, r3
 80069b8:	480d      	ldr	r0, [pc, #52]	; (80069f0 <HAL_SPI_MspInit+0xbc>)
 80069ba:	f7fa fcd9 	bl	8001370 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80069be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069c4:	2302      	movs	r3, #2
 80069c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069c8:	2300      	movs	r3, #0
 80069ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80069cc:	2303      	movs	r3, #3
 80069ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80069d0:	2305      	movs	r3, #5
 80069d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80069d4:	f107 0314 	add.w	r3, r7, #20
 80069d8:	4619      	mov	r1, r3
 80069da:	4806      	ldr	r0, [pc, #24]	; (80069f4 <HAL_SPI_MspInit+0xc0>)
 80069dc:	f7fa fcc8 	bl	8001370 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80069e0:	bf00      	nop
 80069e2:	3728      	adds	r7, #40	; 0x28
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}
 80069e8:	40003800 	.word	0x40003800
 80069ec:	40021000 	.word	0x40021000
 80069f0:	48000800 	.word	0x48000800
 80069f4:	48000400 	.word	0x48000400

080069f8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b08c      	sub	sp, #48	; 0x30
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a00:	f107 031c 	add.w	r3, r7, #28
 8006a04:	2200      	movs	r2, #0
 8006a06:	601a      	str	r2, [r3, #0]
 8006a08:	605a      	str	r2, [r3, #4]
 8006a0a:	609a      	str	r2, [r3, #8]
 8006a0c:	60da      	str	r2, [r3, #12]
 8006a0e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a33      	ldr	r2, [pc, #204]	; (8006ae4 <HAL_TIM_Encoder_MspInit+0xec>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d12a      	bne.n	8006a70 <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006a1a:	4b33      	ldr	r3, [pc, #204]	; (8006ae8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006a1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a1e:	4a32      	ldr	r2, [pc, #200]	; (8006ae8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006a20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006a24:	6613      	str	r3, [r2, #96]	; 0x60
 8006a26:	4b30      	ldr	r3, [pc, #192]	; (8006ae8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006a28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a2e:	61bb      	str	r3, [r7, #24]
 8006a30:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a32:	4b2d      	ldr	r3, [pc, #180]	; (8006ae8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a36:	4a2c      	ldr	r2, [pc, #176]	; (8006ae8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006a38:	f043 0301 	orr.w	r3, r3, #1
 8006a3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a3e:	4b2a      	ldr	r3, [pc, #168]	; (8006ae8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a42:	f003 0301 	and.w	r3, r3, #1
 8006a46:	617b      	str	r3, [r7, #20]
 8006a48:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006a4a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006a4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a50:	2302      	movs	r3, #2
 8006a52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006a54:	2301      	movs	r3, #1
 8006a56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a60:	f107 031c 	add.w	r3, r7, #28
 8006a64:	4619      	mov	r1, r3
 8006a66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006a6a:	f7fa fc81 	bl	8001370 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8006a6e:	e034      	b.n	8006ada <HAL_TIM_Encoder_MspInit+0xe2>
  else if(htim_encoder->Instance==TIM4)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4a1d      	ldr	r2, [pc, #116]	; (8006aec <HAL_TIM_Encoder_MspInit+0xf4>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d12f      	bne.n	8006ada <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006a7a:	4b1b      	ldr	r3, [pc, #108]	; (8006ae8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006a7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a7e:	4a1a      	ldr	r2, [pc, #104]	; (8006ae8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006a80:	f043 0304 	orr.w	r3, r3, #4
 8006a84:	6593      	str	r3, [r2, #88]	; 0x58
 8006a86:	4b18      	ldr	r3, [pc, #96]	; (8006ae8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006a88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a8a:	f003 0304 	and.w	r3, r3, #4
 8006a8e:	613b      	str	r3, [r7, #16]
 8006a90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006a92:	4b15      	ldr	r3, [pc, #84]	; (8006ae8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a96:	4a14      	ldr	r2, [pc, #80]	; (8006ae8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006a98:	f043 0302 	orr.w	r3, r3, #2
 8006a9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a9e:	4b12      	ldr	r3, [pc, #72]	; (8006ae8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aa2:	f003 0302 	and.w	r3, r3, #2
 8006aa6:	60fb      	str	r3, [r7, #12]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006aaa:	23c0      	movs	r3, #192	; 0xc0
 8006aac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006aae:	2302      	movs	r3, #2
 8006ab0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006aba:	2302      	movs	r3, #2
 8006abc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006abe:	f107 031c 	add.w	r3, r7, #28
 8006ac2:	4619      	mov	r1, r3
 8006ac4:	480a      	ldr	r0, [pc, #40]	; (8006af0 <HAL_TIM_Encoder_MspInit+0xf8>)
 8006ac6:	f7fa fc53 	bl	8001370 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8006aca:	2200      	movs	r2, #0
 8006acc:	2100      	movs	r1, #0
 8006ace:	201e      	movs	r0, #30
 8006ad0:	f7fa fbd7 	bl	8001282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8006ad4:	201e      	movs	r0, #30
 8006ad6:	f7fa fbf0 	bl	80012ba <HAL_NVIC_EnableIRQ>
}
 8006ada:	bf00      	nop
 8006adc:	3730      	adds	r7, #48	; 0x30
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	40012c00 	.word	0x40012c00
 8006ae8:	40021000 	.word	0x40021000
 8006aec:	40000800 	.word	0x40000800
 8006af0:	48000400 	.word	0x48000400

08006af4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b085      	sub	sp, #20
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b04:	d10c      	bne.n	8006b20 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006b06:	4b12      	ldr	r3, [pc, #72]	; (8006b50 <HAL_TIM_PWM_MspInit+0x5c>)
 8006b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b0a:	4a11      	ldr	r2, [pc, #68]	; (8006b50 <HAL_TIM_PWM_MspInit+0x5c>)
 8006b0c:	f043 0301 	orr.w	r3, r3, #1
 8006b10:	6593      	str	r3, [r2, #88]	; 0x58
 8006b12:	4b0f      	ldr	r3, [pc, #60]	; (8006b50 <HAL_TIM_PWM_MspInit+0x5c>)
 8006b14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b16:	f003 0301 	and.w	r3, r3, #1
 8006b1a:	60fb      	str	r3, [r7, #12]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8006b1e:	e010      	b.n	8006b42 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a0b      	ldr	r2, [pc, #44]	; (8006b54 <HAL_TIM_PWM_MspInit+0x60>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d10b      	bne.n	8006b42 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006b2a:	4b09      	ldr	r3, [pc, #36]	; (8006b50 <HAL_TIM_PWM_MspInit+0x5c>)
 8006b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b2e:	4a08      	ldr	r2, [pc, #32]	; (8006b50 <HAL_TIM_PWM_MspInit+0x5c>)
 8006b30:	f043 0302 	orr.w	r3, r3, #2
 8006b34:	6593      	str	r3, [r2, #88]	; 0x58
 8006b36:	4b06      	ldr	r3, [pc, #24]	; (8006b50 <HAL_TIM_PWM_MspInit+0x5c>)
 8006b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b3a:	f003 0302 	and.w	r3, r3, #2
 8006b3e:	60bb      	str	r3, [r7, #8]
 8006b40:	68bb      	ldr	r3, [r7, #8]
}
 8006b42:	bf00      	nop
 8006b44:	3714      	adds	r7, #20
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr
 8006b4e:	bf00      	nop
 8006b50:	40021000 	.word	0x40021000
 8006b54:	40000400 	.word	0x40000400

08006b58 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b08a      	sub	sp, #40	; 0x28
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b60:	f107 0314 	add.w	r3, r7, #20
 8006b64:	2200      	movs	r2, #0
 8006b66:	601a      	str	r2, [r3, #0]
 8006b68:	605a      	str	r2, [r3, #4]
 8006b6a:	609a      	str	r2, [r3, #8]
 8006b6c:	60da      	str	r2, [r3, #12]
 8006b6e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b78:	d11c      	bne.n	8006bb4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b7a:	4b21      	ldr	r3, [pc, #132]	; (8006c00 <HAL_TIM_MspPostInit+0xa8>)
 8006b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b7e:	4a20      	ldr	r2, [pc, #128]	; (8006c00 <HAL_TIM_MspPostInit+0xa8>)
 8006b80:	f043 0302 	orr.w	r3, r3, #2
 8006b84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006b86:	4b1e      	ldr	r3, [pc, #120]	; (8006c00 <HAL_TIM_MspPostInit+0xa8>)
 8006b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b8a:	f003 0302 	and.w	r3, r3, #2
 8006b8e:	613b      	str	r3, [r7, #16]
 8006b90:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration    
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = MotA_PWM_Pin;
 8006b92:	2308      	movs	r3, #8
 8006b94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b96:	2302      	movs	r3, #2
 8006b98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MotA_PWM_GPIO_Port, &GPIO_InitStruct);
 8006ba6:	f107 0314 	add.w	r3, r7, #20
 8006baa:	4619      	mov	r1, r3
 8006bac:	4815      	ldr	r0, [pc, #84]	; (8006c04 <HAL_TIM_MspPostInit+0xac>)
 8006bae:	f7fa fbdf 	bl	8001370 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8006bb2:	e021      	b.n	8006bf8 <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM3)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a13      	ldr	r2, [pc, #76]	; (8006c08 <HAL_TIM_MspPostInit+0xb0>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d11c      	bne.n	8006bf8 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006bbe:	4b10      	ldr	r3, [pc, #64]	; (8006c00 <HAL_TIM_MspPostInit+0xa8>)
 8006bc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006bc2:	4a0f      	ldr	r2, [pc, #60]	; (8006c00 <HAL_TIM_MspPostInit+0xa8>)
 8006bc4:	f043 0301 	orr.w	r3, r3, #1
 8006bc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006bca:	4b0d      	ldr	r3, [pc, #52]	; (8006c00 <HAL_TIM_MspPostInit+0xa8>)
 8006bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006bce:	f003 0301 	and.w	r3, r3, #1
 8006bd2:	60fb      	str	r3, [r7, #12]
 8006bd4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MotB_PWM_Pin;
 8006bd6:	2380      	movs	r3, #128	; 0x80
 8006bd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bda:	2302      	movs	r3, #2
 8006bdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bde:	2300      	movs	r3, #0
 8006be0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006be2:	2300      	movs	r3, #0
 8006be4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006be6:	2302      	movs	r3, #2
 8006be8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MotB_PWM_GPIO_Port, &GPIO_InitStruct);
 8006bea:	f107 0314 	add.w	r3, r7, #20
 8006bee:	4619      	mov	r1, r3
 8006bf0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006bf4:	f7fa fbbc 	bl	8001370 <HAL_GPIO_Init>
}
 8006bf8:	bf00      	nop
 8006bfa:	3728      	adds	r7, #40	; 0x28
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	40021000 	.word	0x40021000
 8006c04:	48000400 	.word	0x48000400
 8006c08:	40000400 	.word	0x40000400

08006c0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b08a      	sub	sp, #40	; 0x28
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c14:	f107 0314 	add.w	r3, r7, #20
 8006c18:	2200      	movs	r2, #0
 8006c1a:	601a      	str	r2, [r3, #0]
 8006c1c:	605a      	str	r2, [r3, #4]
 8006c1e:	609a      	str	r2, [r3, #8]
 8006c20:	60da      	str	r2, [r3, #12]
 8006c22:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a1b      	ldr	r2, [pc, #108]	; (8006c98 <HAL_UART_MspInit+0x8c>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d130      	bne.n	8006c90 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006c2e:	4b1b      	ldr	r3, [pc, #108]	; (8006c9c <HAL_UART_MspInit+0x90>)
 8006c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c32:	4a1a      	ldr	r2, [pc, #104]	; (8006c9c <HAL_UART_MspInit+0x90>)
 8006c34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c38:	6593      	str	r3, [r2, #88]	; 0x58
 8006c3a:	4b18      	ldr	r3, [pc, #96]	; (8006c9c <HAL_UART_MspInit+0x90>)
 8006c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c42:	613b      	str	r3, [r7, #16]
 8006c44:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c46:	4b15      	ldr	r3, [pc, #84]	; (8006c9c <HAL_UART_MspInit+0x90>)
 8006c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c4a:	4a14      	ldr	r2, [pc, #80]	; (8006c9c <HAL_UART_MspInit+0x90>)
 8006c4c:	f043 0301 	orr.w	r3, r3, #1
 8006c50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006c52:	4b12      	ldr	r3, [pc, #72]	; (8006c9c <HAL_UART_MspInit+0x90>)
 8006c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c56:	f003 0301 	and.w	r3, r3, #1
 8006c5a:	60fb      	str	r3, [r7, #12]
 8006c5c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006c5e:	230c      	movs	r3, #12
 8006c60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c62:	2302      	movs	r3, #2
 8006c64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c66:	2300      	movs	r3, #0
 8006c68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006c6e:	2307      	movs	r3, #7
 8006c70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c72:	f107 0314 	add.w	r3, r7, #20
 8006c76:	4619      	mov	r1, r3
 8006c78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006c7c:	f7fa fb78 	bl	8001370 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006c80:	2200      	movs	r2, #0
 8006c82:	2100      	movs	r1, #0
 8006c84:	2026      	movs	r0, #38	; 0x26
 8006c86:	f7fa fafc 	bl	8001282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006c8a:	2026      	movs	r0, #38	; 0x26
 8006c8c:	f7fa fb15 	bl	80012ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8006c90:	bf00      	nop
 8006c92:	3728      	adds	r7, #40	; 0x28
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}
 8006c98:	40004400 	.word	0x40004400
 8006c9c:	40021000 	.word	0x40021000

08006ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006ca4:	bf00      	nop
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cac:	4770      	bx	lr

08006cae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006cae:	b480      	push	{r7}
 8006cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006cb2:	e7fe      	b.n	8006cb2 <HardFault_Handler+0x4>

08006cb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006cb8:	e7fe      	b.n	8006cb8 <MemManage_Handler+0x4>

08006cba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006cba:	b480      	push	{r7}
 8006cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006cbe:	e7fe      	b.n	8006cbe <BusFault_Handler+0x4>

08006cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006cc4:	e7fe      	b.n	8006cc4 <UsageFault_Handler+0x4>

08006cc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006cc6:	b480      	push	{r7}
 8006cc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006cca:	bf00      	nop
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr

08006cd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006cd8:	bf00      	nop
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr

08006ce2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006ce2:	b480      	push	{r7}
 8006ce4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006ce6:	bf00      	nop
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cee:	4770      	bx	lr

08006cf0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006cf4:	f7fa f9cc 	bl	8001090 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006cf8:	bf00      	nop
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8006d00:	4802      	ldr	r0, [pc, #8]	; (8006d0c <TIM4_IRQHandler+0x10>)
 8006d02:	f7fc f9cb 	bl	800309c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8006d06:	bf00      	nop
 8006d08:	bd80      	pop	{r7, pc}
 8006d0a:	bf00      	nop
 8006d0c:	20000a80 	.word	0x20000a80

08006d10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8006d14:	4802      	ldr	r0, [pc, #8]	; (8006d20 <USART2_IRQHandler+0x10>)
 8006d16:	f7fd f9bf 	bl	8004098 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8006d1a:	bf00      	nop
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	bf00      	nop
 8006d20:	20000eb0 	.word	0x20000eb0

08006d24 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8006d24:	b480      	push	{r7}
 8006d26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006d28:	4b17      	ldr	r3, [pc, #92]	; (8006d88 <SystemInit+0x64>)
 8006d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d2e:	4a16      	ldr	r2, [pc, #88]	; (8006d88 <SystemInit+0x64>)
 8006d30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006d34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8006d38:	4b14      	ldr	r3, [pc, #80]	; (8006d8c <SystemInit+0x68>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a13      	ldr	r2, [pc, #76]	; (8006d8c <SystemInit+0x68>)
 8006d3e:	f043 0301 	orr.w	r3, r3, #1
 8006d42:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8006d44:	4b11      	ldr	r3, [pc, #68]	; (8006d8c <SystemInit+0x68>)
 8006d46:	2200      	movs	r2, #0
 8006d48:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8006d4a:	4b10      	ldr	r3, [pc, #64]	; (8006d8c <SystemInit+0x68>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a0f      	ldr	r2, [pc, #60]	; (8006d8c <SystemInit+0x68>)
 8006d50:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8006d54:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8006d58:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8006d5a:	4b0c      	ldr	r3, [pc, #48]	; (8006d8c <SystemInit+0x68>)
 8006d5c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006d60:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006d62:	4b0a      	ldr	r3, [pc, #40]	; (8006d8c <SystemInit+0x68>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a09      	ldr	r2, [pc, #36]	; (8006d8c <SystemInit+0x68>)
 8006d68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d6c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8006d6e:	4b07      	ldr	r3, [pc, #28]	; (8006d8c <SystemInit+0x68>)
 8006d70:	2200      	movs	r2, #0
 8006d72:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006d74:	4b04      	ldr	r3, [pc, #16]	; (8006d88 <SystemInit+0x64>)
 8006d76:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006d7a:	609a      	str	r2, [r3, #8]
#endif
}
 8006d7c:	bf00      	nop
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d84:	4770      	bx	lr
 8006d86:	bf00      	nop
 8006d88:	e000ed00 	.word	0xe000ed00
 8006d8c:	40021000 	.word	0x40021000

08006d90 <constrainAngle>:
#include "utils.h"

double constrainAngle(double x){
 8006d90:	b590      	push	{r4, r7, lr}
 8006d92:	b083      	sub	sp, #12
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	ed87 0b00 	vstr	d0, [r7]
    x = fmod(x + PI,2*PI);
 8006d9a:	a321      	add	r3, pc, #132	; (adr r3, 8006e20 <constrainAngle+0x90>)
 8006d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006da4:	f7f9 fa72 	bl	800028c <__adddf3>
 8006da8:	4603      	mov	r3, r0
 8006daa:	460c      	mov	r4, r1
 8006dac:	ec44 3b17 	vmov	d7, r3, r4
 8006db0:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8006e18 <constrainAngle+0x88>
 8006db4:	eeb0 0a47 	vmov.f32	s0, s14
 8006db8:	eef0 0a67 	vmov.f32	s1, s15
 8006dbc:	f004 fe0a 	bl	800b9d4 <fmod>
 8006dc0:	ed87 0b00 	vstr	d0, [r7]
    if (x < 0)
 8006dc4:	f04f 0200 	mov.w	r2, #0
 8006dc8:	f04f 0300 	mov.w	r3, #0
 8006dcc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dd0:	f7f9 fe84 	bl	8000adc <__aeabi_dcmplt>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d00a      	beq.n	8006df0 <constrainAngle+0x60>
        x += 2*PI;
 8006dda:	a30f      	add	r3, pc, #60	; (adr r3, 8006e18 <constrainAngle+0x88>)
 8006ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006de4:	f7f9 fa52 	bl	800028c <__adddf3>
 8006de8:	4603      	mov	r3, r0
 8006dea:	460c      	mov	r4, r1
 8006dec:	e9c7 3400 	strd	r3, r4, [r7]
    return x - PI;
 8006df0:	a30b      	add	r3, pc, #44	; (adr r3, 8006e20 <constrainAngle+0x90>)
 8006df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dfa:	f7f9 fa45 	bl	8000288 <__aeabi_dsub>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	460c      	mov	r4, r1
 8006e02:	ec44 3b17 	vmov	d7, r3, r4
}
 8006e06:	eeb0 0a47 	vmov.f32	s0, s14
 8006e0a:	eef0 0a67 	vmov.f32	s1, s15
 8006e0e:	370c      	adds	r7, #12
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd90      	pop	{r4, r7, pc}
 8006e14:	f3af 8000 	nop.w
 8006e18:	54442d18 	.word	0x54442d18
 8006e1c:	401921fb 	.word	0x401921fb
 8006e20:	54442d18 	.word	0x54442d18
 8006e24:	400921fb 	.word	0x400921fb

08006e28 <__libc_init_array>:
 8006e28:	b570      	push	{r4, r5, r6, lr}
 8006e2a:	4e0d      	ldr	r6, [pc, #52]	; (8006e60 <__libc_init_array+0x38>)
 8006e2c:	4c0d      	ldr	r4, [pc, #52]	; (8006e64 <__libc_init_array+0x3c>)
 8006e2e:	1ba4      	subs	r4, r4, r6
 8006e30:	10a4      	asrs	r4, r4, #2
 8006e32:	2500      	movs	r5, #0
 8006e34:	42a5      	cmp	r5, r4
 8006e36:	d109      	bne.n	8006e4c <__libc_init_array+0x24>
 8006e38:	4e0b      	ldr	r6, [pc, #44]	; (8006e68 <__libc_init_array+0x40>)
 8006e3a:	4c0c      	ldr	r4, [pc, #48]	; (8006e6c <__libc_init_array+0x44>)
 8006e3c:	f007 f9bc 	bl	800e1b8 <_init>
 8006e40:	1ba4      	subs	r4, r4, r6
 8006e42:	10a4      	asrs	r4, r4, #2
 8006e44:	2500      	movs	r5, #0
 8006e46:	42a5      	cmp	r5, r4
 8006e48:	d105      	bne.n	8006e56 <__libc_init_array+0x2e>
 8006e4a:	bd70      	pop	{r4, r5, r6, pc}
 8006e4c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006e50:	4798      	blx	r3
 8006e52:	3501      	adds	r5, #1
 8006e54:	e7ee      	b.n	8006e34 <__libc_init_array+0xc>
 8006e56:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006e5a:	4798      	blx	r3
 8006e5c:	3501      	adds	r5, #1
 8006e5e:	e7f2      	b.n	8006e46 <__libc_init_array+0x1e>
 8006e60:	0800e770 	.word	0x0800e770
 8006e64:	0800e770 	.word	0x0800e770
 8006e68:	0800e770 	.word	0x0800e770
 8006e6c:	0800e778 	.word	0x0800e778

08006e70 <memset>:
 8006e70:	4402      	add	r2, r0
 8006e72:	4603      	mov	r3, r0
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d100      	bne.n	8006e7a <memset+0xa>
 8006e78:	4770      	bx	lr
 8006e7a:	f803 1b01 	strb.w	r1, [r3], #1
 8006e7e:	e7f9      	b.n	8006e74 <memset+0x4>

08006e80 <sprintf>:
 8006e80:	b40e      	push	{r1, r2, r3}
 8006e82:	b500      	push	{lr}
 8006e84:	b09c      	sub	sp, #112	; 0x70
 8006e86:	ab1d      	add	r3, sp, #116	; 0x74
 8006e88:	9002      	str	r0, [sp, #8]
 8006e8a:	9006      	str	r0, [sp, #24]
 8006e8c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006e90:	4809      	ldr	r0, [pc, #36]	; (8006eb8 <sprintf+0x38>)
 8006e92:	9107      	str	r1, [sp, #28]
 8006e94:	9104      	str	r1, [sp, #16]
 8006e96:	4909      	ldr	r1, [pc, #36]	; (8006ebc <sprintf+0x3c>)
 8006e98:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e9c:	9105      	str	r1, [sp, #20]
 8006e9e:	6800      	ldr	r0, [r0, #0]
 8006ea0:	9301      	str	r3, [sp, #4]
 8006ea2:	a902      	add	r1, sp, #8
 8006ea4:	f000 fec4 	bl	8007c30 <_svfprintf_r>
 8006ea8:	9b02      	ldr	r3, [sp, #8]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	701a      	strb	r2, [r3, #0]
 8006eae:	b01c      	add	sp, #112	; 0x70
 8006eb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006eb4:	b003      	add	sp, #12
 8006eb6:	4770      	bx	lr
 8006eb8:	20000010 	.word	0x20000010
 8006ebc:	ffff0208 	.word	0xffff0208

08006ec0 <sulp>:
 8006ec0:	b570      	push	{r4, r5, r6, lr}
 8006ec2:	4604      	mov	r4, r0
 8006ec4:	460d      	mov	r5, r1
 8006ec6:	ec45 4b10 	vmov	d0, r4, r5
 8006eca:	4616      	mov	r6, r2
 8006ecc:	f004 f874 	bl	800afb8 <__ulp>
 8006ed0:	ec51 0b10 	vmov	r0, r1, d0
 8006ed4:	b17e      	cbz	r6, 8006ef6 <sulp+0x36>
 8006ed6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006eda:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	dd09      	ble.n	8006ef6 <sulp+0x36>
 8006ee2:	051b      	lsls	r3, r3, #20
 8006ee4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006ee8:	2400      	movs	r4, #0
 8006eea:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006eee:	4622      	mov	r2, r4
 8006ef0:	462b      	mov	r3, r5
 8006ef2:	f7f9 fb81 	bl	80005f8 <__aeabi_dmul>
 8006ef6:	bd70      	pop	{r4, r5, r6, pc}

08006ef8 <_strtod_l>:
 8006ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006efc:	461f      	mov	r7, r3
 8006efe:	b0a1      	sub	sp, #132	; 0x84
 8006f00:	2300      	movs	r3, #0
 8006f02:	4681      	mov	r9, r0
 8006f04:	4638      	mov	r0, r7
 8006f06:	460e      	mov	r6, r1
 8006f08:	9217      	str	r2, [sp, #92]	; 0x5c
 8006f0a:	931c      	str	r3, [sp, #112]	; 0x70
 8006f0c:	f003 fb41 	bl	800a592 <__localeconv_l>
 8006f10:	4680      	mov	r8, r0
 8006f12:	6800      	ldr	r0, [r0, #0]
 8006f14:	f7f9 f95c 	bl	80001d0 <strlen>
 8006f18:	f04f 0a00 	mov.w	sl, #0
 8006f1c:	4604      	mov	r4, r0
 8006f1e:	f04f 0b00 	mov.w	fp, #0
 8006f22:	961b      	str	r6, [sp, #108]	; 0x6c
 8006f24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006f26:	781a      	ldrb	r2, [r3, #0]
 8006f28:	2a0d      	cmp	r2, #13
 8006f2a:	d832      	bhi.n	8006f92 <_strtod_l+0x9a>
 8006f2c:	2a09      	cmp	r2, #9
 8006f2e:	d236      	bcs.n	8006f9e <_strtod_l+0xa6>
 8006f30:	2a00      	cmp	r2, #0
 8006f32:	d03e      	beq.n	8006fb2 <_strtod_l+0xba>
 8006f34:	2300      	movs	r3, #0
 8006f36:	930d      	str	r3, [sp, #52]	; 0x34
 8006f38:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006f3a:	782b      	ldrb	r3, [r5, #0]
 8006f3c:	2b30      	cmp	r3, #48	; 0x30
 8006f3e:	f040 80ac 	bne.w	800709a <_strtod_l+0x1a2>
 8006f42:	786b      	ldrb	r3, [r5, #1]
 8006f44:	2b58      	cmp	r3, #88	; 0x58
 8006f46:	d001      	beq.n	8006f4c <_strtod_l+0x54>
 8006f48:	2b78      	cmp	r3, #120	; 0x78
 8006f4a:	d167      	bne.n	800701c <_strtod_l+0x124>
 8006f4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f4e:	9301      	str	r3, [sp, #4]
 8006f50:	ab1c      	add	r3, sp, #112	; 0x70
 8006f52:	9300      	str	r3, [sp, #0]
 8006f54:	9702      	str	r7, [sp, #8]
 8006f56:	ab1d      	add	r3, sp, #116	; 0x74
 8006f58:	4a88      	ldr	r2, [pc, #544]	; (800717c <_strtod_l+0x284>)
 8006f5a:	a91b      	add	r1, sp, #108	; 0x6c
 8006f5c:	4648      	mov	r0, r9
 8006f5e:	f003 f83e 	bl	8009fde <__gethex>
 8006f62:	f010 0407 	ands.w	r4, r0, #7
 8006f66:	4606      	mov	r6, r0
 8006f68:	d005      	beq.n	8006f76 <_strtod_l+0x7e>
 8006f6a:	2c06      	cmp	r4, #6
 8006f6c:	d12b      	bne.n	8006fc6 <_strtod_l+0xce>
 8006f6e:	3501      	adds	r5, #1
 8006f70:	2300      	movs	r3, #0
 8006f72:	951b      	str	r5, [sp, #108]	; 0x6c
 8006f74:	930d      	str	r3, [sp, #52]	; 0x34
 8006f76:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	f040 859a 	bne.w	8007ab2 <_strtod_l+0xbba>
 8006f7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f80:	b1e3      	cbz	r3, 8006fbc <_strtod_l+0xc4>
 8006f82:	4652      	mov	r2, sl
 8006f84:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006f88:	ec43 2b10 	vmov	d0, r2, r3
 8006f8c:	b021      	add	sp, #132	; 0x84
 8006f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f92:	2a2b      	cmp	r2, #43	; 0x2b
 8006f94:	d015      	beq.n	8006fc2 <_strtod_l+0xca>
 8006f96:	2a2d      	cmp	r2, #45	; 0x2d
 8006f98:	d004      	beq.n	8006fa4 <_strtod_l+0xac>
 8006f9a:	2a20      	cmp	r2, #32
 8006f9c:	d1ca      	bne.n	8006f34 <_strtod_l+0x3c>
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	931b      	str	r3, [sp, #108]	; 0x6c
 8006fa2:	e7bf      	b.n	8006f24 <_strtod_l+0x2c>
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	920d      	str	r2, [sp, #52]	; 0x34
 8006fa8:	1c5a      	adds	r2, r3, #1
 8006faa:	921b      	str	r2, [sp, #108]	; 0x6c
 8006fac:	785b      	ldrb	r3, [r3, #1]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d1c2      	bne.n	8006f38 <_strtod_l+0x40>
 8006fb2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006fb4:	961b      	str	r6, [sp, #108]	; 0x6c
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	f040 8579 	bne.w	8007aae <_strtod_l+0xbb6>
 8006fbc:	4652      	mov	r2, sl
 8006fbe:	465b      	mov	r3, fp
 8006fc0:	e7e2      	b.n	8006f88 <_strtod_l+0x90>
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	e7ef      	b.n	8006fa6 <_strtod_l+0xae>
 8006fc6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006fc8:	b13a      	cbz	r2, 8006fda <_strtod_l+0xe2>
 8006fca:	2135      	movs	r1, #53	; 0x35
 8006fcc:	a81e      	add	r0, sp, #120	; 0x78
 8006fce:	f004 f8eb 	bl	800b1a8 <__copybits>
 8006fd2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006fd4:	4648      	mov	r0, r9
 8006fd6:	f003 fd74 	bl	800aac2 <_Bfree>
 8006fda:	3c01      	subs	r4, #1
 8006fdc:	2c04      	cmp	r4, #4
 8006fde:	d806      	bhi.n	8006fee <_strtod_l+0xf6>
 8006fe0:	e8df f004 	tbb	[pc, r4]
 8006fe4:	1714030a 	.word	0x1714030a
 8006fe8:	0a          	.byte	0x0a
 8006fe9:	00          	.byte	0x00
 8006fea:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8006fee:	0730      	lsls	r0, r6, #28
 8006ff0:	d5c1      	bpl.n	8006f76 <_strtod_l+0x7e>
 8006ff2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006ff6:	e7be      	b.n	8006f76 <_strtod_l+0x7e>
 8006ff8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8006ffc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006ffe:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007002:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007006:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800700a:	e7f0      	b.n	8006fee <_strtod_l+0xf6>
 800700c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8007180 <_strtod_l+0x288>
 8007010:	e7ed      	b.n	8006fee <_strtod_l+0xf6>
 8007012:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007016:	f04f 3aff 	mov.w	sl, #4294967295
 800701a:	e7e8      	b.n	8006fee <_strtod_l+0xf6>
 800701c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800701e:	1c5a      	adds	r2, r3, #1
 8007020:	921b      	str	r2, [sp, #108]	; 0x6c
 8007022:	785b      	ldrb	r3, [r3, #1]
 8007024:	2b30      	cmp	r3, #48	; 0x30
 8007026:	d0f9      	beq.n	800701c <_strtod_l+0x124>
 8007028:	2b00      	cmp	r3, #0
 800702a:	d0a4      	beq.n	8006f76 <_strtod_l+0x7e>
 800702c:	2301      	movs	r3, #1
 800702e:	2500      	movs	r5, #0
 8007030:	9306      	str	r3, [sp, #24]
 8007032:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007034:	9308      	str	r3, [sp, #32]
 8007036:	9507      	str	r5, [sp, #28]
 8007038:	9505      	str	r5, [sp, #20]
 800703a:	220a      	movs	r2, #10
 800703c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800703e:	7807      	ldrb	r7, [r0, #0]
 8007040:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8007044:	b2d9      	uxtb	r1, r3
 8007046:	2909      	cmp	r1, #9
 8007048:	d929      	bls.n	800709e <_strtod_l+0x1a6>
 800704a:	4622      	mov	r2, r4
 800704c:	f8d8 1000 	ldr.w	r1, [r8]
 8007050:	f004 f92c 	bl	800b2ac <strncmp>
 8007054:	2800      	cmp	r0, #0
 8007056:	d031      	beq.n	80070bc <_strtod_l+0x1c4>
 8007058:	2000      	movs	r0, #0
 800705a:	9c05      	ldr	r4, [sp, #20]
 800705c:	9004      	str	r0, [sp, #16]
 800705e:	463b      	mov	r3, r7
 8007060:	4602      	mov	r2, r0
 8007062:	2b65      	cmp	r3, #101	; 0x65
 8007064:	d001      	beq.n	800706a <_strtod_l+0x172>
 8007066:	2b45      	cmp	r3, #69	; 0x45
 8007068:	d114      	bne.n	8007094 <_strtod_l+0x19c>
 800706a:	b924      	cbnz	r4, 8007076 <_strtod_l+0x17e>
 800706c:	b910      	cbnz	r0, 8007074 <_strtod_l+0x17c>
 800706e:	9b06      	ldr	r3, [sp, #24]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d09e      	beq.n	8006fb2 <_strtod_l+0xba>
 8007074:	2400      	movs	r4, #0
 8007076:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8007078:	1c73      	adds	r3, r6, #1
 800707a:	931b      	str	r3, [sp, #108]	; 0x6c
 800707c:	7873      	ldrb	r3, [r6, #1]
 800707e:	2b2b      	cmp	r3, #43	; 0x2b
 8007080:	d078      	beq.n	8007174 <_strtod_l+0x27c>
 8007082:	2b2d      	cmp	r3, #45	; 0x2d
 8007084:	d070      	beq.n	8007168 <_strtod_l+0x270>
 8007086:	f04f 0c00 	mov.w	ip, #0
 800708a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800708e:	2f09      	cmp	r7, #9
 8007090:	d97c      	bls.n	800718c <_strtod_l+0x294>
 8007092:	961b      	str	r6, [sp, #108]	; 0x6c
 8007094:	f04f 0e00 	mov.w	lr, #0
 8007098:	e09a      	b.n	80071d0 <_strtod_l+0x2d8>
 800709a:	2300      	movs	r3, #0
 800709c:	e7c7      	b.n	800702e <_strtod_l+0x136>
 800709e:	9905      	ldr	r1, [sp, #20]
 80070a0:	2908      	cmp	r1, #8
 80070a2:	bfdd      	ittte	le
 80070a4:	9907      	ldrle	r1, [sp, #28]
 80070a6:	fb02 3301 	mlale	r3, r2, r1, r3
 80070aa:	9307      	strle	r3, [sp, #28]
 80070ac:	fb02 3505 	mlagt	r5, r2, r5, r3
 80070b0:	9b05      	ldr	r3, [sp, #20]
 80070b2:	3001      	adds	r0, #1
 80070b4:	3301      	adds	r3, #1
 80070b6:	9305      	str	r3, [sp, #20]
 80070b8:	901b      	str	r0, [sp, #108]	; 0x6c
 80070ba:	e7bf      	b.n	800703c <_strtod_l+0x144>
 80070bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070be:	191a      	adds	r2, r3, r4
 80070c0:	921b      	str	r2, [sp, #108]	; 0x6c
 80070c2:	9a05      	ldr	r2, [sp, #20]
 80070c4:	5d1b      	ldrb	r3, [r3, r4]
 80070c6:	2a00      	cmp	r2, #0
 80070c8:	d037      	beq.n	800713a <_strtod_l+0x242>
 80070ca:	9c05      	ldr	r4, [sp, #20]
 80070cc:	4602      	mov	r2, r0
 80070ce:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80070d2:	2909      	cmp	r1, #9
 80070d4:	d913      	bls.n	80070fe <_strtod_l+0x206>
 80070d6:	2101      	movs	r1, #1
 80070d8:	9104      	str	r1, [sp, #16]
 80070da:	e7c2      	b.n	8007062 <_strtod_l+0x16a>
 80070dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070de:	1c5a      	adds	r2, r3, #1
 80070e0:	921b      	str	r2, [sp, #108]	; 0x6c
 80070e2:	785b      	ldrb	r3, [r3, #1]
 80070e4:	3001      	adds	r0, #1
 80070e6:	2b30      	cmp	r3, #48	; 0x30
 80070e8:	d0f8      	beq.n	80070dc <_strtod_l+0x1e4>
 80070ea:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80070ee:	2a08      	cmp	r2, #8
 80070f0:	f200 84e4 	bhi.w	8007abc <_strtod_l+0xbc4>
 80070f4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80070f6:	9208      	str	r2, [sp, #32]
 80070f8:	4602      	mov	r2, r0
 80070fa:	2000      	movs	r0, #0
 80070fc:	4604      	mov	r4, r0
 80070fe:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8007102:	f100 0101 	add.w	r1, r0, #1
 8007106:	d012      	beq.n	800712e <_strtod_l+0x236>
 8007108:	440a      	add	r2, r1
 800710a:	eb00 0c04 	add.w	ip, r0, r4
 800710e:	4621      	mov	r1, r4
 8007110:	270a      	movs	r7, #10
 8007112:	458c      	cmp	ip, r1
 8007114:	d113      	bne.n	800713e <_strtod_l+0x246>
 8007116:	1821      	adds	r1, r4, r0
 8007118:	2908      	cmp	r1, #8
 800711a:	f104 0401 	add.w	r4, r4, #1
 800711e:	4404      	add	r4, r0
 8007120:	dc19      	bgt.n	8007156 <_strtod_l+0x25e>
 8007122:	9b07      	ldr	r3, [sp, #28]
 8007124:	210a      	movs	r1, #10
 8007126:	fb01 e303 	mla	r3, r1, r3, lr
 800712a:	9307      	str	r3, [sp, #28]
 800712c:	2100      	movs	r1, #0
 800712e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007130:	1c58      	adds	r0, r3, #1
 8007132:	901b      	str	r0, [sp, #108]	; 0x6c
 8007134:	785b      	ldrb	r3, [r3, #1]
 8007136:	4608      	mov	r0, r1
 8007138:	e7c9      	b.n	80070ce <_strtod_l+0x1d6>
 800713a:	9805      	ldr	r0, [sp, #20]
 800713c:	e7d3      	b.n	80070e6 <_strtod_l+0x1ee>
 800713e:	2908      	cmp	r1, #8
 8007140:	f101 0101 	add.w	r1, r1, #1
 8007144:	dc03      	bgt.n	800714e <_strtod_l+0x256>
 8007146:	9b07      	ldr	r3, [sp, #28]
 8007148:	437b      	muls	r3, r7
 800714a:	9307      	str	r3, [sp, #28]
 800714c:	e7e1      	b.n	8007112 <_strtod_l+0x21a>
 800714e:	2910      	cmp	r1, #16
 8007150:	bfd8      	it	le
 8007152:	437d      	mulle	r5, r7
 8007154:	e7dd      	b.n	8007112 <_strtod_l+0x21a>
 8007156:	2c10      	cmp	r4, #16
 8007158:	bfdc      	itt	le
 800715a:	210a      	movle	r1, #10
 800715c:	fb01 e505 	mlale	r5, r1, r5, lr
 8007160:	e7e4      	b.n	800712c <_strtod_l+0x234>
 8007162:	2301      	movs	r3, #1
 8007164:	9304      	str	r3, [sp, #16]
 8007166:	e781      	b.n	800706c <_strtod_l+0x174>
 8007168:	f04f 0c01 	mov.w	ip, #1
 800716c:	1cb3      	adds	r3, r6, #2
 800716e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007170:	78b3      	ldrb	r3, [r6, #2]
 8007172:	e78a      	b.n	800708a <_strtod_l+0x192>
 8007174:	f04f 0c00 	mov.w	ip, #0
 8007178:	e7f8      	b.n	800716c <_strtod_l+0x274>
 800717a:	bf00      	nop
 800717c:	0800e22c 	.word	0x0800e22c
 8007180:	7ff00000 	.word	0x7ff00000
 8007184:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007186:	1c5f      	adds	r7, r3, #1
 8007188:	971b      	str	r7, [sp, #108]	; 0x6c
 800718a:	785b      	ldrb	r3, [r3, #1]
 800718c:	2b30      	cmp	r3, #48	; 0x30
 800718e:	d0f9      	beq.n	8007184 <_strtod_l+0x28c>
 8007190:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8007194:	2f08      	cmp	r7, #8
 8007196:	f63f af7d 	bhi.w	8007094 <_strtod_l+0x19c>
 800719a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800719e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80071a0:	930a      	str	r3, [sp, #40]	; 0x28
 80071a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80071a4:	1c5f      	adds	r7, r3, #1
 80071a6:	971b      	str	r7, [sp, #108]	; 0x6c
 80071a8:	785b      	ldrb	r3, [r3, #1]
 80071aa:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80071ae:	f1b8 0f09 	cmp.w	r8, #9
 80071b2:	d937      	bls.n	8007224 <_strtod_l+0x32c>
 80071b4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80071b6:	1a7f      	subs	r7, r7, r1
 80071b8:	2f08      	cmp	r7, #8
 80071ba:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80071be:	dc37      	bgt.n	8007230 <_strtod_l+0x338>
 80071c0:	45be      	cmp	lr, r7
 80071c2:	bfa8      	it	ge
 80071c4:	46be      	movge	lr, r7
 80071c6:	f1bc 0f00 	cmp.w	ip, #0
 80071ca:	d001      	beq.n	80071d0 <_strtod_l+0x2d8>
 80071cc:	f1ce 0e00 	rsb	lr, lr, #0
 80071d0:	2c00      	cmp	r4, #0
 80071d2:	d151      	bne.n	8007278 <_strtod_l+0x380>
 80071d4:	2800      	cmp	r0, #0
 80071d6:	f47f aece 	bne.w	8006f76 <_strtod_l+0x7e>
 80071da:	9a06      	ldr	r2, [sp, #24]
 80071dc:	2a00      	cmp	r2, #0
 80071de:	f47f aeca 	bne.w	8006f76 <_strtod_l+0x7e>
 80071e2:	9a04      	ldr	r2, [sp, #16]
 80071e4:	2a00      	cmp	r2, #0
 80071e6:	f47f aee4 	bne.w	8006fb2 <_strtod_l+0xba>
 80071ea:	2b4e      	cmp	r3, #78	; 0x4e
 80071ec:	d027      	beq.n	800723e <_strtod_l+0x346>
 80071ee:	dc21      	bgt.n	8007234 <_strtod_l+0x33c>
 80071f0:	2b49      	cmp	r3, #73	; 0x49
 80071f2:	f47f aede 	bne.w	8006fb2 <_strtod_l+0xba>
 80071f6:	49a0      	ldr	r1, [pc, #640]	; (8007478 <_strtod_l+0x580>)
 80071f8:	a81b      	add	r0, sp, #108	; 0x6c
 80071fa:	f003 f923 	bl	800a444 <__match>
 80071fe:	2800      	cmp	r0, #0
 8007200:	f43f aed7 	beq.w	8006fb2 <_strtod_l+0xba>
 8007204:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007206:	499d      	ldr	r1, [pc, #628]	; (800747c <_strtod_l+0x584>)
 8007208:	3b01      	subs	r3, #1
 800720a:	a81b      	add	r0, sp, #108	; 0x6c
 800720c:	931b      	str	r3, [sp, #108]	; 0x6c
 800720e:	f003 f919 	bl	800a444 <__match>
 8007212:	b910      	cbnz	r0, 800721a <_strtod_l+0x322>
 8007214:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007216:	3301      	adds	r3, #1
 8007218:	931b      	str	r3, [sp, #108]	; 0x6c
 800721a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8007490 <_strtod_l+0x598>
 800721e:	f04f 0a00 	mov.w	sl, #0
 8007222:	e6a8      	b.n	8006f76 <_strtod_l+0x7e>
 8007224:	210a      	movs	r1, #10
 8007226:	fb01 3e0e 	mla	lr, r1, lr, r3
 800722a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800722e:	e7b8      	b.n	80071a2 <_strtod_l+0x2aa>
 8007230:	46be      	mov	lr, r7
 8007232:	e7c8      	b.n	80071c6 <_strtod_l+0x2ce>
 8007234:	2b69      	cmp	r3, #105	; 0x69
 8007236:	d0de      	beq.n	80071f6 <_strtod_l+0x2fe>
 8007238:	2b6e      	cmp	r3, #110	; 0x6e
 800723a:	f47f aeba 	bne.w	8006fb2 <_strtod_l+0xba>
 800723e:	4990      	ldr	r1, [pc, #576]	; (8007480 <_strtod_l+0x588>)
 8007240:	a81b      	add	r0, sp, #108	; 0x6c
 8007242:	f003 f8ff 	bl	800a444 <__match>
 8007246:	2800      	cmp	r0, #0
 8007248:	f43f aeb3 	beq.w	8006fb2 <_strtod_l+0xba>
 800724c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800724e:	781b      	ldrb	r3, [r3, #0]
 8007250:	2b28      	cmp	r3, #40	; 0x28
 8007252:	d10e      	bne.n	8007272 <_strtod_l+0x37a>
 8007254:	aa1e      	add	r2, sp, #120	; 0x78
 8007256:	498b      	ldr	r1, [pc, #556]	; (8007484 <_strtod_l+0x58c>)
 8007258:	a81b      	add	r0, sp, #108	; 0x6c
 800725a:	f003 f907 	bl	800a46c <__hexnan>
 800725e:	2805      	cmp	r0, #5
 8007260:	d107      	bne.n	8007272 <_strtod_l+0x37a>
 8007262:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007264:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8007268:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800726c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007270:	e681      	b.n	8006f76 <_strtod_l+0x7e>
 8007272:	f8df b224 	ldr.w	fp, [pc, #548]	; 8007498 <_strtod_l+0x5a0>
 8007276:	e7d2      	b.n	800721e <_strtod_l+0x326>
 8007278:	ebae 0302 	sub.w	r3, lr, r2
 800727c:	9306      	str	r3, [sp, #24]
 800727e:	9b05      	ldr	r3, [sp, #20]
 8007280:	9807      	ldr	r0, [sp, #28]
 8007282:	2b00      	cmp	r3, #0
 8007284:	bf08      	it	eq
 8007286:	4623      	moveq	r3, r4
 8007288:	2c10      	cmp	r4, #16
 800728a:	9305      	str	r3, [sp, #20]
 800728c:	46a0      	mov	r8, r4
 800728e:	bfa8      	it	ge
 8007290:	f04f 0810 	movge.w	r8, #16
 8007294:	f7f9 f936 	bl	8000504 <__aeabi_ui2d>
 8007298:	2c09      	cmp	r4, #9
 800729a:	4682      	mov	sl, r0
 800729c:	468b      	mov	fp, r1
 800729e:	dc13      	bgt.n	80072c8 <_strtod_l+0x3d0>
 80072a0:	9b06      	ldr	r3, [sp, #24]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	f43f ae67 	beq.w	8006f76 <_strtod_l+0x7e>
 80072a8:	9b06      	ldr	r3, [sp, #24]
 80072aa:	dd7a      	ble.n	80073a2 <_strtod_l+0x4aa>
 80072ac:	2b16      	cmp	r3, #22
 80072ae:	dc61      	bgt.n	8007374 <_strtod_l+0x47c>
 80072b0:	4a75      	ldr	r2, [pc, #468]	; (8007488 <_strtod_l+0x590>)
 80072b2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80072b6:	e9de 0100 	ldrd	r0, r1, [lr]
 80072ba:	4652      	mov	r2, sl
 80072bc:	465b      	mov	r3, fp
 80072be:	f7f9 f99b 	bl	80005f8 <__aeabi_dmul>
 80072c2:	4682      	mov	sl, r0
 80072c4:	468b      	mov	fp, r1
 80072c6:	e656      	b.n	8006f76 <_strtod_l+0x7e>
 80072c8:	4b6f      	ldr	r3, [pc, #444]	; (8007488 <_strtod_l+0x590>)
 80072ca:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80072ce:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80072d2:	f7f9 f991 	bl	80005f8 <__aeabi_dmul>
 80072d6:	4606      	mov	r6, r0
 80072d8:	4628      	mov	r0, r5
 80072da:	460f      	mov	r7, r1
 80072dc:	f7f9 f912 	bl	8000504 <__aeabi_ui2d>
 80072e0:	4602      	mov	r2, r0
 80072e2:	460b      	mov	r3, r1
 80072e4:	4630      	mov	r0, r6
 80072e6:	4639      	mov	r1, r7
 80072e8:	f7f8 ffd0 	bl	800028c <__adddf3>
 80072ec:	2c0f      	cmp	r4, #15
 80072ee:	4682      	mov	sl, r0
 80072f0:	468b      	mov	fp, r1
 80072f2:	ddd5      	ble.n	80072a0 <_strtod_l+0x3a8>
 80072f4:	9b06      	ldr	r3, [sp, #24]
 80072f6:	eba4 0808 	sub.w	r8, r4, r8
 80072fa:	4498      	add	r8, r3
 80072fc:	f1b8 0f00 	cmp.w	r8, #0
 8007300:	f340 8096 	ble.w	8007430 <_strtod_l+0x538>
 8007304:	f018 030f 	ands.w	r3, r8, #15
 8007308:	d00a      	beq.n	8007320 <_strtod_l+0x428>
 800730a:	495f      	ldr	r1, [pc, #380]	; (8007488 <_strtod_l+0x590>)
 800730c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007310:	4652      	mov	r2, sl
 8007312:	465b      	mov	r3, fp
 8007314:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007318:	f7f9 f96e 	bl	80005f8 <__aeabi_dmul>
 800731c:	4682      	mov	sl, r0
 800731e:	468b      	mov	fp, r1
 8007320:	f038 080f 	bics.w	r8, r8, #15
 8007324:	d073      	beq.n	800740e <_strtod_l+0x516>
 8007326:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800732a:	dd47      	ble.n	80073bc <_strtod_l+0x4c4>
 800732c:	2400      	movs	r4, #0
 800732e:	46a0      	mov	r8, r4
 8007330:	9407      	str	r4, [sp, #28]
 8007332:	9405      	str	r4, [sp, #20]
 8007334:	2322      	movs	r3, #34	; 0x22
 8007336:	f8df b158 	ldr.w	fp, [pc, #344]	; 8007490 <_strtod_l+0x598>
 800733a:	f8c9 3000 	str.w	r3, [r9]
 800733e:	f04f 0a00 	mov.w	sl, #0
 8007342:	9b07      	ldr	r3, [sp, #28]
 8007344:	2b00      	cmp	r3, #0
 8007346:	f43f ae16 	beq.w	8006f76 <_strtod_l+0x7e>
 800734a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800734c:	4648      	mov	r0, r9
 800734e:	f003 fbb8 	bl	800aac2 <_Bfree>
 8007352:	9905      	ldr	r1, [sp, #20]
 8007354:	4648      	mov	r0, r9
 8007356:	f003 fbb4 	bl	800aac2 <_Bfree>
 800735a:	4641      	mov	r1, r8
 800735c:	4648      	mov	r0, r9
 800735e:	f003 fbb0 	bl	800aac2 <_Bfree>
 8007362:	9907      	ldr	r1, [sp, #28]
 8007364:	4648      	mov	r0, r9
 8007366:	f003 fbac 	bl	800aac2 <_Bfree>
 800736a:	4621      	mov	r1, r4
 800736c:	4648      	mov	r0, r9
 800736e:	f003 fba8 	bl	800aac2 <_Bfree>
 8007372:	e600      	b.n	8006f76 <_strtod_l+0x7e>
 8007374:	9a06      	ldr	r2, [sp, #24]
 8007376:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800737a:	4293      	cmp	r3, r2
 800737c:	dbba      	blt.n	80072f4 <_strtod_l+0x3fc>
 800737e:	4d42      	ldr	r5, [pc, #264]	; (8007488 <_strtod_l+0x590>)
 8007380:	f1c4 040f 	rsb	r4, r4, #15
 8007384:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007388:	4652      	mov	r2, sl
 800738a:	465b      	mov	r3, fp
 800738c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007390:	f7f9 f932 	bl	80005f8 <__aeabi_dmul>
 8007394:	9b06      	ldr	r3, [sp, #24]
 8007396:	1b1c      	subs	r4, r3, r4
 8007398:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800739c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80073a0:	e78d      	b.n	80072be <_strtod_l+0x3c6>
 80073a2:	f113 0f16 	cmn.w	r3, #22
 80073a6:	dba5      	blt.n	80072f4 <_strtod_l+0x3fc>
 80073a8:	4a37      	ldr	r2, [pc, #220]	; (8007488 <_strtod_l+0x590>)
 80073aa:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80073ae:	e9d2 2300 	ldrd	r2, r3, [r2]
 80073b2:	4650      	mov	r0, sl
 80073b4:	4659      	mov	r1, fp
 80073b6:	f7f9 fa49 	bl	800084c <__aeabi_ddiv>
 80073ba:	e782      	b.n	80072c2 <_strtod_l+0x3ca>
 80073bc:	2300      	movs	r3, #0
 80073be:	4e33      	ldr	r6, [pc, #204]	; (800748c <_strtod_l+0x594>)
 80073c0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80073c4:	4650      	mov	r0, sl
 80073c6:	4659      	mov	r1, fp
 80073c8:	461d      	mov	r5, r3
 80073ca:	f1b8 0f01 	cmp.w	r8, #1
 80073ce:	dc21      	bgt.n	8007414 <_strtod_l+0x51c>
 80073d0:	b10b      	cbz	r3, 80073d6 <_strtod_l+0x4de>
 80073d2:	4682      	mov	sl, r0
 80073d4:	468b      	mov	fp, r1
 80073d6:	4b2d      	ldr	r3, [pc, #180]	; (800748c <_strtod_l+0x594>)
 80073d8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80073dc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80073e0:	4652      	mov	r2, sl
 80073e2:	465b      	mov	r3, fp
 80073e4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80073e8:	f7f9 f906 	bl	80005f8 <__aeabi_dmul>
 80073ec:	4b28      	ldr	r3, [pc, #160]	; (8007490 <_strtod_l+0x598>)
 80073ee:	460a      	mov	r2, r1
 80073f0:	400b      	ands	r3, r1
 80073f2:	4928      	ldr	r1, [pc, #160]	; (8007494 <_strtod_l+0x59c>)
 80073f4:	428b      	cmp	r3, r1
 80073f6:	4682      	mov	sl, r0
 80073f8:	d898      	bhi.n	800732c <_strtod_l+0x434>
 80073fa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80073fe:	428b      	cmp	r3, r1
 8007400:	bf86      	itte	hi
 8007402:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800749c <_strtod_l+0x5a4>
 8007406:	f04f 3aff 	movhi.w	sl, #4294967295
 800740a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800740e:	2300      	movs	r3, #0
 8007410:	9304      	str	r3, [sp, #16]
 8007412:	e077      	b.n	8007504 <_strtod_l+0x60c>
 8007414:	f018 0f01 	tst.w	r8, #1
 8007418:	d006      	beq.n	8007428 <_strtod_l+0x530>
 800741a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800741e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007422:	f7f9 f8e9 	bl	80005f8 <__aeabi_dmul>
 8007426:	2301      	movs	r3, #1
 8007428:	3501      	adds	r5, #1
 800742a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800742e:	e7cc      	b.n	80073ca <_strtod_l+0x4d2>
 8007430:	d0ed      	beq.n	800740e <_strtod_l+0x516>
 8007432:	f1c8 0800 	rsb	r8, r8, #0
 8007436:	f018 020f 	ands.w	r2, r8, #15
 800743a:	d00a      	beq.n	8007452 <_strtod_l+0x55a>
 800743c:	4b12      	ldr	r3, [pc, #72]	; (8007488 <_strtod_l+0x590>)
 800743e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007442:	4650      	mov	r0, sl
 8007444:	4659      	mov	r1, fp
 8007446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744a:	f7f9 f9ff 	bl	800084c <__aeabi_ddiv>
 800744e:	4682      	mov	sl, r0
 8007450:	468b      	mov	fp, r1
 8007452:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007456:	d0da      	beq.n	800740e <_strtod_l+0x516>
 8007458:	f1b8 0f1f 	cmp.w	r8, #31
 800745c:	dd20      	ble.n	80074a0 <_strtod_l+0x5a8>
 800745e:	2400      	movs	r4, #0
 8007460:	46a0      	mov	r8, r4
 8007462:	9407      	str	r4, [sp, #28]
 8007464:	9405      	str	r4, [sp, #20]
 8007466:	2322      	movs	r3, #34	; 0x22
 8007468:	f04f 0a00 	mov.w	sl, #0
 800746c:	f04f 0b00 	mov.w	fp, #0
 8007470:	f8c9 3000 	str.w	r3, [r9]
 8007474:	e765      	b.n	8007342 <_strtod_l+0x44a>
 8007476:	bf00      	nop
 8007478:	0800e285 	.word	0x0800e285
 800747c:	0800e2d7 	.word	0x0800e2d7
 8007480:	0800e28d 	.word	0x0800e28d
 8007484:	0800e240 	.word	0x0800e240
 8007488:	0800e318 	.word	0x0800e318
 800748c:	0800e2f0 	.word	0x0800e2f0
 8007490:	7ff00000 	.word	0x7ff00000
 8007494:	7ca00000 	.word	0x7ca00000
 8007498:	fff80000 	.word	0xfff80000
 800749c:	7fefffff 	.word	0x7fefffff
 80074a0:	f018 0310 	ands.w	r3, r8, #16
 80074a4:	bf18      	it	ne
 80074a6:	236a      	movne	r3, #106	; 0x6a
 80074a8:	4da0      	ldr	r5, [pc, #640]	; (800772c <_strtod_l+0x834>)
 80074aa:	9304      	str	r3, [sp, #16]
 80074ac:	4650      	mov	r0, sl
 80074ae:	4659      	mov	r1, fp
 80074b0:	2300      	movs	r3, #0
 80074b2:	f1b8 0f00 	cmp.w	r8, #0
 80074b6:	f300 810a 	bgt.w	80076ce <_strtod_l+0x7d6>
 80074ba:	b10b      	cbz	r3, 80074c0 <_strtod_l+0x5c8>
 80074bc:	4682      	mov	sl, r0
 80074be:	468b      	mov	fp, r1
 80074c0:	9b04      	ldr	r3, [sp, #16]
 80074c2:	b1bb      	cbz	r3, 80074f4 <_strtod_l+0x5fc>
 80074c4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80074c8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	4659      	mov	r1, fp
 80074d0:	dd10      	ble.n	80074f4 <_strtod_l+0x5fc>
 80074d2:	2b1f      	cmp	r3, #31
 80074d4:	f340 8107 	ble.w	80076e6 <_strtod_l+0x7ee>
 80074d8:	2b34      	cmp	r3, #52	; 0x34
 80074da:	bfde      	ittt	le
 80074dc:	3b20      	suble	r3, #32
 80074de:	f04f 32ff 	movle.w	r2, #4294967295
 80074e2:	fa02 f303 	lslle.w	r3, r2, r3
 80074e6:	f04f 0a00 	mov.w	sl, #0
 80074ea:	bfcc      	ite	gt
 80074ec:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80074f0:	ea03 0b01 	andle.w	fp, r3, r1
 80074f4:	2200      	movs	r2, #0
 80074f6:	2300      	movs	r3, #0
 80074f8:	4650      	mov	r0, sl
 80074fa:	4659      	mov	r1, fp
 80074fc:	f7f9 fae4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007500:	2800      	cmp	r0, #0
 8007502:	d1ac      	bne.n	800745e <_strtod_l+0x566>
 8007504:	9b07      	ldr	r3, [sp, #28]
 8007506:	9300      	str	r3, [sp, #0]
 8007508:	9a05      	ldr	r2, [sp, #20]
 800750a:	9908      	ldr	r1, [sp, #32]
 800750c:	4623      	mov	r3, r4
 800750e:	4648      	mov	r0, r9
 8007510:	f003 fb1b 	bl	800ab4a <__s2b>
 8007514:	9007      	str	r0, [sp, #28]
 8007516:	2800      	cmp	r0, #0
 8007518:	f43f af08 	beq.w	800732c <_strtod_l+0x434>
 800751c:	9a06      	ldr	r2, [sp, #24]
 800751e:	9b06      	ldr	r3, [sp, #24]
 8007520:	2a00      	cmp	r2, #0
 8007522:	f1c3 0300 	rsb	r3, r3, #0
 8007526:	bfa8      	it	ge
 8007528:	2300      	movge	r3, #0
 800752a:	930e      	str	r3, [sp, #56]	; 0x38
 800752c:	2400      	movs	r4, #0
 800752e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007532:	9316      	str	r3, [sp, #88]	; 0x58
 8007534:	46a0      	mov	r8, r4
 8007536:	9b07      	ldr	r3, [sp, #28]
 8007538:	4648      	mov	r0, r9
 800753a:	6859      	ldr	r1, [r3, #4]
 800753c:	f003 fa9c 	bl	800aa78 <_Balloc>
 8007540:	9005      	str	r0, [sp, #20]
 8007542:	2800      	cmp	r0, #0
 8007544:	f43f aef6 	beq.w	8007334 <_strtod_l+0x43c>
 8007548:	9b07      	ldr	r3, [sp, #28]
 800754a:	691a      	ldr	r2, [r3, #16]
 800754c:	3202      	adds	r2, #2
 800754e:	f103 010c 	add.w	r1, r3, #12
 8007552:	0092      	lsls	r2, r2, #2
 8007554:	300c      	adds	r0, #12
 8007556:	f003 fa77 	bl	800aa48 <memcpy>
 800755a:	aa1e      	add	r2, sp, #120	; 0x78
 800755c:	a91d      	add	r1, sp, #116	; 0x74
 800755e:	ec4b ab10 	vmov	d0, sl, fp
 8007562:	4648      	mov	r0, r9
 8007564:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007568:	f003 fd9c 	bl	800b0a4 <__d2b>
 800756c:	901c      	str	r0, [sp, #112]	; 0x70
 800756e:	2800      	cmp	r0, #0
 8007570:	f43f aee0 	beq.w	8007334 <_strtod_l+0x43c>
 8007574:	2101      	movs	r1, #1
 8007576:	4648      	mov	r0, r9
 8007578:	f003 fb73 	bl	800ac62 <__i2b>
 800757c:	4680      	mov	r8, r0
 800757e:	2800      	cmp	r0, #0
 8007580:	f43f aed8 	beq.w	8007334 <_strtod_l+0x43c>
 8007584:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8007586:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007588:	2e00      	cmp	r6, #0
 800758a:	bfab      	itete	ge
 800758c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800758e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007590:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8007592:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8007594:	bfac      	ite	ge
 8007596:	18f7      	addge	r7, r6, r3
 8007598:	1b9d      	sublt	r5, r3, r6
 800759a:	9b04      	ldr	r3, [sp, #16]
 800759c:	1af6      	subs	r6, r6, r3
 800759e:	4416      	add	r6, r2
 80075a0:	4b63      	ldr	r3, [pc, #396]	; (8007730 <_strtod_l+0x838>)
 80075a2:	3e01      	subs	r6, #1
 80075a4:	429e      	cmp	r6, r3
 80075a6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80075aa:	f280 80af 	bge.w	800770c <_strtod_l+0x814>
 80075ae:	1b9b      	subs	r3, r3, r6
 80075b0:	2b1f      	cmp	r3, #31
 80075b2:	eba2 0203 	sub.w	r2, r2, r3
 80075b6:	f04f 0101 	mov.w	r1, #1
 80075ba:	f300 809b 	bgt.w	80076f4 <_strtod_l+0x7fc>
 80075be:	fa01 f303 	lsl.w	r3, r1, r3
 80075c2:	930f      	str	r3, [sp, #60]	; 0x3c
 80075c4:	2300      	movs	r3, #0
 80075c6:	930a      	str	r3, [sp, #40]	; 0x28
 80075c8:	18be      	adds	r6, r7, r2
 80075ca:	9b04      	ldr	r3, [sp, #16]
 80075cc:	42b7      	cmp	r7, r6
 80075ce:	4415      	add	r5, r2
 80075d0:	441d      	add	r5, r3
 80075d2:	463b      	mov	r3, r7
 80075d4:	bfa8      	it	ge
 80075d6:	4633      	movge	r3, r6
 80075d8:	42ab      	cmp	r3, r5
 80075da:	bfa8      	it	ge
 80075dc:	462b      	movge	r3, r5
 80075de:	2b00      	cmp	r3, #0
 80075e0:	bfc2      	ittt	gt
 80075e2:	1af6      	subgt	r6, r6, r3
 80075e4:	1aed      	subgt	r5, r5, r3
 80075e6:	1aff      	subgt	r7, r7, r3
 80075e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075ea:	b1bb      	cbz	r3, 800761c <_strtod_l+0x724>
 80075ec:	4641      	mov	r1, r8
 80075ee:	461a      	mov	r2, r3
 80075f0:	4648      	mov	r0, r9
 80075f2:	f003 fbd5 	bl	800ada0 <__pow5mult>
 80075f6:	4680      	mov	r8, r0
 80075f8:	2800      	cmp	r0, #0
 80075fa:	f43f ae9b 	beq.w	8007334 <_strtod_l+0x43c>
 80075fe:	4601      	mov	r1, r0
 8007600:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007602:	4648      	mov	r0, r9
 8007604:	f003 fb36 	bl	800ac74 <__multiply>
 8007608:	900c      	str	r0, [sp, #48]	; 0x30
 800760a:	2800      	cmp	r0, #0
 800760c:	f43f ae92 	beq.w	8007334 <_strtod_l+0x43c>
 8007610:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007612:	4648      	mov	r0, r9
 8007614:	f003 fa55 	bl	800aac2 <_Bfree>
 8007618:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800761a:	931c      	str	r3, [sp, #112]	; 0x70
 800761c:	2e00      	cmp	r6, #0
 800761e:	dc7a      	bgt.n	8007716 <_strtod_l+0x81e>
 8007620:	9b06      	ldr	r3, [sp, #24]
 8007622:	2b00      	cmp	r3, #0
 8007624:	dd08      	ble.n	8007638 <_strtod_l+0x740>
 8007626:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007628:	9905      	ldr	r1, [sp, #20]
 800762a:	4648      	mov	r0, r9
 800762c:	f003 fbb8 	bl	800ada0 <__pow5mult>
 8007630:	9005      	str	r0, [sp, #20]
 8007632:	2800      	cmp	r0, #0
 8007634:	f43f ae7e 	beq.w	8007334 <_strtod_l+0x43c>
 8007638:	2d00      	cmp	r5, #0
 800763a:	dd08      	ble.n	800764e <_strtod_l+0x756>
 800763c:	462a      	mov	r2, r5
 800763e:	9905      	ldr	r1, [sp, #20]
 8007640:	4648      	mov	r0, r9
 8007642:	f003 fbed 	bl	800ae20 <__lshift>
 8007646:	9005      	str	r0, [sp, #20]
 8007648:	2800      	cmp	r0, #0
 800764a:	f43f ae73 	beq.w	8007334 <_strtod_l+0x43c>
 800764e:	2f00      	cmp	r7, #0
 8007650:	dd08      	ble.n	8007664 <_strtod_l+0x76c>
 8007652:	4641      	mov	r1, r8
 8007654:	463a      	mov	r2, r7
 8007656:	4648      	mov	r0, r9
 8007658:	f003 fbe2 	bl	800ae20 <__lshift>
 800765c:	4680      	mov	r8, r0
 800765e:	2800      	cmp	r0, #0
 8007660:	f43f ae68 	beq.w	8007334 <_strtod_l+0x43c>
 8007664:	9a05      	ldr	r2, [sp, #20]
 8007666:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007668:	4648      	mov	r0, r9
 800766a:	f003 fc47 	bl	800aefc <__mdiff>
 800766e:	4604      	mov	r4, r0
 8007670:	2800      	cmp	r0, #0
 8007672:	f43f ae5f 	beq.w	8007334 <_strtod_l+0x43c>
 8007676:	68c3      	ldr	r3, [r0, #12]
 8007678:	930c      	str	r3, [sp, #48]	; 0x30
 800767a:	2300      	movs	r3, #0
 800767c:	60c3      	str	r3, [r0, #12]
 800767e:	4641      	mov	r1, r8
 8007680:	f003 fc22 	bl	800aec8 <__mcmp>
 8007684:	2800      	cmp	r0, #0
 8007686:	da55      	bge.n	8007734 <_strtod_l+0x83c>
 8007688:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800768a:	b9e3      	cbnz	r3, 80076c6 <_strtod_l+0x7ce>
 800768c:	f1ba 0f00 	cmp.w	sl, #0
 8007690:	d119      	bne.n	80076c6 <_strtod_l+0x7ce>
 8007692:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007696:	b9b3      	cbnz	r3, 80076c6 <_strtod_l+0x7ce>
 8007698:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800769c:	0d1b      	lsrs	r3, r3, #20
 800769e:	051b      	lsls	r3, r3, #20
 80076a0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80076a4:	d90f      	bls.n	80076c6 <_strtod_l+0x7ce>
 80076a6:	6963      	ldr	r3, [r4, #20]
 80076a8:	b913      	cbnz	r3, 80076b0 <_strtod_l+0x7b8>
 80076aa:	6923      	ldr	r3, [r4, #16]
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	dd0a      	ble.n	80076c6 <_strtod_l+0x7ce>
 80076b0:	4621      	mov	r1, r4
 80076b2:	2201      	movs	r2, #1
 80076b4:	4648      	mov	r0, r9
 80076b6:	f003 fbb3 	bl	800ae20 <__lshift>
 80076ba:	4641      	mov	r1, r8
 80076bc:	4604      	mov	r4, r0
 80076be:	f003 fc03 	bl	800aec8 <__mcmp>
 80076c2:	2800      	cmp	r0, #0
 80076c4:	dc67      	bgt.n	8007796 <_strtod_l+0x89e>
 80076c6:	9b04      	ldr	r3, [sp, #16]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d171      	bne.n	80077b0 <_strtod_l+0x8b8>
 80076cc:	e63d      	b.n	800734a <_strtod_l+0x452>
 80076ce:	f018 0f01 	tst.w	r8, #1
 80076d2:	d004      	beq.n	80076de <_strtod_l+0x7e6>
 80076d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80076d8:	f7f8 ff8e 	bl	80005f8 <__aeabi_dmul>
 80076dc:	2301      	movs	r3, #1
 80076de:	ea4f 0868 	mov.w	r8, r8, asr #1
 80076e2:	3508      	adds	r5, #8
 80076e4:	e6e5      	b.n	80074b2 <_strtod_l+0x5ba>
 80076e6:	f04f 32ff 	mov.w	r2, #4294967295
 80076ea:	fa02 f303 	lsl.w	r3, r2, r3
 80076ee:	ea03 0a0a 	and.w	sl, r3, sl
 80076f2:	e6ff      	b.n	80074f4 <_strtod_l+0x5fc>
 80076f4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80076f8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80076fc:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007700:	36e2      	adds	r6, #226	; 0xe2
 8007702:	fa01 f306 	lsl.w	r3, r1, r6
 8007706:	930a      	str	r3, [sp, #40]	; 0x28
 8007708:	910f      	str	r1, [sp, #60]	; 0x3c
 800770a:	e75d      	b.n	80075c8 <_strtod_l+0x6d0>
 800770c:	2300      	movs	r3, #0
 800770e:	930a      	str	r3, [sp, #40]	; 0x28
 8007710:	2301      	movs	r3, #1
 8007712:	930f      	str	r3, [sp, #60]	; 0x3c
 8007714:	e758      	b.n	80075c8 <_strtod_l+0x6d0>
 8007716:	4632      	mov	r2, r6
 8007718:	991c      	ldr	r1, [sp, #112]	; 0x70
 800771a:	4648      	mov	r0, r9
 800771c:	f003 fb80 	bl	800ae20 <__lshift>
 8007720:	901c      	str	r0, [sp, #112]	; 0x70
 8007722:	2800      	cmp	r0, #0
 8007724:	f47f af7c 	bne.w	8007620 <_strtod_l+0x728>
 8007728:	e604      	b.n	8007334 <_strtod_l+0x43c>
 800772a:	bf00      	nop
 800772c:	0800e258 	.word	0x0800e258
 8007730:	fffffc02 	.word	0xfffffc02
 8007734:	465d      	mov	r5, fp
 8007736:	f040 8086 	bne.w	8007846 <_strtod_l+0x94e>
 800773a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800773c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007740:	b32a      	cbz	r2, 800778e <_strtod_l+0x896>
 8007742:	4aaf      	ldr	r2, [pc, #700]	; (8007a00 <_strtod_l+0xb08>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d153      	bne.n	80077f0 <_strtod_l+0x8f8>
 8007748:	9b04      	ldr	r3, [sp, #16]
 800774a:	4650      	mov	r0, sl
 800774c:	b1d3      	cbz	r3, 8007784 <_strtod_l+0x88c>
 800774e:	4aad      	ldr	r2, [pc, #692]	; (8007a04 <_strtod_l+0xb0c>)
 8007750:	402a      	ands	r2, r5
 8007752:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007756:	f04f 31ff 	mov.w	r1, #4294967295
 800775a:	d816      	bhi.n	800778a <_strtod_l+0x892>
 800775c:	0d12      	lsrs	r2, r2, #20
 800775e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007762:	fa01 f303 	lsl.w	r3, r1, r3
 8007766:	4298      	cmp	r0, r3
 8007768:	d142      	bne.n	80077f0 <_strtod_l+0x8f8>
 800776a:	4ba7      	ldr	r3, [pc, #668]	; (8007a08 <_strtod_l+0xb10>)
 800776c:	429d      	cmp	r5, r3
 800776e:	d102      	bne.n	8007776 <_strtod_l+0x87e>
 8007770:	3001      	adds	r0, #1
 8007772:	f43f addf 	beq.w	8007334 <_strtod_l+0x43c>
 8007776:	4ba3      	ldr	r3, [pc, #652]	; (8007a04 <_strtod_l+0xb0c>)
 8007778:	402b      	ands	r3, r5
 800777a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800777e:	f04f 0a00 	mov.w	sl, #0
 8007782:	e7a0      	b.n	80076c6 <_strtod_l+0x7ce>
 8007784:	f04f 33ff 	mov.w	r3, #4294967295
 8007788:	e7ed      	b.n	8007766 <_strtod_l+0x86e>
 800778a:	460b      	mov	r3, r1
 800778c:	e7eb      	b.n	8007766 <_strtod_l+0x86e>
 800778e:	bb7b      	cbnz	r3, 80077f0 <_strtod_l+0x8f8>
 8007790:	f1ba 0f00 	cmp.w	sl, #0
 8007794:	d12c      	bne.n	80077f0 <_strtod_l+0x8f8>
 8007796:	9904      	ldr	r1, [sp, #16]
 8007798:	4a9a      	ldr	r2, [pc, #616]	; (8007a04 <_strtod_l+0xb0c>)
 800779a:	465b      	mov	r3, fp
 800779c:	b1f1      	cbz	r1, 80077dc <_strtod_l+0x8e4>
 800779e:	ea02 010b 	and.w	r1, r2, fp
 80077a2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80077a6:	dc19      	bgt.n	80077dc <_strtod_l+0x8e4>
 80077a8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80077ac:	f77f ae5b 	ble.w	8007466 <_strtod_l+0x56e>
 80077b0:	4a96      	ldr	r2, [pc, #600]	; (8007a0c <_strtod_l+0xb14>)
 80077b2:	2300      	movs	r3, #0
 80077b4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80077b8:	4650      	mov	r0, sl
 80077ba:	4659      	mov	r1, fp
 80077bc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80077c0:	f7f8 ff1a 	bl	80005f8 <__aeabi_dmul>
 80077c4:	4682      	mov	sl, r0
 80077c6:	468b      	mov	fp, r1
 80077c8:	2900      	cmp	r1, #0
 80077ca:	f47f adbe 	bne.w	800734a <_strtod_l+0x452>
 80077ce:	2800      	cmp	r0, #0
 80077d0:	f47f adbb 	bne.w	800734a <_strtod_l+0x452>
 80077d4:	2322      	movs	r3, #34	; 0x22
 80077d6:	f8c9 3000 	str.w	r3, [r9]
 80077da:	e5b6      	b.n	800734a <_strtod_l+0x452>
 80077dc:	4013      	ands	r3, r2
 80077de:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80077e2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80077e6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80077ea:	f04f 3aff 	mov.w	sl, #4294967295
 80077ee:	e76a      	b.n	80076c6 <_strtod_l+0x7ce>
 80077f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077f2:	b193      	cbz	r3, 800781a <_strtod_l+0x922>
 80077f4:	422b      	tst	r3, r5
 80077f6:	f43f af66 	beq.w	80076c6 <_strtod_l+0x7ce>
 80077fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077fc:	9a04      	ldr	r2, [sp, #16]
 80077fe:	4650      	mov	r0, sl
 8007800:	4659      	mov	r1, fp
 8007802:	b173      	cbz	r3, 8007822 <_strtod_l+0x92a>
 8007804:	f7ff fb5c 	bl	8006ec0 <sulp>
 8007808:	4602      	mov	r2, r0
 800780a:	460b      	mov	r3, r1
 800780c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007810:	f7f8 fd3c 	bl	800028c <__adddf3>
 8007814:	4682      	mov	sl, r0
 8007816:	468b      	mov	fp, r1
 8007818:	e755      	b.n	80076c6 <_strtod_l+0x7ce>
 800781a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800781c:	ea13 0f0a 	tst.w	r3, sl
 8007820:	e7e9      	b.n	80077f6 <_strtod_l+0x8fe>
 8007822:	f7ff fb4d 	bl	8006ec0 <sulp>
 8007826:	4602      	mov	r2, r0
 8007828:	460b      	mov	r3, r1
 800782a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800782e:	f7f8 fd2b 	bl	8000288 <__aeabi_dsub>
 8007832:	2200      	movs	r2, #0
 8007834:	2300      	movs	r3, #0
 8007836:	4682      	mov	sl, r0
 8007838:	468b      	mov	fp, r1
 800783a:	f7f9 f945 	bl	8000ac8 <__aeabi_dcmpeq>
 800783e:	2800      	cmp	r0, #0
 8007840:	f47f ae11 	bne.w	8007466 <_strtod_l+0x56e>
 8007844:	e73f      	b.n	80076c6 <_strtod_l+0x7ce>
 8007846:	4641      	mov	r1, r8
 8007848:	4620      	mov	r0, r4
 800784a:	f003 fc7a 	bl	800b142 <__ratio>
 800784e:	ec57 6b10 	vmov	r6, r7, d0
 8007852:	2200      	movs	r2, #0
 8007854:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007858:	ee10 0a10 	vmov	r0, s0
 800785c:	4639      	mov	r1, r7
 800785e:	f7f9 f947 	bl	8000af0 <__aeabi_dcmple>
 8007862:	2800      	cmp	r0, #0
 8007864:	d077      	beq.n	8007956 <_strtod_l+0xa5e>
 8007866:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007868:	2b00      	cmp	r3, #0
 800786a:	d04a      	beq.n	8007902 <_strtod_l+0xa0a>
 800786c:	4b68      	ldr	r3, [pc, #416]	; (8007a10 <_strtod_l+0xb18>)
 800786e:	2200      	movs	r2, #0
 8007870:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007874:	4f66      	ldr	r7, [pc, #408]	; (8007a10 <_strtod_l+0xb18>)
 8007876:	2600      	movs	r6, #0
 8007878:	4b62      	ldr	r3, [pc, #392]	; (8007a04 <_strtod_l+0xb0c>)
 800787a:	402b      	ands	r3, r5
 800787c:	930f      	str	r3, [sp, #60]	; 0x3c
 800787e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007880:	4b64      	ldr	r3, [pc, #400]	; (8007a14 <_strtod_l+0xb1c>)
 8007882:	429a      	cmp	r2, r3
 8007884:	f040 80ce 	bne.w	8007a24 <_strtod_l+0xb2c>
 8007888:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800788c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007890:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8007894:	ec4b ab10 	vmov	d0, sl, fp
 8007898:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800789c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80078a0:	f003 fb8a 	bl	800afb8 <__ulp>
 80078a4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80078a8:	ec53 2b10 	vmov	r2, r3, d0
 80078ac:	f7f8 fea4 	bl	80005f8 <__aeabi_dmul>
 80078b0:	4652      	mov	r2, sl
 80078b2:	465b      	mov	r3, fp
 80078b4:	f7f8 fcea 	bl	800028c <__adddf3>
 80078b8:	460b      	mov	r3, r1
 80078ba:	4952      	ldr	r1, [pc, #328]	; (8007a04 <_strtod_l+0xb0c>)
 80078bc:	4a56      	ldr	r2, [pc, #344]	; (8007a18 <_strtod_l+0xb20>)
 80078be:	4019      	ands	r1, r3
 80078c0:	4291      	cmp	r1, r2
 80078c2:	4682      	mov	sl, r0
 80078c4:	d95b      	bls.n	800797e <_strtod_l+0xa86>
 80078c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078c8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d103      	bne.n	80078d8 <_strtod_l+0x9e0>
 80078d0:	9b08      	ldr	r3, [sp, #32]
 80078d2:	3301      	adds	r3, #1
 80078d4:	f43f ad2e 	beq.w	8007334 <_strtod_l+0x43c>
 80078d8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8007a08 <_strtod_l+0xb10>
 80078dc:	f04f 3aff 	mov.w	sl, #4294967295
 80078e0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80078e2:	4648      	mov	r0, r9
 80078e4:	f003 f8ed 	bl	800aac2 <_Bfree>
 80078e8:	9905      	ldr	r1, [sp, #20]
 80078ea:	4648      	mov	r0, r9
 80078ec:	f003 f8e9 	bl	800aac2 <_Bfree>
 80078f0:	4641      	mov	r1, r8
 80078f2:	4648      	mov	r0, r9
 80078f4:	f003 f8e5 	bl	800aac2 <_Bfree>
 80078f8:	4621      	mov	r1, r4
 80078fa:	4648      	mov	r0, r9
 80078fc:	f003 f8e1 	bl	800aac2 <_Bfree>
 8007900:	e619      	b.n	8007536 <_strtod_l+0x63e>
 8007902:	f1ba 0f00 	cmp.w	sl, #0
 8007906:	d11a      	bne.n	800793e <_strtod_l+0xa46>
 8007908:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800790c:	b9eb      	cbnz	r3, 800794a <_strtod_l+0xa52>
 800790e:	2200      	movs	r2, #0
 8007910:	4b3f      	ldr	r3, [pc, #252]	; (8007a10 <_strtod_l+0xb18>)
 8007912:	4630      	mov	r0, r6
 8007914:	4639      	mov	r1, r7
 8007916:	f7f9 f8e1 	bl	8000adc <__aeabi_dcmplt>
 800791a:	b9c8      	cbnz	r0, 8007950 <_strtod_l+0xa58>
 800791c:	4630      	mov	r0, r6
 800791e:	4639      	mov	r1, r7
 8007920:	2200      	movs	r2, #0
 8007922:	4b3e      	ldr	r3, [pc, #248]	; (8007a1c <_strtod_l+0xb24>)
 8007924:	f7f8 fe68 	bl	80005f8 <__aeabi_dmul>
 8007928:	4606      	mov	r6, r0
 800792a:	460f      	mov	r7, r1
 800792c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007930:	9618      	str	r6, [sp, #96]	; 0x60
 8007932:	9319      	str	r3, [sp, #100]	; 0x64
 8007934:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8007938:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800793c:	e79c      	b.n	8007878 <_strtod_l+0x980>
 800793e:	f1ba 0f01 	cmp.w	sl, #1
 8007942:	d102      	bne.n	800794a <_strtod_l+0xa52>
 8007944:	2d00      	cmp	r5, #0
 8007946:	f43f ad8e 	beq.w	8007466 <_strtod_l+0x56e>
 800794a:	2200      	movs	r2, #0
 800794c:	4b34      	ldr	r3, [pc, #208]	; (8007a20 <_strtod_l+0xb28>)
 800794e:	e78f      	b.n	8007870 <_strtod_l+0x978>
 8007950:	2600      	movs	r6, #0
 8007952:	4f32      	ldr	r7, [pc, #200]	; (8007a1c <_strtod_l+0xb24>)
 8007954:	e7ea      	b.n	800792c <_strtod_l+0xa34>
 8007956:	4b31      	ldr	r3, [pc, #196]	; (8007a1c <_strtod_l+0xb24>)
 8007958:	4630      	mov	r0, r6
 800795a:	4639      	mov	r1, r7
 800795c:	2200      	movs	r2, #0
 800795e:	f7f8 fe4b 	bl	80005f8 <__aeabi_dmul>
 8007962:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007964:	4606      	mov	r6, r0
 8007966:	460f      	mov	r7, r1
 8007968:	b933      	cbnz	r3, 8007978 <_strtod_l+0xa80>
 800796a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800796e:	9010      	str	r0, [sp, #64]	; 0x40
 8007970:	9311      	str	r3, [sp, #68]	; 0x44
 8007972:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007976:	e7df      	b.n	8007938 <_strtod_l+0xa40>
 8007978:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800797c:	e7f9      	b.n	8007972 <_strtod_l+0xa7a>
 800797e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007982:	9b04      	ldr	r3, [sp, #16]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d1ab      	bne.n	80078e0 <_strtod_l+0x9e8>
 8007988:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800798c:	0d1b      	lsrs	r3, r3, #20
 800798e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007990:	051b      	lsls	r3, r3, #20
 8007992:	429a      	cmp	r2, r3
 8007994:	465d      	mov	r5, fp
 8007996:	d1a3      	bne.n	80078e0 <_strtod_l+0x9e8>
 8007998:	4639      	mov	r1, r7
 800799a:	4630      	mov	r0, r6
 800799c:	f7f9 f8dc 	bl	8000b58 <__aeabi_d2iz>
 80079a0:	f7f8 fdc0 	bl	8000524 <__aeabi_i2d>
 80079a4:	460b      	mov	r3, r1
 80079a6:	4602      	mov	r2, r0
 80079a8:	4639      	mov	r1, r7
 80079aa:	4630      	mov	r0, r6
 80079ac:	f7f8 fc6c 	bl	8000288 <__aeabi_dsub>
 80079b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079b2:	4606      	mov	r6, r0
 80079b4:	460f      	mov	r7, r1
 80079b6:	b933      	cbnz	r3, 80079c6 <_strtod_l+0xace>
 80079b8:	f1ba 0f00 	cmp.w	sl, #0
 80079bc:	d103      	bne.n	80079c6 <_strtod_l+0xace>
 80079be:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80079c2:	2d00      	cmp	r5, #0
 80079c4:	d06d      	beq.n	8007aa2 <_strtod_l+0xbaa>
 80079c6:	a30a      	add	r3, pc, #40	; (adr r3, 80079f0 <_strtod_l+0xaf8>)
 80079c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079cc:	4630      	mov	r0, r6
 80079ce:	4639      	mov	r1, r7
 80079d0:	f7f9 f884 	bl	8000adc <__aeabi_dcmplt>
 80079d4:	2800      	cmp	r0, #0
 80079d6:	f47f acb8 	bne.w	800734a <_strtod_l+0x452>
 80079da:	a307      	add	r3, pc, #28	; (adr r3, 80079f8 <_strtod_l+0xb00>)
 80079dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e0:	4630      	mov	r0, r6
 80079e2:	4639      	mov	r1, r7
 80079e4:	f7f9 f898 	bl	8000b18 <__aeabi_dcmpgt>
 80079e8:	2800      	cmp	r0, #0
 80079ea:	f43f af79 	beq.w	80078e0 <_strtod_l+0x9e8>
 80079ee:	e4ac      	b.n	800734a <_strtod_l+0x452>
 80079f0:	94a03595 	.word	0x94a03595
 80079f4:	3fdfffff 	.word	0x3fdfffff
 80079f8:	35afe535 	.word	0x35afe535
 80079fc:	3fe00000 	.word	0x3fe00000
 8007a00:	000fffff 	.word	0x000fffff
 8007a04:	7ff00000 	.word	0x7ff00000
 8007a08:	7fefffff 	.word	0x7fefffff
 8007a0c:	39500000 	.word	0x39500000
 8007a10:	3ff00000 	.word	0x3ff00000
 8007a14:	7fe00000 	.word	0x7fe00000
 8007a18:	7c9fffff 	.word	0x7c9fffff
 8007a1c:	3fe00000 	.word	0x3fe00000
 8007a20:	bff00000 	.word	0xbff00000
 8007a24:	9b04      	ldr	r3, [sp, #16]
 8007a26:	b333      	cbz	r3, 8007a76 <_strtod_l+0xb7e>
 8007a28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a2a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007a2e:	d822      	bhi.n	8007a76 <_strtod_l+0xb7e>
 8007a30:	a327      	add	r3, pc, #156	; (adr r3, 8007ad0 <_strtod_l+0xbd8>)
 8007a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a36:	4630      	mov	r0, r6
 8007a38:	4639      	mov	r1, r7
 8007a3a:	f7f9 f859 	bl	8000af0 <__aeabi_dcmple>
 8007a3e:	b1a0      	cbz	r0, 8007a6a <_strtod_l+0xb72>
 8007a40:	4639      	mov	r1, r7
 8007a42:	4630      	mov	r0, r6
 8007a44:	f7f9 f8b0 	bl	8000ba8 <__aeabi_d2uiz>
 8007a48:	2800      	cmp	r0, #0
 8007a4a:	bf08      	it	eq
 8007a4c:	2001      	moveq	r0, #1
 8007a4e:	f7f8 fd59 	bl	8000504 <__aeabi_ui2d>
 8007a52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a54:	4606      	mov	r6, r0
 8007a56:	460f      	mov	r7, r1
 8007a58:	bb03      	cbnz	r3, 8007a9c <_strtod_l+0xba4>
 8007a5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a5e:	9012      	str	r0, [sp, #72]	; 0x48
 8007a60:	9313      	str	r3, [sp, #76]	; 0x4c
 8007a62:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007a66:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007a6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a6c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a6e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007a72:	1a9b      	subs	r3, r3, r2
 8007a74:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a76:	ed9d 0b08 	vldr	d0, [sp, #32]
 8007a7a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8007a7e:	f003 fa9b 	bl	800afb8 <__ulp>
 8007a82:	4650      	mov	r0, sl
 8007a84:	ec53 2b10 	vmov	r2, r3, d0
 8007a88:	4659      	mov	r1, fp
 8007a8a:	f7f8 fdb5 	bl	80005f8 <__aeabi_dmul>
 8007a8e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007a92:	f7f8 fbfb 	bl	800028c <__adddf3>
 8007a96:	4682      	mov	sl, r0
 8007a98:	468b      	mov	fp, r1
 8007a9a:	e772      	b.n	8007982 <_strtod_l+0xa8a>
 8007a9c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8007aa0:	e7df      	b.n	8007a62 <_strtod_l+0xb6a>
 8007aa2:	a30d      	add	r3, pc, #52	; (adr r3, 8007ad8 <_strtod_l+0xbe0>)
 8007aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa8:	f7f9 f818 	bl	8000adc <__aeabi_dcmplt>
 8007aac:	e79c      	b.n	80079e8 <_strtod_l+0xaf0>
 8007aae:	2300      	movs	r3, #0
 8007ab0:	930d      	str	r3, [sp, #52]	; 0x34
 8007ab2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007ab4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007ab6:	6013      	str	r3, [r2, #0]
 8007ab8:	f7ff ba61 	b.w	8006f7e <_strtod_l+0x86>
 8007abc:	2b65      	cmp	r3, #101	; 0x65
 8007abe:	f04f 0200 	mov.w	r2, #0
 8007ac2:	f43f ab4e 	beq.w	8007162 <_strtod_l+0x26a>
 8007ac6:	2101      	movs	r1, #1
 8007ac8:	4614      	mov	r4, r2
 8007aca:	9104      	str	r1, [sp, #16]
 8007acc:	f7ff bacb 	b.w	8007066 <_strtod_l+0x16e>
 8007ad0:	ffc00000 	.word	0xffc00000
 8007ad4:	41dfffff 	.word	0x41dfffff
 8007ad8:	94a03595 	.word	0x94a03595
 8007adc:	3fcfffff 	.word	0x3fcfffff

08007ae0 <strtod>:
 8007ae0:	4b07      	ldr	r3, [pc, #28]	; (8007b00 <strtod+0x20>)
 8007ae2:	4a08      	ldr	r2, [pc, #32]	; (8007b04 <strtod+0x24>)
 8007ae4:	b410      	push	{r4}
 8007ae6:	681c      	ldr	r4, [r3, #0]
 8007ae8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	bf08      	it	eq
 8007aee:	4613      	moveq	r3, r2
 8007af0:	460a      	mov	r2, r1
 8007af2:	4601      	mov	r1, r0
 8007af4:	4620      	mov	r0, r4
 8007af6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007afa:	f7ff b9fd 	b.w	8006ef8 <_strtod_l>
 8007afe:	bf00      	nop
 8007b00:	20000010 	.word	0x20000010
 8007b04:	20000444 	.word	0x20000444

08007b08 <_strtol_l.isra.0>:
 8007b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b0c:	4680      	mov	r8, r0
 8007b0e:	4689      	mov	r9, r1
 8007b10:	4692      	mov	sl, r2
 8007b12:	461e      	mov	r6, r3
 8007b14:	460f      	mov	r7, r1
 8007b16:	463d      	mov	r5, r7
 8007b18:	9808      	ldr	r0, [sp, #32]
 8007b1a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b1e:	f002 fd35 	bl	800a58c <__locale_ctype_ptr_l>
 8007b22:	4420      	add	r0, r4
 8007b24:	7843      	ldrb	r3, [r0, #1]
 8007b26:	f013 0308 	ands.w	r3, r3, #8
 8007b2a:	d132      	bne.n	8007b92 <_strtol_l.isra.0+0x8a>
 8007b2c:	2c2d      	cmp	r4, #45	; 0x2d
 8007b2e:	d132      	bne.n	8007b96 <_strtol_l.isra.0+0x8e>
 8007b30:	787c      	ldrb	r4, [r7, #1]
 8007b32:	1cbd      	adds	r5, r7, #2
 8007b34:	2201      	movs	r2, #1
 8007b36:	2e00      	cmp	r6, #0
 8007b38:	d05d      	beq.n	8007bf6 <_strtol_l.isra.0+0xee>
 8007b3a:	2e10      	cmp	r6, #16
 8007b3c:	d109      	bne.n	8007b52 <_strtol_l.isra.0+0x4a>
 8007b3e:	2c30      	cmp	r4, #48	; 0x30
 8007b40:	d107      	bne.n	8007b52 <_strtol_l.isra.0+0x4a>
 8007b42:	782b      	ldrb	r3, [r5, #0]
 8007b44:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007b48:	2b58      	cmp	r3, #88	; 0x58
 8007b4a:	d14f      	bne.n	8007bec <_strtol_l.isra.0+0xe4>
 8007b4c:	786c      	ldrb	r4, [r5, #1]
 8007b4e:	2610      	movs	r6, #16
 8007b50:	3502      	adds	r5, #2
 8007b52:	2a00      	cmp	r2, #0
 8007b54:	bf14      	ite	ne
 8007b56:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007b5a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007b5e:	2700      	movs	r7, #0
 8007b60:	fbb1 fcf6 	udiv	ip, r1, r6
 8007b64:	4638      	mov	r0, r7
 8007b66:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007b6a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007b6e:	2b09      	cmp	r3, #9
 8007b70:	d817      	bhi.n	8007ba2 <_strtol_l.isra.0+0x9a>
 8007b72:	461c      	mov	r4, r3
 8007b74:	42a6      	cmp	r6, r4
 8007b76:	dd23      	ble.n	8007bc0 <_strtol_l.isra.0+0xb8>
 8007b78:	1c7b      	adds	r3, r7, #1
 8007b7a:	d007      	beq.n	8007b8c <_strtol_l.isra.0+0x84>
 8007b7c:	4584      	cmp	ip, r0
 8007b7e:	d31c      	bcc.n	8007bba <_strtol_l.isra.0+0xb2>
 8007b80:	d101      	bne.n	8007b86 <_strtol_l.isra.0+0x7e>
 8007b82:	45a6      	cmp	lr, r4
 8007b84:	db19      	blt.n	8007bba <_strtol_l.isra.0+0xb2>
 8007b86:	fb00 4006 	mla	r0, r0, r6, r4
 8007b8a:	2701      	movs	r7, #1
 8007b8c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b90:	e7eb      	b.n	8007b6a <_strtol_l.isra.0+0x62>
 8007b92:	462f      	mov	r7, r5
 8007b94:	e7bf      	b.n	8007b16 <_strtol_l.isra.0+0xe>
 8007b96:	2c2b      	cmp	r4, #43	; 0x2b
 8007b98:	bf04      	itt	eq
 8007b9a:	1cbd      	addeq	r5, r7, #2
 8007b9c:	787c      	ldrbeq	r4, [r7, #1]
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	e7c9      	b.n	8007b36 <_strtol_l.isra.0+0x2e>
 8007ba2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007ba6:	2b19      	cmp	r3, #25
 8007ba8:	d801      	bhi.n	8007bae <_strtol_l.isra.0+0xa6>
 8007baa:	3c37      	subs	r4, #55	; 0x37
 8007bac:	e7e2      	b.n	8007b74 <_strtol_l.isra.0+0x6c>
 8007bae:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007bb2:	2b19      	cmp	r3, #25
 8007bb4:	d804      	bhi.n	8007bc0 <_strtol_l.isra.0+0xb8>
 8007bb6:	3c57      	subs	r4, #87	; 0x57
 8007bb8:	e7dc      	b.n	8007b74 <_strtol_l.isra.0+0x6c>
 8007bba:	f04f 37ff 	mov.w	r7, #4294967295
 8007bbe:	e7e5      	b.n	8007b8c <_strtol_l.isra.0+0x84>
 8007bc0:	1c7b      	adds	r3, r7, #1
 8007bc2:	d108      	bne.n	8007bd6 <_strtol_l.isra.0+0xce>
 8007bc4:	2322      	movs	r3, #34	; 0x22
 8007bc6:	f8c8 3000 	str.w	r3, [r8]
 8007bca:	4608      	mov	r0, r1
 8007bcc:	f1ba 0f00 	cmp.w	sl, #0
 8007bd0:	d107      	bne.n	8007be2 <_strtol_l.isra.0+0xda>
 8007bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bd6:	b102      	cbz	r2, 8007bda <_strtol_l.isra.0+0xd2>
 8007bd8:	4240      	negs	r0, r0
 8007bda:	f1ba 0f00 	cmp.w	sl, #0
 8007bde:	d0f8      	beq.n	8007bd2 <_strtol_l.isra.0+0xca>
 8007be0:	b10f      	cbz	r7, 8007be6 <_strtol_l.isra.0+0xde>
 8007be2:	f105 39ff 	add.w	r9, r5, #4294967295
 8007be6:	f8ca 9000 	str.w	r9, [sl]
 8007bea:	e7f2      	b.n	8007bd2 <_strtol_l.isra.0+0xca>
 8007bec:	2430      	movs	r4, #48	; 0x30
 8007bee:	2e00      	cmp	r6, #0
 8007bf0:	d1af      	bne.n	8007b52 <_strtol_l.isra.0+0x4a>
 8007bf2:	2608      	movs	r6, #8
 8007bf4:	e7ad      	b.n	8007b52 <_strtol_l.isra.0+0x4a>
 8007bf6:	2c30      	cmp	r4, #48	; 0x30
 8007bf8:	d0a3      	beq.n	8007b42 <_strtol_l.isra.0+0x3a>
 8007bfa:	260a      	movs	r6, #10
 8007bfc:	e7a9      	b.n	8007b52 <_strtol_l.isra.0+0x4a>
	...

08007c00 <strtol>:
 8007c00:	4b08      	ldr	r3, [pc, #32]	; (8007c24 <strtol+0x24>)
 8007c02:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c04:	681c      	ldr	r4, [r3, #0]
 8007c06:	4d08      	ldr	r5, [pc, #32]	; (8007c28 <strtol+0x28>)
 8007c08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	bf08      	it	eq
 8007c0e:	462b      	moveq	r3, r5
 8007c10:	9300      	str	r3, [sp, #0]
 8007c12:	4613      	mov	r3, r2
 8007c14:	460a      	mov	r2, r1
 8007c16:	4601      	mov	r1, r0
 8007c18:	4620      	mov	r0, r4
 8007c1a:	f7ff ff75 	bl	8007b08 <_strtol_l.isra.0>
 8007c1e:	b003      	add	sp, #12
 8007c20:	bd30      	pop	{r4, r5, pc}
 8007c22:	bf00      	nop
 8007c24:	20000010 	.word	0x20000010
 8007c28:	20000444 	.word	0x20000444
 8007c2c:	00000000 	.word	0x00000000

08007c30 <_svfprintf_r>:
 8007c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c34:	b0d3      	sub	sp, #332	; 0x14c
 8007c36:	4688      	mov	r8, r1
 8007c38:	4693      	mov	fp, r2
 8007c3a:	461e      	mov	r6, r3
 8007c3c:	9003      	str	r0, [sp, #12]
 8007c3e:	f002 fcab 	bl	800a598 <_localeconv_r>
 8007c42:	6803      	ldr	r3, [r0, #0]
 8007c44:	9316      	str	r3, [sp, #88]	; 0x58
 8007c46:	4618      	mov	r0, r3
 8007c48:	f7f8 fac2 	bl	80001d0 <strlen>
 8007c4c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8007c50:	900d      	str	r0, [sp, #52]	; 0x34
 8007c52:	0618      	lsls	r0, r3, #24
 8007c54:	d518      	bpl.n	8007c88 <_svfprintf_r+0x58>
 8007c56:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8007c5a:	b9ab      	cbnz	r3, 8007c88 <_svfprintf_r+0x58>
 8007c5c:	2140      	movs	r1, #64	; 0x40
 8007c5e:	9803      	ldr	r0, [sp, #12]
 8007c60:	f002 fcaa 	bl	800a5b8 <_malloc_r>
 8007c64:	f8c8 0000 	str.w	r0, [r8]
 8007c68:	f8c8 0010 	str.w	r0, [r8, #16]
 8007c6c:	b948      	cbnz	r0, 8007c82 <_svfprintf_r+0x52>
 8007c6e:	9a03      	ldr	r2, [sp, #12]
 8007c70:	230c      	movs	r3, #12
 8007c72:	6013      	str	r3, [r2, #0]
 8007c74:	f04f 33ff 	mov.w	r3, #4294967295
 8007c78:	930e      	str	r3, [sp, #56]	; 0x38
 8007c7a:	980e      	ldr	r0, [sp, #56]	; 0x38
 8007c7c:	b053      	add	sp, #332	; 0x14c
 8007c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c82:	2340      	movs	r3, #64	; 0x40
 8007c84:	f8c8 3014 	str.w	r3, [r8, #20]
 8007c88:	ed9f 7bc9 	vldr	d7, [pc, #804]	; 8007fb0 <_svfprintf_r+0x380>
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	e9cd 3327 	strd	r3, r3, [sp, #156]	; 0x9c
 8007c92:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007c96:	e9cd 3317 	strd	r3, r3, [sp, #92]	; 0x5c
 8007c9a:	ac29      	add	r4, sp, #164	; 0xa4
 8007c9c:	9426      	str	r4, [sp, #152]	; 0x98
 8007c9e:	9304      	str	r3, [sp, #16]
 8007ca0:	9309      	str	r3, [sp, #36]	; 0x24
 8007ca2:	9312      	str	r3, [sp, #72]	; 0x48
 8007ca4:	9319      	str	r3, [sp, #100]	; 0x64
 8007ca6:	930e      	str	r3, [sp, #56]	; 0x38
 8007ca8:	465d      	mov	r5, fp
 8007caa:	462b      	mov	r3, r5
 8007cac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cb0:	b112      	cbz	r2, 8007cb8 <_svfprintf_r+0x88>
 8007cb2:	2a25      	cmp	r2, #37	; 0x25
 8007cb4:	f040 80e4 	bne.w	8007e80 <_svfprintf_r+0x250>
 8007cb8:	ebb5 070b 	subs.w	r7, r5, fp
 8007cbc:	d00e      	beq.n	8007cdc <_svfprintf_r+0xac>
 8007cbe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007cc0:	443b      	add	r3, r7
 8007cc2:	9328      	str	r3, [sp, #160]	; 0xa0
 8007cc4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	2b07      	cmp	r3, #7
 8007cca:	e9c4 b700 	strd	fp, r7, [r4]
 8007cce:	9327      	str	r3, [sp, #156]	; 0x9c
 8007cd0:	f300 80d8 	bgt.w	8007e84 <_svfprintf_r+0x254>
 8007cd4:	3408      	adds	r4, #8
 8007cd6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007cd8:	443b      	add	r3, r7
 8007cda:	930e      	str	r3, [sp, #56]	; 0x38
 8007cdc:	782b      	ldrb	r3, [r5, #0]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	f001 81b4 	beq.w	800904c <_svfprintf_r+0x141c>
 8007ce4:	1c6b      	adds	r3, r5, #1
 8007ce6:	930c      	str	r3, [sp, #48]	; 0x30
 8007ce8:	2300      	movs	r3, #0
 8007cea:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007cee:	f04f 35ff 	mov.w	r5, #4294967295
 8007cf2:	930f      	str	r3, [sp, #60]	; 0x3c
 8007cf4:	469a      	mov	sl, r3
 8007cf6:	270a      	movs	r7, #10
 8007cf8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cfa:	781b      	ldrb	r3, [r3, #0]
 8007cfc:	9306      	str	r3, [sp, #24]
 8007cfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d00:	3301      	adds	r3, #1
 8007d02:	930c      	str	r3, [sp, #48]	; 0x30
 8007d04:	9b06      	ldr	r3, [sp, #24]
 8007d06:	3b20      	subs	r3, #32
 8007d08:	2b5a      	cmp	r3, #90	; 0x5a
 8007d0a:	f200 8624 	bhi.w	8008956 <_svfprintf_r+0xd26>
 8007d0e:	a201      	add	r2, pc, #4	; (adr r2, 8007d14 <_svfprintf_r+0xe4>)
 8007d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d14:	08007f17 	.word	0x08007f17
 8007d18:	08008957 	.word	0x08008957
 8007d1c:	08008957 	.word	0x08008957
 8007d20:	08007f29 	.word	0x08007f29
 8007d24:	08008957 	.word	0x08008957
 8007d28:	08008957 	.word	0x08008957
 8007d2c:	08008957 	.word	0x08008957
 8007d30:	08007edd 	.word	0x08007edd
 8007d34:	08008957 	.word	0x08008957
 8007d38:	08008957 	.word	0x08008957
 8007d3c:	08007f2f 	.word	0x08007f2f
 8007d40:	08007f47 	.word	0x08007f47
 8007d44:	08008957 	.word	0x08008957
 8007d48:	08007f41 	.word	0x08007f41
 8007d4c:	08007f4b 	.word	0x08007f4b
 8007d50:	08008957 	.word	0x08008957
 8007d54:	08007f7f 	.word	0x08007f7f
 8007d58:	08007f85 	.word	0x08007f85
 8007d5c:	08007f85 	.word	0x08007f85
 8007d60:	08007f85 	.word	0x08007f85
 8007d64:	08007f85 	.word	0x08007f85
 8007d68:	08007f85 	.word	0x08007f85
 8007d6c:	08007f85 	.word	0x08007f85
 8007d70:	08007f85 	.word	0x08007f85
 8007d74:	08007f85 	.word	0x08007f85
 8007d78:	08007f85 	.word	0x08007f85
 8007d7c:	08008957 	.word	0x08008957
 8007d80:	08008957 	.word	0x08008957
 8007d84:	08008957 	.word	0x08008957
 8007d88:	08008957 	.word	0x08008957
 8007d8c:	08008957 	.word	0x08008957
 8007d90:	08008957 	.word	0x08008957
 8007d94:	08008957 	.word	0x08008957
 8007d98:	08008087 	.word	0x08008087
 8007d9c:	08008957 	.word	0x08008957
 8007da0:	08007ff1 	.word	0x08007ff1
 8007da4:	08008013 	.word	0x08008013
 8007da8:	08008087 	.word	0x08008087
 8007dac:	08008087 	.word	0x08008087
 8007db0:	08008087 	.word	0x08008087
 8007db4:	08008957 	.word	0x08008957
 8007db8:	08008957 	.word	0x08008957
 8007dbc:	08008957 	.word	0x08008957
 8007dc0:	08008957 	.word	0x08008957
 8007dc4:	08007fa5 	.word	0x08007fa5
 8007dc8:	08008957 	.word	0x08008957
 8007dcc:	08008957 	.word	0x08008957
 8007dd0:	08008559 	.word	0x08008559
 8007dd4:	08008957 	.word	0x08008957
 8007dd8:	08008957 	.word	0x08008957
 8007ddc:	08008957 	.word	0x08008957
 8007de0:	080085e5 	.word	0x080085e5
 8007de4:	08008957 	.word	0x08008957
 8007de8:	080087c7 	.word	0x080087c7
 8007dec:	08008957 	.word	0x08008957
 8007df0:	08008957 	.word	0x08008957
 8007df4:	08007e9d 	.word	0x08007e9d
 8007df8:	08008957 	.word	0x08008957
 8007dfc:	08008957 	.word	0x08008957
 8007e00:	08008957 	.word	0x08008957
 8007e04:	08008957 	.word	0x08008957
 8007e08:	08008957 	.word	0x08008957
 8007e0c:	08008957 	.word	0x08008957
 8007e10:	08008957 	.word	0x08008957
 8007e14:	08008957 	.word	0x08008957
 8007e18:	08008087 	.word	0x08008087
 8007e1c:	08008957 	.word	0x08008957
 8007e20:	08007ff1 	.word	0x08007ff1
 8007e24:	08008017 	.word	0x08008017
 8007e28:	08008087 	.word	0x08008087
 8007e2c:	08008087 	.word	0x08008087
 8007e30:	08008087 	.word	0x08008087
 8007e34:	08007fbd 	.word	0x08007fbd
 8007e38:	08008017 	.word	0x08008017
 8007e3c:	08007fe5 	.word	0x08007fe5
 8007e40:	08008957 	.word	0x08008957
 8007e44:	08007fd7 	.word	0x08007fd7
 8007e48:	08008957 	.word	0x08008957
 8007e4c:	08008513 	.word	0x08008513
 8007e50:	0800855d 	.word	0x0800855d
 8007e54:	080085c5 	.word	0x080085c5
 8007e58:	08007fe5 	.word	0x08007fe5
 8007e5c:	08008957 	.word	0x08008957
 8007e60:	080085e5 	.word	0x080085e5
 8007e64:	08007cf9 	.word	0x08007cf9
 8007e68:	080087cb 	.word	0x080087cb
 8007e6c:	08008957 	.word	0x08008957
 8007e70:	08008957 	.word	0x08008957
 8007e74:	08008809 	.word	0x08008809
 8007e78:	08008957 	.word	0x08008957
 8007e7c:	08007cf9 	.word	0x08007cf9
 8007e80:	461d      	mov	r5, r3
 8007e82:	e712      	b.n	8007caa <_svfprintf_r+0x7a>
 8007e84:	aa26      	add	r2, sp, #152	; 0x98
 8007e86:	4641      	mov	r1, r8
 8007e88:	9803      	ldr	r0, [sp, #12]
 8007e8a:	f003 fa36 	bl	800b2fa <__ssprint_r>
 8007e8e:	2800      	cmp	r0, #0
 8007e90:	f040 8166 	bne.w	8008160 <_svfprintf_r+0x530>
 8007e94:	ac29      	add	r4, sp, #164	; 0xa4
 8007e96:	e71e      	b.n	8007cd6 <_svfprintf_r+0xa6>
 8007e98:	461e      	mov	r6, r3
 8007e9a:	e72d      	b.n	8007cf8 <_svfprintf_r+0xc8>
 8007e9c:	4b46      	ldr	r3, [pc, #280]	; (8007fb8 <_svfprintf_r+0x388>)
 8007e9e:	9318      	str	r3, [sp, #96]	; 0x60
 8007ea0:	f01a 0f20 	tst.w	sl, #32
 8007ea4:	f000 84b3 	beq.w	800880e <_svfprintf_r+0xbde>
 8007ea8:	3607      	adds	r6, #7
 8007eaa:	f026 0607 	bic.w	r6, r6, #7
 8007eae:	f106 0308 	add.w	r3, r6, #8
 8007eb2:	e9d6 6700 	ldrd	r6, r7, [r6]
 8007eb6:	9308      	str	r3, [sp, #32]
 8007eb8:	f01a 0f01 	tst.w	sl, #1
 8007ebc:	d00a      	beq.n	8007ed4 <_svfprintf_r+0x2a4>
 8007ebe:	ea56 0307 	orrs.w	r3, r6, r7
 8007ec2:	d007      	beq.n	8007ed4 <_svfprintf_r+0x2a4>
 8007ec4:	2330      	movs	r3, #48	; 0x30
 8007ec6:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007eca:	9b06      	ldr	r3, [sp, #24]
 8007ecc:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007ed0:	f04a 0a02 	orr.w	sl, sl, #2
 8007ed4:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8007ed8:	2302      	movs	r3, #2
 8007eda:	e34d      	b.n	8008578 <_svfprintf_r+0x948>
 8007edc:	9803      	ldr	r0, [sp, #12]
 8007ede:	f002 fb5b 	bl	800a598 <_localeconv_r>
 8007ee2:	6843      	ldr	r3, [r0, #4]
 8007ee4:	9319      	str	r3, [sp, #100]	; 0x64
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	f7f8 f972 	bl	80001d0 <strlen>
 8007eec:	9012      	str	r0, [sp, #72]	; 0x48
 8007eee:	9803      	ldr	r0, [sp, #12]
 8007ef0:	f002 fb52 	bl	800a598 <_localeconv_r>
 8007ef4:	6883      	ldr	r3, [r0, #8]
 8007ef6:	9309      	str	r3, [sp, #36]	; 0x24
 8007ef8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	f43f aefc 	beq.w	8007cf8 <_svfprintf_r+0xc8>
 8007f00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	f43f aef8 	beq.w	8007cf8 <_svfprintf_r+0xc8>
 8007f08:	781b      	ldrb	r3, [r3, #0]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	f43f aef4 	beq.w	8007cf8 <_svfprintf_r+0xc8>
 8007f10:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8007f14:	e6f0      	b.n	8007cf8 <_svfprintf_r+0xc8>
 8007f16:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	f47f aeec 	bne.w	8007cf8 <_svfprintf_r+0xc8>
 8007f20:	2320      	movs	r3, #32
 8007f22:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007f26:	e6e7      	b.n	8007cf8 <_svfprintf_r+0xc8>
 8007f28:	f04a 0a01 	orr.w	sl, sl, #1
 8007f2c:	e6e4      	b.n	8007cf8 <_svfprintf_r+0xc8>
 8007f2e:	6832      	ldr	r2, [r6, #0]
 8007f30:	920f      	str	r2, [sp, #60]	; 0x3c
 8007f32:	2a00      	cmp	r2, #0
 8007f34:	f106 0304 	add.w	r3, r6, #4
 8007f38:	daae      	bge.n	8007e98 <_svfprintf_r+0x268>
 8007f3a:	4252      	negs	r2, r2
 8007f3c:	920f      	str	r2, [sp, #60]	; 0x3c
 8007f3e:	461e      	mov	r6, r3
 8007f40:	f04a 0a04 	orr.w	sl, sl, #4
 8007f44:	e6d8      	b.n	8007cf8 <_svfprintf_r+0xc8>
 8007f46:	232b      	movs	r3, #43	; 0x2b
 8007f48:	e7eb      	b.n	8007f22 <_svfprintf_r+0x2f2>
 8007f4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007f4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f4e:	7812      	ldrb	r2, [r2, #0]
 8007f50:	9206      	str	r2, [sp, #24]
 8007f52:	2a2a      	cmp	r2, #42	; 0x2a
 8007f54:	f103 0301 	add.w	r3, r3, #1
 8007f58:	d10f      	bne.n	8007f7a <_svfprintf_r+0x34a>
 8007f5a:	6835      	ldr	r5, [r6, #0]
 8007f5c:	930c      	str	r3, [sp, #48]	; 0x30
 8007f5e:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8007f62:	3604      	adds	r6, #4
 8007f64:	e6c8      	b.n	8007cf8 <_svfprintf_r+0xc8>
 8007f66:	fb07 2505 	mla	r5, r7, r5, r2
 8007f6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f6e:	9206      	str	r2, [sp, #24]
 8007f70:	9a06      	ldr	r2, [sp, #24]
 8007f72:	3a30      	subs	r2, #48	; 0x30
 8007f74:	2a09      	cmp	r2, #9
 8007f76:	d9f6      	bls.n	8007f66 <_svfprintf_r+0x336>
 8007f78:	e6c3      	b.n	8007d02 <_svfprintf_r+0xd2>
 8007f7a:	2500      	movs	r5, #0
 8007f7c:	e7f8      	b.n	8007f70 <_svfprintf_r+0x340>
 8007f7e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8007f82:	e6b9      	b.n	8007cf8 <_svfprintf_r+0xc8>
 8007f84:	2200      	movs	r2, #0
 8007f86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f88:	920f      	str	r2, [sp, #60]	; 0x3c
 8007f8a:	9a06      	ldr	r2, [sp, #24]
 8007f8c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007f8e:	3a30      	subs	r2, #48	; 0x30
 8007f90:	fb07 2201 	mla	r2, r7, r1, r2
 8007f94:	920f      	str	r2, [sp, #60]	; 0x3c
 8007f96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f9a:	9206      	str	r2, [sp, #24]
 8007f9c:	3a30      	subs	r2, #48	; 0x30
 8007f9e:	2a09      	cmp	r2, #9
 8007fa0:	d9f3      	bls.n	8007f8a <_svfprintf_r+0x35a>
 8007fa2:	e6ae      	b.n	8007d02 <_svfprintf_r+0xd2>
 8007fa4:	f04a 0a08 	orr.w	sl, sl, #8
 8007fa8:	e6a6      	b.n	8007cf8 <_svfprintf_r+0xc8>
 8007faa:	bf00      	nop
 8007fac:	f3af 8000 	nop.w
	...
 8007fb8:	0800e2a1 	.word	0x0800e2a1
 8007fbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fbe:	781b      	ldrb	r3, [r3, #0]
 8007fc0:	2b68      	cmp	r3, #104	; 0x68
 8007fc2:	bf01      	itttt	eq
 8007fc4:	9b0c      	ldreq	r3, [sp, #48]	; 0x30
 8007fc6:	3301      	addeq	r3, #1
 8007fc8:	930c      	streq	r3, [sp, #48]	; 0x30
 8007fca:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8007fce:	bf18      	it	ne
 8007fd0:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8007fd4:	e690      	b.n	8007cf8 <_svfprintf_r+0xc8>
 8007fd6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fd8:	781b      	ldrb	r3, [r3, #0]
 8007fda:	2b6c      	cmp	r3, #108	; 0x6c
 8007fdc:	d105      	bne.n	8007fea <_svfprintf_r+0x3ba>
 8007fde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fe0:	3301      	adds	r3, #1
 8007fe2:	930c      	str	r3, [sp, #48]	; 0x30
 8007fe4:	f04a 0a20 	orr.w	sl, sl, #32
 8007fe8:	e686      	b.n	8007cf8 <_svfprintf_r+0xc8>
 8007fea:	f04a 0a10 	orr.w	sl, sl, #16
 8007fee:	e683      	b.n	8007cf8 <_svfprintf_r+0xc8>
 8007ff0:	1d33      	adds	r3, r6, #4
 8007ff2:	9308      	str	r3, [sp, #32]
 8007ff4:	2000      	movs	r0, #0
 8007ff6:	6833      	ldr	r3, [r6, #0]
 8007ff8:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007ffc:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008000:	4681      	mov	r9, r0
 8008002:	2501      	movs	r5, #1
 8008004:	9010      	str	r0, [sp, #64]	; 0x40
 8008006:	4607      	mov	r7, r0
 8008008:	9007      	str	r0, [sp, #28]
 800800a:	4606      	mov	r6, r0
 800800c:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 8008010:	e301      	b.n	8008616 <_svfprintf_r+0x9e6>
 8008012:	f04a 0a10 	orr.w	sl, sl, #16
 8008016:	f01a 0f20 	tst.w	sl, #32
 800801a:	d021      	beq.n	8008060 <_svfprintf_r+0x430>
 800801c:	3607      	adds	r6, #7
 800801e:	f026 0607 	bic.w	r6, r6, #7
 8008022:	f106 0308 	add.w	r3, r6, #8
 8008026:	e9d6 6700 	ldrd	r6, r7, [r6]
 800802a:	9308      	str	r3, [sp, #32]
 800802c:	2e00      	cmp	r6, #0
 800802e:	f177 0300 	sbcs.w	r3, r7, #0
 8008032:	da06      	bge.n	8008042 <_svfprintf_r+0x412>
 8008034:	4276      	negs	r6, r6
 8008036:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800803a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800803e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008042:	1c6b      	adds	r3, r5, #1
 8008044:	f040 83f6 	bne.w	8008834 <_svfprintf_r+0xc04>
 8008048:	2f00      	cmp	r7, #0
 800804a:	bf08      	it	eq
 800804c:	2e0a      	cmpeq	r6, #10
 800804e:	f080 8427 	bcs.w	80088a0 <_svfprintf_r+0xc70>
 8008052:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 8008056:	3630      	adds	r6, #48	; 0x30
 8008058:	f80b 6d01 	strb.w	r6, [fp, #-1]!
 800805c:	f000 bc0d 	b.w	800887a <_svfprintf_r+0xc4a>
 8008060:	1d33      	adds	r3, r6, #4
 8008062:	f01a 0f10 	tst.w	sl, #16
 8008066:	9308      	str	r3, [sp, #32]
 8008068:	d002      	beq.n	8008070 <_svfprintf_r+0x440>
 800806a:	6836      	ldr	r6, [r6, #0]
 800806c:	17f7      	asrs	r7, r6, #31
 800806e:	e7dd      	b.n	800802c <_svfprintf_r+0x3fc>
 8008070:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008074:	6836      	ldr	r6, [r6, #0]
 8008076:	d001      	beq.n	800807c <_svfprintf_r+0x44c>
 8008078:	b236      	sxth	r6, r6
 800807a:	e7f7      	b.n	800806c <_svfprintf_r+0x43c>
 800807c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008080:	bf18      	it	ne
 8008082:	b276      	sxtbne	r6, r6
 8008084:	e7f2      	b.n	800806c <_svfprintf_r+0x43c>
 8008086:	3607      	adds	r6, #7
 8008088:	f026 0607 	bic.w	r6, r6, #7
 800808c:	ed96 7b00 	vldr	d7, [r6]
 8008090:	f106 0308 	add.w	r3, r6, #8
 8008094:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008098:	9308      	str	r3, [sp, #32]
 800809a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800809c:	931a      	str	r3, [sp, #104]	; 0x68
 800809e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80080a4:	931b      	str	r3, [sp, #108]	; 0x6c
 80080a6:	f04f 32ff 	mov.w	r2, #4294967295
 80080aa:	4bb2      	ldr	r3, [pc, #712]	; (8008374 <_svfprintf_r+0x744>)
 80080ac:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
 80080b0:	f7f8 fd3c 	bl	8000b2c <__aeabi_dcmpun>
 80080b4:	bb00      	cbnz	r0, 80080f8 <_svfprintf_r+0x4c8>
 80080b6:	f04f 32ff 	mov.w	r2, #4294967295
 80080ba:	4bae      	ldr	r3, [pc, #696]	; (8008374 <_svfprintf_r+0x744>)
 80080bc:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
 80080c0:	f7f8 fd16 	bl	8000af0 <__aeabi_dcmple>
 80080c4:	b9c0      	cbnz	r0, 80080f8 <_svfprintf_r+0x4c8>
 80080c6:	2200      	movs	r2, #0
 80080c8:	2300      	movs	r3, #0
 80080ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80080ce:	f7f8 fd05 	bl	8000adc <__aeabi_dcmplt>
 80080d2:	b110      	cbz	r0, 80080da <_svfprintf_r+0x4aa>
 80080d4:	232d      	movs	r3, #45	; 0x2d
 80080d6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80080da:	4aa7      	ldr	r2, [pc, #668]	; (8008378 <_svfprintf_r+0x748>)
 80080dc:	4ba7      	ldr	r3, [pc, #668]	; (800837c <_svfprintf_r+0x74c>)
 80080de:	9906      	ldr	r1, [sp, #24]
 80080e0:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 80080e4:	2947      	cmp	r1, #71	; 0x47
 80080e6:	bfcc      	ite	gt
 80080e8:	4693      	movgt	fp, r2
 80080ea:	469b      	movle	fp, r3
 80080ec:	f04f 0900 	mov.w	r9, #0
 80080f0:	2503      	movs	r5, #3
 80080f2:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 80080f6:	e3c6      	b.n	8008886 <_svfprintf_r+0xc56>
 80080f8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80080fc:	4610      	mov	r0, r2
 80080fe:	4619      	mov	r1, r3
 8008100:	f7f8 fd14 	bl	8000b2c <__aeabi_dcmpun>
 8008104:	4681      	mov	r9, r0
 8008106:	b140      	cbz	r0, 800811a <_svfprintf_r+0x4ea>
 8008108:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800810a:	4a9d      	ldr	r2, [pc, #628]	; (8008380 <_svfprintf_r+0x750>)
 800810c:	2b00      	cmp	r3, #0
 800810e:	bfbc      	itt	lt
 8008110:	232d      	movlt	r3, #45	; 0x2d
 8008112:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8008116:	4b9b      	ldr	r3, [pc, #620]	; (8008384 <_svfprintf_r+0x754>)
 8008118:	e7e1      	b.n	80080de <_svfprintf_r+0x4ae>
 800811a:	9b06      	ldr	r3, [sp, #24]
 800811c:	f023 0320 	bic.w	r3, r3, #32
 8008120:	2b41      	cmp	r3, #65	; 0x41
 8008122:	9307      	str	r3, [sp, #28]
 8008124:	d125      	bne.n	8008172 <_svfprintf_r+0x542>
 8008126:	2330      	movs	r3, #48	; 0x30
 8008128:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800812c:	9b06      	ldr	r3, [sp, #24]
 800812e:	2b61      	cmp	r3, #97	; 0x61
 8008130:	bf14      	ite	ne
 8008132:	2358      	movne	r3, #88	; 0x58
 8008134:	2378      	moveq	r3, #120	; 0x78
 8008136:	2d63      	cmp	r5, #99	; 0x63
 8008138:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800813c:	f04a 0a02 	orr.w	sl, sl, #2
 8008140:	f340 8108 	ble.w	8008354 <_svfprintf_r+0x724>
 8008144:	1c69      	adds	r1, r5, #1
 8008146:	9803      	ldr	r0, [sp, #12]
 8008148:	f002 fa36 	bl	800a5b8 <_malloc_r>
 800814c:	4683      	mov	fp, r0
 800814e:	2800      	cmp	r0, #0
 8008150:	f040 8103 	bne.w	800835a <_svfprintf_r+0x72a>
 8008154:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008158:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800815c:	f8a8 300c 	strh.w	r3, [r8, #12]
 8008160:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008164:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008168:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800816a:	bf18      	it	ne
 800816c:	f04f 33ff 	movne.w	r3, #4294967295
 8008170:	e582      	b.n	8007c78 <_svfprintf_r+0x48>
 8008172:	1c69      	adds	r1, r5, #1
 8008174:	f000 80f3 	beq.w	800835e <_svfprintf_r+0x72e>
 8008178:	9b07      	ldr	r3, [sp, #28]
 800817a:	2b47      	cmp	r3, #71	; 0x47
 800817c:	d102      	bne.n	8008184 <_svfprintf_r+0x554>
 800817e:	2d00      	cmp	r5, #0
 8008180:	f000 80ef 	beq.w	8008362 <_svfprintf_r+0x732>
 8008184:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8008188:	9310      	str	r3, [sp, #64]	; 0x40
 800818a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800818c:	2b00      	cmp	r3, #0
 800818e:	f280 80eb 	bge.w	8008368 <_svfprintf_r+0x738>
 8008192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008194:	9314      	str	r3, [sp, #80]	; 0x50
 8008196:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008198:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800819c:	9315      	str	r3, [sp, #84]	; 0x54
 800819e:	232d      	movs	r3, #45	; 0x2d
 80081a0:	9313      	str	r3, [sp, #76]	; 0x4c
 80081a2:	9b07      	ldr	r3, [sp, #28]
 80081a4:	2b41      	cmp	r3, #65	; 0x41
 80081a6:	f040 8105 	bne.w	80083b4 <_svfprintf_r+0x784>
 80081aa:	a820      	add	r0, sp, #128	; 0x80
 80081ac:	ed9d 0b14 	vldr	d0, [sp, #80]	; 0x50
 80081b0:	f003 f836 	bl	800b220 <frexp>
 80081b4:	2200      	movs	r2, #0
 80081b6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80081ba:	ec51 0b10 	vmov	r0, r1, d0
 80081be:	f7f8 fa1b 	bl	80005f8 <__aeabi_dmul>
 80081c2:	2200      	movs	r2, #0
 80081c4:	2300      	movs	r3, #0
 80081c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081ca:	f7f8 fc7d 	bl	8000ac8 <__aeabi_dcmpeq>
 80081ce:	b108      	cbz	r0, 80081d4 <_svfprintf_r+0x5a4>
 80081d0:	2301      	movs	r3, #1
 80081d2:	9320      	str	r3, [sp, #128]	; 0x80
 80081d4:	4f6c      	ldr	r7, [pc, #432]	; (8008388 <_svfprintf_r+0x758>)
 80081d6:	4b6d      	ldr	r3, [pc, #436]	; (800838c <_svfprintf_r+0x75c>)
 80081d8:	9a06      	ldr	r2, [sp, #24]
 80081da:	2a61      	cmp	r2, #97	; 0x61
 80081dc:	bf08      	it	eq
 80081de:	461f      	moveq	r7, r3
 80081e0:	9711      	str	r7, [sp, #68]	; 0x44
 80081e2:	465e      	mov	r6, fp
 80081e4:	1e6f      	subs	r7, r5, #1
 80081e6:	2200      	movs	r2, #0
 80081e8:	4b69      	ldr	r3, [pc, #420]	; (8008390 <_svfprintf_r+0x760>)
 80081ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081ee:	f7f8 fa03 	bl	80005f8 <__aeabi_dmul>
 80081f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081f6:	f7f8 fcaf 	bl	8000b58 <__aeabi_d2iz>
 80081fa:	901c      	str	r0, [sp, #112]	; 0x70
 80081fc:	f7f8 f992 	bl	8000524 <__aeabi_i2d>
 8008200:	4602      	mov	r2, r0
 8008202:	460b      	mov	r3, r1
 8008204:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008208:	f7f8 f83e 	bl	8000288 <__aeabi_dsub>
 800820c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800820e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008210:	971d      	str	r7, [sp, #116]	; 0x74
 8008212:	5c9b      	ldrb	r3, [r3, r2]
 8008214:	f806 3b01 	strb.w	r3, [r6], #1
 8008218:	1c7a      	adds	r2, r7, #1
 800821a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800821e:	d006      	beq.n	800822e <_svfprintf_r+0x5fe>
 8008220:	2200      	movs	r2, #0
 8008222:	2300      	movs	r3, #0
 8008224:	3f01      	subs	r7, #1
 8008226:	f7f8 fc4f 	bl	8000ac8 <__aeabi_dcmpeq>
 800822a:	2800      	cmp	r0, #0
 800822c:	d0db      	beq.n	80081e6 <_svfprintf_r+0x5b6>
 800822e:	2200      	movs	r2, #0
 8008230:	4b58      	ldr	r3, [pc, #352]	; (8008394 <_svfprintf_r+0x764>)
 8008232:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008236:	f7f8 fc6f 	bl	8000b18 <__aeabi_dcmpgt>
 800823a:	b960      	cbnz	r0, 8008256 <_svfprintf_r+0x626>
 800823c:	2200      	movs	r2, #0
 800823e:	4b55      	ldr	r3, [pc, #340]	; (8008394 <_svfprintf_r+0x764>)
 8008240:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008244:	f7f8 fc40 	bl	8000ac8 <__aeabi_dcmpeq>
 8008248:	2800      	cmp	r0, #0
 800824a:	f000 80ae 	beq.w	80083aa <_svfprintf_r+0x77a>
 800824e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008250:	07db      	lsls	r3, r3, #31
 8008252:	f140 80aa 	bpl.w	80083aa <_svfprintf_r+0x77a>
 8008256:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008258:	9624      	str	r6, [sp, #144]	; 0x90
 800825a:	7bd9      	ldrb	r1, [r3, #15]
 800825c:	2030      	movs	r0, #48	; 0x30
 800825e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008260:	1e53      	subs	r3, r2, #1
 8008262:	9324      	str	r3, [sp, #144]	; 0x90
 8008264:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8008268:	428b      	cmp	r3, r1
 800826a:	f000 8095 	beq.w	8008398 <_svfprintf_r+0x768>
 800826e:	2b39      	cmp	r3, #57	; 0x39
 8008270:	bf0b      	itete	eq
 8008272:	9b11      	ldreq	r3, [sp, #68]	; 0x44
 8008274:	3301      	addne	r3, #1
 8008276:	7a9b      	ldrbeq	r3, [r3, #10]
 8008278:	b2db      	uxtbne	r3, r3
 800827a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800827e:	4633      	mov	r3, r6
 8008280:	eba3 030b 	sub.w	r3, r3, fp
 8008284:	9304      	str	r3, [sp, #16]
 8008286:	9b07      	ldr	r3, [sp, #28]
 8008288:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800828a:	2b47      	cmp	r3, #71	; 0x47
 800828c:	f040 80d7 	bne.w	800843e <_svfprintf_r+0x80e>
 8008290:	1cf7      	adds	r7, r6, #3
 8008292:	db02      	blt.n	800829a <_svfprintf_r+0x66a>
 8008294:	42b5      	cmp	r5, r6
 8008296:	f280 80fd 	bge.w	8008494 <_svfprintf_r+0x864>
 800829a:	9b06      	ldr	r3, [sp, #24]
 800829c:	3b02      	subs	r3, #2
 800829e:	9306      	str	r3, [sp, #24]
 80082a0:	9906      	ldr	r1, [sp, #24]
 80082a2:	f89d 2018 	ldrb.w	r2, [sp, #24]
 80082a6:	f021 0120 	bic.w	r1, r1, #32
 80082aa:	2941      	cmp	r1, #65	; 0x41
 80082ac:	bf08      	it	eq
 80082ae:	320f      	addeq	r2, #15
 80082b0:	f106 33ff 	add.w	r3, r6, #4294967295
 80082b4:	bf06      	itte	eq
 80082b6:	b2d2      	uxtbeq	r2, r2
 80082b8:	2101      	moveq	r1, #1
 80082ba:	2100      	movne	r1, #0
 80082bc:	2b00      	cmp	r3, #0
 80082be:	9320      	str	r3, [sp, #128]	; 0x80
 80082c0:	bfb8      	it	lt
 80082c2:	f1c6 0301 	rsblt	r3, r6, #1
 80082c6:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80082ca:	bfb4      	ite	lt
 80082cc:	222d      	movlt	r2, #45	; 0x2d
 80082ce:	222b      	movge	r2, #43	; 0x2b
 80082d0:	2b09      	cmp	r3, #9
 80082d2:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80082d6:	f340 80c9 	ble.w	800846c <_svfprintf_r+0x83c>
 80082da:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80082de:	250a      	movs	r5, #10
 80082e0:	fb93 f0f5 	sdiv	r0, r3, r5
 80082e4:	fb05 3310 	mls	r3, r5, r0, r3
 80082e8:	3330      	adds	r3, #48	; 0x30
 80082ea:	2809      	cmp	r0, #9
 80082ec:	f802 3c01 	strb.w	r3, [r2, #-1]
 80082f0:	f102 31ff 	add.w	r1, r2, #4294967295
 80082f4:	4603      	mov	r3, r0
 80082f6:	f300 80b2 	bgt.w	800845e <_svfprintf_r+0x82e>
 80082fa:	3330      	adds	r3, #48	; 0x30
 80082fc:	f801 3c01 	strb.w	r3, [r1, #-1]
 8008300:	3a02      	subs	r2, #2
 8008302:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8008306:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 800830a:	4282      	cmp	r2, r0
 800830c:	4619      	mov	r1, r3
 800830e:	f0c0 80a8 	bcc.w	8008462 <_svfprintf_r+0x832>
 8008312:	9a04      	ldr	r2, [sp, #16]
 8008314:	ab22      	add	r3, sp, #136	; 0x88
 8008316:	1acb      	subs	r3, r1, r3
 8008318:	2a01      	cmp	r2, #1
 800831a:	9317      	str	r3, [sp, #92]	; 0x5c
 800831c:	eb03 0502 	add.w	r5, r3, r2
 8008320:	dc02      	bgt.n	8008328 <_svfprintf_r+0x6f8>
 8008322:	f01a 0f01 	tst.w	sl, #1
 8008326:	d001      	beq.n	800832c <_svfprintf_r+0x6fc>
 8008328:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800832a:	441d      	add	r5, r3
 800832c:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8008330:	2700      	movs	r7, #0
 8008332:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008336:	9310      	str	r3, [sp, #64]	; 0x40
 8008338:	9707      	str	r7, [sp, #28]
 800833a:	463e      	mov	r6, r7
 800833c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800833e:	2b00      	cmp	r3, #0
 8008340:	f000 8315 	beq.w	800896e <_svfprintf_r+0xd3e>
 8008344:	232d      	movs	r3, #45	; 0x2d
 8008346:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
 800834a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800834e:	2300      	movs	r3, #0
 8008350:	9310      	str	r3, [sp, #64]	; 0x40
 8008352:	e160      	b.n	8008616 <_svfprintf_r+0x9e6>
 8008354:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 8008358:	e714      	b.n	8008184 <_svfprintf_r+0x554>
 800835a:	4681      	mov	r9, r0
 800835c:	e712      	b.n	8008184 <_svfprintf_r+0x554>
 800835e:	2506      	movs	r5, #6
 8008360:	e710      	b.n	8008184 <_svfprintf_r+0x554>
 8008362:	46a9      	mov	r9, r5
 8008364:	2501      	movs	r5, #1
 8008366:	e70d      	b.n	8008184 <_svfprintf_r+0x554>
 8008368:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 800836c:	2300      	movs	r3, #0
 800836e:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 8008372:	e715      	b.n	80081a0 <_svfprintf_r+0x570>
 8008374:	7fefffff 	.word	0x7fefffff
 8008378:	0800e284 	.word	0x0800e284
 800837c:	0800e280 	.word	0x0800e280
 8008380:	0800e28c 	.word	0x0800e28c
 8008384:	0800e288 	.word	0x0800e288
 8008388:	0800e2a1 	.word	0x0800e2a1
 800838c:	0800e290 	.word	0x0800e290
 8008390:	40300000 	.word	0x40300000
 8008394:	3fe00000 	.word	0x3fe00000
 8008398:	f802 0c01 	strb.w	r0, [r2, #-1]
 800839c:	e75f      	b.n	800825e <_svfprintf_r+0x62e>
 800839e:	f803 1b01 	strb.w	r1, [r3], #1
 80083a2:	1af2      	subs	r2, r6, r3
 80083a4:	2a00      	cmp	r2, #0
 80083a6:	dafa      	bge.n	800839e <_svfprintf_r+0x76e>
 80083a8:	e76a      	b.n	8008280 <_svfprintf_r+0x650>
 80083aa:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80083ac:	4633      	mov	r3, r6
 80083ae:	2130      	movs	r1, #48	; 0x30
 80083b0:	4416      	add	r6, r2
 80083b2:	e7f6      	b.n	80083a2 <_svfprintf_r+0x772>
 80083b4:	9b07      	ldr	r3, [sp, #28]
 80083b6:	2b46      	cmp	r3, #70	; 0x46
 80083b8:	d004      	beq.n	80083c4 <_svfprintf_r+0x794>
 80083ba:	2b45      	cmp	r3, #69	; 0x45
 80083bc:	d13a      	bne.n	8008434 <_svfprintf_r+0x804>
 80083be:	1c6e      	adds	r6, r5, #1
 80083c0:	2102      	movs	r1, #2
 80083c2:	e001      	b.n	80083c8 <_svfprintf_r+0x798>
 80083c4:	462e      	mov	r6, r5
 80083c6:	2103      	movs	r1, #3
 80083c8:	ab24      	add	r3, sp, #144	; 0x90
 80083ca:	9301      	str	r3, [sp, #4]
 80083cc:	ab21      	add	r3, sp, #132	; 0x84
 80083ce:	9300      	str	r3, [sp, #0]
 80083d0:	4632      	mov	r2, r6
 80083d2:	ab20      	add	r3, sp, #128	; 0x80
 80083d4:	ed9d 0b14 	vldr	d0, [sp, #80]	; 0x50
 80083d8:	9803      	ldr	r0, [sp, #12]
 80083da:	f000 fee5 	bl	80091a8 <_dtoa_r>
 80083de:	9b07      	ldr	r3, [sp, #28]
 80083e0:	2b47      	cmp	r3, #71	; 0x47
 80083e2:	4683      	mov	fp, r0
 80083e4:	d102      	bne.n	80083ec <_svfprintf_r+0x7bc>
 80083e6:	f01a 0f01 	tst.w	sl, #1
 80083ea:	d026      	beq.n	800843a <_svfprintf_r+0x80a>
 80083ec:	9b07      	ldr	r3, [sp, #28]
 80083ee:	2b46      	cmp	r3, #70	; 0x46
 80083f0:	eb0b 0706 	add.w	r7, fp, r6
 80083f4:	d10f      	bne.n	8008416 <_svfprintf_r+0x7e6>
 80083f6:	f89b 3000 	ldrb.w	r3, [fp]
 80083fa:	2b30      	cmp	r3, #48	; 0x30
 80083fc:	d109      	bne.n	8008412 <_svfprintf_r+0x7e2>
 80083fe:	2200      	movs	r2, #0
 8008400:	2300      	movs	r3, #0
 8008402:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8008406:	f7f8 fb5f 	bl	8000ac8 <__aeabi_dcmpeq>
 800840a:	b910      	cbnz	r0, 8008412 <_svfprintf_r+0x7e2>
 800840c:	f1c6 0601 	rsb	r6, r6, #1
 8008410:	9620      	str	r6, [sp, #128]	; 0x80
 8008412:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008414:	441f      	add	r7, r3
 8008416:	2200      	movs	r2, #0
 8008418:	2300      	movs	r3, #0
 800841a:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800841e:	f7f8 fb53 	bl	8000ac8 <__aeabi_dcmpeq>
 8008422:	b948      	cbnz	r0, 8008438 <_svfprintf_r+0x808>
 8008424:	2230      	movs	r2, #48	; 0x30
 8008426:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008428:	429f      	cmp	r7, r3
 800842a:	d906      	bls.n	800843a <_svfprintf_r+0x80a>
 800842c:	1c59      	adds	r1, r3, #1
 800842e:	9124      	str	r1, [sp, #144]	; 0x90
 8008430:	701a      	strb	r2, [r3, #0]
 8008432:	e7f8      	b.n	8008426 <_svfprintf_r+0x7f6>
 8008434:	462e      	mov	r6, r5
 8008436:	e7c3      	b.n	80083c0 <_svfprintf_r+0x790>
 8008438:	9724      	str	r7, [sp, #144]	; 0x90
 800843a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800843c:	e720      	b.n	8008280 <_svfprintf_r+0x650>
 800843e:	9b07      	ldr	r3, [sp, #28]
 8008440:	2b46      	cmp	r3, #70	; 0x46
 8008442:	f47f af2d 	bne.w	80082a0 <_svfprintf_r+0x670>
 8008446:	2e00      	cmp	r6, #0
 8008448:	dd1d      	ble.n	8008486 <_svfprintf_r+0x856>
 800844a:	b915      	cbnz	r5, 8008452 <_svfprintf_r+0x822>
 800844c:	f01a 0f01 	tst.w	sl, #1
 8008450:	d034      	beq.n	80084bc <_svfprintf_r+0x88c>
 8008452:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008454:	18f3      	adds	r3, r6, r3
 8008456:	441d      	add	r5, r3
 8008458:	2366      	movs	r3, #102	; 0x66
 800845a:	9306      	str	r3, [sp, #24]
 800845c:	e033      	b.n	80084c6 <_svfprintf_r+0x896>
 800845e:	460a      	mov	r2, r1
 8008460:	e73e      	b.n	80082e0 <_svfprintf_r+0x6b0>
 8008462:	f812 1b01 	ldrb.w	r1, [r2], #1
 8008466:	f803 1b01 	strb.w	r1, [r3], #1
 800846a:	e74e      	b.n	800830a <_svfprintf_r+0x6da>
 800846c:	b941      	cbnz	r1, 8008480 <_svfprintf_r+0x850>
 800846e:	2230      	movs	r2, #48	; 0x30
 8008470:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8008474:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8008478:	3330      	adds	r3, #48	; 0x30
 800847a:	1c51      	adds	r1, r2, #1
 800847c:	7013      	strb	r3, [r2, #0]
 800847e:	e748      	b.n	8008312 <_svfprintf_r+0x6e2>
 8008480:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8008484:	e7f8      	b.n	8008478 <_svfprintf_r+0x848>
 8008486:	b915      	cbnz	r5, 800848e <_svfprintf_r+0x85e>
 8008488:	f01a 0f01 	tst.w	sl, #1
 800848c:	d018      	beq.n	80084c0 <_svfprintf_r+0x890>
 800848e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008490:	3301      	adds	r3, #1
 8008492:	e7e0      	b.n	8008456 <_svfprintf_r+0x826>
 8008494:	9b04      	ldr	r3, [sp, #16]
 8008496:	42b3      	cmp	r3, r6
 8008498:	dc06      	bgt.n	80084a8 <_svfprintf_r+0x878>
 800849a:	f01a 0f01 	tst.w	sl, #1
 800849e:	d025      	beq.n	80084ec <_svfprintf_r+0x8bc>
 80084a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084a2:	18f5      	adds	r5, r6, r3
 80084a4:	2367      	movs	r3, #103	; 0x67
 80084a6:	e7d8      	b.n	800845a <_svfprintf_r+0x82a>
 80084a8:	9b04      	ldr	r3, [sp, #16]
 80084aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80084ac:	2e00      	cmp	r6, #0
 80084ae:	eb03 0502 	add.w	r5, r3, r2
 80084b2:	dcf7      	bgt.n	80084a4 <_svfprintf_r+0x874>
 80084b4:	f1c6 0301 	rsb	r3, r6, #1
 80084b8:	441d      	add	r5, r3
 80084ba:	e7f3      	b.n	80084a4 <_svfprintf_r+0x874>
 80084bc:	4635      	mov	r5, r6
 80084be:	e7cb      	b.n	8008458 <_svfprintf_r+0x828>
 80084c0:	2366      	movs	r3, #102	; 0x66
 80084c2:	9306      	str	r3, [sp, #24]
 80084c4:	2501      	movs	r5, #1
 80084c6:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80084ca:	9307      	str	r3, [sp, #28]
 80084cc:	d01f      	beq.n	800850e <_svfprintf_r+0x8de>
 80084ce:	2700      	movs	r7, #0
 80084d0:	2e00      	cmp	r6, #0
 80084d2:	9707      	str	r7, [sp, #28]
 80084d4:	f77f af32 	ble.w	800833c <_svfprintf_r+0x70c>
 80084d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	2bff      	cmp	r3, #255	; 0xff
 80084de:	d107      	bne.n	80084f0 <_svfprintf_r+0x8c0>
 80084e0:	9b07      	ldr	r3, [sp, #28]
 80084e2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084e4:	443b      	add	r3, r7
 80084e6:	fb02 5503 	mla	r5, r2, r3, r5
 80084ea:	e727      	b.n	800833c <_svfprintf_r+0x70c>
 80084ec:	4635      	mov	r5, r6
 80084ee:	e7d9      	b.n	80084a4 <_svfprintf_r+0x874>
 80084f0:	42b3      	cmp	r3, r6
 80084f2:	daf5      	bge.n	80084e0 <_svfprintf_r+0x8b0>
 80084f4:	1af6      	subs	r6, r6, r3
 80084f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084f8:	785b      	ldrb	r3, [r3, #1]
 80084fa:	b133      	cbz	r3, 800850a <_svfprintf_r+0x8da>
 80084fc:	9b07      	ldr	r3, [sp, #28]
 80084fe:	3301      	adds	r3, #1
 8008500:	9307      	str	r3, [sp, #28]
 8008502:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008504:	3301      	adds	r3, #1
 8008506:	9309      	str	r3, [sp, #36]	; 0x24
 8008508:	e7e6      	b.n	80084d8 <_svfprintf_r+0x8a8>
 800850a:	3701      	adds	r7, #1
 800850c:	e7e4      	b.n	80084d8 <_svfprintf_r+0x8a8>
 800850e:	9f07      	ldr	r7, [sp, #28]
 8008510:	e714      	b.n	800833c <_svfprintf_r+0x70c>
 8008512:	4632      	mov	r2, r6
 8008514:	f01a 0f20 	tst.w	sl, #32
 8008518:	f852 3b04 	ldr.w	r3, [r2], #4
 800851c:	9208      	str	r2, [sp, #32]
 800851e:	d009      	beq.n	8008534 <_svfprintf_r+0x904>
 8008520:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008522:	4610      	mov	r0, r2
 8008524:	17d1      	asrs	r1, r2, #31
 8008526:	e9c3 0100 	strd	r0, r1, [r3]
 800852a:	9e08      	ldr	r6, [sp, #32]
 800852c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8008530:	f7ff bbba 	b.w	8007ca8 <_svfprintf_r+0x78>
 8008534:	f01a 0f10 	tst.w	sl, #16
 8008538:	d002      	beq.n	8008540 <_svfprintf_r+0x910>
 800853a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800853c:	601a      	str	r2, [r3, #0]
 800853e:	e7f4      	b.n	800852a <_svfprintf_r+0x8fa>
 8008540:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008544:	d002      	beq.n	800854c <_svfprintf_r+0x91c>
 8008546:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008548:	801a      	strh	r2, [r3, #0]
 800854a:	e7ee      	b.n	800852a <_svfprintf_r+0x8fa>
 800854c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008550:	d0f3      	beq.n	800853a <_svfprintf_r+0x90a>
 8008552:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008554:	701a      	strb	r2, [r3, #0]
 8008556:	e7e8      	b.n	800852a <_svfprintf_r+0x8fa>
 8008558:	f04a 0a10 	orr.w	sl, sl, #16
 800855c:	f01a 0f20 	tst.w	sl, #32
 8008560:	d01e      	beq.n	80085a0 <_svfprintf_r+0x970>
 8008562:	3607      	adds	r6, #7
 8008564:	f026 0607 	bic.w	r6, r6, #7
 8008568:	f106 0308 	add.w	r3, r6, #8
 800856c:	e9d6 6700 	ldrd	r6, r7, [r6]
 8008570:	9308      	str	r3, [sp, #32]
 8008572:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8008576:	2300      	movs	r3, #0
 8008578:	2200      	movs	r2, #0
 800857a:	1c69      	adds	r1, r5, #1
 800857c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8008580:	f000 815b 	beq.w	800883a <_svfprintf_r+0xc0a>
 8008584:	4652      	mov	r2, sl
 8008586:	ea56 0107 	orrs.w	r1, r6, r7
 800858a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 800858e:	f040 8154 	bne.w	800883a <_svfprintf_r+0xc0a>
 8008592:	2d00      	cmp	r5, #0
 8008594:	f000 81d5 	beq.w	8008942 <_svfprintf_r+0xd12>
 8008598:	2b01      	cmp	r3, #1
 800859a:	f040 8151 	bne.w	8008840 <_svfprintf_r+0xc10>
 800859e:	e558      	b.n	8008052 <_svfprintf_r+0x422>
 80085a0:	1d33      	adds	r3, r6, #4
 80085a2:	f01a 0f10 	tst.w	sl, #16
 80085a6:	9308      	str	r3, [sp, #32]
 80085a8:	d001      	beq.n	80085ae <_svfprintf_r+0x97e>
 80085aa:	6836      	ldr	r6, [r6, #0]
 80085ac:	e003      	b.n	80085b6 <_svfprintf_r+0x986>
 80085ae:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80085b2:	d002      	beq.n	80085ba <_svfprintf_r+0x98a>
 80085b4:	8836      	ldrh	r6, [r6, #0]
 80085b6:	2700      	movs	r7, #0
 80085b8:	e7db      	b.n	8008572 <_svfprintf_r+0x942>
 80085ba:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80085be:	d0f4      	beq.n	80085aa <_svfprintf_r+0x97a>
 80085c0:	7836      	ldrb	r6, [r6, #0]
 80085c2:	e7f8      	b.n	80085b6 <_svfprintf_r+0x986>
 80085c4:	1d33      	adds	r3, r6, #4
 80085c6:	9308      	str	r3, [sp, #32]
 80085c8:	f647 0330 	movw	r3, #30768	; 0x7830
 80085cc:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80085d0:	2278      	movs	r2, #120	; 0x78
 80085d2:	4bb0      	ldr	r3, [pc, #704]	; (8008894 <_svfprintf_r+0xc64>)
 80085d4:	9318      	str	r3, [sp, #96]	; 0x60
 80085d6:	6836      	ldr	r6, [r6, #0]
 80085d8:	9206      	str	r2, [sp, #24]
 80085da:	2700      	movs	r7, #0
 80085dc:	f04a 0a02 	orr.w	sl, sl, #2
 80085e0:	2302      	movs	r3, #2
 80085e2:	e7c9      	b.n	8008578 <_svfprintf_r+0x948>
 80085e4:	1d33      	adds	r3, r6, #4
 80085e6:	f8d6 b000 	ldr.w	fp, [r6]
 80085ea:	9308      	str	r3, [sp, #32]
 80085ec:	2600      	movs	r6, #0
 80085ee:	1c68      	adds	r0, r5, #1
 80085f0:	f88d 607b 	strb.w	r6, [sp, #123]	; 0x7b
 80085f4:	f000 80e1 	beq.w	80087ba <_svfprintf_r+0xb8a>
 80085f8:	462a      	mov	r2, r5
 80085fa:	4631      	mov	r1, r6
 80085fc:	4658      	mov	r0, fp
 80085fe:	f7f7 fdef 	bl	80001e0 <memchr>
 8008602:	4681      	mov	r9, r0
 8008604:	2800      	cmp	r0, #0
 8008606:	f43f ad74 	beq.w	80080f2 <_svfprintf_r+0x4c2>
 800860a:	eba0 050b 	sub.w	r5, r0, fp
 800860e:	46b1      	mov	r9, r6
 8008610:	9610      	str	r6, [sp, #64]	; 0x40
 8008612:	4637      	mov	r7, r6
 8008614:	9607      	str	r6, [sp, #28]
 8008616:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008618:	42ab      	cmp	r3, r5
 800861a:	bfb8      	it	lt
 800861c:	462b      	movlt	r3, r5
 800861e:	9311      	str	r3, [sp, #68]	; 0x44
 8008620:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008624:	b113      	cbz	r3, 800862c <_svfprintf_r+0x9fc>
 8008626:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008628:	3301      	adds	r3, #1
 800862a:	9311      	str	r3, [sp, #68]	; 0x44
 800862c:	f01a 0302 	ands.w	r3, sl, #2
 8008630:	931c      	str	r3, [sp, #112]	; 0x70
 8008632:	bf1e      	ittt	ne
 8008634:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 8008636:	3302      	addne	r3, #2
 8008638:	9311      	strne	r3, [sp, #68]	; 0x44
 800863a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800863e:	931d      	str	r3, [sp, #116]	; 0x74
 8008640:	d122      	bne.n	8008688 <_svfprintf_r+0xa58>
 8008642:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008644:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008646:	1a9b      	subs	r3, r3, r2
 8008648:	2b00      	cmp	r3, #0
 800864a:	9313      	str	r3, [sp, #76]	; 0x4c
 800864c:	dd1c      	ble.n	8008688 <_svfprintf_r+0xa58>
 800864e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8008650:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008654:	2810      	cmp	r0, #16
 8008656:	4890      	ldr	r0, [pc, #576]	; (8008898 <_svfprintf_r+0xc68>)
 8008658:	6020      	str	r0, [r4, #0]
 800865a:	f102 0201 	add.w	r2, r2, #1
 800865e:	f104 0108 	add.w	r1, r4, #8
 8008662:	f300 8188 	bgt.w	8008976 <_svfprintf_r+0xd46>
 8008666:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8008668:	6060      	str	r0, [r4, #4]
 800866a:	4403      	add	r3, r0
 800866c:	2a07      	cmp	r2, #7
 800866e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008672:	f340 8195 	ble.w	80089a0 <_svfprintf_r+0xd70>
 8008676:	aa26      	add	r2, sp, #152	; 0x98
 8008678:	4641      	mov	r1, r8
 800867a:	9803      	ldr	r0, [sp, #12]
 800867c:	f002 fe3d 	bl	800b2fa <__ssprint_r>
 8008680:	2800      	cmp	r0, #0
 8008682:	f040 84c1 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008686:	ac29      	add	r4, sp, #164	; 0xa4
 8008688:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800868c:	b173      	cbz	r3, 80086ac <_svfprintf_r+0xa7c>
 800868e:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8008692:	6023      	str	r3, [r4, #0]
 8008694:	2301      	movs	r3, #1
 8008696:	6063      	str	r3, [r4, #4]
 8008698:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800869a:	3301      	adds	r3, #1
 800869c:	9328      	str	r3, [sp, #160]	; 0xa0
 800869e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80086a0:	3301      	adds	r3, #1
 80086a2:	2b07      	cmp	r3, #7
 80086a4:	9327      	str	r3, [sp, #156]	; 0x9c
 80086a6:	f300 817d 	bgt.w	80089a4 <_svfprintf_r+0xd74>
 80086aa:	3408      	adds	r4, #8
 80086ac:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80086ae:	b16b      	cbz	r3, 80086cc <_svfprintf_r+0xa9c>
 80086b0:	ab1f      	add	r3, sp, #124	; 0x7c
 80086b2:	6023      	str	r3, [r4, #0]
 80086b4:	2302      	movs	r3, #2
 80086b6:	6063      	str	r3, [r4, #4]
 80086b8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80086ba:	3302      	adds	r3, #2
 80086bc:	9328      	str	r3, [sp, #160]	; 0xa0
 80086be:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80086c0:	3301      	adds	r3, #1
 80086c2:	2b07      	cmp	r3, #7
 80086c4:	9327      	str	r3, [sp, #156]	; 0x9c
 80086c6:	f300 8177 	bgt.w	80089b8 <_svfprintf_r+0xd88>
 80086ca:	3408      	adds	r4, #8
 80086cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80086ce:	2b80      	cmp	r3, #128	; 0x80
 80086d0:	d122      	bne.n	8008718 <_svfprintf_r+0xae8>
 80086d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80086d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80086d6:	1a9b      	subs	r3, r3, r2
 80086d8:	2b00      	cmp	r3, #0
 80086da:	9313      	str	r3, [sp, #76]	; 0x4c
 80086dc:	dd1c      	ble.n	8008718 <_svfprintf_r+0xae8>
 80086de:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80086e0:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80086e4:	2810      	cmp	r0, #16
 80086e6:	486d      	ldr	r0, [pc, #436]	; (800889c <_svfprintf_r+0xc6c>)
 80086e8:	6020      	str	r0, [r4, #0]
 80086ea:	f102 0201 	add.w	r2, r2, #1
 80086ee:	f104 0108 	add.w	r1, r4, #8
 80086f2:	f300 816b 	bgt.w	80089cc <_svfprintf_r+0xd9c>
 80086f6:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80086f8:	6060      	str	r0, [r4, #4]
 80086fa:	4403      	add	r3, r0
 80086fc:	2a07      	cmp	r2, #7
 80086fe:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008702:	f340 8178 	ble.w	80089f6 <_svfprintf_r+0xdc6>
 8008706:	aa26      	add	r2, sp, #152	; 0x98
 8008708:	4641      	mov	r1, r8
 800870a:	9803      	ldr	r0, [sp, #12]
 800870c:	f002 fdf5 	bl	800b2fa <__ssprint_r>
 8008710:	2800      	cmp	r0, #0
 8008712:	f040 8479 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008716:	ac29      	add	r4, sp, #164	; 0xa4
 8008718:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800871a:	1b5b      	subs	r3, r3, r5
 800871c:	2b00      	cmp	r3, #0
 800871e:	9310      	str	r3, [sp, #64]	; 0x40
 8008720:	dd1c      	ble.n	800875c <_svfprintf_r+0xb2c>
 8008722:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008724:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008728:	2810      	cmp	r0, #16
 800872a:	485c      	ldr	r0, [pc, #368]	; (800889c <_svfprintf_r+0xc6c>)
 800872c:	6020      	str	r0, [r4, #0]
 800872e:	f102 0201 	add.w	r2, r2, #1
 8008732:	f104 0108 	add.w	r1, r4, #8
 8008736:	f300 8160 	bgt.w	80089fa <_svfprintf_r+0xdca>
 800873a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800873c:	6060      	str	r0, [r4, #4]
 800873e:	4403      	add	r3, r0
 8008740:	2a07      	cmp	r2, #7
 8008742:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008746:	f340 816d 	ble.w	8008a24 <_svfprintf_r+0xdf4>
 800874a:	aa26      	add	r2, sp, #152	; 0x98
 800874c:	4641      	mov	r1, r8
 800874e:	9803      	ldr	r0, [sp, #12]
 8008750:	f002 fdd3 	bl	800b2fa <__ssprint_r>
 8008754:	2800      	cmp	r0, #0
 8008756:	f040 8457 	bne.w	8009008 <_svfprintf_r+0x13d8>
 800875a:	ac29      	add	r4, sp, #164	; 0xa4
 800875c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800875e:	9310      	str	r3, [sp, #64]	; 0x40
 8008760:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008764:	f040 8160 	bne.w	8008a28 <_svfprintf_r+0xdf8>
 8008768:	e9c4 b500 	strd	fp, r5, [r4]
 800876c:	441d      	add	r5, r3
 800876e:	9528      	str	r5, [sp, #160]	; 0xa0
 8008770:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008772:	3301      	adds	r3, #1
 8008774:	2b07      	cmp	r3, #7
 8008776:	9327      	str	r3, [sp, #156]	; 0x9c
 8008778:	f300 819c 	bgt.w	8008ab4 <_svfprintf_r+0xe84>
 800877c:	3408      	adds	r4, #8
 800877e:	f01a 0f04 	tst.w	sl, #4
 8008782:	f040 8423 	bne.w	8008fcc <_svfprintf_r+0x139c>
 8008786:	e9dd 320e 	ldrd	r3, r2, [sp, #56]	; 0x38
 800878a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800878c:	428a      	cmp	r2, r1
 800878e:	bfac      	ite	ge
 8008790:	189b      	addge	r3, r3, r2
 8008792:	185b      	addlt	r3, r3, r1
 8008794:	930e      	str	r3, [sp, #56]	; 0x38
 8008796:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008798:	b13b      	cbz	r3, 80087aa <_svfprintf_r+0xb7a>
 800879a:	aa26      	add	r2, sp, #152	; 0x98
 800879c:	4641      	mov	r1, r8
 800879e:	9803      	ldr	r0, [sp, #12]
 80087a0:	f002 fdab 	bl	800b2fa <__ssprint_r>
 80087a4:	2800      	cmp	r0, #0
 80087a6:	f040 842f 	bne.w	8009008 <_svfprintf_r+0x13d8>
 80087aa:	2300      	movs	r3, #0
 80087ac:	9327      	str	r3, [sp, #156]	; 0x9c
 80087ae:	f1b9 0f00 	cmp.w	r9, #0
 80087b2:	f040 8445 	bne.w	8009040 <_svfprintf_r+0x1410>
 80087b6:	ac29      	add	r4, sp, #164	; 0xa4
 80087b8:	e6b7      	b.n	800852a <_svfprintf_r+0x8fa>
 80087ba:	4658      	mov	r0, fp
 80087bc:	f7f7 fd08 	bl	80001d0 <strlen>
 80087c0:	46b1      	mov	r9, r6
 80087c2:	4605      	mov	r5, r0
 80087c4:	e495      	b.n	80080f2 <_svfprintf_r+0x4c2>
 80087c6:	f04a 0a10 	orr.w	sl, sl, #16
 80087ca:	f01a 0f20 	tst.w	sl, #32
 80087ce:	d009      	beq.n	80087e4 <_svfprintf_r+0xbb4>
 80087d0:	3607      	adds	r6, #7
 80087d2:	f026 0607 	bic.w	r6, r6, #7
 80087d6:	f106 0308 	add.w	r3, r6, #8
 80087da:	e9d6 6700 	ldrd	r6, r7, [r6]
 80087de:	9308      	str	r3, [sp, #32]
 80087e0:	2301      	movs	r3, #1
 80087e2:	e6c9      	b.n	8008578 <_svfprintf_r+0x948>
 80087e4:	1d33      	adds	r3, r6, #4
 80087e6:	f01a 0f10 	tst.w	sl, #16
 80087ea:	9308      	str	r3, [sp, #32]
 80087ec:	d001      	beq.n	80087f2 <_svfprintf_r+0xbc2>
 80087ee:	6836      	ldr	r6, [r6, #0]
 80087f0:	e003      	b.n	80087fa <_svfprintf_r+0xbca>
 80087f2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80087f6:	d002      	beq.n	80087fe <_svfprintf_r+0xbce>
 80087f8:	8836      	ldrh	r6, [r6, #0]
 80087fa:	2700      	movs	r7, #0
 80087fc:	e7f0      	b.n	80087e0 <_svfprintf_r+0xbb0>
 80087fe:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008802:	d0f4      	beq.n	80087ee <_svfprintf_r+0xbbe>
 8008804:	7836      	ldrb	r6, [r6, #0]
 8008806:	e7f8      	b.n	80087fa <_svfprintf_r+0xbca>
 8008808:	4b22      	ldr	r3, [pc, #136]	; (8008894 <_svfprintf_r+0xc64>)
 800880a:	f7ff bb48 	b.w	8007e9e <_svfprintf_r+0x26e>
 800880e:	1d33      	adds	r3, r6, #4
 8008810:	f01a 0f10 	tst.w	sl, #16
 8008814:	9308      	str	r3, [sp, #32]
 8008816:	d001      	beq.n	800881c <_svfprintf_r+0xbec>
 8008818:	6836      	ldr	r6, [r6, #0]
 800881a:	e003      	b.n	8008824 <_svfprintf_r+0xbf4>
 800881c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008820:	d003      	beq.n	800882a <_svfprintf_r+0xbfa>
 8008822:	8836      	ldrh	r6, [r6, #0]
 8008824:	2700      	movs	r7, #0
 8008826:	f7ff bb47 	b.w	8007eb8 <_svfprintf_r+0x288>
 800882a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800882e:	d0f3      	beq.n	8008818 <_svfprintf_r+0xbe8>
 8008830:	7836      	ldrb	r6, [r6, #0]
 8008832:	e7f7      	b.n	8008824 <_svfprintf_r+0xbf4>
 8008834:	4652      	mov	r2, sl
 8008836:	2301      	movs	r3, #1
 8008838:	e6a5      	b.n	8008586 <_svfprintf_r+0x956>
 800883a:	2b01      	cmp	r3, #1
 800883c:	f43f ac04 	beq.w	8008048 <_svfprintf_r+0x418>
 8008840:	2b02      	cmp	r3, #2
 8008842:	d06c      	beq.n	800891e <_svfprintf_r+0xcee>
 8008844:	ab52      	add	r3, sp, #328	; 0x148
 8008846:	08f1      	lsrs	r1, r6, #3
 8008848:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800884c:	08f8      	lsrs	r0, r7, #3
 800884e:	f006 0207 	and.w	r2, r6, #7
 8008852:	4607      	mov	r7, r0
 8008854:	460e      	mov	r6, r1
 8008856:	3230      	adds	r2, #48	; 0x30
 8008858:	ea56 0107 	orrs.w	r1, r6, r7
 800885c:	f103 3bff 	add.w	fp, r3, #4294967295
 8008860:	f803 2c01 	strb.w	r2, [r3, #-1]
 8008864:	d114      	bne.n	8008890 <_svfprintf_r+0xc60>
 8008866:	f01a 0f01 	tst.w	sl, #1
 800886a:	d006      	beq.n	800887a <_svfprintf_r+0xc4a>
 800886c:	2a30      	cmp	r2, #48	; 0x30
 800886e:	d004      	beq.n	800887a <_svfprintf_r+0xc4a>
 8008870:	2230      	movs	r2, #48	; 0x30
 8008872:	f80b 2c01 	strb.w	r2, [fp, #-1]
 8008876:	f1a3 0b02 	sub.w	fp, r3, #2
 800887a:	ab52      	add	r3, sp, #328	; 0x148
 800887c:	9510      	str	r5, [sp, #64]	; 0x40
 800887e:	f04f 0900 	mov.w	r9, #0
 8008882:	eba3 050b 	sub.w	r5, r3, fp
 8008886:	464f      	mov	r7, r9
 8008888:	f8cd 901c 	str.w	r9, [sp, #28]
 800888c:	464e      	mov	r6, r9
 800888e:	e6c2      	b.n	8008616 <_svfprintf_r+0x9e6>
 8008890:	465b      	mov	r3, fp
 8008892:	e7d8      	b.n	8008846 <_svfprintf_r+0xc16>
 8008894:	0800e290 	.word	0x0800e290
 8008898:	0800e2b4 	.word	0x0800e2b4
 800889c:	0800e2c4 	.word	0x0800e2c4
 80088a0:	2300      	movs	r3, #0
 80088a2:	9304      	str	r3, [sp, #16]
 80088a4:	f40a 6380 	and.w	r3, sl, #1024	; 0x400
 80088a8:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 80088ac:	9307      	str	r3, [sp, #28]
 80088ae:	220a      	movs	r2, #10
 80088b0:	2300      	movs	r3, #0
 80088b2:	4630      	mov	r0, r6
 80088b4:	4639      	mov	r1, r7
 80088b6:	f7f8 f9e7 	bl	8000c88 <__aeabi_uldivmod>
 80088ba:	9b04      	ldr	r3, [sp, #16]
 80088bc:	3301      	adds	r3, #1
 80088be:	9304      	str	r3, [sp, #16]
 80088c0:	9b07      	ldr	r3, [sp, #28]
 80088c2:	3230      	adds	r2, #48	; 0x30
 80088c4:	f109 3bff 	add.w	fp, r9, #4294967295
 80088c8:	f809 2c01 	strb.w	r2, [r9, #-1]
 80088cc:	b1d3      	cbz	r3, 8008904 <_svfprintf_r+0xcd4>
 80088ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088d0:	9a04      	ldr	r2, [sp, #16]
 80088d2:	781b      	ldrb	r3, [r3, #0]
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d115      	bne.n	8008904 <_svfprintf_r+0xcd4>
 80088d8:	2aff      	cmp	r2, #255	; 0xff
 80088da:	d013      	beq.n	8008904 <_svfprintf_r+0xcd4>
 80088dc:	2f00      	cmp	r7, #0
 80088de:	bf08      	it	eq
 80088e0:	2e0a      	cmpeq	r6, #10
 80088e2:	d30f      	bcc.n	8008904 <_svfprintf_r+0xcd4>
 80088e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088e6:	9919      	ldr	r1, [sp, #100]	; 0x64
 80088e8:	ebab 0b03 	sub.w	fp, fp, r3
 80088ec:	461a      	mov	r2, r3
 80088ee:	4658      	mov	r0, fp
 80088f0:	f002 fcee 	bl	800b2d0 <strncpy>
 80088f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088f6:	785b      	ldrb	r3, [r3, #1]
 80088f8:	b11b      	cbz	r3, 8008902 <_svfprintf_r+0xcd2>
 80088fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088fc:	3301      	adds	r3, #1
 80088fe:	9309      	str	r3, [sp, #36]	; 0x24
 8008900:	2300      	movs	r3, #0
 8008902:	9304      	str	r3, [sp, #16]
 8008904:	2300      	movs	r3, #0
 8008906:	4630      	mov	r0, r6
 8008908:	4639      	mov	r1, r7
 800890a:	220a      	movs	r2, #10
 800890c:	f7f8 f9bc 	bl	8000c88 <__aeabi_uldivmod>
 8008910:	4606      	mov	r6, r0
 8008912:	460f      	mov	r7, r1
 8008914:	ea56 0307 	orrs.w	r3, r6, r7
 8008918:	d0af      	beq.n	800887a <_svfprintf_r+0xc4a>
 800891a:	46d9      	mov	r9, fp
 800891c:	e7c7      	b.n	80088ae <_svfprintf_r+0xc7e>
 800891e:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 8008922:	f006 030f 	and.w	r3, r6, #15
 8008926:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008928:	5cd3      	ldrb	r3, [r2, r3]
 800892a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 800892e:	0933      	lsrs	r3, r6, #4
 8008930:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008934:	093a      	lsrs	r2, r7, #4
 8008936:	461e      	mov	r6, r3
 8008938:	4617      	mov	r7, r2
 800893a:	ea56 0307 	orrs.w	r3, r6, r7
 800893e:	d1f0      	bne.n	8008922 <_svfprintf_r+0xcf2>
 8008940:	e79b      	b.n	800887a <_svfprintf_r+0xc4a>
 8008942:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 8008946:	2b00      	cmp	r3, #0
 8008948:	d197      	bne.n	800887a <_svfprintf_r+0xc4a>
 800894a:	07d2      	lsls	r2, r2, #31
 800894c:	bf44      	itt	mi
 800894e:	2330      	movmi	r3, #48	; 0x30
 8008950:	f80b 3d01 	strbmi.w	r3, [fp, #-1]!
 8008954:	e791      	b.n	800887a <_svfprintf_r+0xc4a>
 8008956:	9b06      	ldr	r3, [sp, #24]
 8008958:	2b00      	cmp	r3, #0
 800895a:	f000 8377 	beq.w	800904c <_svfprintf_r+0x141c>
 800895e:	2000      	movs	r0, #0
 8008960:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008964:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008968:	9608      	str	r6, [sp, #32]
 800896a:	f7ff bb49 	b.w	8008000 <_svfprintf_r+0x3d0>
 800896e:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
 8008972:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008974:	e4ec      	b.n	8008350 <_svfprintf_r+0x720>
 8008976:	2010      	movs	r0, #16
 8008978:	4403      	add	r3, r0
 800897a:	2a07      	cmp	r2, #7
 800897c:	6060      	str	r0, [r4, #4]
 800897e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008982:	dd08      	ble.n	8008996 <_svfprintf_r+0xd66>
 8008984:	aa26      	add	r2, sp, #152	; 0x98
 8008986:	4641      	mov	r1, r8
 8008988:	9803      	ldr	r0, [sp, #12]
 800898a:	f002 fcb6 	bl	800b2fa <__ssprint_r>
 800898e:	2800      	cmp	r0, #0
 8008990:	f040 833a 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008994:	a929      	add	r1, sp, #164	; 0xa4
 8008996:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008998:	3b10      	subs	r3, #16
 800899a:	9313      	str	r3, [sp, #76]	; 0x4c
 800899c:	460c      	mov	r4, r1
 800899e:	e656      	b.n	800864e <_svfprintf_r+0xa1e>
 80089a0:	460c      	mov	r4, r1
 80089a2:	e671      	b.n	8008688 <_svfprintf_r+0xa58>
 80089a4:	aa26      	add	r2, sp, #152	; 0x98
 80089a6:	4641      	mov	r1, r8
 80089a8:	9803      	ldr	r0, [sp, #12]
 80089aa:	f002 fca6 	bl	800b2fa <__ssprint_r>
 80089ae:	2800      	cmp	r0, #0
 80089b0:	f040 832a 	bne.w	8009008 <_svfprintf_r+0x13d8>
 80089b4:	ac29      	add	r4, sp, #164	; 0xa4
 80089b6:	e679      	b.n	80086ac <_svfprintf_r+0xa7c>
 80089b8:	aa26      	add	r2, sp, #152	; 0x98
 80089ba:	4641      	mov	r1, r8
 80089bc:	9803      	ldr	r0, [sp, #12]
 80089be:	f002 fc9c 	bl	800b2fa <__ssprint_r>
 80089c2:	2800      	cmp	r0, #0
 80089c4:	f040 8320 	bne.w	8009008 <_svfprintf_r+0x13d8>
 80089c8:	ac29      	add	r4, sp, #164	; 0xa4
 80089ca:	e67f      	b.n	80086cc <_svfprintf_r+0xa9c>
 80089cc:	2010      	movs	r0, #16
 80089ce:	4403      	add	r3, r0
 80089d0:	2a07      	cmp	r2, #7
 80089d2:	6060      	str	r0, [r4, #4]
 80089d4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80089d8:	dd08      	ble.n	80089ec <_svfprintf_r+0xdbc>
 80089da:	aa26      	add	r2, sp, #152	; 0x98
 80089dc:	4641      	mov	r1, r8
 80089de:	9803      	ldr	r0, [sp, #12]
 80089e0:	f002 fc8b 	bl	800b2fa <__ssprint_r>
 80089e4:	2800      	cmp	r0, #0
 80089e6:	f040 830f 	bne.w	8009008 <_svfprintf_r+0x13d8>
 80089ea:	a929      	add	r1, sp, #164	; 0xa4
 80089ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80089ee:	3b10      	subs	r3, #16
 80089f0:	9313      	str	r3, [sp, #76]	; 0x4c
 80089f2:	460c      	mov	r4, r1
 80089f4:	e673      	b.n	80086de <_svfprintf_r+0xaae>
 80089f6:	460c      	mov	r4, r1
 80089f8:	e68e      	b.n	8008718 <_svfprintf_r+0xae8>
 80089fa:	2010      	movs	r0, #16
 80089fc:	4403      	add	r3, r0
 80089fe:	2a07      	cmp	r2, #7
 8008a00:	6060      	str	r0, [r4, #4]
 8008a02:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008a06:	dd08      	ble.n	8008a1a <_svfprintf_r+0xdea>
 8008a08:	aa26      	add	r2, sp, #152	; 0x98
 8008a0a:	4641      	mov	r1, r8
 8008a0c:	9803      	ldr	r0, [sp, #12]
 8008a0e:	f002 fc74 	bl	800b2fa <__ssprint_r>
 8008a12:	2800      	cmp	r0, #0
 8008a14:	f040 82f8 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008a18:	a929      	add	r1, sp, #164	; 0xa4
 8008a1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008a1c:	3b10      	subs	r3, #16
 8008a1e:	9310      	str	r3, [sp, #64]	; 0x40
 8008a20:	460c      	mov	r4, r1
 8008a22:	e67e      	b.n	8008722 <_svfprintf_r+0xaf2>
 8008a24:	460c      	mov	r4, r1
 8008a26:	e699      	b.n	800875c <_svfprintf_r+0xb2c>
 8008a28:	9b06      	ldr	r3, [sp, #24]
 8008a2a:	2b65      	cmp	r3, #101	; 0x65
 8008a2c:	f340 8234 	ble.w	8008e98 <_svfprintf_r+0x1268>
 8008a30:	2200      	movs	r2, #0
 8008a32:	2300      	movs	r3, #0
 8008a34:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008a38:	f7f8 f846 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a3c:	2800      	cmp	r0, #0
 8008a3e:	d069      	beq.n	8008b14 <_svfprintf_r+0xee4>
 8008a40:	4b6e      	ldr	r3, [pc, #440]	; (8008bfc <_svfprintf_r+0xfcc>)
 8008a42:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008a44:	6023      	str	r3, [r4, #0]
 8008a46:	2301      	movs	r3, #1
 8008a48:	441d      	add	r5, r3
 8008a4a:	6063      	str	r3, [r4, #4]
 8008a4c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008a4e:	9528      	str	r5, [sp, #160]	; 0xa0
 8008a50:	3301      	adds	r3, #1
 8008a52:	2b07      	cmp	r3, #7
 8008a54:	9327      	str	r3, [sp, #156]	; 0x9c
 8008a56:	dc37      	bgt.n	8008ac8 <_svfprintf_r+0xe98>
 8008a58:	3408      	adds	r4, #8
 8008a5a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008a5c:	9a04      	ldr	r2, [sp, #16]
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	db03      	blt.n	8008a6a <_svfprintf_r+0xe3a>
 8008a62:	f01a 0f01 	tst.w	sl, #1
 8008a66:	f43f ae8a 	beq.w	800877e <_svfprintf_r+0xb4e>
 8008a6a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008a6c:	6023      	str	r3, [r4, #0]
 8008a6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a70:	6063      	str	r3, [r4, #4]
 8008a72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a74:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008a76:	4413      	add	r3, r2
 8008a78:	9328      	str	r3, [sp, #160]	; 0xa0
 8008a7a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008a7c:	3301      	adds	r3, #1
 8008a7e:	2b07      	cmp	r3, #7
 8008a80:	9327      	str	r3, [sp, #156]	; 0x9c
 8008a82:	dc2b      	bgt.n	8008adc <_svfprintf_r+0xeac>
 8008a84:	3408      	adds	r4, #8
 8008a86:	9b04      	ldr	r3, [sp, #16]
 8008a88:	1e5d      	subs	r5, r3, #1
 8008a8a:	2d00      	cmp	r5, #0
 8008a8c:	f77f ae77 	ble.w	800877e <_svfprintf_r+0xb4e>
 8008a90:	4e5b      	ldr	r6, [pc, #364]	; (8008c00 <_svfprintf_r+0xfd0>)
 8008a92:	2710      	movs	r7, #16
 8008a94:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008a98:	2d10      	cmp	r5, #16
 8008a9a:	f103 0301 	add.w	r3, r3, #1
 8008a9e:	f104 0108 	add.w	r1, r4, #8
 8008aa2:	6026      	str	r6, [r4, #0]
 8008aa4:	dc24      	bgt.n	8008af0 <_svfprintf_r+0xec0>
 8008aa6:	6065      	str	r5, [r4, #4]
 8008aa8:	2b07      	cmp	r3, #7
 8008aaa:	4415      	add	r5, r2
 8008aac:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008ab0:	f340 8289 	ble.w	8008fc6 <_svfprintf_r+0x1396>
 8008ab4:	aa26      	add	r2, sp, #152	; 0x98
 8008ab6:	4641      	mov	r1, r8
 8008ab8:	9803      	ldr	r0, [sp, #12]
 8008aba:	f002 fc1e 	bl	800b2fa <__ssprint_r>
 8008abe:	2800      	cmp	r0, #0
 8008ac0:	f040 82a2 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008ac4:	ac29      	add	r4, sp, #164	; 0xa4
 8008ac6:	e65a      	b.n	800877e <_svfprintf_r+0xb4e>
 8008ac8:	aa26      	add	r2, sp, #152	; 0x98
 8008aca:	4641      	mov	r1, r8
 8008acc:	9803      	ldr	r0, [sp, #12]
 8008ace:	f002 fc14 	bl	800b2fa <__ssprint_r>
 8008ad2:	2800      	cmp	r0, #0
 8008ad4:	f040 8298 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008ad8:	ac29      	add	r4, sp, #164	; 0xa4
 8008ada:	e7be      	b.n	8008a5a <_svfprintf_r+0xe2a>
 8008adc:	aa26      	add	r2, sp, #152	; 0x98
 8008ade:	4641      	mov	r1, r8
 8008ae0:	9803      	ldr	r0, [sp, #12]
 8008ae2:	f002 fc0a 	bl	800b2fa <__ssprint_r>
 8008ae6:	2800      	cmp	r0, #0
 8008ae8:	f040 828e 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008aec:	ac29      	add	r4, sp, #164	; 0xa4
 8008aee:	e7ca      	b.n	8008a86 <_svfprintf_r+0xe56>
 8008af0:	3210      	adds	r2, #16
 8008af2:	2b07      	cmp	r3, #7
 8008af4:	6067      	str	r7, [r4, #4]
 8008af6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008afa:	dd08      	ble.n	8008b0e <_svfprintf_r+0xede>
 8008afc:	aa26      	add	r2, sp, #152	; 0x98
 8008afe:	4641      	mov	r1, r8
 8008b00:	9803      	ldr	r0, [sp, #12]
 8008b02:	f002 fbfa 	bl	800b2fa <__ssprint_r>
 8008b06:	2800      	cmp	r0, #0
 8008b08:	f040 827e 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008b0c:	a929      	add	r1, sp, #164	; 0xa4
 8008b0e:	3d10      	subs	r5, #16
 8008b10:	460c      	mov	r4, r1
 8008b12:	e7bf      	b.n	8008a94 <_svfprintf_r+0xe64>
 8008b14:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	dc74      	bgt.n	8008c04 <_svfprintf_r+0xfd4>
 8008b1a:	4b38      	ldr	r3, [pc, #224]	; (8008bfc <_svfprintf_r+0xfcc>)
 8008b1c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008b1e:	6023      	str	r3, [r4, #0]
 8008b20:	2301      	movs	r3, #1
 8008b22:	441d      	add	r5, r3
 8008b24:	6063      	str	r3, [r4, #4]
 8008b26:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008b28:	9528      	str	r5, [sp, #160]	; 0xa0
 8008b2a:	3301      	adds	r3, #1
 8008b2c:	2b07      	cmp	r3, #7
 8008b2e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008b30:	dc3e      	bgt.n	8008bb0 <_svfprintf_r+0xf80>
 8008b32:	3408      	adds	r4, #8
 8008b34:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b36:	b92b      	cbnz	r3, 8008b44 <_svfprintf_r+0xf14>
 8008b38:	9b04      	ldr	r3, [sp, #16]
 8008b3a:	b91b      	cbnz	r3, 8008b44 <_svfprintf_r+0xf14>
 8008b3c:	f01a 0f01 	tst.w	sl, #1
 8008b40:	f43f ae1d 	beq.w	800877e <_svfprintf_r+0xb4e>
 8008b44:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008b46:	6023      	str	r3, [r4, #0]
 8008b48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b4a:	6063      	str	r3, [r4, #4]
 8008b4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008b4e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008b50:	4413      	add	r3, r2
 8008b52:	9328      	str	r3, [sp, #160]	; 0xa0
 8008b54:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008b56:	3301      	adds	r3, #1
 8008b58:	2b07      	cmp	r3, #7
 8008b5a:	9327      	str	r3, [sp, #156]	; 0x9c
 8008b5c:	dc32      	bgt.n	8008bc4 <_svfprintf_r+0xf94>
 8008b5e:	3408      	adds	r4, #8
 8008b60:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008b62:	2d00      	cmp	r5, #0
 8008b64:	da1b      	bge.n	8008b9e <_svfprintf_r+0xf6e>
 8008b66:	4e26      	ldr	r6, [pc, #152]	; (8008c00 <_svfprintf_r+0xfd0>)
 8008b68:	426d      	negs	r5, r5
 8008b6a:	4623      	mov	r3, r4
 8008b6c:	2710      	movs	r7, #16
 8008b6e:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8008b72:	2d10      	cmp	r5, #16
 8008b74:	f102 0201 	add.w	r2, r2, #1
 8008b78:	f104 0408 	add.w	r4, r4, #8
 8008b7c:	601e      	str	r6, [r3, #0]
 8008b7e:	dc2b      	bgt.n	8008bd8 <_svfprintf_r+0xfa8>
 8008b80:	605d      	str	r5, [r3, #4]
 8008b82:	2a07      	cmp	r2, #7
 8008b84:	440d      	add	r5, r1
 8008b86:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8008b8a:	dd08      	ble.n	8008b9e <_svfprintf_r+0xf6e>
 8008b8c:	aa26      	add	r2, sp, #152	; 0x98
 8008b8e:	4641      	mov	r1, r8
 8008b90:	9803      	ldr	r0, [sp, #12]
 8008b92:	f002 fbb2 	bl	800b2fa <__ssprint_r>
 8008b96:	2800      	cmp	r0, #0
 8008b98:	f040 8236 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008b9c:	ac29      	add	r4, sp, #164	; 0xa4
 8008b9e:	9b04      	ldr	r3, [sp, #16]
 8008ba0:	6063      	str	r3, [r4, #4]
 8008ba2:	9a04      	ldr	r2, [sp, #16]
 8008ba4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008ba6:	f8c4 b000 	str.w	fp, [r4]
 8008baa:	4413      	add	r3, r2
 8008bac:	9328      	str	r3, [sp, #160]	; 0xa0
 8008bae:	e5df      	b.n	8008770 <_svfprintf_r+0xb40>
 8008bb0:	aa26      	add	r2, sp, #152	; 0x98
 8008bb2:	4641      	mov	r1, r8
 8008bb4:	9803      	ldr	r0, [sp, #12]
 8008bb6:	f002 fba0 	bl	800b2fa <__ssprint_r>
 8008bba:	2800      	cmp	r0, #0
 8008bbc:	f040 8224 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008bc0:	ac29      	add	r4, sp, #164	; 0xa4
 8008bc2:	e7b7      	b.n	8008b34 <_svfprintf_r+0xf04>
 8008bc4:	aa26      	add	r2, sp, #152	; 0x98
 8008bc6:	4641      	mov	r1, r8
 8008bc8:	9803      	ldr	r0, [sp, #12]
 8008bca:	f002 fb96 	bl	800b2fa <__ssprint_r>
 8008bce:	2800      	cmp	r0, #0
 8008bd0:	f040 821a 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008bd4:	ac29      	add	r4, sp, #164	; 0xa4
 8008bd6:	e7c3      	b.n	8008b60 <_svfprintf_r+0xf30>
 8008bd8:	3110      	adds	r1, #16
 8008bda:	2a07      	cmp	r2, #7
 8008bdc:	605f      	str	r7, [r3, #4]
 8008bde:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8008be2:	dd08      	ble.n	8008bf6 <_svfprintf_r+0xfc6>
 8008be4:	aa26      	add	r2, sp, #152	; 0x98
 8008be6:	4641      	mov	r1, r8
 8008be8:	9803      	ldr	r0, [sp, #12]
 8008bea:	f002 fb86 	bl	800b2fa <__ssprint_r>
 8008bee:	2800      	cmp	r0, #0
 8008bf0:	f040 820a 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008bf4:	ac29      	add	r4, sp, #164	; 0xa4
 8008bf6:	3d10      	subs	r5, #16
 8008bf8:	4623      	mov	r3, r4
 8008bfa:	e7b8      	b.n	8008b6e <_svfprintf_r+0xf3e>
 8008bfc:	0800e2b2 	.word	0x0800e2b2
 8008c00:	0800e2c4 	.word	0x0800e2c4
 8008c04:	9b04      	ldr	r3, [sp, #16]
 8008c06:	42b3      	cmp	r3, r6
 8008c08:	bfa8      	it	ge
 8008c0a:	4633      	movge	r3, r6
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	461d      	mov	r5, r3
 8008c10:	dd0b      	ble.n	8008c2a <_svfprintf_r+0xffa>
 8008c12:	e9c4 b300 	strd	fp, r3, [r4]
 8008c16:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c18:	442b      	add	r3, r5
 8008c1a:	9328      	str	r3, [sp, #160]	; 0xa0
 8008c1c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008c1e:	3301      	adds	r3, #1
 8008c20:	2b07      	cmp	r3, #7
 8008c22:	9327      	str	r3, [sp, #156]	; 0x9c
 8008c24:	f300 8086 	bgt.w	8008d34 <_svfprintf_r+0x1104>
 8008c28:	3408      	adds	r4, #8
 8008c2a:	2d00      	cmp	r5, #0
 8008c2c:	bfac      	ite	ge
 8008c2e:	1b75      	subge	r5, r6, r5
 8008c30:	4635      	movlt	r5, r6
 8008c32:	2d00      	cmp	r5, #0
 8008c34:	dd19      	ble.n	8008c6a <_svfprintf_r+0x103a>
 8008c36:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008c3a:	4896      	ldr	r0, [pc, #600]	; (8008e94 <_svfprintf_r+0x1264>)
 8008c3c:	6020      	str	r0, [r4, #0]
 8008c3e:	2d10      	cmp	r5, #16
 8008c40:	f103 0301 	add.w	r3, r3, #1
 8008c44:	f104 0108 	add.w	r1, r4, #8
 8008c48:	dc7e      	bgt.n	8008d48 <_svfprintf_r+0x1118>
 8008c4a:	6065      	str	r5, [r4, #4]
 8008c4c:	2b07      	cmp	r3, #7
 8008c4e:	4415      	add	r5, r2
 8008c50:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008c54:	f340 808b 	ble.w	8008d6e <_svfprintf_r+0x113e>
 8008c58:	aa26      	add	r2, sp, #152	; 0x98
 8008c5a:	4641      	mov	r1, r8
 8008c5c:	9803      	ldr	r0, [sp, #12]
 8008c5e:	f002 fb4c 	bl	800b2fa <__ssprint_r>
 8008c62:	2800      	cmp	r0, #0
 8008c64:	f040 81d0 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008c68:	ac29      	add	r4, sp, #164	; 0xa4
 8008c6a:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8008c6e:	445e      	add	r6, fp
 8008c70:	d009      	beq.n	8008c86 <_svfprintf_r+0x1056>
 8008c72:	9b07      	ldr	r3, [sp, #28]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d17c      	bne.n	8008d72 <_svfprintf_r+0x1142>
 8008c78:	2f00      	cmp	r7, #0
 8008c7a:	d17c      	bne.n	8008d76 <_svfprintf_r+0x1146>
 8008c7c:	9b04      	ldr	r3, [sp, #16]
 8008c7e:	445b      	add	r3, fp
 8008c80:	429e      	cmp	r6, r3
 8008c82:	bf28      	it	cs
 8008c84:	461e      	movcs	r6, r3
 8008c86:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c88:	9a04      	ldr	r2, [sp, #16]
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	db02      	blt.n	8008c94 <_svfprintf_r+0x1064>
 8008c8e:	f01a 0f01 	tst.w	sl, #1
 8008c92:	d00e      	beq.n	8008cb2 <_svfprintf_r+0x1082>
 8008c94:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c96:	6023      	str	r3, [r4, #0]
 8008c98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c9a:	6063      	str	r3, [r4, #4]
 8008c9c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008c9e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008ca0:	4413      	add	r3, r2
 8008ca2:	9328      	str	r3, [sp, #160]	; 0xa0
 8008ca4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008ca6:	3301      	adds	r3, #1
 8008ca8:	2b07      	cmp	r3, #7
 8008caa:	9327      	str	r3, [sp, #156]	; 0x9c
 8008cac:	f300 80dd 	bgt.w	8008e6a <_svfprintf_r+0x123a>
 8008cb0:	3408      	adds	r4, #8
 8008cb2:	9b04      	ldr	r3, [sp, #16]
 8008cb4:	9a04      	ldr	r2, [sp, #16]
 8008cb6:	eb0b 0503 	add.w	r5, fp, r3
 8008cba:	1bab      	subs	r3, r5, r6
 8008cbc:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008cbe:	1b55      	subs	r5, r2, r5
 8008cc0:	429d      	cmp	r5, r3
 8008cc2:	bfa8      	it	ge
 8008cc4:	461d      	movge	r5, r3
 8008cc6:	2d00      	cmp	r5, #0
 8008cc8:	dd0b      	ble.n	8008ce2 <_svfprintf_r+0x10b2>
 8008cca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008ccc:	442b      	add	r3, r5
 8008cce:	9328      	str	r3, [sp, #160]	; 0xa0
 8008cd0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008cd2:	3301      	adds	r3, #1
 8008cd4:	2b07      	cmp	r3, #7
 8008cd6:	e9c4 6500 	strd	r6, r5, [r4]
 8008cda:	9327      	str	r3, [sp, #156]	; 0x9c
 8008cdc:	f300 80cf 	bgt.w	8008e7e <_svfprintf_r+0x124e>
 8008ce0:	3408      	adds	r4, #8
 8008ce2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008ce4:	9a04      	ldr	r2, [sp, #16]
 8008ce6:	2d00      	cmp	r5, #0
 8008ce8:	eba2 0303 	sub.w	r3, r2, r3
 8008cec:	bfac      	ite	ge
 8008cee:	1b5d      	subge	r5, r3, r5
 8008cf0:	461d      	movlt	r5, r3
 8008cf2:	2d00      	cmp	r5, #0
 8008cf4:	f77f ad43 	ble.w	800877e <_svfprintf_r+0xb4e>
 8008cf8:	4e66      	ldr	r6, [pc, #408]	; (8008e94 <_svfprintf_r+0x1264>)
 8008cfa:	2710      	movs	r7, #16
 8008cfc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008d00:	2d10      	cmp	r5, #16
 8008d02:	f103 0301 	add.w	r3, r3, #1
 8008d06:	f104 0108 	add.w	r1, r4, #8
 8008d0a:	6026      	str	r6, [r4, #0]
 8008d0c:	f77f aecb 	ble.w	8008aa6 <_svfprintf_r+0xe76>
 8008d10:	3210      	adds	r2, #16
 8008d12:	2b07      	cmp	r3, #7
 8008d14:	6067      	str	r7, [r4, #4]
 8008d16:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008d1a:	dd08      	ble.n	8008d2e <_svfprintf_r+0x10fe>
 8008d1c:	aa26      	add	r2, sp, #152	; 0x98
 8008d1e:	4641      	mov	r1, r8
 8008d20:	9803      	ldr	r0, [sp, #12]
 8008d22:	f002 faea 	bl	800b2fa <__ssprint_r>
 8008d26:	2800      	cmp	r0, #0
 8008d28:	f040 816e 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008d2c:	a929      	add	r1, sp, #164	; 0xa4
 8008d2e:	3d10      	subs	r5, #16
 8008d30:	460c      	mov	r4, r1
 8008d32:	e7e3      	b.n	8008cfc <_svfprintf_r+0x10cc>
 8008d34:	aa26      	add	r2, sp, #152	; 0x98
 8008d36:	4641      	mov	r1, r8
 8008d38:	9803      	ldr	r0, [sp, #12]
 8008d3a:	f002 fade 	bl	800b2fa <__ssprint_r>
 8008d3e:	2800      	cmp	r0, #0
 8008d40:	f040 8162 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008d44:	ac29      	add	r4, sp, #164	; 0xa4
 8008d46:	e770      	b.n	8008c2a <_svfprintf_r+0xffa>
 8008d48:	2010      	movs	r0, #16
 8008d4a:	4402      	add	r2, r0
 8008d4c:	2b07      	cmp	r3, #7
 8008d4e:	6060      	str	r0, [r4, #4]
 8008d50:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008d54:	dd08      	ble.n	8008d68 <_svfprintf_r+0x1138>
 8008d56:	aa26      	add	r2, sp, #152	; 0x98
 8008d58:	4641      	mov	r1, r8
 8008d5a:	9803      	ldr	r0, [sp, #12]
 8008d5c:	f002 facd 	bl	800b2fa <__ssprint_r>
 8008d60:	2800      	cmp	r0, #0
 8008d62:	f040 8151 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008d66:	a929      	add	r1, sp, #164	; 0xa4
 8008d68:	3d10      	subs	r5, #16
 8008d6a:	460c      	mov	r4, r1
 8008d6c:	e763      	b.n	8008c36 <_svfprintf_r+0x1006>
 8008d6e:	460c      	mov	r4, r1
 8008d70:	e77b      	b.n	8008c6a <_svfprintf_r+0x103a>
 8008d72:	2f00      	cmp	r7, #0
 8008d74:	d049      	beq.n	8008e0a <_svfprintf_r+0x11da>
 8008d76:	3f01      	subs	r7, #1
 8008d78:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008d7a:	6023      	str	r3, [r4, #0]
 8008d7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d7e:	6063      	str	r3, [r4, #4]
 8008d80:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008d82:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008d84:	4413      	add	r3, r2
 8008d86:	9328      	str	r3, [sp, #160]	; 0xa0
 8008d88:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	2b07      	cmp	r3, #7
 8008d8e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008d90:	dc42      	bgt.n	8008e18 <_svfprintf_r+0x11e8>
 8008d92:	3408      	adds	r4, #8
 8008d94:	9b04      	ldr	r3, [sp, #16]
 8008d96:	445b      	add	r3, fp
 8008d98:	1b9a      	subs	r2, r3, r6
 8008d9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d9c:	781b      	ldrb	r3, [r3, #0]
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	bfa8      	it	ge
 8008da2:	4613      	movge	r3, r2
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	461d      	mov	r5, r3
 8008da8:	dd0a      	ble.n	8008dc0 <_svfprintf_r+0x1190>
 8008daa:	e9c4 6300 	strd	r6, r3, [r4]
 8008dae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008db0:	442b      	add	r3, r5
 8008db2:	9328      	str	r3, [sp, #160]	; 0xa0
 8008db4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008db6:	3301      	adds	r3, #1
 8008db8:	2b07      	cmp	r3, #7
 8008dba:	9327      	str	r3, [sp, #156]	; 0x9c
 8008dbc:	dc36      	bgt.n	8008e2c <_svfprintf_r+0x11fc>
 8008dbe:	3408      	adds	r4, #8
 8008dc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dc2:	781b      	ldrb	r3, [r3, #0]
 8008dc4:	2d00      	cmp	r5, #0
 8008dc6:	bfac      	ite	ge
 8008dc8:	1b5d      	subge	r5, r3, r5
 8008dca:	461d      	movlt	r5, r3
 8008dcc:	2d00      	cmp	r5, #0
 8008dce:	dd18      	ble.n	8008e02 <_svfprintf_r+0x11d2>
 8008dd0:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008dd4:	482f      	ldr	r0, [pc, #188]	; (8008e94 <_svfprintf_r+0x1264>)
 8008dd6:	6020      	str	r0, [r4, #0]
 8008dd8:	2d10      	cmp	r5, #16
 8008dda:	f102 0201 	add.w	r2, r2, #1
 8008dde:	f104 0108 	add.w	r1, r4, #8
 8008de2:	dc2d      	bgt.n	8008e40 <_svfprintf_r+0x1210>
 8008de4:	442b      	add	r3, r5
 8008de6:	2a07      	cmp	r2, #7
 8008de8:	6065      	str	r5, [r4, #4]
 8008dea:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008dee:	dd3a      	ble.n	8008e66 <_svfprintf_r+0x1236>
 8008df0:	aa26      	add	r2, sp, #152	; 0x98
 8008df2:	4641      	mov	r1, r8
 8008df4:	9803      	ldr	r0, [sp, #12]
 8008df6:	f002 fa80 	bl	800b2fa <__ssprint_r>
 8008dfa:	2800      	cmp	r0, #0
 8008dfc:	f040 8104 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008e00:	ac29      	add	r4, sp, #164	; 0xa4
 8008e02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e04:	781b      	ldrb	r3, [r3, #0]
 8008e06:	441e      	add	r6, r3
 8008e08:	e733      	b.n	8008c72 <_svfprintf_r+0x1042>
 8008e0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e0c:	3b01      	subs	r3, #1
 8008e0e:	9309      	str	r3, [sp, #36]	; 0x24
 8008e10:	9b07      	ldr	r3, [sp, #28]
 8008e12:	3b01      	subs	r3, #1
 8008e14:	9307      	str	r3, [sp, #28]
 8008e16:	e7af      	b.n	8008d78 <_svfprintf_r+0x1148>
 8008e18:	aa26      	add	r2, sp, #152	; 0x98
 8008e1a:	4641      	mov	r1, r8
 8008e1c:	9803      	ldr	r0, [sp, #12]
 8008e1e:	f002 fa6c 	bl	800b2fa <__ssprint_r>
 8008e22:	2800      	cmp	r0, #0
 8008e24:	f040 80f0 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008e28:	ac29      	add	r4, sp, #164	; 0xa4
 8008e2a:	e7b3      	b.n	8008d94 <_svfprintf_r+0x1164>
 8008e2c:	aa26      	add	r2, sp, #152	; 0x98
 8008e2e:	4641      	mov	r1, r8
 8008e30:	9803      	ldr	r0, [sp, #12]
 8008e32:	f002 fa62 	bl	800b2fa <__ssprint_r>
 8008e36:	2800      	cmp	r0, #0
 8008e38:	f040 80e6 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008e3c:	ac29      	add	r4, sp, #164	; 0xa4
 8008e3e:	e7bf      	b.n	8008dc0 <_svfprintf_r+0x1190>
 8008e40:	2010      	movs	r0, #16
 8008e42:	4403      	add	r3, r0
 8008e44:	2a07      	cmp	r2, #7
 8008e46:	6060      	str	r0, [r4, #4]
 8008e48:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008e4c:	dd08      	ble.n	8008e60 <_svfprintf_r+0x1230>
 8008e4e:	aa26      	add	r2, sp, #152	; 0x98
 8008e50:	4641      	mov	r1, r8
 8008e52:	9803      	ldr	r0, [sp, #12]
 8008e54:	f002 fa51 	bl	800b2fa <__ssprint_r>
 8008e58:	2800      	cmp	r0, #0
 8008e5a:	f040 80d5 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008e5e:	a929      	add	r1, sp, #164	; 0xa4
 8008e60:	3d10      	subs	r5, #16
 8008e62:	460c      	mov	r4, r1
 8008e64:	e7b4      	b.n	8008dd0 <_svfprintf_r+0x11a0>
 8008e66:	460c      	mov	r4, r1
 8008e68:	e7cb      	b.n	8008e02 <_svfprintf_r+0x11d2>
 8008e6a:	aa26      	add	r2, sp, #152	; 0x98
 8008e6c:	4641      	mov	r1, r8
 8008e6e:	9803      	ldr	r0, [sp, #12]
 8008e70:	f002 fa43 	bl	800b2fa <__ssprint_r>
 8008e74:	2800      	cmp	r0, #0
 8008e76:	f040 80c7 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008e7a:	ac29      	add	r4, sp, #164	; 0xa4
 8008e7c:	e719      	b.n	8008cb2 <_svfprintf_r+0x1082>
 8008e7e:	aa26      	add	r2, sp, #152	; 0x98
 8008e80:	4641      	mov	r1, r8
 8008e82:	9803      	ldr	r0, [sp, #12]
 8008e84:	f002 fa39 	bl	800b2fa <__ssprint_r>
 8008e88:	2800      	cmp	r0, #0
 8008e8a:	f040 80bd 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008e8e:	ac29      	add	r4, sp, #164	; 0xa4
 8008e90:	e727      	b.n	8008ce2 <_svfprintf_r+0x10b2>
 8008e92:	bf00      	nop
 8008e94:	0800e2c4 	.word	0x0800e2c4
 8008e98:	9a04      	ldr	r2, [sp, #16]
 8008e9a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008e9c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008e9e:	2a01      	cmp	r2, #1
 8008ea0:	f105 0501 	add.w	r5, r5, #1
 8008ea4:	f103 0301 	add.w	r3, r3, #1
 8008ea8:	f104 0608 	add.w	r6, r4, #8
 8008eac:	dc02      	bgt.n	8008eb4 <_svfprintf_r+0x1284>
 8008eae:	f01a 0f01 	tst.w	sl, #1
 8008eb2:	d07d      	beq.n	8008fb0 <_svfprintf_r+0x1380>
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	2b07      	cmp	r3, #7
 8008eb8:	f8c4 b000 	str.w	fp, [r4]
 8008ebc:	6062      	str	r2, [r4, #4]
 8008ebe:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008ec2:	dd08      	ble.n	8008ed6 <_svfprintf_r+0x12a6>
 8008ec4:	aa26      	add	r2, sp, #152	; 0x98
 8008ec6:	4641      	mov	r1, r8
 8008ec8:	9803      	ldr	r0, [sp, #12]
 8008eca:	f002 fa16 	bl	800b2fa <__ssprint_r>
 8008ece:	2800      	cmp	r0, #0
 8008ed0:	f040 809a 	bne.w	8009008 <_svfprintf_r+0x13d8>
 8008ed4:	ae29      	add	r6, sp, #164	; 0xa4
 8008ed6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008ed8:	6033      	str	r3, [r6, #0]
 8008eda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008edc:	6073      	str	r3, [r6, #4]
 8008ede:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008ee0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008ee2:	4413      	add	r3, r2
 8008ee4:	9328      	str	r3, [sp, #160]	; 0xa0
 8008ee6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008ee8:	3301      	adds	r3, #1
 8008eea:	2b07      	cmp	r3, #7
 8008eec:	9327      	str	r3, [sp, #156]	; 0x9c
 8008eee:	dc31      	bgt.n	8008f54 <_svfprintf_r+0x1324>
 8008ef0:	3608      	adds	r6, #8
 8008ef2:	9b04      	ldr	r3, [sp, #16]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	1e5c      	subs	r4, r3, #1
 8008ef8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008efc:	2300      	movs	r3, #0
 8008efe:	f7f7 fde3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f02:	2800      	cmp	r0, #0
 8008f04:	d12f      	bne.n	8008f66 <_svfprintf_r+0x1336>
 8008f06:	f10b 0301 	add.w	r3, fp, #1
 8008f0a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8008f0c:	9904      	ldr	r1, [sp, #16]
 8008f0e:	e9c6 3400 	strd	r3, r4, [r6]
 8008f12:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008f14:	3201      	adds	r2, #1
 8008f16:	3b01      	subs	r3, #1
 8008f18:	440b      	add	r3, r1
 8008f1a:	2a07      	cmp	r2, #7
 8008f1c:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008f20:	dd4f      	ble.n	8008fc2 <_svfprintf_r+0x1392>
 8008f22:	aa26      	add	r2, sp, #152	; 0x98
 8008f24:	4641      	mov	r1, r8
 8008f26:	9803      	ldr	r0, [sp, #12]
 8008f28:	f002 f9e7 	bl	800b2fa <__ssprint_r>
 8008f2c:	2800      	cmp	r0, #0
 8008f2e:	d16b      	bne.n	8009008 <_svfprintf_r+0x13d8>
 8008f30:	ae29      	add	r6, sp, #164	; 0xa4
 8008f32:	ab22      	add	r3, sp, #136	; 0x88
 8008f34:	6033      	str	r3, [r6, #0]
 8008f36:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f38:	6073      	str	r3, [r6, #4]
 8008f3a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008f3c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008f3e:	4413      	add	r3, r2
 8008f40:	9328      	str	r3, [sp, #160]	; 0xa0
 8008f42:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008f44:	3301      	adds	r3, #1
 8008f46:	2b07      	cmp	r3, #7
 8008f48:	9327      	str	r3, [sp, #156]	; 0x9c
 8008f4a:	f73f adb3 	bgt.w	8008ab4 <_svfprintf_r+0xe84>
 8008f4e:	f106 0408 	add.w	r4, r6, #8
 8008f52:	e414      	b.n	800877e <_svfprintf_r+0xb4e>
 8008f54:	aa26      	add	r2, sp, #152	; 0x98
 8008f56:	4641      	mov	r1, r8
 8008f58:	9803      	ldr	r0, [sp, #12]
 8008f5a:	f002 f9ce 	bl	800b2fa <__ssprint_r>
 8008f5e:	2800      	cmp	r0, #0
 8008f60:	d152      	bne.n	8009008 <_svfprintf_r+0x13d8>
 8008f62:	ae29      	add	r6, sp, #164	; 0xa4
 8008f64:	e7c5      	b.n	8008ef2 <_svfprintf_r+0x12c2>
 8008f66:	2c00      	cmp	r4, #0
 8008f68:	dde3      	ble.n	8008f32 <_svfprintf_r+0x1302>
 8008f6a:	4d3e      	ldr	r5, [pc, #248]	; (8009064 <_svfprintf_r+0x1434>)
 8008f6c:	2710      	movs	r7, #16
 8008f6e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008f72:	2c10      	cmp	r4, #16
 8008f74:	f103 0301 	add.w	r3, r3, #1
 8008f78:	f106 0108 	add.w	r1, r6, #8
 8008f7c:	6035      	str	r5, [r6, #0]
 8008f7e:	dc07      	bgt.n	8008f90 <_svfprintf_r+0x1360>
 8008f80:	6074      	str	r4, [r6, #4]
 8008f82:	2b07      	cmp	r3, #7
 8008f84:	4414      	add	r4, r2
 8008f86:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8008f8a:	dcca      	bgt.n	8008f22 <_svfprintf_r+0x12f2>
 8008f8c:	460e      	mov	r6, r1
 8008f8e:	e7d0      	b.n	8008f32 <_svfprintf_r+0x1302>
 8008f90:	3210      	adds	r2, #16
 8008f92:	2b07      	cmp	r3, #7
 8008f94:	6077      	str	r7, [r6, #4]
 8008f96:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008f9a:	dd06      	ble.n	8008faa <_svfprintf_r+0x137a>
 8008f9c:	aa26      	add	r2, sp, #152	; 0x98
 8008f9e:	4641      	mov	r1, r8
 8008fa0:	9803      	ldr	r0, [sp, #12]
 8008fa2:	f002 f9aa 	bl	800b2fa <__ssprint_r>
 8008fa6:	bb78      	cbnz	r0, 8009008 <_svfprintf_r+0x13d8>
 8008fa8:	a929      	add	r1, sp, #164	; 0xa4
 8008faa:	3c10      	subs	r4, #16
 8008fac:	460e      	mov	r6, r1
 8008fae:	e7de      	b.n	8008f6e <_svfprintf_r+0x133e>
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	2b07      	cmp	r3, #7
 8008fb4:	f8c4 b000 	str.w	fp, [r4]
 8008fb8:	6062      	str	r2, [r4, #4]
 8008fba:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008fbe:	ddb8      	ble.n	8008f32 <_svfprintf_r+0x1302>
 8008fc0:	e7af      	b.n	8008f22 <_svfprintf_r+0x12f2>
 8008fc2:	3608      	adds	r6, #8
 8008fc4:	e7b5      	b.n	8008f32 <_svfprintf_r+0x1302>
 8008fc6:	460c      	mov	r4, r1
 8008fc8:	f7ff bbd9 	b.w	800877e <_svfprintf_r+0xb4e>
 8008fcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008fce:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008fd0:	1a9d      	subs	r5, r3, r2
 8008fd2:	2d00      	cmp	r5, #0
 8008fd4:	f77f abd7 	ble.w	8008786 <_svfprintf_r+0xb56>
 8008fd8:	4e23      	ldr	r6, [pc, #140]	; (8009068 <_svfprintf_r+0x1438>)
 8008fda:	2710      	movs	r7, #16
 8008fdc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008fe0:	2d10      	cmp	r5, #16
 8008fe2:	f103 0301 	add.w	r3, r3, #1
 8008fe6:	6026      	str	r6, [r4, #0]
 8008fe8:	dc18      	bgt.n	800901c <_svfprintf_r+0x13ec>
 8008fea:	6065      	str	r5, [r4, #4]
 8008fec:	2b07      	cmp	r3, #7
 8008fee:	4415      	add	r5, r2
 8008ff0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008ff4:	f77f abc7 	ble.w	8008786 <_svfprintf_r+0xb56>
 8008ff8:	aa26      	add	r2, sp, #152	; 0x98
 8008ffa:	4641      	mov	r1, r8
 8008ffc:	9803      	ldr	r0, [sp, #12]
 8008ffe:	f002 f97c 	bl	800b2fa <__ssprint_r>
 8009002:	2800      	cmp	r0, #0
 8009004:	f43f abbf 	beq.w	8008786 <_svfprintf_r+0xb56>
 8009008:	f1b9 0f00 	cmp.w	r9, #0
 800900c:	f43f a8a8 	beq.w	8008160 <_svfprintf_r+0x530>
 8009010:	4649      	mov	r1, r9
 8009012:	9803      	ldr	r0, [sp, #12]
 8009014:	f000 fed8 	bl	8009dc8 <_free_r>
 8009018:	f7ff b8a2 	b.w	8008160 <_svfprintf_r+0x530>
 800901c:	3210      	adds	r2, #16
 800901e:	2b07      	cmp	r3, #7
 8009020:	6067      	str	r7, [r4, #4]
 8009022:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009026:	dc02      	bgt.n	800902e <_svfprintf_r+0x13fe>
 8009028:	3408      	adds	r4, #8
 800902a:	3d10      	subs	r5, #16
 800902c:	e7d6      	b.n	8008fdc <_svfprintf_r+0x13ac>
 800902e:	aa26      	add	r2, sp, #152	; 0x98
 8009030:	4641      	mov	r1, r8
 8009032:	9803      	ldr	r0, [sp, #12]
 8009034:	f002 f961 	bl	800b2fa <__ssprint_r>
 8009038:	2800      	cmp	r0, #0
 800903a:	d1e5      	bne.n	8009008 <_svfprintf_r+0x13d8>
 800903c:	ac29      	add	r4, sp, #164	; 0xa4
 800903e:	e7f4      	b.n	800902a <_svfprintf_r+0x13fa>
 8009040:	4649      	mov	r1, r9
 8009042:	9803      	ldr	r0, [sp, #12]
 8009044:	f000 fec0 	bl	8009dc8 <_free_r>
 8009048:	f7ff bbb5 	b.w	80087b6 <_svfprintf_r+0xb86>
 800904c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800904e:	2b00      	cmp	r3, #0
 8009050:	f43f a886 	beq.w	8008160 <_svfprintf_r+0x530>
 8009054:	aa26      	add	r2, sp, #152	; 0x98
 8009056:	4641      	mov	r1, r8
 8009058:	9803      	ldr	r0, [sp, #12]
 800905a:	f002 f94e 	bl	800b2fa <__ssprint_r>
 800905e:	f7ff b87f 	b.w	8008160 <_svfprintf_r+0x530>
 8009062:	bf00      	nop
 8009064:	0800e2c4 	.word	0x0800e2c4
 8009068:	0800e2b4 	.word	0x0800e2b4

0800906c <register_fini>:
 800906c:	4b02      	ldr	r3, [pc, #8]	; (8009078 <register_fini+0xc>)
 800906e:	b113      	cbz	r3, 8009076 <register_fini+0xa>
 8009070:	4802      	ldr	r0, [pc, #8]	; (800907c <register_fini+0x10>)
 8009072:	f000 b805 	b.w	8009080 <atexit>
 8009076:	4770      	bx	lr
 8009078:	00000000 	.word	0x00000000
 800907c:	08009cf9 	.word	0x08009cf9

08009080 <atexit>:
 8009080:	2300      	movs	r3, #0
 8009082:	4601      	mov	r1, r0
 8009084:	461a      	mov	r2, r3
 8009086:	4618      	mov	r0, r3
 8009088:	f002 b9ca 	b.w	800b420 <__register_exitproc>

0800908c <quorem>:
 800908c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009090:	6903      	ldr	r3, [r0, #16]
 8009092:	690c      	ldr	r4, [r1, #16]
 8009094:	42a3      	cmp	r3, r4
 8009096:	4680      	mov	r8, r0
 8009098:	f2c0 8082 	blt.w	80091a0 <quorem+0x114>
 800909c:	3c01      	subs	r4, #1
 800909e:	f101 0714 	add.w	r7, r1, #20
 80090a2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80090a6:	f100 0614 	add.w	r6, r0, #20
 80090aa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80090ae:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80090b2:	eb06 030c 	add.w	r3, r6, ip
 80090b6:	3501      	adds	r5, #1
 80090b8:	eb07 090c 	add.w	r9, r7, ip
 80090bc:	9301      	str	r3, [sp, #4]
 80090be:	fbb0 f5f5 	udiv	r5, r0, r5
 80090c2:	b395      	cbz	r5, 800912a <quorem+0x9e>
 80090c4:	f04f 0a00 	mov.w	sl, #0
 80090c8:	4638      	mov	r0, r7
 80090ca:	46b6      	mov	lr, r6
 80090cc:	46d3      	mov	fp, sl
 80090ce:	f850 2b04 	ldr.w	r2, [r0], #4
 80090d2:	b293      	uxth	r3, r2
 80090d4:	fb05 a303 	mla	r3, r5, r3, sl
 80090d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090dc:	b29b      	uxth	r3, r3
 80090de:	ebab 0303 	sub.w	r3, fp, r3
 80090e2:	0c12      	lsrs	r2, r2, #16
 80090e4:	f8de b000 	ldr.w	fp, [lr]
 80090e8:	fb05 a202 	mla	r2, r5, r2, sl
 80090ec:	fa13 f38b 	uxtah	r3, r3, fp
 80090f0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80090f4:	fa1f fb82 	uxth.w	fp, r2
 80090f8:	f8de 2000 	ldr.w	r2, [lr]
 80090fc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009100:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009104:	b29b      	uxth	r3, r3
 8009106:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800910a:	4581      	cmp	r9, r0
 800910c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009110:	f84e 3b04 	str.w	r3, [lr], #4
 8009114:	d2db      	bcs.n	80090ce <quorem+0x42>
 8009116:	f856 300c 	ldr.w	r3, [r6, ip]
 800911a:	b933      	cbnz	r3, 800912a <quorem+0x9e>
 800911c:	9b01      	ldr	r3, [sp, #4]
 800911e:	3b04      	subs	r3, #4
 8009120:	429e      	cmp	r6, r3
 8009122:	461a      	mov	r2, r3
 8009124:	d330      	bcc.n	8009188 <quorem+0xfc>
 8009126:	f8c8 4010 	str.w	r4, [r8, #16]
 800912a:	4640      	mov	r0, r8
 800912c:	f001 fecc 	bl	800aec8 <__mcmp>
 8009130:	2800      	cmp	r0, #0
 8009132:	db25      	blt.n	8009180 <quorem+0xf4>
 8009134:	3501      	adds	r5, #1
 8009136:	4630      	mov	r0, r6
 8009138:	f04f 0c00 	mov.w	ip, #0
 800913c:	f857 2b04 	ldr.w	r2, [r7], #4
 8009140:	f8d0 e000 	ldr.w	lr, [r0]
 8009144:	b293      	uxth	r3, r2
 8009146:	ebac 0303 	sub.w	r3, ip, r3
 800914a:	0c12      	lsrs	r2, r2, #16
 800914c:	fa13 f38e 	uxtah	r3, r3, lr
 8009150:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009154:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009158:	b29b      	uxth	r3, r3
 800915a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800915e:	45b9      	cmp	r9, r7
 8009160:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009164:	f840 3b04 	str.w	r3, [r0], #4
 8009168:	d2e8      	bcs.n	800913c <quorem+0xb0>
 800916a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800916e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009172:	b92a      	cbnz	r2, 8009180 <quorem+0xf4>
 8009174:	3b04      	subs	r3, #4
 8009176:	429e      	cmp	r6, r3
 8009178:	461a      	mov	r2, r3
 800917a:	d30b      	bcc.n	8009194 <quorem+0x108>
 800917c:	f8c8 4010 	str.w	r4, [r8, #16]
 8009180:	4628      	mov	r0, r5
 8009182:	b003      	add	sp, #12
 8009184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009188:	6812      	ldr	r2, [r2, #0]
 800918a:	3b04      	subs	r3, #4
 800918c:	2a00      	cmp	r2, #0
 800918e:	d1ca      	bne.n	8009126 <quorem+0x9a>
 8009190:	3c01      	subs	r4, #1
 8009192:	e7c5      	b.n	8009120 <quorem+0x94>
 8009194:	6812      	ldr	r2, [r2, #0]
 8009196:	3b04      	subs	r3, #4
 8009198:	2a00      	cmp	r2, #0
 800919a:	d1ef      	bne.n	800917c <quorem+0xf0>
 800919c:	3c01      	subs	r4, #1
 800919e:	e7ea      	b.n	8009176 <quorem+0xea>
 80091a0:	2000      	movs	r0, #0
 80091a2:	e7ee      	b.n	8009182 <quorem+0xf6>
 80091a4:	0000      	movs	r0, r0
	...

080091a8 <_dtoa_r>:
 80091a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091ac:	b097      	sub	sp, #92	; 0x5c
 80091ae:	ec57 6b10 	vmov	r6, r7, d0
 80091b2:	9106      	str	r1, [sp, #24]
 80091b4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80091b6:	920b      	str	r2, [sp, #44]	; 0x2c
 80091b8:	4604      	mov	r4, r0
 80091ba:	9312      	str	r3, [sp, #72]	; 0x48
 80091bc:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80091be:	e9cd 6700 	strd	r6, r7, [sp]
 80091c2:	b141      	cbz	r1, 80091d6 <_dtoa_r+0x2e>
 80091c4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80091c6:	604a      	str	r2, [r1, #4]
 80091c8:	2301      	movs	r3, #1
 80091ca:	4093      	lsls	r3, r2
 80091cc:	608b      	str	r3, [r1, #8]
 80091ce:	f001 fc78 	bl	800aac2 <_Bfree>
 80091d2:	2300      	movs	r3, #0
 80091d4:	6423      	str	r3, [r4, #64]	; 0x40
 80091d6:	1e3b      	subs	r3, r7, #0
 80091d8:	bfb9      	ittee	lt
 80091da:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80091de:	9301      	strlt	r3, [sp, #4]
 80091e0:	2300      	movge	r3, #0
 80091e2:	602b      	strge	r3, [r5, #0]
 80091e4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80091e8:	4baf      	ldr	r3, [pc, #700]	; (80094a8 <_dtoa_r+0x300>)
 80091ea:	bfbc      	itt	lt
 80091ec:	2201      	movlt	r2, #1
 80091ee:	602a      	strlt	r2, [r5, #0]
 80091f0:	ea33 0308 	bics.w	r3, r3, r8
 80091f4:	d116      	bne.n	8009224 <_dtoa_r+0x7c>
 80091f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80091f8:	f242 730f 	movw	r3, #9999	; 0x270f
 80091fc:	6013      	str	r3, [r2, #0]
 80091fe:	9b00      	ldr	r3, [sp, #0]
 8009200:	b923      	cbnz	r3, 800920c <_dtoa_r+0x64>
 8009202:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009206:	2800      	cmp	r0, #0
 8009208:	f000 8543 	beq.w	8009c92 <_dtoa_r+0xaea>
 800920c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800920e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80094bc <_dtoa_r+0x314>
 8009212:	b11b      	cbz	r3, 800921c <_dtoa_r+0x74>
 8009214:	f10b 0303 	add.w	r3, fp, #3
 8009218:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800921a:	6013      	str	r3, [r2, #0]
 800921c:	4658      	mov	r0, fp
 800921e:	b017      	add	sp, #92	; 0x5c
 8009220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009224:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009228:	2200      	movs	r2, #0
 800922a:	2300      	movs	r3, #0
 800922c:	4630      	mov	r0, r6
 800922e:	4639      	mov	r1, r7
 8009230:	f7f7 fc4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009234:	4681      	mov	r9, r0
 8009236:	b160      	cbz	r0, 8009252 <_dtoa_r+0xaa>
 8009238:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800923a:	2301      	movs	r3, #1
 800923c:	6013      	str	r3, [r2, #0]
 800923e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009240:	2b00      	cmp	r3, #0
 8009242:	f000 8522 	beq.w	8009c8a <_dtoa_r+0xae2>
 8009246:	4b99      	ldr	r3, [pc, #612]	; (80094ac <_dtoa_r+0x304>)
 8009248:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800924a:	f103 3bff 	add.w	fp, r3, #4294967295
 800924e:	6013      	str	r3, [r2, #0]
 8009250:	e7e4      	b.n	800921c <_dtoa_r+0x74>
 8009252:	aa14      	add	r2, sp, #80	; 0x50
 8009254:	a915      	add	r1, sp, #84	; 0x54
 8009256:	ec47 6b10 	vmov	d0, r6, r7
 800925a:	4620      	mov	r0, r4
 800925c:	f001 ff22 	bl	800b0a4 <__d2b>
 8009260:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009264:	9004      	str	r0, [sp, #16]
 8009266:	2d00      	cmp	r5, #0
 8009268:	d07c      	beq.n	8009364 <_dtoa_r+0x1bc>
 800926a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800926e:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8009272:	46b2      	mov	sl, r6
 8009274:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8009278:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800927c:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8009280:	2200      	movs	r2, #0
 8009282:	4b8b      	ldr	r3, [pc, #556]	; (80094b0 <_dtoa_r+0x308>)
 8009284:	4650      	mov	r0, sl
 8009286:	4659      	mov	r1, fp
 8009288:	f7f6 fffe 	bl	8000288 <__aeabi_dsub>
 800928c:	a380      	add	r3, pc, #512	; (adr r3, 8009490 <_dtoa_r+0x2e8>)
 800928e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009292:	f7f7 f9b1 	bl	80005f8 <__aeabi_dmul>
 8009296:	a380      	add	r3, pc, #512	; (adr r3, 8009498 <_dtoa_r+0x2f0>)
 8009298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800929c:	f7f6 fff6 	bl	800028c <__adddf3>
 80092a0:	4606      	mov	r6, r0
 80092a2:	4628      	mov	r0, r5
 80092a4:	460f      	mov	r7, r1
 80092a6:	f7f7 f93d 	bl	8000524 <__aeabi_i2d>
 80092aa:	a37d      	add	r3, pc, #500	; (adr r3, 80094a0 <_dtoa_r+0x2f8>)
 80092ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092b0:	f7f7 f9a2 	bl	80005f8 <__aeabi_dmul>
 80092b4:	4602      	mov	r2, r0
 80092b6:	460b      	mov	r3, r1
 80092b8:	4630      	mov	r0, r6
 80092ba:	4639      	mov	r1, r7
 80092bc:	f7f6 ffe6 	bl	800028c <__adddf3>
 80092c0:	4606      	mov	r6, r0
 80092c2:	460f      	mov	r7, r1
 80092c4:	f7f7 fc48 	bl	8000b58 <__aeabi_d2iz>
 80092c8:	2200      	movs	r2, #0
 80092ca:	4682      	mov	sl, r0
 80092cc:	2300      	movs	r3, #0
 80092ce:	4630      	mov	r0, r6
 80092d0:	4639      	mov	r1, r7
 80092d2:	f7f7 fc03 	bl	8000adc <__aeabi_dcmplt>
 80092d6:	b148      	cbz	r0, 80092ec <_dtoa_r+0x144>
 80092d8:	4650      	mov	r0, sl
 80092da:	f7f7 f923 	bl	8000524 <__aeabi_i2d>
 80092de:	4632      	mov	r2, r6
 80092e0:	463b      	mov	r3, r7
 80092e2:	f7f7 fbf1 	bl	8000ac8 <__aeabi_dcmpeq>
 80092e6:	b908      	cbnz	r0, 80092ec <_dtoa_r+0x144>
 80092e8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80092ec:	f1ba 0f16 	cmp.w	sl, #22
 80092f0:	d859      	bhi.n	80093a6 <_dtoa_r+0x1fe>
 80092f2:	4970      	ldr	r1, [pc, #448]	; (80094b4 <_dtoa_r+0x30c>)
 80092f4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80092f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009300:	f7f7 fc0a 	bl	8000b18 <__aeabi_dcmpgt>
 8009304:	2800      	cmp	r0, #0
 8009306:	d050      	beq.n	80093aa <_dtoa_r+0x202>
 8009308:	f10a 3aff 	add.w	sl, sl, #4294967295
 800930c:	2300      	movs	r3, #0
 800930e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009310:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009312:	1b5d      	subs	r5, r3, r5
 8009314:	f1b5 0801 	subs.w	r8, r5, #1
 8009318:	bf49      	itett	mi
 800931a:	f1c5 0301 	rsbmi	r3, r5, #1
 800931e:	2300      	movpl	r3, #0
 8009320:	9305      	strmi	r3, [sp, #20]
 8009322:	f04f 0800 	movmi.w	r8, #0
 8009326:	bf58      	it	pl
 8009328:	9305      	strpl	r3, [sp, #20]
 800932a:	f1ba 0f00 	cmp.w	sl, #0
 800932e:	db3e      	blt.n	80093ae <_dtoa_r+0x206>
 8009330:	2300      	movs	r3, #0
 8009332:	44d0      	add	r8, sl
 8009334:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8009338:	9307      	str	r3, [sp, #28]
 800933a:	9b06      	ldr	r3, [sp, #24]
 800933c:	2b09      	cmp	r3, #9
 800933e:	f200 808d 	bhi.w	800945c <_dtoa_r+0x2b4>
 8009342:	2b05      	cmp	r3, #5
 8009344:	bfc4      	itt	gt
 8009346:	3b04      	subgt	r3, #4
 8009348:	9306      	strgt	r3, [sp, #24]
 800934a:	9b06      	ldr	r3, [sp, #24]
 800934c:	f1a3 0302 	sub.w	r3, r3, #2
 8009350:	bfcc      	ite	gt
 8009352:	2500      	movgt	r5, #0
 8009354:	2501      	movle	r5, #1
 8009356:	2b03      	cmp	r3, #3
 8009358:	f200 808c 	bhi.w	8009474 <_dtoa_r+0x2cc>
 800935c:	e8df f003 	tbb	[pc, r3]
 8009360:	6e317c7a 	.word	0x6e317c7a
 8009364:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8009368:	441d      	add	r5, r3
 800936a:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800936e:	2820      	cmp	r0, #32
 8009370:	dd13      	ble.n	800939a <_dtoa_r+0x1f2>
 8009372:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8009376:	9b00      	ldr	r3, [sp, #0]
 8009378:	fa08 f800 	lsl.w	r8, r8, r0
 800937c:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8009380:	fa23 f000 	lsr.w	r0, r3, r0
 8009384:	ea48 0000 	orr.w	r0, r8, r0
 8009388:	f7f7 f8bc 	bl	8000504 <__aeabi_ui2d>
 800938c:	2301      	movs	r3, #1
 800938e:	4682      	mov	sl, r0
 8009390:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8009394:	3d01      	subs	r5, #1
 8009396:	9313      	str	r3, [sp, #76]	; 0x4c
 8009398:	e772      	b.n	8009280 <_dtoa_r+0xd8>
 800939a:	9b00      	ldr	r3, [sp, #0]
 800939c:	f1c0 0020 	rsb	r0, r0, #32
 80093a0:	fa03 f000 	lsl.w	r0, r3, r0
 80093a4:	e7f0      	b.n	8009388 <_dtoa_r+0x1e0>
 80093a6:	2301      	movs	r3, #1
 80093a8:	e7b1      	b.n	800930e <_dtoa_r+0x166>
 80093aa:	900f      	str	r0, [sp, #60]	; 0x3c
 80093ac:	e7b0      	b.n	8009310 <_dtoa_r+0x168>
 80093ae:	9b05      	ldr	r3, [sp, #20]
 80093b0:	eba3 030a 	sub.w	r3, r3, sl
 80093b4:	9305      	str	r3, [sp, #20]
 80093b6:	f1ca 0300 	rsb	r3, sl, #0
 80093ba:	9307      	str	r3, [sp, #28]
 80093bc:	2300      	movs	r3, #0
 80093be:	930e      	str	r3, [sp, #56]	; 0x38
 80093c0:	e7bb      	b.n	800933a <_dtoa_r+0x192>
 80093c2:	2301      	movs	r3, #1
 80093c4:	930a      	str	r3, [sp, #40]	; 0x28
 80093c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	dd56      	ble.n	800947a <_dtoa_r+0x2d2>
 80093cc:	9302      	str	r3, [sp, #8]
 80093ce:	4699      	mov	r9, r3
 80093d0:	2200      	movs	r2, #0
 80093d2:	6462      	str	r2, [r4, #68]	; 0x44
 80093d4:	2204      	movs	r2, #4
 80093d6:	f102 0014 	add.w	r0, r2, #20
 80093da:	4298      	cmp	r0, r3
 80093dc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80093de:	d951      	bls.n	8009484 <_dtoa_r+0x2dc>
 80093e0:	4620      	mov	r0, r4
 80093e2:	f001 fb49 	bl	800aa78 <_Balloc>
 80093e6:	f1b9 0f0e 	cmp.w	r9, #14
 80093ea:	4683      	mov	fp, r0
 80093ec:	6420      	str	r0, [r4, #64]	; 0x40
 80093ee:	f200 80e8 	bhi.w	80095c2 <_dtoa_r+0x41a>
 80093f2:	2d00      	cmp	r5, #0
 80093f4:	f000 80e5 	beq.w	80095c2 <_dtoa_r+0x41a>
 80093f8:	ed9d 7b00 	vldr	d7, [sp]
 80093fc:	f1ba 0f00 	cmp.w	sl, #0
 8009400:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8009404:	dd76      	ble.n	80094f4 <_dtoa_r+0x34c>
 8009406:	4a2b      	ldr	r2, [pc, #172]	; (80094b4 <_dtoa_r+0x30c>)
 8009408:	f00a 030f 	and.w	r3, sl, #15
 800940c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009410:	ed93 7b00 	vldr	d7, [r3]
 8009414:	ea4f 162a 	mov.w	r6, sl, asr #4
 8009418:	06f0      	lsls	r0, r6, #27
 800941a:	ed8d 7b08 	vstr	d7, [sp, #32]
 800941e:	d567      	bpl.n	80094f0 <_dtoa_r+0x348>
 8009420:	4b25      	ldr	r3, [pc, #148]	; (80094b8 <_dtoa_r+0x310>)
 8009422:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009426:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800942a:	f7f7 fa0f 	bl	800084c <__aeabi_ddiv>
 800942e:	e9cd 0100 	strd	r0, r1, [sp]
 8009432:	f006 060f 	and.w	r6, r6, #15
 8009436:	2503      	movs	r5, #3
 8009438:	4f1f      	ldr	r7, [pc, #124]	; (80094b8 <_dtoa_r+0x310>)
 800943a:	e04e      	b.n	80094da <_dtoa_r+0x332>
 800943c:	2301      	movs	r3, #1
 800943e:	930a      	str	r3, [sp, #40]	; 0x28
 8009440:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009442:	4453      	add	r3, sl
 8009444:	f103 0901 	add.w	r9, r3, #1
 8009448:	9302      	str	r3, [sp, #8]
 800944a:	464b      	mov	r3, r9
 800944c:	2b01      	cmp	r3, #1
 800944e:	bfb8      	it	lt
 8009450:	2301      	movlt	r3, #1
 8009452:	e7bd      	b.n	80093d0 <_dtoa_r+0x228>
 8009454:	2300      	movs	r3, #0
 8009456:	e7b5      	b.n	80093c4 <_dtoa_r+0x21c>
 8009458:	2300      	movs	r3, #0
 800945a:	e7f0      	b.n	800943e <_dtoa_r+0x296>
 800945c:	2501      	movs	r5, #1
 800945e:	2300      	movs	r3, #0
 8009460:	9306      	str	r3, [sp, #24]
 8009462:	950a      	str	r5, [sp, #40]	; 0x28
 8009464:	f04f 33ff 	mov.w	r3, #4294967295
 8009468:	9302      	str	r3, [sp, #8]
 800946a:	4699      	mov	r9, r3
 800946c:	2200      	movs	r2, #0
 800946e:	2312      	movs	r3, #18
 8009470:	920b      	str	r2, [sp, #44]	; 0x2c
 8009472:	e7ad      	b.n	80093d0 <_dtoa_r+0x228>
 8009474:	2301      	movs	r3, #1
 8009476:	930a      	str	r3, [sp, #40]	; 0x28
 8009478:	e7f4      	b.n	8009464 <_dtoa_r+0x2bc>
 800947a:	2301      	movs	r3, #1
 800947c:	9302      	str	r3, [sp, #8]
 800947e:	4699      	mov	r9, r3
 8009480:	461a      	mov	r2, r3
 8009482:	e7f5      	b.n	8009470 <_dtoa_r+0x2c8>
 8009484:	3101      	adds	r1, #1
 8009486:	6461      	str	r1, [r4, #68]	; 0x44
 8009488:	0052      	lsls	r2, r2, #1
 800948a:	e7a4      	b.n	80093d6 <_dtoa_r+0x22e>
 800948c:	f3af 8000 	nop.w
 8009490:	636f4361 	.word	0x636f4361
 8009494:	3fd287a7 	.word	0x3fd287a7
 8009498:	8b60c8b3 	.word	0x8b60c8b3
 800949c:	3fc68a28 	.word	0x3fc68a28
 80094a0:	509f79fb 	.word	0x509f79fb
 80094a4:	3fd34413 	.word	0x3fd34413
 80094a8:	7ff00000 	.word	0x7ff00000
 80094ac:	0800e2b3 	.word	0x0800e2b3
 80094b0:	3ff80000 	.word	0x3ff80000
 80094b4:	0800e318 	.word	0x0800e318
 80094b8:	0800e2f0 	.word	0x0800e2f0
 80094bc:	0800e2dd 	.word	0x0800e2dd
 80094c0:	07f1      	lsls	r1, r6, #31
 80094c2:	d508      	bpl.n	80094d6 <_dtoa_r+0x32e>
 80094c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80094c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094cc:	f7f7 f894 	bl	80005f8 <__aeabi_dmul>
 80094d0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80094d4:	3501      	adds	r5, #1
 80094d6:	1076      	asrs	r6, r6, #1
 80094d8:	3708      	adds	r7, #8
 80094da:	2e00      	cmp	r6, #0
 80094dc:	d1f0      	bne.n	80094c0 <_dtoa_r+0x318>
 80094de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80094e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80094e6:	f7f7 f9b1 	bl	800084c <__aeabi_ddiv>
 80094ea:	e9cd 0100 	strd	r0, r1, [sp]
 80094ee:	e01a      	b.n	8009526 <_dtoa_r+0x37e>
 80094f0:	2502      	movs	r5, #2
 80094f2:	e7a1      	b.n	8009438 <_dtoa_r+0x290>
 80094f4:	f000 80a0 	beq.w	8009638 <_dtoa_r+0x490>
 80094f8:	f1ca 0600 	rsb	r6, sl, #0
 80094fc:	4b9f      	ldr	r3, [pc, #636]	; (800977c <_dtoa_r+0x5d4>)
 80094fe:	4fa0      	ldr	r7, [pc, #640]	; (8009780 <_dtoa_r+0x5d8>)
 8009500:	f006 020f 	and.w	r2, r6, #15
 8009504:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800950c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009510:	f7f7 f872 	bl	80005f8 <__aeabi_dmul>
 8009514:	e9cd 0100 	strd	r0, r1, [sp]
 8009518:	1136      	asrs	r6, r6, #4
 800951a:	2300      	movs	r3, #0
 800951c:	2502      	movs	r5, #2
 800951e:	2e00      	cmp	r6, #0
 8009520:	d17f      	bne.n	8009622 <_dtoa_r+0x47a>
 8009522:	2b00      	cmp	r3, #0
 8009524:	d1e1      	bne.n	80094ea <_dtoa_r+0x342>
 8009526:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009528:	2b00      	cmp	r3, #0
 800952a:	f000 8087 	beq.w	800963c <_dtoa_r+0x494>
 800952e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009532:	2200      	movs	r2, #0
 8009534:	4b93      	ldr	r3, [pc, #588]	; (8009784 <_dtoa_r+0x5dc>)
 8009536:	4630      	mov	r0, r6
 8009538:	4639      	mov	r1, r7
 800953a:	f7f7 facf 	bl	8000adc <__aeabi_dcmplt>
 800953e:	2800      	cmp	r0, #0
 8009540:	d07c      	beq.n	800963c <_dtoa_r+0x494>
 8009542:	f1b9 0f00 	cmp.w	r9, #0
 8009546:	d079      	beq.n	800963c <_dtoa_r+0x494>
 8009548:	9b02      	ldr	r3, [sp, #8]
 800954a:	2b00      	cmp	r3, #0
 800954c:	dd35      	ble.n	80095ba <_dtoa_r+0x412>
 800954e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009552:	9308      	str	r3, [sp, #32]
 8009554:	4639      	mov	r1, r7
 8009556:	2200      	movs	r2, #0
 8009558:	4b8b      	ldr	r3, [pc, #556]	; (8009788 <_dtoa_r+0x5e0>)
 800955a:	4630      	mov	r0, r6
 800955c:	f7f7 f84c 	bl	80005f8 <__aeabi_dmul>
 8009560:	e9cd 0100 	strd	r0, r1, [sp]
 8009564:	9f02      	ldr	r7, [sp, #8]
 8009566:	3501      	adds	r5, #1
 8009568:	4628      	mov	r0, r5
 800956a:	f7f6 ffdb 	bl	8000524 <__aeabi_i2d>
 800956e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009572:	f7f7 f841 	bl	80005f8 <__aeabi_dmul>
 8009576:	2200      	movs	r2, #0
 8009578:	4b84      	ldr	r3, [pc, #528]	; (800978c <_dtoa_r+0x5e4>)
 800957a:	f7f6 fe87 	bl	800028c <__adddf3>
 800957e:	4605      	mov	r5, r0
 8009580:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009584:	2f00      	cmp	r7, #0
 8009586:	d15d      	bne.n	8009644 <_dtoa_r+0x49c>
 8009588:	2200      	movs	r2, #0
 800958a:	4b81      	ldr	r3, [pc, #516]	; (8009790 <_dtoa_r+0x5e8>)
 800958c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009590:	f7f6 fe7a 	bl	8000288 <__aeabi_dsub>
 8009594:	462a      	mov	r2, r5
 8009596:	4633      	mov	r3, r6
 8009598:	e9cd 0100 	strd	r0, r1, [sp]
 800959c:	f7f7 fabc 	bl	8000b18 <__aeabi_dcmpgt>
 80095a0:	2800      	cmp	r0, #0
 80095a2:	f040 8288 	bne.w	8009ab6 <_dtoa_r+0x90e>
 80095a6:	462a      	mov	r2, r5
 80095a8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80095ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80095b0:	f7f7 fa94 	bl	8000adc <__aeabi_dcmplt>
 80095b4:	2800      	cmp	r0, #0
 80095b6:	f040 827c 	bne.w	8009ab2 <_dtoa_r+0x90a>
 80095ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80095be:	e9cd 2300 	strd	r2, r3, [sp]
 80095c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	f2c0 8150 	blt.w	800986a <_dtoa_r+0x6c2>
 80095ca:	f1ba 0f0e 	cmp.w	sl, #14
 80095ce:	f300 814c 	bgt.w	800986a <_dtoa_r+0x6c2>
 80095d2:	4b6a      	ldr	r3, [pc, #424]	; (800977c <_dtoa_r+0x5d4>)
 80095d4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80095d8:	ed93 7b00 	vldr	d7, [r3]
 80095dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095de:	2b00      	cmp	r3, #0
 80095e0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80095e4:	f280 80d8 	bge.w	8009798 <_dtoa_r+0x5f0>
 80095e8:	f1b9 0f00 	cmp.w	r9, #0
 80095ec:	f300 80d4 	bgt.w	8009798 <_dtoa_r+0x5f0>
 80095f0:	f040 825e 	bne.w	8009ab0 <_dtoa_r+0x908>
 80095f4:	2200      	movs	r2, #0
 80095f6:	4b66      	ldr	r3, [pc, #408]	; (8009790 <_dtoa_r+0x5e8>)
 80095f8:	ec51 0b17 	vmov	r0, r1, d7
 80095fc:	f7f6 fffc 	bl	80005f8 <__aeabi_dmul>
 8009600:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009604:	f7f7 fa7e 	bl	8000b04 <__aeabi_dcmpge>
 8009608:	464f      	mov	r7, r9
 800960a:	464e      	mov	r6, r9
 800960c:	2800      	cmp	r0, #0
 800960e:	f040 8234 	bne.w	8009a7a <_dtoa_r+0x8d2>
 8009612:	2331      	movs	r3, #49	; 0x31
 8009614:	f10b 0501 	add.w	r5, fp, #1
 8009618:	f88b 3000 	strb.w	r3, [fp]
 800961c:	f10a 0a01 	add.w	sl, sl, #1
 8009620:	e22f      	b.n	8009a82 <_dtoa_r+0x8da>
 8009622:	07f2      	lsls	r2, r6, #31
 8009624:	d505      	bpl.n	8009632 <_dtoa_r+0x48a>
 8009626:	e9d7 2300 	ldrd	r2, r3, [r7]
 800962a:	f7f6 ffe5 	bl	80005f8 <__aeabi_dmul>
 800962e:	3501      	adds	r5, #1
 8009630:	2301      	movs	r3, #1
 8009632:	1076      	asrs	r6, r6, #1
 8009634:	3708      	adds	r7, #8
 8009636:	e772      	b.n	800951e <_dtoa_r+0x376>
 8009638:	2502      	movs	r5, #2
 800963a:	e774      	b.n	8009526 <_dtoa_r+0x37e>
 800963c:	f8cd a020 	str.w	sl, [sp, #32]
 8009640:	464f      	mov	r7, r9
 8009642:	e791      	b.n	8009568 <_dtoa_r+0x3c0>
 8009644:	4b4d      	ldr	r3, [pc, #308]	; (800977c <_dtoa_r+0x5d4>)
 8009646:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800964a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800964e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009650:	2b00      	cmp	r3, #0
 8009652:	d047      	beq.n	80096e4 <_dtoa_r+0x53c>
 8009654:	4602      	mov	r2, r0
 8009656:	460b      	mov	r3, r1
 8009658:	2000      	movs	r0, #0
 800965a:	494e      	ldr	r1, [pc, #312]	; (8009794 <_dtoa_r+0x5ec>)
 800965c:	f7f7 f8f6 	bl	800084c <__aeabi_ddiv>
 8009660:	462a      	mov	r2, r5
 8009662:	4633      	mov	r3, r6
 8009664:	f7f6 fe10 	bl	8000288 <__aeabi_dsub>
 8009668:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800966c:	465d      	mov	r5, fp
 800966e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009672:	f7f7 fa71 	bl	8000b58 <__aeabi_d2iz>
 8009676:	4606      	mov	r6, r0
 8009678:	f7f6 ff54 	bl	8000524 <__aeabi_i2d>
 800967c:	4602      	mov	r2, r0
 800967e:	460b      	mov	r3, r1
 8009680:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009684:	f7f6 fe00 	bl	8000288 <__aeabi_dsub>
 8009688:	3630      	adds	r6, #48	; 0x30
 800968a:	f805 6b01 	strb.w	r6, [r5], #1
 800968e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009692:	e9cd 0100 	strd	r0, r1, [sp]
 8009696:	f7f7 fa21 	bl	8000adc <__aeabi_dcmplt>
 800969a:	2800      	cmp	r0, #0
 800969c:	d163      	bne.n	8009766 <_dtoa_r+0x5be>
 800969e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80096a2:	2000      	movs	r0, #0
 80096a4:	4937      	ldr	r1, [pc, #220]	; (8009784 <_dtoa_r+0x5dc>)
 80096a6:	f7f6 fdef 	bl	8000288 <__aeabi_dsub>
 80096aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80096ae:	f7f7 fa15 	bl	8000adc <__aeabi_dcmplt>
 80096b2:	2800      	cmp	r0, #0
 80096b4:	f040 80b7 	bne.w	8009826 <_dtoa_r+0x67e>
 80096b8:	eba5 030b 	sub.w	r3, r5, fp
 80096bc:	429f      	cmp	r7, r3
 80096be:	f77f af7c 	ble.w	80095ba <_dtoa_r+0x412>
 80096c2:	2200      	movs	r2, #0
 80096c4:	4b30      	ldr	r3, [pc, #192]	; (8009788 <_dtoa_r+0x5e0>)
 80096c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80096ca:	f7f6 ff95 	bl	80005f8 <__aeabi_dmul>
 80096ce:	2200      	movs	r2, #0
 80096d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80096d4:	4b2c      	ldr	r3, [pc, #176]	; (8009788 <_dtoa_r+0x5e0>)
 80096d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80096da:	f7f6 ff8d 	bl	80005f8 <__aeabi_dmul>
 80096de:	e9cd 0100 	strd	r0, r1, [sp]
 80096e2:	e7c4      	b.n	800966e <_dtoa_r+0x4c6>
 80096e4:	462a      	mov	r2, r5
 80096e6:	4633      	mov	r3, r6
 80096e8:	f7f6 ff86 	bl	80005f8 <__aeabi_dmul>
 80096ec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80096f0:	eb0b 0507 	add.w	r5, fp, r7
 80096f4:	465e      	mov	r6, fp
 80096f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80096fa:	f7f7 fa2d 	bl	8000b58 <__aeabi_d2iz>
 80096fe:	4607      	mov	r7, r0
 8009700:	f7f6 ff10 	bl	8000524 <__aeabi_i2d>
 8009704:	3730      	adds	r7, #48	; 0x30
 8009706:	4602      	mov	r2, r0
 8009708:	460b      	mov	r3, r1
 800970a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800970e:	f7f6 fdbb 	bl	8000288 <__aeabi_dsub>
 8009712:	f806 7b01 	strb.w	r7, [r6], #1
 8009716:	42ae      	cmp	r6, r5
 8009718:	e9cd 0100 	strd	r0, r1, [sp]
 800971c:	f04f 0200 	mov.w	r2, #0
 8009720:	d126      	bne.n	8009770 <_dtoa_r+0x5c8>
 8009722:	4b1c      	ldr	r3, [pc, #112]	; (8009794 <_dtoa_r+0x5ec>)
 8009724:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009728:	f7f6 fdb0 	bl	800028c <__adddf3>
 800972c:	4602      	mov	r2, r0
 800972e:	460b      	mov	r3, r1
 8009730:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009734:	f7f7 f9f0 	bl	8000b18 <__aeabi_dcmpgt>
 8009738:	2800      	cmp	r0, #0
 800973a:	d174      	bne.n	8009826 <_dtoa_r+0x67e>
 800973c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009740:	2000      	movs	r0, #0
 8009742:	4914      	ldr	r1, [pc, #80]	; (8009794 <_dtoa_r+0x5ec>)
 8009744:	f7f6 fda0 	bl	8000288 <__aeabi_dsub>
 8009748:	4602      	mov	r2, r0
 800974a:	460b      	mov	r3, r1
 800974c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009750:	f7f7 f9c4 	bl	8000adc <__aeabi_dcmplt>
 8009754:	2800      	cmp	r0, #0
 8009756:	f43f af30 	beq.w	80095ba <_dtoa_r+0x412>
 800975a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800975e:	2b30      	cmp	r3, #48	; 0x30
 8009760:	f105 32ff 	add.w	r2, r5, #4294967295
 8009764:	d002      	beq.n	800976c <_dtoa_r+0x5c4>
 8009766:	f8dd a020 	ldr.w	sl, [sp, #32]
 800976a:	e04a      	b.n	8009802 <_dtoa_r+0x65a>
 800976c:	4615      	mov	r5, r2
 800976e:	e7f4      	b.n	800975a <_dtoa_r+0x5b2>
 8009770:	4b05      	ldr	r3, [pc, #20]	; (8009788 <_dtoa_r+0x5e0>)
 8009772:	f7f6 ff41 	bl	80005f8 <__aeabi_dmul>
 8009776:	e9cd 0100 	strd	r0, r1, [sp]
 800977a:	e7bc      	b.n	80096f6 <_dtoa_r+0x54e>
 800977c:	0800e318 	.word	0x0800e318
 8009780:	0800e2f0 	.word	0x0800e2f0
 8009784:	3ff00000 	.word	0x3ff00000
 8009788:	40240000 	.word	0x40240000
 800978c:	401c0000 	.word	0x401c0000
 8009790:	40140000 	.word	0x40140000
 8009794:	3fe00000 	.word	0x3fe00000
 8009798:	e9dd 6700 	ldrd	r6, r7, [sp]
 800979c:	465d      	mov	r5, fp
 800979e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80097a2:	4630      	mov	r0, r6
 80097a4:	4639      	mov	r1, r7
 80097a6:	f7f7 f851 	bl	800084c <__aeabi_ddiv>
 80097aa:	f7f7 f9d5 	bl	8000b58 <__aeabi_d2iz>
 80097ae:	4680      	mov	r8, r0
 80097b0:	f7f6 feb8 	bl	8000524 <__aeabi_i2d>
 80097b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80097b8:	f7f6 ff1e 	bl	80005f8 <__aeabi_dmul>
 80097bc:	4602      	mov	r2, r0
 80097be:	460b      	mov	r3, r1
 80097c0:	4630      	mov	r0, r6
 80097c2:	4639      	mov	r1, r7
 80097c4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80097c8:	f7f6 fd5e 	bl	8000288 <__aeabi_dsub>
 80097cc:	f805 6b01 	strb.w	r6, [r5], #1
 80097d0:	eba5 060b 	sub.w	r6, r5, fp
 80097d4:	45b1      	cmp	r9, r6
 80097d6:	4602      	mov	r2, r0
 80097d8:	460b      	mov	r3, r1
 80097da:	d139      	bne.n	8009850 <_dtoa_r+0x6a8>
 80097dc:	f7f6 fd56 	bl	800028c <__adddf3>
 80097e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80097e4:	4606      	mov	r6, r0
 80097e6:	460f      	mov	r7, r1
 80097e8:	f7f7 f996 	bl	8000b18 <__aeabi_dcmpgt>
 80097ec:	b9c8      	cbnz	r0, 8009822 <_dtoa_r+0x67a>
 80097ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80097f2:	4630      	mov	r0, r6
 80097f4:	4639      	mov	r1, r7
 80097f6:	f7f7 f967 	bl	8000ac8 <__aeabi_dcmpeq>
 80097fa:	b110      	cbz	r0, 8009802 <_dtoa_r+0x65a>
 80097fc:	f018 0f01 	tst.w	r8, #1
 8009800:	d10f      	bne.n	8009822 <_dtoa_r+0x67a>
 8009802:	9904      	ldr	r1, [sp, #16]
 8009804:	4620      	mov	r0, r4
 8009806:	f001 f95c 	bl	800aac2 <_Bfree>
 800980a:	2300      	movs	r3, #0
 800980c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800980e:	702b      	strb	r3, [r5, #0]
 8009810:	f10a 0301 	add.w	r3, sl, #1
 8009814:	6013      	str	r3, [r2, #0]
 8009816:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009818:	2b00      	cmp	r3, #0
 800981a:	f43f acff 	beq.w	800921c <_dtoa_r+0x74>
 800981e:	601d      	str	r5, [r3, #0]
 8009820:	e4fc      	b.n	800921c <_dtoa_r+0x74>
 8009822:	f8cd a020 	str.w	sl, [sp, #32]
 8009826:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800982a:	2a39      	cmp	r2, #57	; 0x39
 800982c:	f105 33ff 	add.w	r3, r5, #4294967295
 8009830:	d108      	bne.n	8009844 <_dtoa_r+0x69c>
 8009832:	459b      	cmp	fp, r3
 8009834:	d10a      	bne.n	800984c <_dtoa_r+0x6a4>
 8009836:	9b08      	ldr	r3, [sp, #32]
 8009838:	3301      	adds	r3, #1
 800983a:	9308      	str	r3, [sp, #32]
 800983c:	2330      	movs	r3, #48	; 0x30
 800983e:	f88b 3000 	strb.w	r3, [fp]
 8009842:	465b      	mov	r3, fp
 8009844:	781a      	ldrb	r2, [r3, #0]
 8009846:	3201      	adds	r2, #1
 8009848:	701a      	strb	r2, [r3, #0]
 800984a:	e78c      	b.n	8009766 <_dtoa_r+0x5be>
 800984c:	461d      	mov	r5, r3
 800984e:	e7ea      	b.n	8009826 <_dtoa_r+0x67e>
 8009850:	2200      	movs	r2, #0
 8009852:	4b9b      	ldr	r3, [pc, #620]	; (8009ac0 <_dtoa_r+0x918>)
 8009854:	f7f6 fed0 	bl	80005f8 <__aeabi_dmul>
 8009858:	2200      	movs	r2, #0
 800985a:	2300      	movs	r3, #0
 800985c:	4606      	mov	r6, r0
 800985e:	460f      	mov	r7, r1
 8009860:	f7f7 f932 	bl	8000ac8 <__aeabi_dcmpeq>
 8009864:	2800      	cmp	r0, #0
 8009866:	d09a      	beq.n	800979e <_dtoa_r+0x5f6>
 8009868:	e7cb      	b.n	8009802 <_dtoa_r+0x65a>
 800986a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800986c:	2a00      	cmp	r2, #0
 800986e:	f000 808b 	beq.w	8009988 <_dtoa_r+0x7e0>
 8009872:	9a06      	ldr	r2, [sp, #24]
 8009874:	2a01      	cmp	r2, #1
 8009876:	dc6e      	bgt.n	8009956 <_dtoa_r+0x7ae>
 8009878:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800987a:	2a00      	cmp	r2, #0
 800987c:	d067      	beq.n	800994e <_dtoa_r+0x7a6>
 800987e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009882:	9f07      	ldr	r7, [sp, #28]
 8009884:	9d05      	ldr	r5, [sp, #20]
 8009886:	9a05      	ldr	r2, [sp, #20]
 8009888:	2101      	movs	r1, #1
 800988a:	441a      	add	r2, r3
 800988c:	4620      	mov	r0, r4
 800988e:	9205      	str	r2, [sp, #20]
 8009890:	4498      	add	r8, r3
 8009892:	f001 f9e6 	bl	800ac62 <__i2b>
 8009896:	4606      	mov	r6, r0
 8009898:	2d00      	cmp	r5, #0
 800989a:	dd0c      	ble.n	80098b6 <_dtoa_r+0x70e>
 800989c:	f1b8 0f00 	cmp.w	r8, #0
 80098a0:	dd09      	ble.n	80098b6 <_dtoa_r+0x70e>
 80098a2:	4545      	cmp	r5, r8
 80098a4:	9a05      	ldr	r2, [sp, #20]
 80098a6:	462b      	mov	r3, r5
 80098a8:	bfa8      	it	ge
 80098aa:	4643      	movge	r3, r8
 80098ac:	1ad2      	subs	r2, r2, r3
 80098ae:	9205      	str	r2, [sp, #20]
 80098b0:	1aed      	subs	r5, r5, r3
 80098b2:	eba8 0803 	sub.w	r8, r8, r3
 80098b6:	9b07      	ldr	r3, [sp, #28]
 80098b8:	b1eb      	cbz	r3, 80098f6 <_dtoa_r+0x74e>
 80098ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d067      	beq.n	8009990 <_dtoa_r+0x7e8>
 80098c0:	b18f      	cbz	r7, 80098e6 <_dtoa_r+0x73e>
 80098c2:	4631      	mov	r1, r6
 80098c4:	463a      	mov	r2, r7
 80098c6:	4620      	mov	r0, r4
 80098c8:	f001 fa6a 	bl	800ada0 <__pow5mult>
 80098cc:	9a04      	ldr	r2, [sp, #16]
 80098ce:	4601      	mov	r1, r0
 80098d0:	4606      	mov	r6, r0
 80098d2:	4620      	mov	r0, r4
 80098d4:	f001 f9ce 	bl	800ac74 <__multiply>
 80098d8:	9904      	ldr	r1, [sp, #16]
 80098da:	9008      	str	r0, [sp, #32]
 80098dc:	4620      	mov	r0, r4
 80098de:	f001 f8f0 	bl	800aac2 <_Bfree>
 80098e2:	9b08      	ldr	r3, [sp, #32]
 80098e4:	9304      	str	r3, [sp, #16]
 80098e6:	9b07      	ldr	r3, [sp, #28]
 80098e8:	1bda      	subs	r2, r3, r7
 80098ea:	d004      	beq.n	80098f6 <_dtoa_r+0x74e>
 80098ec:	9904      	ldr	r1, [sp, #16]
 80098ee:	4620      	mov	r0, r4
 80098f0:	f001 fa56 	bl	800ada0 <__pow5mult>
 80098f4:	9004      	str	r0, [sp, #16]
 80098f6:	2101      	movs	r1, #1
 80098f8:	4620      	mov	r0, r4
 80098fa:	f001 f9b2 	bl	800ac62 <__i2b>
 80098fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009900:	4607      	mov	r7, r0
 8009902:	2b00      	cmp	r3, #0
 8009904:	f000 81cf 	beq.w	8009ca6 <_dtoa_r+0xafe>
 8009908:	461a      	mov	r2, r3
 800990a:	4601      	mov	r1, r0
 800990c:	4620      	mov	r0, r4
 800990e:	f001 fa47 	bl	800ada0 <__pow5mult>
 8009912:	9b06      	ldr	r3, [sp, #24]
 8009914:	2b01      	cmp	r3, #1
 8009916:	4607      	mov	r7, r0
 8009918:	dc40      	bgt.n	800999c <_dtoa_r+0x7f4>
 800991a:	9b00      	ldr	r3, [sp, #0]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d139      	bne.n	8009994 <_dtoa_r+0x7ec>
 8009920:	9b01      	ldr	r3, [sp, #4]
 8009922:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009926:	2b00      	cmp	r3, #0
 8009928:	d136      	bne.n	8009998 <_dtoa_r+0x7f0>
 800992a:	9b01      	ldr	r3, [sp, #4]
 800992c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009930:	0d1b      	lsrs	r3, r3, #20
 8009932:	051b      	lsls	r3, r3, #20
 8009934:	b12b      	cbz	r3, 8009942 <_dtoa_r+0x79a>
 8009936:	9b05      	ldr	r3, [sp, #20]
 8009938:	3301      	adds	r3, #1
 800993a:	9305      	str	r3, [sp, #20]
 800993c:	f108 0801 	add.w	r8, r8, #1
 8009940:	2301      	movs	r3, #1
 8009942:	9307      	str	r3, [sp, #28]
 8009944:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009946:	2b00      	cmp	r3, #0
 8009948:	d12a      	bne.n	80099a0 <_dtoa_r+0x7f8>
 800994a:	2001      	movs	r0, #1
 800994c:	e030      	b.n	80099b0 <_dtoa_r+0x808>
 800994e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009950:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009954:	e795      	b.n	8009882 <_dtoa_r+0x6da>
 8009956:	9b07      	ldr	r3, [sp, #28]
 8009958:	f109 37ff 	add.w	r7, r9, #4294967295
 800995c:	42bb      	cmp	r3, r7
 800995e:	bfbf      	itttt	lt
 8009960:	9b07      	ldrlt	r3, [sp, #28]
 8009962:	9707      	strlt	r7, [sp, #28]
 8009964:	1afa      	sublt	r2, r7, r3
 8009966:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009968:	bfbb      	ittet	lt
 800996a:	189b      	addlt	r3, r3, r2
 800996c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800996e:	1bdf      	subge	r7, r3, r7
 8009970:	2700      	movlt	r7, #0
 8009972:	f1b9 0f00 	cmp.w	r9, #0
 8009976:	bfb5      	itete	lt
 8009978:	9b05      	ldrlt	r3, [sp, #20]
 800997a:	9d05      	ldrge	r5, [sp, #20]
 800997c:	eba3 0509 	sublt.w	r5, r3, r9
 8009980:	464b      	movge	r3, r9
 8009982:	bfb8      	it	lt
 8009984:	2300      	movlt	r3, #0
 8009986:	e77e      	b.n	8009886 <_dtoa_r+0x6de>
 8009988:	9f07      	ldr	r7, [sp, #28]
 800998a:	9d05      	ldr	r5, [sp, #20]
 800998c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800998e:	e783      	b.n	8009898 <_dtoa_r+0x6f0>
 8009990:	9a07      	ldr	r2, [sp, #28]
 8009992:	e7ab      	b.n	80098ec <_dtoa_r+0x744>
 8009994:	2300      	movs	r3, #0
 8009996:	e7d4      	b.n	8009942 <_dtoa_r+0x79a>
 8009998:	9b00      	ldr	r3, [sp, #0]
 800999a:	e7d2      	b.n	8009942 <_dtoa_r+0x79a>
 800999c:	2300      	movs	r3, #0
 800999e:	9307      	str	r3, [sp, #28]
 80099a0:	693b      	ldr	r3, [r7, #16]
 80099a2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80099a6:	6918      	ldr	r0, [r3, #16]
 80099a8:	f001 f90d 	bl	800abc6 <__hi0bits>
 80099ac:	f1c0 0020 	rsb	r0, r0, #32
 80099b0:	4440      	add	r0, r8
 80099b2:	f010 001f 	ands.w	r0, r0, #31
 80099b6:	d047      	beq.n	8009a48 <_dtoa_r+0x8a0>
 80099b8:	f1c0 0320 	rsb	r3, r0, #32
 80099bc:	2b04      	cmp	r3, #4
 80099be:	dd3b      	ble.n	8009a38 <_dtoa_r+0x890>
 80099c0:	9b05      	ldr	r3, [sp, #20]
 80099c2:	f1c0 001c 	rsb	r0, r0, #28
 80099c6:	4403      	add	r3, r0
 80099c8:	9305      	str	r3, [sp, #20]
 80099ca:	4405      	add	r5, r0
 80099cc:	4480      	add	r8, r0
 80099ce:	9b05      	ldr	r3, [sp, #20]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	dd05      	ble.n	80099e0 <_dtoa_r+0x838>
 80099d4:	461a      	mov	r2, r3
 80099d6:	9904      	ldr	r1, [sp, #16]
 80099d8:	4620      	mov	r0, r4
 80099da:	f001 fa21 	bl	800ae20 <__lshift>
 80099de:	9004      	str	r0, [sp, #16]
 80099e0:	f1b8 0f00 	cmp.w	r8, #0
 80099e4:	dd05      	ble.n	80099f2 <_dtoa_r+0x84a>
 80099e6:	4639      	mov	r1, r7
 80099e8:	4642      	mov	r2, r8
 80099ea:	4620      	mov	r0, r4
 80099ec:	f001 fa18 	bl	800ae20 <__lshift>
 80099f0:	4607      	mov	r7, r0
 80099f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099f4:	b353      	cbz	r3, 8009a4c <_dtoa_r+0x8a4>
 80099f6:	4639      	mov	r1, r7
 80099f8:	9804      	ldr	r0, [sp, #16]
 80099fa:	f001 fa65 	bl	800aec8 <__mcmp>
 80099fe:	2800      	cmp	r0, #0
 8009a00:	da24      	bge.n	8009a4c <_dtoa_r+0x8a4>
 8009a02:	2300      	movs	r3, #0
 8009a04:	220a      	movs	r2, #10
 8009a06:	9904      	ldr	r1, [sp, #16]
 8009a08:	4620      	mov	r0, r4
 8009a0a:	f001 f863 	bl	800aad4 <__multadd>
 8009a0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a10:	9004      	str	r0, [sp, #16]
 8009a12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	f000 814c 	beq.w	8009cb4 <_dtoa_r+0xb0c>
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	4631      	mov	r1, r6
 8009a20:	220a      	movs	r2, #10
 8009a22:	4620      	mov	r0, r4
 8009a24:	f001 f856 	bl	800aad4 <__multadd>
 8009a28:	9b02      	ldr	r3, [sp, #8]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	4606      	mov	r6, r0
 8009a2e:	dc4f      	bgt.n	8009ad0 <_dtoa_r+0x928>
 8009a30:	9b06      	ldr	r3, [sp, #24]
 8009a32:	2b02      	cmp	r3, #2
 8009a34:	dd4c      	ble.n	8009ad0 <_dtoa_r+0x928>
 8009a36:	e011      	b.n	8009a5c <_dtoa_r+0x8b4>
 8009a38:	d0c9      	beq.n	80099ce <_dtoa_r+0x826>
 8009a3a:	9a05      	ldr	r2, [sp, #20]
 8009a3c:	331c      	adds	r3, #28
 8009a3e:	441a      	add	r2, r3
 8009a40:	9205      	str	r2, [sp, #20]
 8009a42:	441d      	add	r5, r3
 8009a44:	4498      	add	r8, r3
 8009a46:	e7c2      	b.n	80099ce <_dtoa_r+0x826>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	e7f6      	b.n	8009a3a <_dtoa_r+0x892>
 8009a4c:	f1b9 0f00 	cmp.w	r9, #0
 8009a50:	dc38      	bgt.n	8009ac4 <_dtoa_r+0x91c>
 8009a52:	9b06      	ldr	r3, [sp, #24]
 8009a54:	2b02      	cmp	r3, #2
 8009a56:	dd35      	ble.n	8009ac4 <_dtoa_r+0x91c>
 8009a58:	f8cd 9008 	str.w	r9, [sp, #8]
 8009a5c:	9b02      	ldr	r3, [sp, #8]
 8009a5e:	b963      	cbnz	r3, 8009a7a <_dtoa_r+0x8d2>
 8009a60:	4639      	mov	r1, r7
 8009a62:	2205      	movs	r2, #5
 8009a64:	4620      	mov	r0, r4
 8009a66:	f001 f835 	bl	800aad4 <__multadd>
 8009a6a:	4601      	mov	r1, r0
 8009a6c:	4607      	mov	r7, r0
 8009a6e:	9804      	ldr	r0, [sp, #16]
 8009a70:	f001 fa2a 	bl	800aec8 <__mcmp>
 8009a74:	2800      	cmp	r0, #0
 8009a76:	f73f adcc 	bgt.w	8009612 <_dtoa_r+0x46a>
 8009a7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a7c:	465d      	mov	r5, fp
 8009a7e:	ea6f 0a03 	mvn.w	sl, r3
 8009a82:	f04f 0900 	mov.w	r9, #0
 8009a86:	4639      	mov	r1, r7
 8009a88:	4620      	mov	r0, r4
 8009a8a:	f001 f81a 	bl	800aac2 <_Bfree>
 8009a8e:	2e00      	cmp	r6, #0
 8009a90:	f43f aeb7 	beq.w	8009802 <_dtoa_r+0x65a>
 8009a94:	f1b9 0f00 	cmp.w	r9, #0
 8009a98:	d005      	beq.n	8009aa6 <_dtoa_r+0x8fe>
 8009a9a:	45b1      	cmp	r9, r6
 8009a9c:	d003      	beq.n	8009aa6 <_dtoa_r+0x8fe>
 8009a9e:	4649      	mov	r1, r9
 8009aa0:	4620      	mov	r0, r4
 8009aa2:	f001 f80e 	bl	800aac2 <_Bfree>
 8009aa6:	4631      	mov	r1, r6
 8009aa8:	4620      	mov	r0, r4
 8009aaa:	f001 f80a 	bl	800aac2 <_Bfree>
 8009aae:	e6a8      	b.n	8009802 <_dtoa_r+0x65a>
 8009ab0:	2700      	movs	r7, #0
 8009ab2:	463e      	mov	r6, r7
 8009ab4:	e7e1      	b.n	8009a7a <_dtoa_r+0x8d2>
 8009ab6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009aba:	463e      	mov	r6, r7
 8009abc:	e5a9      	b.n	8009612 <_dtoa_r+0x46a>
 8009abe:	bf00      	nop
 8009ac0:	40240000 	.word	0x40240000
 8009ac4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ac6:	f8cd 9008 	str.w	r9, [sp, #8]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	f000 80f9 	beq.w	8009cc2 <_dtoa_r+0xb1a>
 8009ad0:	2d00      	cmp	r5, #0
 8009ad2:	dd05      	ble.n	8009ae0 <_dtoa_r+0x938>
 8009ad4:	4631      	mov	r1, r6
 8009ad6:	462a      	mov	r2, r5
 8009ad8:	4620      	mov	r0, r4
 8009ada:	f001 f9a1 	bl	800ae20 <__lshift>
 8009ade:	4606      	mov	r6, r0
 8009ae0:	9b07      	ldr	r3, [sp, #28]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d04c      	beq.n	8009b80 <_dtoa_r+0x9d8>
 8009ae6:	6871      	ldr	r1, [r6, #4]
 8009ae8:	4620      	mov	r0, r4
 8009aea:	f000 ffc5 	bl	800aa78 <_Balloc>
 8009aee:	6932      	ldr	r2, [r6, #16]
 8009af0:	3202      	adds	r2, #2
 8009af2:	4605      	mov	r5, r0
 8009af4:	0092      	lsls	r2, r2, #2
 8009af6:	f106 010c 	add.w	r1, r6, #12
 8009afa:	300c      	adds	r0, #12
 8009afc:	f000 ffa4 	bl	800aa48 <memcpy>
 8009b00:	2201      	movs	r2, #1
 8009b02:	4629      	mov	r1, r5
 8009b04:	4620      	mov	r0, r4
 8009b06:	f001 f98b 	bl	800ae20 <__lshift>
 8009b0a:	9b00      	ldr	r3, [sp, #0]
 8009b0c:	f8cd b014 	str.w	fp, [sp, #20]
 8009b10:	f003 0301 	and.w	r3, r3, #1
 8009b14:	46b1      	mov	r9, r6
 8009b16:	9307      	str	r3, [sp, #28]
 8009b18:	4606      	mov	r6, r0
 8009b1a:	4639      	mov	r1, r7
 8009b1c:	9804      	ldr	r0, [sp, #16]
 8009b1e:	f7ff fab5 	bl	800908c <quorem>
 8009b22:	4649      	mov	r1, r9
 8009b24:	4605      	mov	r5, r0
 8009b26:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009b2a:	9804      	ldr	r0, [sp, #16]
 8009b2c:	f001 f9cc 	bl	800aec8 <__mcmp>
 8009b30:	4632      	mov	r2, r6
 8009b32:	9000      	str	r0, [sp, #0]
 8009b34:	4639      	mov	r1, r7
 8009b36:	4620      	mov	r0, r4
 8009b38:	f001 f9e0 	bl	800aefc <__mdiff>
 8009b3c:	68c3      	ldr	r3, [r0, #12]
 8009b3e:	4602      	mov	r2, r0
 8009b40:	bb03      	cbnz	r3, 8009b84 <_dtoa_r+0x9dc>
 8009b42:	4601      	mov	r1, r0
 8009b44:	9008      	str	r0, [sp, #32]
 8009b46:	9804      	ldr	r0, [sp, #16]
 8009b48:	f001 f9be 	bl	800aec8 <__mcmp>
 8009b4c:	9a08      	ldr	r2, [sp, #32]
 8009b4e:	4603      	mov	r3, r0
 8009b50:	4611      	mov	r1, r2
 8009b52:	4620      	mov	r0, r4
 8009b54:	9308      	str	r3, [sp, #32]
 8009b56:	f000 ffb4 	bl	800aac2 <_Bfree>
 8009b5a:	9b08      	ldr	r3, [sp, #32]
 8009b5c:	b9a3      	cbnz	r3, 8009b88 <_dtoa_r+0x9e0>
 8009b5e:	9a06      	ldr	r2, [sp, #24]
 8009b60:	b992      	cbnz	r2, 8009b88 <_dtoa_r+0x9e0>
 8009b62:	9a07      	ldr	r2, [sp, #28]
 8009b64:	b982      	cbnz	r2, 8009b88 <_dtoa_r+0x9e0>
 8009b66:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009b6a:	d029      	beq.n	8009bc0 <_dtoa_r+0xa18>
 8009b6c:	9b00      	ldr	r3, [sp, #0]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	dd01      	ble.n	8009b76 <_dtoa_r+0x9ce>
 8009b72:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8009b76:	9b05      	ldr	r3, [sp, #20]
 8009b78:	1c5d      	adds	r5, r3, #1
 8009b7a:	f883 8000 	strb.w	r8, [r3]
 8009b7e:	e782      	b.n	8009a86 <_dtoa_r+0x8de>
 8009b80:	4630      	mov	r0, r6
 8009b82:	e7c2      	b.n	8009b0a <_dtoa_r+0x962>
 8009b84:	2301      	movs	r3, #1
 8009b86:	e7e3      	b.n	8009b50 <_dtoa_r+0x9a8>
 8009b88:	9a00      	ldr	r2, [sp, #0]
 8009b8a:	2a00      	cmp	r2, #0
 8009b8c:	db04      	blt.n	8009b98 <_dtoa_r+0x9f0>
 8009b8e:	d125      	bne.n	8009bdc <_dtoa_r+0xa34>
 8009b90:	9a06      	ldr	r2, [sp, #24]
 8009b92:	bb1a      	cbnz	r2, 8009bdc <_dtoa_r+0xa34>
 8009b94:	9a07      	ldr	r2, [sp, #28]
 8009b96:	bb0a      	cbnz	r2, 8009bdc <_dtoa_r+0xa34>
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	ddec      	ble.n	8009b76 <_dtoa_r+0x9ce>
 8009b9c:	2201      	movs	r2, #1
 8009b9e:	9904      	ldr	r1, [sp, #16]
 8009ba0:	4620      	mov	r0, r4
 8009ba2:	f001 f93d 	bl	800ae20 <__lshift>
 8009ba6:	4639      	mov	r1, r7
 8009ba8:	9004      	str	r0, [sp, #16]
 8009baa:	f001 f98d 	bl	800aec8 <__mcmp>
 8009bae:	2800      	cmp	r0, #0
 8009bb0:	dc03      	bgt.n	8009bba <_dtoa_r+0xa12>
 8009bb2:	d1e0      	bne.n	8009b76 <_dtoa_r+0x9ce>
 8009bb4:	f018 0f01 	tst.w	r8, #1
 8009bb8:	d0dd      	beq.n	8009b76 <_dtoa_r+0x9ce>
 8009bba:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009bbe:	d1d8      	bne.n	8009b72 <_dtoa_r+0x9ca>
 8009bc0:	9b05      	ldr	r3, [sp, #20]
 8009bc2:	9a05      	ldr	r2, [sp, #20]
 8009bc4:	1c5d      	adds	r5, r3, #1
 8009bc6:	2339      	movs	r3, #57	; 0x39
 8009bc8:	7013      	strb	r3, [r2, #0]
 8009bca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009bce:	2b39      	cmp	r3, #57	; 0x39
 8009bd0:	f105 32ff 	add.w	r2, r5, #4294967295
 8009bd4:	d04f      	beq.n	8009c76 <_dtoa_r+0xace>
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	7013      	strb	r3, [r2, #0]
 8009bda:	e754      	b.n	8009a86 <_dtoa_r+0x8de>
 8009bdc:	9a05      	ldr	r2, [sp, #20]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	f102 0501 	add.w	r5, r2, #1
 8009be4:	dd06      	ble.n	8009bf4 <_dtoa_r+0xa4c>
 8009be6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009bea:	d0e9      	beq.n	8009bc0 <_dtoa_r+0xa18>
 8009bec:	f108 0801 	add.w	r8, r8, #1
 8009bf0:	9b05      	ldr	r3, [sp, #20]
 8009bf2:	e7c2      	b.n	8009b7a <_dtoa_r+0x9d2>
 8009bf4:	9a02      	ldr	r2, [sp, #8]
 8009bf6:	f805 8c01 	strb.w	r8, [r5, #-1]
 8009bfa:	eba5 030b 	sub.w	r3, r5, fp
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d021      	beq.n	8009c46 <_dtoa_r+0xa9e>
 8009c02:	2300      	movs	r3, #0
 8009c04:	220a      	movs	r2, #10
 8009c06:	9904      	ldr	r1, [sp, #16]
 8009c08:	4620      	mov	r0, r4
 8009c0a:	f000 ff63 	bl	800aad4 <__multadd>
 8009c0e:	45b1      	cmp	r9, r6
 8009c10:	9004      	str	r0, [sp, #16]
 8009c12:	f04f 0300 	mov.w	r3, #0
 8009c16:	f04f 020a 	mov.w	r2, #10
 8009c1a:	4649      	mov	r1, r9
 8009c1c:	4620      	mov	r0, r4
 8009c1e:	d105      	bne.n	8009c2c <_dtoa_r+0xa84>
 8009c20:	f000 ff58 	bl	800aad4 <__multadd>
 8009c24:	4681      	mov	r9, r0
 8009c26:	4606      	mov	r6, r0
 8009c28:	9505      	str	r5, [sp, #20]
 8009c2a:	e776      	b.n	8009b1a <_dtoa_r+0x972>
 8009c2c:	f000 ff52 	bl	800aad4 <__multadd>
 8009c30:	4631      	mov	r1, r6
 8009c32:	4681      	mov	r9, r0
 8009c34:	2300      	movs	r3, #0
 8009c36:	220a      	movs	r2, #10
 8009c38:	4620      	mov	r0, r4
 8009c3a:	f000 ff4b 	bl	800aad4 <__multadd>
 8009c3e:	4606      	mov	r6, r0
 8009c40:	e7f2      	b.n	8009c28 <_dtoa_r+0xa80>
 8009c42:	f04f 0900 	mov.w	r9, #0
 8009c46:	2201      	movs	r2, #1
 8009c48:	9904      	ldr	r1, [sp, #16]
 8009c4a:	4620      	mov	r0, r4
 8009c4c:	f001 f8e8 	bl	800ae20 <__lshift>
 8009c50:	4639      	mov	r1, r7
 8009c52:	9004      	str	r0, [sp, #16]
 8009c54:	f001 f938 	bl	800aec8 <__mcmp>
 8009c58:	2800      	cmp	r0, #0
 8009c5a:	dcb6      	bgt.n	8009bca <_dtoa_r+0xa22>
 8009c5c:	d102      	bne.n	8009c64 <_dtoa_r+0xabc>
 8009c5e:	f018 0f01 	tst.w	r8, #1
 8009c62:	d1b2      	bne.n	8009bca <_dtoa_r+0xa22>
 8009c64:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009c68:	2b30      	cmp	r3, #48	; 0x30
 8009c6a:	f105 32ff 	add.w	r2, r5, #4294967295
 8009c6e:	f47f af0a 	bne.w	8009a86 <_dtoa_r+0x8de>
 8009c72:	4615      	mov	r5, r2
 8009c74:	e7f6      	b.n	8009c64 <_dtoa_r+0xabc>
 8009c76:	4593      	cmp	fp, r2
 8009c78:	d105      	bne.n	8009c86 <_dtoa_r+0xade>
 8009c7a:	2331      	movs	r3, #49	; 0x31
 8009c7c:	f10a 0a01 	add.w	sl, sl, #1
 8009c80:	f88b 3000 	strb.w	r3, [fp]
 8009c84:	e6ff      	b.n	8009a86 <_dtoa_r+0x8de>
 8009c86:	4615      	mov	r5, r2
 8009c88:	e79f      	b.n	8009bca <_dtoa_r+0xa22>
 8009c8a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8009cf0 <_dtoa_r+0xb48>
 8009c8e:	f7ff bac5 	b.w	800921c <_dtoa_r+0x74>
 8009c92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c94:	f8df b05c 	ldr.w	fp, [pc, #92]	; 8009cf4 <_dtoa_r+0xb4c>
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	f43f aabf 	beq.w	800921c <_dtoa_r+0x74>
 8009c9e:	f10b 0308 	add.w	r3, fp, #8
 8009ca2:	f7ff bab9 	b.w	8009218 <_dtoa_r+0x70>
 8009ca6:	9b06      	ldr	r3, [sp, #24]
 8009ca8:	2b01      	cmp	r3, #1
 8009caa:	f77f ae36 	ble.w	800991a <_dtoa_r+0x772>
 8009cae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cb0:	9307      	str	r3, [sp, #28]
 8009cb2:	e64a      	b.n	800994a <_dtoa_r+0x7a2>
 8009cb4:	9b02      	ldr	r3, [sp, #8]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	dc03      	bgt.n	8009cc2 <_dtoa_r+0xb1a>
 8009cba:	9b06      	ldr	r3, [sp, #24]
 8009cbc:	2b02      	cmp	r3, #2
 8009cbe:	f73f aecd 	bgt.w	8009a5c <_dtoa_r+0x8b4>
 8009cc2:	465d      	mov	r5, fp
 8009cc4:	4639      	mov	r1, r7
 8009cc6:	9804      	ldr	r0, [sp, #16]
 8009cc8:	f7ff f9e0 	bl	800908c <quorem>
 8009ccc:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009cd0:	f805 8b01 	strb.w	r8, [r5], #1
 8009cd4:	9a02      	ldr	r2, [sp, #8]
 8009cd6:	eba5 030b 	sub.w	r3, r5, fp
 8009cda:	429a      	cmp	r2, r3
 8009cdc:	ddb1      	ble.n	8009c42 <_dtoa_r+0xa9a>
 8009cde:	2300      	movs	r3, #0
 8009ce0:	220a      	movs	r2, #10
 8009ce2:	9904      	ldr	r1, [sp, #16]
 8009ce4:	4620      	mov	r0, r4
 8009ce6:	f000 fef5 	bl	800aad4 <__multadd>
 8009cea:	9004      	str	r0, [sp, #16]
 8009cec:	e7ea      	b.n	8009cc4 <_dtoa_r+0xb1c>
 8009cee:	bf00      	nop
 8009cf0:	0800e2b2 	.word	0x0800e2b2
 8009cf4:	0800e2d4 	.word	0x0800e2d4

08009cf8 <__libc_fini_array>:
 8009cf8:	b538      	push	{r3, r4, r5, lr}
 8009cfa:	4d07      	ldr	r5, [pc, #28]	; (8009d18 <__libc_fini_array+0x20>)
 8009cfc:	4c07      	ldr	r4, [pc, #28]	; (8009d1c <__libc_fini_array+0x24>)
 8009cfe:	1b64      	subs	r4, r4, r5
 8009d00:	10a4      	asrs	r4, r4, #2
 8009d02:	b91c      	cbnz	r4, 8009d0c <__libc_fini_array+0x14>
 8009d04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d08:	f004 ba5c 	b.w	800e1c4 <_fini>
 8009d0c:	3c01      	subs	r4, #1
 8009d0e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8009d12:	4798      	blx	r3
 8009d14:	e7f5      	b.n	8009d02 <__libc_fini_array+0xa>
 8009d16:	bf00      	nop
 8009d18:	0800e778 	.word	0x0800e778
 8009d1c:	0800e77c 	.word	0x0800e77c

08009d20 <_malloc_trim_r>:
 8009d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d24:	4605      	mov	r5, r0
 8009d26:	2008      	movs	r0, #8
 8009d28:	460c      	mov	r4, r1
 8009d2a:	f001 fb5e 	bl	800b3ea <sysconf>
 8009d2e:	4f23      	ldr	r7, [pc, #140]	; (8009dbc <_malloc_trim_r+0x9c>)
 8009d30:	4680      	mov	r8, r0
 8009d32:	4628      	mov	r0, r5
 8009d34:	f000 fe94 	bl	800aa60 <__malloc_lock>
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	685e      	ldr	r6, [r3, #4]
 8009d3c:	f026 0603 	bic.w	r6, r6, #3
 8009d40:	1b34      	subs	r4, r6, r4
 8009d42:	3c11      	subs	r4, #17
 8009d44:	4444      	add	r4, r8
 8009d46:	fbb4 f4f8 	udiv	r4, r4, r8
 8009d4a:	3c01      	subs	r4, #1
 8009d4c:	fb08 f404 	mul.w	r4, r8, r4
 8009d50:	45a0      	cmp	r8, r4
 8009d52:	dd05      	ble.n	8009d60 <_malloc_trim_r+0x40>
 8009d54:	4628      	mov	r0, r5
 8009d56:	f000 fe89 	bl	800aa6c <__malloc_unlock>
 8009d5a:	2000      	movs	r0, #0
 8009d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d60:	2100      	movs	r1, #0
 8009d62:	4628      	mov	r0, r5
 8009d64:	f001 fa92 	bl	800b28c <_sbrk_r>
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	4433      	add	r3, r6
 8009d6c:	4298      	cmp	r0, r3
 8009d6e:	d1f1      	bne.n	8009d54 <_malloc_trim_r+0x34>
 8009d70:	4261      	negs	r1, r4
 8009d72:	4628      	mov	r0, r5
 8009d74:	f001 fa8a 	bl	800b28c <_sbrk_r>
 8009d78:	3001      	adds	r0, #1
 8009d7a:	d110      	bne.n	8009d9e <_malloc_trim_r+0x7e>
 8009d7c:	2100      	movs	r1, #0
 8009d7e:	4628      	mov	r0, r5
 8009d80:	f001 fa84 	bl	800b28c <_sbrk_r>
 8009d84:	68ba      	ldr	r2, [r7, #8]
 8009d86:	1a83      	subs	r3, r0, r2
 8009d88:	2b0f      	cmp	r3, #15
 8009d8a:	dde3      	ble.n	8009d54 <_malloc_trim_r+0x34>
 8009d8c:	490c      	ldr	r1, [pc, #48]	; (8009dc0 <_malloc_trim_r+0xa0>)
 8009d8e:	6809      	ldr	r1, [r1, #0]
 8009d90:	1a40      	subs	r0, r0, r1
 8009d92:	490c      	ldr	r1, [pc, #48]	; (8009dc4 <_malloc_trim_r+0xa4>)
 8009d94:	f043 0301 	orr.w	r3, r3, #1
 8009d98:	6008      	str	r0, [r1, #0]
 8009d9a:	6053      	str	r3, [r2, #4]
 8009d9c:	e7da      	b.n	8009d54 <_malloc_trim_r+0x34>
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	4a08      	ldr	r2, [pc, #32]	; (8009dc4 <_malloc_trim_r+0xa4>)
 8009da2:	1b36      	subs	r6, r6, r4
 8009da4:	f046 0601 	orr.w	r6, r6, #1
 8009da8:	605e      	str	r6, [r3, #4]
 8009daa:	6813      	ldr	r3, [r2, #0]
 8009dac:	4628      	mov	r0, r5
 8009dae:	1b1c      	subs	r4, r3, r4
 8009db0:	6014      	str	r4, [r2, #0]
 8009db2:	f000 fe5b 	bl	800aa6c <__malloc_unlock>
 8009db6:	2001      	movs	r0, #1
 8009db8:	e7d0      	b.n	8009d5c <_malloc_trim_r+0x3c>
 8009dba:	bf00      	nop
 8009dbc:	200005b0 	.word	0x200005b0
 8009dc0:	200009b8 	.word	0x200009b8
 8009dc4:	200009e0 	.word	0x200009e0

08009dc8 <_free_r>:
 8009dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dcc:	4604      	mov	r4, r0
 8009dce:	4688      	mov	r8, r1
 8009dd0:	2900      	cmp	r1, #0
 8009dd2:	f000 80ab 	beq.w	8009f2c <_free_r+0x164>
 8009dd6:	f000 fe43 	bl	800aa60 <__malloc_lock>
 8009dda:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8009dde:	4d54      	ldr	r5, [pc, #336]	; (8009f30 <_free_r+0x168>)
 8009de0:	f022 0001 	bic.w	r0, r2, #1
 8009de4:	f1a8 0308 	sub.w	r3, r8, #8
 8009de8:	181f      	adds	r7, r3, r0
 8009dea:	68a9      	ldr	r1, [r5, #8]
 8009dec:	687e      	ldr	r6, [r7, #4]
 8009dee:	42b9      	cmp	r1, r7
 8009df0:	f026 0603 	bic.w	r6, r6, #3
 8009df4:	f002 0201 	and.w	r2, r2, #1
 8009df8:	d11b      	bne.n	8009e32 <_free_r+0x6a>
 8009dfa:	4430      	add	r0, r6
 8009dfc:	b93a      	cbnz	r2, 8009e0e <_free_r+0x46>
 8009dfe:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8009e02:	1a9b      	subs	r3, r3, r2
 8009e04:	4410      	add	r0, r2
 8009e06:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8009e0a:	60ca      	str	r2, [r1, #12]
 8009e0c:	6091      	str	r1, [r2, #8]
 8009e0e:	f040 0201 	orr.w	r2, r0, #1
 8009e12:	605a      	str	r2, [r3, #4]
 8009e14:	60ab      	str	r3, [r5, #8]
 8009e16:	4b47      	ldr	r3, [pc, #284]	; (8009f34 <_free_r+0x16c>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4283      	cmp	r3, r0
 8009e1c:	d804      	bhi.n	8009e28 <_free_r+0x60>
 8009e1e:	4b46      	ldr	r3, [pc, #280]	; (8009f38 <_free_r+0x170>)
 8009e20:	4620      	mov	r0, r4
 8009e22:	6819      	ldr	r1, [r3, #0]
 8009e24:	f7ff ff7c 	bl	8009d20 <_malloc_trim_r>
 8009e28:	4620      	mov	r0, r4
 8009e2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e2e:	f000 be1d 	b.w	800aa6c <__malloc_unlock>
 8009e32:	607e      	str	r6, [r7, #4]
 8009e34:	2a00      	cmp	r2, #0
 8009e36:	d139      	bne.n	8009eac <_free_r+0xe4>
 8009e38:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8009e3c:	1a5b      	subs	r3, r3, r1
 8009e3e:	4408      	add	r0, r1
 8009e40:	6899      	ldr	r1, [r3, #8]
 8009e42:	f105 0c08 	add.w	ip, r5, #8
 8009e46:	4561      	cmp	r1, ip
 8009e48:	d032      	beq.n	8009eb0 <_free_r+0xe8>
 8009e4a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8009e4e:	f8c1 c00c 	str.w	ip, [r1, #12]
 8009e52:	f8cc 1008 	str.w	r1, [ip, #8]
 8009e56:	19b9      	adds	r1, r7, r6
 8009e58:	6849      	ldr	r1, [r1, #4]
 8009e5a:	07c9      	lsls	r1, r1, #31
 8009e5c:	d40a      	bmi.n	8009e74 <_free_r+0xac>
 8009e5e:	4430      	add	r0, r6
 8009e60:	68b9      	ldr	r1, [r7, #8]
 8009e62:	bb3a      	cbnz	r2, 8009eb4 <_free_r+0xec>
 8009e64:	4e35      	ldr	r6, [pc, #212]	; (8009f3c <_free_r+0x174>)
 8009e66:	42b1      	cmp	r1, r6
 8009e68:	d124      	bne.n	8009eb4 <_free_r+0xec>
 8009e6a:	e9c5 3304 	strd	r3, r3, [r5, #16]
 8009e6e:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8009e72:	2201      	movs	r2, #1
 8009e74:	f040 0101 	orr.w	r1, r0, #1
 8009e78:	6059      	str	r1, [r3, #4]
 8009e7a:	5018      	str	r0, [r3, r0]
 8009e7c:	2a00      	cmp	r2, #0
 8009e7e:	d1d3      	bne.n	8009e28 <_free_r+0x60>
 8009e80:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8009e84:	d21a      	bcs.n	8009ebc <_free_r+0xf4>
 8009e86:	08c0      	lsrs	r0, r0, #3
 8009e88:	1081      	asrs	r1, r0, #2
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	408a      	lsls	r2, r1
 8009e8e:	6869      	ldr	r1, [r5, #4]
 8009e90:	3001      	adds	r0, #1
 8009e92:	430a      	orrs	r2, r1
 8009e94:	606a      	str	r2, [r5, #4]
 8009e96:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8009e9a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8009e9e:	3a08      	subs	r2, #8
 8009ea0:	e9c3 1202 	strd	r1, r2, [r3, #8]
 8009ea4:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8009ea8:	60cb      	str	r3, [r1, #12]
 8009eaa:	e7bd      	b.n	8009e28 <_free_r+0x60>
 8009eac:	2200      	movs	r2, #0
 8009eae:	e7d2      	b.n	8009e56 <_free_r+0x8e>
 8009eb0:	2201      	movs	r2, #1
 8009eb2:	e7d0      	b.n	8009e56 <_free_r+0x8e>
 8009eb4:	68fe      	ldr	r6, [r7, #12]
 8009eb6:	60ce      	str	r6, [r1, #12]
 8009eb8:	60b1      	str	r1, [r6, #8]
 8009eba:	e7db      	b.n	8009e74 <_free_r+0xac>
 8009ebc:	0a42      	lsrs	r2, r0, #9
 8009ebe:	2a04      	cmp	r2, #4
 8009ec0:	d813      	bhi.n	8009eea <_free_r+0x122>
 8009ec2:	0982      	lsrs	r2, r0, #6
 8009ec4:	3238      	adds	r2, #56	; 0x38
 8009ec6:	1c51      	adds	r1, r2, #1
 8009ec8:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8009ecc:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8009ed0:	428e      	cmp	r6, r1
 8009ed2:	d124      	bne.n	8009f1e <_free_r+0x156>
 8009ed4:	2001      	movs	r0, #1
 8009ed6:	1092      	asrs	r2, r2, #2
 8009ed8:	fa00 f202 	lsl.w	r2, r0, r2
 8009edc:	6868      	ldr	r0, [r5, #4]
 8009ede:	4302      	orrs	r2, r0
 8009ee0:	606a      	str	r2, [r5, #4]
 8009ee2:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8009ee6:	60b3      	str	r3, [r6, #8]
 8009ee8:	e7de      	b.n	8009ea8 <_free_r+0xe0>
 8009eea:	2a14      	cmp	r2, #20
 8009eec:	d801      	bhi.n	8009ef2 <_free_r+0x12a>
 8009eee:	325b      	adds	r2, #91	; 0x5b
 8009ef0:	e7e9      	b.n	8009ec6 <_free_r+0xfe>
 8009ef2:	2a54      	cmp	r2, #84	; 0x54
 8009ef4:	d802      	bhi.n	8009efc <_free_r+0x134>
 8009ef6:	0b02      	lsrs	r2, r0, #12
 8009ef8:	326e      	adds	r2, #110	; 0x6e
 8009efa:	e7e4      	b.n	8009ec6 <_free_r+0xfe>
 8009efc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009f00:	d802      	bhi.n	8009f08 <_free_r+0x140>
 8009f02:	0bc2      	lsrs	r2, r0, #15
 8009f04:	3277      	adds	r2, #119	; 0x77
 8009f06:	e7de      	b.n	8009ec6 <_free_r+0xfe>
 8009f08:	f240 5154 	movw	r1, #1364	; 0x554
 8009f0c:	428a      	cmp	r2, r1
 8009f0e:	bf9a      	itte	ls
 8009f10:	0c82      	lsrls	r2, r0, #18
 8009f12:	327c      	addls	r2, #124	; 0x7c
 8009f14:	227e      	movhi	r2, #126	; 0x7e
 8009f16:	e7d6      	b.n	8009ec6 <_free_r+0xfe>
 8009f18:	6889      	ldr	r1, [r1, #8]
 8009f1a:	428e      	cmp	r6, r1
 8009f1c:	d004      	beq.n	8009f28 <_free_r+0x160>
 8009f1e:	684a      	ldr	r2, [r1, #4]
 8009f20:	f022 0203 	bic.w	r2, r2, #3
 8009f24:	4282      	cmp	r2, r0
 8009f26:	d8f7      	bhi.n	8009f18 <_free_r+0x150>
 8009f28:	68ce      	ldr	r6, [r1, #12]
 8009f2a:	e7da      	b.n	8009ee2 <_free_r+0x11a>
 8009f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f30:	200005b0 	.word	0x200005b0
 8009f34:	200009bc 	.word	0x200009bc
 8009f38:	20000a10 	.word	0x20000a10
 8009f3c:	200005b8 	.word	0x200005b8

08009f40 <rshift>:
 8009f40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f42:	6906      	ldr	r6, [r0, #16]
 8009f44:	114b      	asrs	r3, r1, #5
 8009f46:	429e      	cmp	r6, r3
 8009f48:	f100 0414 	add.w	r4, r0, #20
 8009f4c:	dd30      	ble.n	8009fb0 <rshift+0x70>
 8009f4e:	f011 011f 	ands.w	r1, r1, #31
 8009f52:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8009f56:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8009f5a:	d108      	bne.n	8009f6e <rshift+0x2e>
 8009f5c:	4621      	mov	r1, r4
 8009f5e:	42b2      	cmp	r2, r6
 8009f60:	460b      	mov	r3, r1
 8009f62:	d211      	bcs.n	8009f88 <rshift+0x48>
 8009f64:	f852 3b04 	ldr.w	r3, [r2], #4
 8009f68:	f841 3b04 	str.w	r3, [r1], #4
 8009f6c:	e7f7      	b.n	8009f5e <rshift+0x1e>
 8009f6e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8009f72:	f1c1 0c20 	rsb	ip, r1, #32
 8009f76:	40cd      	lsrs	r5, r1
 8009f78:	3204      	adds	r2, #4
 8009f7a:	4623      	mov	r3, r4
 8009f7c:	42b2      	cmp	r2, r6
 8009f7e:	4617      	mov	r7, r2
 8009f80:	d30c      	bcc.n	8009f9c <rshift+0x5c>
 8009f82:	601d      	str	r5, [r3, #0]
 8009f84:	b105      	cbz	r5, 8009f88 <rshift+0x48>
 8009f86:	3304      	adds	r3, #4
 8009f88:	1b1a      	subs	r2, r3, r4
 8009f8a:	42a3      	cmp	r3, r4
 8009f8c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009f90:	bf08      	it	eq
 8009f92:	2300      	moveq	r3, #0
 8009f94:	6102      	str	r2, [r0, #16]
 8009f96:	bf08      	it	eq
 8009f98:	6143      	streq	r3, [r0, #20]
 8009f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f9c:	683f      	ldr	r7, [r7, #0]
 8009f9e:	fa07 f70c 	lsl.w	r7, r7, ip
 8009fa2:	433d      	orrs	r5, r7
 8009fa4:	f843 5b04 	str.w	r5, [r3], #4
 8009fa8:	f852 5b04 	ldr.w	r5, [r2], #4
 8009fac:	40cd      	lsrs	r5, r1
 8009fae:	e7e5      	b.n	8009f7c <rshift+0x3c>
 8009fb0:	4623      	mov	r3, r4
 8009fb2:	e7e9      	b.n	8009f88 <rshift+0x48>

08009fb4 <__hexdig_fun>:
 8009fb4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009fb8:	2b09      	cmp	r3, #9
 8009fba:	d802      	bhi.n	8009fc2 <__hexdig_fun+0xe>
 8009fbc:	3820      	subs	r0, #32
 8009fbe:	b2c0      	uxtb	r0, r0
 8009fc0:	4770      	bx	lr
 8009fc2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009fc6:	2b05      	cmp	r3, #5
 8009fc8:	d801      	bhi.n	8009fce <__hexdig_fun+0x1a>
 8009fca:	3847      	subs	r0, #71	; 0x47
 8009fcc:	e7f7      	b.n	8009fbe <__hexdig_fun+0xa>
 8009fce:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009fd2:	2b05      	cmp	r3, #5
 8009fd4:	d801      	bhi.n	8009fda <__hexdig_fun+0x26>
 8009fd6:	3827      	subs	r0, #39	; 0x27
 8009fd8:	e7f1      	b.n	8009fbe <__hexdig_fun+0xa>
 8009fda:	2000      	movs	r0, #0
 8009fdc:	4770      	bx	lr

08009fde <__gethex>:
 8009fde:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fe2:	b08b      	sub	sp, #44	; 0x2c
 8009fe4:	468a      	mov	sl, r1
 8009fe6:	9002      	str	r0, [sp, #8]
 8009fe8:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009fea:	9306      	str	r3, [sp, #24]
 8009fec:	4690      	mov	r8, r2
 8009fee:	f000 fad0 	bl	800a592 <__localeconv_l>
 8009ff2:	6803      	ldr	r3, [r0, #0]
 8009ff4:	9303      	str	r3, [sp, #12]
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f7f6 f8ea 	bl	80001d0 <strlen>
 8009ffc:	9b03      	ldr	r3, [sp, #12]
 8009ffe:	9001      	str	r0, [sp, #4]
 800a000:	4403      	add	r3, r0
 800a002:	f04f 0b00 	mov.w	fp, #0
 800a006:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a00a:	9307      	str	r3, [sp, #28]
 800a00c:	f8da 3000 	ldr.w	r3, [sl]
 800a010:	3302      	adds	r3, #2
 800a012:	461f      	mov	r7, r3
 800a014:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a018:	2830      	cmp	r0, #48	; 0x30
 800a01a:	d06c      	beq.n	800a0f6 <__gethex+0x118>
 800a01c:	f7ff ffca 	bl	8009fb4 <__hexdig_fun>
 800a020:	4604      	mov	r4, r0
 800a022:	2800      	cmp	r0, #0
 800a024:	d16a      	bne.n	800a0fc <__gethex+0x11e>
 800a026:	9a01      	ldr	r2, [sp, #4]
 800a028:	9903      	ldr	r1, [sp, #12]
 800a02a:	4638      	mov	r0, r7
 800a02c:	f001 f93e 	bl	800b2ac <strncmp>
 800a030:	2800      	cmp	r0, #0
 800a032:	d166      	bne.n	800a102 <__gethex+0x124>
 800a034:	9b01      	ldr	r3, [sp, #4]
 800a036:	5cf8      	ldrb	r0, [r7, r3]
 800a038:	18fe      	adds	r6, r7, r3
 800a03a:	f7ff ffbb 	bl	8009fb4 <__hexdig_fun>
 800a03e:	2800      	cmp	r0, #0
 800a040:	d062      	beq.n	800a108 <__gethex+0x12a>
 800a042:	4633      	mov	r3, r6
 800a044:	7818      	ldrb	r0, [r3, #0]
 800a046:	2830      	cmp	r0, #48	; 0x30
 800a048:	461f      	mov	r7, r3
 800a04a:	f103 0301 	add.w	r3, r3, #1
 800a04e:	d0f9      	beq.n	800a044 <__gethex+0x66>
 800a050:	f7ff ffb0 	bl	8009fb4 <__hexdig_fun>
 800a054:	fab0 f580 	clz	r5, r0
 800a058:	096d      	lsrs	r5, r5, #5
 800a05a:	4634      	mov	r4, r6
 800a05c:	f04f 0b01 	mov.w	fp, #1
 800a060:	463a      	mov	r2, r7
 800a062:	4616      	mov	r6, r2
 800a064:	3201      	adds	r2, #1
 800a066:	7830      	ldrb	r0, [r6, #0]
 800a068:	f7ff ffa4 	bl	8009fb4 <__hexdig_fun>
 800a06c:	2800      	cmp	r0, #0
 800a06e:	d1f8      	bne.n	800a062 <__gethex+0x84>
 800a070:	9a01      	ldr	r2, [sp, #4]
 800a072:	9903      	ldr	r1, [sp, #12]
 800a074:	4630      	mov	r0, r6
 800a076:	f001 f919 	bl	800b2ac <strncmp>
 800a07a:	b950      	cbnz	r0, 800a092 <__gethex+0xb4>
 800a07c:	b954      	cbnz	r4, 800a094 <__gethex+0xb6>
 800a07e:	9b01      	ldr	r3, [sp, #4]
 800a080:	18f4      	adds	r4, r6, r3
 800a082:	4622      	mov	r2, r4
 800a084:	4616      	mov	r6, r2
 800a086:	3201      	adds	r2, #1
 800a088:	7830      	ldrb	r0, [r6, #0]
 800a08a:	f7ff ff93 	bl	8009fb4 <__hexdig_fun>
 800a08e:	2800      	cmp	r0, #0
 800a090:	d1f8      	bne.n	800a084 <__gethex+0xa6>
 800a092:	b10c      	cbz	r4, 800a098 <__gethex+0xba>
 800a094:	1ba4      	subs	r4, r4, r6
 800a096:	00a4      	lsls	r4, r4, #2
 800a098:	7833      	ldrb	r3, [r6, #0]
 800a09a:	2b50      	cmp	r3, #80	; 0x50
 800a09c:	d001      	beq.n	800a0a2 <__gethex+0xc4>
 800a09e:	2b70      	cmp	r3, #112	; 0x70
 800a0a0:	d140      	bne.n	800a124 <__gethex+0x146>
 800a0a2:	7873      	ldrb	r3, [r6, #1]
 800a0a4:	2b2b      	cmp	r3, #43	; 0x2b
 800a0a6:	d031      	beq.n	800a10c <__gethex+0x12e>
 800a0a8:	2b2d      	cmp	r3, #45	; 0x2d
 800a0aa:	d033      	beq.n	800a114 <__gethex+0x136>
 800a0ac:	1c71      	adds	r1, r6, #1
 800a0ae:	f04f 0900 	mov.w	r9, #0
 800a0b2:	7808      	ldrb	r0, [r1, #0]
 800a0b4:	f7ff ff7e 	bl	8009fb4 <__hexdig_fun>
 800a0b8:	1e43      	subs	r3, r0, #1
 800a0ba:	b2db      	uxtb	r3, r3
 800a0bc:	2b18      	cmp	r3, #24
 800a0be:	d831      	bhi.n	800a124 <__gethex+0x146>
 800a0c0:	f1a0 0210 	sub.w	r2, r0, #16
 800a0c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a0c8:	f7ff ff74 	bl	8009fb4 <__hexdig_fun>
 800a0cc:	1e43      	subs	r3, r0, #1
 800a0ce:	b2db      	uxtb	r3, r3
 800a0d0:	2b18      	cmp	r3, #24
 800a0d2:	d922      	bls.n	800a11a <__gethex+0x13c>
 800a0d4:	f1b9 0f00 	cmp.w	r9, #0
 800a0d8:	d000      	beq.n	800a0dc <__gethex+0xfe>
 800a0da:	4252      	negs	r2, r2
 800a0dc:	4414      	add	r4, r2
 800a0de:	f8ca 1000 	str.w	r1, [sl]
 800a0e2:	b30d      	cbz	r5, 800a128 <__gethex+0x14a>
 800a0e4:	f1bb 0f00 	cmp.w	fp, #0
 800a0e8:	bf0c      	ite	eq
 800a0ea:	2706      	moveq	r7, #6
 800a0ec:	2700      	movne	r7, #0
 800a0ee:	4638      	mov	r0, r7
 800a0f0:	b00b      	add	sp, #44	; 0x2c
 800a0f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0f6:	f10b 0b01 	add.w	fp, fp, #1
 800a0fa:	e78a      	b.n	800a012 <__gethex+0x34>
 800a0fc:	2500      	movs	r5, #0
 800a0fe:	462c      	mov	r4, r5
 800a100:	e7ae      	b.n	800a060 <__gethex+0x82>
 800a102:	463e      	mov	r6, r7
 800a104:	2501      	movs	r5, #1
 800a106:	e7c7      	b.n	800a098 <__gethex+0xba>
 800a108:	4604      	mov	r4, r0
 800a10a:	e7fb      	b.n	800a104 <__gethex+0x126>
 800a10c:	f04f 0900 	mov.w	r9, #0
 800a110:	1cb1      	adds	r1, r6, #2
 800a112:	e7ce      	b.n	800a0b2 <__gethex+0xd4>
 800a114:	f04f 0901 	mov.w	r9, #1
 800a118:	e7fa      	b.n	800a110 <__gethex+0x132>
 800a11a:	230a      	movs	r3, #10
 800a11c:	fb03 0202 	mla	r2, r3, r2, r0
 800a120:	3a10      	subs	r2, #16
 800a122:	e7cf      	b.n	800a0c4 <__gethex+0xe6>
 800a124:	4631      	mov	r1, r6
 800a126:	e7da      	b.n	800a0de <__gethex+0x100>
 800a128:	1bf3      	subs	r3, r6, r7
 800a12a:	3b01      	subs	r3, #1
 800a12c:	4629      	mov	r1, r5
 800a12e:	2b07      	cmp	r3, #7
 800a130:	dc49      	bgt.n	800a1c6 <__gethex+0x1e8>
 800a132:	9802      	ldr	r0, [sp, #8]
 800a134:	f000 fca0 	bl	800aa78 <_Balloc>
 800a138:	9b01      	ldr	r3, [sp, #4]
 800a13a:	f100 0914 	add.w	r9, r0, #20
 800a13e:	f04f 0b00 	mov.w	fp, #0
 800a142:	f1c3 0301 	rsb	r3, r3, #1
 800a146:	4605      	mov	r5, r0
 800a148:	f8cd 9010 	str.w	r9, [sp, #16]
 800a14c:	46da      	mov	sl, fp
 800a14e:	9308      	str	r3, [sp, #32]
 800a150:	42b7      	cmp	r7, r6
 800a152:	d33b      	bcc.n	800a1cc <__gethex+0x1ee>
 800a154:	9804      	ldr	r0, [sp, #16]
 800a156:	f840 ab04 	str.w	sl, [r0], #4
 800a15a:	eba0 0009 	sub.w	r0, r0, r9
 800a15e:	1080      	asrs	r0, r0, #2
 800a160:	6128      	str	r0, [r5, #16]
 800a162:	0147      	lsls	r7, r0, #5
 800a164:	4650      	mov	r0, sl
 800a166:	f000 fd2e 	bl	800abc6 <__hi0bits>
 800a16a:	f8d8 6000 	ldr.w	r6, [r8]
 800a16e:	1a3f      	subs	r7, r7, r0
 800a170:	42b7      	cmp	r7, r6
 800a172:	dd64      	ble.n	800a23e <__gethex+0x260>
 800a174:	1bbf      	subs	r7, r7, r6
 800a176:	4639      	mov	r1, r7
 800a178:	4628      	mov	r0, r5
 800a17a:	f001 f82f 	bl	800b1dc <__any_on>
 800a17e:	4682      	mov	sl, r0
 800a180:	b178      	cbz	r0, 800a1a2 <__gethex+0x1c4>
 800a182:	1e7b      	subs	r3, r7, #1
 800a184:	1159      	asrs	r1, r3, #5
 800a186:	f003 021f 	and.w	r2, r3, #31
 800a18a:	f04f 0a01 	mov.w	sl, #1
 800a18e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a192:	fa0a f202 	lsl.w	r2, sl, r2
 800a196:	420a      	tst	r2, r1
 800a198:	d003      	beq.n	800a1a2 <__gethex+0x1c4>
 800a19a:	4553      	cmp	r3, sl
 800a19c:	dc46      	bgt.n	800a22c <__gethex+0x24e>
 800a19e:	f04f 0a02 	mov.w	sl, #2
 800a1a2:	4639      	mov	r1, r7
 800a1a4:	4628      	mov	r0, r5
 800a1a6:	f7ff fecb 	bl	8009f40 <rshift>
 800a1aa:	443c      	add	r4, r7
 800a1ac:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a1b0:	42a3      	cmp	r3, r4
 800a1b2:	da52      	bge.n	800a25a <__gethex+0x27c>
 800a1b4:	4629      	mov	r1, r5
 800a1b6:	9802      	ldr	r0, [sp, #8]
 800a1b8:	f000 fc83 	bl	800aac2 <_Bfree>
 800a1bc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a1be:	2300      	movs	r3, #0
 800a1c0:	6013      	str	r3, [r2, #0]
 800a1c2:	27a3      	movs	r7, #163	; 0xa3
 800a1c4:	e793      	b.n	800a0ee <__gethex+0x110>
 800a1c6:	3101      	adds	r1, #1
 800a1c8:	105b      	asrs	r3, r3, #1
 800a1ca:	e7b0      	b.n	800a12e <__gethex+0x150>
 800a1cc:	1e73      	subs	r3, r6, #1
 800a1ce:	9305      	str	r3, [sp, #20]
 800a1d0:	9a07      	ldr	r2, [sp, #28]
 800a1d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d018      	beq.n	800a20c <__gethex+0x22e>
 800a1da:	f1bb 0f20 	cmp.w	fp, #32
 800a1de:	d107      	bne.n	800a1f0 <__gethex+0x212>
 800a1e0:	9b04      	ldr	r3, [sp, #16]
 800a1e2:	f8c3 a000 	str.w	sl, [r3]
 800a1e6:	3304      	adds	r3, #4
 800a1e8:	f04f 0a00 	mov.w	sl, #0
 800a1ec:	9304      	str	r3, [sp, #16]
 800a1ee:	46d3      	mov	fp, sl
 800a1f0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a1f4:	f7ff fede 	bl	8009fb4 <__hexdig_fun>
 800a1f8:	f000 000f 	and.w	r0, r0, #15
 800a1fc:	fa00 f00b 	lsl.w	r0, r0, fp
 800a200:	ea4a 0a00 	orr.w	sl, sl, r0
 800a204:	f10b 0b04 	add.w	fp, fp, #4
 800a208:	9b05      	ldr	r3, [sp, #20]
 800a20a:	e00d      	b.n	800a228 <__gethex+0x24a>
 800a20c:	9b05      	ldr	r3, [sp, #20]
 800a20e:	9a08      	ldr	r2, [sp, #32]
 800a210:	4413      	add	r3, r2
 800a212:	42bb      	cmp	r3, r7
 800a214:	d3e1      	bcc.n	800a1da <__gethex+0x1fc>
 800a216:	4618      	mov	r0, r3
 800a218:	9a01      	ldr	r2, [sp, #4]
 800a21a:	9903      	ldr	r1, [sp, #12]
 800a21c:	9309      	str	r3, [sp, #36]	; 0x24
 800a21e:	f001 f845 	bl	800b2ac <strncmp>
 800a222:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a224:	2800      	cmp	r0, #0
 800a226:	d1d8      	bne.n	800a1da <__gethex+0x1fc>
 800a228:	461e      	mov	r6, r3
 800a22a:	e791      	b.n	800a150 <__gethex+0x172>
 800a22c:	1eb9      	subs	r1, r7, #2
 800a22e:	4628      	mov	r0, r5
 800a230:	f000 ffd4 	bl	800b1dc <__any_on>
 800a234:	2800      	cmp	r0, #0
 800a236:	d0b2      	beq.n	800a19e <__gethex+0x1c0>
 800a238:	f04f 0a03 	mov.w	sl, #3
 800a23c:	e7b1      	b.n	800a1a2 <__gethex+0x1c4>
 800a23e:	da09      	bge.n	800a254 <__gethex+0x276>
 800a240:	1bf7      	subs	r7, r6, r7
 800a242:	4629      	mov	r1, r5
 800a244:	463a      	mov	r2, r7
 800a246:	9802      	ldr	r0, [sp, #8]
 800a248:	f000 fdea 	bl	800ae20 <__lshift>
 800a24c:	1be4      	subs	r4, r4, r7
 800a24e:	4605      	mov	r5, r0
 800a250:	f100 0914 	add.w	r9, r0, #20
 800a254:	f04f 0a00 	mov.w	sl, #0
 800a258:	e7a8      	b.n	800a1ac <__gethex+0x1ce>
 800a25a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a25e:	42a0      	cmp	r0, r4
 800a260:	dd6a      	ble.n	800a338 <__gethex+0x35a>
 800a262:	1b04      	subs	r4, r0, r4
 800a264:	42a6      	cmp	r6, r4
 800a266:	dc2e      	bgt.n	800a2c6 <__gethex+0x2e8>
 800a268:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a26c:	2b02      	cmp	r3, #2
 800a26e:	d022      	beq.n	800a2b6 <__gethex+0x2d8>
 800a270:	2b03      	cmp	r3, #3
 800a272:	d024      	beq.n	800a2be <__gethex+0x2e0>
 800a274:	2b01      	cmp	r3, #1
 800a276:	d115      	bne.n	800a2a4 <__gethex+0x2c6>
 800a278:	42a6      	cmp	r6, r4
 800a27a:	d113      	bne.n	800a2a4 <__gethex+0x2c6>
 800a27c:	2e01      	cmp	r6, #1
 800a27e:	dc0b      	bgt.n	800a298 <__gethex+0x2ba>
 800a280:	9a06      	ldr	r2, [sp, #24]
 800a282:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a286:	6013      	str	r3, [r2, #0]
 800a288:	2301      	movs	r3, #1
 800a28a:	612b      	str	r3, [r5, #16]
 800a28c:	f8c9 3000 	str.w	r3, [r9]
 800a290:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a292:	2762      	movs	r7, #98	; 0x62
 800a294:	601d      	str	r5, [r3, #0]
 800a296:	e72a      	b.n	800a0ee <__gethex+0x110>
 800a298:	1e71      	subs	r1, r6, #1
 800a29a:	4628      	mov	r0, r5
 800a29c:	f000 ff9e 	bl	800b1dc <__any_on>
 800a2a0:	2800      	cmp	r0, #0
 800a2a2:	d1ed      	bne.n	800a280 <__gethex+0x2a2>
 800a2a4:	4629      	mov	r1, r5
 800a2a6:	9802      	ldr	r0, [sp, #8]
 800a2a8:	f000 fc0b 	bl	800aac2 <_Bfree>
 800a2ac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	6013      	str	r3, [r2, #0]
 800a2b2:	2750      	movs	r7, #80	; 0x50
 800a2b4:	e71b      	b.n	800a0ee <__gethex+0x110>
 800a2b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d0e1      	beq.n	800a280 <__gethex+0x2a2>
 800a2bc:	e7f2      	b.n	800a2a4 <__gethex+0x2c6>
 800a2be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d1dd      	bne.n	800a280 <__gethex+0x2a2>
 800a2c4:	e7ee      	b.n	800a2a4 <__gethex+0x2c6>
 800a2c6:	1e67      	subs	r7, r4, #1
 800a2c8:	f1ba 0f00 	cmp.w	sl, #0
 800a2cc:	d131      	bne.n	800a332 <__gethex+0x354>
 800a2ce:	b127      	cbz	r7, 800a2da <__gethex+0x2fc>
 800a2d0:	4639      	mov	r1, r7
 800a2d2:	4628      	mov	r0, r5
 800a2d4:	f000 ff82 	bl	800b1dc <__any_on>
 800a2d8:	4682      	mov	sl, r0
 800a2da:	117a      	asrs	r2, r7, #5
 800a2dc:	2301      	movs	r3, #1
 800a2de:	f007 071f 	and.w	r7, r7, #31
 800a2e2:	fa03 f707 	lsl.w	r7, r3, r7
 800a2e6:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800a2ea:	4621      	mov	r1, r4
 800a2ec:	421f      	tst	r7, r3
 800a2ee:	4628      	mov	r0, r5
 800a2f0:	bf18      	it	ne
 800a2f2:	f04a 0a02 	orrne.w	sl, sl, #2
 800a2f6:	1b36      	subs	r6, r6, r4
 800a2f8:	f7ff fe22 	bl	8009f40 <rshift>
 800a2fc:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800a300:	2702      	movs	r7, #2
 800a302:	f1ba 0f00 	cmp.w	sl, #0
 800a306:	d048      	beq.n	800a39a <__gethex+0x3bc>
 800a308:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a30c:	2b02      	cmp	r3, #2
 800a30e:	d015      	beq.n	800a33c <__gethex+0x35e>
 800a310:	2b03      	cmp	r3, #3
 800a312:	d017      	beq.n	800a344 <__gethex+0x366>
 800a314:	2b01      	cmp	r3, #1
 800a316:	d109      	bne.n	800a32c <__gethex+0x34e>
 800a318:	f01a 0f02 	tst.w	sl, #2
 800a31c:	d006      	beq.n	800a32c <__gethex+0x34e>
 800a31e:	f8d9 3000 	ldr.w	r3, [r9]
 800a322:	ea4a 0a03 	orr.w	sl, sl, r3
 800a326:	f01a 0f01 	tst.w	sl, #1
 800a32a:	d10e      	bne.n	800a34a <__gethex+0x36c>
 800a32c:	f047 0710 	orr.w	r7, r7, #16
 800a330:	e033      	b.n	800a39a <__gethex+0x3bc>
 800a332:	f04f 0a01 	mov.w	sl, #1
 800a336:	e7d0      	b.n	800a2da <__gethex+0x2fc>
 800a338:	2701      	movs	r7, #1
 800a33a:	e7e2      	b.n	800a302 <__gethex+0x324>
 800a33c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a33e:	f1c3 0301 	rsb	r3, r3, #1
 800a342:	9315      	str	r3, [sp, #84]	; 0x54
 800a344:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a346:	2b00      	cmp	r3, #0
 800a348:	d0f0      	beq.n	800a32c <__gethex+0x34e>
 800a34a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800a34e:	f105 0314 	add.w	r3, r5, #20
 800a352:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800a356:	eb03 010a 	add.w	r1, r3, sl
 800a35a:	f04f 0c00 	mov.w	ip, #0
 800a35e:	4618      	mov	r0, r3
 800a360:	f853 2b04 	ldr.w	r2, [r3], #4
 800a364:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a368:	d01c      	beq.n	800a3a4 <__gethex+0x3c6>
 800a36a:	3201      	adds	r2, #1
 800a36c:	6002      	str	r2, [r0, #0]
 800a36e:	2f02      	cmp	r7, #2
 800a370:	f105 0314 	add.w	r3, r5, #20
 800a374:	d138      	bne.n	800a3e8 <__gethex+0x40a>
 800a376:	f8d8 2000 	ldr.w	r2, [r8]
 800a37a:	3a01      	subs	r2, #1
 800a37c:	42b2      	cmp	r2, r6
 800a37e:	d10a      	bne.n	800a396 <__gethex+0x3b8>
 800a380:	1171      	asrs	r1, r6, #5
 800a382:	2201      	movs	r2, #1
 800a384:	f006 061f 	and.w	r6, r6, #31
 800a388:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a38c:	fa02 f606 	lsl.w	r6, r2, r6
 800a390:	421e      	tst	r6, r3
 800a392:	bf18      	it	ne
 800a394:	4617      	movne	r7, r2
 800a396:	f047 0720 	orr.w	r7, r7, #32
 800a39a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a39c:	601d      	str	r5, [r3, #0]
 800a39e:	9b06      	ldr	r3, [sp, #24]
 800a3a0:	601c      	str	r4, [r3, #0]
 800a3a2:	e6a4      	b.n	800a0ee <__gethex+0x110>
 800a3a4:	4299      	cmp	r1, r3
 800a3a6:	f843 cc04 	str.w	ip, [r3, #-4]
 800a3aa:	d8d8      	bhi.n	800a35e <__gethex+0x380>
 800a3ac:	68ab      	ldr	r3, [r5, #8]
 800a3ae:	4599      	cmp	r9, r3
 800a3b0:	db12      	blt.n	800a3d8 <__gethex+0x3fa>
 800a3b2:	6869      	ldr	r1, [r5, #4]
 800a3b4:	9802      	ldr	r0, [sp, #8]
 800a3b6:	3101      	adds	r1, #1
 800a3b8:	f000 fb5e 	bl	800aa78 <_Balloc>
 800a3bc:	692a      	ldr	r2, [r5, #16]
 800a3be:	3202      	adds	r2, #2
 800a3c0:	f105 010c 	add.w	r1, r5, #12
 800a3c4:	4683      	mov	fp, r0
 800a3c6:	0092      	lsls	r2, r2, #2
 800a3c8:	300c      	adds	r0, #12
 800a3ca:	f000 fb3d 	bl	800aa48 <memcpy>
 800a3ce:	4629      	mov	r1, r5
 800a3d0:	9802      	ldr	r0, [sp, #8]
 800a3d2:	f000 fb76 	bl	800aac2 <_Bfree>
 800a3d6:	465d      	mov	r5, fp
 800a3d8:	692b      	ldr	r3, [r5, #16]
 800a3da:	1c5a      	adds	r2, r3, #1
 800a3dc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a3e0:	612a      	str	r2, [r5, #16]
 800a3e2:	2201      	movs	r2, #1
 800a3e4:	615a      	str	r2, [r3, #20]
 800a3e6:	e7c2      	b.n	800a36e <__gethex+0x390>
 800a3e8:	692a      	ldr	r2, [r5, #16]
 800a3ea:	454a      	cmp	r2, r9
 800a3ec:	dd0b      	ble.n	800a406 <__gethex+0x428>
 800a3ee:	2101      	movs	r1, #1
 800a3f0:	4628      	mov	r0, r5
 800a3f2:	f7ff fda5 	bl	8009f40 <rshift>
 800a3f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a3fa:	3401      	adds	r4, #1
 800a3fc:	42a3      	cmp	r3, r4
 800a3fe:	f6ff aed9 	blt.w	800a1b4 <__gethex+0x1d6>
 800a402:	2701      	movs	r7, #1
 800a404:	e7c7      	b.n	800a396 <__gethex+0x3b8>
 800a406:	f016 061f 	ands.w	r6, r6, #31
 800a40a:	d0fa      	beq.n	800a402 <__gethex+0x424>
 800a40c:	449a      	add	sl, r3
 800a40e:	f1c6 0620 	rsb	r6, r6, #32
 800a412:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800a416:	f000 fbd6 	bl	800abc6 <__hi0bits>
 800a41a:	42b0      	cmp	r0, r6
 800a41c:	dbe7      	blt.n	800a3ee <__gethex+0x410>
 800a41e:	e7f0      	b.n	800a402 <__gethex+0x424>

0800a420 <L_shift>:
 800a420:	f1c2 0208 	rsb	r2, r2, #8
 800a424:	0092      	lsls	r2, r2, #2
 800a426:	b570      	push	{r4, r5, r6, lr}
 800a428:	f1c2 0620 	rsb	r6, r2, #32
 800a42c:	6843      	ldr	r3, [r0, #4]
 800a42e:	6804      	ldr	r4, [r0, #0]
 800a430:	fa03 f506 	lsl.w	r5, r3, r6
 800a434:	432c      	orrs	r4, r5
 800a436:	40d3      	lsrs	r3, r2
 800a438:	6004      	str	r4, [r0, #0]
 800a43a:	f840 3f04 	str.w	r3, [r0, #4]!
 800a43e:	4288      	cmp	r0, r1
 800a440:	d3f4      	bcc.n	800a42c <L_shift+0xc>
 800a442:	bd70      	pop	{r4, r5, r6, pc}

0800a444 <__match>:
 800a444:	b530      	push	{r4, r5, lr}
 800a446:	6803      	ldr	r3, [r0, #0]
 800a448:	3301      	adds	r3, #1
 800a44a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a44e:	b914      	cbnz	r4, 800a456 <__match+0x12>
 800a450:	6003      	str	r3, [r0, #0]
 800a452:	2001      	movs	r0, #1
 800a454:	bd30      	pop	{r4, r5, pc}
 800a456:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a45a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a45e:	2d19      	cmp	r5, #25
 800a460:	bf98      	it	ls
 800a462:	3220      	addls	r2, #32
 800a464:	42a2      	cmp	r2, r4
 800a466:	d0f0      	beq.n	800a44a <__match+0x6>
 800a468:	2000      	movs	r0, #0
 800a46a:	e7f3      	b.n	800a454 <__match+0x10>

0800a46c <__hexnan>:
 800a46c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a470:	680b      	ldr	r3, [r1, #0]
 800a472:	6801      	ldr	r1, [r0, #0]
 800a474:	115f      	asrs	r7, r3, #5
 800a476:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800a47a:	f013 031f 	ands.w	r3, r3, #31
 800a47e:	b087      	sub	sp, #28
 800a480:	bf18      	it	ne
 800a482:	3704      	addne	r7, #4
 800a484:	2500      	movs	r5, #0
 800a486:	1f3e      	subs	r6, r7, #4
 800a488:	4682      	mov	sl, r0
 800a48a:	4690      	mov	r8, r2
 800a48c:	9301      	str	r3, [sp, #4]
 800a48e:	f847 5c04 	str.w	r5, [r7, #-4]
 800a492:	46b1      	mov	r9, r6
 800a494:	4634      	mov	r4, r6
 800a496:	9502      	str	r5, [sp, #8]
 800a498:	46ab      	mov	fp, r5
 800a49a:	784a      	ldrb	r2, [r1, #1]
 800a49c:	1c4b      	adds	r3, r1, #1
 800a49e:	9303      	str	r3, [sp, #12]
 800a4a0:	b342      	cbz	r2, 800a4f4 <__hexnan+0x88>
 800a4a2:	4610      	mov	r0, r2
 800a4a4:	9105      	str	r1, [sp, #20]
 800a4a6:	9204      	str	r2, [sp, #16]
 800a4a8:	f7ff fd84 	bl	8009fb4 <__hexdig_fun>
 800a4ac:	2800      	cmp	r0, #0
 800a4ae:	d143      	bne.n	800a538 <__hexnan+0xcc>
 800a4b0:	9a04      	ldr	r2, [sp, #16]
 800a4b2:	9905      	ldr	r1, [sp, #20]
 800a4b4:	2a20      	cmp	r2, #32
 800a4b6:	d818      	bhi.n	800a4ea <__hexnan+0x7e>
 800a4b8:	9b02      	ldr	r3, [sp, #8]
 800a4ba:	459b      	cmp	fp, r3
 800a4bc:	dd13      	ble.n	800a4e6 <__hexnan+0x7a>
 800a4be:	454c      	cmp	r4, r9
 800a4c0:	d206      	bcs.n	800a4d0 <__hexnan+0x64>
 800a4c2:	2d07      	cmp	r5, #7
 800a4c4:	dc04      	bgt.n	800a4d0 <__hexnan+0x64>
 800a4c6:	462a      	mov	r2, r5
 800a4c8:	4649      	mov	r1, r9
 800a4ca:	4620      	mov	r0, r4
 800a4cc:	f7ff ffa8 	bl	800a420 <L_shift>
 800a4d0:	4544      	cmp	r4, r8
 800a4d2:	d944      	bls.n	800a55e <__hexnan+0xf2>
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	f1a4 0904 	sub.w	r9, r4, #4
 800a4da:	f844 3c04 	str.w	r3, [r4, #-4]
 800a4de:	f8cd b008 	str.w	fp, [sp, #8]
 800a4e2:	464c      	mov	r4, r9
 800a4e4:	461d      	mov	r5, r3
 800a4e6:	9903      	ldr	r1, [sp, #12]
 800a4e8:	e7d7      	b.n	800a49a <__hexnan+0x2e>
 800a4ea:	2a29      	cmp	r2, #41	; 0x29
 800a4ec:	d14a      	bne.n	800a584 <__hexnan+0x118>
 800a4ee:	3102      	adds	r1, #2
 800a4f0:	f8ca 1000 	str.w	r1, [sl]
 800a4f4:	f1bb 0f00 	cmp.w	fp, #0
 800a4f8:	d044      	beq.n	800a584 <__hexnan+0x118>
 800a4fa:	454c      	cmp	r4, r9
 800a4fc:	d206      	bcs.n	800a50c <__hexnan+0xa0>
 800a4fe:	2d07      	cmp	r5, #7
 800a500:	dc04      	bgt.n	800a50c <__hexnan+0xa0>
 800a502:	462a      	mov	r2, r5
 800a504:	4649      	mov	r1, r9
 800a506:	4620      	mov	r0, r4
 800a508:	f7ff ff8a 	bl	800a420 <L_shift>
 800a50c:	4544      	cmp	r4, r8
 800a50e:	d928      	bls.n	800a562 <__hexnan+0xf6>
 800a510:	4643      	mov	r3, r8
 800a512:	f854 2b04 	ldr.w	r2, [r4], #4
 800a516:	f843 2b04 	str.w	r2, [r3], #4
 800a51a:	42a6      	cmp	r6, r4
 800a51c:	d2f9      	bcs.n	800a512 <__hexnan+0xa6>
 800a51e:	2200      	movs	r2, #0
 800a520:	f843 2b04 	str.w	r2, [r3], #4
 800a524:	429e      	cmp	r6, r3
 800a526:	d2fb      	bcs.n	800a520 <__hexnan+0xb4>
 800a528:	6833      	ldr	r3, [r6, #0]
 800a52a:	b91b      	cbnz	r3, 800a534 <__hexnan+0xc8>
 800a52c:	4546      	cmp	r6, r8
 800a52e:	d127      	bne.n	800a580 <__hexnan+0x114>
 800a530:	2301      	movs	r3, #1
 800a532:	6033      	str	r3, [r6, #0]
 800a534:	2005      	movs	r0, #5
 800a536:	e026      	b.n	800a586 <__hexnan+0x11a>
 800a538:	3501      	adds	r5, #1
 800a53a:	2d08      	cmp	r5, #8
 800a53c:	f10b 0b01 	add.w	fp, fp, #1
 800a540:	dd06      	ble.n	800a550 <__hexnan+0xe4>
 800a542:	4544      	cmp	r4, r8
 800a544:	d9cf      	bls.n	800a4e6 <__hexnan+0x7a>
 800a546:	2300      	movs	r3, #0
 800a548:	f844 3c04 	str.w	r3, [r4, #-4]
 800a54c:	2501      	movs	r5, #1
 800a54e:	3c04      	subs	r4, #4
 800a550:	6822      	ldr	r2, [r4, #0]
 800a552:	f000 000f 	and.w	r0, r0, #15
 800a556:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a55a:	6020      	str	r0, [r4, #0]
 800a55c:	e7c3      	b.n	800a4e6 <__hexnan+0x7a>
 800a55e:	2508      	movs	r5, #8
 800a560:	e7c1      	b.n	800a4e6 <__hexnan+0x7a>
 800a562:	9b01      	ldr	r3, [sp, #4]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d0df      	beq.n	800a528 <__hexnan+0xbc>
 800a568:	f04f 32ff 	mov.w	r2, #4294967295
 800a56c:	f1c3 0320 	rsb	r3, r3, #32
 800a570:	fa22 f303 	lsr.w	r3, r2, r3
 800a574:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800a578:	401a      	ands	r2, r3
 800a57a:	f847 2c04 	str.w	r2, [r7, #-4]
 800a57e:	e7d3      	b.n	800a528 <__hexnan+0xbc>
 800a580:	3e04      	subs	r6, #4
 800a582:	e7d1      	b.n	800a528 <__hexnan+0xbc>
 800a584:	2004      	movs	r0, #4
 800a586:	b007      	add	sp, #28
 800a588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a58c <__locale_ctype_ptr_l>:
 800a58c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a590:	4770      	bx	lr

0800a592 <__localeconv_l>:
 800a592:	30f0      	adds	r0, #240	; 0xf0
 800a594:	4770      	bx	lr
	...

0800a598 <_localeconv_r>:
 800a598:	4b04      	ldr	r3, [pc, #16]	; (800a5ac <_localeconv_r+0x14>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800a59e:	4b04      	ldr	r3, [pc, #16]	; (800a5b0 <_localeconv_r+0x18>)
 800a5a0:	2800      	cmp	r0, #0
 800a5a2:	bf08      	it	eq
 800a5a4:	4618      	moveq	r0, r3
 800a5a6:	30f0      	adds	r0, #240	; 0xf0
 800a5a8:	4770      	bx	lr
 800a5aa:	bf00      	nop
 800a5ac:	20000010 	.word	0x20000010
 800a5b0:	20000444 	.word	0x20000444

0800a5b4 <__retarget_lock_acquire_recursive>:
 800a5b4:	4770      	bx	lr

0800a5b6 <__retarget_lock_release_recursive>:
 800a5b6:	4770      	bx	lr

0800a5b8 <_malloc_r>:
 800a5b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5bc:	f101 050b 	add.w	r5, r1, #11
 800a5c0:	2d16      	cmp	r5, #22
 800a5c2:	4606      	mov	r6, r0
 800a5c4:	d906      	bls.n	800a5d4 <_malloc_r+0x1c>
 800a5c6:	f035 0507 	bics.w	r5, r5, #7
 800a5ca:	d504      	bpl.n	800a5d6 <_malloc_r+0x1e>
 800a5cc:	230c      	movs	r3, #12
 800a5ce:	6033      	str	r3, [r6, #0]
 800a5d0:	2400      	movs	r4, #0
 800a5d2:	e1a8      	b.n	800a926 <_malloc_r+0x36e>
 800a5d4:	2510      	movs	r5, #16
 800a5d6:	428d      	cmp	r5, r1
 800a5d8:	d3f8      	bcc.n	800a5cc <_malloc_r+0x14>
 800a5da:	4630      	mov	r0, r6
 800a5dc:	f000 fa40 	bl	800aa60 <__malloc_lock>
 800a5e0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 800a5e4:	4fc0      	ldr	r7, [pc, #768]	; (800a8e8 <_malloc_r+0x330>)
 800a5e6:	d238      	bcs.n	800a65a <_malloc_r+0xa2>
 800a5e8:	f105 0208 	add.w	r2, r5, #8
 800a5ec:	443a      	add	r2, r7
 800a5ee:	f1a2 0108 	sub.w	r1, r2, #8
 800a5f2:	6854      	ldr	r4, [r2, #4]
 800a5f4:	428c      	cmp	r4, r1
 800a5f6:	ea4f 03d5 	mov.w	r3, r5, lsr #3
 800a5fa:	d102      	bne.n	800a602 <_malloc_r+0x4a>
 800a5fc:	68d4      	ldr	r4, [r2, #12]
 800a5fe:	42a2      	cmp	r2, r4
 800a600:	d010      	beq.n	800a624 <_malloc_r+0x6c>
 800a602:	6863      	ldr	r3, [r4, #4]
 800a604:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800a608:	f023 0303 	bic.w	r3, r3, #3
 800a60c:	60ca      	str	r2, [r1, #12]
 800a60e:	4423      	add	r3, r4
 800a610:	6091      	str	r1, [r2, #8]
 800a612:	685a      	ldr	r2, [r3, #4]
 800a614:	f042 0201 	orr.w	r2, r2, #1
 800a618:	605a      	str	r2, [r3, #4]
 800a61a:	4630      	mov	r0, r6
 800a61c:	f000 fa26 	bl	800aa6c <__malloc_unlock>
 800a620:	3408      	adds	r4, #8
 800a622:	e180      	b.n	800a926 <_malloc_r+0x36e>
 800a624:	3302      	adds	r3, #2
 800a626:	4ab1      	ldr	r2, [pc, #708]	; (800a8ec <_malloc_r+0x334>)
 800a628:	693c      	ldr	r4, [r7, #16]
 800a62a:	4294      	cmp	r4, r2
 800a62c:	4611      	mov	r1, r2
 800a62e:	d075      	beq.n	800a71c <_malloc_r+0x164>
 800a630:	6860      	ldr	r0, [r4, #4]
 800a632:	f020 0c03 	bic.w	ip, r0, #3
 800a636:	ebac 0005 	sub.w	r0, ip, r5
 800a63a:	280f      	cmp	r0, #15
 800a63c:	dd48      	ble.n	800a6d0 <_malloc_r+0x118>
 800a63e:	1963      	adds	r3, r4, r5
 800a640:	f045 0501 	orr.w	r5, r5, #1
 800a644:	6065      	str	r5, [r4, #4]
 800a646:	e9c7 3304 	strd	r3, r3, [r7, #16]
 800a64a:	e9c3 2202 	strd	r2, r2, [r3, #8]
 800a64e:	f040 0201 	orr.w	r2, r0, #1
 800a652:	605a      	str	r2, [r3, #4]
 800a654:	f844 000c 	str.w	r0, [r4, ip]
 800a658:	e7df      	b.n	800a61a <_malloc_r+0x62>
 800a65a:	0a6b      	lsrs	r3, r5, #9
 800a65c:	d02a      	beq.n	800a6b4 <_malloc_r+0xfc>
 800a65e:	2b04      	cmp	r3, #4
 800a660:	d812      	bhi.n	800a688 <_malloc_r+0xd0>
 800a662:	09ab      	lsrs	r3, r5, #6
 800a664:	3338      	adds	r3, #56	; 0x38
 800a666:	1c5a      	adds	r2, r3, #1
 800a668:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 800a66c:	f1a2 0c08 	sub.w	ip, r2, #8
 800a670:	6854      	ldr	r4, [r2, #4]
 800a672:	4564      	cmp	r4, ip
 800a674:	d006      	beq.n	800a684 <_malloc_r+0xcc>
 800a676:	6862      	ldr	r2, [r4, #4]
 800a678:	f022 0203 	bic.w	r2, r2, #3
 800a67c:	1b50      	subs	r0, r2, r5
 800a67e:	280f      	cmp	r0, #15
 800a680:	dd1c      	ble.n	800a6bc <_malloc_r+0x104>
 800a682:	3b01      	subs	r3, #1
 800a684:	3301      	adds	r3, #1
 800a686:	e7ce      	b.n	800a626 <_malloc_r+0x6e>
 800a688:	2b14      	cmp	r3, #20
 800a68a:	d801      	bhi.n	800a690 <_malloc_r+0xd8>
 800a68c:	335b      	adds	r3, #91	; 0x5b
 800a68e:	e7ea      	b.n	800a666 <_malloc_r+0xae>
 800a690:	2b54      	cmp	r3, #84	; 0x54
 800a692:	d802      	bhi.n	800a69a <_malloc_r+0xe2>
 800a694:	0b2b      	lsrs	r3, r5, #12
 800a696:	336e      	adds	r3, #110	; 0x6e
 800a698:	e7e5      	b.n	800a666 <_malloc_r+0xae>
 800a69a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800a69e:	d802      	bhi.n	800a6a6 <_malloc_r+0xee>
 800a6a0:	0beb      	lsrs	r3, r5, #15
 800a6a2:	3377      	adds	r3, #119	; 0x77
 800a6a4:	e7df      	b.n	800a666 <_malloc_r+0xae>
 800a6a6:	f240 5254 	movw	r2, #1364	; 0x554
 800a6aa:	4293      	cmp	r3, r2
 800a6ac:	d804      	bhi.n	800a6b8 <_malloc_r+0x100>
 800a6ae:	0cab      	lsrs	r3, r5, #18
 800a6b0:	337c      	adds	r3, #124	; 0x7c
 800a6b2:	e7d8      	b.n	800a666 <_malloc_r+0xae>
 800a6b4:	233f      	movs	r3, #63	; 0x3f
 800a6b6:	e7d6      	b.n	800a666 <_malloc_r+0xae>
 800a6b8:	237e      	movs	r3, #126	; 0x7e
 800a6ba:	e7d4      	b.n	800a666 <_malloc_r+0xae>
 800a6bc:	2800      	cmp	r0, #0
 800a6be:	68e1      	ldr	r1, [r4, #12]
 800a6c0:	db04      	blt.n	800a6cc <_malloc_r+0x114>
 800a6c2:	68a3      	ldr	r3, [r4, #8]
 800a6c4:	60d9      	str	r1, [r3, #12]
 800a6c6:	608b      	str	r3, [r1, #8]
 800a6c8:	18a3      	adds	r3, r4, r2
 800a6ca:	e7a2      	b.n	800a612 <_malloc_r+0x5a>
 800a6cc:	460c      	mov	r4, r1
 800a6ce:	e7d0      	b.n	800a672 <_malloc_r+0xba>
 800a6d0:	2800      	cmp	r0, #0
 800a6d2:	e9c7 2204 	strd	r2, r2, [r7, #16]
 800a6d6:	db07      	blt.n	800a6e8 <_malloc_r+0x130>
 800a6d8:	44a4      	add	ip, r4
 800a6da:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800a6de:	f043 0301 	orr.w	r3, r3, #1
 800a6e2:	f8cc 3004 	str.w	r3, [ip, #4]
 800a6e6:	e798      	b.n	800a61a <_malloc_r+0x62>
 800a6e8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 800a6ec:	6878      	ldr	r0, [r7, #4]
 800a6ee:	f080 8099 	bcs.w	800a824 <_malloc_r+0x26c>
 800a6f2:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 800a6f6:	ea4f 0eac 	mov.w	lr, ip, asr #2
 800a6fa:	2201      	movs	r2, #1
 800a6fc:	f10c 0c01 	add.w	ip, ip, #1
 800a700:	fa02 f20e 	lsl.w	r2, r2, lr
 800a704:	4310      	orrs	r0, r2
 800a706:	6078      	str	r0, [r7, #4]
 800a708:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 800a70c:	f857 003c 	ldr.w	r0, [r7, ip, lsl #3]
 800a710:	3a08      	subs	r2, #8
 800a712:	e9c4 0202 	strd	r0, r2, [r4, #8]
 800a716:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
 800a71a:	60c4      	str	r4, [r0, #12]
 800a71c:	2001      	movs	r0, #1
 800a71e:	109a      	asrs	r2, r3, #2
 800a720:	fa00 f202 	lsl.w	r2, r0, r2
 800a724:	6878      	ldr	r0, [r7, #4]
 800a726:	4290      	cmp	r0, r2
 800a728:	d326      	bcc.n	800a778 <_malloc_r+0x1c0>
 800a72a:	4210      	tst	r0, r2
 800a72c:	d106      	bne.n	800a73c <_malloc_r+0x184>
 800a72e:	f023 0303 	bic.w	r3, r3, #3
 800a732:	0052      	lsls	r2, r2, #1
 800a734:	4210      	tst	r0, r2
 800a736:	f103 0304 	add.w	r3, r3, #4
 800a73a:	d0fa      	beq.n	800a732 <_malloc_r+0x17a>
 800a73c:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
 800a740:	46e1      	mov	r9, ip
 800a742:	4698      	mov	r8, r3
 800a744:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800a748:	454c      	cmp	r4, r9
 800a74a:	f040 80af 	bne.w	800a8ac <_malloc_r+0x2f4>
 800a74e:	f108 0801 	add.w	r8, r8, #1
 800a752:	f018 0f03 	tst.w	r8, #3
 800a756:	f109 0908 	add.w	r9, r9, #8
 800a75a:	d1f3      	bne.n	800a744 <_malloc_r+0x18c>
 800a75c:	0798      	lsls	r0, r3, #30
 800a75e:	f040 80e8 	bne.w	800a932 <_malloc_r+0x37a>
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	ea23 0302 	bic.w	r3, r3, r2
 800a768:	607b      	str	r3, [r7, #4]
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	0052      	lsls	r2, r2, #1
 800a76e:	4290      	cmp	r0, r2
 800a770:	d302      	bcc.n	800a778 <_malloc_r+0x1c0>
 800a772:	2a00      	cmp	r2, #0
 800a774:	f040 80ec 	bne.w	800a950 <_malloc_r+0x398>
 800a778:	f8d7 a008 	ldr.w	sl, [r7, #8]
 800a77c:	f8da 4004 	ldr.w	r4, [sl, #4]
 800a780:	f024 0203 	bic.w	r2, r4, #3
 800a784:	42aa      	cmp	r2, r5
 800a786:	d303      	bcc.n	800a790 <_malloc_r+0x1d8>
 800a788:	1b53      	subs	r3, r2, r5
 800a78a:	2b0f      	cmp	r3, #15
 800a78c:	f300 8140 	bgt.w	800aa10 <_malloc_r+0x458>
 800a790:	4b57      	ldr	r3, [pc, #348]	; (800a8f0 <_malloc_r+0x338>)
 800a792:	9200      	str	r2, [sp, #0]
 800a794:	2008      	movs	r0, #8
 800a796:	681c      	ldr	r4, [r3, #0]
 800a798:	f000 fe27 	bl	800b3ea <sysconf>
 800a79c:	4b55      	ldr	r3, [pc, #340]	; (800a8f4 <_malloc_r+0x33c>)
 800a79e:	9a00      	ldr	r2, [sp, #0]
 800a7a0:	6819      	ldr	r1, [r3, #0]
 800a7a2:	3410      	adds	r4, #16
 800a7a4:	3101      	adds	r1, #1
 800a7a6:	442c      	add	r4, r5
 800a7a8:	bf1f      	itttt	ne
 800a7aa:	f104 34ff 	addne.w	r4, r4, #4294967295
 800a7ae:	1824      	addne	r4, r4, r0
 800a7b0:	4241      	negne	r1, r0
 800a7b2:	400c      	andne	r4, r1
 800a7b4:	4680      	mov	r8, r0
 800a7b6:	4621      	mov	r1, r4
 800a7b8:	4630      	mov	r0, r6
 800a7ba:	e9cd 2300 	strd	r2, r3, [sp]
 800a7be:	f000 fd65 	bl	800b28c <_sbrk_r>
 800a7c2:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a7c6:	4683      	mov	fp, r0
 800a7c8:	f000 80fb 	beq.w	800a9c2 <_malloc_r+0x40a>
 800a7cc:	9a00      	ldr	r2, [sp, #0]
 800a7ce:	9b01      	ldr	r3, [sp, #4]
 800a7d0:	eb0a 0102 	add.w	r1, sl, r2
 800a7d4:	4281      	cmp	r1, r0
 800a7d6:	d902      	bls.n	800a7de <_malloc_r+0x226>
 800a7d8:	45ba      	cmp	sl, r7
 800a7da:	f040 80f2 	bne.w	800a9c2 <_malloc_r+0x40a>
 800a7de:	f8df 9120 	ldr.w	r9, [pc, #288]	; 800a900 <_malloc_r+0x348>
 800a7e2:	f8d9 0000 	ldr.w	r0, [r9]
 800a7e6:	4559      	cmp	r1, fp
 800a7e8:	eb00 0e04 	add.w	lr, r0, r4
 800a7ec:	f8c9 e000 	str.w	lr, [r9]
 800a7f0:	f108 3cff 	add.w	ip, r8, #4294967295
 800a7f4:	f040 80ae 	bne.w	800a954 <_malloc_r+0x39c>
 800a7f8:	ea11 0f0c 	tst.w	r1, ip
 800a7fc:	f040 80aa 	bne.w	800a954 <_malloc_r+0x39c>
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	4414      	add	r4, r2
 800a804:	f044 0401 	orr.w	r4, r4, #1
 800a808:	605c      	str	r4, [r3, #4]
 800a80a:	4a3b      	ldr	r2, [pc, #236]	; (800a8f8 <_malloc_r+0x340>)
 800a80c:	f8d9 3000 	ldr.w	r3, [r9]
 800a810:	6811      	ldr	r1, [r2, #0]
 800a812:	428b      	cmp	r3, r1
 800a814:	bf88      	it	hi
 800a816:	6013      	strhi	r3, [r2, #0]
 800a818:	4a38      	ldr	r2, [pc, #224]	; (800a8fc <_malloc_r+0x344>)
 800a81a:	6811      	ldr	r1, [r2, #0]
 800a81c:	428b      	cmp	r3, r1
 800a81e:	bf88      	it	hi
 800a820:	6013      	strhi	r3, [r2, #0]
 800a822:	e0ce      	b.n	800a9c2 <_malloc_r+0x40a>
 800a824:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800a828:	2a04      	cmp	r2, #4
 800a82a:	d818      	bhi.n	800a85e <_malloc_r+0x2a6>
 800a82c:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800a830:	3238      	adds	r2, #56	; 0x38
 800a832:	f102 0e01 	add.w	lr, r2, #1
 800a836:	eb07 08c2 	add.w	r8, r7, r2, lsl #3
 800a83a:	f857 e03e 	ldr.w	lr, [r7, lr, lsl #3]
 800a83e:	45f0      	cmp	r8, lr
 800a840:	d12b      	bne.n	800a89a <_malloc_r+0x2e2>
 800a842:	1092      	asrs	r2, r2, #2
 800a844:	f04f 0c01 	mov.w	ip, #1
 800a848:	fa0c f202 	lsl.w	r2, ip, r2
 800a84c:	4310      	orrs	r0, r2
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	e9c4 e802 	strd	lr, r8, [r4, #8]
 800a854:	f8c8 4008 	str.w	r4, [r8, #8]
 800a858:	f8ce 400c 	str.w	r4, [lr, #12]
 800a85c:	e75e      	b.n	800a71c <_malloc_r+0x164>
 800a85e:	2a14      	cmp	r2, #20
 800a860:	d801      	bhi.n	800a866 <_malloc_r+0x2ae>
 800a862:	325b      	adds	r2, #91	; 0x5b
 800a864:	e7e5      	b.n	800a832 <_malloc_r+0x27a>
 800a866:	2a54      	cmp	r2, #84	; 0x54
 800a868:	d803      	bhi.n	800a872 <_malloc_r+0x2ba>
 800a86a:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800a86e:	326e      	adds	r2, #110	; 0x6e
 800a870:	e7df      	b.n	800a832 <_malloc_r+0x27a>
 800a872:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a876:	d803      	bhi.n	800a880 <_malloc_r+0x2c8>
 800a878:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800a87c:	3277      	adds	r2, #119	; 0x77
 800a87e:	e7d8      	b.n	800a832 <_malloc_r+0x27a>
 800a880:	f240 5e54 	movw	lr, #1364	; 0x554
 800a884:	4572      	cmp	r2, lr
 800a886:	bf9a      	itte	ls
 800a888:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800a88c:	327c      	addls	r2, #124	; 0x7c
 800a88e:	227e      	movhi	r2, #126	; 0x7e
 800a890:	e7cf      	b.n	800a832 <_malloc_r+0x27a>
 800a892:	f8de e008 	ldr.w	lr, [lr, #8]
 800a896:	45f0      	cmp	r8, lr
 800a898:	d005      	beq.n	800a8a6 <_malloc_r+0x2ee>
 800a89a:	f8de 2004 	ldr.w	r2, [lr, #4]
 800a89e:	f022 0203 	bic.w	r2, r2, #3
 800a8a2:	4562      	cmp	r2, ip
 800a8a4:	d8f5      	bhi.n	800a892 <_malloc_r+0x2da>
 800a8a6:	f8de 800c 	ldr.w	r8, [lr, #12]
 800a8aa:	e7d1      	b.n	800a850 <_malloc_r+0x298>
 800a8ac:	6860      	ldr	r0, [r4, #4]
 800a8ae:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 800a8b2:	f020 0003 	bic.w	r0, r0, #3
 800a8b6:	eba0 0a05 	sub.w	sl, r0, r5
 800a8ba:	f1ba 0f0f 	cmp.w	sl, #15
 800a8be:	dd21      	ble.n	800a904 <_malloc_r+0x34c>
 800a8c0:	68a2      	ldr	r2, [r4, #8]
 800a8c2:	1963      	adds	r3, r4, r5
 800a8c4:	f045 0501 	orr.w	r5, r5, #1
 800a8c8:	6065      	str	r5, [r4, #4]
 800a8ca:	f8c2 e00c 	str.w	lr, [r2, #12]
 800a8ce:	f8ce 2008 	str.w	r2, [lr, #8]
 800a8d2:	f04a 0201 	orr.w	r2, sl, #1
 800a8d6:	e9c7 3304 	strd	r3, r3, [r7, #16]
 800a8da:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800a8de:	605a      	str	r2, [r3, #4]
 800a8e0:	f844 a000 	str.w	sl, [r4, r0]
 800a8e4:	e699      	b.n	800a61a <_malloc_r+0x62>
 800a8e6:	bf00      	nop
 800a8e8:	200005b0 	.word	0x200005b0
 800a8ec:	200005b8 	.word	0x200005b8
 800a8f0:	20000a10 	.word	0x20000a10
 800a8f4:	200009b8 	.word	0x200009b8
 800a8f8:	20000a08 	.word	0x20000a08
 800a8fc:	20000a0c 	.word	0x20000a0c
 800a900:	200009e0 	.word	0x200009e0
 800a904:	f1ba 0f00 	cmp.w	sl, #0
 800a908:	db11      	blt.n	800a92e <_malloc_r+0x376>
 800a90a:	4420      	add	r0, r4
 800a90c:	6843      	ldr	r3, [r0, #4]
 800a90e:	f043 0301 	orr.w	r3, r3, #1
 800a912:	6043      	str	r3, [r0, #4]
 800a914:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800a918:	4630      	mov	r0, r6
 800a91a:	f8c3 e00c 	str.w	lr, [r3, #12]
 800a91e:	f8ce 3008 	str.w	r3, [lr, #8]
 800a922:	f000 f8a3 	bl	800aa6c <__malloc_unlock>
 800a926:	4620      	mov	r0, r4
 800a928:	b003      	add	sp, #12
 800a92a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a92e:	4674      	mov	r4, lr
 800a930:	e70a      	b.n	800a748 <_malloc_r+0x190>
 800a932:	f1ac 0008 	sub.w	r0, ip, #8
 800a936:	f8dc c000 	ldr.w	ip, [ip]
 800a93a:	4584      	cmp	ip, r0
 800a93c:	f103 33ff 	add.w	r3, r3, #4294967295
 800a940:	f43f af0c 	beq.w	800a75c <_malloc_r+0x1a4>
 800a944:	e711      	b.n	800a76a <_malloc_r+0x1b2>
 800a946:	3304      	adds	r3, #4
 800a948:	0052      	lsls	r2, r2, #1
 800a94a:	4210      	tst	r0, r2
 800a94c:	d0fb      	beq.n	800a946 <_malloc_r+0x38e>
 800a94e:	e6f5      	b.n	800a73c <_malloc_r+0x184>
 800a950:	4643      	mov	r3, r8
 800a952:	e7fa      	b.n	800a94a <_malloc_r+0x392>
 800a954:	6818      	ldr	r0, [r3, #0]
 800a956:	9200      	str	r2, [sp, #0]
 800a958:	3001      	adds	r0, #1
 800a95a:	bf1b      	ittet	ne
 800a95c:	ebab 0101 	subne.w	r1, fp, r1
 800a960:	4471      	addne	r1, lr
 800a962:	f8c3 b000 	streq.w	fp, [r3]
 800a966:	f8c9 1000 	strne.w	r1, [r9]
 800a96a:	f01b 0307 	ands.w	r3, fp, #7
 800a96e:	bf1c      	itt	ne
 800a970:	f1c3 0308 	rsbne	r3, r3, #8
 800a974:	449b      	addne	fp, r3
 800a976:	445c      	add	r4, fp
 800a978:	4498      	add	r8, r3
 800a97a:	ea04 030c 	and.w	r3, r4, ip
 800a97e:	eba8 0803 	sub.w	r8, r8, r3
 800a982:	4641      	mov	r1, r8
 800a984:	4630      	mov	r0, r6
 800a986:	f000 fc81 	bl	800b28c <_sbrk_r>
 800a98a:	1c43      	adds	r3, r0, #1
 800a98c:	bf04      	itt	eq
 800a98e:	4658      	moveq	r0, fp
 800a990:	f04f 0800 	moveq.w	r8, #0
 800a994:	f8d9 3000 	ldr.w	r3, [r9]
 800a998:	f8c7 b008 	str.w	fp, [r7, #8]
 800a99c:	eba0 000b 	sub.w	r0, r0, fp
 800a9a0:	4440      	add	r0, r8
 800a9a2:	4443      	add	r3, r8
 800a9a4:	f040 0001 	orr.w	r0, r0, #1
 800a9a8:	45ba      	cmp	sl, r7
 800a9aa:	9a00      	ldr	r2, [sp, #0]
 800a9ac:	f8c9 3000 	str.w	r3, [r9]
 800a9b0:	f8cb 0004 	str.w	r0, [fp, #4]
 800a9b4:	f43f af29 	beq.w	800a80a <_malloc_r+0x252>
 800a9b8:	2a0f      	cmp	r2, #15
 800a9ba:	d810      	bhi.n	800a9de <_malloc_r+0x426>
 800a9bc:	2301      	movs	r3, #1
 800a9be:	f8cb 3004 	str.w	r3, [fp, #4]
 800a9c2:	68bb      	ldr	r3, [r7, #8]
 800a9c4:	685a      	ldr	r2, [r3, #4]
 800a9c6:	f022 0203 	bic.w	r2, r2, #3
 800a9ca:	42aa      	cmp	r2, r5
 800a9cc:	eba2 0305 	sub.w	r3, r2, r5
 800a9d0:	d301      	bcc.n	800a9d6 <_malloc_r+0x41e>
 800a9d2:	2b0f      	cmp	r3, #15
 800a9d4:	dc1c      	bgt.n	800aa10 <_malloc_r+0x458>
 800a9d6:	4630      	mov	r0, r6
 800a9d8:	f000 f848 	bl	800aa6c <__malloc_unlock>
 800a9dc:	e5f8      	b.n	800a5d0 <_malloc_r+0x18>
 800a9de:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a9e2:	f1a2 040c 	sub.w	r4, r2, #12
 800a9e6:	f024 0407 	bic.w	r4, r4, #7
 800a9ea:	f003 0301 	and.w	r3, r3, #1
 800a9ee:	4323      	orrs	r3, r4
 800a9f0:	f8ca 3004 	str.w	r3, [sl, #4]
 800a9f4:	2205      	movs	r2, #5
 800a9f6:	eb0a 0304 	add.w	r3, sl, r4
 800a9fa:	2c0f      	cmp	r4, #15
 800a9fc:	e9c3 2201 	strd	r2, r2, [r3, #4]
 800aa00:	f67f af03 	bls.w	800a80a <_malloc_r+0x252>
 800aa04:	f10a 0108 	add.w	r1, sl, #8
 800aa08:	4630      	mov	r0, r6
 800aa0a:	f7ff f9dd 	bl	8009dc8 <_free_r>
 800aa0e:	e6fc      	b.n	800a80a <_malloc_r+0x252>
 800aa10:	68bc      	ldr	r4, [r7, #8]
 800aa12:	f045 0201 	orr.w	r2, r5, #1
 800aa16:	4425      	add	r5, r4
 800aa18:	f043 0301 	orr.w	r3, r3, #1
 800aa1c:	6062      	str	r2, [r4, #4]
 800aa1e:	60bd      	str	r5, [r7, #8]
 800aa20:	606b      	str	r3, [r5, #4]
 800aa22:	e5fa      	b.n	800a61a <_malloc_r+0x62>

0800aa24 <__ascii_mbtowc>:
 800aa24:	b082      	sub	sp, #8
 800aa26:	b901      	cbnz	r1, 800aa2a <__ascii_mbtowc+0x6>
 800aa28:	a901      	add	r1, sp, #4
 800aa2a:	b142      	cbz	r2, 800aa3e <__ascii_mbtowc+0x1a>
 800aa2c:	b14b      	cbz	r3, 800aa42 <__ascii_mbtowc+0x1e>
 800aa2e:	7813      	ldrb	r3, [r2, #0]
 800aa30:	600b      	str	r3, [r1, #0]
 800aa32:	7812      	ldrb	r2, [r2, #0]
 800aa34:	1c10      	adds	r0, r2, #0
 800aa36:	bf18      	it	ne
 800aa38:	2001      	movne	r0, #1
 800aa3a:	b002      	add	sp, #8
 800aa3c:	4770      	bx	lr
 800aa3e:	4610      	mov	r0, r2
 800aa40:	e7fb      	b.n	800aa3a <__ascii_mbtowc+0x16>
 800aa42:	f06f 0001 	mvn.w	r0, #1
 800aa46:	e7f8      	b.n	800aa3a <__ascii_mbtowc+0x16>

0800aa48 <memcpy>:
 800aa48:	b510      	push	{r4, lr}
 800aa4a:	1e43      	subs	r3, r0, #1
 800aa4c:	440a      	add	r2, r1
 800aa4e:	4291      	cmp	r1, r2
 800aa50:	d100      	bne.n	800aa54 <memcpy+0xc>
 800aa52:	bd10      	pop	{r4, pc}
 800aa54:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa58:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa5c:	e7f7      	b.n	800aa4e <memcpy+0x6>
	...

0800aa60 <__malloc_lock>:
 800aa60:	4801      	ldr	r0, [pc, #4]	; (800aa68 <__malloc_lock+0x8>)
 800aa62:	f7ff bda7 	b.w	800a5b4 <__retarget_lock_acquire_recursive>
 800aa66:	bf00      	nop
 800aa68:	20000f78 	.word	0x20000f78

0800aa6c <__malloc_unlock>:
 800aa6c:	4801      	ldr	r0, [pc, #4]	; (800aa74 <__malloc_unlock+0x8>)
 800aa6e:	f7ff bda2 	b.w	800a5b6 <__retarget_lock_release_recursive>
 800aa72:	bf00      	nop
 800aa74:	20000f78 	.word	0x20000f78

0800aa78 <_Balloc>:
 800aa78:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800aa7a:	b570      	push	{r4, r5, r6, lr}
 800aa7c:	4605      	mov	r5, r0
 800aa7e:	460c      	mov	r4, r1
 800aa80:	b17b      	cbz	r3, 800aaa2 <_Balloc+0x2a>
 800aa82:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800aa84:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800aa88:	b9a0      	cbnz	r0, 800aab4 <_Balloc+0x3c>
 800aa8a:	2101      	movs	r1, #1
 800aa8c:	fa01 f604 	lsl.w	r6, r1, r4
 800aa90:	1d72      	adds	r2, r6, #5
 800aa92:	0092      	lsls	r2, r2, #2
 800aa94:	4628      	mov	r0, r5
 800aa96:	f000 fd19 	bl	800b4cc <_calloc_r>
 800aa9a:	b148      	cbz	r0, 800aab0 <_Balloc+0x38>
 800aa9c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800aaa0:	e00b      	b.n	800aaba <_Balloc+0x42>
 800aaa2:	2221      	movs	r2, #33	; 0x21
 800aaa4:	2104      	movs	r1, #4
 800aaa6:	f000 fd11 	bl	800b4cc <_calloc_r>
 800aaaa:	64e8      	str	r0, [r5, #76]	; 0x4c
 800aaac:	2800      	cmp	r0, #0
 800aaae:	d1e8      	bne.n	800aa82 <_Balloc+0xa>
 800aab0:	2000      	movs	r0, #0
 800aab2:	bd70      	pop	{r4, r5, r6, pc}
 800aab4:	6802      	ldr	r2, [r0, #0]
 800aab6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800aaba:	2300      	movs	r3, #0
 800aabc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aac0:	e7f7      	b.n	800aab2 <_Balloc+0x3a>

0800aac2 <_Bfree>:
 800aac2:	b131      	cbz	r1, 800aad2 <_Bfree+0x10>
 800aac4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800aac6:	684a      	ldr	r2, [r1, #4]
 800aac8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800aacc:	6008      	str	r0, [r1, #0]
 800aace:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800aad2:	4770      	bx	lr

0800aad4 <__multadd>:
 800aad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aad8:	690d      	ldr	r5, [r1, #16]
 800aada:	461f      	mov	r7, r3
 800aadc:	4606      	mov	r6, r0
 800aade:	460c      	mov	r4, r1
 800aae0:	f101 0c14 	add.w	ip, r1, #20
 800aae4:	2300      	movs	r3, #0
 800aae6:	f8dc 0000 	ldr.w	r0, [ip]
 800aaea:	b281      	uxth	r1, r0
 800aaec:	fb02 7101 	mla	r1, r2, r1, r7
 800aaf0:	0c0f      	lsrs	r7, r1, #16
 800aaf2:	0c00      	lsrs	r0, r0, #16
 800aaf4:	fb02 7000 	mla	r0, r2, r0, r7
 800aaf8:	b289      	uxth	r1, r1
 800aafa:	3301      	adds	r3, #1
 800aafc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800ab00:	429d      	cmp	r5, r3
 800ab02:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800ab06:	f84c 1b04 	str.w	r1, [ip], #4
 800ab0a:	dcec      	bgt.n	800aae6 <__multadd+0x12>
 800ab0c:	b1d7      	cbz	r7, 800ab44 <__multadd+0x70>
 800ab0e:	68a3      	ldr	r3, [r4, #8]
 800ab10:	42ab      	cmp	r3, r5
 800ab12:	dc12      	bgt.n	800ab3a <__multadd+0x66>
 800ab14:	6861      	ldr	r1, [r4, #4]
 800ab16:	4630      	mov	r0, r6
 800ab18:	3101      	adds	r1, #1
 800ab1a:	f7ff ffad 	bl	800aa78 <_Balloc>
 800ab1e:	6922      	ldr	r2, [r4, #16]
 800ab20:	3202      	adds	r2, #2
 800ab22:	f104 010c 	add.w	r1, r4, #12
 800ab26:	4680      	mov	r8, r0
 800ab28:	0092      	lsls	r2, r2, #2
 800ab2a:	300c      	adds	r0, #12
 800ab2c:	f7ff ff8c 	bl	800aa48 <memcpy>
 800ab30:	4621      	mov	r1, r4
 800ab32:	4630      	mov	r0, r6
 800ab34:	f7ff ffc5 	bl	800aac2 <_Bfree>
 800ab38:	4644      	mov	r4, r8
 800ab3a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ab3e:	3501      	adds	r5, #1
 800ab40:	615f      	str	r7, [r3, #20]
 800ab42:	6125      	str	r5, [r4, #16]
 800ab44:	4620      	mov	r0, r4
 800ab46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ab4a <__s2b>:
 800ab4a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab4e:	460c      	mov	r4, r1
 800ab50:	4615      	mov	r5, r2
 800ab52:	461f      	mov	r7, r3
 800ab54:	2209      	movs	r2, #9
 800ab56:	3308      	adds	r3, #8
 800ab58:	4606      	mov	r6, r0
 800ab5a:	fb93 f3f2 	sdiv	r3, r3, r2
 800ab5e:	2100      	movs	r1, #0
 800ab60:	2201      	movs	r2, #1
 800ab62:	429a      	cmp	r2, r3
 800ab64:	db20      	blt.n	800aba8 <__s2b+0x5e>
 800ab66:	4630      	mov	r0, r6
 800ab68:	f7ff ff86 	bl	800aa78 <_Balloc>
 800ab6c:	9b08      	ldr	r3, [sp, #32]
 800ab6e:	6143      	str	r3, [r0, #20]
 800ab70:	2d09      	cmp	r5, #9
 800ab72:	f04f 0301 	mov.w	r3, #1
 800ab76:	6103      	str	r3, [r0, #16]
 800ab78:	dd19      	ble.n	800abae <__s2b+0x64>
 800ab7a:	f104 0809 	add.w	r8, r4, #9
 800ab7e:	46c1      	mov	r9, r8
 800ab80:	442c      	add	r4, r5
 800ab82:	f819 3b01 	ldrb.w	r3, [r9], #1
 800ab86:	4601      	mov	r1, r0
 800ab88:	3b30      	subs	r3, #48	; 0x30
 800ab8a:	220a      	movs	r2, #10
 800ab8c:	4630      	mov	r0, r6
 800ab8e:	f7ff ffa1 	bl	800aad4 <__multadd>
 800ab92:	45a1      	cmp	r9, r4
 800ab94:	d1f5      	bne.n	800ab82 <__s2b+0x38>
 800ab96:	eb08 0405 	add.w	r4, r8, r5
 800ab9a:	3c08      	subs	r4, #8
 800ab9c:	1b2d      	subs	r5, r5, r4
 800ab9e:	1963      	adds	r3, r4, r5
 800aba0:	42bb      	cmp	r3, r7
 800aba2:	db07      	blt.n	800abb4 <__s2b+0x6a>
 800aba4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aba8:	0052      	lsls	r2, r2, #1
 800abaa:	3101      	adds	r1, #1
 800abac:	e7d9      	b.n	800ab62 <__s2b+0x18>
 800abae:	340a      	adds	r4, #10
 800abb0:	2509      	movs	r5, #9
 800abb2:	e7f3      	b.n	800ab9c <__s2b+0x52>
 800abb4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800abb8:	4601      	mov	r1, r0
 800abba:	3b30      	subs	r3, #48	; 0x30
 800abbc:	220a      	movs	r2, #10
 800abbe:	4630      	mov	r0, r6
 800abc0:	f7ff ff88 	bl	800aad4 <__multadd>
 800abc4:	e7eb      	b.n	800ab9e <__s2b+0x54>

0800abc6 <__hi0bits>:
 800abc6:	0c02      	lsrs	r2, r0, #16
 800abc8:	0412      	lsls	r2, r2, #16
 800abca:	4603      	mov	r3, r0
 800abcc:	b9b2      	cbnz	r2, 800abfc <__hi0bits+0x36>
 800abce:	0403      	lsls	r3, r0, #16
 800abd0:	2010      	movs	r0, #16
 800abd2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800abd6:	bf04      	itt	eq
 800abd8:	021b      	lsleq	r3, r3, #8
 800abda:	3008      	addeq	r0, #8
 800abdc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800abe0:	bf04      	itt	eq
 800abe2:	011b      	lsleq	r3, r3, #4
 800abe4:	3004      	addeq	r0, #4
 800abe6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800abea:	bf04      	itt	eq
 800abec:	009b      	lsleq	r3, r3, #2
 800abee:	3002      	addeq	r0, #2
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	db06      	blt.n	800ac02 <__hi0bits+0x3c>
 800abf4:	005b      	lsls	r3, r3, #1
 800abf6:	d503      	bpl.n	800ac00 <__hi0bits+0x3a>
 800abf8:	3001      	adds	r0, #1
 800abfa:	4770      	bx	lr
 800abfc:	2000      	movs	r0, #0
 800abfe:	e7e8      	b.n	800abd2 <__hi0bits+0xc>
 800ac00:	2020      	movs	r0, #32
 800ac02:	4770      	bx	lr

0800ac04 <__lo0bits>:
 800ac04:	6803      	ldr	r3, [r0, #0]
 800ac06:	f013 0207 	ands.w	r2, r3, #7
 800ac0a:	4601      	mov	r1, r0
 800ac0c:	d00b      	beq.n	800ac26 <__lo0bits+0x22>
 800ac0e:	07da      	lsls	r2, r3, #31
 800ac10:	d423      	bmi.n	800ac5a <__lo0bits+0x56>
 800ac12:	0798      	lsls	r0, r3, #30
 800ac14:	bf49      	itett	mi
 800ac16:	085b      	lsrmi	r3, r3, #1
 800ac18:	089b      	lsrpl	r3, r3, #2
 800ac1a:	2001      	movmi	r0, #1
 800ac1c:	600b      	strmi	r3, [r1, #0]
 800ac1e:	bf5c      	itt	pl
 800ac20:	600b      	strpl	r3, [r1, #0]
 800ac22:	2002      	movpl	r0, #2
 800ac24:	4770      	bx	lr
 800ac26:	b298      	uxth	r0, r3
 800ac28:	b9a8      	cbnz	r0, 800ac56 <__lo0bits+0x52>
 800ac2a:	0c1b      	lsrs	r3, r3, #16
 800ac2c:	2010      	movs	r0, #16
 800ac2e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ac32:	bf04      	itt	eq
 800ac34:	0a1b      	lsreq	r3, r3, #8
 800ac36:	3008      	addeq	r0, #8
 800ac38:	071a      	lsls	r2, r3, #28
 800ac3a:	bf04      	itt	eq
 800ac3c:	091b      	lsreq	r3, r3, #4
 800ac3e:	3004      	addeq	r0, #4
 800ac40:	079a      	lsls	r2, r3, #30
 800ac42:	bf04      	itt	eq
 800ac44:	089b      	lsreq	r3, r3, #2
 800ac46:	3002      	addeq	r0, #2
 800ac48:	07da      	lsls	r2, r3, #31
 800ac4a:	d402      	bmi.n	800ac52 <__lo0bits+0x4e>
 800ac4c:	085b      	lsrs	r3, r3, #1
 800ac4e:	d006      	beq.n	800ac5e <__lo0bits+0x5a>
 800ac50:	3001      	adds	r0, #1
 800ac52:	600b      	str	r3, [r1, #0]
 800ac54:	4770      	bx	lr
 800ac56:	4610      	mov	r0, r2
 800ac58:	e7e9      	b.n	800ac2e <__lo0bits+0x2a>
 800ac5a:	2000      	movs	r0, #0
 800ac5c:	4770      	bx	lr
 800ac5e:	2020      	movs	r0, #32
 800ac60:	4770      	bx	lr

0800ac62 <__i2b>:
 800ac62:	b510      	push	{r4, lr}
 800ac64:	460c      	mov	r4, r1
 800ac66:	2101      	movs	r1, #1
 800ac68:	f7ff ff06 	bl	800aa78 <_Balloc>
 800ac6c:	2201      	movs	r2, #1
 800ac6e:	6144      	str	r4, [r0, #20]
 800ac70:	6102      	str	r2, [r0, #16]
 800ac72:	bd10      	pop	{r4, pc}

0800ac74 <__multiply>:
 800ac74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac78:	4614      	mov	r4, r2
 800ac7a:	690a      	ldr	r2, [r1, #16]
 800ac7c:	6923      	ldr	r3, [r4, #16]
 800ac7e:	429a      	cmp	r2, r3
 800ac80:	bfb8      	it	lt
 800ac82:	460b      	movlt	r3, r1
 800ac84:	4688      	mov	r8, r1
 800ac86:	bfbc      	itt	lt
 800ac88:	46a0      	movlt	r8, r4
 800ac8a:	461c      	movlt	r4, r3
 800ac8c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ac90:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ac94:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ac98:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ac9c:	eb07 0609 	add.w	r6, r7, r9
 800aca0:	42b3      	cmp	r3, r6
 800aca2:	bfb8      	it	lt
 800aca4:	3101      	addlt	r1, #1
 800aca6:	f7ff fee7 	bl	800aa78 <_Balloc>
 800acaa:	f100 0514 	add.w	r5, r0, #20
 800acae:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800acb2:	462b      	mov	r3, r5
 800acb4:	2200      	movs	r2, #0
 800acb6:	4573      	cmp	r3, lr
 800acb8:	d316      	bcc.n	800ace8 <__multiply+0x74>
 800acba:	f104 0214 	add.w	r2, r4, #20
 800acbe:	f108 0114 	add.w	r1, r8, #20
 800acc2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800acc6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800acca:	9300      	str	r3, [sp, #0]
 800accc:	9b00      	ldr	r3, [sp, #0]
 800acce:	9201      	str	r2, [sp, #4]
 800acd0:	4293      	cmp	r3, r2
 800acd2:	d80c      	bhi.n	800acee <__multiply+0x7a>
 800acd4:	2e00      	cmp	r6, #0
 800acd6:	dd03      	ble.n	800ace0 <__multiply+0x6c>
 800acd8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d05d      	beq.n	800ad9c <__multiply+0x128>
 800ace0:	6106      	str	r6, [r0, #16]
 800ace2:	b003      	add	sp, #12
 800ace4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ace8:	f843 2b04 	str.w	r2, [r3], #4
 800acec:	e7e3      	b.n	800acb6 <__multiply+0x42>
 800acee:	f8b2 b000 	ldrh.w	fp, [r2]
 800acf2:	f1bb 0f00 	cmp.w	fp, #0
 800acf6:	d023      	beq.n	800ad40 <__multiply+0xcc>
 800acf8:	4689      	mov	r9, r1
 800acfa:	46ac      	mov	ip, r5
 800acfc:	f04f 0800 	mov.w	r8, #0
 800ad00:	f859 4b04 	ldr.w	r4, [r9], #4
 800ad04:	f8dc a000 	ldr.w	sl, [ip]
 800ad08:	b2a3      	uxth	r3, r4
 800ad0a:	fa1f fa8a 	uxth.w	sl, sl
 800ad0e:	fb0b a303 	mla	r3, fp, r3, sl
 800ad12:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ad16:	f8dc 4000 	ldr.w	r4, [ip]
 800ad1a:	4443      	add	r3, r8
 800ad1c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ad20:	fb0b 840a 	mla	r4, fp, sl, r8
 800ad24:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800ad28:	46e2      	mov	sl, ip
 800ad2a:	b29b      	uxth	r3, r3
 800ad2c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ad30:	454f      	cmp	r7, r9
 800ad32:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ad36:	f84a 3b04 	str.w	r3, [sl], #4
 800ad3a:	d82b      	bhi.n	800ad94 <__multiply+0x120>
 800ad3c:	f8cc 8004 	str.w	r8, [ip, #4]
 800ad40:	9b01      	ldr	r3, [sp, #4]
 800ad42:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800ad46:	3204      	adds	r2, #4
 800ad48:	f1ba 0f00 	cmp.w	sl, #0
 800ad4c:	d020      	beq.n	800ad90 <__multiply+0x11c>
 800ad4e:	682b      	ldr	r3, [r5, #0]
 800ad50:	4689      	mov	r9, r1
 800ad52:	46a8      	mov	r8, r5
 800ad54:	f04f 0b00 	mov.w	fp, #0
 800ad58:	f8b9 c000 	ldrh.w	ip, [r9]
 800ad5c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800ad60:	fb0a 440c 	mla	r4, sl, ip, r4
 800ad64:	445c      	add	r4, fp
 800ad66:	46c4      	mov	ip, r8
 800ad68:	b29b      	uxth	r3, r3
 800ad6a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ad6e:	f84c 3b04 	str.w	r3, [ip], #4
 800ad72:	f859 3b04 	ldr.w	r3, [r9], #4
 800ad76:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800ad7a:	0c1b      	lsrs	r3, r3, #16
 800ad7c:	fb0a b303 	mla	r3, sl, r3, fp
 800ad80:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ad84:	454f      	cmp	r7, r9
 800ad86:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ad8a:	d805      	bhi.n	800ad98 <__multiply+0x124>
 800ad8c:	f8c8 3004 	str.w	r3, [r8, #4]
 800ad90:	3504      	adds	r5, #4
 800ad92:	e79b      	b.n	800accc <__multiply+0x58>
 800ad94:	46d4      	mov	ip, sl
 800ad96:	e7b3      	b.n	800ad00 <__multiply+0x8c>
 800ad98:	46e0      	mov	r8, ip
 800ad9a:	e7dd      	b.n	800ad58 <__multiply+0xe4>
 800ad9c:	3e01      	subs	r6, #1
 800ad9e:	e799      	b.n	800acd4 <__multiply+0x60>

0800ada0 <__pow5mult>:
 800ada0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ada4:	4615      	mov	r5, r2
 800ada6:	f012 0203 	ands.w	r2, r2, #3
 800adaa:	4606      	mov	r6, r0
 800adac:	460f      	mov	r7, r1
 800adae:	d007      	beq.n	800adc0 <__pow5mult+0x20>
 800adb0:	3a01      	subs	r2, #1
 800adb2:	4c1a      	ldr	r4, [pc, #104]	; (800ae1c <__pow5mult+0x7c>)
 800adb4:	2300      	movs	r3, #0
 800adb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800adba:	f7ff fe8b 	bl	800aad4 <__multadd>
 800adbe:	4607      	mov	r7, r0
 800adc0:	10ad      	asrs	r5, r5, #2
 800adc2:	d027      	beq.n	800ae14 <__pow5mult+0x74>
 800adc4:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800adc6:	b944      	cbnz	r4, 800adda <__pow5mult+0x3a>
 800adc8:	f240 2171 	movw	r1, #625	; 0x271
 800adcc:	4630      	mov	r0, r6
 800adce:	f7ff ff48 	bl	800ac62 <__i2b>
 800add2:	2300      	movs	r3, #0
 800add4:	64b0      	str	r0, [r6, #72]	; 0x48
 800add6:	4604      	mov	r4, r0
 800add8:	6003      	str	r3, [r0, #0]
 800adda:	f04f 0800 	mov.w	r8, #0
 800adde:	07eb      	lsls	r3, r5, #31
 800ade0:	d50a      	bpl.n	800adf8 <__pow5mult+0x58>
 800ade2:	4639      	mov	r1, r7
 800ade4:	4622      	mov	r2, r4
 800ade6:	4630      	mov	r0, r6
 800ade8:	f7ff ff44 	bl	800ac74 <__multiply>
 800adec:	4639      	mov	r1, r7
 800adee:	4681      	mov	r9, r0
 800adf0:	4630      	mov	r0, r6
 800adf2:	f7ff fe66 	bl	800aac2 <_Bfree>
 800adf6:	464f      	mov	r7, r9
 800adf8:	106d      	asrs	r5, r5, #1
 800adfa:	d00b      	beq.n	800ae14 <__pow5mult+0x74>
 800adfc:	6820      	ldr	r0, [r4, #0]
 800adfe:	b938      	cbnz	r0, 800ae10 <__pow5mult+0x70>
 800ae00:	4622      	mov	r2, r4
 800ae02:	4621      	mov	r1, r4
 800ae04:	4630      	mov	r0, r6
 800ae06:	f7ff ff35 	bl	800ac74 <__multiply>
 800ae0a:	6020      	str	r0, [r4, #0]
 800ae0c:	f8c0 8000 	str.w	r8, [r0]
 800ae10:	4604      	mov	r4, r0
 800ae12:	e7e4      	b.n	800adde <__pow5mult+0x3e>
 800ae14:	4638      	mov	r0, r7
 800ae16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae1a:	bf00      	nop
 800ae1c:	0800e3e0 	.word	0x0800e3e0

0800ae20 <__lshift>:
 800ae20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae24:	460c      	mov	r4, r1
 800ae26:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ae2a:	6923      	ldr	r3, [r4, #16]
 800ae2c:	6849      	ldr	r1, [r1, #4]
 800ae2e:	eb0a 0903 	add.w	r9, sl, r3
 800ae32:	68a3      	ldr	r3, [r4, #8]
 800ae34:	4607      	mov	r7, r0
 800ae36:	4616      	mov	r6, r2
 800ae38:	f109 0501 	add.w	r5, r9, #1
 800ae3c:	42ab      	cmp	r3, r5
 800ae3e:	db32      	blt.n	800aea6 <__lshift+0x86>
 800ae40:	4638      	mov	r0, r7
 800ae42:	f7ff fe19 	bl	800aa78 <_Balloc>
 800ae46:	2300      	movs	r3, #0
 800ae48:	4680      	mov	r8, r0
 800ae4a:	f100 0114 	add.w	r1, r0, #20
 800ae4e:	461a      	mov	r2, r3
 800ae50:	4553      	cmp	r3, sl
 800ae52:	db2b      	blt.n	800aeac <__lshift+0x8c>
 800ae54:	6920      	ldr	r0, [r4, #16]
 800ae56:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ae5a:	f104 0314 	add.w	r3, r4, #20
 800ae5e:	f016 021f 	ands.w	r2, r6, #31
 800ae62:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ae66:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ae6a:	d025      	beq.n	800aeb8 <__lshift+0x98>
 800ae6c:	f1c2 0e20 	rsb	lr, r2, #32
 800ae70:	2000      	movs	r0, #0
 800ae72:	681e      	ldr	r6, [r3, #0]
 800ae74:	468a      	mov	sl, r1
 800ae76:	4096      	lsls	r6, r2
 800ae78:	4330      	orrs	r0, r6
 800ae7a:	f84a 0b04 	str.w	r0, [sl], #4
 800ae7e:	f853 0b04 	ldr.w	r0, [r3], #4
 800ae82:	459c      	cmp	ip, r3
 800ae84:	fa20 f00e 	lsr.w	r0, r0, lr
 800ae88:	d814      	bhi.n	800aeb4 <__lshift+0x94>
 800ae8a:	6048      	str	r0, [r1, #4]
 800ae8c:	b108      	cbz	r0, 800ae92 <__lshift+0x72>
 800ae8e:	f109 0502 	add.w	r5, r9, #2
 800ae92:	3d01      	subs	r5, #1
 800ae94:	4638      	mov	r0, r7
 800ae96:	f8c8 5010 	str.w	r5, [r8, #16]
 800ae9a:	4621      	mov	r1, r4
 800ae9c:	f7ff fe11 	bl	800aac2 <_Bfree>
 800aea0:	4640      	mov	r0, r8
 800aea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aea6:	3101      	adds	r1, #1
 800aea8:	005b      	lsls	r3, r3, #1
 800aeaa:	e7c7      	b.n	800ae3c <__lshift+0x1c>
 800aeac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800aeb0:	3301      	adds	r3, #1
 800aeb2:	e7cd      	b.n	800ae50 <__lshift+0x30>
 800aeb4:	4651      	mov	r1, sl
 800aeb6:	e7dc      	b.n	800ae72 <__lshift+0x52>
 800aeb8:	3904      	subs	r1, #4
 800aeba:	f853 2b04 	ldr.w	r2, [r3], #4
 800aebe:	f841 2f04 	str.w	r2, [r1, #4]!
 800aec2:	459c      	cmp	ip, r3
 800aec4:	d8f9      	bhi.n	800aeba <__lshift+0x9a>
 800aec6:	e7e4      	b.n	800ae92 <__lshift+0x72>

0800aec8 <__mcmp>:
 800aec8:	6903      	ldr	r3, [r0, #16]
 800aeca:	690a      	ldr	r2, [r1, #16]
 800aecc:	1a9b      	subs	r3, r3, r2
 800aece:	b530      	push	{r4, r5, lr}
 800aed0:	d10c      	bne.n	800aeec <__mcmp+0x24>
 800aed2:	0092      	lsls	r2, r2, #2
 800aed4:	3014      	adds	r0, #20
 800aed6:	3114      	adds	r1, #20
 800aed8:	1884      	adds	r4, r0, r2
 800aeda:	4411      	add	r1, r2
 800aedc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800aee0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800aee4:	4295      	cmp	r5, r2
 800aee6:	d003      	beq.n	800aef0 <__mcmp+0x28>
 800aee8:	d305      	bcc.n	800aef6 <__mcmp+0x2e>
 800aeea:	2301      	movs	r3, #1
 800aeec:	4618      	mov	r0, r3
 800aeee:	bd30      	pop	{r4, r5, pc}
 800aef0:	42a0      	cmp	r0, r4
 800aef2:	d3f3      	bcc.n	800aedc <__mcmp+0x14>
 800aef4:	e7fa      	b.n	800aeec <__mcmp+0x24>
 800aef6:	f04f 33ff 	mov.w	r3, #4294967295
 800aefa:	e7f7      	b.n	800aeec <__mcmp+0x24>

0800aefc <__mdiff>:
 800aefc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af00:	460d      	mov	r5, r1
 800af02:	4607      	mov	r7, r0
 800af04:	4611      	mov	r1, r2
 800af06:	4628      	mov	r0, r5
 800af08:	4614      	mov	r4, r2
 800af0a:	f7ff ffdd 	bl	800aec8 <__mcmp>
 800af0e:	1e06      	subs	r6, r0, #0
 800af10:	d108      	bne.n	800af24 <__mdiff+0x28>
 800af12:	4631      	mov	r1, r6
 800af14:	4638      	mov	r0, r7
 800af16:	f7ff fdaf 	bl	800aa78 <_Balloc>
 800af1a:	2301      	movs	r3, #1
 800af1c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800af20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af24:	bfa4      	itt	ge
 800af26:	4623      	movge	r3, r4
 800af28:	462c      	movge	r4, r5
 800af2a:	4638      	mov	r0, r7
 800af2c:	6861      	ldr	r1, [r4, #4]
 800af2e:	bfa6      	itte	ge
 800af30:	461d      	movge	r5, r3
 800af32:	2600      	movge	r6, #0
 800af34:	2601      	movlt	r6, #1
 800af36:	f7ff fd9f 	bl	800aa78 <_Balloc>
 800af3a:	692b      	ldr	r3, [r5, #16]
 800af3c:	60c6      	str	r6, [r0, #12]
 800af3e:	6926      	ldr	r6, [r4, #16]
 800af40:	f105 0914 	add.w	r9, r5, #20
 800af44:	f104 0214 	add.w	r2, r4, #20
 800af48:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800af4c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800af50:	f100 0514 	add.w	r5, r0, #20
 800af54:	f04f 0e00 	mov.w	lr, #0
 800af58:	f852 ab04 	ldr.w	sl, [r2], #4
 800af5c:	f859 4b04 	ldr.w	r4, [r9], #4
 800af60:	fa1e f18a 	uxtah	r1, lr, sl
 800af64:	b2a3      	uxth	r3, r4
 800af66:	1ac9      	subs	r1, r1, r3
 800af68:	0c23      	lsrs	r3, r4, #16
 800af6a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800af6e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800af72:	b289      	uxth	r1, r1
 800af74:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800af78:	45c8      	cmp	r8, r9
 800af7a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800af7e:	4694      	mov	ip, r2
 800af80:	f845 3b04 	str.w	r3, [r5], #4
 800af84:	d8e8      	bhi.n	800af58 <__mdiff+0x5c>
 800af86:	45bc      	cmp	ip, r7
 800af88:	d304      	bcc.n	800af94 <__mdiff+0x98>
 800af8a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800af8e:	b183      	cbz	r3, 800afb2 <__mdiff+0xb6>
 800af90:	6106      	str	r6, [r0, #16]
 800af92:	e7c5      	b.n	800af20 <__mdiff+0x24>
 800af94:	f85c 1b04 	ldr.w	r1, [ip], #4
 800af98:	fa1e f381 	uxtah	r3, lr, r1
 800af9c:	141a      	asrs	r2, r3, #16
 800af9e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800afa2:	b29b      	uxth	r3, r3
 800afa4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afa8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800afac:	f845 3b04 	str.w	r3, [r5], #4
 800afb0:	e7e9      	b.n	800af86 <__mdiff+0x8a>
 800afb2:	3e01      	subs	r6, #1
 800afb4:	e7e9      	b.n	800af8a <__mdiff+0x8e>
	...

0800afb8 <__ulp>:
 800afb8:	4b12      	ldr	r3, [pc, #72]	; (800b004 <__ulp+0x4c>)
 800afba:	ee10 2a90 	vmov	r2, s1
 800afbe:	401a      	ands	r2, r3
 800afc0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	dd04      	ble.n	800afd2 <__ulp+0x1a>
 800afc8:	2000      	movs	r0, #0
 800afca:	4619      	mov	r1, r3
 800afcc:	ec41 0b10 	vmov	d0, r0, r1
 800afd0:	4770      	bx	lr
 800afd2:	425b      	negs	r3, r3
 800afd4:	151b      	asrs	r3, r3, #20
 800afd6:	2b13      	cmp	r3, #19
 800afd8:	f04f 0000 	mov.w	r0, #0
 800afdc:	f04f 0100 	mov.w	r1, #0
 800afe0:	dc04      	bgt.n	800afec <__ulp+0x34>
 800afe2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800afe6:	fa42 f103 	asr.w	r1, r2, r3
 800afea:	e7ef      	b.n	800afcc <__ulp+0x14>
 800afec:	3b14      	subs	r3, #20
 800afee:	2b1e      	cmp	r3, #30
 800aff0:	f04f 0201 	mov.w	r2, #1
 800aff4:	bfda      	itte	le
 800aff6:	f1c3 031f 	rsble	r3, r3, #31
 800affa:	fa02 f303 	lslle.w	r3, r2, r3
 800affe:	4613      	movgt	r3, r2
 800b000:	4618      	mov	r0, r3
 800b002:	e7e3      	b.n	800afcc <__ulp+0x14>
 800b004:	7ff00000 	.word	0x7ff00000

0800b008 <__b2d>:
 800b008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b00a:	6905      	ldr	r5, [r0, #16]
 800b00c:	f100 0714 	add.w	r7, r0, #20
 800b010:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b014:	1f2e      	subs	r6, r5, #4
 800b016:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b01a:	4620      	mov	r0, r4
 800b01c:	f7ff fdd3 	bl	800abc6 <__hi0bits>
 800b020:	f1c0 0320 	rsb	r3, r0, #32
 800b024:	280a      	cmp	r0, #10
 800b026:	600b      	str	r3, [r1, #0]
 800b028:	f8df c074 	ldr.w	ip, [pc, #116]	; 800b0a0 <__b2d+0x98>
 800b02c:	dc14      	bgt.n	800b058 <__b2d+0x50>
 800b02e:	f1c0 0e0b 	rsb	lr, r0, #11
 800b032:	fa24 f10e 	lsr.w	r1, r4, lr
 800b036:	42b7      	cmp	r7, r6
 800b038:	ea41 030c 	orr.w	r3, r1, ip
 800b03c:	bf34      	ite	cc
 800b03e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b042:	2100      	movcs	r1, #0
 800b044:	3015      	adds	r0, #21
 800b046:	fa04 f000 	lsl.w	r0, r4, r0
 800b04a:	fa21 f10e 	lsr.w	r1, r1, lr
 800b04e:	ea40 0201 	orr.w	r2, r0, r1
 800b052:	ec43 2b10 	vmov	d0, r2, r3
 800b056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b058:	42b7      	cmp	r7, r6
 800b05a:	bf3a      	itte	cc
 800b05c:	f1a5 0608 	subcc.w	r6, r5, #8
 800b060:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b064:	2100      	movcs	r1, #0
 800b066:	380b      	subs	r0, #11
 800b068:	d015      	beq.n	800b096 <__b2d+0x8e>
 800b06a:	4084      	lsls	r4, r0
 800b06c:	f1c0 0520 	rsb	r5, r0, #32
 800b070:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800b074:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800b078:	42be      	cmp	r6, r7
 800b07a:	fa21 fc05 	lsr.w	ip, r1, r5
 800b07e:	ea44 030c 	orr.w	r3, r4, ip
 800b082:	bf8c      	ite	hi
 800b084:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b088:	2400      	movls	r4, #0
 800b08a:	fa01 f000 	lsl.w	r0, r1, r0
 800b08e:	40ec      	lsrs	r4, r5
 800b090:	ea40 0204 	orr.w	r2, r0, r4
 800b094:	e7dd      	b.n	800b052 <__b2d+0x4a>
 800b096:	ea44 030c 	orr.w	r3, r4, ip
 800b09a:	460a      	mov	r2, r1
 800b09c:	e7d9      	b.n	800b052 <__b2d+0x4a>
 800b09e:	bf00      	nop
 800b0a0:	3ff00000 	.word	0x3ff00000

0800b0a4 <__d2b>:
 800b0a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b0a8:	460e      	mov	r6, r1
 800b0aa:	2101      	movs	r1, #1
 800b0ac:	ec59 8b10 	vmov	r8, r9, d0
 800b0b0:	4615      	mov	r5, r2
 800b0b2:	f7ff fce1 	bl	800aa78 <_Balloc>
 800b0b6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b0ba:	4607      	mov	r7, r0
 800b0bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b0c0:	bb34      	cbnz	r4, 800b110 <__d2b+0x6c>
 800b0c2:	9301      	str	r3, [sp, #4]
 800b0c4:	f1b8 0300 	subs.w	r3, r8, #0
 800b0c8:	d027      	beq.n	800b11a <__d2b+0x76>
 800b0ca:	a802      	add	r0, sp, #8
 800b0cc:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b0d0:	f7ff fd98 	bl	800ac04 <__lo0bits>
 800b0d4:	9900      	ldr	r1, [sp, #0]
 800b0d6:	b1f0      	cbz	r0, 800b116 <__d2b+0x72>
 800b0d8:	9a01      	ldr	r2, [sp, #4]
 800b0da:	f1c0 0320 	rsb	r3, r0, #32
 800b0de:	fa02 f303 	lsl.w	r3, r2, r3
 800b0e2:	430b      	orrs	r3, r1
 800b0e4:	40c2      	lsrs	r2, r0
 800b0e6:	617b      	str	r3, [r7, #20]
 800b0e8:	9201      	str	r2, [sp, #4]
 800b0ea:	9b01      	ldr	r3, [sp, #4]
 800b0ec:	61bb      	str	r3, [r7, #24]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	bf14      	ite	ne
 800b0f2:	2102      	movne	r1, #2
 800b0f4:	2101      	moveq	r1, #1
 800b0f6:	6139      	str	r1, [r7, #16]
 800b0f8:	b1c4      	cbz	r4, 800b12c <__d2b+0x88>
 800b0fa:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b0fe:	4404      	add	r4, r0
 800b100:	6034      	str	r4, [r6, #0]
 800b102:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b106:	6028      	str	r0, [r5, #0]
 800b108:	4638      	mov	r0, r7
 800b10a:	b003      	add	sp, #12
 800b10c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b110:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b114:	e7d5      	b.n	800b0c2 <__d2b+0x1e>
 800b116:	6179      	str	r1, [r7, #20]
 800b118:	e7e7      	b.n	800b0ea <__d2b+0x46>
 800b11a:	a801      	add	r0, sp, #4
 800b11c:	f7ff fd72 	bl	800ac04 <__lo0bits>
 800b120:	9b01      	ldr	r3, [sp, #4]
 800b122:	617b      	str	r3, [r7, #20]
 800b124:	2101      	movs	r1, #1
 800b126:	6139      	str	r1, [r7, #16]
 800b128:	3020      	adds	r0, #32
 800b12a:	e7e5      	b.n	800b0f8 <__d2b+0x54>
 800b12c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b130:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b134:	6030      	str	r0, [r6, #0]
 800b136:	6918      	ldr	r0, [r3, #16]
 800b138:	f7ff fd45 	bl	800abc6 <__hi0bits>
 800b13c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b140:	e7e1      	b.n	800b106 <__d2b+0x62>

0800b142 <__ratio>:
 800b142:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b146:	4688      	mov	r8, r1
 800b148:	4669      	mov	r1, sp
 800b14a:	4681      	mov	r9, r0
 800b14c:	f7ff ff5c 	bl	800b008 <__b2d>
 800b150:	a901      	add	r1, sp, #4
 800b152:	4640      	mov	r0, r8
 800b154:	ec57 6b10 	vmov	r6, r7, d0
 800b158:	f7ff ff56 	bl	800b008 <__b2d>
 800b15c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b160:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b164:	eba3 0c02 	sub.w	ip, r3, r2
 800b168:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b16c:	1a9b      	subs	r3, r3, r2
 800b16e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b172:	ec5b ab10 	vmov	sl, fp, d0
 800b176:	2b00      	cmp	r3, #0
 800b178:	bfce      	itee	gt
 800b17a:	463a      	movgt	r2, r7
 800b17c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b180:	465a      	movle	r2, fp
 800b182:	4659      	mov	r1, fp
 800b184:	463d      	mov	r5, r7
 800b186:	bfd4      	ite	le
 800b188:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800b18c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800b190:	4630      	mov	r0, r6
 800b192:	ee10 2a10 	vmov	r2, s0
 800b196:	460b      	mov	r3, r1
 800b198:	4629      	mov	r1, r5
 800b19a:	f7f5 fb57 	bl	800084c <__aeabi_ddiv>
 800b19e:	ec41 0b10 	vmov	d0, r0, r1
 800b1a2:	b003      	add	sp, #12
 800b1a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b1a8 <__copybits>:
 800b1a8:	3901      	subs	r1, #1
 800b1aa:	b510      	push	{r4, lr}
 800b1ac:	1149      	asrs	r1, r1, #5
 800b1ae:	6914      	ldr	r4, [r2, #16]
 800b1b0:	3101      	adds	r1, #1
 800b1b2:	f102 0314 	add.w	r3, r2, #20
 800b1b6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b1ba:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b1be:	42a3      	cmp	r3, r4
 800b1c0:	4602      	mov	r2, r0
 800b1c2:	d303      	bcc.n	800b1cc <__copybits+0x24>
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	428a      	cmp	r2, r1
 800b1c8:	d305      	bcc.n	800b1d6 <__copybits+0x2e>
 800b1ca:	bd10      	pop	{r4, pc}
 800b1cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1d0:	f840 2b04 	str.w	r2, [r0], #4
 800b1d4:	e7f3      	b.n	800b1be <__copybits+0x16>
 800b1d6:	f842 3b04 	str.w	r3, [r2], #4
 800b1da:	e7f4      	b.n	800b1c6 <__copybits+0x1e>

0800b1dc <__any_on>:
 800b1dc:	f100 0214 	add.w	r2, r0, #20
 800b1e0:	6900      	ldr	r0, [r0, #16]
 800b1e2:	114b      	asrs	r3, r1, #5
 800b1e4:	4298      	cmp	r0, r3
 800b1e6:	b510      	push	{r4, lr}
 800b1e8:	db11      	blt.n	800b20e <__any_on+0x32>
 800b1ea:	dd0a      	ble.n	800b202 <__any_on+0x26>
 800b1ec:	f011 011f 	ands.w	r1, r1, #31
 800b1f0:	d007      	beq.n	800b202 <__any_on+0x26>
 800b1f2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b1f6:	fa24 f001 	lsr.w	r0, r4, r1
 800b1fa:	fa00 f101 	lsl.w	r1, r0, r1
 800b1fe:	428c      	cmp	r4, r1
 800b200:	d10b      	bne.n	800b21a <__any_on+0x3e>
 800b202:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b206:	4293      	cmp	r3, r2
 800b208:	d803      	bhi.n	800b212 <__any_on+0x36>
 800b20a:	2000      	movs	r0, #0
 800b20c:	bd10      	pop	{r4, pc}
 800b20e:	4603      	mov	r3, r0
 800b210:	e7f7      	b.n	800b202 <__any_on+0x26>
 800b212:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b216:	2900      	cmp	r1, #0
 800b218:	d0f5      	beq.n	800b206 <__any_on+0x2a>
 800b21a:	2001      	movs	r0, #1
 800b21c:	e7f6      	b.n	800b20c <__any_on+0x30>
	...

0800b220 <frexp>:
 800b220:	b570      	push	{r4, r5, r6, lr}
 800b222:	2100      	movs	r1, #0
 800b224:	ec55 4b10 	vmov	r4, r5, d0
 800b228:	6001      	str	r1, [r0, #0]
 800b22a:	4916      	ldr	r1, [pc, #88]	; (800b284 <frexp+0x64>)
 800b22c:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b230:	428b      	cmp	r3, r1
 800b232:	4606      	mov	r6, r0
 800b234:	462a      	mov	r2, r5
 800b236:	dc22      	bgt.n	800b27e <frexp+0x5e>
 800b238:	ee10 1a10 	vmov	r1, s0
 800b23c:	4319      	orrs	r1, r3
 800b23e:	d01e      	beq.n	800b27e <frexp+0x5e>
 800b240:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b244:	da0d      	bge.n	800b262 <frexp+0x42>
 800b246:	2200      	movs	r2, #0
 800b248:	4b0f      	ldr	r3, [pc, #60]	; (800b288 <frexp+0x68>)
 800b24a:	ee10 0a10 	vmov	r0, s0
 800b24e:	4629      	mov	r1, r5
 800b250:	f7f5 f9d2 	bl	80005f8 <__aeabi_dmul>
 800b254:	460a      	mov	r2, r1
 800b256:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b25a:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800b25e:	4604      	mov	r4, r0
 800b260:	6031      	str	r1, [r6, #0]
 800b262:	6831      	ldr	r1, [r6, #0]
 800b264:	151b      	asrs	r3, r3, #20
 800b266:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800b26a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800b26e:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800b272:	440b      	add	r3, r1
 800b274:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800b278:	6033      	str	r3, [r6, #0]
 800b27a:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800b27e:	ec45 4b10 	vmov	d0, r4, r5
 800b282:	bd70      	pop	{r4, r5, r6, pc}
 800b284:	7fefffff 	.word	0x7fefffff
 800b288:	43500000 	.word	0x43500000

0800b28c <_sbrk_r>:
 800b28c:	b538      	push	{r3, r4, r5, lr}
 800b28e:	4c06      	ldr	r4, [pc, #24]	; (800b2a8 <_sbrk_r+0x1c>)
 800b290:	2300      	movs	r3, #0
 800b292:	4605      	mov	r5, r0
 800b294:	4608      	mov	r0, r1
 800b296:	6023      	str	r3, [r4, #0]
 800b298:	f002 ff80 	bl	800e19c <_sbrk>
 800b29c:	1c43      	adds	r3, r0, #1
 800b29e:	d102      	bne.n	800b2a6 <_sbrk_r+0x1a>
 800b2a0:	6823      	ldr	r3, [r4, #0]
 800b2a2:	b103      	cbz	r3, 800b2a6 <_sbrk_r+0x1a>
 800b2a4:	602b      	str	r3, [r5, #0]
 800b2a6:	bd38      	pop	{r3, r4, r5, pc}
 800b2a8:	20000f80 	.word	0x20000f80

0800b2ac <strncmp>:
 800b2ac:	b510      	push	{r4, lr}
 800b2ae:	b16a      	cbz	r2, 800b2cc <strncmp+0x20>
 800b2b0:	3901      	subs	r1, #1
 800b2b2:	1884      	adds	r4, r0, r2
 800b2b4:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b2b8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b2bc:	4293      	cmp	r3, r2
 800b2be:	d103      	bne.n	800b2c8 <strncmp+0x1c>
 800b2c0:	42a0      	cmp	r0, r4
 800b2c2:	d001      	beq.n	800b2c8 <strncmp+0x1c>
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d1f5      	bne.n	800b2b4 <strncmp+0x8>
 800b2c8:	1a98      	subs	r0, r3, r2
 800b2ca:	bd10      	pop	{r4, pc}
 800b2cc:	4610      	mov	r0, r2
 800b2ce:	e7fc      	b.n	800b2ca <strncmp+0x1e>

0800b2d0 <strncpy>:
 800b2d0:	b570      	push	{r4, r5, r6, lr}
 800b2d2:	3901      	subs	r1, #1
 800b2d4:	4604      	mov	r4, r0
 800b2d6:	b902      	cbnz	r2, 800b2da <strncpy+0xa>
 800b2d8:	bd70      	pop	{r4, r5, r6, pc}
 800b2da:	4623      	mov	r3, r4
 800b2dc:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 800b2e0:	f803 5b01 	strb.w	r5, [r3], #1
 800b2e4:	1e56      	subs	r6, r2, #1
 800b2e6:	b92d      	cbnz	r5, 800b2f4 <strncpy+0x24>
 800b2e8:	4414      	add	r4, r2
 800b2ea:	42a3      	cmp	r3, r4
 800b2ec:	d0f4      	beq.n	800b2d8 <strncpy+0x8>
 800b2ee:	f803 5b01 	strb.w	r5, [r3], #1
 800b2f2:	e7fa      	b.n	800b2ea <strncpy+0x1a>
 800b2f4:	461c      	mov	r4, r3
 800b2f6:	4632      	mov	r2, r6
 800b2f8:	e7ed      	b.n	800b2d6 <strncpy+0x6>

0800b2fa <__ssprint_r>:
 800b2fa:	6893      	ldr	r3, [r2, #8]
 800b2fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b300:	4681      	mov	r9, r0
 800b302:	460c      	mov	r4, r1
 800b304:	4616      	mov	r6, r2
 800b306:	2b00      	cmp	r3, #0
 800b308:	d05e      	beq.n	800b3c8 <__ssprint_r+0xce>
 800b30a:	f04f 0b00 	mov.w	fp, #0
 800b30e:	f8d2 a000 	ldr.w	sl, [r2]
 800b312:	465f      	mov	r7, fp
 800b314:	b357      	cbz	r7, 800b36c <__ssprint_r+0x72>
 800b316:	68a3      	ldr	r3, [r4, #8]
 800b318:	429f      	cmp	r7, r3
 800b31a:	d340      	bcc.n	800b39e <__ssprint_r+0xa4>
 800b31c:	89a2      	ldrh	r2, [r4, #12]
 800b31e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b322:	d03c      	beq.n	800b39e <__ssprint_r+0xa4>
 800b324:	6825      	ldr	r5, [r4, #0]
 800b326:	6921      	ldr	r1, [r4, #16]
 800b328:	eba5 0801 	sub.w	r8, r5, r1
 800b32c:	6965      	ldr	r5, [r4, #20]
 800b32e:	2302      	movs	r3, #2
 800b330:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b334:	fb95 f5f3 	sdiv	r5, r5, r3
 800b338:	f108 0301 	add.w	r3, r8, #1
 800b33c:	443b      	add	r3, r7
 800b33e:	429d      	cmp	r5, r3
 800b340:	bf38      	it	cc
 800b342:	461d      	movcc	r5, r3
 800b344:	0553      	lsls	r3, r2, #21
 800b346:	d544      	bpl.n	800b3d2 <__ssprint_r+0xd8>
 800b348:	4629      	mov	r1, r5
 800b34a:	4648      	mov	r0, r9
 800b34c:	f7ff f934 	bl	800a5b8 <_malloc_r>
 800b350:	b988      	cbnz	r0, 800b376 <__ssprint_r+0x7c>
 800b352:	230c      	movs	r3, #12
 800b354:	f8c9 3000 	str.w	r3, [r9]
 800b358:	89a3      	ldrh	r3, [r4, #12]
 800b35a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b35e:	81a3      	strh	r3, [r4, #12]
 800b360:	2300      	movs	r3, #0
 800b362:	e9c6 3301 	strd	r3, r3, [r6, #4]
 800b366:	f04f 30ff 	mov.w	r0, #4294967295
 800b36a:	e02f      	b.n	800b3cc <__ssprint_r+0xd2>
 800b36c:	e9da b700 	ldrd	fp, r7, [sl]
 800b370:	f10a 0a08 	add.w	sl, sl, #8
 800b374:	e7ce      	b.n	800b314 <__ssprint_r+0x1a>
 800b376:	4642      	mov	r2, r8
 800b378:	6921      	ldr	r1, [r4, #16]
 800b37a:	9001      	str	r0, [sp, #4]
 800b37c:	f7ff fb64 	bl	800aa48 <memcpy>
 800b380:	89a2      	ldrh	r2, [r4, #12]
 800b382:	9b01      	ldr	r3, [sp, #4]
 800b384:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b388:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b38c:	81a2      	strh	r2, [r4, #12]
 800b38e:	6123      	str	r3, [r4, #16]
 800b390:	6165      	str	r5, [r4, #20]
 800b392:	4443      	add	r3, r8
 800b394:	eba5 0508 	sub.w	r5, r5, r8
 800b398:	6023      	str	r3, [r4, #0]
 800b39a:	60a5      	str	r5, [r4, #8]
 800b39c:	463b      	mov	r3, r7
 800b39e:	42bb      	cmp	r3, r7
 800b3a0:	bf28      	it	cs
 800b3a2:	463b      	movcs	r3, r7
 800b3a4:	461a      	mov	r2, r3
 800b3a6:	4659      	mov	r1, fp
 800b3a8:	6820      	ldr	r0, [r4, #0]
 800b3aa:	9301      	str	r3, [sp, #4]
 800b3ac:	f000 f8c2 	bl	800b534 <memmove>
 800b3b0:	68a2      	ldr	r2, [r4, #8]
 800b3b2:	9b01      	ldr	r3, [sp, #4]
 800b3b4:	1ad2      	subs	r2, r2, r3
 800b3b6:	60a2      	str	r2, [r4, #8]
 800b3b8:	6822      	ldr	r2, [r4, #0]
 800b3ba:	4413      	add	r3, r2
 800b3bc:	6023      	str	r3, [r4, #0]
 800b3be:	68b3      	ldr	r3, [r6, #8]
 800b3c0:	1bdf      	subs	r7, r3, r7
 800b3c2:	60b7      	str	r7, [r6, #8]
 800b3c4:	2f00      	cmp	r7, #0
 800b3c6:	d1d1      	bne.n	800b36c <__ssprint_r+0x72>
 800b3c8:	2000      	movs	r0, #0
 800b3ca:	6070      	str	r0, [r6, #4]
 800b3cc:	b003      	add	sp, #12
 800b3ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3d2:	462a      	mov	r2, r5
 800b3d4:	4648      	mov	r0, r9
 800b3d6:	f000 f8c7 	bl	800b568 <_realloc_r>
 800b3da:	4603      	mov	r3, r0
 800b3dc:	2800      	cmp	r0, #0
 800b3de:	d1d6      	bne.n	800b38e <__ssprint_r+0x94>
 800b3e0:	6921      	ldr	r1, [r4, #16]
 800b3e2:	4648      	mov	r0, r9
 800b3e4:	f7fe fcf0 	bl	8009dc8 <_free_r>
 800b3e8:	e7b3      	b.n	800b352 <__ssprint_r+0x58>

0800b3ea <sysconf>:
 800b3ea:	2808      	cmp	r0, #8
 800b3ec:	b508      	push	{r3, lr}
 800b3ee:	d006      	beq.n	800b3fe <sysconf+0x14>
 800b3f0:	f000 f89a 	bl	800b528 <__errno>
 800b3f4:	2316      	movs	r3, #22
 800b3f6:	6003      	str	r3, [r0, #0]
 800b3f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b3fc:	bd08      	pop	{r3, pc}
 800b3fe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b402:	e7fb      	b.n	800b3fc <sysconf+0x12>

0800b404 <__ascii_wctomb>:
 800b404:	b149      	cbz	r1, 800b41a <__ascii_wctomb+0x16>
 800b406:	2aff      	cmp	r2, #255	; 0xff
 800b408:	bf85      	ittet	hi
 800b40a:	238a      	movhi	r3, #138	; 0x8a
 800b40c:	6003      	strhi	r3, [r0, #0]
 800b40e:	700a      	strbls	r2, [r1, #0]
 800b410:	f04f 30ff 	movhi.w	r0, #4294967295
 800b414:	bf98      	it	ls
 800b416:	2001      	movls	r0, #1
 800b418:	4770      	bx	lr
 800b41a:	4608      	mov	r0, r1
 800b41c:	4770      	bx	lr
	...

0800b420 <__register_exitproc>:
 800b420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b424:	4c26      	ldr	r4, [pc, #152]	; (800b4c0 <__register_exitproc+0xa0>)
 800b426:	4606      	mov	r6, r0
 800b428:	6820      	ldr	r0, [r4, #0]
 800b42a:	4698      	mov	r8, r3
 800b42c:	460f      	mov	r7, r1
 800b42e:	4691      	mov	r9, r2
 800b430:	f7ff f8c0 	bl	800a5b4 <__retarget_lock_acquire_recursive>
 800b434:	4b23      	ldr	r3, [pc, #140]	; (800b4c4 <__register_exitproc+0xa4>)
 800b436:	681d      	ldr	r5, [r3, #0]
 800b438:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 800b43c:	b918      	cbnz	r0, 800b446 <__register_exitproc+0x26>
 800b43e:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 800b442:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 800b446:	6843      	ldr	r3, [r0, #4]
 800b448:	2b1f      	cmp	r3, #31
 800b44a:	dd19      	ble.n	800b480 <__register_exitproc+0x60>
 800b44c:	4b1e      	ldr	r3, [pc, #120]	; (800b4c8 <__register_exitproc+0xa8>)
 800b44e:	b933      	cbnz	r3, 800b45e <__register_exitproc+0x3e>
 800b450:	6820      	ldr	r0, [r4, #0]
 800b452:	f7ff f8b0 	bl	800a5b6 <__retarget_lock_release_recursive>
 800b456:	f04f 30ff 	mov.w	r0, #4294967295
 800b45a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b45e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800b462:	f3af 8000 	nop.w
 800b466:	2800      	cmp	r0, #0
 800b468:	d0f2      	beq.n	800b450 <__register_exitproc+0x30>
 800b46a:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 800b46e:	6003      	str	r3, [r0, #0]
 800b470:	2200      	movs	r2, #0
 800b472:	6042      	str	r2, [r0, #4]
 800b474:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 800b478:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 800b47c:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 800b480:	6843      	ldr	r3, [r0, #4]
 800b482:	b19e      	cbz	r6, 800b4ac <__register_exitproc+0x8c>
 800b484:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 800b488:	2201      	movs	r2, #1
 800b48a:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 800b48e:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 800b492:	409a      	lsls	r2, r3
 800b494:	4311      	orrs	r1, r2
 800b496:	2e02      	cmp	r6, #2
 800b498:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 800b49c:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 800b4a0:	bf02      	ittt	eq
 800b4a2:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 800b4a6:	430a      	orreq	r2, r1
 800b4a8:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 800b4ac:	1c5a      	adds	r2, r3, #1
 800b4ae:	3302      	adds	r3, #2
 800b4b0:	6042      	str	r2, [r0, #4]
 800b4b2:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 800b4b6:	6820      	ldr	r0, [r4, #0]
 800b4b8:	f7ff f87d 	bl	800a5b6 <__retarget_lock_release_recursive>
 800b4bc:	2000      	movs	r0, #0
 800b4be:	e7cc      	b.n	800b45a <__register_exitproc+0x3a>
 800b4c0:	20000440 	.word	0x20000440
 800b4c4:	0800e228 	.word	0x0800e228
 800b4c8:	00000000 	.word	0x00000000

0800b4cc <_calloc_r>:
 800b4cc:	b510      	push	{r4, lr}
 800b4ce:	4351      	muls	r1, r2
 800b4d0:	f7ff f872 	bl	800a5b8 <_malloc_r>
 800b4d4:	4604      	mov	r4, r0
 800b4d6:	b198      	cbz	r0, 800b500 <_calloc_r+0x34>
 800b4d8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b4dc:	f022 0203 	bic.w	r2, r2, #3
 800b4e0:	3a04      	subs	r2, #4
 800b4e2:	2a24      	cmp	r2, #36	; 0x24
 800b4e4:	d81b      	bhi.n	800b51e <_calloc_r+0x52>
 800b4e6:	2a13      	cmp	r2, #19
 800b4e8:	d917      	bls.n	800b51a <_calloc_r+0x4e>
 800b4ea:	2100      	movs	r1, #0
 800b4ec:	2a1b      	cmp	r2, #27
 800b4ee:	e9c0 1100 	strd	r1, r1, [r0]
 800b4f2:	d807      	bhi.n	800b504 <_calloc_r+0x38>
 800b4f4:	f100 0308 	add.w	r3, r0, #8
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	e9c3 2200 	strd	r2, r2, [r3]
 800b4fe:	609a      	str	r2, [r3, #8]
 800b500:	4620      	mov	r0, r4
 800b502:	bd10      	pop	{r4, pc}
 800b504:	2a24      	cmp	r2, #36	; 0x24
 800b506:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800b50a:	bf11      	iteee	ne
 800b50c:	f100 0310 	addne.w	r3, r0, #16
 800b510:	6101      	streq	r1, [r0, #16]
 800b512:	f100 0318 	addeq.w	r3, r0, #24
 800b516:	6141      	streq	r1, [r0, #20]
 800b518:	e7ee      	b.n	800b4f8 <_calloc_r+0x2c>
 800b51a:	4603      	mov	r3, r0
 800b51c:	e7ec      	b.n	800b4f8 <_calloc_r+0x2c>
 800b51e:	2100      	movs	r1, #0
 800b520:	f7fb fca6 	bl	8006e70 <memset>
 800b524:	e7ec      	b.n	800b500 <_calloc_r+0x34>
	...

0800b528 <__errno>:
 800b528:	4b01      	ldr	r3, [pc, #4]	; (800b530 <__errno+0x8>)
 800b52a:	6818      	ldr	r0, [r3, #0]
 800b52c:	4770      	bx	lr
 800b52e:	bf00      	nop
 800b530:	20000010 	.word	0x20000010

0800b534 <memmove>:
 800b534:	4288      	cmp	r0, r1
 800b536:	b510      	push	{r4, lr}
 800b538:	eb01 0302 	add.w	r3, r1, r2
 800b53c:	d807      	bhi.n	800b54e <memmove+0x1a>
 800b53e:	1e42      	subs	r2, r0, #1
 800b540:	4299      	cmp	r1, r3
 800b542:	d00a      	beq.n	800b55a <memmove+0x26>
 800b544:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b548:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b54c:	e7f8      	b.n	800b540 <memmove+0xc>
 800b54e:	4283      	cmp	r3, r0
 800b550:	d9f5      	bls.n	800b53e <memmove+0xa>
 800b552:	1881      	adds	r1, r0, r2
 800b554:	1ad2      	subs	r2, r2, r3
 800b556:	42d3      	cmn	r3, r2
 800b558:	d100      	bne.n	800b55c <memmove+0x28>
 800b55a:	bd10      	pop	{r4, pc}
 800b55c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b560:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b564:	e7f7      	b.n	800b556 <memmove+0x22>
	...

0800b568 <_realloc_r>:
 800b568:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b56c:	4682      	mov	sl, r0
 800b56e:	460c      	mov	r4, r1
 800b570:	b929      	cbnz	r1, 800b57e <_realloc_r+0x16>
 800b572:	4611      	mov	r1, r2
 800b574:	b003      	add	sp, #12
 800b576:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b57a:	f7ff b81d 	b.w	800a5b8 <_malloc_r>
 800b57e:	9201      	str	r2, [sp, #4]
 800b580:	f7ff fa6e 	bl	800aa60 <__malloc_lock>
 800b584:	9a01      	ldr	r2, [sp, #4]
 800b586:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800b58a:	f102 080b 	add.w	r8, r2, #11
 800b58e:	f1b8 0f16 	cmp.w	r8, #22
 800b592:	f1a4 0908 	sub.w	r9, r4, #8
 800b596:	f025 0603 	bic.w	r6, r5, #3
 800b59a:	d90b      	bls.n	800b5b4 <_realloc_r+0x4c>
 800b59c:	f038 0807 	bics.w	r8, r8, #7
 800b5a0:	d50a      	bpl.n	800b5b8 <_realloc_r+0x50>
 800b5a2:	230c      	movs	r3, #12
 800b5a4:	f8ca 3000 	str.w	r3, [sl]
 800b5a8:	f04f 0b00 	mov.w	fp, #0
 800b5ac:	4658      	mov	r0, fp
 800b5ae:	b003      	add	sp, #12
 800b5b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5b4:	f04f 0810 	mov.w	r8, #16
 800b5b8:	4590      	cmp	r8, r2
 800b5ba:	d3f2      	bcc.n	800b5a2 <_realloc_r+0x3a>
 800b5bc:	45b0      	cmp	r8, r6
 800b5be:	f340 8170 	ble.w	800b8a2 <_realloc_r+0x33a>
 800b5c2:	49a9      	ldr	r1, [pc, #676]	; (800b868 <_realloc_r+0x300>)
 800b5c4:	9101      	str	r1, [sp, #4]
 800b5c6:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800b5ca:	eb09 0306 	add.w	r3, r9, r6
 800b5ce:	459c      	cmp	ip, r3
 800b5d0:	6858      	ldr	r0, [r3, #4]
 800b5d2:	d005      	beq.n	800b5e0 <_realloc_r+0x78>
 800b5d4:	f020 0101 	bic.w	r1, r0, #1
 800b5d8:	4419      	add	r1, r3
 800b5da:	6849      	ldr	r1, [r1, #4]
 800b5dc:	07cf      	lsls	r7, r1, #31
 800b5de:	d447      	bmi.n	800b670 <_realloc_r+0x108>
 800b5e0:	f020 0003 	bic.w	r0, r0, #3
 800b5e4:	459c      	cmp	ip, r3
 800b5e6:	eb06 0700 	add.w	r7, r6, r0
 800b5ea:	d119      	bne.n	800b620 <_realloc_r+0xb8>
 800b5ec:	f108 0110 	add.w	r1, r8, #16
 800b5f0:	42b9      	cmp	r1, r7
 800b5f2:	dc3f      	bgt.n	800b674 <_realloc_r+0x10c>
 800b5f4:	eb09 0308 	add.w	r3, r9, r8
 800b5f8:	9a01      	ldr	r2, [sp, #4]
 800b5fa:	eba7 0708 	sub.w	r7, r7, r8
 800b5fe:	f047 0701 	orr.w	r7, r7, #1
 800b602:	6093      	str	r3, [r2, #8]
 800b604:	605f      	str	r7, [r3, #4]
 800b606:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b60a:	f003 0301 	and.w	r3, r3, #1
 800b60e:	ea43 0308 	orr.w	r3, r3, r8
 800b612:	f844 3c04 	str.w	r3, [r4, #-4]
 800b616:	4650      	mov	r0, sl
 800b618:	f7ff fa28 	bl	800aa6c <__malloc_unlock>
 800b61c:	46a3      	mov	fp, r4
 800b61e:	e7c5      	b.n	800b5ac <_realloc_r+0x44>
 800b620:	45b8      	cmp	r8, r7
 800b622:	dc27      	bgt.n	800b674 <_realloc_r+0x10c>
 800b624:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800b628:	60da      	str	r2, [r3, #12]
 800b62a:	6093      	str	r3, [r2, #8]
 800b62c:	eba7 0008 	sub.w	r0, r7, r8
 800b630:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800b634:	280f      	cmp	r0, #15
 800b636:	f002 0201 	and.w	r2, r2, #1
 800b63a:	eb09 0307 	add.w	r3, r9, r7
 800b63e:	f240 8132 	bls.w	800b8a6 <_realloc_r+0x33e>
 800b642:	eb09 0108 	add.w	r1, r9, r8
 800b646:	ea48 0202 	orr.w	r2, r8, r2
 800b64a:	f040 0001 	orr.w	r0, r0, #1
 800b64e:	f8c9 2004 	str.w	r2, [r9, #4]
 800b652:	6048      	str	r0, [r1, #4]
 800b654:	685a      	ldr	r2, [r3, #4]
 800b656:	f042 0201 	orr.w	r2, r2, #1
 800b65a:	605a      	str	r2, [r3, #4]
 800b65c:	3108      	adds	r1, #8
 800b65e:	4650      	mov	r0, sl
 800b660:	f7fe fbb2 	bl	8009dc8 <_free_r>
 800b664:	4650      	mov	r0, sl
 800b666:	f7ff fa01 	bl	800aa6c <__malloc_unlock>
 800b66a:	f109 0b08 	add.w	fp, r9, #8
 800b66e:	e79d      	b.n	800b5ac <_realloc_r+0x44>
 800b670:	2000      	movs	r0, #0
 800b672:	4603      	mov	r3, r0
 800b674:	07e9      	lsls	r1, r5, #31
 800b676:	f100 80c6 	bmi.w	800b806 <_realloc_r+0x29e>
 800b67a:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800b67e:	eba9 0505 	sub.w	r5, r9, r5
 800b682:	6869      	ldr	r1, [r5, #4]
 800b684:	f021 0103 	bic.w	r1, r1, #3
 800b688:	eb01 0b06 	add.w	fp, r1, r6
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	f000 8086 	beq.w	800b79e <_realloc_r+0x236>
 800b692:	459c      	cmp	ip, r3
 800b694:	eb00 070b 	add.w	r7, r0, fp
 800b698:	d149      	bne.n	800b72e <_realloc_r+0x1c6>
 800b69a:	f108 0310 	add.w	r3, r8, #16
 800b69e:	42bb      	cmp	r3, r7
 800b6a0:	dc7d      	bgt.n	800b79e <_realloc_r+0x236>
 800b6a2:	46ab      	mov	fp, r5
 800b6a4:	68eb      	ldr	r3, [r5, #12]
 800b6a6:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800b6aa:	60d3      	str	r3, [r2, #12]
 800b6ac:	609a      	str	r2, [r3, #8]
 800b6ae:	1f32      	subs	r2, r6, #4
 800b6b0:	2a24      	cmp	r2, #36	; 0x24
 800b6b2:	d837      	bhi.n	800b724 <_realloc_r+0x1bc>
 800b6b4:	2a13      	cmp	r2, #19
 800b6b6:	d933      	bls.n	800b720 <_realloc_r+0x1b8>
 800b6b8:	6823      	ldr	r3, [r4, #0]
 800b6ba:	60ab      	str	r3, [r5, #8]
 800b6bc:	6863      	ldr	r3, [r4, #4]
 800b6be:	60eb      	str	r3, [r5, #12]
 800b6c0:	2a1b      	cmp	r2, #27
 800b6c2:	d81b      	bhi.n	800b6fc <_realloc_r+0x194>
 800b6c4:	3408      	adds	r4, #8
 800b6c6:	f105 0310 	add.w	r3, r5, #16
 800b6ca:	6822      	ldr	r2, [r4, #0]
 800b6cc:	601a      	str	r2, [r3, #0]
 800b6ce:	6862      	ldr	r2, [r4, #4]
 800b6d0:	605a      	str	r2, [r3, #4]
 800b6d2:	68a2      	ldr	r2, [r4, #8]
 800b6d4:	609a      	str	r2, [r3, #8]
 800b6d6:	eb05 0308 	add.w	r3, r5, r8
 800b6da:	9a01      	ldr	r2, [sp, #4]
 800b6dc:	eba7 0708 	sub.w	r7, r7, r8
 800b6e0:	f047 0701 	orr.w	r7, r7, #1
 800b6e4:	6093      	str	r3, [r2, #8]
 800b6e6:	605f      	str	r7, [r3, #4]
 800b6e8:	686b      	ldr	r3, [r5, #4]
 800b6ea:	f003 0301 	and.w	r3, r3, #1
 800b6ee:	ea43 0308 	orr.w	r3, r3, r8
 800b6f2:	606b      	str	r3, [r5, #4]
 800b6f4:	4650      	mov	r0, sl
 800b6f6:	f7ff f9b9 	bl	800aa6c <__malloc_unlock>
 800b6fa:	e757      	b.n	800b5ac <_realloc_r+0x44>
 800b6fc:	68a3      	ldr	r3, [r4, #8]
 800b6fe:	612b      	str	r3, [r5, #16]
 800b700:	68e3      	ldr	r3, [r4, #12]
 800b702:	616b      	str	r3, [r5, #20]
 800b704:	2a24      	cmp	r2, #36	; 0x24
 800b706:	bf01      	itttt	eq
 800b708:	6923      	ldreq	r3, [r4, #16]
 800b70a:	61ab      	streq	r3, [r5, #24]
 800b70c:	6962      	ldreq	r2, [r4, #20]
 800b70e:	61ea      	streq	r2, [r5, #28]
 800b710:	bf19      	ittee	ne
 800b712:	3410      	addne	r4, #16
 800b714:	f105 0318 	addne.w	r3, r5, #24
 800b718:	f105 0320 	addeq.w	r3, r5, #32
 800b71c:	3418      	addeq	r4, #24
 800b71e:	e7d4      	b.n	800b6ca <_realloc_r+0x162>
 800b720:	465b      	mov	r3, fp
 800b722:	e7d2      	b.n	800b6ca <_realloc_r+0x162>
 800b724:	4621      	mov	r1, r4
 800b726:	4658      	mov	r0, fp
 800b728:	f7ff ff04 	bl	800b534 <memmove>
 800b72c:	e7d3      	b.n	800b6d6 <_realloc_r+0x16e>
 800b72e:	45b8      	cmp	r8, r7
 800b730:	dc35      	bgt.n	800b79e <_realloc_r+0x236>
 800b732:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800b736:	4628      	mov	r0, r5
 800b738:	60da      	str	r2, [r3, #12]
 800b73a:	6093      	str	r3, [r2, #8]
 800b73c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b740:	68eb      	ldr	r3, [r5, #12]
 800b742:	60d3      	str	r3, [r2, #12]
 800b744:	609a      	str	r2, [r3, #8]
 800b746:	1f32      	subs	r2, r6, #4
 800b748:	2a24      	cmp	r2, #36	; 0x24
 800b74a:	d824      	bhi.n	800b796 <_realloc_r+0x22e>
 800b74c:	2a13      	cmp	r2, #19
 800b74e:	d908      	bls.n	800b762 <_realloc_r+0x1fa>
 800b750:	6823      	ldr	r3, [r4, #0]
 800b752:	60ab      	str	r3, [r5, #8]
 800b754:	6863      	ldr	r3, [r4, #4]
 800b756:	60eb      	str	r3, [r5, #12]
 800b758:	2a1b      	cmp	r2, #27
 800b75a:	d80a      	bhi.n	800b772 <_realloc_r+0x20a>
 800b75c:	3408      	adds	r4, #8
 800b75e:	f105 0010 	add.w	r0, r5, #16
 800b762:	6823      	ldr	r3, [r4, #0]
 800b764:	6003      	str	r3, [r0, #0]
 800b766:	6863      	ldr	r3, [r4, #4]
 800b768:	6043      	str	r3, [r0, #4]
 800b76a:	68a3      	ldr	r3, [r4, #8]
 800b76c:	6083      	str	r3, [r0, #8]
 800b76e:	46a9      	mov	r9, r5
 800b770:	e75c      	b.n	800b62c <_realloc_r+0xc4>
 800b772:	68a3      	ldr	r3, [r4, #8]
 800b774:	612b      	str	r3, [r5, #16]
 800b776:	68e3      	ldr	r3, [r4, #12]
 800b778:	616b      	str	r3, [r5, #20]
 800b77a:	2a24      	cmp	r2, #36	; 0x24
 800b77c:	bf01      	itttt	eq
 800b77e:	6923      	ldreq	r3, [r4, #16]
 800b780:	61ab      	streq	r3, [r5, #24]
 800b782:	6963      	ldreq	r3, [r4, #20]
 800b784:	61eb      	streq	r3, [r5, #28]
 800b786:	bf19      	ittee	ne
 800b788:	3410      	addne	r4, #16
 800b78a:	f105 0018 	addne.w	r0, r5, #24
 800b78e:	f105 0020 	addeq.w	r0, r5, #32
 800b792:	3418      	addeq	r4, #24
 800b794:	e7e5      	b.n	800b762 <_realloc_r+0x1fa>
 800b796:	4621      	mov	r1, r4
 800b798:	f7ff fecc 	bl	800b534 <memmove>
 800b79c:	e7e7      	b.n	800b76e <_realloc_r+0x206>
 800b79e:	45d8      	cmp	r8, fp
 800b7a0:	dc31      	bgt.n	800b806 <_realloc_r+0x29e>
 800b7a2:	4628      	mov	r0, r5
 800b7a4:	68eb      	ldr	r3, [r5, #12]
 800b7a6:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b7aa:	60d3      	str	r3, [r2, #12]
 800b7ac:	609a      	str	r2, [r3, #8]
 800b7ae:	1f32      	subs	r2, r6, #4
 800b7b0:	2a24      	cmp	r2, #36	; 0x24
 800b7b2:	d824      	bhi.n	800b7fe <_realloc_r+0x296>
 800b7b4:	2a13      	cmp	r2, #19
 800b7b6:	d908      	bls.n	800b7ca <_realloc_r+0x262>
 800b7b8:	6823      	ldr	r3, [r4, #0]
 800b7ba:	60ab      	str	r3, [r5, #8]
 800b7bc:	6863      	ldr	r3, [r4, #4]
 800b7be:	60eb      	str	r3, [r5, #12]
 800b7c0:	2a1b      	cmp	r2, #27
 800b7c2:	d80a      	bhi.n	800b7da <_realloc_r+0x272>
 800b7c4:	3408      	adds	r4, #8
 800b7c6:	f105 0010 	add.w	r0, r5, #16
 800b7ca:	6823      	ldr	r3, [r4, #0]
 800b7cc:	6003      	str	r3, [r0, #0]
 800b7ce:	6863      	ldr	r3, [r4, #4]
 800b7d0:	6043      	str	r3, [r0, #4]
 800b7d2:	68a3      	ldr	r3, [r4, #8]
 800b7d4:	6083      	str	r3, [r0, #8]
 800b7d6:	465f      	mov	r7, fp
 800b7d8:	e7c9      	b.n	800b76e <_realloc_r+0x206>
 800b7da:	68a3      	ldr	r3, [r4, #8]
 800b7dc:	612b      	str	r3, [r5, #16]
 800b7de:	68e3      	ldr	r3, [r4, #12]
 800b7e0:	616b      	str	r3, [r5, #20]
 800b7e2:	2a24      	cmp	r2, #36	; 0x24
 800b7e4:	bf01      	itttt	eq
 800b7e6:	6923      	ldreq	r3, [r4, #16]
 800b7e8:	61ab      	streq	r3, [r5, #24]
 800b7ea:	6963      	ldreq	r3, [r4, #20]
 800b7ec:	61eb      	streq	r3, [r5, #28]
 800b7ee:	bf19      	ittee	ne
 800b7f0:	3410      	addne	r4, #16
 800b7f2:	f105 0018 	addne.w	r0, r5, #24
 800b7f6:	f105 0020 	addeq.w	r0, r5, #32
 800b7fa:	3418      	addeq	r4, #24
 800b7fc:	e7e5      	b.n	800b7ca <_realloc_r+0x262>
 800b7fe:	4621      	mov	r1, r4
 800b800:	f7ff fe98 	bl	800b534 <memmove>
 800b804:	e7e7      	b.n	800b7d6 <_realloc_r+0x26e>
 800b806:	4611      	mov	r1, r2
 800b808:	4650      	mov	r0, sl
 800b80a:	f7fe fed5 	bl	800a5b8 <_malloc_r>
 800b80e:	4683      	mov	fp, r0
 800b810:	2800      	cmp	r0, #0
 800b812:	f43f af6f 	beq.w	800b6f4 <_realloc_r+0x18c>
 800b816:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b81a:	f023 0301 	bic.w	r3, r3, #1
 800b81e:	444b      	add	r3, r9
 800b820:	f1a0 0208 	sub.w	r2, r0, #8
 800b824:	4293      	cmp	r3, r2
 800b826:	d105      	bne.n	800b834 <_realloc_r+0x2cc>
 800b828:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b82c:	f027 0703 	bic.w	r7, r7, #3
 800b830:	4437      	add	r7, r6
 800b832:	e6fb      	b.n	800b62c <_realloc_r+0xc4>
 800b834:	1f32      	subs	r2, r6, #4
 800b836:	2a24      	cmp	r2, #36	; 0x24
 800b838:	d82f      	bhi.n	800b89a <_realloc_r+0x332>
 800b83a:	2a13      	cmp	r2, #19
 800b83c:	d92a      	bls.n	800b894 <_realloc_r+0x32c>
 800b83e:	6823      	ldr	r3, [r4, #0]
 800b840:	6003      	str	r3, [r0, #0]
 800b842:	6863      	ldr	r3, [r4, #4]
 800b844:	6043      	str	r3, [r0, #4]
 800b846:	2a1b      	cmp	r2, #27
 800b848:	d810      	bhi.n	800b86c <_realloc_r+0x304>
 800b84a:	f104 0208 	add.w	r2, r4, #8
 800b84e:	f100 0308 	add.w	r3, r0, #8
 800b852:	6811      	ldr	r1, [r2, #0]
 800b854:	6019      	str	r1, [r3, #0]
 800b856:	6851      	ldr	r1, [r2, #4]
 800b858:	6059      	str	r1, [r3, #4]
 800b85a:	6892      	ldr	r2, [r2, #8]
 800b85c:	609a      	str	r2, [r3, #8]
 800b85e:	4621      	mov	r1, r4
 800b860:	4650      	mov	r0, sl
 800b862:	f7fe fab1 	bl	8009dc8 <_free_r>
 800b866:	e745      	b.n	800b6f4 <_realloc_r+0x18c>
 800b868:	200005b0 	.word	0x200005b0
 800b86c:	68a3      	ldr	r3, [r4, #8]
 800b86e:	6083      	str	r3, [r0, #8]
 800b870:	68e3      	ldr	r3, [r4, #12]
 800b872:	60c3      	str	r3, [r0, #12]
 800b874:	2a24      	cmp	r2, #36	; 0x24
 800b876:	bf01      	itttt	eq
 800b878:	6923      	ldreq	r3, [r4, #16]
 800b87a:	6103      	streq	r3, [r0, #16]
 800b87c:	6961      	ldreq	r1, [r4, #20]
 800b87e:	6141      	streq	r1, [r0, #20]
 800b880:	bf19      	ittee	ne
 800b882:	f104 0210 	addne.w	r2, r4, #16
 800b886:	f100 0310 	addne.w	r3, r0, #16
 800b88a:	f104 0218 	addeq.w	r2, r4, #24
 800b88e:	f100 0318 	addeq.w	r3, r0, #24
 800b892:	e7de      	b.n	800b852 <_realloc_r+0x2ea>
 800b894:	4603      	mov	r3, r0
 800b896:	4622      	mov	r2, r4
 800b898:	e7db      	b.n	800b852 <_realloc_r+0x2ea>
 800b89a:	4621      	mov	r1, r4
 800b89c:	f7ff fe4a 	bl	800b534 <memmove>
 800b8a0:	e7dd      	b.n	800b85e <_realloc_r+0x2f6>
 800b8a2:	4637      	mov	r7, r6
 800b8a4:	e6c2      	b.n	800b62c <_realloc_r+0xc4>
 800b8a6:	4317      	orrs	r7, r2
 800b8a8:	f8c9 7004 	str.w	r7, [r9, #4]
 800b8ac:	685a      	ldr	r2, [r3, #4]
 800b8ae:	f042 0201 	orr.w	r2, r2, #1
 800b8b2:	605a      	str	r2, [r3, #4]
 800b8b4:	e6d6      	b.n	800b664 <_realloc_r+0xfc>
 800b8b6:	bf00      	nop

0800b8b8 <cos>:
 800b8b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b8ba:	ec51 0b10 	vmov	r0, r1, d0
 800b8be:	4a1e      	ldr	r2, [pc, #120]	; (800b938 <cos+0x80>)
 800b8c0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b8c4:	4293      	cmp	r3, r2
 800b8c6:	dc06      	bgt.n	800b8d6 <cos+0x1e>
 800b8c8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800b930 <cos+0x78>
 800b8cc:	f001 fc54 	bl	800d178 <__kernel_cos>
 800b8d0:	ec51 0b10 	vmov	r0, r1, d0
 800b8d4:	e007      	b.n	800b8e6 <cos+0x2e>
 800b8d6:	4a19      	ldr	r2, [pc, #100]	; (800b93c <cos+0x84>)
 800b8d8:	4293      	cmp	r3, r2
 800b8da:	dd09      	ble.n	800b8f0 <cos+0x38>
 800b8dc:	ee10 2a10 	vmov	r2, s0
 800b8e0:	460b      	mov	r3, r1
 800b8e2:	f7f4 fcd1 	bl	8000288 <__aeabi_dsub>
 800b8e6:	ec41 0b10 	vmov	d0, r0, r1
 800b8ea:	b005      	add	sp, #20
 800b8ec:	f85d fb04 	ldr.w	pc, [sp], #4
 800b8f0:	4668      	mov	r0, sp
 800b8f2:	f001 f99d 	bl	800cc30 <__ieee754_rem_pio2>
 800b8f6:	f000 0003 	and.w	r0, r0, #3
 800b8fa:	2801      	cmp	r0, #1
 800b8fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b900:	ed9d 0b00 	vldr	d0, [sp]
 800b904:	d007      	beq.n	800b916 <cos+0x5e>
 800b906:	2802      	cmp	r0, #2
 800b908:	d00e      	beq.n	800b928 <cos+0x70>
 800b90a:	2800      	cmp	r0, #0
 800b90c:	d0de      	beq.n	800b8cc <cos+0x14>
 800b90e:	2001      	movs	r0, #1
 800b910:	f002 f83a 	bl	800d988 <__kernel_sin>
 800b914:	e7dc      	b.n	800b8d0 <cos+0x18>
 800b916:	f002 f837 	bl	800d988 <__kernel_sin>
 800b91a:	ec53 2b10 	vmov	r2, r3, d0
 800b91e:	ee10 0a10 	vmov	r0, s0
 800b922:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b926:	e7de      	b.n	800b8e6 <cos+0x2e>
 800b928:	f001 fc26 	bl	800d178 <__kernel_cos>
 800b92c:	e7f5      	b.n	800b91a <cos+0x62>
 800b92e:	bf00      	nop
	...
 800b938:	3fe921fb 	.word	0x3fe921fb
 800b93c:	7fefffff 	.word	0x7fefffff

0800b940 <sin>:
 800b940:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b942:	ec51 0b10 	vmov	r0, r1, d0
 800b946:	4a20      	ldr	r2, [pc, #128]	; (800b9c8 <sin+0x88>)
 800b948:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b94c:	4293      	cmp	r3, r2
 800b94e:	dc07      	bgt.n	800b960 <sin+0x20>
 800b950:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800b9c0 <sin+0x80>
 800b954:	2000      	movs	r0, #0
 800b956:	f002 f817 	bl	800d988 <__kernel_sin>
 800b95a:	ec51 0b10 	vmov	r0, r1, d0
 800b95e:	e007      	b.n	800b970 <sin+0x30>
 800b960:	4a1a      	ldr	r2, [pc, #104]	; (800b9cc <sin+0x8c>)
 800b962:	4293      	cmp	r3, r2
 800b964:	dd09      	ble.n	800b97a <sin+0x3a>
 800b966:	ee10 2a10 	vmov	r2, s0
 800b96a:	460b      	mov	r3, r1
 800b96c:	f7f4 fc8c 	bl	8000288 <__aeabi_dsub>
 800b970:	ec41 0b10 	vmov	d0, r0, r1
 800b974:	b005      	add	sp, #20
 800b976:	f85d fb04 	ldr.w	pc, [sp], #4
 800b97a:	4668      	mov	r0, sp
 800b97c:	f001 f958 	bl	800cc30 <__ieee754_rem_pio2>
 800b980:	f000 0003 	and.w	r0, r0, #3
 800b984:	2801      	cmp	r0, #1
 800b986:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b98a:	ed9d 0b00 	vldr	d0, [sp]
 800b98e:	d004      	beq.n	800b99a <sin+0x5a>
 800b990:	2802      	cmp	r0, #2
 800b992:	d005      	beq.n	800b9a0 <sin+0x60>
 800b994:	b970      	cbnz	r0, 800b9b4 <sin+0x74>
 800b996:	2001      	movs	r0, #1
 800b998:	e7dd      	b.n	800b956 <sin+0x16>
 800b99a:	f001 fbed 	bl	800d178 <__kernel_cos>
 800b99e:	e7dc      	b.n	800b95a <sin+0x1a>
 800b9a0:	2001      	movs	r0, #1
 800b9a2:	f001 fff1 	bl	800d988 <__kernel_sin>
 800b9a6:	ec53 2b10 	vmov	r2, r3, d0
 800b9aa:	ee10 0a10 	vmov	r0, s0
 800b9ae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b9b2:	e7dd      	b.n	800b970 <sin+0x30>
 800b9b4:	f001 fbe0 	bl	800d178 <__kernel_cos>
 800b9b8:	e7f5      	b.n	800b9a6 <sin+0x66>
 800b9ba:	bf00      	nop
 800b9bc:	f3af 8000 	nop.w
	...
 800b9c8:	3fe921fb 	.word	0x3fe921fb
 800b9cc:	7fefffff 	.word	0x7fefffff

0800b9d0 <atan2>:
 800b9d0:	f000 ba2e 	b.w	800be30 <__ieee754_atan2>

0800b9d4 <fmod>:
 800b9d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b9d8:	ed2d 8b02 	vpush	{d8}
 800b9dc:	b08b      	sub	sp, #44	; 0x2c
 800b9de:	ec55 4b10 	vmov	r4, r5, d0
 800b9e2:	ec57 6b11 	vmov	r6, r7, d1
 800b9e6:	f000 fb01 	bl	800bfec <__ieee754_fmod>
 800b9ea:	4b2a      	ldr	r3, [pc, #168]	; (800ba94 <fmod+0xc0>)
 800b9ec:	eeb0 8a40 	vmov.f32	s16, s0
 800b9f0:	eef0 8a60 	vmov.f32	s17, s1
 800b9f4:	f993 8000 	ldrsb.w	r8, [r3]
 800b9f8:	f1b8 3fff 	cmp.w	r8, #4294967295
 800b9fc:	d030      	beq.n	800ba60 <fmod+0x8c>
 800b9fe:	4632      	mov	r2, r6
 800ba00:	463b      	mov	r3, r7
 800ba02:	4630      	mov	r0, r6
 800ba04:	4639      	mov	r1, r7
 800ba06:	f7f5 f891 	bl	8000b2c <__aeabi_dcmpun>
 800ba0a:	bb48      	cbnz	r0, 800ba60 <fmod+0x8c>
 800ba0c:	4622      	mov	r2, r4
 800ba0e:	462b      	mov	r3, r5
 800ba10:	4620      	mov	r0, r4
 800ba12:	4629      	mov	r1, r5
 800ba14:	f7f5 f88a 	bl	8000b2c <__aeabi_dcmpun>
 800ba18:	4681      	mov	r9, r0
 800ba1a:	bb08      	cbnz	r0, 800ba60 <fmod+0x8c>
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	2300      	movs	r3, #0
 800ba20:	4630      	mov	r0, r6
 800ba22:	4639      	mov	r1, r7
 800ba24:	f7f5 f850 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba28:	b1d0      	cbz	r0, 800ba60 <fmod+0x8c>
 800ba2a:	2301      	movs	r3, #1
 800ba2c:	9300      	str	r3, [sp, #0]
 800ba2e:	4b1a      	ldr	r3, [pc, #104]	; (800ba98 <fmod+0xc4>)
 800ba30:	9301      	str	r3, [sp, #4]
 800ba32:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ba36:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ba3a:	f8cd 9020 	str.w	r9, [sp, #32]
 800ba3e:	f1b8 0f00 	cmp.w	r8, #0
 800ba42:	d116      	bne.n	800ba72 <fmod+0x9e>
 800ba44:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ba48:	4668      	mov	r0, sp
 800ba4a:	f002 fa91 	bl	800df70 <matherr>
 800ba4e:	b1d8      	cbz	r0, 800ba88 <fmod+0xb4>
 800ba50:	9b08      	ldr	r3, [sp, #32]
 800ba52:	b11b      	cbz	r3, 800ba5c <fmod+0x88>
 800ba54:	f7ff fd68 	bl	800b528 <__errno>
 800ba58:	9b08      	ldr	r3, [sp, #32]
 800ba5a:	6003      	str	r3, [r0, #0]
 800ba5c:	ed9d 8b06 	vldr	d8, [sp, #24]
 800ba60:	eeb0 0a48 	vmov.f32	s0, s16
 800ba64:	eef0 0a68 	vmov.f32	s1, s17
 800ba68:	b00b      	add	sp, #44	; 0x2c
 800ba6a:	ecbd 8b02 	vpop	{d8}
 800ba6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba72:	2200      	movs	r2, #0
 800ba74:	2300      	movs	r3, #0
 800ba76:	4610      	mov	r0, r2
 800ba78:	4619      	mov	r1, r3
 800ba7a:	f7f4 fee7 	bl	800084c <__aeabi_ddiv>
 800ba7e:	f1b8 0f02 	cmp.w	r8, #2
 800ba82:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ba86:	d1df      	bne.n	800ba48 <fmod+0x74>
 800ba88:	f7ff fd4e 	bl	800b528 <__errno>
 800ba8c:	2321      	movs	r3, #33	; 0x21
 800ba8e:	6003      	str	r3, [r0, #0]
 800ba90:	e7de      	b.n	800ba50 <fmod+0x7c>
 800ba92:	bf00      	nop
 800ba94:	200009c0 	.word	0x200009c0
 800ba98:	0800e4ed 	.word	0x0800e4ed

0800ba9c <pow>:
 800ba9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baa0:	ed2d 8b04 	vpush	{d8-d9}
 800baa4:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800bd78 <pow+0x2dc>
 800baa8:	b08d      	sub	sp, #52	; 0x34
 800baaa:	ec57 6b10 	vmov	r6, r7, d0
 800baae:	ec55 4b11 	vmov	r4, r5, d1
 800bab2:	f000 fbad 	bl	800c210 <__ieee754_pow>
 800bab6:	f999 3000 	ldrsb.w	r3, [r9]
 800baba:	9300      	str	r3, [sp, #0]
 800babc:	3301      	adds	r3, #1
 800babe:	eeb0 8a40 	vmov.f32	s16, s0
 800bac2:	eef0 8a60 	vmov.f32	s17, s1
 800bac6:	46c8      	mov	r8, r9
 800bac8:	d05f      	beq.n	800bb8a <pow+0xee>
 800baca:	4622      	mov	r2, r4
 800bacc:	462b      	mov	r3, r5
 800bace:	4620      	mov	r0, r4
 800bad0:	4629      	mov	r1, r5
 800bad2:	f7f5 f82b 	bl	8000b2c <__aeabi_dcmpun>
 800bad6:	4683      	mov	fp, r0
 800bad8:	2800      	cmp	r0, #0
 800bada:	d156      	bne.n	800bb8a <pow+0xee>
 800badc:	4632      	mov	r2, r6
 800bade:	463b      	mov	r3, r7
 800bae0:	4630      	mov	r0, r6
 800bae2:	4639      	mov	r1, r7
 800bae4:	f7f5 f822 	bl	8000b2c <__aeabi_dcmpun>
 800bae8:	9001      	str	r0, [sp, #4]
 800baea:	b1e8      	cbz	r0, 800bb28 <pow+0x8c>
 800baec:	2200      	movs	r2, #0
 800baee:	2300      	movs	r3, #0
 800baf0:	4620      	mov	r0, r4
 800baf2:	4629      	mov	r1, r5
 800baf4:	f7f4 ffe8 	bl	8000ac8 <__aeabi_dcmpeq>
 800baf8:	2800      	cmp	r0, #0
 800bafa:	d046      	beq.n	800bb8a <pow+0xee>
 800bafc:	2301      	movs	r3, #1
 800bafe:	9302      	str	r3, [sp, #8]
 800bb00:	4b96      	ldr	r3, [pc, #600]	; (800bd5c <pow+0x2c0>)
 800bb02:	9303      	str	r3, [sp, #12]
 800bb04:	4b96      	ldr	r3, [pc, #600]	; (800bd60 <pow+0x2c4>)
 800bb06:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bb10:	9b00      	ldr	r3, [sp, #0]
 800bb12:	2b02      	cmp	r3, #2
 800bb14:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bb18:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bb1c:	d033      	beq.n	800bb86 <pow+0xea>
 800bb1e:	a802      	add	r0, sp, #8
 800bb20:	f002 fa26 	bl	800df70 <matherr>
 800bb24:	bb48      	cbnz	r0, 800bb7a <pow+0xde>
 800bb26:	e05d      	b.n	800bbe4 <pow+0x148>
 800bb28:	f04f 0a00 	mov.w	sl, #0
 800bb2c:	f04f 0b00 	mov.w	fp, #0
 800bb30:	4652      	mov	r2, sl
 800bb32:	465b      	mov	r3, fp
 800bb34:	4630      	mov	r0, r6
 800bb36:	4639      	mov	r1, r7
 800bb38:	f7f4 ffc6 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb3c:	ec4b ab19 	vmov	d9, sl, fp
 800bb40:	2800      	cmp	r0, #0
 800bb42:	d054      	beq.n	800bbee <pow+0x152>
 800bb44:	4652      	mov	r2, sl
 800bb46:	465b      	mov	r3, fp
 800bb48:	4620      	mov	r0, r4
 800bb4a:	4629      	mov	r1, r5
 800bb4c:	f7f4 ffbc 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb50:	4680      	mov	r8, r0
 800bb52:	b318      	cbz	r0, 800bb9c <pow+0x100>
 800bb54:	2301      	movs	r3, #1
 800bb56:	9302      	str	r3, [sp, #8]
 800bb58:	4b80      	ldr	r3, [pc, #512]	; (800bd5c <pow+0x2c0>)
 800bb5a:	9303      	str	r3, [sp, #12]
 800bb5c:	9b01      	ldr	r3, [sp, #4]
 800bb5e:	930a      	str	r3, [sp, #40]	; 0x28
 800bb60:	9b00      	ldr	r3, [sp, #0]
 800bb62:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bb66:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bb6a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d0d5      	beq.n	800bb1e <pow+0x82>
 800bb72:	4b7b      	ldr	r3, [pc, #492]	; (800bd60 <pow+0x2c4>)
 800bb74:	2200      	movs	r2, #0
 800bb76:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bb7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb7c:	b11b      	cbz	r3, 800bb86 <pow+0xea>
 800bb7e:	f7ff fcd3 	bl	800b528 <__errno>
 800bb82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb84:	6003      	str	r3, [r0, #0]
 800bb86:	ed9d 8b08 	vldr	d8, [sp, #32]
 800bb8a:	eeb0 0a48 	vmov.f32	s0, s16
 800bb8e:	eef0 0a68 	vmov.f32	s1, s17
 800bb92:	b00d      	add	sp, #52	; 0x34
 800bb94:	ecbd 8b04 	vpop	{d8-d9}
 800bb98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb9c:	ec45 4b10 	vmov	d0, r4, r5
 800bba0:	f002 f957 	bl	800de52 <finite>
 800bba4:	2800      	cmp	r0, #0
 800bba6:	d0f0      	beq.n	800bb8a <pow+0xee>
 800bba8:	4652      	mov	r2, sl
 800bbaa:	465b      	mov	r3, fp
 800bbac:	4620      	mov	r0, r4
 800bbae:	4629      	mov	r1, r5
 800bbb0:	f7f4 ff94 	bl	8000adc <__aeabi_dcmplt>
 800bbb4:	2800      	cmp	r0, #0
 800bbb6:	d0e8      	beq.n	800bb8a <pow+0xee>
 800bbb8:	2301      	movs	r3, #1
 800bbba:	9302      	str	r3, [sp, #8]
 800bbbc:	4b67      	ldr	r3, [pc, #412]	; (800bd5c <pow+0x2c0>)
 800bbbe:	9303      	str	r3, [sp, #12]
 800bbc0:	f999 3000 	ldrsb.w	r3, [r9]
 800bbc4:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800bbc8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bbcc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bbd0:	b913      	cbnz	r3, 800bbd8 <pow+0x13c>
 800bbd2:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800bbd6:	e7a2      	b.n	800bb1e <pow+0x82>
 800bbd8:	4962      	ldr	r1, [pc, #392]	; (800bd64 <pow+0x2c8>)
 800bbda:	2000      	movs	r0, #0
 800bbdc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bbe0:	2b02      	cmp	r3, #2
 800bbe2:	d19c      	bne.n	800bb1e <pow+0x82>
 800bbe4:	f7ff fca0 	bl	800b528 <__errno>
 800bbe8:	2321      	movs	r3, #33	; 0x21
 800bbea:	6003      	str	r3, [r0, #0]
 800bbec:	e7c5      	b.n	800bb7a <pow+0xde>
 800bbee:	eeb0 0a48 	vmov.f32	s0, s16
 800bbf2:	eef0 0a68 	vmov.f32	s1, s17
 800bbf6:	f002 f92c 	bl	800de52 <finite>
 800bbfa:	9000      	str	r0, [sp, #0]
 800bbfc:	2800      	cmp	r0, #0
 800bbfe:	f040 8081 	bne.w	800bd04 <pow+0x268>
 800bc02:	ec47 6b10 	vmov	d0, r6, r7
 800bc06:	f002 f924 	bl	800de52 <finite>
 800bc0a:	2800      	cmp	r0, #0
 800bc0c:	d07a      	beq.n	800bd04 <pow+0x268>
 800bc0e:	ec45 4b10 	vmov	d0, r4, r5
 800bc12:	f002 f91e 	bl	800de52 <finite>
 800bc16:	2800      	cmp	r0, #0
 800bc18:	d074      	beq.n	800bd04 <pow+0x268>
 800bc1a:	ec53 2b18 	vmov	r2, r3, d8
 800bc1e:	ee18 0a10 	vmov	r0, s16
 800bc22:	4619      	mov	r1, r3
 800bc24:	f7f4 ff82 	bl	8000b2c <__aeabi_dcmpun>
 800bc28:	f999 9000 	ldrsb.w	r9, [r9]
 800bc2c:	4b4b      	ldr	r3, [pc, #300]	; (800bd5c <pow+0x2c0>)
 800bc2e:	b1b0      	cbz	r0, 800bc5e <pow+0x1c2>
 800bc30:	2201      	movs	r2, #1
 800bc32:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bc36:	9b00      	ldr	r3, [sp, #0]
 800bc38:	930a      	str	r3, [sp, #40]	; 0x28
 800bc3a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bc3e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bc42:	f1b9 0f00 	cmp.w	r9, #0
 800bc46:	d0c4      	beq.n	800bbd2 <pow+0x136>
 800bc48:	4652      	mov	r2, sl
 800bc4a:	465b      	mov	r3, fp
 800bc4c:	4650      	mov	r0, sl
 800bc4e:	4659      	mov	r1, fp
 800bc50:	f7f4 fdfc 	bl	800084c <__aeabi_ddiv>
 800bc54:	f1b9 0f02 	cmp.w	r9, #2
 800bc58:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bc5c:	e7c1      	b.n	800bbe2 <pow+0x146>
 800bc5e:	2203      	movs	r2, #3
 800bc60:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bc64:	900a      	str	r0, [sp, #40]	; 0x28
 800bc66:	4629      	mov	r1, r5
 800bc68:	4620      	mov	r0, r4
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	4b3e      	ldr	r3, [pc, #248]	; (800bd68 <pow+0x2cc>)
 800bc6e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bc72:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bc76:	f7f4 fcbf 	bl	80005f8 <__aeabi_dmul>
 800bc7a:	4604      	mov	r4, r0
 800bc7c:	460d      	mov	r5, r1
 800bc7e:	f1b9 0f00 	cmp.w	r9, #0
 800bc82:	d124      	bne.n	800bcce <pow+0x232>
 800bc84:	4b39      	ldr	r3, [pc, #228]	; (800bd6c <pow+0x2d0>)
 800bc86:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800bc8a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bc8e:	4630      	mov	r0, r6
 800bc90:	4652      	mov	r2, sl
 800bc92:	465b      	mov	r3, fp
 800bc94:	4639      	mov	r1, r7
 800bc96:	f7f4 ff21 	bl	8000adc <__aeabi_dcmplt>
 800bc9a:	2800      	cmp	r0, #0
 800bc9c:	d056      	beq.n	800bd4c <pow+0x2b0>
 800bc9e:	ec45 4b10 	vmov	d0, r4, r5
 800bca2:	f002 f971 	bl	800df88 <rint>
 800bca6:	4622      	mov	r2, r4
 800bca8:	462b      	mov	r3, r5
 800bcaa:	ec51 0b10 	vmov	r0, r1, d0
 800bcae:	f7f4 ff0b 	bl	8000ac8 <__aeabi_dcmpeq>
 800bcb2:	b920      	cbnz	r0, 800bcbe <pow+0x222>
 800bcb4:	4b2e      	ldr	r3, [pc, #184]	; (800bd70 <pow+0x2d4>)
 800bcb6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800bcba:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bcbe:	f998 3000 	ldrsb.w	r3, [r8]
 800bcc2:	2b02      	cmp	r3, #2
 800bcc4:	d142      	bne.n	800bd4c <pow+0x2b0>
 800bcc6:	f7ff fc2f 	bl	800b528 <__errno>
 800bcca:	2322      	movs	r3, #34	; 0x22
 800bccc:	e78d      	b.n	800bbea <pow+0x14e>
 800bcce:	4b29      	ldr	r3, [pc, #164]	; (800bd74 <pow+0x2d8>)
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bcd6:	4630      	mov	r0, r6
 800bcd8:	4652      	mov	r2, sl
 800bcda:	465b      	mov	r3, fp
 800bcdc:	4639      	mov	r1, r7
 800bcde:	f7f4 fefd 	bl	8000adc <__aeabi_dcmplt>
 800bce2:	2800      	cmp	r0, #0
 800bce4:	d0eb      	beq.n	800bcbe <pow+0x222>
 800bce6:	ec45 4b10 	vmov	d0, r4, r5
 800bcea:	f002 f94d 	bl	800df88 <rint>
 800bcee:	4622      	mov	r2, r4
 800bcf0:	462b      	mov	r3, r5
 800bcf2:	ec51 0b10 	vmov	r0, r1, d0
 800bcf6:	f7f4 fee7 	bl	8000ac8 <__aeabi_dcmpeq>
 800bcfa:	2800      	cmp	r0, #0
 800bcfc:	d1df      	bne.n	800bcbe <pow+0x222>
 800bcfe:	2200      	movs	r2, #0
 800bd00:	4b18      	ldr	r3, [pc, #96]	; (800bd64 <pow+0x2c8>)
 800bd02:	e7da      	b.n	800bcba <pow+0x21e>
 800bd04:	2200      	movs	r2, #0
 800bd06:	2300      	movs	r3, #0
 800bd08:	ec51 0b18 	vmov	r0, r1, d8
 800bd0c:	f7f4 fedc 	bl	8000ac8 <__aeabi_dcmpeq>
 800bd10:	2800      	cmp	r0, #0
 800bd12:	f43f af3a 	beq.w	800bb8a <pow+0xee>
 800bd16:	ec47 6b10 	vmov	d0, r6, r7
 800bd1a:	f002 f89a 	bl	800de52 <finite>
 800bd1e:	2800      	cmp	r0, #0
 800bd20:	f43f af33 	beq.w	800bb8a <pow+0xee>
 800bd24:	ec45 4b10 	vmov	d0, r4, r5
 800bd28:	f002 f893 	bl	800de52 <finite>
 800bd2c:	2800      	cmp	r0, #0
 800bd2e:	f43f af2c 	beq.w	800bb8a <pow+0xee>
 800bd32:	2304      	movs	r3, #4
 800bd34:	9302      	str	r3, [sp, #8]
 800bd36:	4b09      	ldr	r3, [pc, #36]	; (800bd5c <pow+0x2c0>)
 800bd38:	9303      	str	r3, [sp, #12]
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	930a      	str	r3, [sp, #40]	; 0x28
 800bd3e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bd42:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bd46:	ed8d 9b08 	vstr	d9, [sp, #32]
 800bd4a:	e7b8      	b.n	800bcbe <pow+0x222>
 800bd4c:	a802      	add	r0, sp, #8
 800bd4e:	f002 f90f 	bl	800df70 <matherr>
 800bd52:	2800      	cmp	r0, #0
 800bd54:	f47f af11 	bne.w	800bb7a <pow+0xde>
 800bd58:	e7b5      	b.n	800bcc6 <pow+0x22a>
 800bd5a:	bf00      	nop
 800bd5c:	0800e4f2 	.word	0x0800e4f2
 800bd60:	3ff00000 	.word	0x3ff00000
 800bd64:	fff00000 	.word	0xfff00000
 800bd68:	3fe00000 	.word	0x3fe00000
 800bd6c:	47efffff 	.word	0x47efffff
 800bd70:	c7efffff 	.word	0xc7efffff
 800bd74:	7ff00000 	.word	0x7ff00000
 800bd78:	200009c0 	.word	0x200009c0

0800bd7c <sqrt>:
 800bd7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd80:	ed2d 8b02 	vpush	{d8}
 800bd84:	b08b      	sub	sp, #44	; 0x2c
 800bd86:	ec55 4b10 	vmov	r4, r5, d0
 800bd8a:	f001 f943 	bl	800d014 <__ieee754_sqrt>
 800bd8e:	4b26      	ldr	r3, [pc, #152]	; (800be28 <sqrt+0xac>)
 800bd90:	eeb0 8a40 	vmov.f32	s16, s0
 800bd94:	eef0 8a60 	vmov.f32	s17, s1
 800bd98:	f993 6000 	ldrsb.w	r6, [r3]
 800bd9c:	1c73      	adds	r3, r6, #1
 800bd9e:	d02a      	beq.n	800bdf6 <sqrt+0x7a>
 800bda0:	4622      	mov	r2, r4
 800bda2:	462b      	mov	r3, r5
 800bda4:	4620      	mov	r0, r4
 800bda6:	4629      	mov	r1, r5
 800bda8:	f7f4 fec0 	bl	8000b2c <__aeabi_dcmpun>
 800bdac:	4607      	mov	r7, r0
 800bdae:	bb10      	cbnz	r0, 800bdf6 <sqrt+0x7a>
 800bdb0:	f04f 0800 	mov.w	r8, #0
 800bdb4:	f04f 0900 	mov.w	r9, #0
 800bdb8:	4642      	mov	r2, r8
 800bdba:	464b      	mov	r3, r9
 800bdbc:	4620      	mov	r0, r4
 800bdbe:	4629      	mov	r1, r5
 800bdc0:	f7f4 fe8c 	bl	8000adc <__aeabi_dcmplt>
 800bdc4:	b1b8      	cbz	r0, 800bdf6 <sqrt+0x7a>
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	9300      	str	r3, [sp, #0]
 800bdca:	4b18      	ldr	r3, [pc, #96]	; (800be2c <sqrt+0xb0>)
 800bdcc:	9301      	str	r3, [sp, #4]
 800bdce:	9708      	str	r7, [sp, #32]
 800bdd0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800bdd4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800bdd8:	b9b6      	cbnz	r6, 800be08 <sqrt+0x8c>
 800bdda:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800bdde:	4668      	mov	r0, sp
 800bde0:	f002 f8c6 	bl	800df70 <matherr>
 800bde4:	b1d0      	cbz	r0, 800be1c <sqrt+0xa0>
 800bde6:	9b08      	ldr	r3, [sp, #32]
 800bde8:	b11b      	cbz	r3, 800bdf2 <sqrt+0x76>
 800bdea:	f7ff fb9d 	bl	800b528 <__errno>
 800bdee:	9b08      	ldr	r3, [sp, #32]
 800bdf0:	6003      	str	r3, [r0, #0]
 800bdf2:	ed9d 8b06 	vldr	d8, [sp, #24]
 800bdf6:	eeb0 0a48 	vmov.f32	s0, s16
 800bdfa:	eef0 0a68 	vmov.f32	s1, s17
 800bdfe:	b00b      	add	sp, #44	; 0x2c
 800be00:	ecbd 8b02 	vpop	{d8}
 800be04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be08:	4642      	mov	r2, r8
 800be0a:	464b      	mov	r3, r9
 800be0c:	4640      	mov	r0, r8
 800be0e:	4649      	mov	r1, r9
 800be10:	f7f4 fd1c 	bl	800084c <__aeabi_ddiv>
 800be14:	2e02      	cmp	r6, #2
 800be16:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800be1a:	d1e0      	bne.n	800bdde <sqrt+0x62>
 800be1c:	f7ff fb84 	bl	800b528 <__errno>
 800be20:	2321      	movs	r3, #33	; 0x21
 800be22:	6003      	str	r3, [r0, #0]
 800be24:	e7df      	b.n	800bde6 <sqrt+0x6a>
 800be26:	bf00      	nop
 800be28:	200009c0 	.word	0x200009c0
 800be2c:	0800e4f6 	.word	0x0800e4f6

0800be30 <__ieee754_atan2>:
 800be30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be34:	ec57 6b11 	vmov	r6, r7, d1
 800be38:	4273      	negs	r3, r6
 800be3a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800be3e:	4333      	orrs	r3, r6
 800be40:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800bfe8 <__ieee754_atan2+0x1b8>
 800be44:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800be48:	4573      	cmp	r3, lr
 800be4a:	ec51 0b10 	vmov	r0, r1, d0
 800be4e:	ee11 8a10 	vmov	r8, s2
 800be52:	d80a      	bhi.n	800be6a <__ieee754_atan2+0x3a>
 800be54:	4244      	negs	r4, r0
 800be56:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800be5a:	4304      	orrs	r4, r0
 800be5c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800be60:	4574      	cmp	r4, lr
 800be62:	468c      	mov	ip, r1
 800be64:	ee10 9a10 	vmov	r9, s0
 800be68:	d907      	bls.n	800be7a <__ieee754_atan2+0x4a>
 800be6a:	4632      	mov	r2, r6
 800be6c:	463b      	mov	r3, r7
 800be6e:	f7f4 fa0d 	bl	800028c <__adddf3>
 800be72:	ec41 0b10 	vmov	d0, r0, r1
 800be76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be7a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800be7e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800be82:	4334      	orrs	r4, r6
 800be84:	d103      	bne.n	800be8e <__ieee754_atan2+0x5e>
 800be86:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be8a:	f001 be39 	b.w	800db00 <atan>
 800be8e:	17bc      	asrs	r4, r7, #30
 800be90:	f004 0402 	and.w	r4, r4, #2
 800be94:	ea53 0909 	orrs.w	r9, r3, r9
 800be98:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800be9c:	d107      	bne.n	800beae <__ieee754_atan2+0x7e>
 800be9e:	2c02      	cmp	r4, #2
 800bea0:	d073      	beq.n	800bf8a <__ieee754_atan2+0x15a>
 800bea2:	2c03      	cmp	r4, #3
 800bea4:	d1e5      	bne.n	800be72 <__ieee754_atan2+0x42>
 800bea6:	a13e      	add	r1, pc, #248	; (adr r1, 800bfa0 <__ieee754_atan2+0x170>)
 800bea8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800beac:	e7e1      	b.n	800be72 <__ieee754_atan2+0x42>
 800beae:	ea52 0808 	orrs.w	r8, r2, r8
 800beb2:	d106      	bne.n	800bec2 <__ieee754_atan2+0x92>
 800beb4:	f1bc 0f00 	cmp.w	ip, #0
 800beb8:	da6b      	bge.n	800bf92 <__ieee754_atan2+0x162>
 800beba:	a13b      	add	r1, pc, #236	; (adr r1, 800bfa8 <__ieee754_atan2+0x178>)
 800bebc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bec0:	e7d7      	b.n	800be72 <__ieee754_atan2+0x42>
 800bec2:	4572      	cmp	r2, lr
 800bec4:	d120      	bne.n	800bf08 <__ieee754_atan2+0xd8>
 800bec6:	4293      	cmp	r3, r2
 800bec8:	d111      	bne.n	800beee <__ieee754_atan2+0xbe>
 800beca:	2c02      	cmp	r4, #2
 800becc:	d007      	beq.n	800bede <__ieee754_atan2+0xae>
 800bece:	2c03      	cmp	r4, #3
 800bed0:	d009      	beq.n	800bee6 <__ieee754_atan2+0xb6>
 800bed2:	2c01      	cmp	r4, #1
 800bed4:	d155      	bne.n	800bf82 <__ieee754_atan2+0x152>
 800bed6:	a136      	add	r1, pc, #216	; (adr r1, 800bfb0 <__ieee754_atan2+0x180>)
 800bed8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bedc:	e7c9      	b.n	800be72 <__ieee754_atan2+0x42>
 800bede:	a136      	add	r1, pc, #216	; (adr r1, 800bfb8 <__ieee754_atan2+0x188>)
 800bee0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bee4:	e7c5      	b.n	800be72 <__ieee754_atan2+0x42>
 800bee6:	a136      	add	r1, pc, #216	; (adr r1, 800bfc0 <__ieee754_atan2+0x190>)
 800bee8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800beec:	e7c1      	b.n	800be72 <__ieee754_atan2+0x42>
 800beee:	2c02      	cmp	r4, #2
 800bef0:	d04b      	beq.n	800bf8a <__ieee754_atan2+0x15a>
 800bef2:	2c03      	cmp	r4, #3
 800bef4:	d0d7      	beq.n	800bea6 <__ieee754_atan2+0x76>
 800bef6:	2c01      	cmp	r4, #1
 800bef8:	f04f 0000 	mov.w	r0, #0
 800befc:	d102      	bne.n	800bf04 <__ieee754_atan2+0xd4>
 800befe:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800bf02:	e7b6      	b.n	800be72 <__ieee754_atan2+0x42>
 800bf04:	2100      	movs	r1, #0
 800bf06:	e7b4      	b.n	800be72 <__ieee754_atan2+0x42>
 800bf08:	4573      	cmp	r3, lr
 800bf0a:	d0d3      	beq.n	800beb4 <__ieee754_atan2+0x84>
 800bf0c:	1a9b      	subs	r3, r3, r2
 800bf0e:	151b      	asrs	r3, r3, #20
 800bf10:	2b3c      	cmp	r3, #60	; 0x3c
 800bf12:	dc1e      	bgt.n	800bf52 <__ieee754_atan2+0x122>
 800bf14:	2f00      	cmp	r7, #0
 800bf16:	da01      	bge.n	800bf1c <__ieee754_atan2+0xec>
 800bf18:	333c      	adds	r3, #60	; 0x3c
 800bf1a:	db1e      	blt.n	800bf5a <__ieee754_atan2+0x12a>
 800bf1c:	4632      	mov	r2, r6
 800bf1e:	463b      	mov	r3, r7
 800bf20:	f7f4 fc94 	bl	800084c <__aeabi_ddiv>
 800bf24:	ec41 0b10 	vmov	d0, r0, r1
 800bf28:	f001 ff8a 	bl	800de40 <fabs>
 800bf2c:	f001 fde8 	bl	800db00 <atan>
 800bf30:	ec51 0b10 	vmov	r0, r1, d0
 800bf34:	2c01      	cmp	r4, #1
 800bf36:	d013      	beq.n	800bf60 <__ieee754_atan2+0x130>
 800bf38:	2c02      	cmp	r4, #2
 800bf3a:	d015      	beq.n	800bf68 <__ieee754_atan2+0x138>
 800bf3c:	2c00      	cmp	r4, #0
 800bf3e:	d098      	beq.n	800be72 <__ieee754_atan2+0x42>
 800bf40:	a321      	add	r3, pc, #132	; (adr r3, 800bfc8 <__ieee754_atan2+0x198>)
 800bf42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf46:	f7f4 f99f 	bl	8000288 <__aeabi_dsub>
 800bf4a:	a321      	add	r3, pc, #132	; (adr r3, 800bfd0 <__ieee754_atan2+0x1a0>)
 800bf4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf50:	e014      	b.n	800bf7c <__ieee754_atan2+0x14c>
 800bf52:	a121      	add	r1, pc, #132	; (adr r1, 800bfd8 <__ieee754_atan2+0x1a8>)
 800bf54:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf58:	e7ec      	b.n	800bf34 <__ieee754_atan2+0x104>
 800bf5a:	2000      	movs	r0, #0
 800bf5c:	2100      	movs	r1, #0
 800bf5e:	e7e9      	b.n	800bf34 <__ieee754_atan2+0x104>
 800bf60:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf64:	4619      	mov	r1, r3
 800bf66:	e784      	b.n	800be72 <__ieee754_atan2+0x42>
 800bf68:	a317      	add	r3, pc, #92	; (adr r3, 800bfc8 <__ieee754_atan2+0x198>)
 800bf6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf6e:	f7f4 f98b 	bl	8000288 <__aeabi_dsub>
 800bf72:	4602      	mov	r2, r0
 800bf74:	460b      	mov	r3, r1
 800bf76:	a116      	add	r1, pc, #88	; (adr r1, 800bfd0 <__ieee754_atan2+0x1a0>)
 800bf78:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf7c:	f7f4 f984 	bl	8000288 <__aeabi_dsub>
 800bf80:	e777      	b.n	800be72 <__ieee754_atan2+0x42>
 800bf82:	a117      	add	r1, pc, #92	; (adr r1, 800bfe0 <__ieee754_atan2+0x1b0>)
 800bf84:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf88:	e773      	b.n	800be72 <__ieee754_atan2+0x42>
 800bf8a:	a111      	add	r1, pc, #68	; (adr r1, 800bfd0 <__ieee754_atan2+0x1a0>)
 800bf8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf90:	e76f      	b.n	800be72 <__ieee754_atan2+0x42>
 800bf92:	a111      	add	r1, pc, #68	; (adr r1, 800bfd8 <__ieee754_atan2+0x1a8>)
 800bf94:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf98:	e76b      	b.n	800be72 <__ieee754_atan2+0x42>
 800bf9a:	bf00      	nop
 800bf9c:	f3af 8000 	nop.w
 800bfa0:	54442d18 	.word	0x54442d18
 800bfa4:	c00921fb 	.word	0xc00921fb
 800bfa8:	54442d18 	.word	0x54442d18
 800bfac:	bff921fb 	.word	0xbff921fb
 800bfb0:	54442d18 	.word	0x54442d18
 800bfb4:	bfe921fb 	.word	0xbfe921fb
 800bfb8:	7f3321d2 	.word	0x7f3321d2
 800bfbc:	4002d97c 	.word	0x4002d97c
 800bfc0:	7f3321d2 	.word	0x7f3321d2
 800bfc4:	c002d97c 	.word	0xc002d97c
 800bfc8:	33145c07 	.word	0x33145c07
 800bfcc:	3ca1a626 	.word	0x3ca1a626
 800bfd0:	54442d18 	.word	0x54442d18
 800bfd4:	400921fb 	.word	0x400921fb
 800bfd8:	54442d18 	.word	0x54442d18
 800bfdc:	3ff921fb 	.word	0x3ff921fb
 800bfe0:	54442d18 	.word	0x54442d18
 800bfe4:	3fe921fb 	.word	0x3fe921fb
 800bfe8:	7ff00000 	.word	0x7ff00000

0800bfec <__ieee754_fmod>:
 800bfec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bff0:	ec53 2b11 	vmov	r2, r3, d1
 800bff4:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 800bff8:	ea5e 0402 	orrs.w	r4, lr, r2
 800bffc:	ec51 0b10 	vmov	r0, r1, d0
 800c000:	461e      	mov	r6, r3
 800c002:	ee11 5a10 	vmov	r5, s2
 800c006:	4694      	mov	ip, r2
 800c008:	d00c      	beq.n	800c024 <__ieee754_fmod+0x38>
 800c00a:	4c7a      	ldr	r4, [pc, #488]	; (800c1f4 <__ieee754_fmod+0x208>)
 800c00c:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800c010:	45a0      	cmp	r8, r4
 800c012:	4689      	mov	r9, r1
 800c014:	dc06      	bgt.n	800c024 <__ieee754_fmod+0x38>
 800c016:	4254      	negs	r4, r2
 800c018:	4314      	orrs	r4, r2
 800c01a:	4f77      	ldr	r7, [pc, #476]	; (800c1f8 <__ieee754_fmod+0x20c>)
 800c01c:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 800c020:	42bc      	cmp	r4, r7
 800c022:	d909      	bls.n	800c038 <__ieee754_fmod+0x4c>
 800c024:	f7f4 fae8 	bl	80005f8 <__aeabi_dmul>
 800c028:	4602      	mov	r2, r0
 800c02a:	460b      	mov	r3, r1
 800c02c:	f7f4 fc0e 	bl	800084c <__aeabi_ddiv>
 800c030:	ec41 0b10 	vmov	d0, r0, r1
 800c034:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c038:	45f0      	cmp	r8, lr
 800c03a:	ee10 2a10 	vmov	r2, s0
 800c03e:	4607      	mov	r7, r0
 800c040:	f001 4400 	and.w	r4, r1, #2147483648	; 0x80000000
 800c044:	dc0a      	bgt.n	800c05c <__ieee754_fmod+0x70>
 800c046:	dbf3      	blt.n	800c030 <__ieee754_fmod+0x44>
 800c048:	42a8      	cmp	r0, r5
 800c04a:	d3f1      	bcc.n	800c030 <__ieee754_fmod+0x44>
 800c04c:	d106      	bne.n	800c05c <__ieee754_fmod+0x70>
 800c04e:	496b      	ldr	r1, [pc, #428]	; (800c1fc <__ieee754_fmod+0x210>)
 800c050:	0fe4      	lsrs	r4, r4, #31
 800c052:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800c056:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c05a:	e7e9      	b.n	800c030 <__ieee754_fmod+0x44>
 800c05c:	4b68      	ldr	r3, [pc, #416]	; (800c200 <__ieee754_fmod+0x214>)
 800c05e:	4598      	cmp	r8, r3
 800c060:	dc49      	bgt.n	800c0f6 <__ieee754_fmod+0x10a>
 800c062:	f1b8 0f00 	cmp.w	r8, #0
 800c066:	d13d      	bne.n	800c0e4 <__ieee754_fmod+0xf8>
 800c068:	4866      	ldr	r0, [pc, #408]	; (800c204 <__ieee754_fmod+0x218>)
 800c06a:	4611      	mov	r1, r2
 800c06c:	2900      	cmp	r1, #0
 800c06e:	dc36      	bgt.n	800c0de <__ieee754_fmod+0xf2>
 800c070:	459e      	cmp	lr, r3
 800c072:	dc51      	bgt.n	800c118 <__ieee754_fmod+0x12c>
 800c074:	f1be 0f00 	cmp.w	lr, #0
 800c078:	d145      	bne.n	800c106 <__ieee754_fmod+0x11a>
 800c07a:	4b62      	ldr	r3, [pc, #392]	; (800c204 <__ieee754_fmod+0x218>)
 800c07c:	4629      	mov	r1, r5
 800c07e:	2900      	cmp	r1, #0
 800c080:	dc3e      	bgt.n	800c100 <__ieee754_fmod+0x114>
 800c082:	4961      	ldr	r1, [pc, #388]	; (800c208 <__ieee754_fmod+0x21c>)
 800c084:	4288      	cmp	r0, r1
 800c086:	db4c      	blt.n	800c122 <__ieee754_fmod+0x136>
 800c088:	f3c9 0113 	ubfx	r1, r9, #0, #20
 800c08c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c090:	4a5d      	ldr	r2, [pc, #372]	; (800c208 <__ieee754_fmod+0x21c>)
 800c092:	4293      	cmp	r3, r2
 800c094:	db59      	blt.n	800c14a <__ieee754_fmod+0x15e>
 800c096:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800c09a:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 800c09e:	1ac0      	subs	r0, r0, r3
 800c0a0:	1b8a      	subs	r2, r1, r6
 800c0a2:	eba7 050c 	sub.w	r5, r7, ip
 800c0a6:	2800      	cmp	r0, #0
 800c0a8:	d166      	bne.n	800c178 <__ieee754_fmod+0x18c>
 800c0aa:	4567      	cmp	r7, ip
 800c0ac:	bf38      	it	cc
 800c0ae:	f102 32ff 	addcc.w	r2, r2, #4294967295
 800c0b2:	2a00      	cmp	r2, #0
 800c0b4:	bfbc      	itt	lt
 800c0b6:	463d      	movlt	r5, r7
 800c0b8:	460a      	movlt	r2, r1
 800c0ba:	ea52 0105 	orrs.w	r1, r2, r5
 800c0be:	d0c6      	beq.n	800c04e <__ieee754_fmod+0x62>
 800c0c0:	494f      	ldr	r1, [pc, #316]	; (800c200 <__ieee754_fmod+0x214>)
 800c0c2:	428a      	cmp	r2, r1
 800c0c4:	dd6d      	ble.n	800c1a2 <__ieee754_fmod+0x1b6>
 800c0c6:	4950      	ldr	r1, [pc, #320]	; (800c208 <__ieee754_fmod+0x21c>)
 800c0c8:	428b      	cmp	r3, r1
 800c0ca:	db70      	blt.n	800c1ae <__ieee754_fmod+0x1c2>
 800c0cc:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
 800c0d0:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 800c0d4:	4314      	orrs	r4, r2
 800c0d6:	ea44 5103 	orr.w	r1, r4, r3, lsl #20
 800c0da:	4628      	mov	r0, r5
 800c0dc:	e7a8      	b.n	800c030 <__ieee754_fmod+0x44>
 800c0de:	3801      	subs	r0, #1
 800c0e0:	0049      	lsls	r1, r1, #1
 800c0e2:	e7c3      	b.n	800c06c <__ieee754_fmod+0x80>
 800c0e4:	4848      	ldr	r0, [pc, #288]	; (800c208 <__ieee754_fmod+0x21c>)
 800c0e6:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 800c0ea:	0049      	lsls	r1, r1, #1
 800c0ec:	2900      	cmp	r1, #0
 800c0ee:	f100 30ff 	add.w	r0, r0, #4294967295
 800c0f2:	dcfa      	bgt.n	800c0ea <__ieee754_fmod+0xfe>
 800c0f4:	e7bc      	b.n	800c070 <__ieee754_fmod+0x84>
 800c0f6:	ea4f 5028 	mov.w	r0, r8, asr #20
 800c0fa:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 800c0fe:	e7b7      	b.n	800c070 <__ieee754_fmod+0x84>
 800c100:	3b01      	subs	r3, #1
 800c102:	0049      	lsls	r1, r1, #1
 800c104:	e7bb      	b.n	800c07e <__ieee754_fmod+0x92>
 800c106:	4b40      	ldr	r3, [pc, #256]	; (800c208 <__ieee754_fmod+0x21c>)
 800c108:	ea4f 21ce 	mov.w	r1, lr, lsl #11
 800c10c:	0049      	lsls	r1, r1, #1
 800c10e:	2900      	cmp	r1, #0
 800c110:	f103 33ff 	add.w	r3, r3, #4294967295
 800c114:	dcfa      	bgt.n	800c10c <__ieee754_fmod+0x120>
 800c116:	e7b4      	b.n	800c082 <__ieee754_fmod+0x96>
 800c118:	ea4f 532e 	mov.w	r3, lr, asr #20
 800c11c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c120:	e7af      	b.n	800c082 <__ieee754_fmod+0x96>
 800c122:	1a0f      	subs	r7, r1, r0
 800c124:	2f1f      	cmp	r7, #31
 800c126:	dc0a      	bgt.n	800c13e <__ieee754_fmod+0x152>
 800c128:	f200 411e 	addw	r1, r0, #1054	; 0x41e
 800c12c:	fa08 f807 	lsl.w	r8, r8, r7
 800c130:	fa22 f101 	lsr.w	r1, r2, r1
 800c134:	ea41 0108 	orr.w	r1, r1, r8
 800c138:	fa02 f707 	lsl.w	r7, r2, r7
 800c13c:	e7a8      	b.n	800c090 <__ieee754_fmod+0xa4>
 800c13e:	4933      	ldr	r1, [pc, #204]	; (800c20c <__ieee754_fmod+0x220>)
 800c140:	1a09      	subs	r1, r1, r0
 800c142:	fa02 f101 	lsl.w	r1, r2, r1
 800c146:	2700      	movs	r7, #0
 800c148:	e7a2      	b.n	800c090 <__ieee754_fmod+0xa4>
 800c14a:	eba2 0c03 	sub.w	ip, r2, r3
 800c14e:	f1bc 0f1f 	cmp.w	ip, #31
 800c152:	dc0a      	bgt.n	800c16a <__ieee754_fmod+0x17e>
 800c154:	f203 461e 	addw	r6, r3, #1054	; 0x41e
 800c158:	fa0e fe0c 	lsl.w	lr, lr, ip
 800c15c:	fa25 f606 	lsr.w	r6, r5, r6
 800c160:	ea46 060e 	orr.w	r6, r6, lr
 800c164:	fa05 fc0c 	lsl.w	ip, r5, ip
 800c168:	e799      	b.n	800c09e <__ieee754_fmod+0xb2>
 800c16a:	4e28      	ldr	r6, [pc, #160]	; (800c20c <__ieee754_fmod+0x220>)
 800c16c:	1af6      	subs	r6, r6, r3
 800c16e:	fa05 f606 	lsl.w	r6, r5, r6
 800c172:	f04f 0c00 	mov.w	ip, #0
 800c176:	e792      	b.n	800c09e <__ieee754_fmod+0xb2>
 800c178:	4567      	cmp	r7, ip
 800c17a:	bf38      	it	cc
 800c17c:	f102 32ff 	addcc.w	r2, r2, #4294967295
 800c180:	2a00      	cmp	r2, #0
 800c182:	da05      	bge.n	800c190 <__ieee754_fmod+0x1a4>
 800c184:	0ffa      	lsrs	r2, r7, #31
 800c186:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c18a:	007f      	lsls	r7, r7, #1
 800c18c:	3801      	subs	r0, #1
 800c18e:	e787      	b.n	800c0a0 <__ieee754_fmod+0xb4>
 800c190:	ea52 0105 	orrs.w	r1, r2, r5
 800c194:	f43f af5b 	beq.w	800c04e <__ieee754_fmod+0x62>
 800c198:	0fe9      	lsrs	r1, r5, #31
 800c19a:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 800c19e:	006f      	lsls	r7, r5, #1
 800c1a0:	e7f4      	b.n	800c18c <__ieee754_fmod+0x1a0>
 800c1a2:	0fe8      	lsrs	r0, r5, #31
 800c1a4:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800c1a8:	006d      	lsls	r5, r5, #1
 800c1aa:	3b01      	subs	r3, #1
 800c1ac:	e789      	b.n	800c0c2 <__ieee754_fmod+0xd6>
 800c1ae:	1ac9      	subs	r1, r1, r3
 800c1b0:	2914      	cmp	r1, #20
 800c1b2:	dc0a      	bgt.n	800c1ca <__ieee754_fmod+0x1de>
 800c1b4:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800c1b8:	fa02 f303 	lsl.w	r3, r2, r3
 800c1bc:	40cd      	lsrs	r5, r1
 800c1be:	432b      	orrs	r3, r5
 800c1c0:	410a      	asrs	r2, r1
 800c1c2:	ea42 0104 	orr.w	r1, r2, r4
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	e732      	b.n	800c030 <__ieee754_fmod+0x44>
 800c1ca:	291f      	cmp	r1, #31
 800c1cc:	dc07      	bgt.n	800c1de <__ieee754_fmod+0x1f2>
 800c1ce:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800c1d2:	40cd      	lsrs	r5, r1
 800c1d4:	fa02 f303 	lsl.w	r3, r2, r3
 800c1d8:	432b      	orrs	r3, r5
 800c1da:	4622      	mov	r2, r4
 800c1dc:	e7f1      	b.n	800c1c2 <__ieee754_fmod+0x1d6>
 800c1de:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800c1e2:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800c1e6:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800c1ea:	33e2      	adds	r3, #226	; 0xe2
 800c1ec:	fa42 f303 	asr.w	r3, r2, r3
 800c1f0:	e7f3      	b.n	800c1da <__ieee754_fmod+0x1ee>
 800c1f2:	bf00      	nop
 800c1f4:	7fefffff 	.word	0x7fefffff
 800c1f8:	7ff00000 	.word	0x7ff00000
 800c1fc:	0800e500 	.word	0x0800e500
 800c200:	000fffff 	.word	0x000fffff
 800c204:	fffffbed 	.word	0xfffffbed
 800c208:	fffffc02 	.word	0xfffffc02
 800c20c:	fffffbe2 	.word	0xfffffbe2

0800c210 <__ieee754_pow>:
 800c210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c214:	b091      	sub	sp, #68	; 0x44
 800c216:	ed8d 1b00 	vstr	d1, [sp]
 800c21a:	e9dd 2900 	ldrd	r2, r9, [sp]
 800c21e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800c222:	ea58 0302 	orrs.w	r3, r8, r2
 800c226:	ec57 6b10 	vmov	r6, r7, d0
 800c22a:	f000 84be 	beq.w	800cbaa <__ieee754_pow+0x99a>
 800c22e:	4b7a      	ldr	r3, [pc, #488]	; (800c418 <__ieee754_pow+0x208>)
 800c230:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800c234:	429c      	cmp	r4, r3
 800c236:	463d      	mov	r5, r7
 800c238:	ee10 aa10 	vmov	sl, s0
 800c23c:	dc09      	bgt.n	800c252 <__ieee754_pow+0x42>
 800c23e:	d103      	bne.n	800c248 <__ieee754_pow+0x38>
 800c240:	b93e      	cbnz	r6, 800c252 <__ieee754_pow+0x42>
 800c242:	45a0      	cmp	r8, r4
 800c244:	dc0d      	bgt.n	800c262 <__ieee754_pow+0x52>
 800c246:	e001      	b.n	800c24c <__ieee754_pow+0x3c>
 800c248:	4598      	cmp	r8, r3
 800c24a:	dc02      	bgt.n	800c252 <__ieee754_pow+0x42>
 800c24c:	4598      	cmp	r8, r3
 800c24e:	d10e      	bne.n	800c26e <__ieee754_pow+0x5e>
 800c250:	b16a      	cbz	r2, 800c26e <__ieee754_pow+0x5e>
 800c252:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c256:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c25a:	ea54 030a 	orrs.w	r3, r4, sl
 800c25e:	f000 84a4 	beq.w	800cbaa <__ieee754_pow+0x99a>
 800c262:	486e      	ldr	r0, [pc, #440]	; (800c41c <__ieee754_pow+0x20c>)
 800c264:	b011      	add	sp, #68	; 0x44
 800c266:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c26a:	f001 be85 	b.w	800df78 <nan>
 800c26e:	2d00      	cmp	r5, #0
 800c270:	da53      	bge.n	800c31a <__ieee754_pow+0x10a>
 800c272:	4b6b      	ldr	r3, [pc, #428]	; (800c420 <__ieee754_pow+0x210>)
 800c274:	4598      	cmp	r8, r3
 800c276:	dc4d      	bgt.n	800c314 <__ieee754_pow+0x104>
 800c278:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c27c:	4598      	cmp	r8, r3
 800c27e:	dd4c      	ble.n	800c31a <__ieee754_pow+0x10a>
 800c280:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c284:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c288:	2b14      	cmp	r3, #20
 800c28a:	dd26      	ble.n	800c2da <__ieee754_pow+0xca>
 800c28c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c290:	fa22 f103 	lsr.w	r1, r2, r3
 800c294:	fa01 f303 	lsl.w	r3, r1, r3
 800c298:	4293      	cmp	r3, r2
 800c29a:	d13e      	bne.n	800c31a <__ieee754_pow+0x10a>
 800c29c:	f001 0101 	and.w	r1, r1, #1
 800c2a0:	f1c1 0b02 	rsb	fp, r1, #2
 800c2a4:	2a00      	cmp	r2, #0
 800c2a6:	d15b      	bne.n	800c360 <__ieee754_pow+0x150>
 800c2a8:	4b5b      	ldr	r3, [pc, #364]	; (800c418 <__ieee754_pow+0x208>)
 800c2aa:	4598      	cmp	r8, r3
 800c2ac:	d124      	bne.n	800c2f8 <__ieee754_pow+0xe8>
 800c2ae:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c2b2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c2b6:	ea53 030a 	orrs.w	r3, r3, sl
 800c2ba:	f000 8476 	beq.w	800cbaa <__ieee754_pow+0x99a>
 800c2be:	4b59      	ldr	r3, [pc, #356]	; (800c424 <__ieee754_pow+0x214>)
 800c2c0:	429c      	cmp	r4, r3
 800c2c2:	dd2d      	ble.n	800c320 <__ieee754_pow+0x110>
 800c2c4:	f1b9 0f00 	cmp.w	r9, #0
 800c2c8:	f280 8473 	bge.w	800cbb2 <__ieee754_pow+0x9a2>
 800c2cc:	2000      	movs	r0, #0
 800c2ce:	2100      	movs	r1, #0
 800c2d0:	ec41 0b10 	vmov	d0, r0, r1
 800c2d4:	b011      	add	sp, #68	; 0x44
 800c2d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2da:	2a00      	cmp	r2, #0
 800c2dc:	d13e      	bne.n	800c35c <__ieee754_pow+0x14c>
 800c2de:	f1c3 0314 	rsb	r3, r3, #20
 800c2e2:	fa48 f103 	asr.w	r1, r8, r3
 800c2e6:	fa01 f303 	lsl.w	r3, r1, r3
 800c2ea:	4543      	cmp	r3, r8
 800c2ec:	f040 8469 	bne.w	800cbc2 <__ieee754_pow+0x9b2>
 800c2f0:	f001 0101 	and.w	r1, r1, #1
 800c2f4:	f1c1 0b02 	rsb	fp, r1, #2
 800c2f8:	4b4b      	ldr	r3, [pc, #300]	; (800c428 <__ieee754_pow+0x218>)
 800c2fa:	4598      	cmp	r8, r3
 800c2fc:	d118      	bne.n	800c330 <__ieee754_pow+0x120>
 800c2fe:	f1b9 0f00 	cmp.w	r9, #0
 800c302:	f280 845a 	bge.w	800cbba <__ieee754_pow+0x9aa>
 800c306:	4948      	ldr	r1, [pc, #288]	; (800c428 <__ieee754_pow+0x218>)
 800c308:	4632      	mov	r2, r6
 800c30a:	463b      	mov	r3, r7
 800c30c:	2000      	movs	r0, #0
 800c30e:	f7f4 fa9d 	bl	800084c <__aeabi_ddiv>
 800c312:	e7dd      	b.n	800c2d0 <__ieee754_pow+0xc0>
 800c314:	f04f 0b02 	mov.w	fp, #2
 800c318:	e7c4      	b.n	800c2a4 <__ieee754_pow+0x94>
 800c31a:	f04f 0b00 	mov.w	fp, #0
 800c31e:	e7c1      	b.n	800c2a4 <__ieee754_pow+0x94>
 800c320:	f1b9 0f00 	cmp.w	r9, #0
 800c324:	dad2      	bge.n	800c2cc <__ieee754_pow+0xbc>
 800c326:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c32a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c32e:	e7cf      	b.n	800c2d0 <__ieee754_pow+0xc0>
 800c330:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c334:	d106      	bne.n	800c344 <__ieee754_pow+0x134>
 800c336:	4632      	mov	r2, r6
 800c338:	463b      	mov	r3, r7
 800c33a:	4610      	mov	r0, r2
 800c33c:	4619      	mov	r1, r3
 800c33e:	f7f4 f95b 	bl	80005f8 <__aeabi_dmul>
 800c342:	e7c5      	b.n	800c2d0 <__ieee754_pow+0xc0>
 800c344:	4b39      	ldr	r3, [pc, #228]	; (800c42c <__ieee754_pow+0x21c>)
 800c346:	4599      	cmp	r9, r3
 800c348:	d10a      	bne.n	800c360 <__ieee754_pow+0x150>
 800c34a:	2d00      	cmp	r5, #0
 800c34c:	db08      	blt.n	800c360 <__ieee754_pow+0x150>
 800c34e:	ec47 6b10 	vmov	d0, r6, r7
 800c352:	b011      	add	sp, #68	; 0x44
 800c354:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c358:	f000 be5c 	b.w	800d014 <__ieee754_sqrt>
 800c35c:	f04f 0b00 	mov.w	fp, #0
 800c360:	ec47 6b10 	vmov	d0, r6, r7
 800c364:	f001 fd6c 	bl	800de40 <fabs>
 800c368:	ec51 0b10 	vmov	r0, r1, d0
 800c36c:	f1ba 0f00 	cmp.w	sl, #0
 800c370:	d127      	bne.n	800c3c2 <__ieee754_pow+0x1b2>
 800c372:	b124      	cbz	r4, 800c37e <__ieee754_pow+0x16e>
 800c374:	4b2c      	ldr	r3, [pc, #176]	; (800c428 <__ieee754_pow+0x218>)
 800c376:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c37a:	429a      	cmp	r2, r3
 800c37c:	d121      	bne.n	800c3c2 <__ieee754_pow+0x1b2>
 800c37e:	f1b9 0f00 	cmp.w	r9, #0
 800c382:	da05      	bge.n	800c390 <__ieee754_pow+0x180>
 800c384:	4602      	mov	r2, r0
 800c386:	460b      	mov	r3, r1
 800c388:	2000      	movs	r0, #0
 800c38a:	4927      	ldr	r1, [pc, #156]	; (800c428 <__ieee754_pow+0x218>)
 800c38c:	f7f4 fa5e 	bl	800084c <__aeabi_ddiv>
 800c390:	2d00      	cmp	r5, #0
 800c392:	da9d      	bge.n	800c2d0 <__ieee754_pow+0xc0>
 800c394:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c398:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c39c:	ea54 030b 	orrs.w	r3, r4, fp
 800c3a0:	d108      	bne.n	800c3b4 <__ieee754_pow+0x1a4>
 800c3a2:	4602      	mov	r2, r0
 800c3a4:	460b      	mov	r3, r1
 800c3a6:	4610      	mov	r0, r2
 800c3a8:	4619      	mov	r1, r3
 800c3aa:	f7f3 ff6d 	bl	8000288 <__aeabi_dsub>
 800c3ae:	4602      	mov	r2, r0
 800c3b0:	460b      	mov	r3, r1
 800c3b2:	e7ac      	b.n	800c30e <__ieee754_pow+0xfe>
 800c3b4:	f1bb 0f01 	cmp.w	fp, #1
 800c3b8:	d18a      	bne.n	800c2d0 <__ieee754_pow+0xc0>
 800c3ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c3be:	4619      	mov	r1, r3
 800c3c0:	e786      	b.n	800c2d0 <__ieee754_pow+0xc0>
 800c3c2:	0fed      	lsrs	r5, r5, #31
 800c3c4:	1e6b      	subs	r3, r5, #1
 800c3c6:	930d      	str	r3, [sp, #52]	; 0x34
 800c3c8:	ea5b 0303 	orrs.w	r3, fp, r3
 800c3cc:	d102      	bne.n	800c3d4 <__ieee754_pow+0x1c4>
 800c3ce:	4632      	mov	r2, r6
 800c3d0:	463b      	mov	r3, r7
 800c3d2:	e7e8      	b.n	800c3a6 <__ieee754_pow+0x196>
 800c3d4:	4b16      	ldr	r3, [pc, #88]	; (800c430 <__ieee754_pow+0x220>)
 800c3d6:	4598      	cmp	r8, r3
 800c3d8:	f340 80fe 	ble.w	800c5d8 <__ieee754_pow+0x3c8>
 800c3dc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c3e0:	4598      	cmp	r8, r3
 800c3e2:	dd0a      	ble.n	800c3fa <__ieee754_pow+0x1ea>
 800c3e4:	4b0f      	ldr	r3, [pc, #60]	; (800c424 <__ieee754_pow+0x214>)
 800c3e6:	429c      	cmp	r4, r3
 800c3e8:	dc0d      	bgt.n	800c406 <__ieee754_pow+0x1f6>
 800c3ea:	f1b9 0f00 	cmp.w	r9, #0
 800c3ee:	f6bf af6d 	bge.w	800c2cc <__ieee754_pow+0xbc>
 800c3f2:	a307      	add	r3, pc, #28	; (adr r3, 800c410 <__ieee754_pow+0x200>)
 800c3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3f8:	e79f      	b.n	800c33a <__ieee754_pow+0x12a>
 800c3fa:	4b0e      	ldr	r3, [pc, #56]	; (800c434 <__ieee754_pow+0x224>)
 800c3fc:	429c      	cmp	r4, r3
 800c3fe:	ddf4      	ble.n	800c3ea <__ieee754_pow+0x1da>
 800c400:	4b09      	ldr	r3, [pc, #36]	; (800c428 <__ieee754_pow+0x218>)
 800c402:	429c      	cmp	r4, r3
 800c404:	dd18      	ble.n	800c438 <__ieee754_pow+0x228>
 800c406:	f1b9 0f00 	cmp.w	r9, #0
 800c40a:	dcf2      	bgt.n	800c3f2 <__ieee754_pow+0x1e2>
 800c40c:	e75e      	b.n	800c2cc <__ieee754_pow+0xbc>
 800c40e:	bf00      	nop
 800c410:	8800759c 	.word	0x8800759c
 800c414:	7e37e43c 	.word	0x7e37e43c
 800c418:	7ff00000 	.word	0x7ff00000
 800c41c:	0800e2ea 	.word	0x0800e2ea
 800c420:	433fffff 	.word	0x433fffff
 800c424:	3fefffff 	.word	0x3fefffff
 800c428:	3ff00000 	.word	0x3ff00000
 800c42c:	3fe00000 	.word	0x3fe00000
 800c430:	41e00000 	.word	0x41e00000
 800c434:	3feffffe 	.word	0x3feffffe
 800c438:	2200      	movs	r2, #0
 800c43a:	4b63      	ldr	r3, [pc, #396]	; (800c5c8 <__ieee754_pow+0x3b8>)
 800c43c:	f7f3 ff24 	bl	8000288 <__aeabi_dsub>
 800c440:	a355      	add	r3, pc, #340	; (adr r3, 800c598 <__ieee754_pow+0x388>)
 800c442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c446:	4604      	mov	r4, r0
 800c448:	460d      	mov	r5, r1
 800c44a:	f7f4 f8d5 	bl	80005f8 <__aeabi_dmul>
 800c44e:	a354      	add	r3, pc, #336	; (adr r3, 800c5a0 <__ieee754_pow+0x390>)
 800c450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c454:	4606      	mov	r6, r0
 800c456:	460f      	mov	r7, r1
 800c458:	4620      	mov	r0, r4
 800c45a:	4629      	mov	r1, r5
 800c45c:	f7f4 f8cc 	bl	80005f8 <__aeabi_dmul>
 800c460:	2200      	movs	r2, #0
 800c462:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c466:	4b59      	ldr	r3, [pc, #356]	; (800c5cc <__ieee754_pow+0x3bc>)
 800c468:	4620      	mov	r0, r4
 800c46a:	4629      	mov	r1, r5
 800c46c:	f7f4 f8c4 	bl	80005f8 <__aeabi_dmul>
 800c470:	4602      	mov	r2, r0
 800c472:	460b      	mov	r3, r1
 800c474:	a14c      	add	r1, pc, #304	; (adr r1, 800c5a8 <__ieee754_pow+0x398>)
 800c476:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c47a:	f7f3 ff05 	bl	8000288 <__aeabi_dsub>
 800c47e:	4622      	mov	r2, r4
 800c480:	462b      	mov	r3, r5
 800c482:	f7f4 f8b9 	bl	80005f8 <__aeabi_dmul>
 800c486:	4602      	mov	r2, r0
 800c488:	460b      	mov	r3, r1
 800c48a:	2000      	movs	r0, #0
 800c48c:	4950      	ldr	r1, [pc, #320]	; (800c5d0 <__ieee754_pow+0x3c0>)
 800c48e:	f7f3 fefb 	bl	8000288 <__aeabi_dsub>
 800c492:	4622      	mov	r2, r4
 800c494:	462b      	mov	r3, r5
 800c496:	4680      	mov	r8, r0
 800c498:	4689      	mov	r9, r1
 800c49a:	4620      	mov	r0, r4
 800c49c:	4629      	mov	r1, r5
 800c49e:	f7f4 f8ab 	bl	80005f8 <__aeabi_dmul>
 800c4a2:	4602      	mov	r2, r0
 800c4a4:	460b      	mov	r3, r1
 800c4a6:	4640      	mov	r0, r8
 800c4a8:	4649      	mov	r1, r9
 800c4aa:	f7f4 f8a5 	bl	80005f8 <__aeabi_dmul>
 800c4ae:	a340      	add	r3, pc, #256	; (adr r3, 800c5b0 <__ieee754_pow+0x3a0>)
 800c4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4b4:	f7f4 f8a0 	bl	80005f8 <__aeabi_dmul>
 800c4b8:	4602      	mov	r2, r0
 800c4ba:	460b      	mov	r3, r1
 800c4bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c4c0:	f7f3 fee2 	bl	8000288 <__aeabi_dsub>
 800c4c4:	4602      	mov	r2, r0
 800c4c6:	460b      	mov	r3, r1
 800c4c8:	4604      	mov	r4, r0
 800c4ca:	460d      	mov	r5, r1
 800c4cc:	4630      	mov	r0, r6
 800c4ce:	4639      	mov	r1, r7
 800c4d0:	f7f3 fedc 	bl	800028c <__adddf3>
 800c4d4:	2000      	movs	r0, #0
 800c4d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4da:	4632      	mov	r2, r6
 800c4dc:	463b      	mov	r3, r7
 800c4de:	f7f3 fed3 	bl	8000288 <__aeabi_dsub>
 800c4e2:	4602      	mov	r2, r0
 800c4e4:	460b      	mov	r3, r1
 800c4e6:	4620      	mov	r0, r4
 800c4e8:	4629      	mov	r1, r5
 800c4ea:	f7f3 fecd 	bl	8000288 <__aeabi_dsub>
 800c4ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c4f0:	f10b 33ff 	add.w	r3, fp, #4294967295
 800c4f4:	4313      	orrs	r3, r2
 800c4f6:	4606      	mov	r6, r0
 800c4f8:	460f      	mov	r7, r1
 800c4fa:	f040 81eb 	bne.w	800c8d4 <__ieee754_pow+0x6c4>
 800c4fe:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800c5b8 <__ieee754_pow+0x3a8>
 800c502:	e9dd 4500 	ldrd	r4, r5, [sp]
 800c506:	2400      	movs	r4, #0
 800c508:	4622      	mov	r2, r4
 800c50a:	462b      	mov	r3, r5
 800c50c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c510:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c514:	f7f3 feb8 	bl	8000288 <__aeabi_dsub>
 800c518:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c51c:	f7f4 f86c 	bl	80005f8 <__aeabi_dmul>
 800c520:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c524:	4680      	mov	r8, r0
 800c526:	4689      	mov	r9, r1
 800c528:	4630      	mov	r0, r6
 800c52a:	4639      	mov	r1, r7
 800c52c:	f7f4 f864 	bl	80005f8 <__aeabi_dmul>
 800c530:	4602      	mov	r2, r0
 800c532:	460b      	mov	r3, r1
 800c534:	4640      	mov	r0, r8
 800c536:	4649      	mov	r1, r9
 800c538:	f7f3 fea8 	bl	800028c <__adddf3>
 800c53c:	4622      	mov	r2, r4
 800c53e:	462b      	mov	r3, r5
 800c540:	4680      	mov	r8, r0
 800c542:	4689      	mov	r9, r1
 800c544:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c548:	f7f4 f856 	bl	80005f8 <__aeabi_dmul>
 800c54c:	460b      	mov	r3, r1
 800c54e:	4604      	mov	r4, r0
 800c550:	460d      	mov	r5, r1
 800c552:	4602      	mov	r2, r0
 800c554:	4649      	mov	r1, r9
 800c556:	4640      	mov	r0, r8
 800c558:	e9cd 4500 	strd	r4, r5, [sp]
 800c55c:	f7f3 fe96 	bl	800028c <__adddf3>
 800c560:	4b1c      	ldr	r3, [pc, #112]	; (800c5d4 <__ieee754_pow+0x3c4>)
 800c562:	4299      	cmp	r1, r3
 800c564:	4606      	mov	r6, r0
 800c566:	460f      	mov	r7, r1
 800c568:	468b      	mov	fp, r1
 800c56a:	f340 82f7 	ble.w	800cb5c <__ieee754_pow+0x94c>
 800c56e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c572:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c576:	4303      	orrs	r3, r0
 800c578:	f000 81ea 	beq.w	800c950 <__ieee754_pow+0x740>
 800c57c:	a310      	add	r3, pc, #64	; (adr r3, 800c5c0 <__ieee754_pow+0x3b0>)
 800c57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c582:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c586:	f7f4 f837 	bl	80005f8 <__aeabi_dmul>
 800c58a:	a30d      	add	r3, pc, #52	; (adr r3, 800c5c0 <__ieee754_pow+0x3b0>)
 800c58c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c590:	e6d5      	b.n	800c33e <__ieee754_pow+0x12e>
 800c592:	bf00      	nop
 800c594:	f3af 8000 	nop.w
 800c598:	60000000 	.word	0x60000000
 800c59c:	3ff71547 	.word	0x3ff71547
 800c5a0:	f85ddf44 	.word	0xf85ddf44
 800c5a4:	3e54ae0b 	.word	0x3e54ae0b
 800c5a8:	55555555 	.word	0x55555555
 800c5ac:	3fd55555 	.word	0x3fd55555
 800c5b0:	652b82fe 	.word	0x652b82fe
 800c5b4:	3ff71547 	.word	0x3ff71547
 800c5b8:	00000000 	.word	0x00000000
 800c5bc:	bff00000 	.word	0xbff00000
 800c5c0:	8800759c 	.word	0x8800759c
 800c5c4:	7e37e43c 	.word	0x7e37e43c
 800c5c8:	3ff00000 	.word	0x3ff00000
 800c5cc:	3fd00000 	.word	0x3fd00000
 800c5d0:	3fe00000 	.word	0x3fe00000
 800c5d4:	408fffff 	.word	0x408fffff
 800c5d8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800c5dc:	f04f 0200 	mov.w	r2, #0
 800c5e0:	da05      	bge.n	800c5ee <__ieee754_pow+0x3de>
 800c5e2:	4bd3      	ldr	r3, [pc, #844]	; (800c930 <__ieee754_pow+0x720>)
 800c5e4:	f7f4 f808 	bl	80005f8 <__aeabi_dmul>
 800c5e8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c5ec:	460c      	mov	r4, r1
 800c5ee:	1523      	asrs	r3, r4, #20
 800c5f0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c5f4:	4413      	add	r3, r2
 800c5f6:	9309      	str	r3, [sp, #36]	; 0x24
 800c5f8:	4bce      	ldr	r3, [pc, #824]	; (800c934 <__ieee754_pow+0x724>)
 800c5fa:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c5fe:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c602:	429c      	cmp	r4, r3
 800c604:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c608:	dd08      	ble.n	800c61c <__ieee754_pow+0x40c>
 800c60a:	4bcb      	ldr	r3, [pc, #812]	; (800c938 <__ieee754_pow+0x728>)
 800c60c:	429c      	cmp	r4, r3
 800c60e:	f340 815e 	ble.w	800c8ce <__ieee754_pow+0x6be>
 800c612:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c614:	3301      	adds	r3, #1
 800c616:	9309      	str	r3, [sp, #36]	; 0x24
 800c618:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c61c:	f04f 0a00 	mov.w	sl, #0
 800c620:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800c624:	930c      	str	r3, [sp, #48]	; 0x30
 800c626:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c628:	4bc4      	ldr	r3, [pc, #784]	; (800c93c <__ieee754_pow+0x72c>)
 800c62a:	4413      	add	r3, r2
 800c62c:	ed93 7b00 	vldr	d7, [r3]
 800c630:	4629      	mov	r1, r5
 800c632:	ec53 2b17 	vmov	r2, r3, d7
 800c636:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c63a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c63e:	f7f3 fe23 	bl	8000288 <__aeabi_dsub>
 800c642:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c646:	4606      	mov	r6, r0
 800c648:	460f      	mov	r7, r1
 800c64a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c64e:	f7f3 fe1d 	bl	800028c <__adddf3>
 800c652:	4602      	mov	r2, r0
 800c654:	460b      	mov	r3, r1
 800c656:	2000      	movs	r0, #0
 800c658:	49b9      	ldr	r1, [pc, #740]	; (800c940 <__ieee754_pow+0x730>)
 800c65a:	f7f4 f8f7 	bl	800084c <__aeabi_ddiv>
 800c65e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800c662:	4602      	mov	r2, r0
 800c664:	460b      	mov	r3, r1
 800c666:	4630      	mov	r0, r6
 800c668:	4639      	mov	r1, r7
 800c66a:	f7f3 ffc5 	bl	80005f8 <__aeabi_dmul>
 800c66e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c672:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800c676:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800c67a:	2300      	movs	r3, #0
 800c67c:	9302      	str	r3, [sp, #8]
 800c67e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c682:	106d      	asrs	r5, r5, #1
 800c684:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c688:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c68c:	2200      	movs	r2, #0
 800c68e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800c692:	4640      	mov	r0, r8
 800c694:	4649      	mov	r1, r9
 800c696:	4614      	mov	r4, r2
 800c698:	461d      	mov	r5, r3
 800c69a:	f7f3 ffad 	bl	80005f8 <__aeabi_dmul>
 800c69e:	4602      	mov	r2, r0
 800c6a0:	460b      	mov	r3, r1
 800c6a2:	4630      	mov	r0, r6
 800c6a4:	4639      	mov	r1, r7
 800c6a6:	f7f3 fdef 	bl	8000288 <__aeabi_dsub>
 800c6aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c6ae:	4606      	mov	r6, r0
 800c6b0:	460f      	mov	r7, r1
 800c6b2:	4620      	mov	r0, r4
 800c6b4:	4629      	mov	r1, r5
 800c6b6:	f7f3 fde7 	bl	8000288 <__aeabi_dsub>
 800c6ba:	4602      	mov	r2, r0
 800c6bc:	460b      	mov	r3, r1
 800c6be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c6c2:	f7f3 fde1 	bl	8000288 <__aeabi_dsub>
 800c6c6:	4642      	mov	r2, r8
 800c6c8:	464b      	mov	r3, r9
 800c6ca:	f7f3 ff95 	bl	80005f8 <__aeabi_dmul>
 800c6ce:	4602      	mov	r2, r0
 800c6d0:	460b      	mov	r3, r1
 800c6d2:	4630      	mov	r0, r6
 800c6d4:	4639      	mov	r1, r7
 800c6d6:	f7f3 fdd7 	bl	8000288 <__aeabi_dsub>
 800c6da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800c6de:	f7f3 ff8b 	bl	80005f8 <__aeabi_dmul>
 800c6e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c6ea:	4610      	mov	r0, r2
 800c6ec:	4619      	mov	r1, r3
 800c6ee:	f7f3 ff83 	bl	80005f8 <__aeabi_dmul>
 800c6f2:	a37b      	add	r3, pc, #492	; (adr r3, 800c8e0 <__ieee754_pow+0x6d0>)
 800c6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6f8:	4604      	mov	r4, r0
 800c6fa:	460d      	mov	r5, r1
 800c6fc:	f7f3 ff7c 	bl	80005f8 <__aeabi_dmul>
 800c700:	a379      	add	r3, pc, #484	; (adr r3, 800c8e8 <__ieee754_pow+0x6d8>)
 800c702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c706:	f7f3 fdc1 	bl	800028c <__adddf3>
 800c70a:	4622      	mov	r2, r4
 800c70c:	462b      	mov	r3, r5
 800c70e:	f7f3 ff73 	bl	80005f8 <__aeabi_dmul>
 800c712:	a377      	add	r3, pc, #476	; (adr r3, 800c8f0 <__ieee754_pow+0x6e0>)
 800c714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c718:	f7f3 fdb8 	bl	800028c <__adddf3>
 800c71c:	4622      	mov	r2, r4
 800c71e:	462b      	mov	r3, r5
 800c720:	f7f3 ff6a 	bl	80005f8 <__aeabi_dmul>
 800c724:	a374      	add	r3, pc, #464	; (adr r3, 800c8f8 <__ieee754_pow+0x6e8>)
 800c726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c72a:	f7f3 fdaf 	bl	800028c <__adddf3>
 800c72e:	4622      	mov	r2, r4
 800c730:	462b      	mov	r3, r5
 800c732:	f7f3 ff61 	bl	80005f8 <__aeabi_dmul>
 800c736:	a372      	add	r3, pc, #456	; (adr r3, 800c900 <__ieee754_pow+0x6f0>)
 800c738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73c:	f7f3 fda6 	bl	800028c <__adddf3>
 800c740:	4622      	mov	r2, r4
 800c742:	462b      	mov	r3, r5
 800c744:	f7f3 ff58 	bl	80005f8 <__aeabi_dmul>
 800c748:	a36f      	add	r3, pc, #444	; (adr r3, 800c908 <__ieee754_pow+0x6f8>)
 800c74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c74e:	f7f3 fd9d 	bl	800028c <__adddf3>
 800c752:	4622      	mov	r2, r4
 800c754:	4606      	mov	r6, r0
 800c756:	460f      	mov	r7, r1
 800c758:	462b      	mov	r3, r5
 800c75a:	4620      	mov	r0, r4
 800c75c:	4629      	mov	r1, r5
 800c75e:	f7f3 ff4b 	bl	80005f8 <__aeabi_dmul>
 800c762:	4602      	mov	r2, r0
 800c764:	460b      	mov	r3, r1
 800c766:	4630      	mov	r0, r6
 800c768:	4639      	mov	r1, r7
 800c76a:	f7f3 ff45 	bl	80005f8 <__aeabi_dmul>
 800c76e:	4642      	mov	r2, r8
 800c770:	4604      	mov	r4, r0
 800c772:	460d      	mov	r5, r1
 800c774:	464b      	mov	r3, r9
 800c776:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c77a:	f7f3 fd87 	bl	800028c <__adddf3>
 800c77e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c782:	f7f3 ff39 	bl	80005f8 <__aeabi_dmul>
 800c786:	4622      	mov	r2, r4
 800c788:	462b      	mov	r3, r5
 800c78a:	f7f3 fd7f 	bl	800028c <__adddf3>
 800c78e:	4642      	mov	r2, r8
 800c790:	4606      	mov	r6, r0
 800c792:	460f      	mov	r7, r1
 800c794:	464b      	mov	r3, r9
 800c796:	4640      	mov	r0, r8
 800c798:	4649      	mov	r1, r9
 800c79a:	f7f3 ff2d 	bl	80005f8 <__aeabi_dmul>
 800c79e:	2200      	movs	r2, #0
 800c7a0:	4b68      	ldr	r3, [pc, #416]	; (800c944 <__ieee754_pow+0x734>)
 800c7a2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c7a6:	f7f3 fd71 	bl	800028c <__adddf3>
 800c7aa:	4632      	mov	r2, r6
 800c7ac:	463b      	mov	r3, r7
 800c7ae:	f7f3 fd6d 	bl	800028c <__adddf3>
 800c7b2:	9802      	ldr	r0, [sp, #8]
 800c7b4:	460d      	mov	r5, r1
 800c7b6:	4604      	mov	r4, r0
 800c7b8:	4602      	mov	r2, r0
 800c7ba:	460b      	mov	r3, r1
 800c7bc:	4640      	mov	r0, r8
 800c7be:	4649      	mov	r1, r9
 800c7c0:	f7f3 ff1a 	bl	80005f8 <__aeabi_dmul>
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	4680      	mov	r8, r0
 800c7c8:	4689      	mov	r9, r1
 800c7ca:	4b5e      	ldr	r3, [pc, #376]	; (800c944 <__ieee754_pow+0x734>)
 800c7cc:	4620      	mov	r0, r4
 800c7ce:	4629      	mov	r1, r5
 800c7d0:	f7f3 fd5a 	bl	8000288 <__aeabi_dsub>
 800c7d4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c7d8:	f7f3 fd56 	bl	8000288 <__aeabi_dsub>
 800c7dc:	4602      	mov	r2, r0
 800c7de:	460b      	mov	r3, r1
 800c7e0:	4630      	mov	r0, r6
 800c7e2:	4639      	mov	r1, r7
 800c7e4:	f7f3 fd50 	bl	8000288 <__aeabi_dsub>
 800c7e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c7ec:	f7f3 ff04 	bl	80005f8 <__aeabi_dmul>
 800c7f0:	4622      	mov	r2, r4
 800c7f2:	4606      	mov	r6, r0
 800c7f4:	460f      	mov	r7, r1
 800c7f6:	462b      	mov	r3, r5
 800c7f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c7fc:	f7f3 fefc 	bl	80005f8 <__aeabi_dmul>
 800c800:	4602      	mov	r2, r0
 800c802:	460b      	mov	r3, r1
 800c804:	4630      	mov	r0, r6
 800c806:	4639      	mov	r1, r7
 800c808:	f7f3 fd40 	bl	800028c <__adddf3>
 800c80c:	4606      	mov	r6, r0
 800c80e:	460f      	mov	r7, r1
 800c810:	4602      	mov	r2, r0
 800c812:	460b      	mov	r3, r1
 800c814:	4640      	mov	r0, r8
 800c816:	4649      	mov	r1, r9
 800c818:	f7f3 fd38 	bl	800028c <__adddf3>
 800c81c:	9802      	ldr	r0, [sp, #8]
 800c81e:	a33c      	add	r3, pc, #240	; (adr r3, 800c910 <__ieee754_pow+0x700>)
 800c820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c824:	4604      	mov	r4, r0
 800c826:	460d      	mov	r5, r1
 800c828:	f7f3 fee6 	bl	80005f8 <__aeabi_dmul>
 800c82c:	4642      	mov	r2, r8
 800c82e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c832:	464b      	mov	r3, r9
 800c834:	4620      	mov	r0, r4
 800c836:	4629      	mov	r1, r5
 800c838:	f7f3 fd26 	bl	8000288 <__aeabi_dsub>
 800c83c:	4602      	mov	r2, r0
 800c83e:	460b      	mov	r3, r1
 800c840:	4630      	mov	r0, r6
 800c842:	4639      	mov	r1, r7
 800c844:	f7f3 fd20 	bl	8000288 <__aeabi_dsub>
 800c848:	a333      	add	r3, pc, #204	; (adr r3, 800c918 <__ieee754_pow+0x708>)
 800c84a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c84e:	f7f3 fed3 	bl	80005f8 <__aeabi_dmul>
 800c852:	a333      	add	r3, pc, #204	; (adr r3, 800c920 <__ieee754_pow+0x710>)
 800c854:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c858:	4606      	mov	r6, r0
 800c85a:	460f      	mov	r7, r1
 800c85c:	4620      	mov	r0, r4
 800c85e:	4629      	mov	r1, r5
 800c860:	f7f3 feca 	bl	80005f8 <__aeabi_dmul>
 800c864:	4602      	mov	r2, r0
 800c866:	460b      	mov	r3, r1
 800c868:	4630      	mov	r0, r6
 800c86a:	4639      	mov	r1, r7
 800c86c:	f7f3 fd0e 	bl	800028c <__adddf3>
 800c870:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c872:	4b35      	ldr	r3, [pc, #212]	; (800c948 <__ieee754_pow+0x738>)
 800c874:	4413      	add	r3, r2
 800c876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c87a:	f7f3 fd07 	bl	800028c <__adddf3>
 800c87e:	4604      	mov	r4, r0
 800c880:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c882:	460d      	mov	r5, r1
 800c884:	f7f3 fe4e 	bl	8000524 <__aeabi_i2d>
 800c888:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c88a:	4b30      	ldr	r3, [pc, #192]	; (800c94c <__ieee754_pow+0x73c>)
 800c88c:	4413      	add	r3, r2
 800c88e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c892:	4606      	mov	r6, r0
 800c894:	460f      	mov	r7, r1
 800c896:	4622      	mov	r2, r4
 800c898:	462b      	mov	r3, r5
 800c89a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c89e:	f7f3 fcf5 	bl	800028c <__adddf3>
 800c8a2:	4642      	mov	r2, r8
 800c8a4:	464b      	mov	r3, r9
 800c8a6:	f7f3 fcf1 	bl	800028c <__adddf3>
 800c8aa:	4632      	mov	r2, r6
 800c8ac:	463b      	mov	r3, r7
 800c8ae:	f7f3 fced 	bl	800028c <__adddf3>
 800c8b2:	9802      	ldr	r0, [sp, #8]
 800c8b4:	4632      	mov	r2, r6
 800c8b6:	463b      	mov	r3, r7
 800c8b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c8bc:	f7f3 fce4 	bl	8000288 <__aeabi_dsub>
 800c8c0:	4642      	mov	r2, r8
 800c8c2:	464b      	mov	r3, r9
 800c8c4:	f7f3 fce0 	bl	8000288 <__aeabi_dsub>
 800c8c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c8cc:	e607      	b.n	800c4de <__ieee754_pow+0x2ce>
 800c8ce:	f04f 0a01 	mov.w	sl, #1
 800c8d2:	e6a5      	b.n	800c620 <__ieee754_pow+0x410>
 800c8d4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800c928 <__ieee754_pow+0x718>
 800c8d8:	e613      	b.n	800c502 <__ieee754_pow+0x2f2>
 800c8da:	bf00      	nop
 800c8dc:	f3af 8000 	nop.w
 800c8e0:	4a454eef 	.word	0x4a454eef
 800c8e4:	3fca7e28 	.word	0x3fca7e28
 800c8e8:	93c9db65 	.word	0x93c9db65
 800c8ec:	3fcd864a 	.word	0x3fcd864a
 800c8f0:	a91d4101 	.word	0xa91d4101
 800c8f4:	3fd17460 	.word	0x3fd17460
 800c8f8:	518f264d 	.word	0x518f264d
 800c8fc:	3fd55555 	.word	0x3fd55555
 800c900:	db6fabff 	.word	0xdb6fabff
 800c904:	3fdb6db6 	.word	0x3fdb6db6
 800c908:	33333303 	.word	0x33333303
 800c90c:	3fe33333 	.word	0x3fe33333
 800c910:	e0000000 	.word	0xe0000000
 800c914:	3feec709 	.word	0x3feec709
 800c918:	dc3a03fd 	.word	0xdc3a03fd
 800c91c:	3feec709 	.word	0x3feec709
 800c920:	145b01f5 	.word	0x145b01f5
 800c924:	be3e2fe0 	.word	0xbe3e2fe0
 800c928:	00000000 	.word	0x00000000
 800c92c:	3ff00000 	.word	0x3ff00000
 800c930:	43400000 	.word	0x43400000
 800c934:	0003988e 	.word	0x0003988e
 800c938:	000bb679 	.word	0x000bb679
 800c93c:	0800e510 	.word	0x0800e510
 800c940:	3ff00000 	.word	0x3ff00000
 800c944:	40080000 	.word	0x40080000
 800c948:	0800e530 	.word	0x0800e530
 800c94c:	0800e520 	.word	0x0800e520
 800c950:	a3b4      	add	r3, pc, #720	; (adr r3, 800cc24 <__ieee754_pow+0xa14>)
 800c952:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c956:	4640      	mov	r0, r8
 800c958:	4649      	mov	r1, r9
 800c95a:	f7f3 fc97 	bl	800028c <__adddf3>
 800c95e:	4622      	mov	r2, r4
 800c960:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c964:	462b      	mov	r3, r5
 800c966:	4630      	mov	r0, r6
 800c968:	4639      	mov	r1, r7
 800c96a:	f7f3 fc8d 	bl	8000288 <__aeabi_dsub>
 800c96e:	4602      	mov	r2, r0
 800c970:	460b      	mov	r3, r1
 800c972:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c976:	f7f4 f8cf 	bl	8000b18 <__aeabi_dcmpgt>
 800c97a:	2800      	cmp	r0, #0
 800c97c:	f47f adfe 	bne.w	800c57c <__ieee754_pow+0x36c>
 800c980:	4aa3      	ldr	r2, [pc, #652]	; (800cc10 <__ieee754_pow+0xa00>)
 800c982:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c986:	4293      	cmp	r3, r2
 800c988:	f340 810a 	ble.w	800cba0 <__ieee754_pow+0x990>
 800c98c:	151b      	asrs	r3, r3, #20
 800c98e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c992:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c996:	fa4a f303 	asr.w	r3, sl, r3
 800c99a:	445b      	add	r3, fp
 800c99c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c9a0:	4e9c      	ldr	r6, [pc, #624]	; (800cc14 <__ieee754_pow+0xa04>)
 800c9a2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c9a6:	4116      	asrs	r6, r2
 800c9a8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c9ac:	2000      	movs	r0, #0
 800c9ae:	ea23 0106 	bic.w	r1, r3, r6
 800c9b2:	f1c2 0214 	rsb	r2, r2, #20
 800c9b6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c9ba:	fa4a fa02 	asr.w	sl, sl, r2
 800c9be:	f1bb 0f00 	cmp.w	fp, #0
 800c9c2:	4602      	mov	r2, r0
 800c9c4:	460b      	mov	r3, r1
 800c9c6:	4620      	mov	r0, r4
 800c9c8:	4629      	mov	r1, r5
 800c9ca:	bfb8      	it	lt
 800c9cc:	f1ca 0a00 	rsblt	sl, sl, #0
 800c9d0:	f7f3 fc5a 	bl	8000288 <__aeabi_dsub>
 800c9d4:	e9cd 0100 	strd	r0, r1, [sp]
 800c9d8:	4642      	mov	r2, r8
 800c9da:	464b      	mov	r3, r9
 800c9dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c9e0:	f7f3 fc54 	bl	800028c <__adddf3>
 800c9e4:	2000      	movs	r0, #0
 800c9e6:	a378      	add	r3, pc, #480	; (adr r3, 800cbc8 <__ieee754_pow+0x9b8>)
 800c9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ec:	4604      	mov	r4, r0
 800c9ee:	460d      	mov	r5, r1
 800c9f0:	f7f3 fe02 	bl	80005f8 <__aeabi_dmul>
 800c9f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c9f8:	4606      	mov	r6, r0
 800c9fa:	460f      	mov	r7, r1
 800c9fc:	4620      	mov	r0, r4
 800c9fe:	4629      	mov	r1, r5
 800ca00:	f7f3 fc42 	bl	8000288 <__aeabi_dsub>
 800ca04:	4602      	mov	r2, r0
 800ca06:	460b      	mov	r3, r1
 800ca08:	4640      	mov	r0, r8
 800ca0a:	4649      	mov	r1, r9
 800ca0c:	f7f3 fc3c 	bl	8000288 <__aeabi_dsub>
 800ca10:	a36f      	add	r3, pc, #444	; (adr r3, 800cbd0 <__ieee754_pow+0x9c0>)
 800ca12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca16:	f7f3 fdef 	bl	80005f8 <__aeabi_dmul>
 800ca1a:	a36f      	add	r3, pc, #444	; (adr r3, 800cbd8 <__ieee754_pow+0x9c8>)
 800ca1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca20:	4680      	mov	r8, r0
 800ca22:	4689      	mov	r9, r1
 800ca24:	4620      	mov	r0, r4
 800ca26:	4629      	mov	r1, r5
 800ca28:	f7f3 fde6 	bl	80005f8 <__aeabi_dmul>
 800ca2c:	4602      	mov	r2, r0
 800ca2e:	460b      	mov	r3, r1
 800ca30:	4640      	mov	r0, r8
 800ca32:	4649      	mov	r1, r9
 800ca34:	f7f3 fc2a 	bl	800028c <__adddf3>
 800ca38:	4604      	mov	r4, r0
 800ca3a:	460d      	mov	r5, r1
 800ca3c:	4602      	mov	r2, r0
 800ca3e:	460b      	mov	r3, r1
 800ca40:	4630      	mov	r0, r6
 800ca42:	4639      	mov	r1, r7
 800ca44:	f7f3 fc22 	bl	800028c <__adddf3>
 800ca48:	4632      	mov	r2, r6
 800ca4a:	463b      	mov	r3, r7
 800ca4c:	4680      	mov	r8, r0
 800ca4e:	4689      	mov	r9, r1
 800ca50:	f7f3 fc1a 	bl	8000288 <__aeabi_dsub>
 800ca54:	4602      	mov	r2, r0
 800ca56:	460b      	mov	r3, r1
 800ca58:	4620      	mov	r0, r4
 800ca5a:	4629      	mov	r1, r5
 800ca5c:	f7f3 fc14 	bl	8000288 <__aeabi_dsub>
 800ca60:	4642      	mov	r2, r8
 800ca62:	4606      	mov	r6, r0
 800ca64:	460f      	mov	r7, r1
 800ca66:	464b      	mov	r3, r9
 800ca68:	4640      	mov	r0, r8
 800ca6a:	4649      	mov	r1, r9
 800ca6c:	f7f3 fdc4 	bl	80005f8 <__aeabi_dmul>
 800ca70:	a35b      	add	r3, pc, #364	; (adr r3, 800cbe0 <__ieee754_pow+0x9d0>)
 800ca72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca76:	4604      	mov	r4, r0
 800ca78:	460d      	mov	r5, r1
 800ca7a:	f7f3 fdbd 	bl	80005f8 <__aeabi_dmul>
 800ca7e:	a35a      	add	r3, pc, #360	; (adr r3, 800cbe8 <__ieee754_pow+0x9d8>)
 800ca80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca84:	f7f3 fc00 	bl	8000288 <__aeabi_dsub>
 800ca88:	4622      	mov	r2, r4
 800ca8a:	462b      	mov	r3, r5
 800ca8c:	f7f3 fdb4 	bl	80005f8 <__aeabi_dmul>
 800ca90:	a357      	add	r3, pc, #348	; (adr r3, 800cbf0 <__ieee754_pow+0x9e0>)
 800ca92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca96:	f7f3 fbf9 	bl	800028c <__adddf3>
 800ca9a:	4622      	mov	r2, r4
 800ca9c:	462b      	mov	r3, r5
 800ca9e:	f7f3 fdab 	bl	80005f8 <__aeabi_dmul>
 800caa2:	a355      	add	r3, pc, #340	; (adr r3, 800cbf8 <__ieee754_pow+0x9e8>)
 800caa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caa8:	f7f3 fbee 	bl	8000288 <__aeabi_dsub>
 800caac:	4622      	mov	r2, r4
 800caae:	462b      	mov	r3, r5
 800cab0:	f7f3 fda2 	bl	80005f8 <__aeabi_dmul>
 800cab4:	a352      	add	r3, pc, #328	; (adr r3, 800cc00 <__ieee754_pow+0x9f0>)
 800cab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caba:	f7f3 fbe7 	bl	800028c <__adddf3>
 800cabe:	4622      	mov	r2, r4
 800cac0:	462b      	mov	r3, r5
 800cac2:	f7f3 fd99 	bl	80005f8 <__aeabi_dmul>
 800cac6:	4602      	mov	r2, r0
 800cac8:	460b      	mov	r3, r1
 800caca:	4640      	mov	r0, r8
 800cacc:	4649      	mov	r1, r9
 800cace:	f7f3 fbdb 	bl	8000288 <__aeabi_dsub>
 800cad2:	4604      	mov	r4, r0
 800cad4:	460d      	mov	r5, r1
 800cad6:	4602      	mov	r2, r0
 800cad8:	460b      	mov	r3, r1
 800cada:	4640      	mov	r0, r8
 800cadc:	4649      	mov	r1, r9
 800cade:	f7f3 fd8b 	bl	80005f8 <__aeabi_dmul>
 800cae2:	2200      	movs	r2, #0
 800cae4:	e9cd 0100 	strd	r0, r1, [sp]
 800cae8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800caec:	4620      	mov	r0, r4
 800caee:	4629      	mov	r1, r5
 800caf0:	f7f3 fbca 	bl	8000288 <__aeabi_dsub>
 800caf4:	4602      	mov	r2, r0
 800caf6:	460b      	mov	r3, r1
 800caf8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cafc:	f7f3 fea6 	bl	800084c <__aeabi_ddiv>
 800cb00:	4632      	mov	r2, r6
 800cb02:	4604      	mov	r4, r0
 800cb04:	460d      	mov	r5, r1
 800cb06:	463b      	mov	r3, r7
 800cb08:	4640      	mov	r0, r8
 800cb0a:	4649      	mov	r1, r9
 800cb0c:	f7f3 fd74 	bl	80005f8 <__aeabi_dmul>
 800cb10:	4632      	mov	r2, r6
 800cb12:	463b      	mov	r3, r7
 800cb14:	f7f3 fbba 	bl	800028c <__adddf3>
 800cb18:	4602      	mov	r2, r0
 800cb1a:	460b      	mov	r3, r1
 800cb1c:	4620      	mov	r0, r4
 800cb1e:	4629      	mov	r1, r5
 800cb20:	f7f3 fbb2 	bl	8000288 <__aeabi_dsub>
 800cb24:	4642      	mov	r2, r8
 800cb26:	464b      	mov	r3, r9
 800cb28:	f7f3 fbae 	bl	8000288 <__aeabi_dsub>
 800cb2c:	4602      	mov	r2, r0
 800cb2e:	460b      	mov	r3, r1
 800cb30:	2000      	movs	r0, #0
 800cb32:	4939      	ldr	r1, [pc, #228]	; (800cc18 <__ieee754_pow+0xa08>)
 800cb34:	f7f3 fba8 	bl	8000288 <__aeabi_dsub>
 800cb38:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800cb3c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800cb40:	4602      	mov	r2, r0
 800cb42:	460b      	mov	r3, r1
 800cb44:	da2f      	bge.n	800cba6 <__ieee754_pow+0x996>
 800cb46:	4650      	mov	r0, sl
 800cb48:	ec43 2b10 	vmov	d0, r2, r3
 800cb4c:	f001 faa0 	bl	800e090 <scalbn>
 800cb50:	ec51 0b10 	vmov	r0, r1, d0
 800cb54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cb58:	f7ff bbf1 	b.w	800c33e <__ieee754_pow+0x12e>
 800cb5c:	4b2f      	ldr	r3, [pc, #188]	; (800cc1c <__ieee754_pow+0xa0c>)
 800cb5e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800cb62:	429e      	cmp	r6, r3
 800cb64:	f77f af0c 	ble.w	800c980 <__ieee754_pow+0x770>
 800cb68:	4b2d      	ldr	r3, [pc, #180]	; (800cc20 <__ieee754_pow+0xa10>)
 800cb6a:	440b      	add	r3, r1
 800cb6c:	4303      	orrs	r3, r0
 800cb6e:	d00b      	beq.n	800cb88 <__ieee754_pow+0x978>
 800cb70:	a325      	add	r3, pc, #148	; (adr r3, 800cc08 <__ieee754_pow+0x9f8>)
 800cb72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb7a:	f7f3 fd3d 	bl	80005f8 <__aeabi_dmul>
 800cb7e:	a322      	add	r3, pc, #136	; (adr r3, 800cc08 <__ieee754_pow+0x9f8>)
 800cb80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb84:	f7ff bbdb 	b.w	800c33e <__ieee754_pow+0x12e>
 800cb88:	4622      	mov	r2, r4
 800cb8a:	462b      	mov	r3, r5
 800cb8c:	f7f3 fb7c 	bl	8000288 <__aeabi_dsub>
 800cb90:	4642      	mov	r2, r8
 800cb92:	464b      	mov	r3, r9
 800cb94:	f7f3 ffb6 	bl	8000b04 <__aeabi_dcmpge>
 800cb98:	2800      	cmp	r0, #0
 800cb9a:	f43f aef1 	beq.w	800c980 <__ieee754_pow+0x770>
 800cb9e:	e7e7      	b.n	800cb70 <__ieee754_pow+0x960>
 800cba0:	f04f 0a00 	mov.w	sl, #0
 800cba4:	e718      	b.n	800c9d8 <__ieee754_pow+0x7c8>
 800cba6:	4621      	mov	r1, r4
 800cba8:	e7d4      	b.n	800cb54 <__ieee754_pow+0x944>
 800cbaa:	2000      	movs	r0, #0
 800cbac:	491a      	ldr	r1, [pc, #104]	; (800cc18 <__ieee754_pow+0xa08>)
 800cbae:	f7ff bb8f 	b.w	800c2d0 <__ieee754_pow+0xc0>
 800cbb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cbb6:	f7ff bb8b 	b.w	800c2d0 <__ieee754_pow+0xc0>
 800cbba:	4630      	mov	r0, r6
 800cbbc:	4639      	mov	r1, r7
 800cbbe:	f7ff bb87 	b.w	800c2d0 <__ieee754_pow+0xc0>
 800cbc2:	4693      	mov	fp, r2
 800cbc4:	f7ff bb98 	b.w	800c2f8 <__ieee754_pow+0xe8>
 800cbc8:	00000000 	.word	0x00000000
 800cbcc:	3fe62e43 	.word	0x3fe62e43
 800cbd0:	fefa39ef 	.word	0xfefa39ef
 800cbd4:	3fe62e42 	.word	0x3fe62e42
 800cbd8:	0ca86c39 	.word	0x0ca86c39
 800cbdc:	be205c61 	.word	0xbe205c61
 800cbe0:	72bea4d0 	.word	0x72bea4d0
 800cbe4:	3e663769 	.word	0x3e663769
 800cbe8:	c5d26bf1 	.word	0xc5d26bf1
 800cbec:	3ebbbd41 	.word	0x3ebbbd41
 800cbf0:	af25de2c 	.word	0xaf25de2c
 800cbf4:	3f11566a 	.word	0x3f11566a
 800cbf8:	16bebd93 	.word	0x16bebd93
 800cbfc:	3f66c16c 	.word	0x3f66c16c
 800cc00:	5555553e 	.word	0x5555553e
 800cc04:	3fc55555 	.word	0x3fc55555
 800cc08:	c2f8f359 	.word	0xc2f8f359
 800cc0c:	01a56e1f 	.word	0x01a56e1f
 800cc10:	3fe00000 	.word	0x3fe00000
 800cc14:	000fffff 	.word	0x000fffff
 800cc18:	3ff00000 	.word	0x3ff00000
 800cc1c:	4090cbff 	.word	0x4090cbff
 800cc20:	3f6f3400 	.word	0x3f6f3400
 800cc24:	652b82fe 	.word	0x652b82fe
 800cc28:	3c971547 	.word	0x3c971547
 800cc2c:	00000000 	.word	0x00000000

0800cc30 <__ieee754_rem_pio2>:
 800cc30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc34:	ec57 6b10 	vmov	r6, r7, d0
 800cc38:	4bc3      	ldr	r3, [pc, #780]	; (800cf48 <__ieee754_rem_pio2+0x318>)
 800cc3a:	b08d      	sub	sp, #52	; 0x34
 800cc3c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800cc40:	4598      	cmp	r8, r3
 800cc42:	4604      	mov	r4, r0
 800cc44:	9704      	str	r7, [sp, #16]
 800cc46:	dc07      	bgt.n	800cc58 <__ieee754_rem_pio2+0x28>
 800cc48:	2200      	movs	r2, #0
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	ed84 0b00 	vstr	d0, [r4]
 800cc50:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800cc54:	2500      	movs	r5, #0
 800cc56:	e027      	b.n	800cca8 <__ieee754_rem_pio2+0x78>
 800cc58:	4bbc      	ldr	r3, [pc, #752]	; (800cf4c <__ieee754_rem_pio2+0x31c>)
 800cc5a:	4598      	cmp	r8, r3
 800cc5c:	dc75      	bgt.n	800cd4a <__ieee754_rem_pio2+0x11a>
 800cc5e:	9b04      	ldr	r3, [sp, #16]
 800cc60:	4dbb      	ldr	r5, [pc, #748]	; (800cf50 <__ieee754_rem_pio2+0x320>)
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	ee10 0a10 	vmov	r0, s0
 800cc68:	a3a9      	add	r3, pc, #676	; (adr r3, 800cf10 <__ieee754_rem_pio2+0x2e0>)
 800cc6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc6e:	4639      	mov	r1, r7
 800cc70:	dd36      	ble.n	800cce0 <__ieee754_rem_pio2+0xb0>
 800cc72:	f7f3 fb09 	bl	8000288 <__aeabi_dsub>
 800cc76:	45a8      	cmp	r8, r5
 800cc78:	4606      	mov	r6, r0
 800cc7a:	460f      	mov	r7, r1
 800cc7c:	d018      	beq.n	800ccb0 <__ieee754_rem_pio2+0x80>
 800cc7e:	a3a6      	add	r3, pc, #664	; (adr r3, 800cf18 <__ieee754_rem_pio2+0x2e8>)
 800cc80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc84:	f7f3 fb00 	bl	8000288 <__aeabi_dsub>
 800cc88:	4602      	mov	r2, r0
 800cc8a:	460b      	mov	r3, r1
 800cc8c:	e9c4 2300 	strd	r2, r3, [r4]
 800cc90:	4630      	mov	r0, r6
 800cc92:	4639      	mov	r1, r7
 800cc94:	f7f3 faf8 	bl	8000288 <__aeabi_dsub>
 800cc98:	a39f      	add	r3, pc, #636	; (adr r3, 800cf18 <__ieee754_rem_pio2+0x2e8>)
 800cc9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc9e:	f7f3 faf3 	bl	8000288 <__aeabi_dsub>
 800cca2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cca6:	2501      	movs	r5, #1
 800cca8:	4628      	mov	r0, r5
 800ccaa:	b00d      	add	sp, #52	; 0x34
 800ccac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccb0:	a39b      	add	r3, pc, #620	; (adr r3, 800cf20 <__ieee754_rem_pio2+0x2f0>)
 800ccb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccb6:	f7f3 fae7 	bl	8000288 <__aeabi_dsub>
 800ccba:	a39b      	add	r3, pc, #620	; (adr r3, 800cf28 <__ieee754_rem_pio2+0x2f8>)
 800ccbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccc0:	4606      	mov	r6, r0
 800ccc2:	460f      	mov	r7, r1
 800ccc4:	f7f3 fae0 	bl	8000288 <__aeabi_dsub>
 800ccc8:	4602      	mov	r2, r0
 800ccca:	460b      	mov	r3, r1
 800cccc:	e9c4 2300 	strd	r2, r3, [r4]
 800ccd0:	4630      	mov	r0, r6
 800ccd2:	4639      	mov	r1, r7
 800ccd4:	f7f3 fad8 	bl	8000288 <__aeabi_dsub>
 800ccd8:	a393      	add	r3, pc, #588	; (adr r3, 800cf28 <__ieee754_rem_pio2+0x2f8>)
 800ccda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccde:	e7de      	b.n	800cc9e <__ieee754_rem_pio2+0x6e>
 800cce0:	f7f3 fad4 	bl	800028c <__adddf3>
 800cce4:	45a8      	cmp	r8, r5
 800cce6:	4606      	mov	r6, r0
 800cce8:	460f      	mov	r7, r1
 800ccea:	d016      	beq.n	800cd1a <__ieee754_rem_pio2+0xea>
 800ccec:	a38a      	add	r3, pc, #552	; (adr r3, 800cf18 <__ieee754_rem_pio2+0x2e8>)
 800ccee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccf2:	f7f3 facb 	bl	800028c <__adddf3>
 800ccf6:	4602      	mov	r2, r0
 800ccf8:	460b      	mov	r3, r1
 800ccfa:	e9c4 2300 	strd	r2, r3, [r4]
 800ccfe:	4630      	mov	r0, r6
 800cd00:	4639      	mov	r1, r7
 800cd02:	f7f3 fac1 	bl	8000288 <__aeabi_dsub>
 800cd06:	a384      	add	r3, pc, #528	; (adr r3, 800cf18 <__ieee754_rem_pio2+0x2e8>)
 800cd08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd0c:	f7f3 fabe 	bl	800028c <__adddf3>
 800cd10:	f04f 35ff 	mov.w	r5, #4294967295
 800cd14:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cd18:	e7c6      	b.n	800cca8 <__ieee754_rem_pio2+0x78>
 800cd1a:	a381      	add	r3, pc, #516	; (adr r3, 800cf20 <__ieee754_rem_pio2+0x2f0>)
 800cd1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd20:	f7f3 fab4 	bl	800028c <__adddf3>
 800cd24:	a380      	add	r3, pc, #512	; (adr r3, 800cf28 <__ieee754_rem_pio2+0x2f8>)
 800cd26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd2a:	4606      	mov	r6, r0
 800cd2c:	460f      	mov	r7, r1
 800cd2e:	f7f3 faad 	bl	800028c <__adddf3>
 800cd32:	4602      	mov	r2, r0
 800cd34:	460b      	mov	r3, r1
 800cd36:	e9c4 2300 	strd	r2, r3, [r4]
 800cd3a:	4630      	mov	r0, r6
 800cd3c:	4639      	mov	r1, r7
 800cd3e:	f7f3 faa3 	bl	8000288 <__aeabi_dsub>
 800cd42:	a379      	add	r3, pc, #484	; (adr r3, 800cf28 <__ieee754_rem_pio2+0x2f8>)
 800cd44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd48:	e7e0      	b.n	800cd0c <__ieee754_rem_pio2+0xdc>
 800cd4a:	4b82      	ldr	r3, [pc, #520]	; (800cf54 <__ieee754_rem_pio2+0x324>)
 800cd4c:	4598      	cmp	r8, r3
 800cd4e:	f300 80d0 	bgt.w	800cef2 <__ieee754_rem_pio2+0x2c2>
 800cd52:	f001 f875 	bl	800de40 <fabs>
 800cd56:	ec57 6b10 	vmov	r6, r7, d0
 800cd5a:	ee10 0a10 	vmov	r0, s0
 800cd5e:	a374      	add	r3, pc, #464	; (adr r3, 800cf30 <__ieee754_rem_pio2+0x300>)
 800cd60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd64:	4639      	mov	r1, r7
 800cd66:	f7f3 fc47 	bl	80005f8 <__aeabi_dmul>
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	4b7a      	ldr	r3, [pc, #488]	; (800cf58 <__ieee754_rem_pio2+0x328>)
 800cd6e:	f7f3 fa8d 	bl	800028c <__adddf3>
 800cd72:	f7f3 fef1 	bl	8000b58 <__aeabi_d2iz>
 800cd76:	4605      	mov	r5, r0
 800cd78:	f7f3 fbd4 	bl	8000524 <__aeabi_i2d>
 800cd7c:	a364      	add	r3, pc, #400	; (adr r3, 800cf10 <__ieee754_rem_pio2+0x2e0>)
 800cd7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd86:	f7f3 fc37 	bl	80005f8 <__aeabi_dmul>
 800cd8a:	4602      	mov	r2, r0
 800cd8c:	460b      	mov	r3, r1
 800cd8e:	4630      	mov	r0, r6
 800cd90:	4639      	mov	r1, r7
 800cd92:	f7f3 fa79 	bl	8000288 <__aeabi_dsub>
 800cd96:	a360      	add	r3, pc, #384	; (adr r3, 800cf18 <__ieee754_rem_pio2+0x2e8>)
 800cd98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd9c:	4682      	mov	sl, r0
 800cd9e:	468b      	mov	fp, r1
 800cda0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cda4:	f7f3 fc28 	bl	80005f8 <__aeabi_dmul>
 800cda8:	2d1f      	cmp	r5, #31
 800cdaa:	4606      	mov	r6, r0
 800cdac:	460f      	mov	r7, r1
 800cdae:	dc0c      	bgt.n	800cdca <__ieee754_rem_pio2+0x19a>
 800cdb0:	1e6a      	subs	r2, r5, #1
 800cdb2:	4b6a      	ldr	r3, [pc, #424]	; (800cf5c <__ieee754_rem_pio2+0x32c>)
 800cdb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdb8:	4543      	cmp	r3, r8
 800cdba:	d006      	beq.n	800cdca <__ieee754_rem_pio2+0x19a>
 800cdbc:	4632      	mov	r2, r6
 800cdbe:	463b      	mov	r3, r7
 800cdc0:	4650      	mov	r0, sl
 800cdc2:	4659      	mov	r1, fp
 800cdc4:	f7f3 fa60 	bl	8000288 <__aeabi_dsub>
 800cdc8:	e00e      	b.n	800cde8 <__ieee754_rem_pio2+0x1b8>
 800cdca:	4632      	mov	r2, r6
 800cdcc:	463b      	mov	r3, r7
 800cdce:	4650      	mov	r0, sl
 800cdd0:	4659      	mov	r1, fp
 800cdd2:	f7f3 fa59 	bl	8000288 <__aeabi_dsub>
 800cdd6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800cdda:	9305      	str	r3, [sp, #20]
 800cddc:	9a05      	ldr	r2, [sp, #20]
 800cdde:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cde2:	1ad3      	subs	r3, r2, r3
 800cde4:	2b10      	cmp	r3, #16
 800cde6:	dc02      	bgt.n	800cdee <__ieee754_rem_pio2+0x1be>
 800cde8:	e9c4 0100 	strd	r0, r1, [r4]
 800cdec:	e039      	b.n	800ce62 <__ieee754_rem_pio2+0x232>
 800cdee:	a34c      	add	r3, pc, #304	; (adr r3, 800cf20 <__ieee754_rem_pio2+0x2f0>)
 800cdf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cdf8:	f7f3 fbfe 	bl	80005f8 <__aeabi_dmul>
 800cdfc:	4606      	mov	r6, r0
 800cdfe:	460f      	mov	r7, r1
 800ce00:	4602      	mov	r2, r0
 800ce02:	460b      	mov	r3, r1
 800ce04:	4650      	mov	r0, sl
 800ce06:	4659      	mov	r1, fp
 800ce08:	f7f3 fa3e 	bl	8000288 <__aeabi_dsub>
 800ce0c:	4602      	mov	r2, r0
 800ce0e:	460b      	mov	r3, r1
 800ce10:	4680      	mov	r8, r0
 800ce12:	4689      	mov	r9, r1
 800ce14:	4650      	mov	r0, sl
 800ce16:	4659      	mov	r1, fp
 800ce18:	f7f3 fa36 	bl	8000288 <__aeabi_dsub>
 800ce1c:	4632      	mov	r2, r6
 800ce1e:	463b      	mov	r3, r7
 800ce20:	f7f3 fa32 	bl	8000288 <__aeabi_dsub>
 800ce24:	a340      	add	r3, pc, #256	; (adr r3, 800cf28 <__ieee754_rem_pio2+0x2f8>)
 800ce26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce2a:	4606      	mov	r6, r0
 800ce2c:	460f      	mov	r7, r1
 800ce2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce32:	f7f3 fbe1 	bl	80005f8 <__aeabi_dmul>
 800ce36:	4632      	mov	r2, r6
 800ce38:	463b      	mov	r3, r7
 800ce3a:	f7f3 fa25 	bl	8000288 <__aeabi_dsub>
 800ce3e:	4602      	mov	r2, r0
 800ce40:	460b      	mov	r3, r1
 800ce42:	4606      	mov	r6, r0
 800ce44:	460f      	mov	r7, r1
 800ce46:	4640      	mov	r0, r8
 800ce48:	4649      	mov	r1, r9
 800ce4a:	f7f3 fa1d 	bl	8000288 <__aeabi_dsub>
 800ce4e:	9a05      	ldr	r2, [sp, #20]
 800ce50:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ce54:	1ad3      	subs	r3, r2, r3
 800ce56:	2b31      	cmp	r3, #49	; 0x31
 800ce58:	dc20      	bgt.n	800ce9c <__ieee754_rem_pio2+0x26c>
 800ce5a:	e9c4 0100 	strd	r0, r1, [r4]
 800ce5e:	46c2      	mov	sl, r8
 800ce60:	46cb      	mov	fp, r9
 800ce62:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ce66:	4650      	mov	r0, sl
 800ce68:	4642      	mov	r2, r8
 800ce6a:	464b      	mov	r3, r9
 800ce6c:	4659      	mov	r1, fp
 800ce6e:	f7f3 fa0b 	bl	8000288 <__aeabi_dsub>
 800ce72:	463b      	mov	r3, r7
 800ce74:	4632      	mov	r2, r6
 800ce76:	f7f3 fa07 	bl	8000288 <__aeabi_dsub>
 800ce7a:	9b04      	ldr	r3, [sp, #16]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ce82:	f6bf af11 	bge.w	800cca8 <__ieee754_rem_pio2+0x78>
 800ce86:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ce8a:	6063      	str	r3, [r4, #4]
 800ce8c:	f8c4 8000 	str.w	r8, [r4]
 800ce90:	60a0      	str	r0, [r4, #8]
 800ce92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ce96:	60e3      	str	r3, [r4, #12]
 800ce98:	426d      	negs	r5, r5
 800ce9a:	e705      	b.n	800cca8 <__ieee754_rem_pio2+0x78>
 800ce9c:	a326      	add	r3, pc, #152	; (adr r3, 800cf38 <__ieee754_rem_pio2+0x308>)
 800ce9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cea2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cea6:	f7f3 fba7 	bl	80005f8 <__aeabi_dmul>
 800ceaa:	4606      	mov	r6, r0
 800ceac:	460f      	mov	r7, r1
 800ceae:	4602      	mov	r2, r0
 800ceb0:	460b      	mov	r3, r1
 800ceb2:	4640      	mov	r0, r8
 800ceb4:	4649      	mov	r1, r9
 800ceb6:	f7f3 f9e7 	bl	8000288 <__aeabi_dsub>
 800ceba:	4602      	mov	r2, r0
 800cebc:	460b      	mov	r3, r1
 800cebe:	4682      	mov	sl, r0
 800cec0:	468b      	mov	fp, r1
 800cec2:	4640      	mov	r0, r8
 800cec4:	4649      	mov	r1, r9
 800cec6:	f7f3 f9df 	bl	8000288 <__aeabi_dsub>
 800ceca:	4632      	mov	r2, r6
 800cecc:	463b      	mov	r3, r7
 800cece:	f7f3 f9db 	bl	8000288 <__aeabi_dsub>
 800ced2:	a31b      	add	r3, pc, #108	; (adr r3, 800cf40 <__ieee754_rem_pio2+0x310>)
 800ced4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ced8:	4606      	mov	r6, r0
 800ceda:	460f      	mov	r7, r1
 800cedc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cee0:	f7f3 fb8a 	bl	80005f8 <__aeabi_dmul>
 800cee4:	4632      	mov	r2, r6
 800cee6:	463b      	mov	r3, r7
 800cee8:	f7f3 f9ce 	bl	8000288 <__aeabi_dsub>
 800ceec:	4606      	mov	r6, r0
 800ceee:	460f      	mov	r7, r1
 800cef0:	e764      	b.n	800cdbc <__ieee754_rem_pio2+0x18c>
 800cef2:	4b1b      	ldr	r3, [pc, #108]	; (800cf60 <__ieee754_rem_pio2+0x330>)
 800cef4:	4598      	cmp	r8, r3
 800cef6:	dd35      	ble.n	800cf64 <__ieee754_rem_pio2+0x334>
 800cef8:	ee10 2a10 	vmov	r2, s0
 800cefc:	463b      	mov	r3, r7
 800cefe:	4630      	mov	r0, r6
 800cf00:	4639      	mov	r1, r7
 800cf02:	f7f3 f9c1 	bl	8000288 <__aeabi_dsub>
 800cf06:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cf0a:	e9c4 0100 	strd	r0, r1, [r4]
 800cf0e:	e6a1      	b.n	800cc54 <__ieee754_rem_pio2+0x24>
 800cf10:	54400000 	.word	0x54400000
 800cf14:	3ff921fb 	.word	0x3ff921fb
 800cf18:	1a626331 	.word	0x1a626331
 800cf1c:	3dd0b461 	.word	0x3dd0b461
 800cf20:	1a600000 	.word	0x1a600000
 800cf24:	3dd0b461 	.word	0x3dd0b461
 800cf28:	2e037073 	.word	0x2e037073
 800cf2c:	3ba3198a 	.word	0x3ba3198a
 800cf30:	6dc9c883 	.word	0x6dc9c883
 800cf34:	3fe45f30 	.word	0x3fe45f30
 800cf38:	2e000000 	.word	0x2e000000
 800cf3c:	3ba3198a 	.word	0x3ba3198a
 800cf40:	252049c1 	.word	0x252049c1
 800cf44:	397b839a 	.word	0x397b839a
 800cf48:	3fe921fb 	.word	0x3fe921fb
 800cf4c:	4002d97b 	.word	0x4002d97b
 800cf50:	3ff921fb 	.word	0x3ff921fb
 800cf54:	413921fb 	.word	0x413921fb
 800cf58:	3fe00000 	.word	0x3fe00000
 800cf5c:	0800e540 	.word	0x0800e540
 800cf60:	7fefffff 	.word	0x7fefffff
 800cf64:	ea4f 5528 	mov.w	r5, r8, asr #20
 800cf68:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800cf6c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800cf70:	4630      	mov	r0, r6
 800cf72:	460f      	mov	r7, r1
 800cf74:	f7f3 fdf0 	bl	8000b58 <__aeabi_d2iz>
 800cf78:	f7f3 fad4 	bl	8000524 <__aeabi_i2d>
 800cf7c:	4602      	mov	r2, r0
 800cf7e:	460b      	mov	r3, r1
 800cf80:	4630      	mov	r0, r6
 800cf82:	4639      	mov	r1, r7
 800cf84:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cf88:	f7f3 f97e 	bl	8000288 <__aeabi_dsub>
 800cf8c:	2200      	movs	r2, #0
 800cf8e:	4b1f      	ldr	r3, [pc, #124]	; (800d00c <__ieee754_rem_pio2+0x3dc>)
 800cf90:	f7f3 fb32 	bl	80005f8 <__aeabi_dmul>
 800cf94:	460f      	mov	r7, r1
 800cf96:	4606      	mov	r6, r0
 800cf98:	f7f3 fdde 	bl	8000b58 <__aeabi_d2iz>
 800cf9c:	f7f3 fac2 	bl	8000524 <__aeabi_i2d>
 800cfa0:	4602      	mov	r2, r0
 800cfa2:	460b      	mov	r3, r1
 800cfa4:	4630      	mov	r0, r6
 800cfa6:	4639      	mov	r1, r7
 800cfa8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cfac:	f7f3 f96c 	bl	8000288 <__aeabi_dsub>
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	4b16      	ldr	r3, [pc, #88]	; (800d00c <__ieee754_rem_pio2+0x3dc>)
 800cfb4:	f7f3 fb20 	bl	80005f8 <__aeabi_dmul>
 800cfb8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800cfbc:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800cfc0:	f04f 0803 	mov.w	r8, #3
 800cfc4:	2600      	movs	r6, #0
 800cfc6:	2700      	movs	r7, #0
 800cfc8:	4632      	mov	r2, r6
 800cfca:	463b      	mov	r3, r7
 800cfcc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800cfd0:	f108 3aff 	add.w	sl, r8, #4294967295
 800cfd4:	f7f3 fd78 	bl	8000ac8 <__aeabi_dcmpeq>
 800cfd8:	b9b0      	cbnz	r0, 800d008 <__ieee754_rem_pio2+0x3d8>
 800cfda:	4b0d      	ldr	r3, [pc, #52]	; (800d010 <__ieee754_rem_pio2+0x3e0>)
 800cfdc:	9301      	str	r3, [sp, #4]
 800cfde:	2302      	movs	r3, #2
 800cfe0:	9300      	str	r3, [sp, #0]
 800cfe2:	462a      	mov	r2, r5
 800cfe4:	4643      	mov	r3, r8
 800cfe6:	4621      	mov	r1, r4
 800cfe8:	a806      	add	r0, sp, #24
 800cfea:	f000 f98d 	bl	800d308 <__kernel_rem_pio2>
 800cfee:	9b04      	ldr	r3, [sp, #16]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	4605      	mov	r5, r0
 800cff4:	f6bf ae58 	bge.w	800cca8 <__ieee754_rem_pio2+0x78>
 800cff8:	6863      	ldr	r3, [r4, #4]
 800cffa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800cffe:	6063      	str	r3, [r4, #4]
 800d000:	68e3      	ldr	r3, [r4, #12]
 800d002:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d006:	e746      	b.n	800ce96 <__ieee754_rem_pio2+0x266>
 800d008:	46d0      	mov	r8, sl
 800d00a:	e7dd      	b.n	800cfc8 <__ieee754_rem_pio2+0x398>
 800d00c:	41700000 	.word	0x41700000
 800d010:	0800e5c0 	.word	0x0800e5c0

0800d014 <__ieee754_sqrt>:
 800d014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d018:	4955      	ldr	r1, [pc, #340]	; (800d170 <__ieee754_sqrt+0x15c>)
 800d01a:	ec55 4b10 	vmov	r4, r5, d0
 800d01e:	43a9      	bics	r1, r5
 800d020:	462b      	mov	r3, r5
 800d022:	462a      	mov	r2, r5
 800d024:	d112      	bne.n	800d04c <__ieee754_sqrt+0x38>
 800d026:	ee10 2a10 	vmov	r2, s0
 800d02a:	ee10 0a10 	vmov	r0, s0
 800d02e:	4629      	mov	r1, r5
 800d030:	f7f3 fae2 	bl	80005f8 <__aeabi_dmul>
 800d034:	4602      	mov	r2, r0
 800d036:	460b      	mov	r3, r1
 800d038:	4620      	mov	r0, r4
 800d03a:	4629      	mov	r1, r5
 800d03c:	f7f3 f926 	bl	800028c <__adddf3>
 800d040:	4604      	mov	r4, r0
 800d042:	460d      	mov	r5, r1
 800d044:	ec45 4b10 	vmov	d0, r4, r5
 800d048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d04c:	2d00      	cmp	r5, #0
 800d04e:	ee10 0a10 	vmov	r0, s0
 800d052:	4621      	mov	r1, r4
 800d054:	dc0f      	bgt.n	800d076 <__ieee754_sqrt+0x62>
 800d056:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d05a:	4330      	orrs	r0, r6
 800d05c:	d0f2      	beq.n	800d044 <__ieee754_sqrt+0x30>
 800d05e:	b155      	cbz	r5, 800d076 <__ieee754_sqrt+0x62>
 800d060:	ee10 2a10 	vmov	r2, s0
 800d064:	4620      	mov	r0, r4
 800d066:	4629      	mov	r1, r5
 800d068:	f7f3 f90e 	bl	8000288 <__aeabi_dsub>
 800d06c:	4602      	mov	r2, r0
 800d06e:	460b      	mov	r3, r1
 800d070:	f7f3 fbec 	bl	800084c <__aeabi_ddiv>
 800d074:	e7e4      	b.n	800d040 <__ieee754_sqrt+0x2c>
 800d076:	151b      	asrs	r3, r3, #20
 800d078:	d073      	beq.n	800d162 <__ieee754_sqrt+0x14e>
 800d07a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d07e:	07dd      	lsls	r5, r3, #31
 800d080:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800d084:	bf48      	it	mi
 800d086:	0fc8      	lsrmi	r0, r1, #31
 800d088:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800d08c:	bf44      	itt	mi
 800d08e:	0049      	lslmi	r1, r1, #1
 800d090:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800d094:	2500      	movs	r5, #0
 800d096:	1058      	asrs	r0, r3, #1
 800d098:	0fcb      	lsrs	r3, r1, #31
 800d09a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800d09e:	0049      	lsls	r1, r1, #1
 800d0a0:	2316      	movs	r3, #22
 800d0a2:	462c      	mov	r4, r5
 800d0a4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800d0a8:	19a7      	adds	r7, r4, r6
 800d0aa:	4297      	cmp	r7, r2
 800d0ac:	bfde      	ittt	le
 800d0ae:	19bc      	addle	r4, r7, r6
 800d0b0:	1bd2      	suble	r2, r2, r7
 800d0b2:	19ad      	addle	r5, r5, r6
 800d0b4:	0fcf      	lsrs	r7, r1, #31
 800d0b6:	3b01      	subs	r3, #1
 800d0b8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800d0bc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d0c0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d0c4:	d1f0      	bne.n	800d0a8 <__ieee754_sqrt+0x94>
 800d0c6:	f04f 0c20 	mov.w	ip, #32
 800d0ca:	469e      	mov	lr, r3
 800d0cc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800d0d0:	42a2      	cmp	r2, r4
 800d0d2:	eb06 070e 	add.w	r7, r6, lr
 800d0d6:	dc02      	bgt.n	800d0de <__ieee754_sqrt+0xca>
 800d0d8:	d112      	bne.n	800d100 <__ieee754_sqrt+0xec>
 800d0da:	428f      	cmp	r7, r1
 800d0dc:	d810      	bhi.n	800d100 <__ieee754_sqrt+0xec>
 800d0de:	2f00      	cmp	r7, #0
 800d0e0:	eb07 0e06 	add.w	lr, r7, r6
 800d0e4:	da42      	bge.n	800d16c <__ieee754_sqrt+0x158>
 800d0e6:	f1be 0f00 	cmp.w	lr, #0
 800d0ea:	db3f      	blt.n	800d16c <__ieee754_sqrt+0x158>
 800d0ec:	f104 0801 	add.w	r8, r4, #1
 800d0f0:	1b12      	subs	r2, r2, r4
 800d0f2:	428f      	cmp	r7, r1
 800d0f4:	bf88      	it	hi
 800d0f6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800d0fa:	1bc9      	subs	r1, r1, r7
 800d0fc:	4433      	add	r3, r6
 800d0fe:	4644      	mov	r4, r8
 800d100:	0052      	lsls	r2, r2, #1
 800d102:	f1bc 0c01 	subs.w	ip, ip, #1
 800d106:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800d10a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d10e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d112:	d1dd      	bne.n	800d0d0 <__ieee754_sqrt+0xbc>
 800d114:	430a      	orrs	r2, r1
 800d116:	d006      	beq.n	800d126 <__ieee754_sqrt+0x112>
 800d118:	1c5c      	adds	r4, r3, #1
 800d11a:	bf13      	iteet	ne
 800d11c:	3301      	addne	r3, #1
 800d11e:	3501      	addeq	r5, #1
 800d120:	4663      	moveq	r3, ip
 800d122:	f023 0301 	bicne.w	r3, r3, #1
 800d126:	106a      	asrs	r2, r5, #1
 800d128:	085b      	lsrs	r3, r3, #1
 800d12a:	07e9      	lsls	r1, r5, #31
 800d12c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800d130:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800d134:	bf48      	it	mi
 800d136:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800d13a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800d13e:	461c      	mov	r4, r3
 800d140:	e780      	b.n	800d044 <__ieee754_sqrt+0x30>
 800d142:	0aca      	lsrs	r2, r1, #11
 800d144:	3815      	subs	r0, #21
 800d146:	0549      	lsls	r1, r1, #21
 800d148:	2a00      	cmp	r2, #0
 800d14a:	d0fa      	beq.n	800d142 <__ieee754_sqrt+0x12e>
 800d14c:	02d6      	lsls	r6, r2, #11
 800d14e:	d50a      	bpl.n	800d166 <__ieee754_sqrt+0x152>
 800d150:	f1c3 0420 	rsb	r4, r3, #32
 800d154:	fa21 f404 	lsr.w	r4, r1, r4
 800d158:	1e5d      	subs	r5, r3, #1
 800d15a:	4099      	lsls	r1, r3
 800d15c:	4322      	orrs	r2, r4
 800d15e:	1b43      	subs	r3, r0, r5
 800d160:	e78b      	b.n	800d07a <__ieee754_sqrt+0x66>
 800d162:	4618      	mov	r0, r3
 800d164:	e7f0      	b.n	800d148 <__ieee754_sqrt+0x134>
 800d166:	0052      	lsls	r2, r2, #1
 800d168:	3301      	adds	r3, #1
 800d16a:	e7ef      	b.n	800d14c <__ieee754_sqrt+0x138>
 800d16c:	46a0      	mov	r8, r4
 800d16e:	e7bf      	b.n	800d0f0 <__ieee754_sqrt+0xdc>
 800d170:	7ff00000 	.word	0x7ff00000
 800d174:	00000000 	.word	0x00000000

0800d178 <__kernel_cos>:
 800d178:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d17c:	ec59 8b10 	vmov	r8, r9, d0
 800d180:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800d184:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800d188:	ed2d 8b02 	vpush	{d8}
 800d18c:	eeb0 8a41 	vmov.f32	s16, s2
 800d190:	eef0 8a61 	vmov.f32	s17, s3
 800d194:	da07      	bge.n	800d1a6 <__kernel_cos+0x2e>
 800d196:	ee10 0a10 	vmov	r0, s0
 800d19a:	4649      	mov	r1, r9
 800d19c:	f7f3 fcdc 	bl	8000b58 <__aeabi_d2iz>
 800d1a0:	2800      	cmp	r0, #0
 800d1a2:	f000 8089 	beq.w	800d2b8 <__kernel_cos+0x140>
 800d1a6:	4642      	mov	r2, r8
 800d1a8:	464b      	mov	r3, r9
 800d1aa:	4640      	mov	r0, r8
 800d1ac:	4649      	mov	r1, r9
 800d1ae:	f7f3 fa23 	bl	80005f8 <__aeabi_dmul>
 800d1b2:	2200      	movs	r2, #0
 800d1b4:	4b4e      	ldr	r3, [pc, #312]	; (800d2f0 <__kernel_cos+0x178>)
 800d1b6:	4604      	mov	r4, r0
 800d1b8:	460d      	mov	r5, r1
 800d1ba:	f7f3 fa1d 	bl	80005f8 <__aeabi_dmul>
 800d1be:	a340      	add	r3, pc, #256	; (adr r3, 800d2c0 <__kernel_cos+0x148>)
 800d1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1c4:	4682      	mov	sl, r0
 800d1c6:	468b      	mov	fp, r1
 800d1c8:	4620      	mov	r0, r4
 800d1ca:	4629      	mov	r1, r5
 800d1cc:	f7f3 fa14 	bl	80005f8 <__aeabi_dmul>
 800d1d0:	a33d      	add	r3, pc, #244	; (adr r3, 800d2c8 <__kernel_cos+0x150>)
 800d1d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1d6:	f7f3 f859 	bl	800028c <__adddf3>
 800d1da:	4622      	mov	r2, r4
 800d1dc:	462b      	mov	r3, r5
 800d1de:	f7f3 fa0b 	bl	80005f8 <__aeabi_dmul>
 800d1e2:	a33b      	add	r3, pc, #236	; (adr r3, 800d2d0 <__kernel_cos+0x158>)
 800d1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1e8:	f7f3 f84e 	bl	8000288 <__aeabi_dsub>
 800d1ec:	4622      	mov	r2, r4
 800d1ee:	462b      	mov	r3, r5
 800d1f0:	f7f3 fa02 	bl	80005f8 <__aeabi_dmul>
 800d1f4:	a338      	add	r3, pc, #224	; (adr r3, 800d2d8 <__kernel_cos+0x160>)
 800d1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1fa:	f7f3 f847 	bl	800028c <__adddf3>
 800d1fe:	4622      	mov	r2, r4
 800d200:	462b      	mov	r3, r5
 800d202:	f7f3 f9f9 	bl	80005f8 <__aeabi_dmul>
 800d206:	a336      	add	r3, pc, #216	; (adr r3, 800d2e0 <__kernel_cos+0x168>)
 800d208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d20c:	f7f3 f83c 	bl	8000288 <__aeabi_dsub>
 800d210:	4622      	mov	r2, r4
 800d212:	462b      	mov	r3, r5
 800d214:	f7f3 f9f0 	bl	80005f8 <__aeabi_dmul>
 800d218:	a333      	add	r3, pc, #204	; (adr r3, 800d2e8 <__kernel_cos+0x170>)
 800d21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d21e:	f7f3 f835 	bl	800028c <__adddf3>
 800d222:	4622      	mov	r2, r4
 800d224:	462b      	mov	r3, r5
 800d226:	f7f3 f9e7 	bl	80005f8 <__aeabi_dmul>
 800d22a:	4622      	mov	r2, r4
 800d22c:	462b      	mov	r3, r5
 800d22e:	f7f3 f9e3 	bl	80005f8 <__aeabi_dmul>
 800d232:	ec53 2b18 	vmov	r2, r3, d8
 800d236:	4604      	mov	r4, r0
 800d238:	460d      	mov	r5, r1
 800d23a:	4640      	mov	r0, r8
 800d23c:	4649      	mov	r1, r9
 800d23e:	f7f3 f9db 	bl	80005f8 <__aeabi_dmul>
 800d242:	460b      	mov	r3, r1
 800d244:	4602      	mov	r2, r0
 800d246:	4629      	mov	r1, r5
 800d248:	4620      	mov	r0, r4
 800d24a:	f7f3 f81d 	bl	8000288 <__aeabi_dsub>
 800d24e:	4b29      	ldr	r3, [pc, #164]	; (800d2f4 <__kernel_cos+0x17c>)
 800d250:	429e      	cmp	r6, r3
 800d252:	4680      	mov	r8, r0
 800d254:	4689      	mov	r9, r1
 800d256:	dc11      	bgt.n	800d27c <__kernel_cos+0x104>
 800d258:	4602      	mov	r2, r0
 800d25a:	460b      	mov	r3, r1
 800d25c:	4650      	mov	r0, sl
 800d25e:	4659      	mov	r1, fp
 800d260:	f7f3 f812 	bl	8000288 <__aeabi_dsub>
 800d264:	460b      	mov	r3, r1
 800d266:	4924      	ldr	r1, [pc, #144]	; (800d2f8 <__kernel_cos+0x180>)
 800d268:	4602      	mov	r2, r0
 800d26a:	2000      	movs	r0, #0
 800d26c:	f7f3 f80c 	bl	8000288 <__aeabi_dsub>
 800d270:	ecbd 8b02 	vpop	{d8}
 800d274:	ec41 0b10 	vmov	d0, r0, r1
 800d278:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d27c:	4b1f      	ldr	r3, [pc, #124]	; (800d2fc <__kernel_cos+0x184>)
 800d27e:	491e      	ldr	r1, [pc, #120]	; (800d2f8 <__kernel_cos+0x180>)
 800d280:	429e      	cmp	r6, r3
 800d282:	bfcc      	ite	gt
 800d284:	4d1e      	ldrgt	r5, [pc, #120]	; (800d300 <__kernel_cos+0x188>)
 800d286:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800d28a:	2400      	movs	r4, #0
 800d28c:	4622      	mov	r2, r4
 800d28e:	462b      	mov	r3, r5
 800d290:	2000      	movs	r0, #0
 800d292:	f7f2 fff9 	bl	8000288 <__aeabi_dsub>
 800d296:	4622      	mov	r2, r4
 800d298:	4606      	mov	r6, r0
 800d29a:	460f      	mov	r7, r1
 800d29c:	462b      	mov	r3, r5
 800d29e:	4650      	mov	r0, sl
 800d2a0:	4659      	mov	r1, fp
 800d2a2:	f7f2 fff1 	bl	8000288 <__aeabi_dsub>
 800d2a6:	4642      	mov	r2, r8
 800d2a8:	464b      	mov	r3, r9
 800d2aa:	f7f2 ffed 	bl	8000288 <__aeabi_dsub>
 800d2ae:	4602      	mov	r2, r0
 800d2b0:	460b      	mov	r3, r1
 800d2b2:	4630      	mov	r0, r6
 800d2b4:	4639      	mov	r1, r7
 800d2b6:	e7d9      	b.n	800d26c <__kernel_cos+0xf4>
 800d2b8:	2000      	movs	r0, #0
 800d2ba:	490f      	ldr	r1, [pc, #60]	; (800d2f8 <__kernel_cos+0x180>)
 800d2bc:	e7d8      	b.n	800d270 <__kernel_cos+0xf8>
 800d2be:	bf00      	nop
 800d2c0:	be8838d4 	.word	0xbe8838d4
 800d2c4:	bda8fae9 	.word	0xbda8fae9
 800d2c8:	bdb4b1c4 	.word	0xbdb4b1c4
 800d2cc:	3e21ee9e 	.word	0x3e21ee9e
 800d2d0:	809c52ad 	.word	0x809c52ad
 800d2d4:	3e927e4f 	.word	0x3e927e4f
 800d2d8:	19cb1590 	.word	0x19cb1590
 800d2dc:	3efa01a0 	.word	0x3efa01a0
 800d2e0:	16c15177 	.word	0x16c15177
 800d2e4:	3f56c16c 	.word	0x3f56c16c
 800d2e8:	5555554c 	.word	0x5555554c
 800d2ec:	3fa55555 	.word	0x3fa55555
 800d2f0:	3fe00000 	.word	0x3fe00000
 800d2f4:	3fd33332 	.word	0x3fd33332
 800d2f8:	3ff00000 	.word	0x3ff00000
 800d2fc:	3fe90000 	.word	0x3fe90000
 800d300:	3fd20000 	.word	0x3fd20000
 800d304:	00000000 	.word	0x00000000

0800d308 <__kernel_rem_pio2>:
 800d308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d30c:	ed2d 8b02 	vpush	{d8}
 800d310:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800d314:	1ed4      	subs	r4, r2, #3
 800d316:	9308      	str	r3, [sp, #32]
 800d318:	9101      	str	r1, [sp, #4]
 800d31a:	4bc5      	ldr	r3, [pc, #788]	; (800d630 <__kernel_rem_pio2+0x328>)
 800d31c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800d31e:	9009      	str	r0, [sp, #36]	; 0x24
 800d320:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d324:	9304      	str	r3, [sp, #16]
 800d326:	9b08      	ldr	r3, [sp, #32]
 800d328:	3b01      	subs	r3, #1
 800d32a:	9307      	str	r3, [sp, #28]
 800d32c:	2318      	movs	r3, #24
 800d32e:	fb94 f4f3 	sdiv	r4, r4, r3
 800d332:	f06f 0317 	mvn.w	r3, #23
 800d336:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800d33a:	fb04 3303 	mla	r3, r4, r3, r3
 800d33e:	eb03 0a02 	add.w	sl, r3, r2
 800d342:	9b04      	ldr	r3, [sp, #16]
 800d344:	9a07      	ldr	r2, [sp, #28]
 800d346:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800d620 <__kernel_rem_pio2+0x318>
 800d34a:	eb03 0802 	add.w	r8, r3, r2
 800d34e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800d350:	1aa7      	subs	r7, r4, r2
 800d352:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d356:	ae22      	add	r6, sp, #136	; 0x88
 800d358:	2500      	movs	r5, #0
 800d35a:	4545      	cmp	r5, r8
 800d35c:	dd13      	ble.n	800d386 <__kernel_rem_pio2+0x7e>
 800d35e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800d620 <__kernel_rem_pio2+0x318>
 800d362:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800d366:	2600      	movs	r6, #0
 800d368:	9b04      	ldr	r3, [sp, #16]
 800d36a:	429e      	cmp	r6, r3
 800d36c:	dc32      	bgt.n	800d3d4 <__kernel_rem_pio2+0xcc>
 800d36e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d370:	9302      	str	r3, [sp, #8]
 800d372:	9b08      	ldr	r3, [sp, #32]
 800d374:	199d      	adds	r5, r3, r6
 800d376:	ab22      	add	r3, sp, #136	; 0x88
 800d378:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d37c:	9306      	str	r3, [sp, #24]
 800d37e:	ec59 8b18 	vmov	r8, r9, d8
 800d382:	2700      	movs	r7, #0
 800d384:	e01f      	b.n	800d3c6 <__kernel_rem_pio2+0xbe>
 800d386:	42ef      	cmn	r7, r5
 800d388:	d407      	bmi.n	800d39a <__kernel_rem_pio2+0x92>
 800d38a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d38e:	f7f3 f8c9 	bl	8000524 <__aeabi_i2d>
 800d392:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d396:	3501      	adds	r5, #1
 800d398:	e7df      	b.n	800d35a <__kernel_rem_pio2+0x52>
 800d39a:	ec51 0b18 	vmov	r0, r1, d8
 800d39e:	e7f8      	b.n	800d392 <__kernel_rem_pio2+0x8a>
 800d3a0:	9906      	ldr	r1, [sp, #24]
 800d3a2:	9d02      	ldr	r5, [sp, #8]
 800d3a4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800d3a8:	9106      	str	r1, [sp, #24]
 800d3aa:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800d3ae:	9502      	str	r5, [sp, #8]
 800d3b0:	f7f3 f922 	bl	80005f8 <__aeabi_dmul>
 800d3b4:	4602      	mov	r2, r0
 800d3b6:	460b      	mov	r3, r1
 800d3b8:	4640      	mov	r0, r8
 800d3ba:	4649      	mov	r1, r9
 800d3bc:	f7f2 ff66 	bl	800028c <__adddf3>
 800d3c0:	3701      	adds	r7, #1
 800d3c2:	4680      	mov	r8, r0
 800d3c4:	4689      	mov	r9, r1
 800d3c6:	9b07      	ldr	r3, [sp, #28]
 800d3c8:	429f      	cmp	r7, r3
 800d3ca:	dde9      	ble.n	800d3a0 <__kernel_rem_pio2+0x98>
 800d3cc:	e8eb 8902 	strd	r8, r9, [fp], #8
 800d3d0:	3601      	adds	r6, #1
 800d3d2:	e7c9      	b.n	800d368 <__kernel_rem_pio2+0x60>
 800d3d4:	9b04      	ldr	r3, [sp, #16]
 800d3d6:	aa0e      	add	r2, sp, #56	; 0x38
 800d3d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d3dc:	930c      	str	r3, [sp, #48]	; 0x30
 800d3de:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800d3e0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d3e4:	9c04      	ldr	r4, [sp, #16]
 800d3e6:	930b      	str	r3, [sp, #44]	; 0x2c
 800d3e8:	ab9a      	add	r3, sp, #616	; 0x268
 800d3ea:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800d3ee:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d3f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d3f6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800d3fa:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800d3fe:	ab9a      	add	r3, sp, #616	; 0x268
 800d400:	445b      	add	r3, fp
 800d402:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800d406:	2500      	movs	r5, #0
 800d408:	1b63      	subs	r3, r4, r5
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	dc78      	bgt.n	800d500 <__kernel_rem_pio2+0x1f8>
 800d40e:	4650      	mov	r0, sl
 800d410:	ec49 8b10 	vmov	d0, r8, r9
 800d414:	f000 fe3c 	bl	800e090 <scalbn>
 800d418:	ec57 6b10 	vmov	r6, r7, d0
 800d41c:	2200      	movs	r2, #0
 800d41e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d422:	ee10 0a10 	vmov	r0, s0
 800d426:	4639      	mov	r1, r7
 800d428:	f7f3 f8e6 	bl	80005f8 <__aeabi_dmul>
 800d42c:	ec41 0b10 	vmov	d0, r0, r1
 800d430:	f000 fd1a 	bl	800de68 <floor>
 800d434:	2200      	movs	r2, #0
 800d436:	ec51 0b10 	vmov	r0, r1, d0
 800d43a:	4b7e      	ldr	r3, [pc, #504]	; (800d634 <__kernel_rem_pio2+0x32c>)
 800d43c:	f7f3 f8dc 	bl	80005f8 <__aeabi_dmul>
 800d440:	4602      	mov	r2, r0
 800d442:	460b      	mov	r3, r1
 800d444:	4630      	mov	r0, r6
 800d446:	4639      	mov	r1, r7
 800d448:	f7f2 ff1e 	bl	8000288 <__aeabi_dsub>
 800d44c:	460f      	mov	r7, r1
 800d44e:	4606      	mov	r6, r0
 800d450:	f7f3 fb82 	bl	8000b58 <__aeabi_d2iz>
 800d454:	9006      	str	r0, [sp, #24]
 800d456:	f7f3 f865 	bl	8000524 <__aeabi_i2d>
 800d45a:	4602      	mov	r2, r0
 800d45c:	460b      	mov	r3, r1
 800d45e:	4630      	mov	r0, r6
 800d460:	4639      	mov	r1, r7
 800d462:	f7f2 ff11 	bl	8000288 <__aeabi_dsub>
 800d466:	f1ba 0f00 	cmp.w	sl, #0
 800d46a:	4606      	mov	r6, r0
 800d46c:	460f      	mov	r7, r1
 800d46e:	dd6c      	ble.n	800d54a <__kernel_rem_pio2+0x242>
 800d470:	1e62      	subs	r2, r4, #1
 800d472:	ab0e      	add	r3, sp, #56	; 0x38
 800d474:	f1ca 0118 	rsb	r1, sl, #24
 800d478:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d47c:	9d06      	ldr	r5, [sp, #24]
 800d47e:	fa40 f301 	asr.w	r3, r0, r1
 800d482:	441d      	add	r5, r3
 800d484:	408b      	lsls	r3, r1
 800d486:	1ac0      	subs	r0, r0, r3
 800d488:	ab0e      	add	r3, sp, #56	; 0x38
 800d48a:	9506      	str	r5, [sp, #24]
 800d48c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800d490:	f1ca 0317 	rsb	r3, sl, #23
 800d494:	fa40 f303 	asr.w	r3, r0, r3
 800d498:	9302      	str	r3, [sp, #8]
 800d49a:	9b02      	ldr	r3, [sp, #8]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	dd62      	ble.n	800d566 <__kernel_rem_pio2+0x25e>
 800d4a0:	9b06      	ldr	r3, [sp, #24]
 800d4a2:	2200      	movs	r2, #0
 800d4a4:	3301      	adds	r3, #1
 800d4a6:	9306      	str	r3, [sp, #24]
 800d4a8:	4615      	mov	r5, r2
 800d4aa:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d4ae:	4294      	cmp	r4, r2
 800d4b0:	f300 8095 	bgt.w	800d5de <__kernel_rem_pio2+0x2d6>
 800d4b4:	f1ba 0f00 	cmp.w	sl, #0
 800d4b8:	dd07      	ble.n	800d4ca <__kernel_rem_pio2+0x1c2>
 800d4ba:	f1ba 0f01 	cmp.w	sl, #1
 800d4be:	f000 80a2 	beq.w	800d606 <__kernel_rem_pio2+0x2fe>
 800d4c2:	f1ba 0f02 	cmp.w	sl, #2
 800d4c6:	f000 80c1 	beq.w	800d64c <__kernel_rem_pio2+0x344>
 800d4ca:	9b02      	ldr	r3, [sp, #8]
 800d4cc:	2b02      	cmp	r3, #2
 800d4ce:	d14a      	bne.n	800d566 <__kernel_rem_pio2+0x25e>
 800d4d0:	4632      	mov	r2, r6
 800d4d2:	463b      	mov	r3, r7
 800d4d4:	2000      	movs	r0, #0
 800d4d6:	4958      	ldr	r1, [pc, #352]	; (800d638 <__kernel_rem_pio2+0x330>)
 800d4d8:	f7f2 fed6 	bl	8000288 <__aeabi_dsub>
 800d4dc:	4606      	mov	r6, r0
 800d4de:	460f      	mov	r7, r1
 800d4e0:	2d00      	cmp	r5, #0
 800d4e2:	d040      	beq.n	800d566 <__kernel_rem_pio2+0x25e>
 800d4e4:	4650      	mov	r0, sl
 800d4e6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800d628 <__kernel_rem_pio2+0x320>
 800d4ea:	f000 fdd1 	bl	800e090 <scalbn>
 800d4ee:	4630      	mov	r0, r6
 800d4f0:	4639      	mov	r1, r7
 800d4f2:	ec53 2b10 	vmov	r2, r3, d0
 800d4f6:	f7f2 fec7 	bl	8000288 <__aeabi_dsub>
 800d4fa:	4606      	mov	r6, r0
 800d4fc:	460f      	mov	r7, r1
 800d4fe:	e032      	b.n	800d566 <__kernel_rem_pio2+0x25e>
 800d500:	2200      	movs	r2, #0
 800d502:	4b4e      	ldr	r3, [pc, #312]	; (800d63c <__kernel_rem_pio2+0x334>)
 800d504:	4640      	mov	r0, r8
 800d506:	4649      	mov	r1, r9
 800d508:	f7f3 f876 	bl	80005f8 <__aeabi_dmul>
 800d50c:	f7f3 fb24 	bl	8000b58 <__aeabi_d2iz>
 800d510:	f7f3 f808 	bl	8000524 <__aeabi_i2d>
 800d514:	2200      	movs	r2, #0
 800d516:	4b4a      	ldr	r3, [pc, #296]	; (800d640 <__kernel_rem_pio2+0x338>)
 800d518:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d51c:	f7f3 f86c 	bl	80005f8 <__aeabi_dmul>
 800d520:	4602      	mov	r2, r0
 800d522:	460b      	mov	r3, r1
 800d524:	4640      	mov	r0, r8
 800d526:	4649      	mov	r1, r9
 800d528:	f7f2 feae 	bl	8000288 <__aeabi_dsub>
 800d52c:	f7f3 fb14 	bl	8000b58 <__aeabi_d2iz>
 800d530:	ab0e      	add	r3, sp, #56	; 0x38
 800d532:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800d536:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800d53a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d53e:	f7f2 fea5 	bl	800028c <__adddf3>
 800d542:	3501      	adds	r5, #1
 800d544:	4680      	mov	r8, r0
 800d546:	4689      	mov	r9, r1
 800d548:	e75e      	b.n	800d408 <__kernel_rem_pio2+0x100>
 800d54a:	d105      	bne.n	800d558 <__kernel_rem_pio2+0x250>
 800d54c:	1e63      	subs	r3, r4, #1
 800d54e:	aa0e      	add	r2, sp, #56	; 0x38
 800d550:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800d554:	15c3      	asrs	r3, r0, #23
 800d556:	e79f      	b.n	800d498 <__kernel_rem_pio2+0x190>
 800d558:	2200      	movs	r2, #0
 800d55a:	4b3a      	ldr	r3, [pc, #232]	; (800d644 <__kernel_rem_pio2+0x33c>)
 800d55c:	f7f3 fad2 	bl	8000b04 <__aeabi_dcmpge>
 800d560:	2800      	cmp	r0, #0
 800d562:	d139      	bne.n	800d5d8 <__kernel_rem_pio2+0x2d0>
 800d564:	9002      	str	r0, [sp, #8]
 800d566:	2200      	movs	r2, #0
 800d568:	2300      	movs	r3, #0
 800d56a:	4630      	mov	r0, r6
 800d56c:	4639      	mov	r1, r7
 800d56e:	f7f3 faab 	bl	8000ac8 <__aeabi_dcmpeq>
 800d572:	2800      	cmp	r0, #0
 800d574:	f000 80c7 	beq.w	800d706 <__kernel_rem_pio2+0x3fe>
 800d578:	1e65      	subs	r5, r4, #1
 800d57a:	462b      	mov	r3, r5
 800d57c:	2200      	movs	r2, #0
 800d57e:	9904      	ldr	r1, [sp, #16]
 800d580:	428b      	cmp	r3, r1
 800d582:	da6a      	bge.n	800d65a <__kernel_rem_pio2+0x352>
 800d584:	2a00      	cmp	r2, #0
 800d586:	f000 8088 	beq.w	800d69a <__kernel_rem_pio2+0x392>
 800d58a:	ab0e      	add	r3, sp, #56	; 0x38
 800d58c:	f1aa 0a18 	sub.w	sl, sl, #24
 800d590:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800d594:	2b00      	cmp	r3, #0
 800d596:	f000 80b4 	beq.w	800d702 <__kernel_rem_pio2+0x3fa>
 800d59a:	4650      	mov	r0, sl
 800d59c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800d628 <__kernel_rem_pio2+0x320>
 800d5a0:	f000 fd76 	bl	800e090 <scalbn>
 800d5a4:	00ec      	lsls	r4, r5, #3
 800d5a6:	ab72      	add	r3, sp, #456	; 0x1c8
 800d5a8:	191e      	adds	r6, r3, r4
 800d5aa:	ec59 8b10 	vmov	r8, r9, d0
 800d5ae:	f106 0a08 	add.w	sl, r6, #8
 800d5b2:	462f      	mov	r7, r5
 800d5b4:	2f00      	cmp	r7, #0
 800d5b6:	f280 80df 	bge.w	800d778 <__kernel_rem_pio2+0x470>
 800d5ba:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800d620 <__kernel_rem_pio2+0x318>
 800d5be:	f04f 0a00 	mov.w	sl, #0
 800d5c2:	eba5 030a 	sub.w	r3, r5, sl
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	f2c0 810a 	blt.w	800d7e0 <__kernel_rem_pio2+0x4d8>
 800d5cc:	f8df b078 	ldr.w	fp, [pc, #120]	; 800d648 <__kernel_rem_pio2+0x340>
 800d5d0:	ec59 8b18 	vmov	r8, r9, d8
 800d5d4:	2700      	movs	r7, #0
 800d5d6:	e0f5      	b.n	800d7c4 <__kernel_rem_pio2+0x4bc>
 800d5d8:	2302      	movs	r3, #2
 800d5da:	9302      	str	r3, [sp, #8]
 800d5dc:	e760      	b.n	800d4a0 <__kernel_rem_pio2+0x198>
 800d5de:	ab0e      	add	r3, sp, #56	; 0x38
 800d5e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5e4:	b94d      	cbnz	r5, 800d5fa <__kernel_rem_pio2+0x2f2>
 800d5e6:	b12b      	cbz	r3, 800d5f4 <__kernel_rem_pio2+0x2ec>
 800d5e8:	a80e      	add	r0, sp, #56	; 0x38
 800d5ea:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d5ee:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800d5f2:	2301      	movs	r3, #1
 800d5f4:	3201      	adds	r2, #1
 800d5f6:	461d      	mov	r5, r3
 800d5f8:	e759      	b.n	800d4ae <__kernel_rem_pio2+0x1a6>
 800d5fa:	a80e      	add	r0, sp, #56	; 0x38
 800d5fc:	1acb      	subs	r3, r1, r3
 800d5fe:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800d602:	462b      	mov	r3, r5
 800d604:	e7f6      	b.n	800d5f4 <__kernel_rem_pio2+0x2ec>
 800d606:	1e62      	subs	r2, r4, #1
 800d608:	ab0e      	add	r3, sp, #56	; 0x38
 800d60a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d60e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d612:	a90e      	add	r1, sp, #56	; 0x38
 800d614:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d618:	e757      	b.n	800d4ca <__kernel_rem_pio2+0x1c2>
 800d61a:	bf00      	nop
 800d61c:	f3af 8000 	nop.w
	...
 800d62c:	3ff00000 	.word	0x3ff00000
 800d630:	0800e708 	.word	0x0800e708
 800d634:	40200000 	.word	0x40200000
 800d638:	3ff00000 	.word	0x3ff00000
 800d63c:	3e700000 	.word	0x3e700000
 800d640:	41700000 	.word	0x41700000
 800d644:	3fe00000 	.word	0x3fe00000
 800d648:	0800e6c8 	.word	0x0800e6c8
 800d64c:	1e62      	subs	r2, r4, #1
 800d64e:	ab0e      	add	r3, sp, #56	; 0x38
 800d650:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d654:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d658:	e7db      	b.n	800d612 <__kernel_rem_pio2+0x30a>
 800d65a:	a90e      	add	r1, sp, #56	; 0x38
 800d65c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d660:	3b01      	subs	r3, #1
 800d662:	430a      	orrs	r2, r1
 800d664:	e78b      	b.n	800d57e <__kernel_rem_pio2+0x276>
 800d666:	3301      	adds	r3, #1
 800d668:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d66c:	2900      	cmp	r1, #0
 800d66e:	d0fa      	beq.n	800d666 <__kernel_rem_pio2+0x35e>
 800d670:	9a08      	ldr	r2, [sp, #32]
 800d672:	4422      	add	r2, r4
 800d674:	00d2      	lsls	r2, r2, #3
 800d676:	a922      	add	r1, sp, #136	; 0x88
 800d678:	18e3      	adds	r3, r4, r3
 800d67a:	9206      	str	r2, [sp, #24]
 800d67c:	440a      	add	r2, r1
 800d67e:	9302      	str	r3, [sp, #8]
 800d680:	f10b 0108 	add.w	r1, fp, #8
 800d684:	f102 0308 	add.w	r3, r2, #8
 800d688:	1c66      	adds	r6, r4, #1
 800d68a:	910a      	str	r1, [sp, #40]	; 0x28
 800d68c:	2500      	movs	r5, #0
 800d68e:	930d      	str	r3, [sp, #52]	; 0x34
 800d690:	9b02      	ldr	r3, [sp, #8]
 800d692:	42b3      	cmp	r3, r6
 800d694:	da04      	bge.n	800d6a0 <__kernel_rem_pio2+0x398>
 800d696:	461c      	mov	r4, r3
 800d698:	e6a6      	b.n	800d3e8 <__kernel_rem_pio2+0xe0>
 800d69a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d69c:	2301      	movs	r3, #1
 800d69e:	e7e3      	b.n	800d668 <__kernel_rem_pio2+0x360>
 800d6a0:	9b06      	ldr	r3, [sp, #24]
 800d6a2:	18ef      	adds	r7, r5, r3
 800d6a4:	ab22      	add	r3, sp, #136	; 0x88
 800d6a6:	441f      	add	r7, r3
 800d6a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d6aa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d6ae:	f7f2 ff39 	bl	8000524 <__aeabi_i2d>
 800d6b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d6b4:	461c      	mov	r4, r3
 800d6b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d6b8:	e9c7 0100 	strd	r0, r1, [r7]
 800d6bc:	eb03 0b05 	add.w	fp, r3, r5
 800d6c0:	2700      	movs	r7, #0
 800d6c2:	f04f 0800 	mov.w	r8, #0
 800d6c6:	f04f 0900 	mov.w	r9, #0
 800d6ca:	9b07      	ldr	r3, [sp, #28]
 800d6cc:	429f      	cmp	r7, r3
 800d6ce:	dd08      	ble.n	800d6e2 <__kernel_rem_pio2+0x3da>
 800d6d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d6d2:	aa72      	add	r2, sp, #456	; 0x1c8
 800d6d4:	18eb      	adds	r3, r5, r3
 800d6d6:	4413      	add	r3, r2
 800d6d8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800d6dc:	3601      	adds	r6, #1
 800d6de:	3508      	adds	r5, #8
 800d6e0:	e7d6      	b.n	800d690 <__kernel_rem_pio2+0x388>
 800d6e2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d6e6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d6ea:	f7f2 ff85 	bl	80005f8 <__aeabi_dmul>
 800d6ee:	4602      	mov	r2, r0
 800d6f0:	460b      	mov	r3, r1
 800d6f2:	4640      	mov	r0, r8
 800d6f4:	4649      	mov	r1, r9
 800d6f6:	f7f2 fdc9 	bl	800028c <__adddf3>
 800d6fa:	3701      	adds	r7, #1
 800d6fc:	4680      	mov	r8, r0
 800d6fe:	4689      	mov	r9, r1
 800d700:	e7e3      	b.n	800d6ca <__kernel_rem_pio2+0x3c2>
 800d702:	3d01      	subs	r5, #1
 800d704:	e741      	b.n	800d58a <__kernel_rem_pio2+0x282>
 800d706:	f1ca 0000 	rsb	r0, sl, #0
 800d70a:	ec47 6b10 	vmov	d0, r6, r7
 800d70e:	f000 fcbf 	bl	800e090 <scalbn>
 800d712:	ec57 6b10 	vmov	r6, r7, d0
 800d716:	2200      	movs	r2, #0
 800d718:	4b99      	ldr	r3, [pc, #612]	; (800d980 <__kernel_rem_pio2+0x678>)
 800d71a:	ee10 0a10 	vmov	r0, s0
 800d71e:	4639      	mov	r1, r7
 800d720:	f7f3 f9f0 	bl	8000b04 <__aeabi_dcmpge>
 800d724:	b1f8      	cbz	r0, 800d766 <__kernel_rem_pio2+0x45e>
 800d726:	2200      	movs	r2, #0
 800d728:	4b96      	ldr	r3, [pc, #600]	; (800d984 <__kernel_rem_pio2+0x67c>)
 800d72a:	4630      	mov	r0, r6
 800d72c:	4639      	mov	r1, r7
 800d72e:	f7f2 ff63 	bl	80005f8 <__aeabi_dmul>
 800d732:	f7f3 fa11 	bl	8000b58 <__aeabi_d2iz>
 800d736:	4680      	mov	r8, r0
 800d738:	f7f2 fef4 	bl	8000524 <__aeabi_i2d>
 800d73c:	2200      	movs	r2, #0
 800d73e:	4b90      	ldr	r3, [pc, #576]	; (800d980 <__kernel_rem_pio2+0x678>)
 800d740:	f7f2 ff5a 	bl	80005f8 <__aeabi_dmul>
 800d744:	460b      	mov	r3, r1
 800d746:	4602      	mov	r2, r0
 800d748:	4639      	mov	r1, r7
 800d74a:	4630      	mov	r0, r6
 800d74c:	f7f2 fd9c 	bl	8000288 <__aeabi_dsub>
 800d750:	f7f3 fa02 	bl	8000b58 <__aeabi_d2iz>
 800d754:	1c65      	adds	r5, r4, #1
 800d756:	ab0e      	add	r3, sp, #56	; 0x38
 800d758:	f10a 0a18 	add.w	sl, sl, #24
 800d75c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d760:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800d764:	e719      	b.n	800d59a <__kernel_rem_pio2+0x292>
 800d766:	4630      	mov	r0, r6
 800d768:	4639      	mov	r1, r7
 800d76a:	f7f3 f9f5 	bl	8000b58 <__aeabi_d2iz>
 800d76e:	ab0e      	add	r3, sp, #56	; 0x38
 800d770:	4625      	mov	r5, r4
 800d772:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d776:	e710      	b.n	800d59a <__kernel_rem_pio2+0x292>
 800d778:	ab0e      	add	r3, sp, #56	; 0x38
 800d77a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800d77e:	f7f2 fed1 	bl	8000524 <__aeabi_i2d>
 800d782:	4642      	mov	r2, r8
 800d784:	464b      	mov	r3, r9
 800d786:	f7f2 ff37 	bl	80005f8 <__aeabi_dmul>
 800d78a:	2200      	movs	r2, #0
 800d78c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800d790:	4b7c      	ldr	r3, [pc, #496]	; (800d984 <__kernel_rem_pio2+0x67c>)
 800d792:	4640      	mov	r0, r8
 800d794:	4649      	mov	r1, r9
 800d796:	f7f2 ff2f 	bl	80005f8 <__aeabi_dmul>
 800d79a:	3f01      	subs	r7, #1
 800d79c:	4680      	mov	r8, r0
 800d79e:	4689      	mov	r9, r1
 800d7a0:	e708      	b.n	800d5b4 <__kernel_rem_pio2+0x2ac>
 800d7a2:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800d7a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7aa:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800d7ae:	f7f2 ff23 	bl	80005f8 <__aeabi_dmul>
 800d7b2:	4602      	mov	r2, r0
 800d7b4:	460b      	mov	r3, r1
 800d7b6:	4640      	mov	r0, r8
 800d7b8:	4649      	mov	r1, r9
 800d7ba:	f7f2 fd67 	bl	800028c <__adddf3>
 800d7be:	3701      	adds	r7, #1
 800d7c0:	4680      	mov	r8, r0
 800d7c2:	4689      	mov	r9, r1
 800d7c4:	9b04      	ldr	r3, [sp, #16]
 800d7c6:	429f      	cmp	r7, r3
 800d7c8:	dc01      	bgt.n	800d7ce <__kernel_rem_pio2+0x4c6>
 800d7ca:	45ba      	cmp	sl, r7
 800d7cc:	dae9      	bge.n	800d7a2 <__kernel_rem_pio2+0x49a>
 800d7ce:	ab4a      	add	r3, sp, #296	; 0x128
 800d7d0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d7d4:	e9c3 8900 	strd	r8, r9, [r3]
 800d7d8:	f10a 0a01 	add.w	sl, sl, #1
 800d7dc:	3e08      	subs	r6, #8
 800d7de:	e6f0      	b.n	800d5c2 <__kernel_rem_pio2+0x2ba>
 800d7e0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800d7e2:	2b03      	cmp	r3, #3
 800d7e4:	d85b      	bhi.n	800d89e <__kernel_rem_pio2+0x596>
 800d7e6:	e8df f003 	tbb	[pc, r3]
 800d7ea:	264a      	.short	0x264a
 800d7ec:	0226      	.short	0x0226
 800d7ee:	ab9a      	add	r3, sp, #616	; 0x268
 800d7f0:	441c      	add	r4, r3
 800d7f2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800d7f6:	46a2      	mov	sl, r4
 800d7f8:	46ab      	mov	fp, r5
 800d7fa:	f1bb 0f00 	cmp.w	fp, #0
 800d7fe:	dc6c      	bgt.n	800d8da <__kernel_rem_pio2+0x5d2>
 800d800:	46a2      	mov	sl, r4
 800d802:	46ab      	mov	fp, r5
 800d804:	f1bb 0f01 	cmp.w	fp, #1
 800d808:	f300 8086 	bgt.w	800d918 <__kernel_rem_pio2+0x610>
 800d80c:	2000      	movs	r0, #0
 800d80e:	2100      	movs	r1, #0
 800d810:	2d01      	cmp	r5, #1
 800d812:	f300 80a0 	bgt.w	800d956 <__kernel_rem_pio2+0x64e>
 800d816:	9b02      	ldr	r3, [sp, #8]
 800d818:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800d81c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800d820:	2b00      	cmp	r3, #0
 800d822:	f040 809e 	bne.w	800d962 <__kernel_rem_pio2+0x65a>
 800d826:	9b01      	ldr	r3, [sp, #4]
 800d828:	e9c3 7800 	strd	r7, r8, [r3]
 800d82c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800d830:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d834:	e033      	b.n	800d89e <__kernel_rem_pio2+0x596>
 800d836:	3408      	adds	r4, #8
 800d838:	ab4a      	add	r3, sp, #296	; 0x128
 800d83a:	441c      	add	r4, r3
 800d83c:	462e      	mov	r6, r5
 800d83e:	2000      	movs	r0, #0
 800d840:	2100      	movs	r1, #0
 800d842:	2e00      	cmp	r6, #0
 800d844:	da3a      	bge.n	800d8bc <__kernel_rem_pio2+0x5b4>
 800d846:	9b02      	ldr	r3, [sp, #8]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d03d      	beq.n	800d8c8 <__kernel_rem_pio2+0x5c0>
 800d84c:	4602      	mov	r2, r0
 800d84e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d852:	9c01      	ldr	r4, [sp, #4]
 800d854:	e9c4 2300 	strd	r2, r3, [r4]
 800d858:	4602      	mov	r2, r0
 800d85a:	460b      	mov	r3, r1
 800d85c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800d860:	f7f2 fd12 	bl	8000288 <__aeabi_dsub>
 800d864:	ae4c      	add	r6, sp, #304	; 0x130
 800d866:	2401      	movs	r4, #1
 800d868:	42a5      	cmp	r5, r4
 800d86a:	da30      	bge.n	800d8ce <__kernel_rem_pio2+0x5c6>
 800d86c:	9b02      	ldr	r3, [sp, #8]
 800d86e:	b113      	cbz	r3, 800d876 <__kernel_rem_pio2+0x56e>
 800d870:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d874:	4619      	mov	r1, r3
 800d876:	9b01      	ldr	r3, [sp, #4]
 800d878:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d87c:	e00f      	b.n	800d89e <__kernel_rem_pio2+0x596>
 800d87e:	ab9a      	add	r3, sp, #616	; 0x268
 800d880:	441c      	add	r4, r3
 800d882:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800d886:	2000      	movs	r0, #0
 800d888:	2100      	movs	r1, #0
 800d88a:	2d00      	cmp	r5, #0
 800d88c:	da10      	bge.n	800d8b0 <__kernel_rem_pio2+0x5a8>
 800d88e:	9b02      	ldr	r3, [sp, #8]
 800d890:	b113      	cbz	r3, 800d898 <__kernel_rem_pio2+0x590>
 800d892:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d896:	4619      	mov	r1, r3
 800d898:	9b01      	ldr	r3, [sp, #4]
 800d89a:	e9c3 0100 	strd	r0, r1, [r3]
 800d89e:	9b06      	ldr	r3, [sp, #24]
 800d8a0:	f003 0007 	and.w	r0, r3, #7
 800d8a4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800d8a8:	ecbd 8b02 	vpop	{d8}
 800d8ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8b0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d8b4:	f7f2 fcea 	bl	800028c <__adddf3>
 800d8b8:	3d01      	subs	r5, #1
 800d8ba:	e7e6      	b.n	800d88a <__kernel_rem_pio2+0x582>
 800d8bc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d8c0:	f7f2 fce4 	bl	800028c <__adddf3>
 800d8c4:	3e01      	subs	r6, #1
 800d8c6:	e7bc      	b.n	800d842 <__kernel_rem_pio2+0x53a>
 800d8c8:	4602      	mov	r2, r0
 800d8ca:	460b      	mov	r3, r1
 800d8cc:	e7c1      	b.n	800d852 <__kernel_rem_pio2+0x54a>
 800d8ce:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800d8d2:	f7f2 fcdb 	bl	800028c <__adddf3>
 800d8d6:	3401      	adds	r4, #1
 800d8d8:	e7c6      	b.n	800d868 <__kernel_rem_pio2+0x560>
 800d8da:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800d8de:	ed3a 7b02 	vldmdb	sl!, {d7}
 800d8e2:	4640      	mov	r0, r8
 800d8e4:	ec53 2b17 	vmov	r2, r3, d7
 800d8e8:	4649      	mov	r1, r9
 800d8ea:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d8ee:	f7f2 fccd 	bl	800028c <__adddf3>
 800d8f2:	4602      	mov	r2, r0
 800d8f4:	460b      	mov	r3, r1
 800d8f6:	4606      	mov	r6, r0
 800d8f8:	460f      	mov	r7, r1
 800d8fa:	4640      	mov	r0, r8
 800d8fc:	4649      	mov	r1, r9
 800d8fe:	f7f2 fcc3 	bl	8000288 <__aeabi_dsub>
 800d902:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d906:	f7f2 fcc1 	bl	800028c <__adddf3>
 800d90a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d90e:	e9ca 0100 	strd	r0, r1, [sl]
 800d912:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800d916:	e770      	b.n	800d7fa <__kernel_rem_pio2+0x4f2>
 800d918:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800d91c:	ed3a 7b02 	vldmdb	sl!, {d7}
 800d920:	4630      	mov	r0, r6
 800d922:	ec53 2b17 	vmov	r2, r3, d7
 800d926:	4639      	mov	r1, r7
 800d928:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d92c:	f7f2 fcae 	bl	800028c <__adddf3>
 800d930:	4602      	mov	r2, r0
 800d932:	460b      	mov	r3, r1
 800d934:	4680      	mov	r8, r0
 800d936:	4689      	mov	r9, r1
 800d938:	4630      	mov	r0, r6
 800d93a:	4639      	mov	r1, r7
 800d93c:	f7f2 fca4 	bl	8000288 <__aeabi_dsub>
 800d940:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d944:	f7f2 fca2 	bl	800028c <__adddf3>
 800d948:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d94c:	e9ca 0100 	strd	r0, r1, [sl]
 800d950:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800d954:	e756      	b.n	800d804 <__kernel_rem_pio2+0x4fc>
 800d956:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d95a:	f7f2 fc97 	bl	800028c <__adddf3>
 800d95e:	3d01      	subs	r5, #1
 800d960:	e756      	b.n	800d810 <__kernel_rem_pio2+0x508>
 800d962:	9b01      	ldr	r3, [sp, #4]
 800d964:	9a01      	ldr	r2, [sp, #4]
 800d966:	601f      	str	r7, [r3, #0]
 800d968:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800d96c:	605c      	str	r4, [r3, #4]
 800d96e:	609d      	str	r5, [r3, #8]
 800d970:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800d974:	60d3      	str	r3, [r2, #12]
 800d976:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d97a:	6110      	str	r0, [r2, #16]
 800d97c:	6153      	str	r3, [r2, #20]
 800d97e:	e78e      	b.n	800d89e <__kernel_rem_pio2+0x596>
 800d980:	41700000 	.word	0x41700000
 800d984:	3e700000 	.word	0x3e700000

0800d988 <__kernel_sin>:
 800d988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d98c:	ec55 4b10 	vmov	r4, r5, d0
 800d990:	b085      	sub	sp, #20
 800d992:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d996:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d99a:	ed8d 1b00 	vstr	d1, [sp]
 800d99e:	9002      	str	r0, [sp, #8]
 800d9a0:	da06      	bge.n	800d9b0 <__kernel_sin+0x28>
 800d9a2:	ee10 0a10 	vmov	r0, s0
 800d9a6:	4629      	mov	r1, r5
 800d9a8:	f7f3 f8d6 	bl	8000b58 <__aeabi_d2iz>
 800d9ac:	2800      	cmp	r0, #0
 800d9ae:	d051      	beq.n	800da54 <__kernel_sin+0xcc>
 800d9b0:	4622      	mov	r2, r4
 800d9b2:	462b      	mov	r3, r5
 800d9b4:	4620      	mov	r0, r4
 800d9b6:	4629      	mov	r1, r5
 800d9b8:	f7f2 fe1e 	bl	80005f8 <__aeabi_dmul>
 800d9bc:	4682      	mov	sl, r0
 800d9be:	468b      	mov	fp, r1
 800d9c0:	4602      	mov	r2, r0
 800d9c2:	460b      	mov	r3, r1
 800d9c4:	4620      	mov	r0, r4
 800d9c6:	4629      	mov	r1, r5
 800d9c8:	f7f2 fe16 	bl	80005f8 <__aeabi_dmul>
 800d9cc:	a341      	add	r3, pc, #260	; (adr r3, 800dad4 <__kernel_sin+0x14c>)
 800d9ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9d2:	4680      	mov	r8, r0
 800d9d4:	4689      	mov	r9, r1
 800d9d6:	4650      	mov	r0, sl
 800d9d8:	4659      	mov	r1, fp
 800d9da:	f7f2 fe0d 	bl	80005f8 <__aeabi_dmul>
 800d9de:	a33f      	add	r3, pc, #252	; (adr r3, 800dadc <__kernel_sin+0x154>)
 800d9e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9e4:	f7f2 fc50 	bl	8000288 <__aeabi_dsub>
 800d9e8:	4652      	mov	r2, sl
 800d9ea:	465b      	mov	r3, fp
 800d9ec:	f7f2 fe04 	bl	80005f8 <__aeabi_dmul>
 800d9f0:	a33c      	add	r3, pc, #240	; (adr r3, 800dae4 <__kernel_sin+0x15c>)
 800d9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9f6:	f7f2 fc49 	bl	800028c <__adddf3>
 800d9fa:	4652      	mov	r2, sl
 800d9fc:	465b      	mov	r3, fp
 800d9fe:	f7f2 fdfb 	bl	80005f8 <__aeabi_dmul>
 800da02:	a33a      	add	r3, pc, #232	; (adr r3, 800daec <__kernel_sin+0x164>)
 800da04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da08:	f7f2 fc3e 	bl	8000288 <__aeabi_dsub>
 800da0c:	4652      	mov	r2, sl
 800da0e:	465b      	mov	r3, fp
 800da10:	f7f2 fdf2 	bl	80005f8 <__aeabi_dmul>
 800da14:	a337      	add	r3, pc, #220	; (adr r3, 800daf4 <__kernel_sin+0x16c>)
 800da16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da1a:	f7f2 fc37 	bl	800028c <__adddf3>
 800da1e:	9b02      	ldr	r3, [sp, #8]
 800da20:	4606      	mov	r6, r0
 800da22:	460f      	mov	r7, r1
 800da24:	b9db      	cbnz	r3, 800da5e <__kernel_sin+0xd6>
 800da26:	4602      	mov	r2, r0
 800da28:	460b      	mov	r3, r1
 800da2a:	4650      	mov	r0, sl
 800da2c:	4659      	mov	r1, fp
 800da2e:	f7f2 fde3 	bl	80005f8 <__aeabi_dmul>
 800da32:	a325      	add	r3, pc, #148	; (adr r3, 800dac8 <__kernel_sin+0x140>)
 800da34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da38:	f7f2 fc26 	bl	8000288 <__aeabi_dsub>
 800da3c:	4642      	mov	r2, r8
 800da3e:	464b      	mov	r3, r9
 800da40:	f7f2 fdda 	bl	80005f8 <__aeabi_dmul>
 800da44:	4602      	mov	r2, r0
 800da46:	460b      	mov	r3, r1
 800da48:	4620      	mov	r0, r4
 800da4a:	4629      	mov	r1, r5
 800da4c:	f7f2 fc1e 	bl	800028c <__adddf3>
 800da50:	4604      	mov	r4, r0
 800da52:	460d      	mov	r5, r1
 800da54:	ec45 4b10 	vmov	d0, r4, r5
 800da58:	b005      	add	sp, #20
 800da5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da5e:	2200      	movs	r2, #0
 800da60:	4b1b      	ldr	r3, [pc, #108]	; (800dad0 <__kernel_sin+0x148>)
 800da62:	e9dd 0100 	ldrd	r0, r1, [sp]
 800da66:	f7f2 fdc7 	bl	80005f8 <__aeabi_dmul>
 800da6a:	4632      	mov	r2, r6
 800da6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800da70:	463b      	mov	r3, r7
 800da72:	4640      	mov	r0, r8
 800da74:	4649      	mov	r1, r9
 800da76:	f7f2 fdbf 	bl	80005f8 <__aeabi_dmul>
 800da7a:	4602      	mov	r2, r0
 800da7c:	460b      	mov	r3, r1
 800da7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800da82:	f7f2 fc01 	bl	8000288 <__aeabi_dsub>
 800da86:	4652      	mov	r2, sl
 800da88:	465b      	mov	r3, fp
 800da8a:	f7f2 fdb5 	bl	80005f8 <__aeabi_dmul>
 800da8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800da92:	f7f2 fbf9 	bl	8000288 <__aeabi_dsub>
 800da96:	a30c      	add	r3, pc, #48	; (adr r3, 800dac8 <__kernel_sin+0x140>)
 800da98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da9c:	4606      	mov	r6, r0
 800da9e:	460f      	mov	r7, r1
 800daa0:	4640      	mov	r0, r8
 800daa2:	4649      	mov	r1, r9
 800daa4:	f7f2 fda8 	bl	80005f8 <__aeabi_dmul>
 800daa8:	4602      	mov	r2, r0
 800daaa:	460b      	mov	r3, r1
 800daac:	4630      	mov	r0, r6
 800daae:	4639      	mov	r1, r7
 800dab0:	f7f2 fbec 	bl	800028c <__adddf3>
 800dab4:	4602      	mov	r2, r0
 800dab6:	460b      	mov	r3, r1
 800dab8:	4620      	mov	r0, r4
 800daba:	4629      	mov	r1, r5
 800dabc:	f7f2 fbe4 	bl	8000288 <__aeabi_dsub>
 800dac0:	e7c6      	b.n	800da50 <__kernel_sin+0xc8>
 800dac2:	bf00      	nop
 800dac4:	f3af 8000 	nop.w
 800dac8:	55555549 	.word	0x55555549
 800dacc:	3fc55555 	.word	0x3fc55555
 800dad0:	3fe00000 	.word	0x3fe00000
 800dad4:	5acfd57c 	.word	0x5acfd57c
 800dad8:	3de5d93a 	.word	0x3de5d93a
 800dadc:	8a2b9ceb 	.word	0x8a2b9ceb
 800dae0:	3e5ae5e6 	.word	0x3e5ae5e6
 800dae4:	57b1fe7d 	.word	0x57b1fe7d
 800dae8:	3ec71de3 	.word	0x3ec71de3
 800daec:	19c161d5 	.word	0x19c161d5
 800daf0:	3f2a01a0 	.word	0x3f2a01a0
 800daf4:	1110f8a6 	.word	0x1110f8a6
 800daf8:	3f811111 	.word	0x3f811111
 800dafc:	00000000 	.word	0x00000000

0800db00 <atan>:
 800db00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db04:	ec55 4b10 	vmov	r4, r5, d0
 800db08:	4bc3      	ldr	r3, [pc, #780]	; (800de18 <atan+0x318>)
 800db0a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800db0e:	429e      	cmp	r6, r3
 800db10:	46ab      	mov	fp, r5
 800db12:	dd18      	ble.n	800db46 <atan+0x46>
 800db14:	4bc1      	ldr	r3, [pc, #772]	; (800de1c <atan+0x31c>)
 800db16:	429e      	cmp	r6, r3
 800db18:	dc01      	bgt.n	800db1e <atan+0x1e>
 800db1a:	d109      	bne.n	800db30 <atan+0x30>
 800db1c:	b144      	cbz	r4, 800db30 <atan+0x30>
 800db1e:	4622      	mov	r2, r4
 800db20:	462b      	mov	r3, r5
 800db22:	4620      	mov	r0, r4
 800db24:	4629      	mov	r1, r5
 800db26:	f7f2 fbb1 	bl	800028c <__adddf3>
 800db2a:	4604      	mov	r4, r0
 800db2c:	460d      	mov	r5, r1
 800db2e:	e006      	b.n	800db3e <atan+0x3e>
 800db30:	f1bb 0f00 	cmp.w	fp, #0
 800db34:	f340 8131 	ble.w	800dd9a <atan+0x29a>
 800db38:	a59b      	add	r5, pc, #620	; (adr r5, 800dda8 <atan+0x2a8>)
 800db3a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800db3e:	ec45 4b10 	vmov	d0, r4, r5
 800db42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db46:	4bb6      	ldr	r3, [pc, #728]	; (800de20 <atan+0x320>)
 800db48:	429e      	cmp	r6, r3
 800db4a:	dc14      	bgt.n	800db76 <atan+0x76>
 800db4c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800db50:	429e      	cmp	r6, r3
 800db52:	dc0d      	bgt.n	800db70 <atan+0x70>
 800db54:	a396      	add	r3, pc, #600	; (adr r3, 800ddb0 <atan+0x2b0>)
 800db56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db5a:	ee10 0a10 	vmov	r0, s0
 800db5e:	4629      	mov	r1, r5
 800db60:	f7f2 fb94 	bl	800028c <__adddf3>
 800db64:	2200      	movs	r2, #0
 800db66:	4baf      	ldr	r3, [pc, #700]	; (800de24 <atan+0x324>)
 800db68:	f7f2 ffd6 	bl	8000b18 <__aeabi_dcmpgt>
 800db6c:	2800      	cmp	r0, #0
 800db6e:	d1e6      	bne.n	800db3e <atan+0x3e>
 800db70:	f04f 3aff 	mov.w	sl, #4294967295
 800db74:	e02b      	b.n	800dbce <atan+0xce>
 800db76:	f000 f963 	bl	800de40 <fabs>
 800db7a:	4bab      	ldr	r3, [pc, #684]	; (800de28 <atan+0x328>)
 800db7c:	429e      	cmp	r6, r3
 800db7e:	ec55 4b10 	vmov	r4, r5, d0
 800db82:	f300 80bf 	bgt.w	800dd04 <atan+0x204>
 800db86:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800db8a:	429e      	cmp	r6, r3
 800db8c:	f300 80a0 	bgt.w	800dcd0 <atan+0x1d0>
 800db90:	ee10 2a10 	vmov	r2, s0
 800db94:	ee10 0a10 	vmov	r0, s0
 800db98:	462b      	mov	r3, r5
 800db9a:	4629      	mov	r1, r5
 800db9c:	f7f2 fb76 	bl	800028c <__adddf3>
 800dba0:	2200      	movs	r2, #0
 800dba2:	4ba0      	ldr	r3, [pc, #640]	; (800de24 <atan+0x324>)
 800dba4:	f7f2 fb70 	bl	8000288 <__aeabi_dsub>
 800dba8:	2200      	movs	r2, #0
 800dbaa:	4606      	mov	r6, r0
 800dbac:	460f      	mov	r7, r1
 800dbae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dbb2:	4620      	mov	r0, r4
 800dbb4:	4629      	mov	r1, r5
 800dbb6:	f7f2 fb69 	bl	800028c <__adddf3>
 800dbba:	4602      	mov	r2, r0
 800dbbc:	460b      	mov	r3, r1
 800dbbe:	4630      	mov	r0, r6
 800dbc0:	4639      	mov	r1, r7
 800dbc2:	f7f2 fe43 	bl	800084c <__aeabi_ddiv>
 800dbc6:	f04f 0a00 	mov.w	sl, #0
 800dbca:	4604      	mov	r4, r0
 800dbcc:	460d      	mov	r5, r1
 800dbce:	4622      	mov	r2, r4
 800dbd0:	462b      	mov	r3, r5
 800dbd2:	4620      	mov	r0, r4
 800dbd4:	4629      	mov	r1, r5
 800dbd6:	f7f2 fd0f 	bl	80005f8 <__aeabi_dmul>
 800dbda:	4602      	mov	r2, r0
 800dbdc:	460b      	mov	r3, r1
 800dbde:	4680      	mov	r8, r0
 800dbe0:	4689      	mov	r9, r1
 800dbe2:	f7f2 fd09 	bl	80005f8 <__aeabi_dmul>
 800dbe6:	a374      	add	r3, pc, #464	; (adr r3, 800ddb8 <atan+0x2b8>)
 800dbe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbec:	4606      	mov	r6, r0
 800dbee:	460f      	mov	r7, r1
 800dbf0:	f7f2 fd02 	bl	80005f8 <__aeabi_dmul>
 800dbf4:	a372      	add	r3, pc, #456	; (adr r3, 800ddc0 <atan+0x2c0>)
 800dbf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbfa:	f7f2 fb47 	bl	800028c <__adddf3>
 800dbfe:	4632      	mov	r2, r6
 800dc00:	463b      	mov	r3, r7
 800dc02:	f7f2 fcf9 	bl	80005f8 <__aeabi_dmul>
 800dc06:	a370      	add	r3, pc, #448	; (adr r3, 800ddc8 <atan+0x2c8>)
 800dc08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc0c:	f7f2 fb3e 	bl	800028c <__adddf3>
 800dc10:	4632      	mov	r2, r6
 800dc12:	463b      	mov	r3, r7
 800dc14:	f7f2 fcf0 	bl	80005f8 <__aeabi_dmul>
 800dc18:	a36d      	add	r3, pc, #436	; (adr r3, 800ddd0 <atan+0x2d0>)
 800dc1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc1e:	f7f2 fb35 	bl	800028c <__adddf3>
 800dc22:	4632      	mov	r2, r6
 800dc24:	463b      	mov	r3, r7
 800dc26:	f7f2 fce7 	bl	80005f8 <__aeabi_dmul>
 800dc2a:	a36b      	add	r3, pc, #428	; (adr r3, 800ddd8 <atan+0x2d8>)
 800dc2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc30:	f7f2 fb2c 	bl	800028c <__adddf3>
 800dc34:	4632      	mov	r2, r6
 800dc36:	463b      	mov	r3, r7
 800dc38:	f7f2 fcde 	bl	80005f8 <__aeabi_dmul>
 800dc3c:	a368      	add	r3, pc, #416	; (adr r3, 800dde0 <atan+0x2e0>)
 800dc3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc42:	f7f2 fb23 	bl	800028c <__adddf3>
 800dc46:	4642      	mov	r2, r8
 800dc48:	464b      	mov	r3, r9
 800dc4a:	f7f2 fcd5 	bl	80005f8 <__aeabi_dmul>
 800dc4e:	a366      	add	r3, pc, #408	; (adr r3, 800dde8 <atan+0x2e8>)
 800dc50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc54:	4680      	mov	r8, r0
 800dc56:	4689      	mov	r9, r1
 800dc58:	4630      	mov	r0, r6
 800dc5a:	4639      	mov	r1, r7
 800dc5c:	f7f2 fccc 	bl	80005f8 <__aeabi_dmul>
 800dc60:	a363      	add	r3, pc, #396	; (adr r3, 800ddf0 <atan+0x2f0>)
 800dc62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc66:	f7f2 fb0f 	bl	8000288 <__aeabi_dsub>
 800dc6a:	4632      	mov	r2, r6
 800dc6c:	463b      	mov	r3, r7
 800dc6e:	f7f2 fcc3 	bl	80005f8 <__aeabi_dmul>
 800dc72:	a361      	add	r3, pc, #388	; (adr r3, 800ddf8 <atan+0x2f8>)
 800dc74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc78:	f7f2 fb06 	bl	8000288 <__aeabi_dsub>
 800dc7c:	4632      	mov	r2, r6
 800dc7e:	463b      	mov	r3, r7
 800dc80:	f7f2 fcba 	bl	80005f8 <__aeabi_dmul>
 800dc84:	a35e      	add	r3, pc, #376	; (adr r3, 800de00 <atan+0x300>)
 800dc86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc8a:	f7f2 fafd 	bl	8000288 <__aeabi_dsub>
 800dc8e:	4632      	mov	r2, r6
 800dc90:	463b      	mov	r3, r7
 800dc92:	f7f2 fcb1 	bl	80005f8 <__aeabi_dmul>
 800dc96:	a35c      	add	r3, pc, #368	; (adr r3, 800de08 <atan+0x308>)
 800dc98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc9c:	f7f2 faf4 	bl	8000288 <__aeabi_dsub>
 800dca0:	4632      	mov	r2, r6
 800dca2:	463b      	mov	r3, r7
 800dca4:	f7f2 fca8 	bl	80005f8 <__aeabi_dmul>
 800dca8:	4602      	mov	r2, r0
 800dcaa:	460b      	mov	r3, r1
 800dcac:	4640      	mov	r0, r8
 800dcae:	4649      	mov	r1, r9
 800dcb0:	f7f2 faec 	bl	800028c <__adddf3>
 800dcb4:	4622      	mov	r2, r4
 800dcb6:	462b      	mov	r3, r5
 800dcb8:	f7f2 fc9e 	bl	80005f8 <__aeabi_dmul>
 800dcbc:	f1ba 3fff 	cmp.w	sl, #4294967295
 800dcc0:	4602      	mov	r2, r0
 800dcc2:	460b      	mov	r3, r1
 800dcc4:	d14b      	bne.n	800dd5e <atan+0x25e>
 800dcc6:	4620      	mov	r0, r4
 800dcc8:	4629      	mov	r1, r5
 800dcca:	f7f2 fadd 	bl	8000288 <__aeabi_dsub>
 800dcce:	e72c      	b.n	800db2a <atan+0x2a>
 800dcd0:	ee10 0a10 	vmov	r0, s0
 800dcd4:	2200      	movs	r2, #0
 800dcd6:	4b53      	ldr	r3, [pc, #332]	; (800de24 <atan+0x324>)
 800dcd8:	4629      	mov	r1, r5
 800dcda:	f7f2 fad5 	bl	8000288 <__aeabi_dsub>
 800dcde:	2200      	movs	r2, #0
 800dce0:	4606      	mov	r6, r0
 800dce2:	460f      	mov	r7, r1
 800dce4:	4b4f      	ldr	r3, [pc, #316]	; (800de24 <atan+0x324>)
 800dce6:	4620      	mov	r0, r4
 800dce8:	4629      	mov	r1, r5
 800dcea:	f7f2 facf 	bl	800028c <__adddf3>
 800dcee:	4602      	mov	r2, r0
 800dcf0:	460b      	mov	r3, r1
 800dcf2:	4630      	mov	r0, r6
 800dcf4:	4639      	mov	r1, r7
 800dcf6:	f7f2 fda9 	bl	800084c <__aeabi_ddiv>
 800dcfa:	f04f 0a01 	mov.w	sl, #1
 800dcfe:	4604      	mov	r4, r0
 800dd00:	460d      	mov	r5, r1
 800dd02:	e764      	b.n	800dbce <atan+0xce>
 800dd04:	4b49      	ldr	r3, [pc, #292]	; (800de2c <atan+0x32c>)
 800dd06:	429e      	cmp	r6, r3
 800dd08:	dc1d      	bgt.n	800dd46 <atan+0x246>
 800dd0a:	ee10 0a10 	vmov	r0, s0
 800dd0e:	2200      	movs	r2, #0
 800dd10:	4b47      	ldr	r3, [pc, #284]	; (800de30 <atan+0x330>)
 800dd12:	4629      	mov	r1, r5
 800dd14:	f7f2 fab8 	bl	8000288 <__aeabi_dsub>
 800dd18:	2200      	movs	r2, #0
 800dd1a:	4606      	mov	r6, r0
 800dd1c:	460f      	mov	r7, r1
 800dd1e:	4b44      	ldr	r3, [pc, #272]	; (800de30 <atan+0x330>)
 800dd20:	4620      	mov	r0, r4
 800dd22:	4629      	mov	r1, r5
 800dd24:	f7f2 fc68 	bl	80005f8 <__aeabi_dmul>
 800dd28:	2200      	movs	r2, #0
 800dd2a:	4b3e      	ldr	r3, [pc, #248]	; (800de24 <atan+0x324>)
 800dd2c:	f7f2 faae 	bl	800028c <__adddf3>
 800dd30:	4602      	mov	r2, r0
 800dd32:	460b      	mov	r3, r1
 800dd34:	4630      	mov	r0, r6
 800dd36:	4639      	mov	r1, r7
 800dd38:	f7f2 fd88 	bl	800084c <__aeabi_ddiv>
 800dd3c:	f04f 0a02 	mov.w	sl, #2
 800dd40:	4604      	mov	r4, r0
 800dd42:	460d      	mov	r5, r1
 800dd44:	e743      	b.n	800dbce <atan+0xce>
 800dd46:	462b      	mov	r3, r5
 800dd48:	ee10 2a10 	vmov	r2, s0
 800dd4c:	2000      	movs	r0, #0
 800dd4e:	4939      	ldr	r1, [pc, #228]	; (800de34 <atan+0x334>)
 800dd50:	f7f2 fd7c 	bl	800084c <__aeabi_ddiv>
 800dd54:	f04f 0a03 	mov.w	sl, #3
 800dd58:	4604      	mov	r4, r0
 800dd5a:	460d      	mov	r5, r1
 800dd5c:	e737      	b.n	800dbce <atan+0xce>
 800dd5e:	4b36      	ldr	r3, [pc, #216]	; (800de38 <atan+0x338>)
 800dd60:	4e36      	ldr	r6, [pc, #216]	; (800de3c <atan+0x33c>)
 800dd62:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800dd66:	4456      	add	r6, sl
 800dd68:	449a      	add	sl, r3
 800dd6a:	e9da 2300 	ldrd	r2, r3, [sl]
 800dd6e:	f7f2 fa8b 	bl	8000288 <__aeabi_dsub>
 800dd72:	4622      	mov	r2, r4
 800dd74:	462b      	mov	r3, r5
 800dd76:	f7f2 fa87 	bl	8000288 <__aeabi_dsub>
 800dd7a:	4602      	mov	r2, r0
 800dd7c:	460b      	mov	r3, r1
 800dd7e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800dd82:	f7f2 fa81 	bl	8000288 <__aeabi_dsub>
 800dd86:	f1bb 0f00 	cmp.w	fp, #0
 800dd8a:	4604      	mov	r4, r0
 800dd8c:	460d      	mov	r5, r1
 800dd8e:	f6bf aed6 	bge.w	800db3e <atan+0x3e>
 800dd92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dd96:	461d      	mov	r5, r3
 800dd98:	e6d1      	b.n	800db3e <atan+0x3e>
 800dd9a:	a51d      	add	r5, pc, #116	; (adr r5, 800de10 <atan+0x310>)
 800dd9c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800dda0:	e6cd      	b.n	800db3e <atan+0x3e>
 800dda2:	bf00      	nop
 800dda4:	f3af 8000 	nop.w
 800dda8:	54442d18 	.word	0x54442d18
 800ddac:	3ff921fb 	.word	0x3ff921fb
 800ddb0:	8800759c 	.word	0x8800759c
 800ddb4:	7e37e43c 	.word	0x7e37e43c
 800ddb8:	e322da11 	.word	0xe322da11
 800ddbc:	3f90ad3a 	.word	0x3f90ad3a
 800ddc0:	24760deb 	.word	0x24760deb
 800ddc4:	3fa97b4b 	.word	0x3fa97b4b
 800ddc8:	a0d03d51 	.word	0xa0d03d51
 800ddcc:	3fb10d66 	.word	0x3fb10d66
 800ddd0:	c54c206e 	.word	0xc54c206e
 800ddd4:	3fb745cd 	.word	0x3fb745cd
 800ddd8:	920083ff 	.word	0x920083ff
 800dddc:	3fc24924 	.word	0x3fc24924
 800dde0:	5555550d 	.word	0x5555550d
 800dde4:	3fd55555 	.word	0x3fd55555
 800dde8:	2c6a6c2f 	.word	0x2c6a6c2f
 800ddec:	bfa2b444 	.word	0xbfa2b444
 800ddf0:	52defd9a 	.word	0x52defd9a
 800ddf4:	3fadde2d 	.word	0x3fadde2d
 800ddf8:	af749a6d 	.word	0xaf749a6d
 800ddfc:	3fb3b0f2 	.word	0x3fb3b0f2
 800de00:	fe231671 	.word	0xfe231671
 800de04:	3fbc71c6 	.word	0x3fbc71c6
 800de08:	9998ebc4 	.word	0x9998ebc4
 800de0c:	3fc99999 	.word	0x3fc99999
 800de10:	54442d18 	.word	0x54442d18
 800de14:	bff921fb 	.word	0xbff921fb
 800de18:	440fffff 	.word	0x440fffff
 800de1c:	7ff00000 	.word	0x7ff00000
 800de20:	3fdbffff 	.word	0x3fdbffff
 800de24:	3ff00000 	.word	0x3ff00000
 800de28:	3ff2ffff 	.word	0x3ff2ffff
 800de2c:	40037fff 	.word	0x40037fff
 800de30:	3ff80000 	.word	0x3ff80000
 800de34:	bff00000 	.word	0xbff00000
 800de38:	0800e738 	.word	0x0800e738
 800de3c:	0800e718 	.word	0x0800e718

0800de40 <fabs>:
 800de40:	ec51 0b10 	vmov	r0, r1, d0
 800de44:	ee10 2a10 	vmov	r2, s0
 800de48:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800de4c:	ec43 2b10 	vmov	d0, r2, r3
 800de50:	4770      	bx	lr

0800de52 <finite>:
 800de52:	ee10 3a90 	vmov	r3, s1
 800de56:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800de5a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800de5e:	0fc0      	lsrs	r0, r0, #31
 800de60:	4770      	bx	lr
 800de62:	0000      	movs	r0, r0
 800de64:	0000      	movs	r0, r0
	...

0800de68 <floor>:
 800de68:	ec51 0b10 	vmov	r0, r1, d0
 800de6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de70:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800de74:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800de78:	2e13      	cmp	r6, #19
 800de7a:	460c      	mov	r4, r1
 800de7c:	ee10 5a10 	vmov	r5, s0
 800de80:	4680      	mov	r8, r0
 800de82:	dc34      	bgt.n	800deee <floor+0x86>
 800de84:	2e00      	cmp	r6, #0
 800de86:	da16      	bge.n	800deb6 <floor+0x4e>
 800de88:	a335      	add	r3, pc, #212	; (adr r3, 800df60 <floor+0xf8>)
 800de8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de8e:	f7f2 f9fd 	bl	800028c <__adddf3>
 800de92:	2200      	movs	r2, #0
 800de94:	2300      	movs	r3, #0
 800de96:	f7f2 fe3f 	bl	8000b18 <__aeabi_dcmpgt>
 800de9a:	b148      	cbz	r0, 800deb0 <floor+0x48>
 800de9c:	2c00      	cmp	r4, #0
 800de9e:	da59      	bge.n	800df54 <floor+0xec>
 800dea0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800dea4:	4a30      	ldr	r2, [pc, #192]	; (800df68 <floor+0x100>)
 800dea6:	432b      	orrs	r3, r5
 800dea8:	2500      	movs	r5, #0
 800deaa:	42ab      	cmp	r3, r5
 800deac:	bf18      	it	ne
 800deae:	4614      	movne	r4, r2
 800deb0:	4621      	mov	r1, r4
 800deb2:	4628      	mov	r0, r5
 800deb4:	e025      	b.n	800df02 <floor+0x9a>
 800deb6:	4f2d      	ldr	r7, [pc, #180]	; (800df6c <floor+0x104>)
 800deb8:	4137      	asrs	r7, r6
 800deba:	ea01 0307 	and.w	r3, r1, r7
 800debe:	4303      	orrs	r3, r0
 800dec0:	d01f      	beq.n	800df02 <floor+0x9a>
 800dec2:	a327      	add	r3, pc, #156	; (adr r3, 800df60 <floor+0xf8>)
 800dec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dec8:	f7f2 f9e0 	bl	800028c <__adddf3>
 800decc:	2200      	movs	r2, #0
 800dece:	2300      	movs	r3, #0
 800ded0:	f7f2 fe22 	bl	8000b18 <__aeabi_dcmpgt>
 800ded4:	2800      	cmp	r0, #0
 800ded6:	d0eb      	beq.n	800deb0 <floor+0x48>
 800ded8:	2c00      	cmp	r4, #0
 800deda:	bfbe      	ittt	lt
 800dedc:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800dee0:	fa43 f606 	asrlt.w	r6, r3, r6
 800dee4:	19a4      	addlt	r4, r4, r6
 800dee6:	ea24 0407 	bic.w	r4, r4, r7
 800deea:	2500      	movs	r5, #0
 800deec:	e7e0      	b.n	800deb0 <floor+0x48>
 800deee:	2e33      	cmp	r6, #51	; 0x33
 800def0:	dd0b      	ble.n	800df0a <floor+0xa2>
 800def2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800def6:	d104      	bne.n	800df02 <floor+0x9a>
 800def8:	ee10 2a10 	vmov	r2, s0
 800defc:	460b      	mov	r3, r1
 800defe:	f7f2 f9c5 	bl	800028c <__adddf3>
 800df02:	ec41 0b10 	vmov	d0, r0, r1
 800df06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df0a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800df0e:	f04f 33ff 	mov.w	r3, #4294967295
 800df12:	fa23 f707 	lsr.w	r7, r3, r7
 800df16:	4207      	tst	r7, r0
 800df18:	d0f3      	beq.n	800df02 <floor+0x9a>
 800df1a:	a311      	add	r3, pc, #68	; (adr r3, 800df60 <floor+0xf8>)
 800df1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df20:	f7f2 f9b4 	bl	800028c <__adddf3>
 800df24:	2200      	movs	r2, #0
 800df26:	2300      	movs	r3, #0
 800df28:	f7f2 fdf6 	bl	8000b18 <__aeabi_dcmpgt>
 800df2c:	2800      	cmp	r0, #0
 800df2e:	d0bf      	beq.n	800deb0 <floor+0x48>
 800df30:	2c00      	cmp	r4, #0
 800df32:	da02      	bge.n	800df3a <floor+0xd2>
 800df34:	2e14      	cmp	r6, #20
 800df36:	d103      	bne.n	800df40 <floor+0xd8>
 800df38:	3401      	adds	r4, #1
 800df3a:	ea25 0507 	bic.w	r5, r5, r7
 800df3e:	e7b7      	b.n	800deb0 <floor+0x48>
 800df40:	2301      	movs	r3, #1
 800df42:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800df46:	fa03 f606 	lsl.w	r6, r3, r6
 800df4a:	4435      	add	r5, r6
 800df4c:	4545      	cmp	r5, r8
 800df4e:	bf38      	it	cc
 800df50:	18e4      	addcc	r4, r4, r3
 800df52:	e7f2      	b.n	800df3a <floor+0xd2>
 800df54:	2500      	movs	r5, #0
 800df56:	462c      	mov	r4, r5
 800df58:	e7aa      	b.n	800deb0 <floor+0x48>
 800df5a:	bf00      	nop
 800df5c:	f3af 8000 	nop.w
 800df60:	8800759c 	.word	0x8800759c
 800df64:	7e37e43c 	.word	0x7e37e43c
 800df68:	bff00000 	.word	0xbff00000
 800df6c:	000fffff 	.word	0x000fffff

0800df70 <matherr>:
 800df70:	2000      	movs	r0, #0
 800df72:	4770      	bx	lr
 800df74:	0000      	movs	r0, r0
	...

0800df78 <nan>:
 800df78:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800df80 <nan+0x8>
 800df7c:	4770      	bx	lr
 800df7e:	bf00      	nop
 800df80:	00000000 	.word	0x00000000
 800df84:	7ff80000 	.word	0x7ff80000

0800df88 <rint>:
 800df88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df8a:	ec51 0b10 	vmov	r0, r1, d0
 800df8e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800df92:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800df96:	2e13      	cmp	r6, #19
 800df98:	460b      	mov	r3, r1
 800df9a:	ee10 4a10 	vmov	r4, s0
 800df9e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800dfa2:	dc56      	bgt.n	800e052 <rint+0xca>
 800dfa4:	2e00      	cmp	r6, #0
 800dfa6:	da2b      	bge.n	800e000 <rint+0x78>
 800dfa8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800dfac:	4302      	orrs	r2, r0
 800dfae:	d023      	beq.n	800dff8 <rint+0x70>
 800dfb0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800dfb4:	4302      	orrs	r2, r0
 800dfb6:	4254      	negs	r4, r2
 800dfb8:	4314      	orrs	r4, r2
 800dfba:	0c4b      	lsrs	r3, r1, #17
 800dfbc:	0b24      	lsrs	r4, r4, #12
 800dfbe:	045b      	lsls	r3, r3, #17
 800dfc0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800dfc4:	ea44 0103 	orr.w	r1, r4, r3
 800dfc8:	460b      	mov	r3, r1
 800dfca:	492f      	ldr	r1, [pc, #188]	; (800e088 <rint+0x100>)
 800dfcc:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800dfd0:	e9d1 6700 	ldrd	r6, r7, [r1]
 800dfd4:	4602      	mov	r2, r0
 800dfd6:	4639      	mov	r1, r7
 800dfd8:	4630      	mov	r0, r6
 800dfda:	f7f2 f957 	bl	800028c <__adddf3>
 800dfde:	e9cd 0100 	strd	r0, r1, [sp]
 800dfe2:	463b      	mov	r3, r7
 800dfe4:	4632      	mov	r2, r6
 800dfe6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dfea:	f7f2 f94d 	bl	8000288 <__aeabi_dsub>
 800dfee:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dff2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800dff6:	4639      	mov	r1, r7
 800dff8:	ec41 0b10 	vmov	d0, r0, r1
 800dffc:	b003      	add	sp, #12
 800dffe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e000:	4a22      	ldr	r2, [pc, #136]	; (800e08c <rint+0x104>)
 800e002:	4132      	asrs	r2, r6
 800e004:	ea01 0702 	and.w	r7, r1, r2
 800e008:	4307      	orrs	r7, r0
 800e00a:	d0f5      	beq.n	800dff8 <rint+0x70>
 800e00c:	0852      	lsrs	r2, r2, #1
 800e00e:	4011      	ands	r1, r2
 800e010:	430c      	orrs	r4, r1
 800e012:	d00b      	beq.n	800e02c <rint+0xa4>
 800e014:	ea23 0202 	bic.w	r2, r3, r2
 800e018:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800e01c:	2e13      	cmp	r6, #19
 800e01e:	fa43 f306 	asr.w	r3, r3, r6
 800e022:	bf0c      	ite	eq
 800e024:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800e028:	2400      	movne	r4, #0
 800e02a:	4313      	orrs	r3, r2
 800e02c:	4916      	ldr	r1, [pc, #88]	; (800e088 <rint+0x100>)
 800e02e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800e032:	4622      	mov	r2, r4
 800e034:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e038:	4620      	mov	r0, r4
 800e03a:	4629      	mov	r1, r5
 800e03c:	f7f2 f926 	bl	800028c <__adddf3>
 800e040:	e9cd 0100 	strd	r0, r1, [sp]
 800e044:	4622      	mov	r2, r4
 800e046:	462b      	mov	r3, r5
 800e048:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e04c:	f7f2 f91c 	bl	8000288 <__aeabi_dsub>
 800e050:	e7d2      	b.n	800dff8 <rint+0x70>
 800e052:	2e33      	cmp	r6, #51	; 0x33
 800e054:	dd07      	ble.n	800e066 <rint+0xde>
 800e056:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e05a:	d1cd      	bne.n	800dff8 <rint+0x70>
 800e05c:	ee10 2a10 	vmov	r2, s0
 800e060:	f7f2 f914 	bl	800028c <__adddf3>
 800e064:	e7c8      	b.n	800dff8 <rint+0x70>
 800e066:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800e06a:	f04f 32ff 	mov.w	r2, #4294967295
 800e06e:	40f2      	lsrs	r2, r6
 800e070:	4210      	tst	r0, r2
 800e072:	d0c1      	beq.n	800dff8 <rint+0x70>
 800e074:	0852      	lsrs	r2, r2, #1
 800e076:	4210      	tst	r0, r2
 800e078:	bf1f      	itttt	ne
 800e07a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800e07e:	ea20 0202 	bicne.w	r2, r0, r2
 800e082:	4134      	asrne	r4, r6
 800e084:	4314      	orrne	r4, r2
 800e086:	e7d1      	b.n	800e02c <rint+0xa4>
 800e088:	0800e758 	.word	0x0800e758
 800e08c:	000fffff 	.word	0x000fffff

0800e090 <scalbn>:
 800e090:	b570      	push	{r4, r5, r6, lr}
 800e092:	ec55 4b10 	vmov	r4, r5, d0
 800e096:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e09a:	4606      	mov	r6, r0
 800e09c:	462b      	mov	r3, r5
 800e09e:	b9aa      	cbnz	r2, 800e0cc <scalbn+0x3c>
 800e0a0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e0a4:	4323      	orrs	r3, r4
 800e0a6:	d03b      	beq.n	800e120 <scalbn+0x90>
 800e0a8:	4b31      	ldr	r3, [pc, #196]	; (800e170 <scalbn+0xe0>)
 800e0aa:	4629      	mov	r1, r5
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	ee10 0a10 	vmov	r0, s0
 800e0b2:	f7f2 faa1 	bl	80005f8 <__aeabi_dmul>
 800e0b6:	4b2f      	ldr	r3, [pc, #188]	; (800e174 <scalbn+0xe4>)
 800e0b8:	429e      	cmp	r6, r3
 800e0ba:	4604      	mov	r4, r0
 800e0bc:	460d      	mov	r5, r1
 800e0be:	da12      	bge.n	800e0e6 <scalbn+0x56>
 800e0c0:	a327      	add	r3, pc, #156	; (adr r3, 800e160 <scalbn+0xd0>)
 800e0c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0c6:	f7f2 fa97 	bl	80005f8 <__aeabi_dmul>
 800e0ca:	e009      	b.n	800e0e0 <scalbn+0x50>
 800e0cc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e0d0:	428a      	cmp	r2, r1
 800e0d2:	d10c      	bne.n	800e0ee <scalbn+0x5e>
 800e0d4:	ee10 2a10 	vmov	r2, s0
 800e0d8:	4620      	mov	r0, r4
 800e0da:	4629      	mov	r1, r5
 800e0dc:	f7f2 f8d6 	bl	800028c <__adddf3>
 800e0e0:	4604      	mov	r4, r0
 800e0e2:	460d      	mov	r5, r1
 800e0e4:	e01c      	b.n	800e120 <scalbn+0x90>
 800e0e6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e0ea:	460b      	mov	r3, r1
 800e0ec:	3a36      	subs	r2, #54	; 0x36
 800e0ee:	4432      	add	r2, r6
 800e0f0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e0f4:	428a      	cmp	r2, r1
 800e0f6:	dd0b      	ble.n	800e110 <scalbn+0x80>
 800e0f8:	ec45 4b11 	vmov	d1, r4, r5
 800e0fc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800e168 <scalbn+0xd8>
 800e100:	f000 f83c 	bl	800e17c <copysign>
 800e104:	a318      	add	r3, pc, #96	; (adr r3, 800e168 <scalbn+0xd8>)
 800e106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e10a:	ec51 0b10 	vmov	r0, r1, d0
 800e10e:	e7da      	b.n	800e0c6 <scalbn+0x36>
 800e110:	2a00      	cmp	r2, #0
 800e112:	dd08      	ble.n	800e126 <scalbn+0x96>
 800e114:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e118:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e11c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e120:	ec45 4b10 	vmov	d0, r4, r5
 800e124:	bd70      	pop	{r4, r5, r6, pc}
 800e126:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e12a:	da0d      	bge.n	800e148 <scalbn+0xb8>
 800e12c:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e130:	429e      	cmp	r6, r3
 800e132:	ec45 4b11 	vmov	d1, r4, r5
 800e136:	dce1      	bgt.n	800e0fc <scalbn+0x6c>
 800e138:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800e160 <scalbn+0xd0>
 800e13c:	f000 f81e 	bl	800e17c <copysign>
 800e140:	a307      	add	r3, pc, #28	; (adr r3, 800e160 <scalbn+0xd0>)
 800e142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e146:	e7e0      	b.n	800e10a <scalbn+0x7a>
 800e148:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e14c:	3236      	adds	r2, #54	; 0x36
 800e14e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e152:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e156:	4620      	mov	r0, r4
 800e158:	4629      	mov	r1, r5
 800e15a:	2200      	movs	r2, #0
 800e15c:	4b06      	ldr	r3, [pc, #24]	; (800e178 <scalbn+0xe8>)
 800e15e:	e7b2      	b.n	800e0c6 <scalbn+0x36>
 800e160:	c2f8f359 	.word	0xc2f8f359
 800e164:	01a56e1f 	.word	0x01a56e1f
 800e168:	8800759c 	.word	0x8800759c
 800e16c:	7e37e43c 	.word	0x7e37e43c
 800e170:	43500000 	.word	0x43500000
 800e174:	ffff3cb0 	.word	0xffff3cb0
 800e178:	3c900000 	.word	0x3c900000

0800e17c <copysign>:
 800e17c:	ec51 0b10 	vmov	r0, r1, d0
 800e180:	ee11 0a90 	vmov	r0, s3
 800e184:	ee10 2a10 	vmov	r2, s0
 800e188:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e18c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800e190:	ea41 0300 	orr.w	r3, r1, r0
 800e194:	ec43 2b10 	vmov	d0, r2, r3
 800e198:	4770      	bx	lr
	...

0800e19c <_sbrk>:
 800e19c:	4b04      	ldr	r3, [pc, #16]	; (800e1b0 <_sbrk+0x14>)
 800e19e:	6819      	ldr	r1, [r3, #0]
 800e1a0:	4602      	mov	r2, r0
 800e1a2:	b909      	cbnz	r1, 800e1a8 <_sbrk+0xc>
 800e1a4:	4903      	ldr	r1, [pc, #12]	; (800e1b4 <_sbrk+0x18>)
 800e1a6:	6019      	str	r1, [r3, #0]
 800e1a8:	6818      	ldr	r0, [r3, #0]
 800e1aa:	4402      	add	r2, r0
 800e1ac:	601a      	str	r2, [r3, #0]
 800e1ae:	4770      	bx	lr
 800e1b0:	20000a14 	.word	0x20000a14
 800e1b4:	20000f88 	.word	0x20000f88

0800e1b8 <_init>:
 800e1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1ba:	bf00      	nop
 800e1bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1be:	bc08      	pop	{r3}
 800e1c0:	469e      	mov	lr, r3
 800e1c2:	4770      	bx	lr

0800e1c4 <_fini>:
 800e1c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1c6:	bf00      	nop
 800e1c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1ca:	bc08      	pop	{r3}
 800e1cc:	469e      	mov	lr, r3
 800e1ce:	4770      	bx	lr
