<HTML><BODY><BIG>
State: M DWR - Intermediate State when there is a dma write
</BIG></BODY></HTML>
