INFO: [HLS 200-10] Running '/media/miguel/NewVolume/Linux/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'miguel' on host 'Victus' (Linux_x86_64 version 5.11.0-37-generic) on Fri Jun 03 11:10:19 WEST 2022
INFO: [HLS 200-10] On os Ubuntu 21.04
INFO: [HLS 200-10] In directory '/media/miguel/NewVolume/Linux/Thesis/Hardware/VitisHLS/HLSConvEngine'
Sourcing Tcl script '/media/miguel/NewVolume/Linux/Thesis/Hardware/VitisHLS/HLSConvEngine/Engine/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project Engine 
INFO: [HLS 200-10] Opening project '/media/miguel/NewVolume/Linux/Thesis/Hardware/VitisHLS/HLSConvEngine/Engine'.
INFO: [HLS 200-1510] Running: add_files Sources/engineParameters.h 
INFO: [HLS 200-10] Adding design file 'Sources/engineParameters.h' to the project
INFO: [HLS 200-1510] Running: add_files Sources/main.cpp 
INFO: [HLS 200-10] Adding design file 'Sources/main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb Sources/tb_main.cpp 
INFO: [HLS 200-10] Adding test bench file 'Sources/tb_main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/media/miguel/NewVolume/Linux/Thesis/Hardware/VitisHLS/HLSConvEngine/Engine/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../Sources/tb_main.cpp in debug mode
   Compiling ../../../../Sources/main.cpp in debug mode
   Generating csim.exe
Beginning testbench
Sent Bias
Sent whole Filter
Sent whole Input Map
Output is: 
15251 15602 15953 
17006 17357 17708 
18761 19112 19463 

The maximum depth reached by any of the 2 hls::stream() instances in the design is 103
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.64 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.22 seconds; current allocated memory: 191.829 MB.
