
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[v3,09/11] perf vendor events arm64: fixup ThunderX2 to use recommended events - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [v3,09/11] perf vendor events arm64: fixup ThunderX2 to use recommended events</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=144401">John Garry</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>March 8, 2018, 10:58 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1520506716-197429-10-git-send-email-john.garry@huawei.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10267619/mbox/"
   >mbox</a>
|
   <a href="/patch/10267619/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10267619/">/patch/10267619/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	D31D86016D for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu,  8 Mar 2018 11:00:50 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id C2F0F29899
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu,  8 Mar 2018 11:00:50 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id B76882989B; Thu,  8 Mar 2018 11:00:50 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 2AD5129899
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu,  8 Mar 2018 11:00:50 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S966230AbeCHLAp (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Thu, 8 Mar 2018 06:00:45 -0500
Received: from szxga06-in.huawei.com ([45.249.212.32]:60439 &quot;EHLO huawei.com&quot;
	rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP
	id S934902AbeCHK7s (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Thu, 8 Mar 2018 05:59:48 -0500
Received: from DGGEMS411-HUB.china.huawei.com (unknown [172.30.72.60])
	by Forcepoint Email with ESMTP id EB5A5869C990C;
	Thu,  8 Mar 2018 18:59:35 +0800 (CST)
Received: from localhost.localdomain (10.67.212.75) by
	DGGEMS411-HUB.china.huawei.com (10.3.19.211) with Microsoft SMTP
	Server id 14.3.361.1; Thu, 8 Mar 2018 18:59:27 +0800
From: John Garry &lt;john.garry@huawei.com&gt;
To: &lt;jolsa@redhat.com&gt;, &lt;ak@linux.intel.com&gt;, &lt;peterz@infradead.org&gt;,
	&lt;mingo@redhat.com&gt;, &lt;acme@kernel.org&gt;,
	&lt;alexander.shishkin@linux.intel.com&gt;, &lt;namhyung@kernel.org&gt;,
	&lt;wcohen@redhat.com&gt;, &lt;will.deacon@arm.com&gt;,
	&lt;ganapatrao.kulkarni@cavium.com&gt;
CC: &lt;linuxarm@huawei.com&gt;, &lt;linux-kernel@vger.kernel.org&gt;,
	&lt;linux-arm-kernel@lists.infradead.org&gt;,
	&lt;zhangshaokun@hisilicon.com&gt;, &quot;John Garry&quot; &lt;john.garry@huawei.com&gt;
Subject: [PATCH v3 09/11] perf vendor events arm64: fixup ThunderX2 to use
	recommended events
Date: Thu, 8 Mar 2018 18:58:34 +0800
Message-ID: &lt;1520506716-197429-10-git-send-email-john.garry@huawei.com&gt;
X-Mailer: git-send-email 1.9.1
In-Reply-To: &lt;1520506716-197429-1-git-send-email-john.garry@huawei.com&gt;
References: &lt;1520506716-197429-1-git-send-email-john.garry@huawei.com&gt;
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [10.67.212.75]
X-CFilter-Loop: Reflected
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=144401">John Garry</a> - March 8, 2018, 10:58 a.m.</div>
<pre class="content">
This patch fixes the Cavium ThunderX2 JSON to use event definitions
from the ARMv8 recommended events.

Cc: Ganapatrao Kulkarni &lt;ganapatrao.kulkarni@cavium.com&gt;
<span class="signed-off-by">Signed-off-by: John Garry &lt;john.garry@huawei.com&gt;</span>
---
 .../arch/arm64/cavium/thunderx2/core-imp-def.json  | 50 +++++-----------------
 1 file changed, 10 insertions(+), 40 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=175497">Ganapatrao Kulkarni</a> - March 9, 2018, 2:36 p.m.</div>
<pre class="content">
Hi John,

On Thu, Mar 8, 2018 at 4:28 PM, John Garry &lt;john.garry@huawei.com&gt; wrote:
<span class="quote">&gt; This patch fixes the Cavium ThunderX2 JSON to use event definitions</span>
<span class="quote">&gt; from the ARMv8 recommended events.</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; Cc: Ganapatrao Kulkarni &lt;ganapatrao.kulkarni@cavium.com&gt;</span>
<span class="quote">&gt; Signed-off-by: John Garry &lt;john.garry@huawei.com&gt;</span>
<span class="quote">&gt; ---</span>
<span class="quote">&gt;  .../arch/arm64/cavium/thunderx2/core-imp-def.json  | 50 +++++-----------------</span>
<span class="quote">&gt;  1 file changed, 10 insertions(+), 40 deletions(-)</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; diff --git a/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json b/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json</span>
<span class="quote">&gt; index 2db45c4..bc03c06 100644</span>
<span class="quote">&gt; --- a/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json</span>
<span class="quote">&gt; +++ b/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json</span>
<span class="quote">&gt; @@ -1,62 +1,32 @@</span>
<span class="quote">&gt;  [</span>
<span class="quote">&gt;      {</span>
<span class="quote">&gt; -        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data cache access, read&quot;,</span>
<span class="quote">&gt; -        &quot;EventCode&quot;: &quot;0x40&quot;,</span>
<span class="quote">&gt; -        &quot;EventName&quot;: &quot;l1d_cache_rd&quot;,</span>
<span class="quote">&gt; -        &quot;BriefDescription&quot;: &quot;L1D cache read&quot;,</span>
<span class="quote">&gt; +        &quot;ArchStdEvent&quot;: &quot;L1D_CACHE_RD&quot;,</span>
<span class="quote">&gt;      },</span>
<span class="quote">&gt;      {</span>
<span class="quote">&gt; -        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data cache access, write &quot;,</span>
<span class="quote">&gt; -        &quot;EventCode&quot;: &quot;0x41&quot;,</span>
<span class="quote">&gt; -        &quot;EventName&quot;: &quot;l1d_cache_wr&quot;,</span>
<span class="quote">&gt; -        &quot;BriefDescription&quot;: &quot;L1D cache write&quot;,</span>
<span class="quote">&gt; +        &quot;ArchStdEvent&quot;: &quot;L1D_CACHE_WR&quot;,</span>
<span class="quote">&gt;      },</span>
<span class="quote">&gt;      {</span>
<span class="quote">&gt; -        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data cache refill, read&quot;,</span>
<span class="quote">&gt; -        &quot;EventCode&quot;: &quot;0x42&quot;,</span>
<span class="quote">&gt; -        &quot;EventName&quot;: &quot;l1d_cache_refill_rd&quot;,</span>
<span class="quote">&gt; -        &quot;BriefDescription&quot;: &quot;L1D cache refill read&quot;,</span>
<span class="quote">&gt; +        &quot;ArchStdEvent&quot;: &quot;L1D_CACHE_REFILL_RD&quot;,</span>
<span class="quote">&gt;      },</span>
<span class="quote">&gt;      {</span>
<span class="quote">&gt; -        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data cache refill, write&quot;,</span>
<span class="quote">&gt; -        &quot;EventCode&quot;: &quot;0x43&quot;,</span>
<span class="quote">&gt; -        &quot;EventName&quot;: &quot;l1d_cache_refill_wr&quot;,</span>
<span class="quote">&gt; -        &quot;BriefDescription&quot;: &quot;L1D refill write&quot;,</span>
<span class="quote">&gt; +        &quot;ArchStdEvent&quot;: &quot;L1D_CACHE_REFILL_WR&quot;,</span>
<span class="quote">&gt;      },</span>
<span class="quote">&gt;      {</span>
<span class="quote">&gt; -        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data TLB refill, read&quot;,</span>
<span class="quote">&gt; -        &quot;EventCode&quot;: &quot;0x4C&quot;,</span>
<span class="quote">&gt; -        &quot;EventName&quot;: &quot;l1d_tlb_refill_rd&quot;,</span>
<span class="quote">&gt; -        &quot;BriefDescription&quot;: &quot;L1D tlb refill read&quot;,</span>
<span class="quote">&gt; +        &quot;ArchStdEvent&quot;: &quot;L1D_TLB_REFILL_RD&quot;,</span>
<span class="quote">&gt;      },</span>
<span class="quote">&gt;      {</span>
<span class="quote">&gt; -        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data TLB refill, write&quot;,</span>
<span class="quote">&gt; -        &quot;EventCode&quot;: &quot;0x4D&quot;,</span>
<span class="quote">&gt; -        &quot;EventName&quot;: &quot;l1d_tlb_refill_wr&quot;,</span>
<span class="quote">&gt; -        &quot;BriefDescription&quot;: &quot;L1D tlb refill write&quot;,</span>
<span class="quote">&gt; +        &quot;ArchStdEvent&quot;: &quot;L1D_TLB_REFILL_WR&quot;,</span>
<span class="quote">&gt;      },</span>
<span class="quote">&gt;      {</span>
<span class="quote">&gt; -        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data or unified TLB access, read&quot;,</span>
<span class="quote">&gt; -        &quot;EventCode&quot;: &quot;0x4E&quot;,</span>
<span class="quote">&gt; -        &quot;EventName&quot;: &quot;l1d_tlb_rd&quot;,</span>
<span class="quote">&gt; -        &quot;BriefDescription&quot;: &quot;L1D tlb read&quot;,</span>
<span class="quote">&gt; +        &quot;ArchStdEvent&quot;: &quot;L1D_TLB_RD&quot;,</span>
<span class="quote">&gt;      },</span>
<span class="quote">&gt;      {</span>
<span class="quote">&gt; -        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data or unified TLB access, write&quot;,</span>
<span class="quote">&gt; -        &quot;EventCode&quot;: &quot;0x4F&quot;,</span>
<span class="quote">&gt; -        &quot;EventName&quot;: &quot;l1d_tlb_wr&quot;,</span>
<span class="quote">&gt; -        &quot;BriefDescription&quot;: &quot;L1D tlb write&quot;,</span>
<span class="quote">&gt; +        &quot;ArchStdEvent&quot;: &quot;L1D_TLB_WR&quot;,</span>
<span class="quote">&gt;      },</span>
<span class="quote">&gt;      {</span>
<span class="quote">&gt; -        &quot;PublicDescription&quot;: &quot;Bus access read&quot;,</span>
<span class="quote">&gt; -        &quot;EventCode&quot;: &quot;0x60&quot;,</span>
<span class="quote">&gt; -        &quot;EventName&quot;: &quot;bus_access_rd&quot;,</span>
<span class="quote">&gt; -        &quot;BriefDescription&quot;: &quot;Bus access read&quot;,</span>
<span class="quote">&gt; +        &quot;ArchStdEvent&quot;: &quot;BUS_ACCESS_RD&quot;,</span>
<span class="quote">&gt;     },</span>
<span class="quote">&gt;     {</span>
<span class="quote">&gt; -        &quot;PublicDescription&quot;: &quot;Bus access write&quot;,</span>
<span class="quote">&gt; -        &quot;EventCode&quot;: &quot;0x61&quot;,</span>
<span class="quote">&gt; -        &quot;EventName&quot;: &quot;bus_access_wr&quot;,</span>
<span class="quote">&gt; -        &quot;BriefDescription&quot;: &quot;Bus access write&quot;,</span>
<span class="quote">&gt; +        &quot;ArchStdEvent&quot;: &quot;BUS_ACCESS_WR&quot;,</span>
<span class="quote">&gt;     }</span>
<span class="quote">&gt;  ]</span>

This patch looks ok to me.
i have tried on thunderx2 for few events and it is working fine.
<span class="tested-by">
Tested-by: Ganapatrao Kulkarni &lt;ganapatrao.kulkarni@cavium.com&gt;</span>
<span class="quote">
&gt; --</span>
<span class="quote">&gt; 1.9.1</span>
<span class="quote">&gt;</span>

thanks
Ganapat
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json b/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json</span>
<span class="p_header">index 2db45c4..bc03c06 100644</span>
<span class="p_header">--- a/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json</span>
<span class="p_header">+++ b/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json</span>
<span class="p_chunk">@@ -1,62 +1,32 @@</span> <span class="p_context"></span>
 [
     {
<span class="p_del">-        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data cache access, read&quot;,</span>
<span class="p_del">-        &quot;EventCode&quot;: &quot;0x40&quot;,</span>
<span class="p_del">-        &quot;EventName&quot;: &quot;l1d_cache_rd&quot;,</span>
<span class="p_del">-        &quot;BriefDescription&quot;: &quot;L1D cache read&quot;,</span>
<span class="p_add">+        &quot;ArchStdEvent&quot;: &quot;L1D_CACHE_RD&quot;,</span>
     },
     {
<span class="p_del">-        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data cache access, write &quot;,</span>
<span class="p_del">-        &quot;EventCode&quot;: &quot;0x41&quot;,</span>
<span class="p_del">-        &quot;EventName&quot;: &quot;l1d_cache_wr&quot;,</span>
<span class="p_del">-        &quot;BriefDescription&quot;: &quot;L1D cache write&quot;,</span>
<span class="p_add">+        &quot;ArchStdEvent&quot;: &quot;L1D_CACHE_WR&quot;,</span>
     },
     {
<span class="p_del">-        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data cache refill, read&quot;,</span>
<span class="p_del">-        &quot;EventCode&quot;: &quot;0x42&quot;,</span>
<span class="p_del">-        &quot;EventName&quot;: &quot;l1d_cache_refill_rd&quot;,</span>
<span class="p_del">-        &quot;BriefDescription&quot;: &quot;L1D cache refill read&quot;,</span>
<span class="p_add">+        &quot;ArchStdEvent&quot;: &quot;L1D_CACHE_REFILL_RD&quot;,</span>
     },
     {
<span class="p_del">-        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data cache refill, write&quot;,</span>
<span class="p_del">-        &quot;EventCode&quot;: &quot;0x43&quot;,</span>
<span class="p_del">-        &quot;EventName&quot;: &quot;l1d_cache_refill_wr&quot;,</span>
<span class="p_del">-        &quot;BriefDescription&quot;: &quot;L1D refill write&quot;,</span>
<span class="p_add">+        &quot;ArchStdEvent&quot;: &quot;L1D_CACHE_REFILL_WR&quot;,</span>
     },
     {
<span class="p_del">-        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data TLB refill, read&quot;,</span>
<span class="p_del">-        &quot;EventCode&quot;: &quot;0x4C&quot;,</span>
<span class="p_del">-        &quot;EventName&quot;: &quot;l1d_tlb_refill_rd&quot;,</span>
<span class="p_del">-        &quot;BriefDescription&quot;: &quot;L1D tlb refill read&quot;,</span>
<span class="p_add">+        &quot;ArchStdEvent&quot;: &quot;L1D_TLB_REFILL_RD&quot;,</span>
     },
     {
<span class="p_del">-        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data TLB refill, write&quot;,</span>
<span class="p_del">-        &quot;EventCode&quot;: &quot;0x4D&quot;,</span>
<span class="p_del">-        &quot;EventName&quot;: &quot;l1d_tlb_refill_wr&quot;,</span>
<span class="p_del">-        &quot;BriefDescription&quot;: &quot;L1D tlb refill write&quot;,</span>
<span class="p_add">+        &quot;ArchStdEvent&quot;: &quot;L1D_TLB_REFILL_WR&quot;,</span>
     },
     {
<span class="p_del">-        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data or unified TLB access, read&quot;,</span>
<span class="p_del">-        &quot;EventCode&quot;: &quot;0x4E&quot;,</span>
<span class="p_del">-        &quot;EventName&quot;: &quot;l1d_tlb_rd&quot;,</span>
<span class="p_del">-        &quot;BriefDescription&quot;: &quot;L1D tlb read&quot;,</span>
<span class="p_add">+        &quot;ArchStdEvent&quot;: &quot;L1D_TLB_RD&quot;,</span>
     },
     {
<span class="p_del">-        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data or unified TLB access, write&quot;,</span>
<span class="p_del">-        &quot;EventCode&quot;: &quot;0x4F&quot;,</span>
<span class="p_del">-        &quot;EventName&quot;: &quot;l1d_tlb_wr&quot;,</span>
<span class="p_del">-        &quot;BriefDescription&quot;: &quot;L1D tlb write&quot;,</span>
<span class="p_add">+        &quot;ArchStdEvent&quot;: &quot;L1D_TLB_WR&quot;,</span>
     },
     {
<span class="p_del">-        &quot;PublicDescription&quot;: &quot;Bus access read&quot;,</span>
<span class="p_del">-        &quot;EventCode&quot;: &quot;0x60&quot;,</span>
<span class="p_del">-        &quot;EventName&quot;: &quot;bus_access_rd&quot;,</span>
<span class="p_del">-        &quot;BriefDescription&quot;: &quot;Bus access read&quot;,</span>
<span class="p_add">+        &quot;ArchStdEvent&quot;: &quot;BUS_ACCESS_RD&quot;,</span>
    },
    {
<span class="p_del">-        &quot;PublicDescription&quot;: &quot;Bus access write&quot;,</span>
<span class="p_del">-        &quot;EventCode&quot;: &quot;0x61&quot;,</span>
<span class="p_del">-        &quot;EventName&quot;: &quot;bus_access_wr&quot;,</span>
<span class="p_del">-        &quot;BriefDescription&quot;: &quot;Bus access write&quot;,</span>
<span class="p_add">+        &quot;ArchStdEvent&quot;: &quot;BUS_ACCESS_WR&quot;,</span>
    }
 ]

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



