"('stand-alone', 'logic area')","[['stand-alone', 'logic area']]"
"('AMBER_TEST_NAME', 'BOOT_MEM_FILE', 'RAM', 'Ethmac Test')","[['RAM', 'AMBER_TEST_NAME', 'Ethmac Test'], ['AMBER_TEST_NAME', 'Ethmac Test'], ['BOOT_MEM_FILE', 'Ethmac Test'], ['AMBER_TEST_NAME', 'Ethmac Test', 'BOOT_MEM_FILE']]"
"('wrappers', 'models', 'generic', 'normally')","[['models', 'wrappers'], ['normally', 'wrappers'], ['generic', 'wrappers'], ['generic', 'wrappers', 'models'], ['generic', 'wrappers', 'normally'], ['models', 'wrappers', 'normally']]"
"(""'B'"", 'a25_decompile.v', '/ index', 'Register', 'Scaled', 'Testbench', 'hw/vlog/xs6_ddr3')","[['hw/vlog/xs6_ddr3', 'Scaled'], ['Testbench', 'Scaled'], ['a25_decompile.v', 'Scaled'], [""'B'"", '/ index', 'Register'], ['/ index', 'Register', 'a25_decompile.v'], ['Register', 'hw/vlog/xs6_ddr3', 'Scaled'], ['Register', 'Testbench', 'Scaled'], ['Register', 'a25_decompile.v', 'Scaled'], ['Testbench', 'Scaled', 'a25_decompile.v'], ['Testbench', 'Scaled', 'hw/vlog/xs6_ddr3'], ['a25_decompile.v', 'Scaled', 'hw/vlog/xs6_ddr3']]"
"('co-processor', 'cache_flush', 'Tests', 'flow2')","[['co-processor', 'flow2'], ['co-processor', 'cache_flush'], ['Tests', 'flow2'], ['Tests', 'cache_flush'], ['Tests', 'cache_flush', 'co-processor']]"
"('subsystem', 'worst', 'dense', 'check', 'cope')","[['dense', 'check', 'worst'], ['check', 'worst'], ['cope', 'check', 'worst'], ['subsystem', 'dense', 'check'], ['cope', 'check', 'dense']]"
"('write_data', '-Amber')","[['write_data', '-Amber']]"
"('GNU Download', 'Xilinx iMPACT', 'Several', 'HyperTerminal screen,', 'Sourcery GNU Download')","[['Several', 'HyperTerminal screen,'], ['Xilinx iMPACT', 'Several', 'HyperTerminal screen,'], ['GNU Download', 'Several', 'HyperTerminal screen,'], ['Sourcery GNU Download', 'HyperTerminal screen,'], ['GNU Download', 'Several', 'Xilinx iMPACT'], ['Several', 'HyperTerminal screen,', 'Sourcery GNU Download']]"
"('Booth algorithm',)",[['Booth algorithm']]
"('MAC Verilog', 'reproduced', 'controls', 'One', 'MAC Verilog source', 'Ethernet MAC Verilog')","[['reproduced', 'Ethernet MAC Verilog'], ['One', 'reproduced', 'Ethernet MAC Verilog'], ['controls', 'MAC Verilog', 'reproduced'], ['MAC Verilog', 'reproduced', 'Ethernet MAC Verilog'], ['MAC Verilog source', 'reproduced', 'Ethernet MAC Verilog'], ['MAC Verilog', 'reproduced', 'MAC Verilog source'], ['MAC Verilog', 'reproduced', 'One'], ['MAC Verilog source', 'reproduced', 'One']]"
"('generation', 'generation logic', 'PLL', 'reset generation', 'Instantiates')","[['Instantiates', 'generation', 'generation logic'], ['generation', 'generation logic'], ['PLL', 'generation logic'], ['reset generation', 'PLL', 'generation logic'], ['PLL', 'generation logic', 'generation']]"
"('destination', 'List', 'XORing', 'cdp', 'Address', 'destination register')","[['destination', 'List'], ['cdp', 'destination', 'List'], ['XORing', 'List'], ['Address', 'destination', 'List'], ['destination register', 'destination', 'List'], ['Address', 'destination', 'cdp'], ['Address', 'destination', 'destination register'], ['cdp', 'destination', 'destination register'], ['XORing', 'List', 'destination']]"
"('test_module.v',)",[['test_module.v']]
"('GNU Lesser', 'Lesser General Public', 'Lesser General', 'GNU Lesser General Public', 'v2.1')","[['v2.1', 'GNU Lesser'], ['Lesser General', 'v2.1', 'GNU Lesser'], ['Lesser General Public', 'v2.1', 'GNU Lesser'], ['GNU Lesser General Public', 'GNU Lesser'], ['GNU Lesser General Public', 'GNU Lesser', 'v2.1'], ['Lesser General', 'v2.1', 'Lesser General Public']]"
"('Scaled register', 'Coregen')","[['Coregen', 'Scaled register']]"
"('Supervisor', 'Fast', 'Add', 'Abort', 'fetch memory', 'Prefetch')","[['Add', 'fetch memory'], ['Abort', 'fetch memory'], ['Supervisor', 'Prefetch', 'Add'], ['Prefetch', 'Add', 'fetch memory'], ['Fast', 'fetch memory'], ['Abort', 'fetch memory', 'Add'], ['Abort', 'fetch memory', 'Fast'], ['Add', 'fetch memory', 'Fast']]"
"('tests', 'area co-processor', 'co-processor function')","[['tests', 'co-processor function'], ['area co-processor', 'tests', 'co-processor function']]"
"('eor', 'Conditi', 'ne', 'Condition flag')","[['ne', 'Condition flag'], ['Conditi', 'Condition flag'], ['eor', 'Condition flag'], ['Conditi', 'Condition flag', 'eor'], ['Conditi', 'Condition flag', 'ne'], ['eor', 'Condition flag', 'ne']]"
"('50000', 'bones', 'part', 'Linux file system', 'incorporated')","[['50000', 'part'], ['incorporated', 'Linux file system', '50000'], ['Linux file system', '50000', 'part'], ['bones', 'part'], ['50000', 'part', 'bones']]"
"('borrow', 'subtracts', 'stalls')","[['subtracts', 'stalls'], ['borrow', 'stalls'], ['borrow', 'stalls', 'subtracts']]"
"('leftmost', 'Right')","[['Right', 'leftmost']]"
"('source', 'example', 'Booth')","[['example', 'Booth'], ['source', 'example', 'Booth']]"
"('convert', 'Amber Boot', ""It's"", 'Loader v20110117211518', 'apply', 'Amber Boot Loader')","[['convert', 'Amber Boot'], ['apply', 'convert', 'Amber Boot'], [""It's"", 'convert', 'Amber Boot'], ['Loader v20110117211518', 'convert', 'Amber Boot'], ['Amber Boot Loader', 'convert', 'Amber Boot'], ['Amber Boot Loader', 'convert', ""It's""], ['Amber Boot Loader', 'convert', 'Loader v20110117211518'], ['Amber Boot Loader', 'convert', 'apply'], [""It's"", 'convert', 'Loader v20110117211518'], [""It's"", 'convert', 'apply'], ['Loader v20110117211518', 'convert', 'apply']]"
"('Veritak Verilog', 'Veritak Verilog simulator')","[['Veritak Verilog', 'Veritak Verilog simulator']]"
"('Type', 'SVC', 'mrc')","[['Type', 'mrc'], ['SVC', 'mrc'], ['SVC', 'mrc', 'Type']]"
"('need', 'made', 'chain')","[['chain', 'made'], ['need', 'made'], ['chain', 'made', 'need']]"
"('creates', 'ignored', 'parameter', 'come')","[['come', 'ignored', 'creates'], ['ignored', 'creates'], ['parameter', 'ignored', 'creates'], ['come', 'ignored', 'parameter']]"
"('whether', 'Amber system synthesis', 'results', 'Depending')","[['Depending', 'whether', 'Amber system synthesis'], ['whether', 'Amber system synthesis'], ['results', 'Depending', 'whether']]"
"('utilisation', 'column', 'Amber system,')","[['utilisation', 'column'], ['Amber system,', 'utilisation', 'column']]"
"('store sequence', 'Starts', '135', 'found', 'supervisor mode,', 'load store')","[['Starts', 'found', '135'], ['found', '135'], ['load store', 'Starts', 'found'], ['supervisor mode,', 'found', '135'], ['store sequence', 'Starts', 'found'], ['Starts', 'found', 'supervisor mode,'], ['load store', 'Starts', 'store sequence']]"
"('doc', 'a23_wishbone.v', 'used', 'i_system_rdy')","[['doc', 'used'], ['i_system_rdy', 'doc', 'used'], ['a23_wishbone.v', 'doc', 'used'], ['a23_wishbone.v', 'doc', 'i_system_rdy']]"
"('locate', 'elements', 'file hw-tests.log', 'look')","[['look', 'locate'], ['elements', 'locate'], ['file hw-tests.log', 'locate'], ['elements', 'locate', 'file hw-tests.log'], ['elements', 'locate', 'look'], ['file hw-tests.log', 'locate', 'look']]"
"('supervisor mode', 'adc instruction', 'supervisor')","[['supervisor', 'adc instruction'], ['supervisor mode', 'supervisor', 'adc instruction']]"
"('cs', 'shifts', 'negative')","[['negative', 'cs'], ['shifts', 'negative', 'cs']]"
"('W21 Indicates', '39', 'Indicates')","[['Indicates', 'W21 Indicates'], ['39', 'W21 Indicates'], ['39', 'W21 Indicates', 'Indicates']]"
"('Size', 'Specifically', 'writing')","[['writing', 'Specifically'], ['Size', 'writing', 'Specifically']]"
"('develop', 'longer', 'language', 'basis')","[['basis', 'language'], ['longer', 'basis', 'language'], ['develop', 'language'], ['basis', 'language', 'develop']]"
"('require', 'involving', 'except', 'occurs', 'good')","[['involving', 'occurs'], ['require', 'involving', 'occurs'], ['except', 'occurs'], ['good', 'occurs'], ['except', 'occurs', 'good'], ['except', 'occurs', 'involving'], ['good', 'occurs', 'involving']]"
"('276104', 'u printf')","[['276104', 'u printf']]"
"('subs',)",[['subs']]
"('provide',)",[['provide']]
"('subtractions',)",[['subtractions']]
"('Public', 'General')","[['Public', 'General']]"
"('Project', ""Project'"", 'r7', 'ext2')","[['ext2', ""Project'"", 'Project'], [""Project'"", 'Project'], ['r7', 'Project'], [""Project'"", 'Project', 'r7']]"
"('output file', 'memory access', 'VCD dump', 'memory image', 'dump')","[['dump', 'output file'], ['memory image', 'dump', 'output file'], ['VCD dump', 'output file'], ['memory access', 'VCD dump', 'output file'], ['VCD dump', 'output file', 'dump']]"
"('multiplicand', 'let')","[['multiplicand', 'let']]"
"('text', 'sent')","[['sent', 'text']]"
"('Interrupts', 'b_in', 'a_in')","[['b_in', 'Interrupts'], ['a_in', 'Interrupts'], ['a_in', 'Interrupts', 'b_in']]"
"('useful', 'calls')","[['calls', 'useful']]"
"('kernel image', ""'mov pc,"", ""lr'"", ""'mov"", 'converts', 'Linux simulation', 'usage', 'example usage', 'bx')","[[""'mov"", 'example usage', ""lr'""], ['example usage', ""lr'"", 'usage'], ['converts', 'Linux simulation', 'kernel image'], ['Linux simulation', 'kernel image'], [""lr'"", 'usage', 'bx'], ['usage', 'bx', 'kernel image'], ['bx', 'kernel image'], [""'mov pc,"", 'bx', 'kernel image'], ['Linux simulation', 'kernel image', 'bx'], [""'mov pc,"", 'bx', 'usage']]"
"('Lines', '28', 'per')","[['Lines', '28'], ['per', 'Lines', '28']]"
"('r4', 'amber core', 'i_firq')","[['i_firq', 'amber core'], ['r4', 'i_firq', 'amber core']]"
"('routing', 'prints', 'designed', 'terminates', 'turns', '00000011', 'continues', 'understands', '429', 'define', 'looks', 'control register', 'fatal', '432', '426')","[['designed', 'continues', 'terminates'], ['continues', 'terminates', '426'], ['prints', 'control register'], ['routing', 'control register'], ['understands', 'control register'], ['turns', 'control register'], ['fatal', '426', 'control register'], ['426', 'control register'], ['terminates', '426', 'control register'], ['define', 'routing', 'control register'], ['429', 'control register'], ['432', 'control register'], ['00000011', 'control register'], ['looks', 'control register'], ['00000011', 'control register', '426'], ['00000011', 'control register', '429'], ['00000011', 'control register', '432'], ['00000011', 'control register', 'looks'], ['00000011', 'control register', 'prints'], ['00000011', 'control register', 'routing'], ['00000011', 'control register', 'turns'], ['00000011', 'control register', 'understands'], ['426', 'control register', '429'], ['426', 'control register', '432'], ['426', 'control register', 'looks'], ['426', 'control register', 'prints'], ['426', 'control register', 'routing'], ['426', 'control register', 'turns'], ['426', 'control register', 'understands'], ['429', 'control register', '432'], ['429', 'control register', 'looks'], ['429', 'control register', 'prints'], ['429', 'control register', 'routing'], ['429', 'control register', 'turns'], ['429', 'control register', 'understands'], ['432', 'control register', 'looks'], ['432', 'control register', 'prints'], ['432', 'control register', 'routing'], ['432', 'control register', 'turns'], ['432', 'control register', 'understands'], ['looks', 'control register', 'prints'], ['looks', 'control register', 'routing'], ['looks', 'control register', 'turns'], ['looks', 'control register', 'understands'], ['prints', 'control register', 'routing'], ['prints', 'control register', 'turns'], ['prints', 'control register', 'understands'], ['routing', 'control register', 'turns'], ['routing', 'control register', 'understands'], ['turns', 'control register', 'understands'], ['fatal', '426', 'terminates']]"
"('swpb', 'CP Opcode', 'immed_24', 'module structure')","[['immed_24', 'module structure'], ['swpb', 'module structure'], ['CP Opcode', 'module structure'], ['CP Opcode', 'module structure', 'immed_24'], ['CP Opcode', 'module structure', 'swpb'], ['immed_24', 'module structure', 'swpb']]"
"('produces', 'format', 'holds', '78')","[['format', 'produces'], ['78', 'format', 'produces'], ['holds', 'produces'], ['format', 'produces', 'holds']]"
"('parameters', 'Clock')","[['Clock', 'parameters']]"
"('Relative', 'conditional')","[['conditional', 'Relative']]"
"('agrees', '4.2')","[['agrees', '4.2']]"
"('ramdisk', 'MAC module', 'run', 'r10', 'r11')","[['run', 'r10', 'r11'], ['r10', 'ramdisk', 'MAC module'], ['r10', 'r11', 'MAC module'], ['ramdisk', 'MAC module'], ['r11', 'MAC module'], ['r11', 'MAC module', 'ramdisk']]"
"('simple algorithm', 'irq_stm')","[['irq_stm', 'simple algorithm']]"
"('XOR', 'r8')","[['XOR', 'r8']]"
"('application', 'makefile')","[['application', 'makefile']]"
"('loopback', 'A25', 'loopback mode')","[['loopback', 'A25'], ['loopback mode', 'A25'], ['loopback', 'A25', 'loopback mode']]"
"('transfer', 'base register')","[['transfer', 'base register']]"
"('bl', 'tst r2,', 'bicne r2,')","[['bl', 'bicne r2,'], ['tst r2,', 'bl', 'bicne r2,']]"
"('Instruction', '1.2')","[['1.2', 'Instruction']]"
"('overflow', 'Ascending')","[['Ascending', 'overflow']]"
"(""core's"", 'stalled')","[[""core's"", 'stalled']]"
"('perform', 'finish')","[['perform', 'finish']]"
"('defined',)",[['defined']]
"('semaphores', 'r2', 'Writable', 'Data Abort', 'Words', 'User Writable', 'original')","[['Words', 'semaphores', 'User Writable'], ['semaphores', 'Data Abort'], ['semaphores', 'User Writable'], ['original', 'semaphores', 'User Writable'], ['r2', 'Words', 'semaphores'], ['Writable', 'semaphores', 'User Writable'], ['Words', 'semaphores', 'Writable'], ['Words', 'semaphores', 'original'], ['Writable', 'semaphores', 'original']]"
"('81', '134')","[['134', '81']]"
"('undefined', 'point', 'unsupported', 'point unit', 'Undefined Instruction', 'floating')","[['floating', 'undefined', 'point'], ['undefined', 'point', 'Undefined Instruction'], ['point', 'Undefined Instruction'], ['unsupported', 'Undefined Instruction'], ['point unit', 'Undefined Instruction'], ['point', 'Undefined Instruction', 'point unit'], ['point', 'Undefined Instruction', 'unsupported'], ['point unit', 'Undefined Instruction', 'unsupported']]"
"('user mode,', '-r14')","[['-r14', 'user mode,']]"
"('etc',)",[['etc']]
"('18', '-ALU Structure', '-ALU')","[['-ALU', '-ALU Structure'], ['18', '-ALU Structure'], ['-ALU', '-ALU Structure', '18']]"
"('Dabs', 'RISC Machine Family Data', 'description')","[['description', 'Dabs'], ['RISC Machine Family Data', 'description', 'Dabs']]"
"('32768', 'r0 register,')","[['32768', 'r0 register,']]"
"('generated', 'full', 'Holds', 'scripts')","[['scripts', 'full'], ['Holds', 'full'], ['generated', 'scripts', 'full'], ['Holds', 'full', 'scripts']]"
"('Drop', 'least', 'significant', 'equal')","[['equal', 'least', 'significant'], ['least', 'significant'], ['Drop', 'significant'], ['Drop', 'significant', 'least']]"
"('actual', 'ensure', 'waves', 'occurring', 'Compiles', 'latest')","[['ensure', 'actual'], ['Compiles', 'actual'], ['latest', 'actual'], ['occurring', 'ensure', 'actual'], ['waves', 'actual'], ['Compiles', 'actual', 'ensure'], ['Compiles', 'actual', 'latest'], ['Compiles', 'actual', 'waves'], ['ensure', 'actual', 'latest'], ['ensure', 'actual', 'waves'], ['latest', 'actual', 'waves']]"
"('make',)",[['make']]
"('jump', 'different', 'interaction', 'main loop', 'interactions', 'enabled', 'times', 'machine', 'repeated', 'time', 'loop multiple')","[['enabled', 'jump', 'times'], ['jump', 'times', 'interaction'], ['time', 'machine'], ['different', 'jump', 'times'], ['times', 'interaction', 'machine'], ['interactions', 'enabled', 'jump'], ['interaction', 'machine'], ['repeated', 'enabled', 'jump'], ['main loop', 'machine'], ['loop multiple', 'machine'], ['different', 'jump', 'enabled'], ['interaction', 'machine', 'loop multiple'], ['interaction', 'machine', 'main loop'], ['interaction', 'machine', 'time'], ['loop multiple', 'machine', 'main loop'], ['loop multiple', 'machine', 'time'], ['main loop', 'machine', 'time'], ['interactions', 'enabled', 'repeated']]"
"('library work', 'already', 'modelsim', 'modelsim library', 'vlib')","[['already', 'library work'], ['vlib', 'library work'], ['modelsim', 'vlib', 'library work'], ['modelsim library', 'vlib', 'library work'], ['already', 'library work', 'vlib'], ['modelsim', 'vlib', 'modelsim library']]"
"('run Linux,', 'Save', 'Link')","[['Save', 'run Linux,'], ['Link', 'run Linux,'], ['Link', 'run Linux,', 'Save']]"
"('stages', 'adder', 'important')","[['stages', 'adder', 'important'], ['adder', 'important']]"
"('-o elfsplitter.o', '-o xmodem.o', 'xmodem.o xmodem.c', 'crc16.o crc16.c', 'elfsplitter.o elfsplitter.c', '-o crc16.o', '2011')","[['2011', 'elfsplitter.o elfsplitter.c'], ['-o crc16.o', '2011', 'elfsplitter.o elfsplitter.c'], ['xmodem.o xmodem.c', '2011', 'elfsplitter.o elfsplitter.c'], ['crc16.o crc16.c', '2011', 'elfsplitter.o elfsplitter.c'], ['-o elfsplitter.o', '2011', 'elfsplitter.o elfsplitter.c'], ['-o xmodem.o', '2011', 'elfsplitter.o elfsplitter.c'], ['-o crc16.o', '2011', '-o elfsplitter.o'], ['-o crc16.o', '2011', '-o xmodem.o'], ['-o crc16.o', '2011', 'crc16.o crc16.c'], ['-o crc16.o', '2011', 'xmodem.o xmodem.c'], ['-o elfsplitter.o', '2011', '-o xmodem.o'], ['-o elfsplitter.o', '2011', 'crc16.o crc16.c'], ['-o elfsplitter.o', '2011', 'xmodem.o xmodem.c'], ['-o xmodem.o', '2011', 'crc16.o crc16.c'], ['-o xmodem.o', '2011', 'xmodem.o xmodem.c'], ['crc16.o crc16.c', '2011', 'xmodem.o xmodem.c']]"
"('package', 'easiest way', 'GNU tool', 'tool chain', 'Sourcery', 'page')","[['Sourcery', 'tool chain', 'page'], ['tool chain', 'page', 'easiest way'], ['package', 'easiest way'], ['page', 'easiest way'], ['GNU tool', 'page', 'easiest way'], ['package', 'easiest way', 'page'], ['GNU tool', 'page', 'tool chain']]"
"('19',)",[['19']]
"('IRQ vector', 'IRQ mode', 'end', 'synthesis process', 'request', 'Execute stage', 'project documentation', 'IRQ address')","[['end', 'request'], ['synthesis process', 'IRQ vector', 'request'], ['IRQ vector', 'request'], ['project documentation', 'IRQ vector', 'request'], ['IRQ address', 'request'], ['IRQ mode', 'request'], ['Execute stage', 'end', 'request'], ['project documentation', 'IRQ vector', 'synthesis process'], ['IRQ address', 'request', 'IRQ mode'], ['IRQ address', 'request', 'IRQ vector'], ['IRQ address', 'request', 'end'], ['IRQ mode', 'request', 'IRQ vector'], ['IRQ mode', 'request', 'end'], ['IRQ vector', 'request', 'end']]"
"('waveform', 'sys_clk', 'gtkwave', 'link', 'bug', 'sim')","[['link', 'bug'], ['sim', 'bug'], ['waveform', 'bug'], ['gtkwave', 'link', 'bug'], ['sys_clk', 'link', 'bug'], ['gtkwave', 'link', 'sys_clk'], ['link', 'bug', 'sim'], ['link', 'bug', 'waveform'], ['sim', 'bug', 'waveform']]"
"('lsl', 'A23')","[['lsl', 'A23']]"
"('number', 'synthesizing', 'relative', 'critical', 'uses', 'usually', 'considers')","[['usually', 'number', 'critical'], ['number', 'critical', 'considers'], ['relative', 'usually', 'number'], ['considers', 'uses'], ['critical', 'considers', 'uses'], ['synthesizing', 'uses'], ['considers', 'uses', 'synthesizing']]"
"('12',)",[['12']]
"('-mno-thumb-interwork -ffreestanding', 'xmodem.o', '-march=armv2a -mno-thumb-interwork', 'elfsplitter.o', 'Core Specification May', 'crc16.o')","[['elfsplitter.o', '-mno-thumb-interwork -ffreestanding'], ['crc16.o', '-mno-thumb-interwork -ffreestanding'], ['xmodem.o', '-mno-thumb-interwork -ffreestanding'], ['-march=armv2a -mno-thumb-interwork', '-mno-thumb-interwork -ffreestanding'], ['Core Specification May', 'crc16.o', '-mno-thumb-interwork -ffreestanding'], ['-march=armv2a -mno-thumb-interwork', '-mno-thumb-interwork -ffreestanding', 'crc16.o'], ['-march=armv2a -mno-thumb-interwork', '-mno-thumb-interwork -ffreestanding', 'elfsplitter.o'], ['-march=armv2a -mno-thumb-interwork', '-mno-thumb-interwork -ffreestanding', 'xmodem.o'], ['crc16.o', '-mno-thumb-interwork -ffreestanding', 'elfsplitter.o'], ['crc16.o', '-mno-thumb-interwork -ffreestanding', 'xmodem.o'], ['elfsplitter.o', '-mno-thumb-interwork -ffreestanding', 'xmodem.o']]"
"('cc', 'lo', 'vs', 'higher')","[['higher', 'vs'], ['lo', 'cc', 'higher'], ['cc', 'higher', 'vs']]"
"('stmia', 'ldmea', 'imm_8', 'stmfd', ""'P'"", 'lmddb', 'ldmfd', 'ldmia', 'ge', 'stmea', 'Offset', 'stmdb', 'rrx', 'Full Ascending')","[['ge', 'Offset'], [""'P'"", 'rrx', 'Full Ascending'], ['rrx', 'Full Ascending', 'stmea'], ['stmfd', 'Offset'], ['ldmea', 'Offset'], ['lmddb', 'Offset'], ['stmdb', 'Offset'], ['stmea', 'Offset'], ['Full Ascending', 'stmfd', 'Offset'], ['Full Ascending', 'stmea', 'Offset'], ['ldmia', 'Offset'], ['stmia', 'Offset'], ['ldmfd', 'Offset'], ['imm_8', 'Offset'], ['ge', 'Offset', 'imm_8'], ['ge', 'Offset', 'ldmea'], ['ge', 'Offset', 'ldmfd'], ['ge', 'Offset', 'ldmia'], ['ge', 'Offset', 'lmddb'], ['ge', 'Offset', 'stmdb'], ['ge', 'Offset', 'stmea'], ['ge', 'Offset', 'stmfd'], ['ge', 'Offset', 'stmia'], ['imm_8', 'Offset', 'ldmea'], ['imm_8', 'Offset', 'ldmfd'], ['imm_8', 'Offset', 'ldmia'], ['imm_8', 'Offset', 'lmddb'], ['imm_8', 'Offset', 'stmdb'], ['imm_8', 'Offset', 'stmea'], ['imm_8', 'Offset', 'stmfd'], ['imm_8', 'Offset', 'stmia'], ['ldmea', 'Offset', 'ldmfd'], ['ldmea', 'Offset', 'ldmia'], ['ldmea', 'Offset', 'lmddb'], ['ldmea', 'Offset', 'stmdb'], ['ldmea', 'Offset', 'stmea'], ['ldmea', 'Offset', 'stmfd'], ['ldmea', 'Offset', 'stmia'], ['ldmfd', 'Offset', 'ldmia'], ['ldmfd', 'Offset', 'lmddb'], ['ldmfd', 'Offset', 'stmdb'], ['ldmfd', 'Offset', 'stmea'], ['ldmfd', 'Offset', 'stmfd'], ['ldmfd', 'Offset', 'stmia'], ['ldmia', 'Offset', 'lmddb'], ['ldmia', 'Offset', 'stmdb'], ['ldmia', 'Offset', 'stmea'], ['ldmia', 'Offset', 'stmfd'], ['ldmia', 'Offset', 'stmia'], ['lmddb', 'Offset', 'stmdb'], ['lmddb', 'Offset', 'stmea'], ['lmddb', 'Offset', 'stmfd'], ['lmddb', 'Offset', 'stmia'], ['stmdb', 'Offset', 'stmea'], ['stmdb', 'Offset', 'stmfd'], ['stmdb', 'Offset', 'stmia'], ['stmea', 'Offset', 'stmfd'], ['stmea', 'Offset', 'stmia'], ['stmfd', 'Offset', 'stmia']]"
"('shifter_operand L24', 'Cache Specification', 'LR U23 =')","[['Cache Specification', 'LR U23 ='], ['shifter_operand L24', 'LR U23 ='], ['Cache Specification', 'LR U23 =', 'shifter_operand L24']]"
"('asr', 'c_in')","[['c_in', 'asr']]"
"('stores', 'located', 'comes', 'operation', '256', 'causes')","[['256', 'operation', 'stores'], ['operation', 'stores'], ['comes', 'operation', 'stores'], ['causes', 'operation', 'stores'], ['located', 'operation', 'stores'], ['256', 'operation', 'causes'], ['256', 'operation', 'comes'], ['256', 'operation', 'located'], ['causes', 'operation', 'comes'], ['causes', 'operation', 'located'], ['comes', 'operation', 'located']]"
"('size column', 'resource utilisation', 'resource')","[['resource', 'size column'], ['resource utilisation', 'resource', 'size column']]"
"('process', 'r8_firq', 'r9', 'sequential', 'Load coprocessor', 'Store multiple')","[['sequential', 'Load coprocessor', 'r8_firq'], ['sequential', 'Store multiple', 'r8_firq'], ['Load coprocessor', 'r9'], ['Load coprocessor', 'r8_firq'], ['Store multiple', 'r9'], ['Store multiple', 'r8_firq'], ['process', 'r9'], ['process', 'r8_firq'], ['Load coprocessor', 'r8_firq', 'Store multiple'], ['Load coprocessor', 'r8_firq', 'process'], ['Store multiple', 'r8_firq', 'process']]"
"('r1', 'mov')","[['mov', 'r1']]"
"('developed', 'modules')","[['modules', 'developed']]"
"('transmit', 'put', 'transmitted')","[['transmit', 'transmitted'], ['put', 'transmitted'], ['put', 'transmitted', 'transmit']]"
"('buses',)",[['buses']]
"('Multiply', 'Little', 'slow', '34')","[['Little', '34'], ['slow', 'Little', '34'], ['Multiply', '34'], ['Little', '34', 'Multiply']]"
"('Start', '10.5')","[['Start', '10.5']]"
"('Address exception', 'equivalence', 'target', '{ Negative,')","[['target', 'equivalence'], ['Address exception', 'target', 'equivalence'], ['{ Negative,', 'target', 'equivalence'], ['Address exception', 'target', '{ Negative,']]"
"('generate', 'Byte address', 'created')","[['created', 'generate', 'Byte address'], ['generate', 'Byte address']]"
"('current', ""Booth's"", 'concatenation')","[['current', ""Booth's""], ['concatenation', ""Booth's""], ['concatenation', ""Booth's"", 'current']]"
"('Amber', 'Amber Core Hardware', 'Core Hardware', 'Amber Core Hardware Verification', 'Core Hardware Verification', 'Core Hardware Verification Tests', 'Verification', 'Amber Core')","[['Amber', 'Amber Core Hardware Verification', 'Core Hardware Verification'], ['Amber Core Hardware Verification', 'Core Hardware Verification', 'Verification'], ['Verification', 'Amber Core'], ['Core Hardware', 'Verification', 'Amber Core'], ['Amber Core Hardware', 'Verification', 'Amber Core'], ['Core Hardware Verification', 'Verification', 'Amber Core'], ['Core Hardware Verification Tests', 'Amber Core Hardware', 'Verification'], ['Amber Core Hardware', 'Verification', 'Core Hardware'], ['Amber Core Hardware', 'Verification', 'Core Hardware Verification'], ['Core Hardware', 'Verification', 'Core Hardware Verification']]"
"('could', '50', 'occur')","[['50', 'occur'], ['could', '50', 'occur']]"
"('catch', 'r3 bicne', 'interrupt function')","[['catch', 'r3 bicne', 'interrupt function'], ['r3 bicne', 'interrupt function']]"
"('Directory', 'Stage', 'add r4,', 'str r1,')","[['Directory', 'str r1,'], ['Directory', 'add r4,'], ['Stage', 'str r1,'], ['Stage', 'add r4,'], ['Directory', 'add r4,', 'Stage']]"
"('implement', 'abort')","[['implement', 'abort']]"
"('default', 'VCO')","[['VCO', 'default']]"
"('a25_shifter.v', 'a23_decompile.v', 'cycle')","[['cycle', 'a25_shifter.v'], ['cycle', 'a23_decompile.v']]"
"('memory initialization', 'Verilog simulator')","[['Verilog simulator', 'memory initialization']]"
"('addressing',)",[['addressing']]
"('v6.5', 'simulator', 'Simulation', 'project', 'simulations', 'SE')","[['Simulation', 'simulator'], ['project', 'SE', 'simulations'], ['SE', 'simulations', 'simulator'], ['simulations', 'simulator'], ['v6.5', 'simulations', 'simulator'], ['Simulation', 'simulator', 'simulations'], ['SE', 'simulations', 'v6.5']]"
"('ldrb', 'ldr_str_pc')","[['ldr_str_pc', 'ldrb']]"
"('read replacement', 'policy', 'Seperate instruction')","[['policy', 'read replacement'], ['Seperate instruction', 'read replacement'], ['Seperate instruction', 'read replacement', 'policy']]"
"('fully', 'therefore')","[['therefore', 'fully']]"
"('using', '136', '41')","[['using', '136'], ['41', 'using', '136']]"
"('set', 'loader')","[['set', 'loader']]"
"('ldmfa', 'stmda', 'ldmda', 'Let', ""'S'"", 'nothing')","[['ldmda', 'nothing'], ['stmda', 'nothing'], [""'S'"", 'ldmda', 'nothing'], [""'S'"", 'ldmfa', 'nothing'], ['ldmfa', 'nothing'], ['Let', 'ldmda', 'nothing'], ['Let', 'ldmfa', 'nothing'], ['ldmda', 'nothing', 'ldmfa'], ['ldmda', 'nothing', 'stmda'], ['ldmfa', 'nothing', 'stmda'], [""'S'"", 'ldmfa', 'Let']]"
"('Ignored',)",[['Ignored']]
"('boot SRAM', 'Check', 'swap access')","[['Check', 'boot SRAM'], ['swap access', 'Check', 'boot SRAM']]"
"('Status', 'Dabhand Guide,', 'RISC Machine', 'Data Manual,', 'Copyright', 'Status Bits Part', 'Family', 'Technology Inc.,', 'optimized', 'Copyright Dabs', 'Operating', 'Copyright Dabs Press', 'FPGA Block RAMs', 'Bits', 'VLSI Technology')","[['Family', 'optimized', 'Technology Inc.,'], ['optimized', 'Technology Inc.,'], ['Operating', 'Technology Inc.,'], ['Copyright', 'Status', 'Technology Inc.,'], ['Status', 'Technology Inc.,'], ['Bits', 'Family', 'optimized'], ['Dabhand Guide,', 'Status', 'Technology Inc.,'], ['Copyright Dabs', 'Status', 'Technology Inc.,'], ['VLSI Technology', 'Status', 'Technology Inc.,'], ['Data Manual,', 'Status', 'Technology Inc.,'], ['RISC Machine', 'Status', 'Technology Inc.,'], ['Copyright Dabs Press', 'Technology Inc.,'], ['FPGA Block RAMs', 'Technology Inc.,'], ['Status Bits Part', 'Technology Inc.,'], ['Copyright', 'Status', 'Copyright Dabs'], ['Copyright', 'Status', 'Dabhand Guide,'], ['Copyright', 'Status', 'Data Manual,'], ['Copyright', 'Status', 'RISC Machine'], ['Copyright', 'Status', 'VLSI Technology'], ['Copyright Dabs', 'Status', 'Dabhand Guide,'], ['Copyright Dabs', 'Status', 'Data Manual,'], ['Copyright Dabs', 'Status', 'RISC Machine'], ['Copyright Dabs', 'Status', 'VLSI Technology'], ['Dabhand Guide,', 'Status', 'Data Manual,'], ['Dabhand Guide,', 'Status', 'RISC Machine'], ['Dabhand Guide,', 'Status', 'VLSI Technology'], ['Data Manual,', 'Status', 'RISC Machine'], ['Data Manual,', 'Status', 'VLSI Technology'], ['RISC Machine', 'Status', 'VLSI Technology'], ['Copyright Dabs Press', 'Technology Inc.,', 'FPGA Block RAMs'], ['Copyright Dabs Press', 'Technology Inc.,', 'Operating'], ['Copyright Dabs Press', 'Technology Inc.,', 'Status'], ['Copyright Dabs Press', 'Technology Inc.,', 'Status Bits Part'], ['Copyright Dabs Press', 'Technology Inc.,', 'optimized'], ['FPGA Block RAMs', 'Technology Inc.,', 'Operating'], ['FPGA Block RAMs', 'Technology Inc.,', 'Status'], ['FPGA Block RAMs', 'Technology Inc.,', 'Status Bits Part'], ['FPGA Block RAMs', 'Technology Inc.,', 'optimized'], ['Operating', 'Technology Inc.,', 'Status'], ['Operating', 'Technology Inc.,', 'Status Bits Part'], ['Operating', 'Technology Inc.,', 'optimized'], ['Status', 'Technology Inc.,', 'Status Bits Part'], ['Status', 'Technology Inc.,', 'optimized'], ['Status Bits Part', 'Technology Inc.,', 'optimized']]"
"('Meaning', 'eq', 'Format')","[['eq', 'Meaning', 'Format'], ['Meaning', 'Format']]"
"('MII Ethernet', 'Ethernet', 'MII Ethernet I/F', 'Ethernet I/F')","[['Ethernet', 'Ethernet I/F', 'MII Ethernet I/F'], ['Ethernet I/F', 'MII Ethernet I/F'], ['MII Ethernet', 'MII Ethernet I/F'], ['Ethernet I/F', 'MII Ethernet I/F', 'MII Ethernet']]"
"('reason', 'modified', 'uncomment')","[['modified', 'uncomment'], ['reason', 'modified', 'uncomment']]"
"('contained', 'without')","[['contained', 'without']]"
"('Wishbone interface,', 'seperate', 'Mhz', 'stage')","[['Mhz', 'Wishbone interface,'], ['seperate', 'Wishbone interface,'], ['stage', 'seperate', 'Wishbone interface,'], ['Mhz', 'Wishbone interface,', 'seperate']]"
"('Status Bits', 'FPGA Block', 'RISC Machine Family', 'VLSI Technology Inc.,')","[['FPGA Block', 'VLSI Technology Inc.,'], ['Status Bits', 'VLSI Technology Inc.,'], ['RISC Machine Family', 'Status Bits', 'VLSI Technology Inc.,'], ['FPGA Block', 'VLSI Technology Inc.,', 'Status Bits']]"
"('par step', 'par', 'seed', 'step', 'rerun map')","[['seed', 'par step'], ['par', 'seed', 'par step'], ['step', 'seed', 'par step'], ['rerun map', 'seed', 'par step'], ['par', 'seed', 'rerun map'], ['par', 'seed', 'step'], ['rerun map', 'seed', 'step']]"
"('operates',)",[['operates']]
"('notation', 'remaining', 'extend')","[['extend', 'remaining'], ['notation', 'remaining'], ['extend', 'remaining', 'notation']]"
"('Trace Utility', 'AMBER_DECOMPILE')","[['AMBER_DECOMPILE', 'Trace Utility']]"
"('a25_icache.v', 'sw/boot-loader', ""'W'"", 'a25_core', 'register post-indexed,')","[['sw/boot-loader', 'register post-indexed,'], ['a25_icache.v', 'register post-indexed,'], ['a25_core', ""'W'"", 'a25_icache.v'], [""'W'"", 'sw/boot-loader', 'register post-indexed,'], [""'W'"", 'a25_icache.v', 'register post-indexed,'], ['a25_icache.v', 'register post-indexed,', 'sw/boot-loader']]"
"('consists', 'supports')","[['consists', 'supports']]"
"('10.1', 'convenience', 'eth_top.v', 'Installing', 'memory module')","[['10.1', 'Installing', 'memory module'], ['Installing', 'memory module'], ['convenience', 'memory module'], ['eth_top.v', 'convenience', 'memory module'], ['Installing', 'memory module', 'convenience']]"
"('hw/fpga/work', 'execute', 'address vector', 'hw', 'Interrupt request,', 'a23_alu.v')","[['hw/fpga/work', 'execute', 'address vector'], ['execute', 'address vector'], ['hw', 'execute', 'address vector'], ['a23_alu.v', 'execute', 'address vector'], ['Interrupt request,', 'execute', 'address vector'], ['Interrupt request,', 'execute', 'a23_alu.v'], ['Interrupt request,', 'execute', 'hw'], ['Interrupt request,', 'execute', 'hw/fpga/work'], ['a23_alu.v', 'execute', 'hw'], ['a23_alu.v', 'execute', 'hw/fpga/work'], ['hw', 'execute', 'hw/fpga/work']]"
"('subsequent', 'oVerflow', 'Privileged')","[['subsequent', 'oVerflow'], ['Privileged', 'subsequent', 'oVerflow']]"
"('password', 'Code', 'co', 'easiest')","[['co', 'Code'], ['password', 'Code'], ['easiest', 'Code'], ['co', 'Code', 'easiest'], ['co', 'Code', 'password'], ['easiest', 'Code', 'password']]"
"('FPGA',)",[['FPGA']]
"('operand', 'Bit clear')","[['operand', 'Bit clear']]"
"('lowest', 'Exclusive', 'a25_config_definesv Defines', 'additional', 'consecutive')","[['lowest', 'additional'], ['Exclusive', 'additional'], ['consecutive', 'additional'], ['a25_config_definesv Defines', 'additional'], ['Exclusive', 'additional', 'a25_config_definesv Defines'], ['Exclusive', 'additional', 'consecutive'], ['Exclusive', 'additional', 'lowest'], ['a25_config_definesv Defines', 'additional', 'consecutive'], ['a25_config_definesv Defines', 'additional', 'lowest'], ['consecutive', 'additional', 'lowest']]"
"('signals', '4.8')","[['signals', '4.8']]"
"('decompiler', 'multiple', 'Spartan-6 development')","[['decompiler', 'Spartan-6 development'], ['multiple', 'Spartan-6 development'], ['decompiler', 'Spartan-6 development', 'multiple']]"
"('Undefined Instructions', '30', 'Instructions')","[['Instructions', '30'], ['Undefined Instructions', '30'], ['Instructions', '30', 'Undefined Instructions']]"
"('ib', 'Empty')","[['ib', 'Empty']]"
"('Arithmetically', 'place')","[['place', 'Arithmetically']]"
"('10.3.1',)",[['10.3.1']]
"('processor',)",[['processor']]
"('Fast Interrupt', 'mvn', 'memory')","[['mvn', 'memory'], ['Fast Interrupt', 'mvn', 'memory']]"
"('Hardware', 'Hardware Verification')","[['Hardware', 'Hardware Verification']]"
"('stack', 'connecting', '29', 'returning')","[['returning', 'connecting', '29'], ['connecting', '29'], ['stack', '29'], ['connecting', '29', 'stack']]"
"('24', 'passes', 'specified')","[['specified', 'passes'], ['24', 'specified', 'passes']]"
"('Contents',)",[['Contents']]
"('Linux execution,',)","[['Linux execution,']]"
"('state machine', 'cache_swap', 'swp instruction', 'swap instruction')","[['cache_swap', 'state machine'], ['swp instruction', 'state machine'], ['swap instruction', 'state machine'], ['cache_swap', 'state machine', 'swap instruction'], ['cache_swap', 'state machine', 'swp instruction'], ['swap instruction', 'state machine', 'swp instruction']]"
"('diagram', 'trce', 'GTKWave')","[['trce', 'diagram', 'GTKWave'], ['diagram', 'GTKWave']]"
"('obtained', 'right')","[['obtained', 'right']]"
"('Test equivalence', 'Update')","[['Update', 'Test equivalence']]"
"('receive', 'packet')","[['packet', 'receive']]"
"('outputs', 'compared')","[['outputs', 'compared']]"
"('coprocessor', 'Verilog source file', 'firq', 'processor core')","[['coprocessor', 'processor core', 'Verilog source file'], ['processor core', 'Verilog source file'], ['firq', 'coprocessor', 'processor core']]"
"('clocks_resets.v',)",[['clocks_resets.v']]
"('P24', 'W21')","[['W21', 'P24']]"
"('twice', 'executes', 'whole', '137', 'row')","[['executes', 'row'], ['twice', 'executes', 'row'], ['whole', 'row'], ['137', 'row'], ['137', 'row', 'executes'], ['137', 'row', 'whole'], ['executes', 'row', 'whole']]"
"('multiplies', 'Zero', '26', 'Negative', 'arithmetic')","[['multiplies', 'arithmetic', '26'], ['arithmetic', '26'], ['Negative', 'Zero', 'arithmetic'], ['Zero', 'arithmetic', '26'], ['Zero', 'arithmetic', 'multiplies']]"
"('ldm2', '149')","[['ldm2', '149']]"
"('FIRQ address', 'hardware test', 'FIRQ mode', 'store temporary', 'vector', 'synthesis scripts,')","[['vector', 'FIRQ mode'], ['store temporary', 'vector', 'FIRQ mode'], ['hardware test', 'vector', 'FIRQ mode'], ['synthesis scripts,', 'vector', 'FIRQ mode'], ['FIRQ address', 'vector', 'FIRQ mode'], ['FIRQ address', 'vector', 'hardware test'], ['FIRQ address', 'vector', 'store temporary'], ['FIRQ address', 'vector', 'synthesis scripts,'], ['hardware test', 'vector', 'store temporary'], ['hardware test', 'vector', 'synthesis scripts,'], ['store temporary', 'vector', 'synthesis scripts,']]"
"('Selects', 'Descending')","[['Descending', 'Selects']]"
"('2.1', '17')","[['2.1', '17']]"
"('load instruction', 'IRQs', 'list', 'COREGOP', 'rsc', 'flag', 'Test', 'Store Example', 'MVN')","[['Test', 'MVN'], ['flag', 'MVN'], ['COREGOP', 'load instruction', 'MVN'], ['load instruction', 'MVN'], ['rsc', 'load instruction', 'MVN'], ['list', 'MVN'], ['IRQs', 'flag', 'MVN'], ['Store Example', 'MVN'], ['COREGOP', 'load instruction', 'rsc'], ['Store Example', 'MVN', 'Test'], ['Store Example', 'MVN', 'flag'], ['Store Example', 'MVN', 'list'], ['Store Example', 'MVN', 'load instruction'], ['Test', 'MVN', 'flag'], ['Test', 'MVN', 'list'], ['Test', 'MVN', 'load instruction'], ['flag', 'MVN', 'list'], ['flag', 'MVN', 'load instruction'], ['list', 'MVN', 'load instruction']]"
"('load address', 'Also', 'Store coprocessor', 'configure', 'load instruction,')","[['Also', 'Store coprocessor', 'load address'], ['Store coprocessor', 'load address'], ['configure', 'load address'], ['load instruction,', 'configure', 'load address'], ['Store coprocessor', 'load address', 'configure']]"
"('Byte', 'r14_firq')","[['Byte', 'r14_firq']]"
"('Reverse subtract', ""'U'"", 'tst')","[[""'U'"", 'Reverse subtract'], ['tst', 'Reverse subtract'], [""'U'"", 'Reverse subtract', 'tst']]"
"('ldm4',)",[['ldm4']]
"('download', 'connection', 'UART connection', 'USB')","[['USB', 'UART connection'], ['connection', 'USB', 'UART connection'], ['download', 'UART connection'], ['USB', 'UART connection', 'download']]"
"('Fast Interrupt mode,', 'finally', 'Adds', 'Interrupt mode,', 'numbers')","[['finally', 'Fast Interrupt mode,'], ['numbers', 'Interrupt mode,', 'finally'], ['Interrupt mode,', 'finally', 'Fast Interrupt mode,'], ['Adds', 'finally', 'Fast Interrupt mode,'], ['Adds', 'finally', 'Interrupt mode,']]"
"('boot-loader',)",[['boot-loader']]
"('adding', 'within', 'one')","[['adding', 'within'], ['one', 'adding', 'within']]"
"('a25_fetch.v', 'Virtex-6 development', 'sw')","[['sw', 'Virtex-6 development'], ['a25_fetch.v', 'Virtex-6 development'], ['a25_fetch.v', 'Virtex-6 development', 'sw']]"
"('Fires', 'Undefined Instruction Interrupt', 'Executes', 'handled', 'triggered')","[['Fires', 'handled', 'Executes'], ['handled', 'Executes'], ['triggered', 'handled', 'Executes'], ['Undefined Instruction Interrupt', 'handled', 'Executes'], ['Fires', 'handled', 'Undefined Instruction Interrupt'], ['Fires', 'handled', 'triggered'], ['Undefined Instruction Interrupt', 'handled', 'triggered']]"
"('Invalid condition', 'Invalid', 'inclusive')","[['Invalid', 'inclusive'], ['Invalid condition', 'Invalid', 'inclusive']]"
"('ways', 'bytes', 'Machine', 'see', 'Press', 'Technology', 'Guide', 'Inc.')","[['Press', 'bytes'], ['Inc.', 'bytes'], ['Guide', 'bytes'], ['see', 'bytes'], ['Technology', 'see', 'bytes'], ['Machine', 'see', 'bytes'], ['ways', 'see', 'bytes'], ['Guide', 'bytes', 'Inc.'], ['Guide', 'bytes', 'Press'], ['Guide', 'bytes', 'see'], ['Inc.', 'bytes', 'Press'], ['Inc.', 'bytes', 'see'], ['Press', 'bytes', 'see'], ['Machine', 'see', 'Technology'], ['Machine', 'see', 'ways'], ['Technology', 'see', 'ways']]"
"('Amber Amber',)",[['Amber Amber']]
"('wave', 'stall signal', 'initialization', 'freeze', 'DDR3 main', 'Connected', 'simulator work', 'wave dump')","[['wave', 'Connected', 'initialization'], ['Connected', 'initialization'], ['freeze', 'initialization'], ['wave dump', 'initialization'], ['simulator work', 'initialization'], ['DDR3 main', 'initialization'], ['stall signal', 'initialization'], ['Connected', 'initialization', 'DDR3 main'], ['Connected', 'initialization', 'freeze'], ['Connected', 'initialization', 'simulator work'], ['Connected', 'initialization', 'stall signal'], ['Connected', 'initialization', 'wave dump'], ['DDR3 main', 'initialization', 'freeze'], ['DDR3 main', 'initialization', 'simulator work'], ['DDR3 main', 'initialization', 'stall signal'], ['DDR3 main', 'initialization', 'wave dump'], ['freeze', 'initialization', 'simulator work'], ['freeze', 'initialization', 'stall signal'], ['freeze', 'initialization', 'wave dump'], ['simulator work', 'initialization', 'stall signal'], ['simulator work', 'initialization', 'wave dump'], ['stall signal', 'initialization', 'wave dump']]"
"('checking', '32')","[['32', 'checking']]"
"('switches', 'command', 'line mode', 'user interface,')","[['switches', 'line mode'], ['command', 'switches', 'line mode'], ['user interface,', 'switches', 'line mode'], ['command', 'switches', 'user interface,']]"
"('whilst', 'privileged')","[['whilst', 'privileged']]"
"('printf function', 'project area', 'library', 'item', 'disk', 'select', 'area cp')","[['disk', 'library', 'select'], ['library', 'select'], ['item', 'library', 'select'], ['project area', 'library', 'select'], ['area cp', 'library', 'select'], ['printf function', 'library', 'select'], ['area cp', 'library', 'disk'], ['area cp', 'library', 'item'], ['area cp', 'library', 'printf function'], ['area cp', 'library', 'project area'], ['disk', 'library', 'item'], ['disk', 'library', 'printf function'], ['disk', 'library', 'project area'], ['item', 'library', 'printf function'], ['item', 'library', 'project area'], ['printf function', 'library', 'project area']]"
"('VCO clock frequency', 'FPGA makefile,')","[['FPGA makefile,', 'VCO clock frequency']]"
"('along', 'Execute', 'Interrupt Type', 'operands')","[['operands', 'along'], ['Execute', 'Interrupt Type', 'along'], ['Interrupt Type', 'along'], ['Interrupt Type', 'along', 'operands']]"
"('unified', 'best')","[['unified', 'best']]"
"('swi', 'nop')","[['nop', 'swi']]"
"('dumping', 'runs', 'thousand', 'follows')","[['follows', 'dumping'], ['runs', 'follows', 'dumping'], ['thousand', 'follows', 'dumping'], ['runs', 'follows', 'thousand']]"
"('Ways', 'Position', 'adds', 'two', 'Carry flag')","[['Ways', 'adds', 'Position'], ['adds', 'Position'], ['two', 'Position'], ['Carry flag', 'Position'], ['Carry flag', 'Position', 'adds'], ['Carry flag', 'Position', 'two'], ['adds', 'Position', 'two']]"
"('memory address', 'Verilog module structure', 'CP', 'value')","[['value', 'CP', 'Verilog module structure'], ['CP', 'Verilog module structure'], ['memory address', 'Verilog module structure'], ['CP', 'Verilog module structure', 'memory address']]"
"('teq', 'svc')","[['teq', 'svc']]"
"('sbc',)",[['sbc']]
"('sequences', 'block', 'Execute stage,')","[['block', 'sequences', 'Execute stage,'], ['sequences', 'Execute stage,']]"
"('also',)",[['also']]
"('01', 'Decrement After', 'else')","[['else', 'Decrement After'], ['01', 'else', 'Decrement After']]"
"('Full', 'fa', 'Flag', '{ full_adder_cout,', 'Unsigned')","[['Unsigned', 'Flag'], ['fa', '{ full_adder_cout,', 'Unsigned'], ['{ full_adder_cout,', 'Unsigned', 'Flag'], ['Full', 'Flag'], ['Full', 'Flag', 'Unsigned']]"
"('clear', 'hi', 'complement notation', 'Increment')","[['clear', 'complement notation'], ['hi', 'complement notation'], ['Increment', 'complement notation'], ['Increment', 'complement notation', 'clear'], ['Increment', 'complement notation', 'hi'], ['clear', 'complement notation', 'hi']]"
"('Released', '4.1')","[['4.1', 'Released']]"
"('o_wb_stb', 'a23_core', 'barrel shifter')","[['o_wb_stb', 'a23_core', 'barrel shifter'], ['a23_core', 'barrel shifter']]"
"('multiplication', 'corresponds')","[['multiplication', 'corresponds']]"
"('swap_sel', 'rsb', 'Syntax')","[['Syntax', 'swap_sel'], ['rsb', 'Syntax', 'swap_sel']]"
"('r8 -r14,',)","[['r8 -r14,']]"
"('Note', '2.', 'ls')","[['ls', 'Note', '2.'], ['Note', '2.']]"
"('possibly', 'exit', 'procedure')","[['procedure', 'possibly', 'exit'], ['possibly', 'exit']]"
"('tar.gz', 'files')","[['tar.gz', 'files']]"
"('2.4.27', 'New Verilog', 'Alternatively', 'support', 'New Verilog Project', 'defines')","[['support', 'defines'], ['2.4.27', 'support', 'defines'], ['Alternatively', 'support', 'defines'], ['New Verilog', 'support', 'defines'], ['New Verilog Project', 'support', 'defines'], ['2.4.27', 'support', 'Alternatively'], ['2.4.27', 'support', 'New Verilog'], ['2.4.27', 'support', 'New Verilog Project'], ['Alternatively', 'support', 'New Verilog'], ['Alternatively', 'support', 'New Verilog Project'], ['New Verilog', 'support', 'New Verilog Project']]"
"('received', 'Decode -The', 'contains', 'Interrupt Types', 'prepared', 'handles', 'Decode -The instruction', 'fetch stage', 'Types')","[['received', 'Decode -The instruction', 'prepared'], ['Decode -The instruction', 'prepared', 'Decode -The'], ['handles', 'Decode -The'], ['contains', 'received', 'Decode -The instruction'], ['prepared', 'Decode -The'], ['Types', 'prepared', 'Decode -The'], ['fetch stage', 'contains', 'received'], ['Interrupt Types', 'prepared', 'Decode -The'], ['handles', 'Decode -The', 'prepared'], ['Decode -The instruction', 'prepared', 'Interrupt Types'], ['Decode -The instruction', 'prepared', 'Types'], ['Interrupt Types', 'prepared', 'Types']]"
"('banked', 'unpredictable', '36', 'transferred', 'indicates', 'instead')","[['indicates', 'unpredictable'], ['banked', 'instead', 'unpredictable'], ['instead', 'unpredictable'], ['transferred', 'indicates', 'unpredictable'], ['36', 'transferred', 'indicates'], ['indicates', 'unpredictable', 'instead']]"
"('hw/vlog/amber23', 'a23_fetch', 'byte', 'a25_core.v', 'o_wb_dat')","[['hw/vlog/amber23', 'byte', 'a25_core.v'], ['byte', 'o_wb_dat'], ['byte', 'a25_core.v'], ['a23_fetch', 'byte', 'a25_core.v'], ['a23_fetch', 'byte', 'hw/vlog/amber23']]"
"('Update Condition',)",[['Update Condition']]
"('com port', 'boot loader', 'correct port', 'GNU package', 'browse', 'Xmodem protocol', 'Installer', 'fail', 'PATH', 'com', 'GNU/Linux version')","[['com', 'GNU package'], ['fail', 'GNU package'], ['browse', 'GNU package'], ['Installer', 'GNU package'], ['PATH', 'GNU package'], ['com port', 'GNU package'], ['correct port', 'GNU package'], ['boot loader', 'correct port', 'GNU package'], ['Xmodem protocol', 'fail', 'GNU package'], ['GNU/Linux version', 'GNU package'], ['GNU/Linux version', 'GNU package', 'Installer'], ['GNU/Linux version', 'GNU package', 'PATH'], ['GNU/Linux version', 'GNU package', 'browse'], ['GNU/Linux version', 'GNU package', 'com'], ['GNU/Linux version', 'GNU package', 'com port'], ['GNU/Linux version', 'GNU package', 'correct port'], ['GNU/Linux version', 'GNU package', 'fail'], ['Installer', 'GNU package', 'PATH'], ['Installer', 'GNU package', 'browse'], ['Installer', 'GNU package', 'com'], ['Installer', 'GNU package', 'com port'], ['Installer', 'GNU package', 'correct port'], ['Installer', 'GNU package', 'fail'], ['PATH', 'GNU package', 'browse'], ['PATH', 'GNU package', 'com'], ['PATH', 'GNU package', 'com port'], ['PATH', 'GNU package', 'correct port'], ['PATH', 'GNU package', 'fail'], ['browse', 'GNU package', 'com'], ['browse', 'GNU package', 'com port'], ['browse', 'GNU package', 'correct port'], ['browse', 'GNU package', 'fail'], ['com', 'GNU package', 'com port'], ['com', 'GNU package', 'correct port'], ['com', 'GNU package', 'fail'], ['com port', 'GNU package', 'correct port'], ['com port', 'GNU package', 'fail'], ['correct port', 'GNU package', 'fail']]"
"('repeatedly', 'multiplier')","[['multiplier', 'repeatedly']]"
"('CRm',)",[['CRm']]
"('peripherals', 'implemented', 'provides')","[['implemented', 'provides'], ['peripherals', 'provides'], ['implemented', 'provides', 'peripherals']]"
"('script',)",[['script']]
"('svn', 'amber', 'install')","[['install', 'svn'], ['amber', 'svn'], ['amber', 'svn', 'install']]"
"('correct functionality', 'mux', 'Operation')","[['Operation', 'correct functionality'], ['mux', 'correct functionality'], ['Operation', 'correct functionality', 'mux']]"
"('a25_write_back', 'bank')","[['bank', 'a25_write_back']]"
"('system.v',)",[['system.v']]
"('DDR3 main memory', 'relating', 'Verilog simulator work', 'signal')","[['relating', 'DDR3 main memory'], ['signal', 'DDR3 main memory'], ['Verilog simulator work', 'relating', 'DDR3 main memory'], ['relating', 'DDR3 main memory', 'signal']]"
"('Xilinx Spartan-6 DDR3', 'copyright', 'mcb_ddr3.v', 'ISE software', 'Wishbone bridge', 'tool', 'user', 'correct memory', 'optain', 'Xilinx Coregen tool', 'Coregen tool', 'memory controller')","[['tool', 'ISE software', 'memory controller'], ['ISE software', 'memory controller'], ['optain', 'copyright', 'memory controller'], ['copyright', 'memory controller'], ['user', 'memory controller'], ['mcb_ddr3.v', 'optain', 'copyright'], ['Wishbone bridge', 'memory controller'], ['correct memory', 'user', 'memory controller'], ['Coregen tool', 'memory controller'], ['Xilinx Spartan-6 DDR3', 'mcb_ddr3.v', 'optain'], ['Xilinx Coregen tool', 'tool', 'ISE software'], ['Coregen tool', 'memory controller', 'ISE software'], ['Coregen tool', 'memory controller', 'Wishbone bridge'], ['Coregen tool', 'memory controller', 'copyright'], ['Coregen tool', 'memory controller', 'user'], ['ISE software', 'memory controller', 'Wishbone bridge'], ['ISE software', 'memory controller', 'copyright'], ['ISE software', 'memory controller', 'user'], ['Wishbone bridge', 'memory controller', 'copyright'], ['Wishbone bridge', 'memory controller', 'user'], ['copyright', 'memory controller', 'user']]"
"('bus', 'Wishbone system')","[['bus', 'Wishbone system']]"
"('r12', 'r13', 'ip', 'sp', 'r11_firq', 'mcr', 'Store')","[['mcr', 'Store', 'sp'], ['Store', 'ip'], ['Store', 'sp'], ['r11_firq', 'Store', 'sp'], ['r12', 'Store', 'sp'], ['r13', 'Store', 'sp'], ['mcr', 'Store', 'r11_firq'], ['mcr', 'Store', 'r12'], ['mcr', 'Store', 'r13'], ['r11_firq', 'Store', 'r12'], ['r11_firq', 'Store', 'r13'], ['r12', 'Store', 'r13']]"
"(""carry'"",)","[[""carry'""]]"
"('loaded', 'flags', 'access memory', 'Amber register')","[['loaded', 'Amber register'], ['flags', 'loaded', 'Amber register'], ['access memory', 'flags', 'loaded']]"
"('Amber Boot Loader v20110117211518', 'makefiles')","[['makefiles', 'Amber Boot Loader v20110117211518']]"
"('middle', 'works', 'Checks', '104')","[['middle', 'Checks', 'works'], ['Checks', 'works'], ['104', 'Checks', 'works'], ['104', 'Checks', 'middle']]"
"('DDR3',)",[['DDR3']]
"('addressing_mode', 'instruction c')","[['addressing_mode', 'instruction c']]"
"('4.', 'Shifts', '00', 'Register Shifts')","[['00', 'Register Shifts'], ['4.', 'Register Shifts'], ['Shifts', 'Register Shifts'], ['00', 'Register Shifts', '4.'], ['00', 'Register Shifts', 'Shifts'], ['4.', 'Register Shifts', 'Shifts']]"
"('Move NOT', 'Move')","[['Move', 'Move NOT']]"
"('SWI', 'Rd', 'Rn', 'CRn', 'MULT')","[['Rd', 'SWI', 'MULT'], ['SWI', 'MULT'], ['Rn', 'Rd', 'SWI'], ['CRn', 'MULT'], ['CRn', 'MULT', 'SWI']]"
"('fields', 'followed')","[['fields', 'followed']]"
"('offset_12', 'wishbone', 'Instantiated', 'Cache', 'a25_mem.v', 'a25_fetch', 'wishbone bus,', 'instruction cache')","[['Instantiated', 'wishbone'], ['a25_mem.v', 'Cache', 'wishbone'], ['Cache', 'wishbone'], ['a25_fetch', 'Cache', 'wishbone'], ['offset_12', 'instruction cache', 'wishbone bus,'], ['instruction cache', 'wishbone bus,', 'Instantiated'], ['wishbone bus,', 'Instantiated', 'wishbone'], ['a25_fetch', 'Cache', 'a25_mem.v'], ['Cache', 'wishbone', 'Instantiated']]"
"('return', 'Test Branch')","[['return', 'Test Branch']]"
"('ror', 'orr', 'S bit')","[['orr', 'ror', 'S bit'], ['ror', 'S bit']]"
"('FPGA development board', 'ALU')","[['ALU', 'FPGA development board']]"
"('a23_core.v', 'o_wb_sel', 'Fetch', 'work directory,')","[['o_wb_sel', 'work directory,'], ['a23_core.v', 'work directory,'], ['Fetch', 'work directory,'], ['Fetch', 'work directory,', 'a23_core.v'], ['Fetch', 'work directory,', 'o_wb_sel'], ['a23_core.v', 'work directory,', 'o_wb_sel']]"
"('command line', 'vsim')","[['vsim', 'command line']]"
"('ANDing', 'port list')","[['ANDing', 'port list']]"
"('.mem file', 'patch', 'Boot', 'Loader')","[['Boot', '.mem file'], ['Loader', '.mem file'], ['patch', '.mem file'], ['Boot', '.mem file', 'Loader'], ['Boot', '.mem file', 'patch'], ['Loader', '.mem file', 'patch']]"
"('saves',)",[['saves']]
"('cores', 'circle', 'MHz', 'think')","[['cores', 'MHz'], ['think', 'MHz'], ['circle', 'think', 'MHz'], ['cores', 'MHz', 'think']]"
"('Data Transfer TRANS Block', 'Data Transfer MTRANS Branch', 'Transfer Software Interrupt SWI', 'Transfer Coprocessor Data COREGOP', 'Data CODTRANS Transfer Coprocessor', 'Xilinx SP605 Spartan-6 FPGA', 'COREGOP Operation Coprocessor CORTRANS', 'Data COREGOP Operation Coprocessor', 'Transfer TRANS Block Data', 'Coprocessor Data CODTRANS Transfer', 'known', 'Coprocessor CORTRANS Register Transfer', 'Register Transfer Software Interrupt', 'save', 'Block Data Transfer MTRANS', 'Coprocessor Data COREGOP Operation', 'Transfer MTRANS Branch BRANCH')","[['save', 'known'], ['Xilinx SP605 Spartan-6 FPGA', 'known'], ['Transfer Software Interrupt SWI', 'known'], ['Data COREGOP Operation Coprocessor', 'known'], ['Register Transfer Software Interrupt', 'known'], ['Data Transfer MTRANS Branch', 'save', 'known'], ['COREGOP Operation Coprocessor CORTRANS', 'known'], ['Transfer TRANS Block Data', 'save', 'known'], ['Data Transfer TRANS Block', 'save', 'known'], ['Coprocessor Data COREGOP Operation', 'known'], ['Data CODTRANS Transfer Coprocessor', 'save', 'known'], ['Transfer Coprocessor Data COREGOP', 'known'], ['Coprocessor CORTRANS Register Transfer', 'known'], ['Coprocessor Data CODTRANS Transfer', 'save', 'known'], ['Transfer MTRANS Branch BRANCH', 'save', 'known'], ['Block Data Transfer MTRANS', 'save', 'known'], ['COREGOP Operation Coprocessor CORTRANS', 'known', 'Coprocessor CORTRANS Register Transfer'], ['COREGOP Operation Coprocessor CORTRANS', 'known', 'Coprocessor Data COREGOP Operation'], ['COREGOP Operation Coprocessor CORTRANS', 'known', 'Data COREGOP Operation Coprocessor'], ['COREGOP Operation Coprocessor CORTRANS', 'known', 'Register Transfer Software Interrupt'], ['COREGOP Operation Coprocessor CORTRANS', 'known', 'Transfer Coprocessor Data COREGOP'], ['COREGOP Operation Coprocessor CORTRANS', 'known', 'Transfer Software Interrupt SWI'], ['COREGOP Operation Coprocessor CORTRANS', 'known', 'Xilinx SP605 Spartan-6 FPGA'], ['COREGOP Operation Coprocessor CORTRANS', 'known', 'save'], ['Coprocessor CORTRANS Register Transfer', 'known', 'Coprocessor Data COREGOP Operation'], ['Coprocessor CORTRANS Register Transfer', 'known', 'Data COREGOP Operation Coprocessor'], ['Coprocessor CORTRANS Register Transfer', 'known', 'Register Transfer Software Interrupt'], ['Coprocessor CORTRANS Register Transfer', 'known', 'Transfer Coprocessor Data COREGOP'], ['Coprocessor CORTRANS Register Transfer', 'known', 'Transfer Software Interrupt SWI'], ['Coprocessor CORTRANS Register Transfer', 'known', 'Xilinx SP605 Spartan-6 FPGA'], ['Coprocessor CORTRANS Register Transfer', 'known', 'save'], ['Coprocessor Data COREGOP Operation', 'known', 'Data COREGOP Operation Coprocessor'], ['Coprocessor Data COREGOP Operation', 'known', 'Register Transfer Software Interrupt'], ['Coprocessor Data COREGOP Operation', 'known', 'Transfer Coprocessor Data COREGOP'], ['Coprocessor Data COREGOP Operation', 'known', 'Transfer Software Interrupt SWI'], ['Coprocessor Data COREGOP Operation', 'known', 'Xilinx SP605 Spartan-6 FPGA'], ['Coprocessor Data COREGOP Operation', 'known', 'save'], ['Data COREGOP Operation Coprocessor', 'known', 'Register Transfer Software Interrupt'], ['Data COREGOP Operation Coprocessor', 'known', 'Transfer Coprocessor Data COREGOP'], ['Data COREGOP Operation Coprocessor', 'known', 'Transfer Software Interrupt SWI'], ['Data COREGOP Operation Coprocessor', 'known', 'Xilinx SP605 Spartan-6 FPGA'], ['Data COREGOP Operation Coprocessor', 'known', 'save'], ['Register Transfer Software Interrupt', 'known', 'Transfer Coprocessor Data COREGOP'], ['Register Transfer Software Interrupt', 'known', 'Transfer Software Interrupt SWI'], ['Register Transfer Software Interrupt', 'known', 'Xilinx SP605 Spartan-6 FPGA'], ['Register Transfer Software Interrupt', 'known', 'save'], ['Transfer Coprocessor Data COREGOP', 'known', 'Transfer Software Interrupt SWI'], ['Transfer Coprocessor Data COREGOP', 'known', 'Xilinx SP605 Spartan-6 FPGA'], ['Transfer Coprocessor Data COREGOP', 'known', 'save'], ['Transfer Software Interrupt SWI', 'known', 'Xilinx SP605 Spartan-6 FPGA'], ['Transfer Software Interrupt SWI', 'known', 'save'], ['Xilinx SP605 Spartan-6 FPGA', 'known', 'save'], ['Block Data Transfer MTRANS', 'save', 'Coprocessor Data CODTRANS Transfer'], ['Block Data Transfer MTRANS', 'save', 'Data CODTRANS Transfer Coprocessor'], ['Block Data Transfer MTRANS', 'save', 'Data Transfer MTRANS Branch'], ['Block Data Transfer MTRANS', 'save', 'Data Transfer TRANS Block'], ['Block Data Transfer MTRANS', 'save', 'Transfer MTRANS Branch BRANCH'], ['Block Data Transfer MTRANS', 'save', 'Transfer TRANS Block Data'], ['Coprocessor Data CODTRANS Transfer', 'save', 'Data CODTRANS Transfer Coprocessor'], ['Coprocessor Data CODTRANS Transfer', 'save', 'Data Transfer MTRANS Branch'], ['Coprocessor Data CODTRANS Transfer', 'save', 'Data Transfer TRANS Block'], ['Coprocessor Data CODTRANS Transfer', 'save', 'Transfer MTRANS Branch BRANCH'], ['Coprocessor Data CODTRANS Transfer', 'save', 'Transfer TRANS Block Data'], ['Data CODTRANS Transfer Coprocessor', 'save', 'Data Transfer MTRANS Branch'], ['Data CODTRANS Transfer Coprocessor', 'save', 'Data Transfer TRANS Block'], ['Data CODTRANS Transfer Coprocessor', 'save', 'Transfer MTRANS Branch BRANCH'], ['Data CODTRANS Transfer Coprocessor', 'save', 'Transfer TRANS Block Data'], ['Data Transfer MTRANS Branch', 'save', 'Data Transfer TRANS Block'], ['Data Transfer MTRANS Branch', 'save', 'Transfer MTRANS Branch BRANCH'], ['Data Transfer MTRANS Branch', 'save', 'Transfer TRANS Block Data'], ['Data Transfer TRANS Block', 'save', 'Transfer MTRANS Branch BRANCH'], ['Data Transfer TRANS Block', 'save', 'Transfer TRANS Block Data'], ['Transfer MTRANS Branch BRANCH', 'save', 'Transfer TRANS Block Data']]"
"('directories', '16384', 'would')","[['16384', 'would'], ['directories', 'would'], ['16384', 'would', 'directories']]"
"('tested', 'quite')","[['quite', 'tested']]"
"('cd',)",[['cd']]
"('VCD dump file', 'dump file', 'file')","[['file', 'dump file'], ['VCD dump file', 'file', 'dump file']]"
"('included',)",[['included']]
"('pipeline stage', 'address_nxt')","[['address_nxt', 'pipeline stage']]"
"('Decode', 'datapath')","[['Decode', 'datapath']]"
"('website', '10.2', 'connect', 'simulate', 'still', 'Linux PC')","[['website', 'still', '10.2'], ['still', '10.2'], ['connect', '10.2'], ['simulate', '10.2'], ['Linux PC', 'website', 'still'], ['connect', '10.2', 'simulate'], ['connect', '10.2', 'still'], ['simulate', '10.2', 'still']]"
"('00000053',)",[['00000053']]
"('completed', 'cycles', '40')","[['completed', '40'], ['cycles', 'completed', '40']]"
"('Local', 'various')","[['various', 'Local']]"
"('trial version', 'Trace', 'visit', 'trial', 'Program', 'line')","[['line', 'Trace', 'trial version'], ['Trace', 'trial version'], ['Program', 'line', 'Trace'], ['trial', 'Program', 'line'], ['visit', 'Program', 'line'], ['trial', 'Program', 'visit']]"
"('create', 'Amber processor')","[['create', 'Amber processor']]"
"('print',)",[['print']]
"('stm_stream',)",[['stm_stream']]
"('Ethernet MAC module', 'r3')","[['r3', 'Ethernet MAC module']]"
"('ransom', 'simple interactin', 'cached', 'interrupts', 'FPU', 'checks')","[['checks', 'FPU', 'cached'], ['FPU', 'cached'], ['interrupts', 'cached'], ['ransom', 'cached'], ['simple interactin', 'ransom', 'cached'], ['FPU', 'cached', 'interrupts'], ['FPU', 'cached', 'ransom'], ['interrupts', 'cached', 'ransom']]"
"('+ y', 'values', 'Determine')","[['values', 'Determine', '+ y'], ['Determine', '+ y']]"
"('vmlinux.mem file', 'image file', 'run boot-loader', 'format disk', 'change')","[['change', 'vmlinux.mem file'], ['format disk', 'change', 'vmlinux.mem file'], ['image file', 'change', 'vmlinux.mem file'], ['run boot-loader', 'change', 'vmlinux.mem file'], ['format disk', 'change', 'image file'], ['format disk', 'change', 'run boot-loader'], ['image file', 'change', 'run boot-loader']]"
"('addition', 'short')","[['short', 'addition']]"
"('New', 'reads')","[['New', 'reads']]"
"('a23_decode.v', 'offset', 'hw/vlog/amber25', 'Write enable,', 'Amber module', 'o_wb_cyc')","[['hw/vlog/amber25', 'Amber module'], ['o_wb_cyc', 'Amber module'], ['a23_decode.v', 'Amber module'], ['offset', 'hw/vlog/amber25', 'Amber module'], ['offset', 'o_wb_cyc', 'Amber module'], ['offset', 'a23_decode.v', 'Amber module'], ['Write enable,', 'hw/vlog/amber25', 'Amber module'], ['Write enable,', 'o_wb_cyc', 'Amber module'], ['Write enable,', 'a23_decode.v', 'Amber module'], ['Write enable,', 'a23_decode.v', 'offset'], ['a23_decode.v', 'Amber module', 'hw/vlog/amber25'], ['a23_decode.v', 'Amber module', 'o_wb_cyc'], ['hw/vlog/amber25', 'Amber module', 'o_wb_cyc']]"
"('suite', '921600', 'sets')","[['921600', 'sets', 'suite'], ['sets', 'suite']]"
"('source code', 'code', 'vlog', 'Verilog source code')","[['vlog', 'source code'], ['code', 'source code'], ['Verilog source code', 'source code'], ['Verilog source code', 'source code', 'code'], ['Verilog source code', 'source code', 'vlog'], ['code', 'source code', 'vlog']]"
"('rotated',)",[['rotated']]
"('release', 'provided', 'terms')","[['release', 'provided'], ['terms', 'provided'], ['release', 'provided', 'terms']]"
"('Compare', 'reread', 'store address', 'clock', 'account', 'store instruction,', 'allow subtraction', 'register value,', 'subtract')","[['subtract', 'reread'], ['account', 'reread'], ['Compare', 'reread'], ['clock', 'reread'], ['register value,', 'reread'], ['allow subtraction', 'reread'], ['store address', 'reread'], ['store instruction,', 'reread'], ['Compare', 'reread', 'account'], ['Compare', 'reread', 'allow subtraction'], ['Compare', 'reread', 'clock'], ['Compare', 'reread', 'register value,'], ['Compare', 'reread', 'store address'], ['Compare', 'reread', 'store instruction,'], ['Compare', 'reread', 'subtract'], ['account', 'reread', 'allow subtraction'], ['account', 'reread', 'clock'], ['account', 'reread', 'register value,'], ['account', 'reread', 'store address'], ['account', 'reread', 'store instruction,'], ['account', 'reread', 'subtract'], ['allow subtraction', 'reread', 'clock'], ['allow subtraction', 'reread', 'register value,'], ['allow subtraction', 'reread', 'store address'], ['allow subtraction', 'reread', 'store instruction,'], ['allow subtraction', 'reread', 'subtract'], ['clock', 'reread', 'register value,'], ['clock', 'reread', 'store address'], ['clock', 'reread', 'store instruction,'], ['clock', 'reread', 'subtract'], ['register value,', 'reread', 'store address'], ['register value,', 'reread', 'store instruction,'], ['register value,', 'reread', 'subtract'], ['store address', 'reread', 'store instruction,'], ['store address', 'reread', 'subtract'], ['store instruction,', 'reread', 'subtract']]"
"('-o boot-loader.o', 'trace', '-o start.o', 'boot-loader.o boot-loader.c', 'trace utility', 'program trace')","[['trace', '-o start.o'], ['program trace', 'trace', '-o start.o'], ['trace utility', 'trace', '-o start.o'], ['-o boot-loader.o', 'trace', '-o start.o'], ['boot-loader.o boot-loader.c', 'trace', '-o start.o'], ['-o boot-loader.o', 'trace', 'boot-loader.o boot-loader.c'], ['-o boot-loader.o', 'trace', 'program trace'], ['-o boot-loader.o', 'trace', 'trace utility'], ['boot-loader.o boot-loader.c', 'trace', 'program trace'], ['boot-loader.o boot-loader.c', 'trace', 'trace utility'], ['program trace', 'trace', 'trace utility']]"
"('i_irq', 'Project directory', 'mov r1,', 'directory structure', 'ldr r4,')","[['i_irq', 'directory structure', 'Project directory'], ['directory structure', 'Project directory', 'ldr r4,'], ['Project directory', 'mov r1,'], ['Project directory', 'ldr r4,']]"
"('configurable', 'printed', 'Defines')","[['printed', 'Defines'], ['configurable', 'Defines'], ['configurable', 'Defines', 'printed']]"
"('pc value', 'branch target,', 'branch', 'contain')","[['contain', 'branch target,'], ['branch', 'contain', 'branch target,'], ['pc value', 'branch', 'contain']]"
"('ldm3', 'user mode', 'ldm')","[['ldm', 'ldm3', 'user mode'], ['ldm3', 'user mode']]"
"('replacement policy', 'way')","[['way', 'replacement policy']]"
"('stm instructions,', 'Ldm')","[['Ldm', 'stm instructions,']]"
"('Link instruction', 'Ethernet MAC', 'correct return')","[['Link instruction', 'correct return'], ['Ethernet MAC', 'correct return'], ['Ethernet MAC', 'correct return', 'Link instruction']]"
"('8192', 'Mask', 'either', 'disables')","[['8192', 'either'], ['Mask', 'either'], ['disables', 'either'], ['8192', 'either', 'Mask'], ['8192', 'either', 'disables'], ['Mask', 'either', 'disables']]"
"('FPGA synthsis process', 'synthsis process', 'address')","[['address', 'synthsis process'], ['FPGA synthsis process', 'synthsis process'], ['FPGA synthsis process', 'synthsis process', 'address']]"
"('decoded', 'increments', '22', 'active', 'fetched', 'calculates')","[['22', 'decoded'], ['calculates', 'decoded'], ['active', 'decoded'], ['fetched', '22', 'decoded'], ['increments', 'decoded'], ['22', 'decoded', 'active'], ['22', 'decoded', 'calculates'], ['22', 'decoded', 'increments'], ['active', 'decoded', 'calculates'], ['active', 'decoded', 'increments'], ['calculates', 'decoded', 'increments']]"
"('strb', 'sub')","[['strb', 'sub']]"
"('10.3.2', 'tools', 'disassembly', 'VCD')","[['tools', '10.3.2'], ['VCD', 'disassembly', 'tools'], ['disassembly', 'tools', '10.3.2']]"
"('movs_bug', 'Bug')","[['Bug', 'movs_bug']]"
"('function', 'RAM16', 'bicne', 'uart', 'test_uart', 'internal', 'uart_rx', 'ethmac_reg')","[['test_uart', 'function', 'bicne'], ['function', 'bicne'], ['uart_rx', 'function', 'bicne'], ['internal', 'function', 'bicne'], ['uart', 'function', 'bicne'], ['ethmac_reg', 'function', 'bicne'], ['RAM16', 'function', 'bicne'], ['RAM16', 'function', 'ethmac_reg'], ['RAM16', 'function', 'internal'], ['RAM16', 'function', 'test_uart'], ['RAM16', 'function', 'uart'], ['RAM16', 'function', 'uart_rx'], ['ethmac_reg', 'function', 'internal'], ['ethmac_reg', 'function', 'test_uart'], ['ethmac_reg', 'function', 'uart'], ['ethmac_reg', 'function', 'uart_rx'], ['internal', 'function', 'test_uart'], ['internal', 'function', 'uart'], ['internal', 'function', 'uart_rx'], ['test_uart', 'function', 'uart'], ['test_uart', 'function', 'uart_rx'], ['uart', 'function', 'uart_rx']]"
"('Ethmac DMA access', 'Ethmac DMA', 'fit')","[['fit', 'Ethmac DMA'], ['Ethmac DMA access', 'Ethmac DMA'], ['Ethmac DMA access', 'Ethmac DMA', 'fit']]"
"('tar.gz file', 'server', 'Subversion', 'loader application', 'done so,', 'includes', 'Subversion server', 'Compiler')","[['server', 'Compiler', 'Subversion server'], ['Compiler', 'Subversion server'], ['includes', 'done so,', 'server'], ['done so,', 'server', 'Compiler'], ['Subversion', 'Compiler', 'Subversion server'], ['tar.gz file', 'Compiler', 'Subversion server'], ['loader application', 'Compiler', 'Subversion server'], ['Subversion', 'Compiler', 'loader application'], ['Subversion', 'Compiler', 'server'], ['Subversion', 'Compiler', 'tar.gz file'], ['loader application', 'Compiler', 'server'], ['loader application', 'Compiler', 'tar.gz file'], ['server', 'Compiler', 'tar.gz file']]"
"('lower', 'calculate')","[['calculate', 'lower']]"
"('-c -o', '-o', 'start.o', '-c')","[['start.o', '-o'], ['-c', '-o'], ['-c -o', '-o'], ['-c', '-o', '-c -o'], ['-c', '-o', 'start.o'], ['-c -o', '-o', 'start.o']]"
"('Passed',)",[['Passed']]
"('given', 'swaps', 'written', 'Swap', 'accumulate', 'result')","[['Swap', 'accumulate', 'written'], ['accumulate', 'written', 'swaps'], ['result', 'swaps'], ['given', 'swaps'], ['written', 'swaps'], ['given', 'swaps', 'result'], ['given', 'swaps', 'written'], ['result', 'swaps', 'written']]"
"('Synthesis Results', '11.1')","[['11.1', 'Synthesis Results']]"
"('p flag', 'r6', 'stall cycle', 'store instruction', 'tick', 'store')","[['store', 'stall cycle'], ['tick', 'store instruction', 'r6'], ['store instruction', 'r6', 'stall cycle'], ['r6', 'stall cycle'], ['p flag', 'tick', 'store instruction'], ['r6', 'stall cycle', 'store']]"
"('missed', 'Immediate post-indexed,', '108', 'strobe', 'Register post-indexed,', 'boundary', 'starting')","[['strobe', 'starting'], ['missed', 'strobe', 'starting'], ['boundary', 'strobe', 'starting'], ['108', 'boundary', 'strobe'], ['Register post-indexed,', '108', 'boundary'], ['Immediate post-indexed,', '108', 'boundary'], ['Immediate post-indexed,', '108', 'Register post-indexed,'], ['boundary', 'strobe', 'missed']]"
"('license', 'set architecture', 'RISC processor', 'Architecture', 'v2a instruction', 'ARM instruction')","[['license', 'RISC processor'], ['Architecture', 'v2a instruction', 'license'], ['v2a instruction', 'license', 'RISC processor'], ['set architecture', 'Architecture', 'v2a instruction'], ['ARM instruction', 'Architecture', 'v2a instruction'], ['ARM instruction', 'Architecture', 'set architecture']]"
"('-Supervisor', '-User', 'stc')","[['stc', '-User'], ['-Supervisor', '-User'], ['-Supervisor', '-User', 'stc']]"
"('Lesser', 'General Public', 'Condition', 'License', 'Lesser General Public License')","[['Condition', 'License'], ['Lesser', 'License'], ['General Public', 'Condition', 'License'], ['Lesser General Public License', 'Lesser', 'License'], ['Condition', 'License', 'Lesser']]"
"('Unified', 'Unified instruction')","[['Unified', 'Unified instruction']]"
"('crc16.o xmodem.o', '../mini-libc/libc_asm.o ../mini-libc/memcpy.o', '../mini-libc/printf.o ../mini-libc/libc_asm.o', '-Map', 'boot-loader.map', 'start.o crc16.o', '-Map boot-loader.map', 'xmodem.o elfsplitter.o', 'boot-loader.o start.o', 'elfsplitter.o ../mini-libc/printf.o')","[['-Map', '../mini-libc/libc_asm.o ../mini-libc/memcpy.o'], ['boot-loader.map', '../mini-libc/libc_asm.o ../mini-libc/memcpy.o'], ['xmodem.o elfsplitter.o', '-Map', '../mini-libc/libc_asm.o ../mini-libc/memcpy.o'], ['boot-loader.o start.o', '-Map', '../mini-libc/libc_asm.o ../mini-libc/memcpy.o'], ['crc16.o xmodem.o', '-Map', '../mini-libc/libc_asm.o ../mini-libc/memcpy.o'], ['start.o crc16.o', '-Map', '../mini-libc/libc_asm.o ../mini-libc/memcpy.o'], ['../mini-libc/printf.o ../mini-libc/libc_asm.o', '-Map', '../mini-libc/libc_asm.o ../mini-libc/memcpy.o'], ['elfsplitter.o ../mini-libc/printf.o', '-Map', '../mini-libc/libc_asm.o ../mini-libc/memcpy.o'], ['-Map boot-loader.map', 'boot-loader.map', '../mini-libc/libc_asm.o ../mini-libc/memcpy.o'], ['../mini-libc/printf.o ../mini-libc/libc_asm.o', '-Map', 'boot-loader.o start.o'], ['../mini-libc/printf.o ../mini-libc/libc_asm.o', '-Map', 'crc16.o xmodem.o'], ['../mini-libc/printf.o ../mini-libc/libc_asm.o', '-Map', 'elfsplitter.o ../mini-libc/printf.o'], ['../mini-libc/printf.o ../mini-libc/libc_asm.o', '-Map', 'start.o crc16.o'], ['../mini-libc/printf.o ../mini-libc/libc_asm.o', '-Map', 'xmodem.o elfsplitter.o'], ['boot-loader.o start.o', '-Map', 'crc16.o xmodem.o'], ['boot-loader.o start.o', '-Map', 'elfsplitter.o ../mini-libc/printf.o'], ['boot-loader.o start.o', '-Map', 'start.o crc16.o'], ['boot-loader.o start.o', '-Map', 'xmodem.o elfsplitter.o'], ['crc16.o xmodem.o', '-Map', 'elfsplitter.o ../mini-libc/printf.o'], ['crc16.o xmodem.o', '-Map', 'start.o crc16.o'], ['crc16.o xmodem.o', '-Map', 'xmodem.o elfsplitter.o'], ['elfsplitter.o ../mini-libc/printf.o', '-Map', 'start.o crc16.o'], ['elfsplitter.o ../mini-libc/printf.o', '-Map', 'xmodem.o elfsplitter.o'], ['start.o crc16.o', '-Map', 'xmodem.o elfsplitter.o'], ['-Map', '../mini-libc/libc_asm.o ../mini-libc/memcpy.o', 'boot-loader.map']]"
"('SDRAM I/F', 'SDRAM')","[['SDRAM', 'SDRAM I/F']]"
"('Core Source Files', 'Core Source', 'r0')","[['r0', 'Core Source Files'], ['Core Source', 'Core Source Files'], ['Core Source', 'Core Source Files', 'r0']]"
"('possible', 'Generates')","[['possible', 'Generates']]"
"('Description',)",[['Description']]
"('Amber core,', 'requested', 'operating', 'Load register byte', 'SWI exception handler')","[['requested', 'Amber core,', 'operating'], ['Amber core,', 'operating', 'Load register byte'], ['operating', 'Load register byte'], ['SWI exception handler', 'operating', 'Load register byte'], ['Amber core,', 'operating', 'SWI exception handler']]"
"('compatible', 'simulators', 'Modelsim SE', 'able', 'Modelsim SE v6.5')","[['simulators', 'compatible'], ['able', 'Modelsim SE', 'simulators'], ['Modelsim SE', 'simulators', 'compatible'], ['Modelsim SE v6.5', 'simulators', 'compatible'], ['Modelsim SE', 'simulators', 'Modelsim SE v6.5']]"
"('tag', '""Acorn')","[['""Acorn', 'tag']]"
"('r5', 'Amber23', 'bitwise')","[['bitwise', 'Amber23'], ['r5', 'bitwise', 'Amber23']]"
"('stm2', 'stm instruction')","[['stm2', 'stm instruction']]"
"('db', 'Logical')","[['db', 'Logical']]"
"('functions', 'work')","[['work', 'functions']]"
"('10.6.1', '10.7.2', 'button')","[['10.7.2', 'button'], ['10.6.1', 'button'], ['10.6.1', 'button', '10.7.2']]"
"('viewer', 'grab', 'million', 'ticks', 'Build')","[['million', 'viewer'], ['ticks', 'viewer'], ['grab', 'viewer'], ['Build', 'viewer'], ['Build', 'viewer', 'grab'], ['Build', 'viewer', 'million'], ['Build', 'viewer', 'ticks'], ['grab', 'viewer', 'million'], ['grab', 'viewer', 'ticks'], ['million', 'viewer', 'ticks']]"
"('case', 'edit', 'file system', 'bare', 'Linux file')","[['case', 'Linux file'], ['bare', 'case', 'Linux file'], ['edit', 'case', 'Linux file'], ['file system', 'case', 'Linux file'], ['bare', 'case', 'edit'], ['bare', 'case', 'file system'], ['edit', 'case', 'file system']]"
"('IA32', 'Sourcery GNU', 'Transfer-', 'menu', 'Select', ""'l'"", 'Xmodem', 'COM14', 'pass', ""'j'"", 'loop', 'board')","[['board', 'Sourcery GNU', 'IA32'], ['Sourcery GNU', 'IA32', 'loop'], ['COM14', 'pass', 'menu'], ['pass', 'menu', 'Select'], ['menu', 'Select'], ['Transfer-', 'loop', 'pass'], ['loop', 'pass', 'menu'], [""'j'"", 'Sourcery GNU', 'IA32'], ['Xmodem', 'pass', 'menu'], [""'l'"", 'Sourcery GNU', 'IA32'], ['IA32', 'loop', 'pass'], ['COM14', 'pass', 'Xmodem'], ['COM14', 'pass', 'loop'], ['Xmodem', 'pass', 'loop'], [""'j'"", 'Sourcery GNU', ""'l'""], [""'j'"", 'Sourcery GNU', 'board'], [""'l'"", 'Sourcery GNU', 'board'], ['IA32', 'loop', 'Transfer-']]"
"('normal',)",[['normal']]
"('Settings', 'Define Propagation', 'calling', 'Modelsim GUI', 'compiling', 'design', 'simply', 'throughout', 'Project Settings,')","[['simply', 'Define Propagation', 'calling'], ['Define Propagation', 'calling', 'Project Settings,'], ['calling', 'Project Settings,'], ['Settings', 'simply', 'Define Propagation'], ['compiling', 'Define Propagation', 'calling'], ['design', 'calling', 'Project Settings,'], ['throughout', 'simply', 'Define Propagation'], ['Modelsim GUI', 'calling', 'Project Settings,'], ['compiling', 'Define Propagation', 'simply'], ['Define Propagation', 'calling', 'Modelsim GUI'], ['Define Propagation', 'calling', 'design'], ['Modelsim GUI', 'calling', 'design'], ['Settings', 'simply', 'throughout']]"
"('vmlinux', '.mem', 'vmlinux simulation')","[['vmlinux', '.mem'], ['vmlinux simulation', 'vmlinux', '.mem']]"
"('complicate', 'subtraction', 'accesses')","[['subtraction', 'complicate'], ['accesses', 'complicate'], ['accesses', 'complicate', 'subtraction']]"
"('source file', 'opcode_2', 'r14', 'instructon', 'irq', 'opcode_1', 'stall', 'coproc', 'target address', 'cmp')","[['cmp', 'instructon'], ['coproc', 'opcode_2', 'instructon'], ['opcode_2', 'instructon'], ['opcode_1', 'instructon'], ['r14', 'cmp', 'instructon'], ['irq', 'instructon'], ['stall', 'instructon'], ['target address', 'instructon'], ['source file', 'instructon'], ['cmp', 'instructon', 'irq'], ['cmp', 'instructon', 'opcode_1'], ['cmp', 'instructon', 'opcode_2'], ['cmp', 'instructon', 'source file'], ['cmp', 'instructon', 'stall'], ['cmp', 'instructon', 'target address'], ['irq', 'instructon', 'opcode_1'], ['irq', 'instructon', 'opcode_2'], ['irq', 'instructon', 'source file'], ['irq', 'instructon', 'stall'], ['irq', 'instructon', 'target address'], ['opcode_1', 'instructon', 'opcode_2'], ['opcode_1', 'instructon', 'source file'], ['opcode_1', 'instructon', 'stall'], ['opcode_1', 'instructon', 'target address'], ['opcode_2', 'instructon', 'source file'], ['opcode_2', 'instructon', 'stall'], ['opcode_2', 'instructon', 'target address'], ['source file', 'instructon', 'stall'], ['source file', 'instructon', 'target address'], ['stall', 'instructon', 'target address']]"
"('Field', 'Undefined')","[['Undefined', 'Field']]"
"('return address', 'uart_tx', 'ethmac_tx', 'cache1', 'Branch')","[['ethmac_tx', 'return address'], ['Branch', 'return address'], ['uart_tx', 'return address'], ['cache1', 'return address'], ['Branch', 'return address', 'cache1'], ['Branch', 'return address', 'ethmac_tx'], ['Branch', 'return address', 'uart_tx'], ['cache1', 'return address', 'ethmac_tx'], ['cache1', 'return address', 'uart_tx'], ['ethmac_tx', 'return address', 'uart_tx']]"
"('-a', 'parity bits,', 'flow', 'run -a', 'stop bit', 'hardware flow')","[['flow', 'run -a'], ['-a', 'flow', 'run -a'], ['hardware flow', 'flow', 'run -a'], ['stop bit', 'flow', 'run -a'], ['parity bits,', 'flow', 'run -a'], ['-a', 'flow', 'hardware flow'], ['-a', 'flow', 'parity bits,'], ['-a', 'flow', 'stop bit'], ['hardware flow', 'flow', 'parity bits,'], ['hardware flow', 'flow', 'stop bit'], ['parity bits,', 'flow', 'stop bit']]"
"('Xilinx', 'dialogue', 'HyperTerminal')","[['dialogue', 'HyperTerminal'], ['Xilinx', 'HyperTerminal'], ['Xilinx', 'HyperTerminal', 'dialogue']]"
"('Offset Encoding', 'sw/vmlinux', 'shift_imm', 'C source')","[['sw/vmlinux', 'C source'], ['shift_imm', 'sw/vmlinux', 'C source'], ['Offset Encoding', 'C source'], ['Offset Encoding', 'C source', 'sw/vmlinux']]"
"('libc', 'run vmlinux')","[['libc', 'run vmlinux']]"
"('hardware', 'Contains', 'a25_alu.v', 'FPGA synthesis')","[['Contains', 'hardware'], ['a25_alu.v', 'Contains', 'hardware'], ['FPGA synthesis', 'a25_alu.v', 'Contains']]"
"('gcc', 'Feb', 'Tue', 'GMT')","[['Feb', 'gcc', 'Tue'], ['gcc', 'Tue'], ['GMT', 'gcc', 'Tue'], ['Feb', 'gcc', 'GMT']]"
"('a23_functions.v', 'hw/fpga', 'synthess', 'logic unit', 'o_wb_adr', 'source files,', 'compliment')","[['synthess', 'compliment'], ['hw/fpga', 'compliment'], ['o_wb_adr', 'compliment'], ['a23_functions.v', 'compliment'], ['source files,', 'synthess', 'compliment'], ['logic unit', 'synthess', 'compliment'], ['a23_functions.v', 'compliment', 'hw/fpga'], ['a23_functions.v', 'compliment', 'o_wb_adr'], ['a23_functions.v', 'compliment', 'synthess'], ['hw/fpga', 'compliment', 'o_wb_adr'], ['hw/fpga', 'compliment', 'synthess'], ['o_wb_adr', 'compliment', 'synthess'], ['logic unit', 'synthess', 'source files,']]"
"('chmod +x', 'chmod')","[['chmod', 'chmod +x']]"
"('v20110117211518', 'build')","[['v20110117211518', 'build']]"
"('Shell', 'utilities')","[['utilities', 'Shell']]"
"('4.5.1', 'Tue Feb', '2010.0950')","[['2010.0950', 'Tue Feb'], ['4.5.1', 'Tue Feb'], ['2010.0950', 'Tue Feb', '4.5.1']]"
"('appears',)",[['appears']]
"('3.', 'Carry Flag')","[['3.', 'Carry Flag']]"
"('shown',)",[['shown']]
"(""release'"", 'Menu', 'XP', 'Run', 'click')","[['Menu', 'Run'], ['XP', 'click', 'Run'], ['click', 'Run'], [""release'"", 'click', 'Run'], ['XP', 'click', ""release'""], ['Menu', 'Run', 'click']]"
"('individual', 'combined')","[['combined', 'individual']]"
"('application example', 'stand-alone application', 'simple stand-alone', 'unit', 'complete')","[['unit', 'simple stand-alone'], ['complete', 'simple stand-alone'], ['stand-alone application', 'complete', 'simple stand-alone'], ['application example', 'complete', 'simple stand-alone'], ['complete', 'simple stand-alone', 'unit'], ['application example', 'complete', 'stand-alone application']]"
"('completion', 'takes', 'hour', 'User FIRQ IRQ', 'FIRQ IRQ > SVC', 'minutes', 'viewing', 'analysis', 'User FIRQ', 'FIRQ IRQ >', 'timing', 'FIRQ IRQ', 'User FIRQ IRQ >')","[['takes', 'hour', 'User FIRQ IRQ >'], ['hour', 'User FIRQ IRQ >'], ['completion', 'hour', 'User FIRQ IRQ >'], ['minutes', 'User FIRQ IRQ >'], ['analysis', 'hour', 'User FIRQ IRQ >'], ['timing', 'hour', 'User FIRQ IRQ >'], ['viewing', 'User FIRQ IRQ >'], ['User FIRQ', 'hour', 'User FIRQ IRQ >'], ['FIRQ IRQ', 'hour', 'User FIRQ IRQ >'], ['FIRQ IRQ >', 'hour', 'User FIRQ IRQ >'], ['User FIRQ IRQ', 'hour', 'User FIRQ IRQ >'], ['FIRQ IRQ > SVC', 'hour', 'User FIRQ IRQ >'], ['FIRQ IRQ', 'hour', 'FIRQ IRQ >'], ['FIRQ IRQ', 'hour', 'FIRQ IRQ > SVC'], ['FIRQ IRQ', 'hour', 'User FIRQ'], ['FIRQ IRQ', 'hour', 'User FIRQ IRQ'], ['FIRQ IRQ', 'hour', 'analysis'], ['FIRQ IRQ', 'hour', 'completion'], ['FIRQ IRQ', 'hour', 'takes'], ['FIRQ IRQ', 'hour', 'timing'], ['FIRQ IRQ >', 'hour', 'FIRQ IRQ > SVC'], ['FIRQ IRQ >', 'hour', 'User FIRQ'], ['FIRQ IRQ >', 'hour', 'User FIRQ IRQ'], ['FIRQ IRQ >', 'hour', 'analysis'], ['FIRQ IRQ >', 'hour', 'completion'], ['FIRQ IRQ >', 'hour', 'takes'], ['FIRQ IRQ >', 'hour', 'timing'], ['FIRQ IRQ > SVC', 'hour', 'User FIRQ'], ['FIRQ IRQ > SVC', 'hour', 'User FIRQ IRQ'], ['FIRQ IRQ > SVC', 'hour', 'analysis'], ['FIRQ IRQ > SVC', 'hour', 'completion'], ['FIRQ IRQ > SVC', 'hour', 'takes'], ['FIRQ IRQ > SVC', 'hour', 'timing'], ['User FIRQ', 'hour', 'User FIRQ IRQ'], ['User FIRQ', 'hour', 'analysis'], ['User FIRQ', 'hour', 'completion'], ['User FIRQ', 'hour', 'takes'], ['User FIRQ', 'hour', 'timing'], ['User FIRQ IRQ', 'hour', 'analysis'], ['User FIRQ IRQ', 'hour', 'completion'], ['User FIRQ IRQ', 'hour', 'takes'], ['User FIRQ IRQ', 'hour', 'timing'], ['analysis', 'hour', 'completion'], ['analysis', 'hour', 'takes'], ['analysis', 'hour', 'timing'], ['completion', 'hour', 'takes'], ['completion', 'hour', 'timing'], ['takes', 'hour', 'timing'], ['hour', 'User FIRQ IRQ >', 'minutes'], ['hour', 'User FIRQ IRQ >', 'viewing'], ['minutes', 'User FIRQ IRQ >', 'viewing']]"
"('applied', 'providing')","[['applied', 'providing']]"
"('encode', 'access Post-indexed:', 'adjusted', 'access I25,')","[['encode', 'adjusted'], ['access Post-indexed:', 'encode', 'adjusted'], ['access I25,', 'encode', 'adjusted'], ['access I25,', 'encode', 'access Post-indexed:']]"
"('product P,', 'let x', 'System')","[['System', 'let x'], ['product P,', 'System', 'let x']]"
"('Performance', 'illegally', 'Linux Performance', 'words', 'skipping')","[['skipping', 'words', 'illegally'], ['words', 'illegally'], ['Performance', 'words', 'illegally'], ['Linux Performance', 'words', 'illegally'], ['Linux Performance', 'words', 'Performance'], ['Linux Performance', 'words', 'skipping'], ['Performance', 'words', 'skipping']]"
"('Processor', 'USR')","[['Processor', 'USR']]"
"('47', '44')","[['47', '44']]"
"('fed', 'exactly', '1.0', '0.75')","[['0.75', 'exactly'], ['1.0', 'exactly'], ['fed', '1.0', 'exactly'], ['0.75', 'exactly', '1.0']]"
"('assembly', 'simple application', 'Memory stage')","[['assembly', 'simple application'], ['Memory stage', 'simple application'], ['Memory stage', 'simple application', 'assembly']]"
"('v11.5', 'Xilinx ISE', 'ISE', 'synthesis')","[['v11.5', 'Xilinx ISE'], ['synthesis', 'Xilinx ISE'], ['ISE', 'synthesis', 'Xilinx ISE'], ['synthesis', 'Xilinx ISE', 'v11.5']]"
"('depending',)",[['depending']]
"('renamed', 'placement', 'map')","[['map', 'renamed'], ['placement', 'renamed'], ['map', 'renamed', 'placement']]"
"('Rm',)",[['Rm']]
"(') printf', 'printf')","[['printf', ') printf']]"
"('Core Port', 'Core Port List')","[['Core Port', 'Core Port List']]"
"('General Public License', 'GNU Lesser General', 'Amber Project')","[['Amber Project', 'General Public License'], ['GNU Lesser General', 'Amber Project', 'General Public License']]"
"('FIRQ', 'GNU Tools Usage')","[['FIRQ', 'GNU Tools Usage']]"
"('ldm1', '138')","[['ldm1', '138']]"
"('management', 'variant', 'management unit', 'booting', 'memory management', 'configurations')","[['booting', 'variant'], ['configurations', 'variant'], ['management', 'booting', 'variant'], ['memory management', 'variant'], ['management unit', 'variant'], ['booting', 'variant', 'configurations'], ['booting', 'variant', 'management unit'], ['booting', 'variant', 'memory management'], ['configurations', 'variant', 'management unit'], ['configurations', 'variant', 'memory management'], ['management unit', 'variant', 'memory management']]"
"('Immediate form', 'timers', 'port', 'form', 'entire system')","[['timers', 'entire system', 'Immediate form'], ['entire system', 'Immediate form', 'port'], ['port', 'form'], ['Immediate form', 'port', 'form']]"
"('Interrupt', 'addr_ex', 'adc')","[['addr_ex', 'Interrupt'], ['adc', 'Interrupt'], ['adc', 'Interrupt', 'addr_ex']]"
"('met', 'rerun', 'increment', 'new')","[['met', 'new'], ['increment', 'new'], ['rerun', 'new'], ['increment', 'new', 'met'], ['increment', 'new', 'rerun'], ['met', 'new', 'rerun']]"
"('S20',)",[['S20']]
"('resources', 'versions')","[['versions', 'resources']]"
"('10',)",[['10']]
"('ldr', 'User Mode', 'User')","[['ldr', 'User Mode'], ['User', 'User Mode'], ['User', 'User Mode', 'ldr']]"
"('ld',)",[['ld']]
"('cache', 'Seperate', 'Cond', 'algorithm')","[['algorithm', 'Seperate'], ['cache', 'Seperate'], ['Cond', 'Seperate'], ['Cond', 'Seperate', 'algorithm'], ['Cond', 'Seperate', 'cache'], ['algorithm', 'Seperate', 'cache']]"
"('_outbyte',)",[['_outbyte']]
"('Verilog file', 'Runs', 'everything', 'jumps', 'output file,', 'main reason', 'inside', 'Veritak project', 'start', 'Linux booting', 'validate', ""'Import source"", 'patch file')","[['validate', 'Veritak project', 'patch file'], ['Veritak project', 'patch file'], ['Runs', 'patch file'], ['everything', 'Veritak project', 'patch file'], ['inside', 'Veritak project', 'patch file'], ['jumps', 'patch file'], ['start', 'patch file'], ['main reason', 'Runs', 'patch file'], ['Linux booting', 'patch file'], ['Verilog file', 'patch file'], ['output file,', 'Runs', 'patch file'], [""'Import source"", 'Runs', 'patch file'], ['Linux booting', 'patch file', 'Runs'], ['Linux booting', 'patch file', 'Verilog file'], ['Linux booting', 'patch file', 'Veritak project'], ['Linux booting', 'patch file', 'jumps'], ['Linux booting', 'patch file', 'start'], ['Runs', 'patch file', 'Verilog file'], ['Runs', 'patch file', 'Veritak project'], ['Runs', 'patch file', 'jumps'], ['Runs', 'patch file', 'start'], ['Verilog file', 'patch file', 'Veritak project'], ['Verilog file', 'patch file', 'jumps'], ['Verilog file', 'patch file', 'start'], ['Veritak project', 'patch file', 'jumps'], ['Veritak project', 'patch file', 'start'], ['jumps', 'patch file', 'start'], [""'Import source"", 'Runs', 'main reason'], [""'Import source"", 'Runs', 'output file,'], ['main reason', 'Runs', 'output file,'], ['everything', 'Veritak project', 'inside'], ['everything', 'Veritak project', 'validate'], ['inside', 'Veritak project', 'validate']]"
"('system clock', 'clock frequency')","[['system clock', 'clock frequency']]"
"('buffered', 'requests', 'fetches', 'Either')","[['requests', 'Either', 'fetches'], ['Either', 'fetches'], ['buffered', 'Either', 'fetches'], ['buffered', 'Either', 'requests']]"
"('bus ownership', 'Hardware libary', 'ownership')","[['ownership', 'Hardware libary'], ['bus ownership', 'ownership', 'Hardware libary']]"
"('reset', 'reset logic,', 'Branch BRANCH', 'FPGA initialization', 'change mode', 'link register,', 'Data', 'exception occurs,')","[['reset', 'FPGA initialization'], ['Data', 'FPGA initialization'], ['reset logic,', 'FPGA initialization'], ['change mode', 'reset', 'FPGA initialization'], ['link register,', 'reset', 'FPGA initialization'], ['exception occurs,', 'FPGA initialization'], ['Branch BRANCH', 'FPGA initialization'], ['Branch BRANCH', 'FPGA initialization', 'Data'], ['Branch BRANCH', 'FPGA initialization', 'exception occurs,'], ['Branch BRANCH', 'FPGA initialization', 'reset'], ['Branch BRANCH', 'FPGA initialization', 'reset logic,'], ['Data', 'FPGA initialization', 'exception occurs,'], ['Data', 'FPGA initialization', 'reset'], ['Data', 'FPGA initialization', 'reset logic,'], ['exception occurs,', 'FPGA initialization', 'reset'], ['exception occurs,', 'FPGA initialization', 'reset logic,'], ['reset', 'FPGA initialization', 'reset logic,'], ['change mode', 'reset', 'link register,']]"
"('control', 'datapath control', 'state')","[['control', 'state', 'datapath control'], ['state', 'datapath control']]"
"('operations', 'small', 'caches', 'implementation')","[['operations', 'small'], ['implementation', 'small'], ['caches', 'implementation', 'small'], ['implementation', 'small', 'operations']]"
"('SRAM', 'inflate_bug', 'swap', 'change_mode')","[['swap', 'SRAM'], ['change_mode', 'SRAM'], ['inflate_bug', 'SRAM'], ['change_mode', 'SRAM', 'inflate_bug'], ['change_mode', 'SRAM', 'swap'], ['inflate_bug', 'SRAM', 'swap']]"
"('Let P', 'less', '2nd')","[['less', '2nd', 'Let P'], ['2nd', 'Let P']]"
"('exception', 'processor mode', 'Change status', 'system synthesis')","[['exception', 'processor mode', 'Change status'], ['processor mode', 'Change status'], ['system synthesis', 'Change status'], ['processor mode', 'Change status', 'system synthesis']]"
"('flush function', 'flush')","[['flush', 'flush function']]"
"('reasons', '21')","[['reasons', '21']]"
"('a23_cache.v', 'i_wb_dat', 'compliment adder/subtractor', 'access type', 'encode_imm', 'a25_functions.v')","[['i_wb_dat', 'compliment adder/subtractor'], ['a25_functions.v', 'compliment adder/subtractor'], ['a23_cache.v', 'compliment adder/subtractor'], ['encode_imm', 'compliment adder/subtractor'], ['access type', 'i_wb_dat', 'compliment adder/subtractor'], ['access type', 'a25_functions.v', 'compliment adder/subtractor'], ['access type', 'a23_cache.v', 'compliment adder/subtractor'], ['access type', 'encode_imm', 'compliment adder/subtractor'], ['a23_cache.v', 'compliment adder/subtractor', 'a25_functions.v'], ['a23_cache.v', 'compliment adder/subtractor', 'encode_imm'], ['a23_cache.v', 'compliment adder/subtractor', 'i_wb_dat'], ['a25_functions.v', 'compliment adder/subtractor', 'encode_imm'], ['a25_functions.v', 'compliment adder/subtractor', 'i_wb_dat'], ['encode_imm', 'compliment adder/subtractor', 'i_wb_dat']]"
"('ease', 'character', 'period', 'long', '10.7.1', 'first', 'view')","[['10.7.1', 'character', 'first'], ['character', 'first'], ['ease', 'character', 'first'], ['period', 'character', 'first'], ['long', 'character', 'first'], ['view', 'character', 'first'], ['10.7.1', 'character', 'ease'], ['10.7.1', 'character', 'long'], ['10.7.1', 'character', 'period'], ['10.7.1', 'character', 'view'], ['ease', 'character', 'long'], ['ease', 'character', 'period'], ['ease', 'character', 'view'], ['long', 'character', 'period'], ['long', 'character', 'view'], ['period', 'character', 'view']]"
"('pc', 'REGOP', 'shifter_operand')","[['shifter_operand', 'REGOP', 'pc'], ['REGOP', 'pc']]"
"('taking', 'reversed', 'order', 'take', 'allow', 'twos', 'present')","[['order', 'take'], ['allow', 'take'], ['reversed', 'take'], ['twos', 'take'], ['taking', 'take'], ['present', 'twos', 'take'], ['allow', 'take', 'order'], ['allow', 'take', 'reversed'], ['allow', 'take', 'taking'], ['allow', 'take', 'twos'], ['order', 'take', 'reversed'], ['order', 'take', 'taking'], ['order', 'take', 'twos'], ['reversed', 'take', 'taking'], ['reversed', 'take', 'twos'], ['taking', 'take', 'twos']]"
"('a25_multiply.v', 'correct')","[['correct', 'a25_multiply.v']]"
"('especially', 'Logic Unit', 'functionality', 'purpose', 'Logic', 'Unit')","[['Unit', 'Logic Unit', 'functionality'], ['Logic Unit', 'functionality'], ['Logic', 'functionality'], ['purpose', 'functionality'], ['especially', 'functionality'], ['Logic', 'functionality', 'Logic Unit'], ['Logic', 'functionality', 'especially'], ['Logic', 'functionality', 'purpose'], ['Logic Unit', 'functionality', 'especially'], ['Logic Unit', 'functionality', 'purpose'], ['especially', 'functionality', 'purpose']]"
"('registers', 'uart_rxint', 'carry clear', 'bic_bug')","[['registers', 'carry clear'], ['bic_bug', 'carry clear'], ['uart_rxint', 'carry clear'], ['bic_bug', 'carry clear', 'registers'], ['bic_bug', 'carry clear', 'uart_rxint'], ['registers', 'carry clear', 'uart_rxint']]"
"('none', 'Change', 'triggering', 'Sets')","[['triggering', 'Sets', 'none'], ['Sets', 'none'], ['Change', 'none'], ['Change', 'none', 'Sets']]"
"('simple', 'interactin', 'random', 'ransom timer', 'flow_bug', 'cache3')","[['random', 'flow_bug', 'simple'], ['random', 'cache3'], ['flow_bug', 'simple', 'cache3'], ['simple', 'cache3'], ['interactin', 'simple', 'cache3'], ['ransom timer', 'random', 'cache3'], ['random', 'cache3', 'simple'], ['flow_bug', 'simple', 'interactin']]"
"('complement', 'Example', 'MVN operation')","[['complement', 'MVN operation'], ['Example', 'MVN operation'], ['Example', 'MVN operation', 'complement']]"
"('single', 'based', 'detail')","[['single', 'detail'], ['based', 'single', 'detail']]"
"('11', '1.1', '23')","[['23', '11'], ['1.1', '11'], ['1.1', '11', '23']]"
"('read',)",[['read']]
"('DMA', 'hiboot', 'RAM8', 'mem', 'tb_uart', 'ethernet', 'cache2')","[['mem', 'DMA', 'RAM8'], ['DMA', 'cache2'], ['DMA', 'RAM8'], ['ethernet', 'DMA', 'RAM8'], ['tb_uart', 'DMA', 'RAM8'], ['hiboot', 'DMA', 'RAM8'], ['ethernet', 'DMA', 'hiboot'], ['ethernet', 'DMA', 'mem'], ['ethernet', 'DMA', 'tb_uart'], ['hiboot', 'DMA', 'mem'], ['hiboot', 'DMA', 'tb_uart'], ['mem', 'DMA', 'tb_uart']]"
"('execution code', 'execution', 'condition execution')","[['execution', 'condition execution'], ['execution code', 'execution', 'condition execution']]"
"('vmlinux.mem', 'init file', 'image', 'boot process', 'boot', 'disk image', 'init', 'RAM disk')","[['image', 'boot'], ['init', 'vmlinux.mem', 'image'], ['vmlinux.mem', 'image', 'boot'], ['init file', 'boot'], ['boot process', 'image', 'boot'], ['disk image', 'init', 'vmlinux.mem'], ['RAM disk', 'boot'], ['boot process', 'image', 'vmlinux.mem'], ['RAM disk', 'boot', 'image'], ['RAM disk', 'boot', 'init file'], ['image', 'boot', 'init file']]"
"('Operand', 'Operand Encoding', 'Opcode Encoding', '4.3')","[['Operand', 'Operand Encoding'], ['4.3', 'Operand', 'Operand Encoding'], ['Opcode Encoding', 'Operand', 'Operand Encoding'], ['4.3', 'Operand', 'Opcode Encoding']]"
"('SP605 development', 'USB port', 'use boot-loader')","[['SP605 development', 'use boot-loader'], ['USB port', 'use boot-loader'], ['SP605 development', 'use boot-loader', 'USB port']]"
"('mul',)",[['mul']]
"('simultaneously', 'Currently', 'allows', 'lists', 'indicate', 'every')","[['indicate', 'simultaneously'], ['Currently', 'simultaneously'], ['every', 'allows', 'Currently'], ['allows', 'Currently', 'simultaneously'], ['lists', 'simultaneously'], ['Currently', 'simultaneously', 'indicate'], ['Currently', 'simultaneously', 'lists'], ['indicate', 'simultaneously', 'lists']]"
"('4.5', 'section')","[['4.5', 'section']]"
"('screen grab', 'wall time', 'wall', 'GTKWave viewer', 'finished', 'Usage')","[['wall', 'GTKWave viewer'], ['finished', 'wall', 'GTKWave viewer'], ['Usage', 'finished', 'wall'], ['wall time', 'GTKWave viewer'], ['screen grab', 'GTKWave viewer'], ['screen grab', 'GTKWave viewer', 'wall'], ['screen grab', 'GTKWave viewer', 'wall time'], ['wall', 'GTKWave viewer', 'wall time']]"
"('System -A', 'address tag', 'VLSI')","[['VLSI', 'address tag'], ['System -A', 'VLSI', 'address tag']]"
"('barrel_shift',)",[['barrel_shift']]
"('multiply', 'go')","[['go', 'multiply']]"
"('Function', 'Plus', 'Left')","[['Plus', 'Left', 'Function'], ['Left', 'Function']]"
"('cache_swap_bug', 'flow3', 'sequence')","[['flow3', 'sequence'], ['cache_swap_bug', 'sequence'], ['cache_swap_bug', 'sequence', 'flow3']]"
"('i_wb_ack', 'decode pipeline')","[['i_wb_ack', 'decode pipeline']]"
"('bs_c_in', 'da', 'Rotate Right', 'cout_sel', 'carry_in', 'carry')","[['da', 'Rotate Right'], ['bs_c_in', 'Rotate Right'], ['carry_in', 'carry', 'Rotate Right'], ['carry', 'Rotate Right'], ['cout_sel', 'Rotate Right'], ['bs_c_in', 'Rotate Right', 'carry'], ['bs_c_in', 'Rotate Right', 'cout_sel'], ['bs_c_in', 'Rotate Right', 'da'], ['carry', 'Rotate Right', 'cout_sel'], ['carry', 'Rotate Right', 'da'], ['cout_sel', 'Rotate Right', 'da']]"
"('include', 'r15', '27', 'Common')","[['include', 'Common', '27'], ['Common', '27'], ['r15', 'include', 'Common']]"
"('restrict', 'elf', 'steps', 'remember')","[['elf', 'steps', 'restrict'], ['steps', 'restrict'], ['remember', 'elf', 'steps']]"
"('45',)",[['45']]
"('reading', 'invalidated', 'Fills')","[['Fills', 'reading'], ['invalidated', 'reading'], ['Fills', 'reading', 'invalidated']]"
"('register bank,', 'back', 'execute stage,')","[['back', 'execute stage,'], ['register bank,', 'back', 'execute stage,']]"
"('constrains', 'Simply', 'fails', 'call', 'automatically')","[['call', 'constrains'], ['automatically', 'constrains'], ['Simply', 'call', 'constrains'], ['fails', 'call', 'constrains'], ['Simply', 'call', 'fails'], ['automatically', 'constrains', 'call']]"
"('276411',)",[['276411']]
"('Swap Byte', 'third')","[['third', 'Swap Byte']]"
"('add instruction', 'regop', 'ddr31', ""'s'"", 'swp_lock_bug', 'condition', 'interrupt swi')","[['ddr31', 'condition'], ['swp_lock_bug', 'condition'], ['regop', 'condition'], [""'s'"", 'condition'], ['add instruction', 'interrupt swi', 'condition'], ['interrupt swi', 'condition'], [""'s'"", 'condition', 'ddr31'], [""'s'"", 'condition', 'interrupt swi'], [""'s'"", 'condition', 'regop'], [""'s'"", 'condition', 'swp_lock_bug'], ['ddr31', 'condition', 'interrupt swi'], ['ddr31', 'condition', 'regop'], ['ddr31', 'condition', 'swp_lock_bug'], ['interrupt swi', 'condition', 'regop'], ['interrupt swi', 'condition', 'swp_lock_bug'], ['regop', 'condition', 'swp_lock_bug']]"
"('Wishbone interface', 'load example', 'Load multiple', 'rest', 'block loads,', 'a25_wishbone.v', 'loads', 'r9_firq')","[['loads', 'rest', 'load example'], ['rest', 'load example'], ['a25_wishbone.v', 'block loads,', 'rest'], ['block loads,', 'rest', 'load example'], ['r9_firq', 'block loads,', 'rest'], ['Load multiple', 'rest', 'load example'], ['Wishbone interface', 'a25_wishbone.v', 'block loads,'], ['Wishbone interface', 'r9_firq', 'block loads,'], ['a25_wishbone.v', 'block loads,', 'r9_firq'], ['Load multiple', 'rest', 'block loads,'], ['Load multiple', 'rest', 'loads'], ['block loads,', 'rest', 'loads']]"
"('debug', 'a23_execute.v', 'debug module', 'Ethmac', 'shifter')","[['Ethmac', 'debug module', 'shifter'], ['debug module', 'shifter', 'debug'], ['shifter', 'debug'], ['a23_execute.v', 'shifter', 'debug'], ['a23_execute.v', 'shifter', 'debug module']]"
"('register_bank', 'alu', 'Xilinx library', 'Co-processor', 'a23_fetch.v', 'execute pipeline', 'a25_dcache.v', 'i_wb_err')","[['i_wb_err', 'Xilinx library'], ['Co-processor', 'Xilinx library'], ['a25_dcache.v', 'Xilinx library'], ['alu', 'Co-processor', 'Xilinx library'], ['a23_fetch.v', 'Xilinx library'], ['register_bank', 'Co-processor', 'Xilinx library'], ['execute pipeline', 'Xilinx library'], ['Co-processor', 'Xilinx library', 'a23_fetch.v'], ['Co-processor', 'Xilinx library', 'a25_dcache.v'], ['Co-processor', 'Xilinx library', 'execute pipeline'], ['Co-processor', 'Xilinx library', 'i_wb_err'], ['a23_fetch.v', 'Xilinx library', 'a25_dcache.v'], ['a23_fetch.v', 'Xilinx library', 'execute pipeline'], ['a23_fetch.v', 'Xilinx library', 'i_wb_err'], ['a25_dcache.v', 'Xilinx library', 'execute pipeline'], ['a25_dcache.v', 'Xilinx library', 'i_wb_err'], ['execute pipeline', 'Xilinx library', 'i_wb_err'], ['alu', 'Co-processor', 'register_bank']]"
"('describes', 'Processor mode', '8.4', 'table')","[['8.4', 'table'], ['describes', '8.4', 'table'], ['Processor mode', 'describes', '8.4']]"
"('addresses', 'area', 'read value', 'mov instruction,', 'run time', 'broke')","[['area', 'broke'], ['addresses', 'broke'], ['mov instruction,', 'addresses', 'broke'], ['read value', 'addresses', 'broke'], ['run time', 'addresses', 'broke'], ['mov instruction,', 'addresses', 'read value'], ['mov instruction,', 'addresses', 'run time'], ['read value', 'addresses', 'run time'], ['addresses', 'broke', 'area']]"
"('276311',)",[['276311']]
"('core', 'FPGA system', 'MAC', 'Amber processor core', 'toolset', 'ARM')","[['MAC', 'toolset'], ['core', 'FPGA system', 'MAC'], ['FPGA system', 'MAC', 'toolset'], ['ARM', 'MAC', 'toolset'], ['Amber processor core', 'core', 'FPGA system'], ['ARM', 'MAC', 'FPGA system']]"
"('Wishbone bus', 'registered', 'hit')","[['hit', 'registered', 'Wishbone bus'], ['registered', 'Wishbone bus']]"
"('test', 'verify', 'run barrel_shift', 'language tests,')","[['verify', 'test'], ['run barrel_shift', 'test'], ['language tests,', 'test'], ['language tests,', 'test', 'run barrel_shift'], ['language tests,', 'test', 'verify'], ['run barrel_shift', 'test', 'verify']]"
"('controller', 'Virtex-6 controller')","[['controller', 'Virtex-6 controller']]"
"('not_sel', 'Equivalent', 'vc', 'Stack')","[['vc', 'Equivalent', 'not_sel'], ['Equivalent', 'not_sel'], ['Stack', 'Equivalent', 'not_sel'], ['Stack', 'Equivalent', 'vc']]"
"('verified', 'Versions', 'earlier', 'v2a ISA', 'note', 'explicitly', '2.6', '2.4')","[['earlier', 'v2a ISA'], ['note', 'v2a ISA'], ['explicitly', 'v2a ISA'], ['Versions', 'v2a ISA'], ['verified', 'note', 'v2a ISA'], ['2.6', 'v2a ISA'], ['2.4', 'explicitly', 'v2a ISA'], ['2.6', 'v2a ISA', 'Versions'], ['2.6', 'v2a ISA', 'earlier'], ['2.6', 'v2a ISA', 'explicitly'], ['2.6', 'v2a ISA', 'note'], ['Versions', 'v2a ISA', 'earlier'], ['Versions', 'v2a ISA', 'explicitly'], ['Versions', 'v2a ISA', 'note'], ['earlier', 'v2a ISA', 'explicitly'], ['earlier', 'v2a ISA', 'note'], ['explicitly', 'v2a ISA', 'note']]"
"('Index', 'pl', 'Minus', 'signed', 'left')","[['Minus', 'Index', 'signed'], ['Index', 'signed'], ['pl', 'Index', 'signed'], ['left', 'signed'], ['Minus', 'Index', 'pl'], ['Index', 'signed', 'left']]"
"('product', 'EOR shifter_operand S', 'Rn EOR shifter_operand S', 'Rn EOR shifter_operand', 'EOR shifter_operand', 'Rn EOR')","[['product', 'Rn EOR shifter_operand S'], ['EOR shifter_operand', 'Rn EOR shifter_operand', 'product'], ['Rn EOR shifter_operand', 'product', 'Rn EOR shifter_operand S'], ['Rn EOR', 'EOR shifter_operand S', 'product'], ['EOR shifter_operand S', 'product', 'Rn EOR shifter_operand S'], ['EOR shifter_operand S', 'product', 'Rn EOR shifter_operand']]"
"('blocks', 'around', 'marked', 'large', 'Verilog simulation', 'Usually', 'traces')","[['blocks', 'marked', 'Verilog simulation'], ['marked', 'Verilog simulation'], ['Usually', 'marked', 'Verilog simulation'], ['around', 'Verilog simulation'], ['large', 'blocks', 'marked'], ['traces', 'marked', 'Verilog simulation'], ['Usually', 'marked', 'blocks'], ['Usually', 'marked', 'traces'], ['blocks', 'marked', 'traces'], ['around', 'Verilog simulation', 'marked']]"
"('use', 'loader program', 'entire simulation', 'get', 'sim directory,', 'execution code,', 'store instructions,', 'dump file,', 'execute bit', 'want', 'waveform viewer,', 'utility')","[['want', 'execution code,'], ['get', 'execution code,'], ['use', 'execution code,'], ['utility', 'execution code,'], ['loader program', 'utility', 'execution code,'], ['sim directory,', 'utility', 'execution code,'], ['execute bit', 'utility', 'execution code,'], ['waveform viewer,', 'utility', 'execution code,'], ['entire simulation', 'utility', 'execution code,'], ['dump file,', 'utility', 'execution code,'], ['store instructions,', 'utility', 'execution code,'], ['get', 'execution code,', 'use'], ['get', 'execution code,', 'utility'], ['get', 'execution code,', 'want'], ['use', 'execution code,', 'utility'], ['use', 'execution code,', 'want'], ['utility', 'execution code,', 'want'], ['dump file,', 'utility', 'entire simulation'], ['dump file,', 'utility', 'execute bit'], ['dump file,', 'utility', 'loader program'], ['dump file,', 'utility', 'sim directory,'], ['dump file,', 'utility', 'store instructions,'], ['dump file,', 'utility', 'waveform viewer,'], ['entire simulation', 'utility', 'execute bit'], ['entire simulation', 'utility', 'loader program'], ['entire simulation', 'utility', 'sim directory,'], ['entire simulation', 'utility', 'store instructions,'], ['entire simulation', 'utility', 'waveform viewer,'], ['execute bit', 'utility', 'loader program'], ['execute bit', 'utility', 'sim directory,'], ['execute bit', 'utility', 'store instructions,'], ['execute bit', 'utility', 'waveform viewer,'], ['loader program', 'utility', 'sim directory,'], ['loader program', 'utility', 'store instructions,'], ['loader program', 'utility', 'waveform viewer,'], ['sim directory,', 'utility', 'store instructions,'], ['sim directory,', 'utility', 'waveform viewer,'], ['store instructions,', 'utility', 'waveform viewer,']]"
"('ramdisk image', 'GUI', 'format ramdisk', 'vmlinux.mem memory', 'propagate', 'mvn r7,', 'r0 register', 'Define')","[['GUI', 'vmlinux.mem memory'], ['Define', 'r0 register', 'vmlinux.mem memory'], ['r0 register', 'vmlinux.mem memory'], ['propagate', 'r0 register', 'vmlinux.mem memory'], ['format ramdisk', 'r0 register', 'vmlinux.mem memory'], ['ramdisk image', 'r0 register', 'vmlinux.mem memory'], ['mvn r7,', 'GUI', 'vmlinux.mem memory'], ['Define', 'r0 register', 'format ramdisk'], ['Define', 'r0 register', 'propagate'], ['Define', 'r0 register', 'ramdisk image'], ['format ramdisk', 'r0 register', 'propagate'], ['format ramdisk', 'r0 register', 'ramdisk image'], ['propagate', 'r0 register', 'ramdisk image'], ['GUI', 'vmlinux.mem memory', 'r0 register']]"
"('shifted', 'Core Verilog Structure', 'store example')","[['shifted', 'store example'], ['Core Verilog Structure', 'store example'], ['Core Verilog Structure', 'store example', 'shifted']]"
"('UART', 'L20', 'UART I/F')","[['UART', 'L20', 'UART I/F'], ['L20', 'UART I/F']]"
"('Xilinx Virtex-6', 'Xilinx Virtex-6 DDR3')","[['Xilinx Virtex-6', 'Xilinx Virtex-6 DDR3']]"
"('DDR3 memory', 'mov instruction', 'uart_reg', 'shift amount', 'bcc', 'ddr33')","[['ddr33', 'shift amount', 'DDR3 memory'], ['shift amount', 'DDR3 memory'], ['uart_reg', 'shift amount', 'DDR3 memory'], ['bcc', 'shift amount', 'DDR3 memory'], ['mov instruction', 'ddr33', 'shift amount'], ['mov instruction', 'uart_reg', 'shift amount'], ['mov instruction', 'bcc', 'shift amount'], ['bcc', 'shift amount', 'ddr33'], ['bcc', 'shift amount', 'uart_reg'], ['ddr33', 'shift amount', 'uart_reg']]"
"('Encode Immediate Value Encoding', 'Immediate Value Encoding', 'Encode Immediate', 'Value Encoding', 'Immediate Value', 'Encode Immediate Value', 'Store register byte')","[['Value Encoding', 'Store register byte'], ['Encode Immediate', 'Store register byte'], ['Immediate Value', 'Store register byte'], ['Encode Immediate Value', 'Value Encoding', 'Store register byte'], ['Immediate Value Encoding', 'Value Encoding', 'Store register byte'], ['Immediate Value Encoding', 'Encode Immediate', 'Store register byte'], ['Encode Immediate Value Encoding', 'Store register byte'], ['Encode Immediate', 'Store register byte', 'Encode Immediate Value Encoding'], ['Encode Immediate', 'Store register byte', 'Immediate Value'], ['Encode Immediate', 'Store register byte', 'Value Encoding'], ['Encode Immediate Value Encoding', 'Store register byte', 'Immediate Value'], ['Encode Immediate Value Encoding', 'Store register byte', 'Value Encoding'], ['Immediate Value', 'Store register byte', 'Value Encoding']]"
"('bridge', 'controller bridge')","[['bridge', 'controller bridge']]"
"('memory subsystem', 'stm1', 'worst case', 'stream')","[['stream', 'worst case'], ['stm1', 'worst case'], ['memory subsystem', 'stream', 'worst case'], ['stm1', 'worst case', 'stream']]"
"('word', 'a23_multiply.v', 'instantiated', 'a25_decode.v', 'hw/vlog/tb', 'Wishbone', 'Fetch stage', 'cause')","[['hw/vlog/tb', 'word', 'a23_multiply.v'], ['word', 'a23_multiply.v'], ['cause', 'word', 'a23_multiply.v'], ['a25_decode.v', 'word', 'a23_multiply.v'], ['Wishbone', 'Fetch stage', 'word'], ['Fetch stage', 'word', 'a23_multiply.v'], ['instantiated', 'cause', 'word'], ['Fetch stage', 'word', 'a25_decode.v'], ['Fetch stage', 'word', 'cause'], ['Fetch stage', 'word', 'hw/vlog/tb'], ['a25_decode.v', 'word', 'cause'], ['a25_decode.v', 'word', 'hw/vlog/tb'], ['cause', 'word', 'hw/vlog/tb']]"
"('Rn OR shifter_operand', 'Rn OR')","[['Rn OR', 'Rn OR shifter_operand']]"
"('fp', 'r10_firq', 'instruction fetches,', 'buffer', 'read request', 'Store register', 'access', 'instance')","[['buffer', 'fp'], ['access', 'Store register', 'buffer'], ['Store register', 'buffer', 'fp'], ['instance', 'read request', 'buffer'], ['read request', 'buffer', 'fp'], ['r10_firq', 'buffer', 'fp'], ['instruction fetches,', 'fp'], ['buffer', 'fp', 'instruction fetches,'], ['Store register', 'buffer', 'r10_firq'], ['Store register', 'buffer', 'read request'], ['r10_firq', 'buffer', 'read request']]"
"('Shift Encoding',)",[['Shift Encoding']]
"('DDR3 SDRAM', 'DDR3 SDRAM I/F')","[['DDR3 SDRAM', 'DDR3 SDRAM I/F']]"
"('negated', 'Always', 'Rn shifter_operand S', 'unconditional', 'Rn shifter_operand')","[['unconditional', 'Rn shifter_operand S'], ['Always', 'Rn shifter_operand S'], ['negated', 'Rn shifter_operand S'], ['Rn shifter_operand', 'negated', 'Rn shifter_operand S'], ['Always', 'Rn shifter_operand S', 'negated'], ['Always', 'Rn shifter_operand S', 'unconditional'], ['negated', 'Rn shifter_operand S', 'unconditional']]"
"('divided',)",[['divided']]
"('kernel', 'AMBER_DUMP_VCD', 'xst', ""compile'"", ""'Import"", ""files'"", 'AMBER_DUMP_START', 'version', 'directory', 'memory file')","[['kernel', 'directory'], ['version', 'memory file', 'kernel'], ['memory file', 'kernel', 'directory'], ['xst', 'version', 'memory file'], ['AMBER_DUMP_VCD', 'version', 'memory file'], ['AMBER_DUMP_START', 'memory file', 'kernel'], [""files'"", 'memory file', 'kernel'], [""compile'"", 'memory file', 'kernel'], [""'Import"", 'version', 'memory file'], [""'Import"", 'version', 'AMBER_DUMP_VCD'], [""'Import"", 'version', 'xst'], ['AMBER_DUMP_VCD', 'version', 'xst'], ['AMBER_DUMP_START', 'memory file', ""compile'""], ['AMBER_DUMP_START', 'memory file', ""files'""], ['AMBER_DUMP_START', 'memory file', 'version'], [""compile'"", 'memory file', ""files'""], [""compile'"", 'memory file', 'version'], [""files'"", 'memory file', 'version']]"
"('lrd',)",[['lrd']]
"('older', 'supported', 'incorporating', 'architecture', 'covered', 'patents')","[['architecture', 'supported'], ['incorporating', 'architecture', 'supported'], ['older', 'supported'], ['patents', 'older', 'supported'], ['covered', 'architecture', 'supported'], ['architecture', 'supported', 'older'], ['covered', 'architecture', 'incorporating']]"
"('lines', 'Part', 'Manual')","[['Manual', 'lines'], ['Part', 'Manual', 'lines']]"
"('frequency', 'speed', 'change it,', 'VCO clock')","[['speed', 'frequency', 'VCO clock'], ['frequency', 'VCO clock'], ['change it,', 'VCO clock'], ['change it,', 'VCO clock', 'frequency']]"
"('command line,', 'FPGA target', 'Virtex-6', 'target device', 'Virtex-6 FPGA,')","[['Virtex-6', 'Virtex-6 FPGA,', 'FPGA target'], ['Virtex-6 FPGA,', 'FPGA target'], ['command line,', 'Virtex-6', 'Virtex-6 FPGA,'], ['target device', 'FPGA target'], ['Virtex-6 FPGA,', 'FPGA target', 'target device']]"
"('execution stage', 'boot memory', 'main', 'tag RAM')","[['main', 'execution stage'], ['tag RAM', 'main', 'execution stage'], ['boot memory', 'main', 'execution stage'], ['boot memory', 'main', 'tag RAM']]"
"('SWI exception', 'Verilog Structure', 'Core Verilog', 'r14_svc', 'interrupt', 'r13_irq')","[['interrupt', 'SWI exception'], ['r13_irq', 'SWI exception'], ['r14_svc', 'SWI exception'], ['Verilog Structure', 'SWI exception'], ['Core Verilog', 'SWI exception'], ['Core Verilog', 'SWI exception', 'Verilog Structure'], ['Core Verilog', 'SWI exception', 'interrupt'], ['Core Verilog', 'SWI exception', 'r13_irq'], ['Core Verilog', 'SWI exception', 'r14_svc'], ['Verilog Structure', 'SWI exception', 'interrupt'], ['Verilog Structure', 'SWI exception', 'r13_irq'], ['Verilog Structure', 'SWI exception', 'r14_svc'], ['interrupt', 'SWI exception', 'r13_irq'], ['interrupt', 'SWI exception', 'r14_svc'], ['r13_irq', 'SWI exception', 'r14_svc']]"
"('Hyper', 'linker', 'correct version', 'Terminal', 'applications', 'UART port', 'ISA', 'create bx', 'download longer', 'tell')","[['tell', 'Terminal'], ['ISA', 'applications', 'Terminal'], ['applications', 'Terminal'], ['linker', 'applications', 'Terminal'], ['Hyper', 'applications', 'Terminal'], ['create bx', 'tell', 'Terminal'], ['create bx', 'Hyper', 'applications'], ['correct version', 'Hyper', 'applications'], ['UART port', 'tell', 'Terminal'], ['download longer', 'Hyper', 'applications'], ['Hyper', 'applications', 'ISA'], ['Hyper', 'applications', 'linker'], ['ISA', 'applications', 'linker'], ['correct version', 'Hyper', 'create bx'], ['correct version', 'Hyper', 'download longer'], ['create bx', 'Hyper', 'download longer'], ['applications', 'Terminal', 'tell']]"
"('Shift', 'fd')","[['Shift', 'fd']]"
"('Rn XOR shifter_operand', 'Shift Left', 'positive', 'zero', 'Rn XOR', 'XOR shifter_operand')","[['positive', 'Shift Left', 'zero'], ['positive', 'XOR shifter_operand', 'zero'], ['Shift Left', 'zero', 'Rn XOR shifter_operand'], ['XOR shifter_operand', 'zero', 'Rn XOR shifter_operand'], ['zero', 'Rn XOR shifter_operand'], ['Rn XOR', 'zero', 'Rn XOR shifter_operand'], ['Rn XOR', 'zero', 'Shift Left'], ['Rn XOR', 'zero', 'XOR shifter_operand'], ['Shift Left', 'zero', 'XOR shifter_operand']]"
"('ngbbuild', 'Hello World', 'name', 'colum')","[['ngbbuild', 'name'], ['colum', 'name'], ['Hello World', 'colum', 'name'], ['colum', 'name', 'ngbbuild']]"
"(""'I'"", 'stm', 'flag state')","[['stm', ""'I'"", 'flag state'], [""'I'"", 'flag state']]"
"('input', 'means', 'setting', 'Name Description', 'subtracting')","[['setting', 'input'], ['subtracting', 'input'], ['means', 'input'], ['Name Description', 'subtracting', 'input'], ['means', 'input', 'setting'], ['means', 'input', 'subtracting'], ['setting', 'input', 'subtracting']]"
"('ldc', 'decode', 'usr', 'simple example')","[['ldc', 'simple example'], ['usr', 'simple example'], ['decode', 'ldc', 'simple example'], ['ldc', 'simple example', 'usr']]"
"('test source', 'Includes')","[['Includes', 'test source']]"
"('str',)",[['str']]
"('cpsr_carry', 'cpsr_carry barrel_shift_carry')","[['cpsr_carry', 'cpsr_carry barrel_shift_carry']]"
"('Direction', 'Project directory structure')","[['Direction', 'Project directory structure']]"
"('Uses', 'Used', 'terminate')","[['Used', 'terminate', 'Uses'], ['terminate', 'Uses']]"
"('always', 'later', 'goes')","[['goes', 'always'], ['later', 'goes', 'always']]"
"('offset_12 B22', 'Rn offset_12 B22')","[['offset_12 B22', 'Rn offset_12 B22']]"
"('development', 'a25_execute.v', 'module', 'hw/vlog/xv6_ddr3')","[['hw/vlog/xv6_ddr3', 'development', 'a25_execute.v'], ['development', 'a25_execute.v'], ['module', 'hw/vlog/xv6_ddr3', 'development'], ['module', 'a25_execute.v'], ['development', 'a25_execute.v', 'module']]"
"('stand-alone replacement', 'a25_execute', 'Back stage', 'Write', 'a25_core/', 'replacement')","[['replacement', 'Write', 'stand-alone replacement'], ['Write', 'stand-alone replacement'], ['a25_execute', 'a25_core/', 'replacement'], ['a25_core/', 'replacement', 'Write'], ['Back stage', 'stand-alone replacement'], ['Back stage', 'stand-alone replacement', 'Write']]"
"('high', 'necessary', 'IRQ mask,', 'mask', 'logical', 'conditionally', 'logically', 'another', '2.2.2', 'Total', 'explains')","[['Total', 'conditionally', '2.2.2'], ['conditionally', '2.2.2'], ['another', 'conditionally', '2.2.2'], ['logically', 'conditionally', '2.2.2'], ['logical', 'conditionally', '2.2.2'], ['explains', 'conditionally', '2.2.2'], ['necessary', 'Total', 'conditionally'], ['mask', 'conditionally', '2.2.2'], ['high', 'conditionally', '2.2.2'], ['IRQ mask,', 'necessary', 'Total'], ['Total', 'conditionally', 'another'], ['Total', 'conditionally', 'explains'], ['Total', 'conditionally', 'high'], ['Total', 'conditionally', 'logical'], ['Total', 'conditionally', 'logically'], ['Total', 'conditionally', 'mask'], ['another', 'conditionally', 'explains'], ['another', 'conditionally', 'high'], ['another', 'conditionally', 'logical'], ['another', 'conditionally', 'logically'], ['another', 'conditionally', 'mask'], ['explains', 'conditionally', 'high'], ['explains', 'conditionally', 'logical'], ['explains', 'conditionally', 'logically'], ['explains', 'conditionally', 'mask'], ['high', 'conditionally', 'logical'], ['high', 'conditionally', 'logically'], ['high', 'conditionally', 'mask'], ['logical', 'conditionally', 'logically'], ['logical', 'conditionally', 'mask'], ['logically', 'conditionally', 'mask']]"
"('fragment', 'link cause')","[['fragment', 'link cause']]"
"('SP605 development board', 'Xilinx SP605 development', 'help')","[['help', 'SP605 development board'], ['Xilinx SP605 development', 'help', 'SP605 development board']]"
"('interface', 'end point', 'pipeline architecture', 'pipeline structure', 'instruction caches,')","[['interface', 'pipeline architecture'], ['instruction caches,', 'interface', 'pipeline architecture'], ['pipeline structure', 'interface', 'pipeline architecture'], ['end point', 'interface', 'pipeline architecture'], ['end point', 'interface', 'instruction caches,'], ['end point', 'interface', 'pipeline structure'], ['instruction caches,', 'interface', 'pipeline structure']]"
"('IRQ', 'random timer', 'whole bunch', 'timer', 'bunch')","[['IRQ', 'whole bunch', 'bunch'], ['whole bunch', 'bunch', 'timer'], ['bunch', 'timer'], ['random timer', 'bunch', 'timer'], ['random timer', 'bunch', 'whole bunch']]"
"('decide', 'RAMs')","[['RAMs', 'decide']]"
"('write', 'cacheable_area', 'flow1', 'execute instruction')","[['write', 'execute instruction'], ['flow1', 'execute instruction'], ['cacheable_area', 'execute instruction'], ['cacheable_area', 'execute instruction', 'flow1'], ['cacheable_area', 'execute instruction', 'write'], ['flow1', 'execute instruction', 'write']]"
"('Action', 'mi', 'Equal', 'immediate')","[['mi', 'immediate'], ['Equal', 'Action', 'mi'], ['Action', 'mi', 'immediate']]"
"('Reverse', 'Stack Load', 'Shift Right', 'Load Equivalent', 'ia', 'Carry', 'Stack Load Equivalent')","[['Carry', 'ia', 'Reverse'], ['ia', 'Reverse'], ['Stack Load', 'ia', 'Reverse'], ['Shift Right', 'Carry', 'ia'], ['Load Equivalent', 'Carry', 'ia'], ['Stack Load Equivalent', 'Stack Load', 'ia'], ['Load Equivalent', 'Carry', 'Shift Right'], ['Carry', 'ia', 'Stack Load']]"
"('Project Directory', 'Amber25', 'Directory Structure')","[['Amber25', 'Project Directory'], ['Directory Structure', 'Amber25', 'Project Directory']]"
"('48',)",[['48']]
"('Disassembly',)",[['Disassembly']]
"('brings', 'sure', 'event', 'netlist', 'Propagation')","[['netlist', 'Propagation', 'sure'], ['Propagation', 'sure'], ['brings', 'Propagation', 'sure'], ['event', 'sure'], ['Propagation', 'sure', 'event'], ['brings', 'Propagation', 'netlist']]"
"('register value', 'shift operation', 'shift', 'ddr32', 'swp', 'barrel')","[['shift', 'register value'], ['ddr32', 'register value'], ['barrel', 'register value'], ['swp', 'register value'], ['shift operation', 'register value'], ['barrel', 'register value', 'ddr32'], ['barrel', 'register value', 'shift'], ['barrel', 'register value', 'shift operation'], ['barrel', 'register value', 'swp'], ['ddr32', 'register value', 'shift'], ['ddr32', 'register value', 'shift operation'], ['ddr32', 'register value', 'swp'], ['shift', 'register value', 'shift operation'], ['shift', 'register value', 'swp'], ['shift operation', 'register value', 'swp']]"
"('available', 'Windows', 'Run HyperTerminal', 'Accessories', 'supplied', 'Communications', 'Start Menu')","[['supplied', 'Communications', 'Run HyperTerminal'], ['Communications', 'Run HyperTerminal'], ['Windows', 'Communications', 'Run HyperTerminal'], ['available', 'Windows', 'Communications'], ['Accessories', 'Run HyperTerminal'], ['Start Menu', 'Communications', 'Run HyperTerminal'], ['Accessories', 'Run HyperTerminal', 'Communications'], ['Start Menu', 'Communications', 'Windows'], ['Start Menu', 'Communications', 'supplied'], ['Windows', 'Communications', 'supplied']]"
"('status', 'Mode')","[['Mode', 'status']]"
"('copro_write_data', '-Amber System')","[['copro_write_data', '-Amber System']]"
"('shifter_operand S',)",[['shifter_operand S']]
"('Coprocessor Data', 'Figure', 'Transfer', 'SP605', 'Xilinx SP605', 'Data Transfer', 'SWAP', 'BRANCH', 'Coprocessor', 'User mode', 'FPGA board', 'Single Data')","[['SP605', 'Single Data', 'FPGA board'], ['Single Data', 'FPGA board'], ['Figure', 'FPGA board'], ['BRANCH', 'Figure', 'FPGA board'], ['Transfer', 'FPGA board'], ['Coprocessor', 'SP605', 'Single Data'], ['SWAP', 'FPGA board'], ['Xilinx SP605', 'Figure', 'FPGA board'], ['User mode', 'Coprocessor', 'SP605'], ['Coprocessor Data', 'FPGA board'], ['Data Transfer', 'Figure', 'FPGA board'], ['Coprocessor Data', 'FPGA board', 'Figure'], ['Coprocessor Data', 'FPGA board', 'SWAP'], ['Coprocessor Data', 'FPGA board', 'Single Data'], ['Coprocessor Data', 'FPGA board', 'Transfer'], ['Figure', 'FPGA board', 'SWAP'], ['Figure', 'FPGA board', 'Single Data'], ['Figure', 'FPGA board', 'Transfer'], ['SWAP', 'FPGA board', 'Single Data'], ['SWAP', 'FPGA board', 'Transfer'], ['Single Data', 'FPGA board', 'Transfer'], ['BRANCH', 'Figure', 'Data Transfer'], ['BRANCH', 'Figure', 'Xilinx SP605'], ['Data Transfer', 'Figure', 'Xilinx SP605']]"
"('Accumulate', 'A21')","[['Accumulate', 'A21']]"
"('Width', 'add r1,', 'i_clk', 'mov r0,')","[['Width', 'i_clk', 'add r1,'], ['i_clk', 'mov r0,'], ['i_clk', 'add r1,']]"
"('flexible', 'ISE v11.5', 'options', 'must')","[['must', 'options'], ['flexible', 'ISE v11.5', 'must'], ['ISE v11.5', 'must', 'options']]"
"('well', 'generates', 'final')","[['final', 'well'], ['generates', 'well'], ['final', 'well', 'generates']]"
"('compares', 'bits', 'performs')","[['bits', 'compares'], ['performs', 'bits', 'compares']]"
"('276031', 'u main')","[['276031', 'u main']]"
"('aid', '100', 'debugging')","[['aid', '100'], ['debugging', '100'], ['aid', '100', 'debugging']]"
"('timer_module.v',)",[['timer_module.v']]
"('host', 'modify', 'development board', 'specify', 'compiler')","[['modify', 'host'], ['specify', 'host'], ['compiler', 'host'], ['development board', 'compiler', 'host'], ['compiler', 'host', 'modify'], ['compiler', 'host', 'specify'], ['modify', 'host', 'specify']]"
"('31', 'initial', 'length')","[['31', 'initial'], ['length', 'initial'], ['31', 'initial', 'length']]"
"('Boot-Loader',)",[['Boot-Loader']]
"('unregistered', 'hits', 'gets', 'filled', 'output')","[['unregistered', 'output'], ['filled', 'output'], ['hits', 'unregistered', 'output'], ['gets', 'unregistered', 'output'], ['gets', 'unregistered', 'hits'], ['filled', 'output', 'unregistered']]"
"('46',)",[['46']]
"('main memory', 'decode stage')","[['main memory', 'decode stage']]"
"('target_address', 'cmn')","[['cmn', 'target_address']]"
"('enable', 'needing', 'saved', 'currently', 'locations', 'stored', 'highest', 'requires')","[['locations', 'stored', 'needing'], ['stored', 'needing', 'currently'], ['currently', 'requires'], ['needing', 'currently', 'requires'], ['highest', 'currently', 'requires'], ['enable', 'highest', 'currently'], ['saved', 'highest', 'currently'], ['highest', 'currently', 'needing'], ['enable', 'highest', 'saved']]"
"('Swap SWAP Single', 'REGOP Multiply MULT', 'Data Processing REGOP', 'extensively', 'Single Data Swap', 'Data Swap SWAP')","[['extensively', 'Data Processing REGOP'], ['REGOP Multiply MULT', 'extensively', 'Data Processing REGOP'], ['Single Data Swap', 'extensively', 'Data Processing REGOP'], ['Data Swap SWAP', 'extensively', 'Data Processing REGOP'], ['Swap SWAP Single', 'extensively', 'Data Processing REGOP'], ['Data Swap SWAP', 'extensively', 'REGOP Multiply MULT'], ['Data Swap SWAP', 'extensively', 'Single Data Swap'], ['Data Swap SWAP', 'extensively', 'Swap SWAP Single'], ['REGOP Multiply MULT', 'extensively', 'Single Data Swap'], ['REGOP Multiply MULT', 'extensively', 'Swap SWAP Single'], ['Single Data Swap', 'extensively', 'Swap SWAP Single']]"
"('erased', 'temporary', 'started', 'FIRQ address vector', 'Fast Interrupt request,', 'makes', 'Causes')","[['temporary', 'started', 'Fast Interrupt request,'], ['started', 'Fast Interrupt request,'], ['erased', 'started', 'Fast Interrupt request,'], ['Causes', 'erased', 'started'], ['makes', 'temporary', 'started'], ['FIRQ address vector', 'started', 'Fast Interrupt request,'], ['FIRQ address vector', 'started', 'erased'], ['FIRQ address vector', 'started', 'temporary'], ['erased', 'started', 'temporary']]"
"('updated', 'base')","[['updated', 'base']]"
"('B22',)",[['B22']]
"('independent', 'processing', '12288', 'tells', '4096')","[['4096', 'independent'], ['12288', 'independent'], ['tells', '4096', 'independent'], ['tells', '12288', 'independent'], ['processing', 'tells', '12288'], ['12288', 'independent', '4096']]"
"('ALU Function Encoding', 'performing')","[['performing', 'ALU Function Encoding']]"
"('front', 'Using', 'test.', 'ram', 'listing')","[['Using', 'front'], ['ram', 'Using', 'front'], ['listing', 'Using', 'front'], ['test.', 'Using', 'front'], ['listing', 'Using', 'ram'], ['listing', 'Using', 'test.'], ['ram', 'Using', 'test.']]"
"('Shifter Operand', 'z v', 'v c', 'Shifter', 'n z')","[['Shifter', 'n z'], ['z v', 'Shifter', 'n z'], ['v c', 'Shifter', 'n z'], ['Shifter Operand', 'Shifter', 'n z'], ['Shifter Operand', 'Shifter', 'v c'], ['Shifter Operand', 'Shifter', 'z v'], ['v c', 'Shifter', 'z v']]"
"('Distinguishes', 'L20 Distinguishes')","[['Distinguishes', 'L20 Distinguishes']]"
"('MMU', 'v2a', 'Linux kernel')","[['MMU', 'Linux kernel'], ['v2a', 'Linux kernel'], ['MMU', 'Linux kernel', 'v2a']]"
"('interrupt controller', 'Primary')","[['Primary', 'interrupt controller']]"
"('Download', 'added', 'onto', 'asks')","[['asks', 'onto', 'Download'], ['onto', 'Download'], ['added', 'onto', 'Download'], ['added', 'onto', 'asks']]"
"('Data Swap', 'Coprocessor CORTRANS Register', 'REGOP Multiply', 'SWAP Single', 'Block Data', 'Processing', '2001', 'Pipeline Structure', 'Transfer Software Interrupt', 'Coprocessor Data COREGOP', 'Transfer MTRANS Branch', 'Transfer TRANS', 'Data CODTRANS Transfer', 'Data COREGOP Operation', 'COREGOP Operation Coprocessor', 'SP605 Spartan-6 FPGA', 'Xilinx SP605 Spartan-6', 'Block Data Transfer', 'Coprocessor Data CODTRANS', 'Transfer Coprocessor Data', 'Data Transfer MTRANS', 'Swap SWAP', 'Register Transfer Software')","[['2001', 'SP605 Spartan-6 FPGA'], ['Processing', 'SP605 Spartan-6 FPGA'], ['Pipeline Structure', 'SP605 Spartan-6 FPGA'], ['REGOP Multiply', 'SP605 Spartan-6 FPGA'], ['Block Data', 'SP605 Spartan-6 FPGA'], ['Transfer TRANS', 'SP605 Spartan-6 FPGA'], ['SWAP Single', 'SP605 Spartan-6 FPGA'], ['Data Swap', 'SP605 Spartan-6 FPGA'], ['Swap SWAP', 'SP605 Spartan-6 FPGA'], ['Xilinx SP605 Spartan-6', 'Processing', 'SP605 Spartan-6 FPGA'], ['Transfer Software Interrupt', 'Processing', 'SP605 Spartan-6 FPGA'], ['COREGOP Operation Coprocessor', 'Processing', 'SP605 Spartan-6 FPGA'], ['Coprocessor Data CODTRANS', 'Processing', 'SP605 Spartan-6 FPGA'], ['Coprocessor Data COREGOP', 'Processing', 'SP605 Spartan-6 FPGA'], ['Data Transfer MTRANS', 'Processing', 'SP605 Spartan-6 FPGA'], ['Register Transfer Software', 'Processing', 'SP605 Spartan-6 FPGA'], ['Block Data Transfer', 'Processing', 'SP605 Spartan-6 FPGA'], ['Coprocessor CORTRANS Register', 'Processing', 'SP605 Spartan-6 FPGA'], ['Transfer MTRANS Branch', 'Processing', 'SP605 Spartan-6 FPGA'], ['Data CODTRANS Transfer', 'Processing', 'SP605 Spartan-6 FPGA'], ['Data COREGOP Operation', 'Processing', 'SP605 Spartan-6 FPGA'], ['Transfer Coprocessor Data', 'Processing', 'SP605 Spartan-6 FPGA'], ['2001', 'SP605 Spartan-6 FPGA', 'Block Data'], ['2001', 'SP605 Spartan-6 FPGA', 'Data Swap'], ['2001', 'SP605 Spartan-6 FPGA', 'Pipeline Structure'], ['2001', 'SP605 Spartan-6 FPGA', 'Processing'], ['2001', 'SP605 Spartan-6 FPGA', 'REGOP Multiply'], ['2001', 'SP605 Spartan-6 FPGA', 'SWAP Single'], ['2001', 'SP605 Spartan-6 FPGA', 'Swap SWAP'], ['2001', 'SP605 Spartan-6 FPGA', 'Transfer TRANS'], ['Block Data', 'SP605 Spartan-6 FPGA', 'Data Swap'], ['Block Data', 'SP605 Spartan-6 FPGA', 'Pipeline Structure'], ['Block Data', 'SP605 Spartan-6 FPGA', 'Processing'], ['Block Data', 'SP605 Spartan-6 FPGA', 'REGOP Multiply'], ['Block Data', 'SP605 Spartan-6 FPGA', 'SWAP Single'], ['Block Data', 'SP605 Spartan-6 FPGA', 'Swap SWAP'], ['Block Data', 'SP605 Spartan-6 FPGA', 'Transfer TRANS'], ['Data Swap', 'SP605 Spartan-6 FPGA', 'Pipeline Structure'], ['Data Swap', 'SP605 Spartan-6 FPGA', 'Processing'], ['Data Swap', 'SP605 Spartan-6 FPGA', 'REGOP Multiply'], ['Data Swap', 'SP605 Spartan-6 FPGA', 'SWAP Single'], ['Data Swap', 'SP605 Spartan-6 FPGA', 'Swap SWAP'], ['Data Swap', 'SP605 Spartan-6 FPGA', 'Transfer TRANS'], ['Pipeline Structure', 'SP605 Spartan-6 FPGA', 'Processing'], ['Pipeline Structure', 'SP605 Spartan-6 FPGA', 'REGOP Multiply'], ['Pipeline Structure', 'SP605 Spartan-6 FPGA', 'SWAP Single'], ['Pipeline Structure', 'SP605 Spartan-6 FPGA', 'Swap SWAP'], ['Pipeline Structure', 'SP605 Spartan-6 FPGA', 'Transfer TRANS'], ['Processing', 'SP605 Spartan-6 FPGA', 'REGOP Multiply'], ['Processing', 'SP605 Spartan-6 FPGA', 'SWAP Single'], ['Processing', 'SP605 Spartan-6 FPGA', 'Swap SWAP'], ['Processing', 'SP605 Spartan-6 FPGA', 'Transfer TRANS'], ['REGOP Multiply', 'SP605 Spartan-6 FPGA', 'SWAP Single'], ['REGOP Multiply', 'SP605 Spartan-6 FPGA', 'Swap SWAP'], ['REGOP Multiply', 'SP605 Spartan-6 FPGA', 'Transfer TRANS'], ['SWAP Single', 'SP605 Spartan-6 FPGA', 'Swap SWAP'], ['SWAP Single', 'SP605 Spartan-6 FPGA', 'Transfer TRANS'], ['Swap SWAP', 'SP605 Spartan-6 FPGA', 'Transfer TRANS'], ['Block Data Transfer', 'Processing', 'COREGOP Operation Coprocessor'], ['Block Data Transfer', 'Processing', 'Coprocessor CORTRANS Register'], ['Block Data Transfer', 'Processing', 'Coprocessor Data CODTRANS'], ['Block Data Transfer', 'Processing', 'Coprocessor Data COREGOP'], ['Block Data Transfer', 'Processing', 'Data CODTRANS Transfer'], ['Block Data Transfer', 'Processing', 'Data COREGOP Operation'], ['Block Data Transfer', 'Processing', 'Data Transfer MTRANS'], ['Block Data Transfer', 'Processing', 'Register Transfer Software'], ['Block Data Transfer', 'Processing', 'Transfer Coprocessor Data'], ['Block Data Transfer', 'Processing', 'Transfer MTRANS Branch'], ['Block Data Transfer', 'Processing', 'Transfer Software Interrupt'], ['Block Data Transfer', 'Processing', 'Xilinx SP605 Spartan-6'], ['COREGOP Operation Coprocessor', 'Processing', 'Coprocessor CORTRANS Register'], ['COREGOP Operation Coprocessor', 'Processing', 'Coprocessor Data CODTRANS'], ['COREGOP Operation Coprocessor', 'Processing', 'Coprocessor Data COREGOP'], ['COREGOP Operation Coprocessor', 'Processing', 'Data CODTRANS Transfer'], ['COREGOP Operation Coprocessor', 'Processing', 'Data COREGOP Operation'], ['COREGOP Operation Coprocessor', 'Processing', 'Data Transfer MTRANS'], ['COREGOP Operation Coprocessor', 'Processing', 'Register Transfer Software'], ['COREGOP Operation Coprocessor', 'Processing', 'Transfer Coprocessor Data'], ['COREGOP Operation Coprocessor', 'Processing', 'Transfer MTRANS Branch'], ['COREGOP Operation Coprocessor', 'Processing', 'Transfer Software Interrupt'], ['COREGOP Operation Coprocessor', 'Processing', 'Xilinx SP605 Spartan-6'], ['Coprocessor CORTRANS Register', 'Processing', 'Coprocessor Data CODTRANS'], ['Coprocessor CORTRANS Register', 'Processing', 'Coprocessor Data COREGOP'], ['Coprocessor CORTRANS Register', 'Processing', 'Data CODTRANS Transfer'], ['Coprocessor CORTRANS Register', 'Processing', 'Data COREGOP Operation'], ['Coprocessor CORTRANS Register', 'Processing', 'Data Transfer MTRANS'], ['Coprocessor CORTRANS Register', 'Processing', 'Register Transfer Software'], ['Coprocessor CORTRANS Register', 'Processing', 'Transfer Coprocessor Data'], ['Coprocessor CORTRANS Register', 'Processing', 'Transfer MTRANS Branch'], ['Coprocessor CORTRANS Register', 'Processing', 'Transfer Software Interrupt'], ['Coprocessor CORTRANS Register', 'Processing', 'Xilinx SP605 Spartan-6'], ['Coprocessor Data CODTRANS', 'Processing', 'Coprocessor Data COREGOP'], ['Coprocessor Data CODTRANS', 'Processing', 'Data CODTRANS Transfer'], ['Coprocessor Data CODTRANS', 'Processing', 'Data COREGOP Operation'], ['Coprocessor Data CODTRANS', 'Processing', 'Data Transfer MTRANS'], ['Coprocessor Data CODTRANS', 'Processing', 'Register Transfer Software'], ['Coprocessor Data CODTRANS', 'Processing', 'Transfer Coprocessor Data'], ['Coprocessor Data CODTRANS', 'Processing', 'Transfer MTRANS Branch'], ['Coprocessor Data CODTRANS', 'Processing', 'Transfer Software Interrupt'], ['Coprocessor Data CODTRANS', 'Processing', 'Xilinx SP605 Spartan-6'], ['Coprocessor Data COREGOP', 'Processing', 'Data CODTRANS Transfer'], ['Coprocessor Data COREGOP', 'Processing', 'Data COREGOP Operation'], ['Coprocessor Data COREGOP', 'Processing', 'Data Transfer MTRANS'], ['Coprocessor Data COREGOP', 'Processing', 'Register Transfer Software'], ['Coprocessor Data COREGOP', 'Processing', 'Transfer Coprocessor Data'], ['Coprocessor Data COREGOP', 'Processing', 'Transfer MTRANS Branch'], ['Coprocessor Data COREGOP', 'Processing', 'Transfer Software Interrupt'], ['Coprocessor Data COREGOP', 'Processing', 'Xilinx SP605 Spartan-6'], ['Data CODTRANS Transfer', 'Processing', 'Data COREGOP Operation'], ['Data CODTRANS Transfer', 'Processing', 'Data Transfer MTRANS'], ['Data CODTRANS Transfer', 'Processing', 'Register Transfer Software'], ['Data CODTRANS Transfer', 'Processing', 'Transfer Coprocessor Data'], ['Data CODTRANS Transfer', 'Processing', 'Transfer MTRANS Branch'], ['Data CODTRANS Transfer', 'Processing', 'Transfer Software Interrupt'], ['Data CODTRANS Transfer', 'Processing', 'Xilinx SP605 Spartan-6'], ['Data COREGOP Operation', 'Processing', 'Data Transfer MTRANS'], ['Data COREGOP Operation', 'Processing', 'Register Transfer Software'], ['Data COREGOP Operation', 'Processing', 'Transfer Coprocessor Data'], ['Data COREGOP Operation', 'Processing', 'Transfer MTRANS Branch'], ['Data COREGOP Operation', 'Processing', 'Transfer Software Interrupt'], ['Data COREGOP Operation', 'Processing', 'Xilinx SP605 Spartan-6'], ['Data Transfer MTRANS', 'Processing', 'Register Transfer Software'], ['Data Transfer MTRANS', 'Processing', 'Transfer Coprocessor Data'], ['Data Transfer MTRANS', 'Processing', 'Transfer MTRANS Branch'], ['Data Transfer MTRANS', 'Processing', 'Transfer Software Interrupt'], ['Data Transfer MTRANS', 'Processing', 'Xilinx SP605 Spartan-6'], ['Register Transfer Software', 'Processing', 'Transfer Coprocessor Data'], ['Register Transfer Software', 'Processing', 'Transfer MTRANS Branch'], ['Register Transfer Software', 'Processing', 'Transfer Software Interrupt'], ['Register Transfer Software', 'Processing', 'Xilinx SP605 Spartan-6'], ['Transfer Coprocessor Data', 'Processing', 'Transfer MTRANS Branch'], ['Transfer Coprocessor Data', 'Processing', 'Transfer Software Interrupt'], ['Transfer Coprocessor Data', 'Processing', 'Xilinx SP605 Spartan-6'], ['Transfer MTRANS Branch', 'Processing', 'Transfer Software Interrupt'], ['Transfer MTRANS Branch', 'Processing', 'Xilinx SP605 Spartan-6'], ['Transfer Software Interrupt', 'Processing', 'Xilinx SP605 Spartan-6']]"
"('mlas_bug', 'mla')","[['mlas_bug', 'mla']]"
"('Single Data Transfer TRANS', 'SWAP Single Data Transfer', 'freely', 'REGOP Multiply MULT Single', 'Swap SWAP Single Data', 'Single Data Swap SWAP', 'Data Processing REGOP Multiply', 'Data Swap SWAP Single')","[['freely', 'Data Processing REGOP Multiply'], ['Single Data Transfer TRANS', 'freely', 'Data Processing REGOP Multiply'], ['Single Data Swap SWAP', 'freely', 'Data Processing REGOP Multiply'], ['Swap SWAP Single Data', 'freely', 'Data Processing REGOP Multiply'], ['REGOP Multiply MULT Single', 'freely', 'Data Processing REGOP Multiply'], ['SWAP Single Data Transfer', 'freely', 'Data Processing REGOP Multiply'], ['Data Swap SWAP Single', 'freely', 'Data Processing REGOP Multiply'], ['Data Swap SWAP Single', 'freely', 'REGOP Multiply MULT Single'], ['Data Swap SWAP Single', 'freely', 'SWAP Single Data Transfer'], ['Data Swap SWAP Single', 'freely', 'Single Data Swap SWAP'], ['Data Swap SWAP Single', 'freely', 'Single Data Transfer TRANS'], ['Data Swap SWAP Single', 'freely', 'Swap SWAP Single Data'], ['REGOP Multiply MULT Single', 'freely', 'SWAP Single Data Transfer'], ['REGOP Multiply MULT Single', 'freely', 'Single Data Swap SWAP'], ['REGOP Multiply MULT Single', 'freely', 'Single Data Transfer TRANS'], ['REGOP Multiply MULT Single', 'freely', 'Swap SWAP Single Data'], ['SWAP Single Data Transfer', 'freely', 'Single Data Swap SWAP'], ['SWAP Single Data Transfer', 'freely', 'Single Data Transfer TRANS'], ['SWAP Single Data Transfer', 'freely', 'Swap SWAP Single Data'], ['Single Data Swap SWAP', 'freely', 'Single Data Transfer TRANS'], ['Single Data Swap SWAP', 'freely', 'Swap SWAP Single Data'], ['Single Data Transfer TRANS', 'freely', 'Swap SWAP Single Data']]"
"('Xilinx Spartan-6',)",[['Xilinx Spartan-6']]
"('changes', '107')","[['changes', '107']]"
"('identical', 'ones', '2048')","[['2048', 'identical'], ['ones', 'identical'], ['2048', 'identical', 'ones']]"
"('unless', 'Overall', 'better', 'completely', 'details', 'closely', 'performance')","[['better', 'completely'], ['performance', 'Overall', 'completely'], ['Overall', 'completely'], ['unless', 'better', 'completely'], ['closely', 'completely'], ['details', 'completely'], ['Overall', 'completely', 'better'], ['Overall', 'completely', 'closely'], ['Overall', 'completely', 'details'], ['better', 'completely', 'closely'], ['better', 'completely', 'details'], ['closely', 'completely', 'details']]"
"('$AMBER_BASE', 'switch', 'menu item', 'correct operation', 'Verilog Project')","[['$AMBER_BASE', 'correct operation'], ['switch', 'correct operation'], ['menu item', 'correct operation'], ['Verilog Project', 'correct operation'], ['$AMBER_BASE', 'correct operation', 'Verilog Project'], ['$AMBER_BASE', 'correct operation', 'menu item'], ['$AMBER_BASE', 'correct operation', 'switch'], ['Verilog Project', 'correct operation', 'menu item'], ['Verilog Project', 'correct operation', 'switch'], ['menu item', 'correct operation', 'switch']]"
"('system service', 'Software')","[['Software', 'system service']]"
"('mounts', 'configured', 'error')","[['mounts', 'error'], ['configured', 'mounts', 'error']]"
"('modifications', 'focus', 'Value')","[['focus', 'modifications', 'Value'], ['modifications', 'Value']]"
"('3072', 'resulting', 'Block', 'fast', 'FIRQ Mask,')","[['3072', 'fast'], ['Block', '3072', 'fast'], ['resulting', 'FIRQ Mask,', 'Block'], ['FIRQ Mask,', 'Block', '3072']]"
"('needed', 'LR U23', 'Save PC', 'including', 'shifter_operand L24 =')","[['needed', 'shifter_operand L24 ='], ['including', 'shifter_operand L24 ='], ['LR U23', 'shifter_operand L24 ='], ['Save PC', 'including', 'shifter_operand L24 ='], ['LR U23', 'shifter_operand L24 =', 'including'], ['LR U23', 'shifter_operand L24 =', 'needed'], ['including', 'shifter_operand L24 =', 'needed']]"
"('Core', 'Core Specification')","[['Core', 'Core Specification']]"
"('inputs', 'Swaps', 'zeros', 'Increment After', 'Decrement Before', 'Overflow')","[['Overflow', 'zeros', 'Swaps'], ['zeros', 'Swaps'], ['inputs', 'Swaps'], ['Decrement Before', 'zeros', 'Swaps'], ['Increment After', 'zeros', 'Swaps'], ['inputs', 'Swaps', 'zeros'], ['Decrement Before', 'zeros', 'Increment After'], ['Decrement Before', 'zeros', 'Overflow'], ['Increment After', 'zeros', 'Overflow']]"
"('Introduction',)",[['Introduction']]
"('screen', 'Amber package')","[['screen', 'Amber package']]"
"('Amber UART',)",[['Amber UART']]
"('wishbone interface', 'pipeline', 'instruction', 'core Instruction', 'miss', 'conflict')","[['miss', 'core Instruction'], ['instruction', 'conflict', 'core Instruction'], ['conflict', 'core Instruction'], ['pipeline', 'conflict', 'core Instruction'], ['wishbone interface', 'pipeline', 'conflict'], ['instruction', 'conflict', 'pipeline'], ['conflict', 'core Instruction', 'miss']]"
"('patch files,', 'source code,', 'waveform viewer', 'instructions')","[['instructions', 'waveform viewer'], ['source code,', 'instructions', 'waveform viewer'], ['patch files,', 'instructions', 'waveform viewer'], ['patch files,', 'instructions', 'source code,']]"
"('Read', 'asserted', 'read cycle', 'Active')","[['Read', 'asserted', 'Active'], ['asserted', 'Active'], ['read cycle', 'Active'], ['asserted', 'Active', 'read cycle']]"
"('object', '14', 'Back')","[['object', '14'], ['Back', 'object', '14']]"
"('S22', 'rightmost', 'Examine')","[['S22', 'rightmost'], ['Examine', 'S22', 'rightmost']]"
"('standard',)",[['standard']]
"('Linux', 'Verilog source', 'Verilog', 'Amber project')","[['Verilog', 'Linux', 'Amber project'], ['Linux', 'Amber project'], ['Verilog source', 'Amber project'], ['Linux', 'Amber project', 'Verilog source']]"
"('verifying', 'supporting', 'FPGA synthesis makefile')","[['supporting', 'FPGA synthesis makefile'], ['verifying', 'FPGA synthesis makefile'], ['supporting', 'FPGA synthesis makefile', 'verifying']]"
"('together', 'generating', 'preceding', 'assumes', 'Otherwise')","[['preceding', 'generating'], ['together', 'assumes', 'generating'], ['assumes', 'generating'], ['Otherwise', 'generating'], ['Otherwise', 'generating', 'assumes'], ['Otherwise', 'generating', 'preceding'], ['assumes', 'generating', 'preceding']]"
"('GNU linker,', 'Hyper Terminal', 'working')","[['working', 'Hyper Terminal'], ['GNU linker,', 'working', 'Hyper Terminal']]"
"('store log', 'Category', 'Bit', 'log')","[['log', 'Bit', 'store log'], ['Bit', 'store log'], ['Category', 'store log'], ['Bit', 'store log', 'Category']]"
"('Rotate', 'CO', 'ea', '{ c_in,', 'Ignore', 'Decrement')","[['CO', 'Decrement'], ['ea', 'CO', 'Decrement'], ['Rotate', '{ c_in,', 'Decrement'], ['{ c_in,', 'Decrement'], ['Ignore', '{ c_in,', 'Decrement'], ['Ignore', '{ c_in,', 'Rotate'], ['CO', 'Decrement', '{ c_in,']]"
"('complex', '15', 'encoding')","[['complex', '15'], ['encoding', 'complex', '15']]"
"('Mnemonic', 'Mnemonic extension', 'extension')","[['Mnemonic', 'Mnemonic extension'], ['extension', 'Mnemonic extension'], ['Mnemonic', 'Mnemonic extension', 'extension']]"
"('stmib', 'lmdib', 'stmfa', 'Use', 'Signed', 'lt', 'b_zero_extend_8', 'Empty Descending', 'Rn -shifter_operand')","[['Signed', 'b_zero_extend_8'], ['lt', 'b_zero_extend_8'], ['stmfa', 'Signed', 'b_zero_extend_8'], ['lmdib', 'Rn -shifter_operand', 'b_zero_extend_8'], ['Rn -shifter_operand', 'b_zero_extend_8'], ['stmib', 'Signed', 'b_zero_extend_8'], ['Use', 'lt', 'b_zero_extend_8'], ['Empty Descending', 'b_zero_extend_8'], ['Empty Descending', 'b_zero_extend_8', 'Rn -shifter_operand'], ['Empty Descending', 'b_zero_extend_8', 'Signed'], ['Empty Descending', 'b_zero_extend_8', 'lt'], ['Rn -shifter_operand', 'b_zero_extend_8', 'Signed'], ['Rn -shifter_operand', 'b_zero_extend_8', 'lt'], ['Signed', 'b_zero_extend_8', 'lt'], ['stmfa', 'Signed', 'stmib']]"
"('detected', 'larger')","[['detected', 'larger']]"
"('4.4', 'exception handler', 'handler', 'determine', 'service')","[['service', '4.4'], ['handler', '4.4'], ['determine', '4.4'], ['exception handler', '4.4'], ['determine', '4.4', 'exception handler'], ['determine', '4.4', 'handler'], ['determine', '4.4', 'service'], ['exception handler', '4.4', 'handler'], ['exception handler', '4.4', 'service'], ['handler', '4.4', 'service']]"
"('alone', 'real', 'Amber project area')","[['alone', 'real', 'Amber project area'], ['real', 'Amber project area']]"
"('20', 'boot-loader application', 'wrapping', 'sources', 'misses', 'issues')","[['sources', 'wrapping', 'issues'], ['wrapping', 'issues'], ['misses', 'wrapping', 'issues'], ['20', 'wrapping', 'issues'], ['boot-loader application', 'misses', 'wrapping'], ['20', 'wrapping', 'misses'], ['20', 'wrapping', 'sources'], ['misses', 'wrapping', 'sources']]"
"('Load register', 'r12_firq', 'second', 'Verilog module', 'lp', '( lp', 'r13_svc', 'Subtract')","[['second', '( lp', 'Subtract'], ['( lp', 'Subtract', 'Verilog module'], ['Subtract', 'Verilog module'], ['r12_firq', 'Verilog module'], ['r13_svc', 'Verilog module'], ['lp', 'Verilog module'], ['Load register', 'lp', 'Verilog module'], ['Subtract', 'Verilog module', 'lp'], ['Subtract', 'Verilog module', 'r12_firq'], ['Subtract', 'Verilog module', 'r13_svc'], ['lp', 'Verilog module', 'r12_firq'], ['lp', 'Verilog module', 'r13_svc'], ['r12_firq', 'Verilog module', 'r13_svc']]"
"('logic', 'index', 'executed', 'shift logic', 'Ethmac project')","[['logic', 'index', 'executed'], ['index', 'executed', 'Ethmac project'], ['executed', 'Ethmac project'], ['shift logic', 'executed', 'Ethmac project'], ['index', 'executed', 'shift logic']]"
"('Increment Before', ""two's"", '1.', 'Arithmetic', 'sign')","[['sign', ""two's""], ['Arithmetic', ""two's""], ['1.', 'Arithmetic', ""two's""], ['Increment Before', ""two's""], ['Arithmetic', ""two's"", 'Increment Before'], ['Arithmetic', ""two's"", 'sign'], ['Increment Before', ""two's"", 'sign']]"
"('Rn offset_12 B22 =', 'Rn offset_12', 'offset_12 B22 =')","[['Rn offset_12', 'offset_12 B22 ='], ['Rn offset_12 B22 =', 'offset_12 B22 ='], ['Rn offset_12', 'offset_12 B22 =', 'Rn offset_12 B22 =']]"
"('Configurable',)",[['Configurable']]
"('Data COREGOP', 'SWAP Single Data', 'Register Transfer', 'Transfer MTRANS', 'Data CODTRANS', 'Coprocessor CORTRANS', 'Single', 'Transfer Coprocessor', 'Data Transfer TRANS', 'Transfer Software', 'Data Processing', 'SP605 Spartan-6', 'Single Data Transfer', 'COREGOP Operation', 'Transfer TRANS Block', 'Interrupt SWI')","[['Single', 'SP605 Spartan-6'], ['Single', 'Interrupt SWI'], ['Transfer MTRANS', 'Single', 'Interrupt SWI'], ['Data Processing', 'Single', 'Interrupt SWI'], ['COREGOP Operation', 'Single', 'Interrupt SWI'], ['Transfer Software', 'Single', 'Interrupt SWI'], ['Data COREGOP', 'Single', 'Interrupt SWI'], ['Register Transfer', 'Single', 'Interrupt SWI'], ['Data CODTRANS', 'Single', 'Interrupt SWI'], ['Coprocessor CORTRANS', 'Single', 'Interrupt SWI'], ['Transfer Coprocessor', 'Single', 'Interrupt SWI'], ['Data Transfer TRANS', 'SP605 Spartan-6'], ['Data Transfer TRANS', 'Interrupt SWI'], ['Transfer TRANS Block', 'SP605 Spartan-6'], ['Transfer TRANS Block', 'Interrupt SWI'], ['Single Data Transfer', 'SP605 Spartan-6'], ['Single Data Transfer', 'Interrupt SWI'], ['SWAP Single Data', 'SP605 Spartan-6'], ['SWAP Single Data', 'Interrupt SWI'], ['Data Transfer TRANS', 'Interrupt SWI', 'SWAP Single Data'], ['Data Transfer TRANS', 'Interrupt SWI', 'Single'], ['Data Transfer TRANS', 'Interrupt SWI', 'Single Data Transfer'], ['Data Transfer TRANS', 'Interrupt SWI', 'Transfer TRANS Block'], ['SWAP Single Data', 'Interrupt SWI', 'Single'], ['SWAP Single Data', 'Interrupt SWI', 'Single Data Transfer'], ['SWAP Single Data', 'Interrupt SWI', 'Transfer TRANS Block'], ['Single', 'Interrupt SWI', 'Single Data Transfer'], ['Single', 'Interrupt SWI', 'Transfer TRANS Block'], ['Single Data Transfer', 'Interrupt SWI', 'Transfer TRANS Block'], ['COREGOP Operation', 'Single', 'Coprocessor CORTRANS'], ['COREGOP Operation', 'Single', 'Data CODTRANS'], ['COREGOP Operation', 'Single', 'Data COREGOP'], ['COREGOP Operation', 'Single', 'Data Processing'], ['COREGOP Operation', 'Single', 'Register Transfer'], ['COREGOP Operation', 'Single', 'Transfer Coprocessor'], ['COREGOP Operation', 'Single', 'Transfer MTRANS'], ['COREGOP Operation', 'Single', 'Transfer Software'], ['Coprocessor CORTRANS', 'Single', 'Data CODTRANS'], ['Coprocessor CORTRANS', 'Single', 'Data COREGOP'], ['Coprocessor CORTRANS', 'Single', 'Data Processing'], ['Coprocessor CORTRANS', 'Single', 'Register Transfer'], ['Coprocessor CORTRANS', 'Single', 'Transfer Coprocessor'], ['Coprocessor CORTRANS', 'Single', 'Transfer MTRANS'], ['Coprocessor CORTRANS', 'Single', 'Transfer Software'], ['Data CODTRANS', 'Single', 'Data COREGOP'], ['Data CODTRANS', 'Single', 'Data Processing'], ['Data CODTRANS', 'Single', 'Register Transfer'], ['Data CODTRANS', 'Single', 'Transfer Coprocessor'], ['Data CODTRANS', 'Single', 'Transfer MTRANS'], ['Data CODTRANS', 'Single', 'Transfer Software'], ['Data COREGOP', 'Single', 'Data Processing'], ['Data COREGOP', 'Single', 'Register Transfer'], ['Data COREGOP', 'Single', 'Transfer Coprocessor'], ['Data COREGOP', 'Single', 'Transfer MTRANS'], ['Data COREGOP', 'Single', 'Transfer Software'], ['Data Processing', 'Single', 'Register Transfer'], ['Data Processing', 'Single', 'Transfer Coprocessor'], ['Data Processing', 'Single', 'Transfer MTRANS'], ['Data Processing', 'Single', 'Transfer Software'], ['Register Transfer', 'Single', 'Transfer Coprocessor'], ['Register Transfer', 'Single', 'Transfer MTRANS'], ['Register Transfer', 'Single', 'Transfer Software'], ['Transfer Coprocessor', 'Single', 'Transfer MTRANS'], ['Transfer Coprocessor', 'Single', 'Transfer Software'], ['Transfer MTRANS', 'Single', 'Transfer Software']]"
"('Spartan-6',)",[['Spartan-6']]
"('FPGA development', 'Core pipeline', 'evironment', 'Pipeline Operation', 'modificatiosn', 'structure', 'processor system')","[['structure', 'evironment', 'Core pipeline'], ['evironment', 'Core pipeline'], ['modificatiosn', 'Core pipeline'], ['Pipeline Operation', 'evironment', 'Core pipeline'], ['processor system', 'evironment', 'Core pipeline'], ['FPGA development', 'evironment', 'Core pipeline'], ['evironment', 'Core pipeline', 'modificatiosn'], ['FPGA development', 'evironment', 'Pipeline Operation'], ['FPGA development', 'evironment', 'processor system'], ['FPGA development', 'evironment', 'structure'], ['Pipeline Operation', 'evironment', 'processor system'], ['Pipeline Operation', 'evironment', 'structure'], ['processor system', 'evironment', 'structure']]"
"('Amber system', 'Scaled register offset', 'DDR3 controller', 'Xilinx Coregen')","[['Amber system', 'Xilinx Coregen'], ['DDR3 controller', 'Xilinx Coregen'], ['Scaled register offset', 'DDR3 controller', 'Xilinx Coregen'], ['Amber system', 'Xilinx Coregen', 'DDR3 controller']]"
"('rightward', 'Let m')","[['rightward', 'Let m']]"
"('ln', 'boot-loader.o')","[['ln', 'boot-loader.o']]"
"('indexing', 'modes')","[['modes', 'indexing']]"
"('Send', 'next')","[['next', 'Send']]"
"('sends', 'packets', 'Memory')","[['sends', 'Memory'], ['packets', 'Memory'], ['packets', 'Memory', 'sends']]"
"('le', 'bit', 'Repeat', 'greater', 'done y')","[['le', 'bit'], ['greater', 'Repeat', 'done y'], ['Repeat', 'done y', 'le'], ['done y', 'le', 'bit']]"
"('writes', 'register', 'Register List', 'CRd')","[['register', 'CRd'], ['writes', 'Register List', 'CRd'], ['Register List', 'CRd'], ['Register List', 'CRd', 'register']]"
"('r14_irq', 'r13_firq', '( pc')","[['r13_firq', '( pc'], ['r14_irq', '( pc'], ['r13_firq', '( pc', 'r14_irq']]"
"('102', '109')","[['109', '102']]"
"('Wishbone Interface', 'FPGA synthesis process', 'IRQ address vector', 'executing', 'location', 'Interface')","[['Interface', 'location', 'Wishbone Interface'], ['location', 'Wishbone Interface'], ['executing', 'location', 'Wishbone Interface'], ['FPGA synthesis process', 'location', 'Wishbone Interface'], ['IRQ address vector', 'location', 'Wishbone Interface'], ['FPGA synthesis process', 'location', 'IRQ address vector'], ['FPGA synthesis process', 'location', 'Interface'], ['FPGA synthesis process', 'location', 'executing'], ['IRQ address vector', 'location', 'Interface'], ['IRQ address vector', 'location', 'executing'], ['Interface', 'location', 'executing']]"
"('wishbone access', 'Load', 'Set Encoding')","[['Load', 'wishbone access', 'Set Encoding'], ['wishbone access', 'Set Encoding']]"
"('Reset', 'Processor Mode')","[['Reset', 'Processor Mode']]"
"('connection dialogue', 'UART interface', 'done')","[['done', 'UART interface'], ['connection dialogue', 'done', 'UART interface']]"
"('immediately', 'leaves', 'Word', 'Finally', 'unchanged')","[['leaves', 'Word'], ['unchanged', 'Word'], ['Finally', 'leaves', 'Word'], ['immediately', 'Word'], ['immediately', 'Word', 'leaves'], ['immediately', 'Word', 'unchanged'], ['leaves', 'Word', 'unchanged']]"
"('additions', 'Configuration', 'Core Type', 'Cache Configuration')","[['additions', 'Core Type'], ['Configuration', 'additions', 'Core Type'], ['Cache Configuration', 'additions', 'Core Type'], ['Cache Configuration', 'additions', 'Configuration']]"
"('EOR', 'Rs', 'shifter_operand S bit', 'al', ""'L'"")","[['al', 'Rs'], [""'L'"", 'EOR', 'al'], ['EOR', 'al', 'Rs'], ['shifter_operand S bit', 'EOR', 'al'], [""'L'"", 'EOR', 'shifter_operand S bit']]"
"('load', 'subset', 'reread instruction', 'pre_fetch_instruction register', 'system', 'start_address', 'mode', 'execute stage', 'fetch')","[['mode', 'reread instruction'], ['subset', 'fetch', 'reread instruction'], ['fetch', 'reread instruction'], ['system', 'reread instruction'], ['start_address', 'reread instruction'], ['load', 'reread instruction'], ['pre_fetch_instruction register', 'mode', 'reread instruction'], ['execute stage', 'start_address', 'reread instruction'], ['fetch', 'reread instruction', 'load'], ['fetch', 'reread instruction', 'mode'], ['fetch', 'reread instruction', 'start_address'], ['fetch', 'reread instruction', 'system'], ['load', 'reread instruction', 'mode'], ['load', 'reread instruction', 'start_address'], ['load', 'reread instruction', 'system'], ['mode', 'reread instruction', 'start_address'], ['mode', 'reread instruction', 'system'], ['start_address', 'reread instruction', 'system']]"
"('frame', 'correctly')","[['frame', 'correctly']]"
"('Empty Ascending', 'Full Descending', 'Stack Store', 'Store Equivalent', 'shifter_operand -Rn', 'Fill')","[['Fill', 'Full Descending'], ['Fill', 'Empty Ascending'], ['Fill', 'Stack Store'], ['Fill', 'shifter_operand -Rn'], ['Store Equivalent', 'Fill', 'shifter_operand -Rn']]"
"('adder/subtractor', 'synthsis', 'FPGA synthsis', 'Tick')","[['synthsis', 'Tick'], ['adder/subtractor', 'FPGA synthsis', 'Tick'], ['FPGA synthsis', 'Tick'], ['FPGA synthsis', 'Tick', 'synthsis']]"
"('lsr', 'Stack Store Equivalent')","[['lsr', 'Stack Store Equivalent']]"
"('gt', 'directly')","[['gt', 'directly']]"
"('Name',)",[['Name']]
"('early',)",[['early']]
"('iMPACT', 'via', 'like', 'anything', '10.6', 'starts', 'Programs', 'messages', 'specific')","[['starts', 'via'], ['anything', 'messages', '10.6'], ['messages', '10.6', 'via'], ['like', 'via'], ['specific', '10.6', 'via'], ['10.6', 'via'], ['Programs', 'via'], ['iMPACT', 'messages', '10.6'], ['10.6', 'via', 'Programs'], ['10.6', 'via', 'like'], ['10.6', 'via', 'starts'], ['Programs', 'via', 'like'], ['Programs', 'via', 'starts'], ['like', 'via', 'starts'], ['anything', 'messages', 'iMPACT'], ['messages', '10.6', 'specific']]"
"('puts', 'IA32 GNU/Linux Installer', 'Code Sourcery GNU', 'downloads', 'documentation', 'Sourcery GNU package', 'waiting', 'IA32 GNU/Linux', 'completes')","[['documentation', 'Sourcery GNU package'], ['completes', 'Sourcery GNU package'], ['downloads', 'Sourcery GNU package'], ['waiting', 'documentation', 'Sourcery GNU package'], ['puts', 'Sourcery GNU package'], ['IA32 GNU/Linux', 'Sourcery GNU package'], ['IA32 GNU/Linux Installer', 'waiting', 'documentation'], ['Code Sourcery GNU', 'puts', 'Sourcery GNU package'], ['IA32 GNU/Linux', 'Sourcery GNU package', 'completes'], ['IA32 GNU/Linux', 'Sourcery GNU package', 'documentation'], ['IA32 GNU/Linux', 'Sourcery GNU package', 'downloads'], ['IA32 GNU/Linux', 'Sourcery GNU package', 'puts'], ['completes', 'Sourcery GNU package', 'documentation'], ['completes', 'Sourcery GNU package', 'downloads'], ['completes', 'Sourcery GNU package', 'puts'], ['documentation', 'Sourcery GNU package', 'downloads'], ['documentation', 'Sourcery GNU package', 'puts'], ['downloads', 'Sourcery GNU package', 'puts']]"
"('device', 'FPGA target device')","[['device', 'FPGA target device']]"
"('core instead,', 'synthesize')","[['synthesize', 'core instead,']]"
"('conflict_rd', 'address exception', 'add')","[['conflict_rd', 'address exception'], ['add', 'address exception'], ['add', 'address exception', 'conflict_rd']]"
"('export XILINX=/opt/Xilinx/11.1/ISE', 'following', 'export')","[['following', 'export', 'export XILINX=/opt/Xilinx/11.1/ISE'], ['export', 'export XILINX=/opt/Xilinx/11.1/ISE']]"
"('Dabhand', '-A', 'RISC', 'Amber FPGA')","[['-A', 'RISC', 'Amber FPGA'], ['RISC', 'Amber FPGA'], ['Dabhand', 'RISC', 'Amber FPGA'], ['-A', 'RISC', 'Dabhand']]"
"('size', 'FPGA device', 'shows')","[['shows', 'FPGA device'], ['size', 'FPGA device'], ['shows', 'FPGA device', 'size']]"
"('ed', 'amount', 'append', 'Extent', 'find')","[['Extent', 'amount', 'find'], ['amount', 'find'], ['ed', 'append', 'Extent'], ['append', 'Extent', 'amount']]"
"('MII', 'Specification', 'I25', 'Immediate', 'PC', 'LR', 'L24', 'U23')","[['Specification', 'MII'], ['Immediate', 'MII'], ['LR', 'Immediate', 'MII'], ['I25', 'Specification', 'MII'], ['L24', 'Immediate', 'MII'], ['U23', 'Specification', 'MII'], ['PC', 'U23', 'Specification'], ['L24', 'Immediate', 'LR'], ['Immediate', 'MII', 'Specification'], ['I25', 'Specification', 'U23']]"
"('compile', 'software')","[['compile', 'software']]"
"('World', 'line mode,', 'type')","[['type', 'World', 'line mode,'], ['World', 'line mode,']]"
"('a2x_core.v',)",[['a2x_core.v']]
"('three', 'capable')","[['capable', 'three']]"
"('GNU tool chain', 'compiled', 'GNU cross-compiler', 'ready', 'Sourcery package,', 'Code Sourcery package,')","[['compiled', 'GNU tool chain'], ['ready', 'Sourcery package,', 'compiled'], ['Sourcery package,', 'compiled', 'GNU tool chain'], ['GNU cross-compiler', 'compiled', 'GNU tool chain'], ['Code Sourcery package,', 'compiled', 'GNU tool chain'], ['Code Sourcery package,', 'compiled', 'GNU cross-compiler'], ['Code Sourcery package,', 'compiled', 'Sourcery package,'], ['GNU cross-compiler', 'compiled', 'Sourcery package,']]"
"('-C', '> boot-loader.dis', 'boot-loader_memparams.v arm-none-linux-gnueabi-objdump', '> boot-loader.mem', 'boot-loader.mem boot-loader_memparams.v', 'boot-loader.mem')","[['boot-loader.mem', '-C', '> boot-loader.mem'], ['-C', '> boot-loader.mem'], ['boot-loader_memparams.v arm-none-linux-gnueabi-objdump', '-C', '> boot-loader.mem'], ['boot-loader.mem boot-loader_memparams.v', '-C', '> boot-loader.mem'], ['> boot-loader.dis', '-C', '> boot-loader.mem'], ['> boot-loader.dis', '-C', 'boot-loader.mem'], ['> boot-loader.dis', '-C', 'boot-loader.mem boot-loader_memparams.v'], ['> boot-loader.dis', '-C', 'boot-loader_memparams.v arm-none-linux-gnueabi-objdump'], ['boot-loader.mem', '-C', 'boot-loader.mem boot-loader_memparams.v'], ['boot-loader.mem', '-C', 'boot-loader_memparams.v arm-none-linux-gnueabi-objdump'], ['boot-loader.mem boot-loader_memparams.v', '-C', 'boot-loader_memparams.v arm-none-linux-gnueabi-objdump']]"
"('represent', 'predetermined', 'ALU Function', 'involves', 'respectively')","[['predetermined', 'represent', 'ALU Function'], ['represent', 'ALU Function'], ['involves', 'represent', 'ALU Function'], ['respectively', 'involves', 'represent'], ['involves', 'represent', 'predetermined']]"
"('library file', 'Copy', 'stand', 'C program')","[['Copy', 'library file'], ['stand', 'library file'], ['C program', 'library file'], ['C program', 'library file', 'Copy'], ['C program', 'library file', 'stand'], ['Copy', 'library file', 'stand']]"
"('range', '106')","[['range', '106']]"
"('Table', '4.7', 'data')","[['data', 'Table'], ['4.7', 'data', 'Table']]"
"('cp', 'libc library', 'initrd', 'bitgen')","[['bitgen', 'libc library'], ['initrd', 'libc library'], ['cp', 'libc library'], ['bitgen', 'libc library', 'cp'], ['bitgen', 'libc library', 'initrd'], ['cp', 'libc library', 'initrd']]"
"('Block RAMs', 'FIRQs', 'link register')","[['FIRQs', 'link register'], ['Block RAMs', 'link register'], ['Block RAMs', 'link register', 'FIRQs']]"
"('running', '80')","[['running', '80']]"
"('end_address', 'amber source')","[['end_address', 'amber source']]"
"('12.1', 'etc.', '10.4', 'installed')","[['10.4', 'installed'], ['12.1', 'installed'], ['etc.', '10.4', 'installed'], ['etc.', '12.1', 'installed'], ['10.4', 'installed', '12.1']]"
"('16', 'TRANS', '( sp', '( ip')","[['TRANS', '( sp'], ['TRANS', '( ip'], ['16', 'TRANS', '( ip']]"
"('GNU/Linux', 'Code Sourcery', 'GNU')","[['GNU/Linux', 'GNU'], ['Code Sourcery', 'GNU/Linux', 'GNU']]"
"('comment', 'turn', '10.4.3', 'free')","[['turn', 'free'], ['comment', 'turn', 'free'], ['10.4.3', 'free'], ['10.4.3', 'free', 'turn']]"
"('parity', 'flow control', 'changed', 'stop', 'Verilog code,', 'prior')","[['changed', 'stop', 'flow control'], ['stop', 'flow control'], ['prior', 'changed', 'stop'], ['parity', 'flow control'], ['Verilog code,', 'changed', 'stop'], ['Verilog code,', 'changed', 'prior'], ['parity', 'flow control', 'stop']]"
"('Lite', 'Linux version')","[['Lite', 'Linux version']]"
"('called.', 'Create', 'omit', 'gives')","[['omit', 'gives', 'called.'], ['gives', 'called.'], ['Create', 'called.'], ['Create', 'called.', 'gives']]"
"('overload', 'Verilog implementation')","[['overload', 'Verilog implementation']]"
"('hiboot mem', 'entire', 'entire sequence', 'DMA access', 'code sequence')","[['entire', 'hiboot mem'], ['code sequence', 'entire', 'hiboot mem'], ['entire sequence', 'DMA access', 'entire'], ['DMA access', 'entire', 'hiboot mem'], ['DMA access', 'entire', 'code sequence']]"
"('354', 'passed', 'embedded')","[['embedded', 'passed'], ['354', 'passed'], ['354', 'passed', 'embedded']]"
"('Write Back stage', 'limited', 'Write Back', 'comprise', 'sending')","[['limited', 'Write Back'], ['comprise', 'Write Back stage', 'sending'], ['Write Back stage', 'sending', 'Write Back'], ['sending', 'Write Back'], ['limited', 'Write Back', 'sending']]"
"('depend', 'Next', 'protocol', 'programs')","[['depend', 'protocol'], ['programs', 'protocol'], ['Next', 'depend', 'protocol'], ['depend', 'protocol', 'programs']]"
"('""Hello', 'lenght', 'World""', 'AMBER_DUMP_LENGTH define', 'simple test', '/dev/root', 'addr f0000000,', '/sbin/init', 'addr', 'mov r10,', ""type 'run"", 'program', 'f0000000', 'str r10,', 'test pass', 'test ethmac-test,', 'pass value', 'c8', 'run understands,', 'c4', 'simulation control', ""-h'"", 'simulation', 'run hello-world')","[['World""', 'simulation'], ['program', 'simulation'], ['/sbin/init', 'simulation'], ['""Hello', 'simulation'], ['/dev/root', 'simulation'], [""-h'"", 'simulation'], ['lenght', 'simulation'], ['addr', 'simulation'], ['f0000000', 'simulation'], ['c8', 'simulation'], ['c4', 'addr', 'simulation'], ['simple test', 'simulation'], ['pass value', 'addr', 'simulation'], ['simulation control', 'addr', 'simulation'], ['test pass', 'addr', 'simulation'], [""type 'run"", 'simulation'], ['run understands,', 'addr', 'simulation'], ['AMBER_DUMP_LENGTH define', 'addr', 'simulation'], ['test ethmac-test,', 'addr', 'simulation'], ['mov r10,', 'addr', 'simulation'], ['str r10,', 'addr', 'simulation'], ['addr f0000000,', 'simulation'], ['run hello-world', 'addr', 'simulation'], ['AMBER_DUMP_LENGTH define', 'addr', 'c4'], ['AMBER_DUMP_LENGTH define', 'addr', 'mov r10,'], ['AMBER_DUMP_LENGTH define', 'addr', 'pass value'], ['AMBER_DUMP_LENGTH define', 'addr', 'run hello-world'], ['AMBER_DUMP_LENGTH define', 'addr', 'run understands,'], ['AMBER_DUMP_LENGTH define', 'addr', 'simulation control'], ['AMBER_DUMP_LENGTH define', 'addr', 'str r10,'], ['AMBER_DUMP_LENGTH define', 'addr', 'test ethmac-test,'], ['AMBER_DUMP_LENGTH define', 'addr', 'test pass'], ['c4', 'addr', 'mov r10,'], ['c4', 'addr', 'pass value'], ['c4', 'addr', 'run hello-world'], ['c4', 'addr', 'run understands,'], ['c4', 'addr', 'simulation control'], ['c4', 'addr', 'str r10,'], ['c4', 'addr', 'test ethmac-test,'], ['c4', 'addr', 'test pass'], ['mov r10,', 'addr', 'pass value'], ['mov r10,', 'addr', 'run hello-world'], ['mov r10,', 'addr', 'run understands,'], ['mov r10,', 'addr', 'simulation control'], ['mov r10,', 'addr', 'str r10,'], ['mov r10,', 'addr', 'test ethmac-test,'], ['mov r10,', 'addr', 'test pass'], ['pass value', 'addr', 'run hello-world'], ['pass value', 'addr', 'run understands,'], ['pass value', 'addr', 'simulation control'], ['pass value', 'addr', 'str r10,'], ['pass value', 'addr', 'test ethmac-test,'], ['pass value', 'addr', 'test pass'], ['run hello-world', 'addr', 'run understands,'], ['run hello-world', 'addr', 'simulation control'], ['run hello-world', 'addr', 'str r10,'], ['run hello-world', 'addr', 'test ethmac-test,'], ['run hello-world', 'addr', 'test pass'], ['run understands,', 'addr', 'simulation control'], ['run understands,', 'addr', 'str r10,'], ['run understands,', 'addr', 'test ethmac-test,'], ['run understands,', 'addr', 'test pass'], ['simulation control', 'addr', 'str r10,'], ['simulation control', 'addr', 'test ethmac-test,'], ['simulation control', 'addr', 'test pass'], ['str r10,', 'addr', 'test ethmac-test,'], ['str r10,', 'addr', 'test pass'], ['test ethmac-test,', 'addr', 'test pass'], ['""Hello', 'simulation', ""-h'""], ['""Hello', 'simulation', '/dev/root'], ['""Hello', 'simulation', '/sbin/init'], ['""Hello', 'simulation', 'World""'], ['""Hello', 'simulation', 'addr'], ['""Hello', 'simulation', 'addr f0000000,'], ['""Hello', 'simulation', 'c8'], ['""Hello', 'simulation', 'f0000000'], ['""Hello', 'simulation', 'lenght'], ['""Hello', 'simulation', 'program'], ['""Hello', 'simulation', 'simple test'], ['""Hello', 'simulation', ""type 'run""], [""-h'"", 'simulation', '/dev/root'], [""-h'"", 'simulation', '/sbin/init'], [""-h'"", 'simulation', 'World""'], [""-h'"", 'simulation', 'addr'], [""-h'"", 'simulation', 'addr f0000000,'], [""-h'"", 'simulation', 'c8'], [""-h'"", 'simulation', 'f0000000'], [""-h'"", 'simulation', 'lenght'], [""-h'"", 'simulation', 'program'], [""-h'"", 'simulation', 'simple test'], [""-h'"", 'simulation', ""type 'run""], ['/dev/root', 'simulation', '/sbin/init'], ['/dev/root', 'simulation', 'World""'], ['/dev/root', 'simulation', 'addr'], ['/dev/root', 'simulation', 'addr f0000000,'], ['/dev/root', 'simulation', 'c8'], ['/dev/root', 'simulation', 'f0000000'], ['/dev/root', 'simulation', 'lenght'], ['/dev/root', 'simulation', 'program'], ['/dev/root', 'simulation', 'simple test'], ['/dev/root', 'simulation', ""type 'run""], ['/sbin/init', 'simulation', 'World""'], ['/sbin/init', 'simulation', 'addr'], ['/sbin/init', 'simulation', 'addr f0000000,'], ['/sbin/init', 'simulation', 'c8'], ['/sbin/init', 'simulation', 'f0000000'], ['/sbin/init', 'simulation', 'lenght'], ['/sbin/init', 'simulation', 'program'], ['/sbin/init', 'simulation', 'simple test'], ['/sbin/init', 'simulation', ""type 'run""], ['World""', 'simulation', 'addr'], ['World""', 'simulation', 'addr f0000000,'], ['World""', 'simulation', 'c8'], ['World""', 'simulation', 'f0000000'], ['World""', 'simulation', 'lenght'], ['World""', 'simulation', 'program'], ['World""', 'simulation', 'simple test'], ['World""', 'simulation', ""type 'run""], ['addr', 'simulation', 'addr f0000000,'], ['addr', 'simulation', 'c8'], ['addr', 'simulation', 'f0000000'], ['addr', 'simulation', 'lenght'], ['addr', 'simulation', 'program'], ['addr', 'simulation', 'simple test'], ['addr', 'simulation', ""type 'run""], ['addr f0000000,', 'simulation', 'c8'], ['addr f0000000,', 'simulation', 'f0000000'], ['addr f0000000,', 'simulation', 'lenght'], ['addr f0000000,', 'simulation', 'program'], ['addr f0000000,', 'simulation', 'simple test'], ['addr f0000000,', 'simulation', ""type 'run""], ['c8', 'simulation', 'f0000000'], ['c8', 'simulation', 'lenght'], ['c8', 'simulation', 'program'], ['c8', 'simulation', 'simple test'], ['c8', 'simulation', ""type 'run""], ['f0000000', 'simulation', 'lenght'], ['f0000000', 'simulation', 'program'], ['f0000000', 'simulation', 'simple test'], ['f0000000', 'simulation', ""type 'run""], ['lenght', 'simulation', 'program'], ['lenght', 'simulation', 'simple test'], ['lenght', 'simulation', ""type 'run""], ['program', 'simulation', 'simple test'], ['program', 'simulation', ""type 'run""], ['simple test', 'simulation', ""type 'run""]]"
"('miss occurs,', 'Set')","[['Set', 'miss occurs,']]"
"('8.1', '2.2.1', 'unsigned')","[['unsigned', '8.1'], ['2.2.1', 'unsigned', '8.1']]"
