{"vcs1":{"timestamp_begin":1700144383.346822810, "rt":9.47, "ut":8.63, "st":0.58}}
{"vcselab":{"timestamp_begin":1700144392.911236643, "rt":1.64, "ut":0.38, "st":0.20}}
{"link":{"timestamp_begin":1700144394.640538828, "rt":0.44, "ut":0.19, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700144382.474801919}
{"VCS_COMP_START_TIME": 1700144382.474801919}
{"VCS_COMP_END_TIME": 1700144403.658567043}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 369724}}
{"stitch_vcselab": {"peak_mem": 240004}}
