 lw 0 1 mcand  
 lw 0 2 mplier
 lw 0 3 testBitMp
 lw 0 5 testnand
L1 beq 3 4 done 
 nand 2 3 4
 beq 5 4 L2
 add 7 1 7 (result in reg 7)
L2 add 1 1 1
 add 3 3 3
 lw 0 4 limit
 beq 0 0 L1
done halt
mcand .fill 32766
mplier .fill 10383
testBitMp .fill 1
testnand .fill 4294967295
l1 .fill L1
l2 .fill L2
limit .fill 32768 (limit 15 bit)
