(window.webpackJsonp=window.webpackJsonp||[]).push([[13],{369:function(t,e,r){"use strict";r.r(e);var d=r(42),a=Object(d.a)({},(function(){var t=this,e=t.$createElement,r=t._self._c||e;return r("ContentSlotsDistributor",{attrs:{"slot-key":t.$parent.slotKey}},[r("h1",{attrs:{id:"add"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#add"}},[t._v("#")]),t._v(" ADD")]),t._v(" "),r("h2",{attrs:{id:"add-2"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#add-2"}},[t._v("#")]),t._v(" Add")]),t._v(" "),r("table",[r("thead",[r("tr",[r("th",[t._v("Opcode")]),t._v(" "),r("th",[t._v("Mnemonic")]),t._v(" "),r("th",[t._v("Description")])])]),t._v(" "),r("tbody",[r("tr",[r("td",[t._v("04 ib")]),t._v(" "),r("td",[t._v("ADD AL, imm8")]),t._v(" "),r("td",[t._v("Add imm8 to AL")])]),t._v(" "),r("tr",[r("td",[t._v("05 iw")]),t._v(" "),r("td",[t._v("ADD AX, imm16")]),t._v(" "),r("td",[t._v("Add imm16 to AX")])]),t._v(" "),r("tr",[r("td",[t._v("05 id")]),t._v(" "),r("td",[t._v("ADD EAX, imm32")]),t._v(" "),r("td",[t._v("Add imm32 to EAX")])]),t._v(" "),r("tr",[r("td",[t._v("80 /0 ib")]),t._v(" "),r("td",[t._v("ADD r/m8, imm8")]),t._v(" "),r("td",[t._v("Add imm8 to r/m8")])]),t._v(" "),r("tr",[r("td",[t._v("81 /0 iw")]),t._v(" "),r("td",[t._v("ADD r/m16, imm16")]),t._v(" "),r("td",[t._v("Add imm16 to r/m16")])]),t._v(" "),r("tr",[r("td",[t._v("81 /0 id")]),t._v(" "),r("td",[t._v("ADD r/m32, imm32")]),t._v(" "),r("td",[t._v("Add imm32 to r/m32")])]),t._v(" "),r("tr",[r("td",[t._v("83 /0 ib")]),t._v(" "),r("td",[t._v("ADD r/m16, imm8")]),t._v(" "),r("td",[t._v("Add sign-extended imm8 to r/m16")])]),t._v(" "),r("tr",[r("td",[t._v("83 /0 ib")]),t._v(" "),r("td",[t._v("ADD r/m32, imm8")]),t._v(" "),r("td",[t._v("Add sign-extended imm8 to r/m32")])]),t._v(" "),r("tr",[r("td",[t._v("00 /r")]),t._v(" "),r("td",[t._v("ADD r/m8, r8")]),t._v(" "),r("td",[t._v("Add r8 to r/m8")])]),t._v(" "),r("tr",[r("td",[t._v("01 /r")]),t._v(" "),r("td",[t._v("ADD r/m16, r16")]),t._v(" "),r("td",[t._v("Add r16 to r/m16")])]),t._v(" "),r("tr",[r("td",[t._v("01 /r")]),t._v(" "),r("td",[t._v("ADD r/m32, r32")]),t._v(" "),r("td",[t._v("Add r32 to r/m32")])]),t._v(" "),r("tr",[r("td",[t._v("02 /r")]),t._v(" "),r("td",[t._v("ADD r8, r/m8")]),t._v(" "),r("td",[t._v("Add r/m8 to r8")])]),t._v(" "),r("tr",[r("td",[t._v("03 /r")]),t._v(" "),r("td",[t._v("ADD r16, r/m16")]),t._v(" "),r("td",[t._v("Add r/m16 to r16")])]),t._v(" "),r("tr",[r("td",[t._v("03 /r")]),t._v(" "),r("td",[t._v("ADD r32, r/m32")]),t._v(" "),r("td",[t._v("Add r/m32 to r32")])])])]),t._v(" "),r("h2",{attrs:{id:"description"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#description"}},[t._v("#")]),t._v(" Description")]),t._v(" "),r("p",[t._v("Adds the first operand (destination operand) and the second operand (source operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.")]),t._v(" "),r("p",[t._v("The ADD instruction performs integer addition. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate a carry (overflow) in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.")]),t._v(" "),r("p",[t._v("This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.")]),t._v(" "),r("h2",{attrs:{id:"operation"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#operation"}},[t._v("#")]),t._v(" Operation")]),t._v(" "),r("div",{staticClass:"language-c line-numbers-mode"},[r("pre",{pre:!0,attrs:{class:"language-c"}},[r("code",[t._v("Destination "),r("span",{pre:!0,attrs:{class:"token operator"}},[t._v("=")]),t._v(" Destination "),r("span",{pre:!0,attrs:{class:"token operator"}},[t._v("+")]),t._v(" Source"),r("span",{pre:!0,attrs:{class:"token punctuation"}},[t._v(";")]),t._v("\n\n")])]),t._v(" "),r("div",{staticClass:"line-numbers-wrapper"},[r("span",{staticClass:"line-number"},[t._v("1")]),r("br"),r("span",{staticClass:"line-number"},[t._v("2")]),r("br")])]),r("h2",{attrs:{id:"flags-affected"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#flags-affected"}},[t._v("#")]),t._v(" Flags affected")]),t._v(" "),r("p",[t._v("The OF, SF, ZF, AF, CF, and PF flags are set according to the result.")]),t._v(" "),r("h2",{attrs:{id:"protected-mode-exceptions"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#protected-mode-exceptions"}},[t._v("#")]),t._v(" Protected Mode Exceptions")]),t._v(" "),r("table",[r("thead",[r("tr",[r("th",[r("a",{attrs:{href:""}})]),t._v(" "),r("th")])]),t._v(" "),r("tbody",[r("tr",[r("td",[t._v("#GP(0)")]),t._v(" "),r("td",[t._v("If the destination is located in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.")])]),t._v(" "),r("tr",[r("td",[t._v("#GP(0)")]),t._v(" "),r("td",[t._v("If the destination is located in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.")])]),t._v(" "),r("tr",[r("td",[t._v("#SS(0)")]),t._v(" "),r("td",[t._v("If a memory operand effective address is outside the SS segment limit.")])]),t._v(" "),r("tr",[r("td",[t._v("#PF(fault-code)")]),t._v(" "),r("td",[t._v("If a page fault occurs.")])])])]),t._v(" "),r("h2",{attrs:{id:"real-address-mode-exceptions"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#real-address-mode-exceptions"}},[t._v("#")]),t._v(" Real-Address Mode Exceptions")]),t._v(" "),r("table",[r("thead",[r("tr",[r("th",[r("a",{attrs:{href:""}})]),t._v(" "),r("th")])]),t._v(" "),r("tbody",[r("tr",[r("td",[t._v("#GP")]),t._v(" "),r("td",[t._v("If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.")])]),t._v(" "),r("tr",[r("td",[t._v("#GP")]),t._v(" "),r("td",[t._v("If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.")])])])]),t._v(" "),r("h2",{attrs:{id:"virtual-8086-mode-exceptions"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#virtual-8086-mode-exceptions"}},[t._v("#")]),t._v(" Virtual-8086 Mode Exceptions")]),t._v(" "),r("table",[r("thead",[r("tr",[r("th",[r("a",{attrs:{href:""}})]),t._v(" "),r("th")])]),t._v(" "),r("tbody",[r("tr",[r("td",[t._v("#GP(0)")]),t._v(" "),r("td",[t._v("If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.")])]),t._v(" "),r("tr",[r("td",[t._v("#GP(0)")]),t._v(" "),r("td",[t._v("If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.")])]),t._v(" "),r("tr",[r("td",[t._v("#SS(0)")]),t._v(" "),r("td",[t._v("If a memory operand effective address is outside the SS segment limit.")])]),t._v(" "),r("tr",[r("td",[t._v("#PF(fault-code)")]),t._v(" "),r("td",[t._v("If a page fault occurs.")])])])]),t._v(" "),r("table",[r("thead",[r("tr",[r("th",[t._v("Instruction")]),t._v(" "),r("th",[t._v("Latency")]),t._v(" "),r("th",[t._v("Throughput")]),t._v(" "),r("th",[t._v("Execution Unit")])])]),t._v(" "),r("tbody",[r("tr",[r("td",[t._v("CPUID")]),t._v(" "),r("td",[t._v("0F3n/0F2n")]),t._v(" "),r("td",[t._v("0F3n/0F2n")]),t._v(" "),r("td",[t._v("0F2n")])]),t._v(" "),r("tr",[r("td",[t._v("ADD")]),t._v(" "),r("td",[t._v("1/0.5")]),t._v(" "),r("td",[t._v("0.5/0.5")]),t._v(" "),r("td",[t._v("ALU")])])])])])}),[],!1,null,null,null);e.default=a.exports}}]);