%TF.GenerationSoftware,KiCad,Pcbnew,9.0.3*%
%TF.CreationDate,2025-10-10T02:39:33-04:00*%
%TF.ProjectId,sbc,7362632e-6b69-4636-9164-5f7063625858,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.3) date 2025-10-10 02:39:33*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.200000X0.200000X0.275000X-0.200000X0.275000X-0.200000X-0.275000X0.200000X-0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.200000X0.275000X-0.200000X0.275000X0.200000X-0.275000X0.200000X-0.275000X-0.200000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.225000X0.250000X-0.225000X0.250000X0.225000X-0.250000X0.225000X-0.250000X-0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13RoundRect,0.150000X-0.150000X0.587500X-0.150000X-0.587500X0.150000X-0.587500X0.150000X0.587500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14R,2.000000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15R,1.000000X0.520000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16R,1.000000X0.270000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD17O,2.300000X1.300000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD18O,2.600000X1.300000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19RoundRect,0.200000X-0.200000X-0.275000X0.200000X-0.275000X0.200000X0.275000X-0.200000X0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20R,1.000000X2.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21R,2.700000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD22RoundRect,0.160000X-0.240000X0.565000X-0.240000X-0.565000X0.240000X-0.565000X0.240000X0.565000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD23RoundRect,0.120000X-0.180000X0.605000X-0.180000X-0.605000X0.180000X-0.605000X0.180000X0.605000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD24RoundRect,0.225000X-0.250000X0.225000X-0.250000X-0.225000X0.250000X-0.225000X0.250000X0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD25RoundRect,0.200000X-0.275000X0.200000X-0.275000X-0.200000X0.275000X-0.200000X0.275000X0.200000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD26RoundRect,0.250000X-0.350000X-0.625000X0.350000X-0.625000X0.350000X0.625000X-0.350000X0.625000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD27O,1.200000X1.750000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD28RoundRect,0.225000X0.225000X0.250000X-0.225000X0.250000X-0.225000X-0.250000X0.225000X-0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD29RoundRect,0.250000X-0.830000X-0.310000X0.830000X-0.310000X0.830000X0.310000X-0.830000X0.310000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD30RoundRect,0.150000X0.512500X0.150000X-0.512500X0.150000X-0.512500X-0.150000X0.512500X-0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD31RoundRect,0.218750X0.256250X-0.218750X0.256250X0.218750X-0.256250X0.218750X-0.256250X-0.218750X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD32RoundRect,0.150000X0.150000X-0.512500X0.150000X0.512500X-0.150000X0.512500X-0.150000X-0.512500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD33RoundRect,0.100000X-0.225000X-0.100000X0.225000X-0.100000X0.225000X0.100000X-0.225000X0.100000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD34RoundRect,0.062500X-0.337500X-0.062500X0.337500X-0.062500X0.337500X0.062500X-0.337500X0.062500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD35RoundRect,0.062500X-0.062500X-0.337500X0.062500X-0.337500X0.062500X0.337500X-0.062500X0.337500X0*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD36R,4.350000X4.350000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD37R,1.500000X1.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD38RoundRect,0.150000X-0.512500X-0.150000X0.512500X-0.150000X0.512500X0.150000X-0.512500X0.150000X0*%
%TD*%
%TA.AperFunction,BGAPad,CuDef*%
%ADD39C,0.350000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD40R,1.400000X1.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD41R,1.000000X2.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD42R,0.520000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD43R,0.270000X1.000000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD44O,1.300000X2.300000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD45O,1.300000X2.600000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD46RoundRect,0.218750X-0.256250X0.218750X-0.256250X-0.218750X0.256250X-0.218750X0.256250X0.218750X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD47R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD48C,1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD49RoundRect,0.162500X-0.650000X-0.162500X0.650000X-0.162500X0.650000X0.162500X-0.650000X0.162500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD50RoundRect,0.225000X-0.225000X-0.250000X0.225000X-0.250000X0.225000X0.250000X-0.225000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD51RoundRect,0.218750X-0.218750X-0.256250X0.218750X-0.256250X0.218750X0.256250X-0.218750X0.256250X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD52RoundRect,0.250000X-0.400000X-0.300000X0.400000X-0.300000X0.400000X0.300000X-0.400000X0.300000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD53RoundRect,0.218750X0.218750X0.256250X-0.218750X0.256250X-0.218750X-0.256250X0.218750X-0.256250X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD54RoundRect,0.100000X-0.100000X0.225000X-0.100000X-0.225000X0.100000X-0.225000X0.100000X0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD55RoundRect,0.075000X-0.712500X-0.075000X0.712500X-0.075000X0.712500X0.075000X-0.712500X0.075000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD56RoundRect,0.062500X0.062500X-0.350000X0.062500X0.350000X-0.062500X0.350000X-0.062500X-0.350000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD57RoundRect,0.062500X0.350000X-0.062500X0.350000X0.062500X-0.350000X0.062500X-0.350000X-0.062500X0*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD58C,0.500000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD59R,1.680000X1.680000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD60R,0.850000X0.850000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD61C,0.850000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD62C,0.300000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD63C,0.600000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD64C,1.250000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD65C,0.762000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD66C,0.200000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD67C,0.889000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD68C,0.254000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD69C,0.635000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD70C,0.330200*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD71C,0.381000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD72C,0.508000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD73C,0.300000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD74C,1.016000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD75C,0.150000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,R26,1*%
%TO.N,Net-(J7-CC2)*%
X148920000Y-84770000D03*
%TO.P,R26,2*%
%TO.N,USB_VBUS2*%
X147270000Y-84770000D03*
%TD*%
D11*
%TO.P,R21,1*%
%TO.N,EN*%
X106154000Y-106944600D03*
%TO.P,R21,2*%
%TO.N,V_SYS*%
X106154000Y-105294600D03*
%TD*%
%TO.P,R33,1*%
%TO.N,/FPGA + SRAM/LED_G*%
X168360000Y-118260000D03*
%TO.P,R33,2*%
%TO.N,Net-(D3-GK)*%
X168360000Y-116610000D03*
%TD*%
D10*
%TO.P,R23,1*%
%TO.N,Net-(J1-CC2)*%
X163720000Y-84770000D03*
%TO.P,R23,2*%
%TO.N,USB_VBUS2*%
X162070000Y-84770000D03*
%TD*%
D12*
%TO.P,C33,1*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X173620000Y-98605000D03*
%TO.P,C33,2*%
%TO.N,GND*%
X173620000Y-97055000D03*
%TD*%
D13*
%TO.P,Q2,1,G*%
%TO.N,Net-(Q2-G)*%
X144460000Y-116815000D03*
%TO.P,Q2,2,S*%
%TO.N,Net-(Q2-S)*%
X142560000Y-116815000D03*
%TO.P,Q2,3,D*%
%TO.N,P3V3*%
X143510000Y-118690000D03*
%TD*%
D11*
%TO.P,R18,1*%
%TO.N,Net-(U3-~{HOLD}{slash}~{RESET}{slash}IO_{3})*%
X145000000Y-110860000D03*
%TO.P,R18,2*%
%TO.N,P3V3*%
X145000000Y-109210000D03*
%TD*%
D14*
%TO.P,J6,*%
%TO.N,*%
X104002500Y-114825000D03*
X104002500Y-117625000D03*
D15*
%TO.P,J6,A1,GND*%
%TO.N,GND*%
X108202500Y-113125000D03*
%TO.P,J6,A4,VBUS*%
%TO.N,USB_VBUS*%
X108202500Y-113875000D03*
D16*
%TO.P,J6,A5,CC1*%
%TO.N,Net-(J6-CC1)*%
X108202500Y-114475000D03*
%TO.P,J6,A6,D+*%
%TO.N,/USB/D1+*%
X108202500Y-115975000D03*
%TO.P,J6,A7,D-*%
%TO.N,/USB/D1-*%
X108202500Y-116975000D03*
%TO.P,J6,A8*%
%TO.N,N/C*%
X108202500Y-117975000D03*
D15*
%TO.P,J6,A9,VBUS*%
%TO.N,USB_VBUS*%
X108202500Y-118575000D03*
%TO.P,J6,A12,GND*%
%TO.N,GND*%
X108202500Y-119325000D03*
%TO.P,J6,B1,GND*%
X108202500Y-119325000D03*
%TO.P,J6,B4,VBUS*%
%TO.N,USB_VBUS*%
X108202500Y-118575000D03*
D16*
%TO.P,J6,B5,CC2*%
%TO.N,Net-(J6-CC2)*%
X108202500Y-117475000D03*
%TO.P,J6,B6,D+*%
%TO.N,/USB/D1+*%
X108202500Y-116475000D03*
%TO.P,J6,B7,D-*%
%TO.N,/USB/D1-*%
X108202500Y-115475000D03*
%TO.P,J6,B8*%
%TO.N,N/C*%
X108202500Y-114975000D03*
D15*
%TO.P,J6,B9,VBUS*%
%TO.N,USB_VBUS*%
X108202500Y-113875000D03*
%TO.P,J6,B12,GND*%
%TO.N,GND*%
X108202500Y-113125000D03*
D17*
%TO.P,J6,S1,SHIELD*%
%TO.N,Net-(J6-SHIELD)*%
X107827500Y-111905000D03*
D18*
X104002500Y-111905000D03*
D17*
X107827500Y-120545000D03*
D18*
X104002500Y-120545000D03*
%TD*%
D12*
%TO.P,C40,1*%
%TO.N,P3V3*%
X124170000Y-109100000D03*
%TO.P,C40,2*%
%TO.N,GND*%
X124170000Y-107550000D03*
%TD*%
D19*
%TO.P,R53,1*%
%TO.N,Net-(U9-TS)*%
X116400000Y-119300000D03*
%TO.P,R53,2*%
%TO.N,GND*%
X118050000Y-119300000D03*
%TD*%
D20*
%TO.P,L1,1,1*%
%TO.N,Net-(U11-SW)*%
X108686500Y-102679600D03*
%TO.P,L1,2,2*%
%TO.N,P3V3*%
X110886500Y-102679600D03*
%TD*%
D21*
%TO.P,L2,1,1*%
%TO.N,Net-(U1-SW)*%
X112725200Y-95801200D03*
%TO.P,L2,2,2*%
%TO.N,P1V2*%
X112725200Y-98001200D03*
%TD*%
D22*
%TO.P,D3,1,BA*%
%TO.N,P3V3*%
X170860000Y-111875000D03*
D23*
%TO.P,D3,2,RA*%
X169810000Y-111875000D03*
D22*
%TO.P,D3,3,GA*%
X168760000Y-111875000D03*
%TO.P,D3,4,GK*%
%TO.N,Net-(D3-GK)*%
X168760000Y-114925000D03*
D23*
%TO.P,D3,5,RK*%
%TO.N,Net-(D3-RK)*%
X169810000Y-114925000D03*
D22*
%TO.P,D3,6,BK*%
%TO.N,Net-(D3-BK)*%
X170860000Y-114925000D03*
%TD*%
D24*
%TO.P,C16,1*%
%TO.N,V_SYS*%
X108351600Y-89957400D03*
%TO.P,C16,2*%
%TO.N,GND*%
X108351600Y-91507400D03*
%TD*%
D25*
%TO.P,R35,1*%
%TO.N,/USB/D2+*%
X151870000Y-88949200D03*
%TO.P,R35,2*%
%TO.N,/FPGA + SRAM/USB2_DP*%
X151870000Y-90599200D03*
%TD*%
D12*
%TO.P,C55,1*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X175090000Y-98605000D03*
%TO.P,C55,2*%
%TO.N,GND*%
X175090000Y-97055000D03*
%TD*%
D19*
%TO.P,R24,1*%
%TO.N,Net-(J1-CC1)*%
X167870000Y-84770000D03*
%TO.P,R24,2*%
%TO.N,USB_VBUS2*%
X169520000Y-84770000D03*
%TD*%
D26*
%TO.P,J3,1,Pin_1*%
%TO.N,V_BAT*%
X111970000Y-123710000D03*
D27*
%TO.P,J3,2,Pin_2*%
%TO.N,GND*%
X113970000Y-123710000D03*
%TD*%
D28*
%TO.P,C4,1*%
%TO.N,V_SYS*%
X116330000Y-111940000D03*
%TO.P,C4,2*%
%TO.N,GND*%
X114780000Y-111940000D03*
%TD*%
D11*
%TO.P,R10,1*%
%TO.N,Net-(J6-CC1)*%
X110212500Y-114555000D03*
%TO.P,R10,2*%
%TO.N,GND*%
X110212500Y-112905000D03*
%TD*%
D29*
%TO.P,JP2,1,A*%
%TO.N,/FPGA + SRAM/SPI_CNFG_CS_B*%
X129578600Y-117398800D03*
%TO.P,JP2,2,B*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X136308600Y-117398800D03*
%TD*%
D11*
%TO.P,R16,1*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X146460000Y-110870000D03*
%TO.P,R16,2*%
%TO.N,P3V3*%
X146460000Y-109220000D03*
%TD*%
D30*
%TO.P,U11,1,EN*%
%TO.N,EN*%
X110094000Y-107074600D03*
%TO.P,U11,2,GND*%
%TO.N,GND*%
X110094000Y-106124600D03*
%TO.P,U11,3,SW*%
%TO.N,Net-(U11-SW)*%
X110094000Y-105174600D03*
%TO.P,U11,4,VIN*%
%TO.N,V_SYS*%
X107819000Y-105174600D03*
%TO.P,U11,5,FB*%
%TO.N,Net-(U11-FB)*%
X107819000Y-107074600D03*
%TD*%
D31*
%TO.P,D6,1,K*%
%TO.N,Net-(D6-K)*%
X121570000Y-116435000D03*
%TO.P,D6,2,A*%
%TO.N,Net-(D6-A)*%
X121570000Y-114860000D03*
%TD*%
D30*
%TO.P,U1,1,EN*%
%TO.N,EN*%
X110063200Y-97993200D03*
%TO.P,U1,2,GND*%
%TO.N,GND*%
X110063200Y-97043200D03*
%TO.P,U1,3,SW*%
%TO.N,Net-(U1-SW)*%
X110063200Y-96093200D03*
%TO.P,U1,4,VIN*%
%TO.N,V_SYS*%
X107788200Y-96093200D03*
%TO.P,U1,5,FB*%
%TO.N,Net-(U1-FB)*%
X107788200Y-97993200D03*
%TD*%
D32*
%TO.P,U4,1,SW*%
%TO.N,Net-(U4-SW)*%
X109831600Y-92647400D03*
%TO.P,U4,2,GND*%
%TO.N,GND*%
X110781600Y-92647400D03*
%TO.P,U4,3,EN*%
%TO.N,EN*%
X111731600Y-92647400D03*
%TO.P,U4,4,V_{FB}*%
%TO.N,Net-(U4-V_{FB})*%
X111731600Y-90372400D03*
%TO.P,U4,5,V_{OUT}*%
%TO.N,P5V*%
X110781600Y-90372400D03*
%TO.P,U4,6,V_{IN}*%
%TO.N,V_SYS*%
X109831600Y-90372400D03*
%TD*%
D19*
%TO.P,R13,1*%
%TO.N,GND*%
X107223200Y-99473200D03*
%TO.P,R13,2*%
%TO.N,Net-(U1-FB)*%
X108873200Y-99473200D03*
%TD*%
D24*
%TO.P,C41,1*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X173620000Y-104580000D03*
%TO.P,C41,2*%
%TO.N,GND*%
X173620000Y-106130000D03*
%TD*%
D10*
%TO.P,R9,1*%
%TO.N,GND*%
X109764000Y-108559600D03*
%TO.P,R9,2*%
%TO.N,Net-(U11-FB)*%
X108114000Y-108559600D03*
%TD*%
D19*
%TO.P,R48,1*%
%TO.N,Net-(U7-DO)*%
X123350000Y-92479600D03*
%TO.P,R48,2*%
%TO.N,P3V3*%
X125000000Y-92479600D03*
%TD*%
D33*
%TO.P,U14,1*%
%TO.N,/USB/D3-*%
X164830000Y-86279200D03*
%TO.P,U14,2*%
%TO.N,GND*%
X164830000Y-86929200D03*
%TO.P,U14,3*%
%TO.N,unconnected-(U14-Pad3)*%
X164830000Y-87579200D03*
%TO.P,U14,4*%
%TO.N,unconnected-(U14-Pad4)*%
X166730000Y-87579200D03*
%TO.P,U14,5*%
%TO.N,USB_VBUS2*%
X166730000Y-86929200D03*
%TO.P,U14,6*%
%TO.N,/USB/D3+*%
X166730000Y-86279200D03*
%TD*%
D34*
%TO.P,U8,1,GND*%
%TO.N,GND*%
X120500000Y-98000000D03*
%TO.P,U8,2,OSCI*%
%TO.N,Net-(U8-OSCI)*%
X120500000Y-98500000D03*
%TO.P,U8,3,OSCO*%
%TO.N,Net-(U8-OSCO)*%
X120500000Y-99000000D03*
%TO.P,U8,4,VPHY*%
%TO.N,Net-(U8-VPHY)*%
X120500000Y-99500000D03*
%TO.P,U8,5,GND*%
%TO.N,GND*%
X120500000Y-100000000D03*
%TO.P,U8,6,REF*%
%TO.N,Net-(U8-REF)*%
X120500000Y-100500000D03*
%TO.P,U8,7,DM*%
%TO.N,/USB/D1-*%
X120500000Y-101000000D03*
%TO.P,U8,8,DP*%
%TO.N,/USB/D1+*%
X120500000Y-101500000D03*
%TO.P,U8,9,VPLL*%
%TO.N,Net-(U8-VPLL)*%
X120500000Y-102000000D03*
%TO.P,U8,10,AGND*%
%TO.N,GND*%
X120500000Y-102500000D03*
%TO.P,U8,11,GND*%
X120500000Y-103000000D03*
%TO.P,U8,12,VCORE*%
%TO.N,/USB/1.8V*%
X120500000Y-103500000D03*
%TO.P,U8,13,TEST*%
%TO.N,GND*%
X120500000Y-104000000D03*
%TO.P,U8,14,~{RESET}*%
%TO.N,Net-(U8-~{RESET})*%
X120500000Y-104500000D03*
%TO.P,U8,15,GND*%
%TO.N,GND*%
X120500000Y-105000000D03*
%TO.P,U8,16,ADBUS0*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X120500000Y-105500000D03*
D35*
%TO.P,U8,17,ADBUS1*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X121200000Y-106200000D03*
%TO.P,U8,18,ADBUS2*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X121700000Y-106200000D03*
%TO.P,U8,19,ADBUS3*%
%TO.N,/FPGA + SRAM/SPI_CNFG_CS_B*%
X122200000Y-106200000D03*
%TO.P,U8,20,VCCIO*%
%TO.N,P3V3*%
X122700000Y-106200000D03*
%TO.P,U8,21,ADBUS4*%
%TO.N,unconnected-(U8-ADBUS4-Pad21)*%
X123200000Y-106200000D03*
%TO.P,U8,22,ADBUS5*%
%TO.N,unconnected-(U8-ADBUS5-Pad22)*%
X123700000Y-106200000D03*
%TO.P,U8,23,ADBUS6*%
%TO.N,unconnected-(U8-ADBUS6-Pad23)*%
X124200000Y-106200000D03*
%TO.P,U8,24,ADBUS7*%
%TO.N,unconnected-(U8-ADBUS7-Pad24)*%
X124700000Y-106200000D03*
%TO.P,U8,25,GND*%
%TO.N,GND*%
X125200000Y-106200000D03*
%TO.P,U8,26,ACBUS0*%
%TO.N,unconnected-(U8-ACBUS0-Pad26)*%
X125700000Y-106200000D03*
%TO.P,U8,27,ACBUS1*%
%TO.N,unconnected-(U8-ACBUS1-Pad27)*%
X126200000Y-106200000D03*
%TO.P,U8,28,ACBUS2*%
%TO.N,unconnected-(U8-ACBUS2-Pad28)*%
X126700000Y-106200000D03*
%TO.P,U8,29,ACBUS3*%
%TO.N,unconnected-(U8-ACBUS3-Pad29)*%
X127200000Y-106200000D03*
%TO.P,U8,30,ACBUS4*%
%TO.N,unconnected-(U8-ACBUS4-Pad30)*%
X127700000Y-106200000D03*
%TO.P,U8,31,VCCIO*%
%TO.N,P3V3*%
X128200000Y-106200000D03*
%TO.P,U8,32,ACBUS5*%
%TO.N,unconnected-(U8-ACBUS5-Pad32)*%
X128700000Y-106200000D03*
D34*
%TO.P,U8,33,ACBUS6*%
%TO.N,unconnected-(U8-ACBUS6-Pad33)*%
X129400000Y-105500000D03*
%TO.P,U8,34,ACBUS7*%
%TO.N,unconnected-(U8-ACBUS7-Pad34)*%
X129400000Y-105000000D03*
%TO.P,U8,35,GND*%
%TO.N,GND*%
X129400000Y-104500000D03*
%TO.P,U8,36,~{SUSPEND}*%
%TO.N,unconnected-(U8-~{SUSPEND}-Pad36)*%
X129400000Y-104000000D03*
%TO.P,U8,37,VCORE*%
%TO.N,/USB/1.8V*%
X129400000Y-103500000D03*
%TO.P,U8,38,BDBUS0*%
%TO.N,/FPGA + SRAM/FIFO0*%
X129400000Y-103000000D03*
%TO.P,U8,39,BDBUS1*%
%TO.N,/FPGA + SRAM/FIFO1*%
X129400000Y-102500000D03*
%TO.P,U8,40,BDBUS2*%
%TO.N,/FPGA + SRAM/FIFO2*%
X129400000Y-102000000D03*
%TO.P,U8,41,BDBUS3*%
%TO.N,/FPGA + SRAM/FIFO3*%
X129400000Y-101500000D03*
%TO.P,U8,42,VCCIO*%
%TO.N,P3V3*%
X129400000Y-101000000D03*
%TO.P,U8,43,BDBUS4*%
%TO.N,/FPGA + SRAM/FIFO4*%
X129400000Y-100500000D03*
%TO.P,U8,44,BDBUS5*%
%TO.N,/FPGA + SRAM/FIFO5*%
X129400000Y-100000000D03*
%TO.P,U8,45,BDBUS6*%
%TO.N,/FPGA + SRAM/FIFO6*%
X129400000Y-99500000D03*
%TO.P,U8,46,BDBUS7*%
%TO.N,/FPGA + SRAM/FIFO7*%
X129400000Y-99000000D03*
%TO.P,U8,47,GND*%
%TO.N,GND*%
X129400000Y-98500000D03*
%TO.P,U8,48,BCBUS0*%
%TO.N,/FPGA + SRAM/FIFO_RXF_B*%
X129400000Y-98000000D03*
D35*
%TO.P,U8,49,VREGOUT*%
%TO.N,/USB/1.8V*%
X128700000Y-97300000D03*
%TO.P,U8,50,VREGIN*%
%TO.N,P3V3*%
X128200000Y-97300000D03*
%TO.P,U8,51,GND*%
%TO.N,GND*%
X127700000Y-97300000D03*
%TO.P,U8,52,BCBUS1*%
%TO.N,/FPGA + SRAM/FIFO_TXE_B*%
X127200000Y-97300000D03*
%TO.P,U8,53,BCBUS2*%
%TO.N,/FPGA + SRAM/FIFO_RD_B*%
X126700000Y-97300000D03*
%TO.P,U8,54,BCBUS3*%
%TO.N,/FPGA + SRAM/FIFO_WR_B*%
X126200000Y-97300000D03*
%TO.P,U8,55,BCBUS4*%
%TO.N,P3V3*%
X125700000Y-97300000D03*
%TO.P,U8,56,VCCIO*%
X125200000Y-97300000D03*
%TO.P,U8,57,BCBUS5*%
%TO.N,unconnected-(U8-BCBUS5-Pad57)*%
X124700000Y-97300000D03*
%TO.P,U8,58,BCBUS6*%
%TO.N,unconnected-(U8-BCBUS6-Pad58)*%
X124200000Y-97300000D03*
%TO.P,U8,59,BCBUS7*%
%TO.N,unconnected-(U8-BCBUS7-Pad59)*%
X123700000Y-97300000D03*
%TO.P,U8,60,~{PWREN}*%
%TO.N,unconnected-(U8-~{PWREN}-Pad60)*%
X123200000Y-97300000D03*
%TO.P,U8,61,EEDATA*%
%TO.N,Net-(U7-DI)*%
X122700000Y-97300000D03*
%TO.P,U8,62,EECLK*%
%TO.N,Net-(U7-CLK)*%
X122200000Y-97300000D03*
%TO.P,U8,63,EECS*%
%TO.N,Net-(U7-CS)*%
X121700000Y-97300000D03*
%TO.P,U8,64,VCORE*%
%TO.N,/USB/1.8V*%
X121200000Y-97300000D03*
D36*
%TO.P,U8,65,GND*%
%TO.N,GND*%
X124950000Y-101750000D03*
%TD*%
D12*
%TO.P,C42,1*%
%TO.N,P3V3*%
X125630000Y-109100000D03*
%TO.P,C42,2*%
%TO.N,GND*%
X125630000Y-107550000D03*
%TD*%
D11*
%TO.P,R5,1*%
%TO.N,Net-(U9-ISET)*%
X114377500Y-117515000D03*
%TO.P,R5,2*%
%TO.N,GND*%
X114377500Y-115865000D03*
%TD*%
D24*
%TO.P,C15,1*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X175080000Y-104580000D03*
%TO.P,C15,2*%
%TO.N,GND*%
X175080000Y-106130000D03*
%TD*%
D37*
%TO.P,SW1,1,1*%
%TO.N,GND*%
X174910000Y-117090000D03*
%TO.P,SW1,2,2*%
%TO.N,/FPGA + SRAM/USR_BTN1*%
X174910000Y-109290000D03*
%TD*%
D11*
%TO.P,R50,1*%
%TO.N,Net-(U7-CS)*%
X128430000Y-95739600D03*
%TO.P,R50,2*%
%TO.N,P3V3*%
X128430000Y-94089600D03*
%TD*%
%TO.P,R49,1*%
%TO.N,Net-(U7-CLK)*%
X126970000Y-95734600D03*
%TO.P,R49,2*%
%TO.N,P3V3*%
X126970000Y-94084600D03*
%TD*%
D10*
%TO.P,R17,1*%
%TO.N,Net-(U3-~{WP}{slash}IO_{2})*%
X134310000Y-112000000D03*
%TO.P,R17,2*%
%TO.N,P3V3*%
X132660000Y-112000000D03*
%TD*%
D12*
%TO.P,C37,1*%
%TO.N,Net-(U8-OSCO)*%
X117468800Y-98230000D03*
%TO.P,C37,2*%
%TO.N,GND*%
X117468800Y-96680000D03*
%TD*%
D19*
%TO.P,R27,1*%
%TO.N,Net-(J7-CC1)*%
X153100000Y-84770000D03*
%TO.P,R27,2*%
%TO.N,USB_VBUS2*%
X154750000Y-84770000D03*
%TD*%
D10*
%TO.P,R4,1*%
%TO.N,Net-(U9-ILIM)*%
X114832500Y-114485000D03*
%TO.P,R4,2*%
%TO.N,GND*%
X113182500Y-114485000D03*
%TD*%
D38*
%TO.P,U7,1,DO*%
%TO.N,Net-(U7-DO)*%
X123042500Y-93959600D03*
%TO.P,U7,2,GND*%
%TO.N,GND*%
X123042500Y-94909600D03*
%TO.P,U7,3,DI*%
%TO.N,Net-(U7-DI)*%
X123042500Y-95859600D03*
%TO.P,U7,4,CLK*%
%TO.N,Net-(U7-CLK)*%
X125317500Y-95859600D03*
%TO.P,U7,5,CS*%
%TO.N,Net-(U7-CS)*%
X125317500Y-94909600D03*
%TO.P,U7,6,VCC*%
%TO.N,P3V3*%
X125317500Y-93959600D03*
%TD*%
D39*
%TO.P,U2,A1,IOT_225*%
%TO.N,/FPGA + SRAM/IO_T9*%
X135700000Y-97600000D03*
%TO.P,U2,A2,IOT_222*%
%TO.N,/FPGA + SRAM/IO_T7*%
X136500000Y-97600000D03*
%TO.P,U2,A3,IOT_223*%
%TO.N,/FPGA + SRAM/IO_T5*%
X137300000Y-97600000D03*
%TO.P,U2,A4,IOT_211*%
%TO.N,/FPGA + SRAM/IO_T3*%
X138100000Y-97600000D03*
%TO.P,U2,A5,IOT_207*%
%TO.N,/FPGA + SRAM/FPGA/A16*%
X138900000Y-97600000D03*
%TO.P,U2,A6,IOT_206*%
%TO.N,/FPGA + SRAM/FPGA/DQ15*%
X139700000Y-97600000D03*
%TO.P,U2,A7,IOT_192*%
%TO.N,/FPGA + SRAM/FPGA/DQ7*%
X140500000Y-97600000D03*
%TO.P,U2,A8,IOT_190*%
%TO.N,/FPGA + SRAM/FPGA/A15*%
X141300000Y-97600000D03*
%TO.P,U2,A9,IOT_178*%
%TO.N,/FPGA + SRAM/FPGA/A14*%
X142100000Y-97600000D03*
%TO.P,U2,A10,IOT_170*%
%TO.N,/FPGA + SRAM/FPGA/A13*%
X142900000Y-97600000D03*
%TO.P,U2,A11,IOT_168*%
%TO.N,/FPGA + SRAM/FPGA/A12*%
X143700000Y-97600000D03*
%TO.P,U2,B1,IOL_2A*%
%TO.N,/FPGA + SRAM/USB2_DN*%
X135700000Y-98400000D03*
%TO.P,U2,B2,IOL_2B*%
%TO.N,/FPGA + SRAM/USB2_DP*%
X136500000Y-98400000D03*
%TO.P,U2,B3,IOT_221*%
%TO.N,/FPGA + SRAM/IO_T6*%
X137300000Y-98400000D03*
%TO.P,U2,B4,IOT_219*%
%TO.N,/FPGA + SRAM/IO_T4*%
X138100000Y-98400000D03*
%TO.P,U2,B5,IOT_208*%
%TO.N,/FPGA + SRAM/IO_T2*%
X138900000Y-98400000D03*
%TO.P,U2,B6,IOT_198_GBIN0*%
%TO.N,/FPGA + SRAM/IO_T1*%
X139700000Y-98400000D03*
%TO.P,U2,B7,IOT_197_GBIN1*%
%TO.N,/FPGA + SRAM/FPGA/DQ14*%
X140500000Y-98400000D03*
%TO.P,U2,B8,IOT_177*%
%TO.N,/FPGA + SRAM/FPGA/DQ6*%
X141300000Y-98400000D03*
%TO.P,U2,B9,IOT_174*%
%TO.N,/FPGA + SRAM/FPGA/A11*%
X142100000Y-98400000D03*
%TO.P,U2,B10,VPP_FAST*%
%TO.N,/FPGA + SRAM/FPGA/F*%
X142900000Y-98400000D03*
%TO.P,U2,B11,IOR_161*%
%TO.N,/FPGA + SRAM/FPGA/A10*%
X143700000Y-98400000D03*
%TO.P,U2,C1,IOL_5B*%
%TO.N,/FPGA + SRAM/IO_T10*%
X135700000Y-99200000D03*
%TO.P,U2,C2,IOL_5A*%
%TO.N,/FPGA + SRAM/IO_T8*%
X136500000Y-99200000D03*
%TO.P,U2,C3,IOL_4B*%
%TO.N,/FPGA + SRAM/USB3_DP*%
X137300000Y-99200000D03*
%TO.P,U2,C4,IOL_4A*%
%TO.N,/FPGA + SRAM/USB3_DN*%
X138100000Y-99200000D03*
%TO.P,U2,C5,GNDPLL1*%
%TO.N,EXT_PLL2N*%
X138900000Y-99200000D03*
%TO.P,U2,C6,VCCPLL1*%
%TO.N,EXT_PLL2P*%
X139700000Y-99200000D03*
%TO.P,U2,C7,IOT_191*%
%TO.N,/FPGA + SRAM/FPGA/DQ13*%
X140500000Y-99200000D03*
%TO.P,U2,C8,IOT_179*%
%TO.N,/FPGA + SRAM/FPGA/DQ5*%
X141300000Y-99200000D03*
%TO.P,U2,C9,IOT_172*%
%TO.N,/FPGA + SRAM/FPGA/A9*%
X142100000Y-99200000D03*
%TO.P,U2,C10,VPP_2V5*%
%TO.N,P2V5*%
X142900000Y-99200000D03*
%TO.P,U2,C11,IOR_160*%
%TO.N,/FPGA + SRAM/FPGA/A8*%
X143700000Y-99200000D03*
%TO.P,U2,D1,IOL_8B*%
%TO.N,/FPGA + SRAM/FIFO7*%
X135700000Y-100000000D03*
%TO.P,U2,D2,IOL_9A*%
%TO.N,/FPGA + SRAM/FIFO_RXF_B*%
X136500000Y-100000000D03*
%TO.P,U2,D3,IOL_9B*%
%TO.N,/FPGA + SRAM/SD_DAT0*%
X137300000Y-100000000D03*
%TO.P,U2,D4,VCC*%
%TO.N,P1V2*%
X138100000Y-100000000D03*
%TO.P,U2,D5,IOT_212*%
%TO.N,/FPGA + SRAM/SD_DAT1*%
X138900000Y-100000000D03*
%TO.P,U2,D6,VCCIO_0*%
%TO.N,P3V3*%
X139700000Y-100000000D03*
%TO.P,U2,D7,IOT_181*%
%TO.N,/FPGA + SRAM/FPGA/DQ12*%
X140500000Y-100000000D03*
%TO.P,U2,D8,VCC*%
%TO.N,P1V2*%
X141300000Y-100000000D03*
%TO.P,U2,D9,IOR_147*%
%TO.N,/FPGA + SRAM/FPGA/DQ4*%
X142100000Y-100000000D03*
%TO.P,U2,D10,IOR_154*%
%TO.N,/FPGA + SRAM/FPGA/A19*%
X142900000Y-100000000D03*
%TO.P,U2,D11,IOR_152*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_WE_B*%
X143700000Y-100000000D03*
%TO.P,U2,E1,IOL_8A*%
%TO.N,/FPGA + SRAM/FIFO5*%
X135700000Y-100800000D03*
%TO.P,U2,E2,IOL_10A*%
%TO.N,/FPGA + SRAM/FIFO6*%
X136500000Y-100800000D03*
%TO.P,U2,E3,IOL_10B*%
%TO.N,/FPGA + SRAM/SD_CLK*%
X137300000Y-100800000D03*
%TO.P,U2,E4,VCCIO_3*%
%TO.N,P3V3*%
X138100000Y-100800000D03*
%TO.P,U2,E5,GND*%
%TO.N,GND*%
X138900000Y-100800000D03*
%TO.P,U2,E6,GND*%
X139700000Y-100800000D03*
%TO.P,U2,E7,GND*%
X140500000Y-100800000D03*
%TO.P,U2,E8,IOR_146*%
%TO.N,/FPGA + SRAM/FPGA/DQ3*%
X141300000Y-100800000D03*
%TO.P,U2,E9,IOR_144*%
%TO.N,/FPGA + SRAM/FPGA/DQ11*%
X142100000Y-100800000D03*
%TO.P,U2,E10,IOR_141_GBIN2*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_UB_B*%
X142900000Y-100800000D03*
%TO.P,U2,E11,IOR_148*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE2*%
X143700000Y-100800000D03*
%TO.P,U2,F1,IOL_12A*%
%TO.N,/FPGA + SRAM/FIFO3*%
X135700000Y-101600000D03*
%TO.P,U2,F2,IOL_12B*%
%TO.N,/FPGA + SRAM/FIFO4*%
X136500000Y-101600000D03*
%TO.P,U2,F3,IOL_13B_GBIN7*%
%TO.N,/FPGA + SRAM/SD_DAT3*%
X137300000Y-101600000D03*
%TO.P,U2,F4,IOL_13A*%
%TO.N,/SD MMC/SD_CMD*%
X138100000Y-101600000D03*
%TO.P,U2,F5,GND*%
%TO.N,GND*%
X138900000Y-101600000D03*
%TO.P,U2,F6,GND*%
X139700000Y-101600000D03*
%TO.P,U2,F7,GND*%
X140500000Y-101600000D03*
%TO.P,U2,F8,VCCIO_1*%
%TO.N,P3V3*%
X141300000Y-101600000D03*
%TO.P,U2,F9,IOR_137*%
%TO.N,/FPGA + SRAM/FPGA/DQ10*%
X142100000Y-101600000D03*
%TO.P,U2,F10,IOR_136*%
%TO.N,/FPGA + SRAM/FPGA/A18*%
X142900000Y-101600000D03*
%TO.P,U2,F11,IOR_140_GBIN3*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_LB_B*%
X143700000Y-101600000D03*
%TO.P,U2,G1,IOL_14A_GBIN6*%
%TO.N,CLK*%
X135700000Y-102400000D03*
%TO.P,U2,G2,IOL_14B*%
%TO.N,/FPGA + SRAM/FIFO2*%
X136500000Y-102400000D03*
%TO.P,U2,G3,IOL_17A*%
%TO.N,/FPGA + SRAM/SD_DAT2*%
X137300000Y-102400000D03*
%TO.P,U2,G4,VCCIO_3*%
%TO.N,P3V3*%
X138100000Y-102400000D03*
%TO.P,U2,G5,GND*%
%TO.N,GND*%
X138900000Y-102400000D03*
%TO.P,U2,G6,GND*%
X139700000Y-102400000D03*
%TO.P,U2,G7,GND*%
X140500000Y-102400000D03*
%TO.P,U2,G8,IOR_118*%
%TO.N,/FPGA + SRAM/FPGA/DQ9*%
X141300000Y-102400000D03*
%TO.P,U2,G9,IOR_128*%
%TO.N,/FPGA + SRAM/FPGA/DQ2*%
X142100000Y-102400000D03*
%TO.P,U2,G10,IOR_120*%
%TO.N,/FPGA + SRAM/FPGA/A7*%
X142900000Y-102400000D03*
%TO.P,U2,G11,IOR_129*%
%TO.N,/FPGA + SRAM/FPGA/A17*%
X143700000Y-102400000D03*
%TO.P,U2,H1,IOL_18A*%
%TO.N,/FPGA + SRAM/FIFO0*%
X135700000Y-103200000D03*
%TO.P,U2,H2,IOL_18B*%
%TO.N,/FPGA + SRAM/FIFO1*%
X136500000Y-103200000D03*
%TO.P,U2,H3,IOL_17B*%
%TO.N,/FPGA + SRAM/FIFO_TXE_B*%
X137300000Y-103200000D03*
%TO.P,U2,H4,VCC*%
%TO.N,P1V2*%
X138100000Y-103200000D03*
%TO.P,U2,H5,GND*%
%TO.N,GND*%
X138900000Y-103200000D03*
%TO.P,U2,H6,VCCIO_2*%
%TO.N,P3V3*%
X139700000Y-103200000D03*
%TO.P,U2,H7,IOB_87*%
%TO.N,/FPGA + SRAM/FPGA/DQ8*%
X140500000Y-103200000D03*
%TO.P,U2,H8,VCC*%
%TO.N,P1V2*%
X141300000Y-103200000D03*
%TO.P,U2,H9,IOB_104_CBSEL1*%
%TO.N,/FPGA + SRAM/FPGA/DQ1*%
X142100000Y-103200000D03*
%TO.P,U2,H10,IOR_116*%
%TO.N,/FPGA + SRAM/FPGA/A5*%
X142900000Y-103200000D03*
%TO.P,U2,H11,IOR_119*%
%TO.N,/FPGA + SRAM/FPGA/A6*%
X143700000Y-103200000D03*
%TO.P,U2,J1,IOL_23A*%
%TO.N,/FPGA + SRAM/FIFO_WR_B*%
X135700000Y-104000000D03*
%TO.P,U2,J2,IOL_25B*%
%TO.N,/FPGA + SRAM/LED_R*%
X136500000Y-104000000D03*
%TO.P,U2,J3,IOB_57*%
%TO.N,/FPGA + SRAM/LED_G*%
X137300000Y-104000000D03*
%TO.P,U2,J4,IOB_64*%
%TO.N,/FPGA + SRAM/USR_BTN1*%
X138100000Y-104000000D03*
%TO.P,U2,J5,IOB_78*%
%TO.N,/FPGA + SRAM/FIFO_RD_B*%
X138900000Y-104000000D03*
%TO.P,U2,J6,VCCPLL0*%
%TO.N,EXT_PLL1P*%
X139700000Y-104000000D03*
%TO.P,U2,J7,IOB_86*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_OE_B*%
X140500000Y-104000000D03*
%TO.P,U2,J8,IOB_91*%
%TO.N,/FPGA + SRAM/FPGA/DQ0*%
X141300000Y-104000000D03*
%TO.P,U2,J9,IOB_106_SDI*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X142100000Y-104000000D03*
%TO.P,U2,J10,IOR_117*%
%TO.N,/FPGA + SRAM/FPGA/A3*%
X142900000Y-104000000D03*
%TO.P,U2,J11,IOR_114*%
%TO.N,/FPGA + SRAM/FPGA/A4*%
X143700000Y-104000000D03*
%TO.P,U2,K1,IOL_23B*%
%TO.N,/FPGA + SRAM/LED_B*%
X135700000Y-104800000D03*
%TO.P,U2,K2,IOL_25A*%
%TO.N,/FPGA + SRAM/IO_B8*%
X136500000Y-104800000D03*
%TO.P,U2,K3,IOB_63*%
%TO.N,/FPGA + SRAM/IO_B6*%
X137300000Y-104800000D03*
%TO.P,U2,K4,IOB_73*%
%TO.N,/FPGA + SRAM/IO_B4*%
X138100000Y-104800000D03*
%TO.P,U2,K5,IOB_79*%
%TO.N,/FPGA + SRAM/IO_B2*%
X138900000Y-104800000D03*
%TO.P,U2,K6,IOB_82_GBIN4*%
%TO.N,/FPGA + SRAM/IO_B1*%
X139700000Y-104800000D03*
%TO.P,U2,K7,IOB_89*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE_B*%
X140500000Y-104800000D03*
%TO.P,U2,K8,CDONE*%
%TO.N,/FPGA + SRAM/CDONE*%
X141300000Y-104800000D03*
%TO.P,U2,K9,IOB_105_SDO*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X142100000Y-104800000D03*
%TO.P,U2,K10,IOB_108_SS*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X142900000Y-104800000D03*
%TO.P,U2,K11,IOR_115*%
%TO.N,/FPGA + SRAM/FPGA/A2*%
X143700000Y-104800000D03*
%TO.P,U2,L1,IOB_56*%
%TO.N,/FPGA + SRAM/IO_B10*%
X135700000Y-105600000D03*
%TO.P,U2,L2,IOB_61*%
%TO.N,/FPGA + SRAM/IO_B9*%
X136500000Y-105600000D03*
%TO.P,U2,L3,IOB_71*%
%TO.N,/FPGA + SRAM/IO_B7*%
X137300000Y-105600000D03*
%TO.P,U2,L4,IOB_72*%
%TO.N,/FPGA + SRAM/IO_B5*%
X138100000Y-105600000D03*
%TO.P,U2,L5,IOB_81_GBIN5*%
%TO.N,/FPGA + SRAM/IO_B3*%
X138900000Y-105600000D03*
%TO.P,U2,L6,GNDPLL0*%
%TO.N,EXT_PLL1N*%
X139700000Y-105600000D03*
%TO.P,U2,L7,IOB_94*%
%TO.N,/FPGA + SRAM/FPGA/A0*%
X140500000Y-105600000D03*
%TO.P,U2,L8,IOB_103_CBSEL0*%
%TO.N,/FPGA + SRAM/FPGA/A1*%
X141300000Y-105600000D03*
%TO.P,U2,L9,~{CRESET}*%
%TO.N,/FPGA + SRAM/FPGA/CRESET_B*%
X142100000Y-105600000D03*
%TO.P,U2,L10,IOB_107_SCK*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X142900000Y-105600000D03*
%TO.P,U2,L11,VCC_SPI*%
%TO.N,P3V3*%
X143700000Y-105600000D03*
%TD*%
D40*
%TO.P,Y1,1,1*%
%TO.N,Net-(U8-OSCI)*%
X118668800Y-99830000D03*
%TO.P,Y1,2,2*%
%TO.N,Net-(U8-OSCO)*%
X116468800Y-99830000D03*
%TO.P,Y1,3*%
X116468800Y-101430000D03*
%TO.P,Y1,4*%
X118668800Y-101430000D03*
%TD*%
D41*
%TO.P,J1,*%
%TO.N,*%
X167220000Y-78560000D03*
X164420000Y-78560000D03*
D42*
%TO.P,J1,A1,GND*%
%TO.N,GND*%
X168920000Y-82760000D03*
%TO.P,J1,A4,VBUS*%
%TO.N,USB_VBUS2*%
X168170000Y-82760000D03*
D43*
%TO.P,J1,A5,CC1*%
%TO.N,Net-(J1-CC1)*%
X167570000Y-82760000D03*
%TO.P,J1,A6,D+*%
%TO.N,/USB/D3+*%
X166070000Y-82760000D03*
%TO.P,J1,A7,D-*%
%TO.N,/USB/D3-*%
X165070000Y-82760000D03*
%TO.P,J1,A8*%
%TO.N,N/C*%
X164070000Y-82760000D03*
D42*
%TO.P,J1,A9,VBUS*%
%TO.N,USB_VBUS2*%
X163470000Y-82760000D03*
%TO.P,J1,A12,GND*%
%TO.N,GND*%
X162720000Y-82760000D03*
%TO.P,J1,B1,GND*%
X162720000Y-82760000D03*
%TO.P,J1,B4,VBUS*%
%TO.N,USB_VBUS2*%
X163470000Y-82760000D03*
D43*
%TO.P,J1,B5,CC2*%
%TO.N,Net-(J1-CC2)*%
X164570000Y-82760000D03*
%TO.P,J1,B6,D+*%
%TO.N,/USB/D3+*%
X165570000Y-82760000D03*
%TO.P,J1,B7,D-*%
%TO.N,/USB/D3-*%
X166570000Y-82760000D03*
%TO.P,J1,B8*%
%TO.N,N/C*%
X167070000Y-82760000D03*
D42*
%TO.P,J1,B9,VBUS*%
%TO.N,USB_VBUS2*%
X168170000Y-82760000D03*
%TO.P,J1,B12,GND*%
%TO.N,GND*%
X168920000Y-82760000D03*
D44*
%TO.P,J1,S1,SHIELD*%
X170140000Y-82385000D03*
D45*
X170140000Y-78560000D03*
D44*
X161500000Y-82385000D03*
D45*
X161500000Y-78560000D03*
%TD*%
D46*
%TO.P,D4,1,K*%
%TO.N,GND*%
X139620000Y-116385000D03*
%TO.P,D4,2,A*%
%TO.N,Net-(D4-A)*%
X139620000Y-117960000D03*
%TD*%
D41*
%TO.P,J7,*%
%TO.N,*%
X152400000Y-78560000D03*
X149600000Y-78560000D03*
D42*
%TO.P,J7,A1,GND*%
%TO.N,GND*%
X154100000Y-82760000D03*
%TO.P,J7,A4,VBUS*%
%TO.N,USB_VBUS2*%
X153350000Y-82760000D03*
D43*
%TO.P,J7,A5,CC1*%
%TO.N,Net-(J7-CC1)*%
X152750000Y-82760000D03*
%TO.P,J7,A6,D+*%
%TO.N,/USB/D2+*%
X151250000Y-82760000D03*
%TO.P,J7,A7,D-*%
%TO.N,/USB/D2-*%
X150250000Y-82760000D03*
%TO.P,J7,A8*%
%TO.N,N/C*%
X149250000Y-82760000D03*
D42*
%TO.P,J7,A9,VBUS*%
%TO.N,USB_VBUS2*%
X148650000Y-82760000D03*
%TO.P,J7,A12,GND*%
%TO.N,GND*%
X147900000Y-82760000D03*
%TO.P,J7,B1,GND*%
X147900000Y-82760000D03*
%TO.P,J7,B4,VBUS*%
%TO.N,USB_VBUS2*%
X148650000Y-82760000D03*
D43*
%TO.P,J7,B5,CC2*%
%TO.N,Net-(J7-CC2)*%
X149750000Y-82760000D03*
%TO.P,J7,B6,D+*%
%TO.N,/USB/D2+*%
X150750000Y-82760000D03*
%TO.P,J7,B7,D-*%
%TO.N,/USB/D2-*%
X151750000Y-82760000D03*
%TO.P,J7,B8*%
%TO.N,N/C*%
X152250000Y-82760000D03*
D42*
%TO.P,J7,B9,VBUS*%
%TO.N,USB_VBUS2*%
X153350000Y-82760000D03*
%TO.P,J7,B12,GND*%
%TO.N,GND*%
X154100000Y-82760000D03*
D44*
%TO.P,J7,S1,SHIELD*%
X155320000Y-82385000D03*
D45*
X155320000Y-78560000D03*
D44*
X146680000Y-82385000D03*
D45*
X146680000Y-78560000D03*
%TD*%
D24*
%TO.P,C56,1*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X172160000Y-104580000D03*
%TO.P,C56,2*%
%TO.N,GND*%
X172160000Y-106130000D03*
%TD*%
D19*
%TO.P,R40,1*%
%TO.N,/FPGA + SRAM/CDONE*%
X147410000Y-115110000D03*
%TO.P,R40,2*%
%TO.N,P3V3*%
X149060000Y-115110000D03*
%TD*%
D47*
%TO.P,J4,1,Pin_1*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X119380000Y-124460000D03*
D48*
%TO.P,J4,2,Pin_2*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X121920000Y-124460000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X124460000Y-124460000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X127000000Y-124460000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,P3V3*%
X129540000Y-124460000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,GND*%
X132080000Y-124460000D03*
%TD*%
D25*
%TO.P,R37,1*%
%TO.N,Net-(U7-DO)*%
X121400000Y-94069600D03*
%TO.P,R37,2*%
%TO.N,Net-(U7-DI)*%
X121400000Y-95719600D03*
%TD*%
%TO.P,R44,1*%
%TO.N,/USB/D3+*%
X166640000Y-88984200D03*
%TO.P,R44,2*%
%TO.N,/FPGA + SRAM/USB3_DP*%
X166640000Y-90634200D03*
%TD*%
D24*
%TO.P,C34,1*%
%TO.N,P5V*%
X113211600Y-91662400D03*
%TO.P,C34,2*%
%TO.N,GND*%
X113211600Y-93212400D03*
%TD*%
D49*
%TO.P,U3,1,~{CS}*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X136025000Y-109560000D03*
%TO.P,U3,2,DO/IO_{1}*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X136025000Y-110830000D03*
%TO.P,U3,3,~{WP}/IO_{2}*%
%TO.N,Net-(U3-~{WP}{slash}IO_{2})*%
X136025000Y-112100000D03*
%TO.P,U3,4,GND*%
%TO.N,GND*%
X136025000Y-113370000D03*
%TO.P,U3,5,DI/IO_{0}*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X143200000Y-113370000D03*
%TO.P,U3,6,CLK*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X143200000Y-112100000D03*
%TO.P,U3,7,~{HOLD}/~{RESET}/IO_{3}*%
%TO.N,Net-(U3-~{HOLD}{slash}~{RESET}{slash}IO_{3})*%
X143200000Y-110830000D03*
%TO.P,U3,8,VCC*%
%TO.N,P3V3*%
X143200000Y-109560000D03*
%TD*%
D50*
%TO.P,C9,1*%
%TO.N,P1V2*%
X113188200Y-99473200D03*
%TO.P,C9,2*%
%TO.N,GND*%
X114738200Y-99473200D03*
%TD*%
D19*
%TO.P,R55,1*%
%TO.N,V_SYS*%
X109951600Y-94292400D03*
%TO.P,R55,2*%
%TO.N,EN*%
X111601600Y-94292400D03*
%TD*%
D50*
%TO.P,C13,1*%
%TO.N,/FPGA + SRAM/USR_BTN1*%
X172140000Y-107560000D03*
%TO.P,C13,2*%
%TO.N,GND*%
X173690000Y-107560000D03*
%TD*%
D10*
%TO.P,R6,1*%
%TO.N,Net-(D6-A)*%
X119337500Y-111940000D03*
%TO.P,R6,2*%
%TO.N,V_SYS*%
X117687500Y-111940000D03*
%TD*%
D19*
%TO.P,R8,1*%
%TO.N,Net-(U11-FB)*%
X108114000Y-110019600D03*
%TO.P,R8,2*%
%TO.N,P3V3*%
X109764000Y-110019600D03*
%TD*%
D50*
%TO.P,C64,1*%
%TO.N,USB_VBUS*%
X111400000Y-115940000D03*
%TO.P,C64,2*%
%TO.N,GND*%
X112950000Y-115940000D03*
%TD*%
D10*
%TO.P,R31,1*%
%TO.N,/FPGA + SRAM/USR_BTN1*%
X172210000Y-109030000D03*
%TO.P,R31,2*%
%TO.N,P3V3*%
X170560000Y-109030000D03*
%TD*%
D24*
%TO.P,C6,1*%
%TO.N,P3V3*%
X111734000Y-105339600D03*
%TO.P,C6,2*%
%TO.N,GND*%
X111734000Y-106889600D03*
%TD*%
D19*
%TO.P,R22,1*%
%TO.N,/FPGA + SRAM/FPGA/CRESET_B*%
X141980000Y-107830000D03*
%TO.P,R22,2*%
%TO.N,P3V3*%
X143630000Y-107830000D03*
%TD*%
%TO.P,R39,1*%
%TO.N,GND*%
X109961600Y-88732400D03*
%TO.P,R39,2*%
%TO.N,Net-(U4-V_{FB})*%
X111611600Y-88732400D03*
%TD*%
D24*
%TO.P,C5,1*%
%TO.N,V_SYS*%
X104684000Y-105344600D03*
%TO.P,C5,2*%
%TO.N,GND*%
X104684000Y-106894600D03*
%TD*%
D12*
%TO.P,C39,1*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X172160000Y-98605000D03*
%TO.P,C39,2*%
%TO.N,GND*%
X172160000Y-97055000D03*
%TD*%
D33*
%TO.P,U15,1*%
%TO.N,/USB/D2-*%
X150050000Y-86249200D03*
%TO.P,U15,2*%
%TO.N,GND*%
X150050000Y-86899200D03*
%TO.P,U15,3*%
%TO.N,unconnected-(U15-Pad3)*%
X150050000Y-87549200D03*
%TO.P,U15,4*%
%TO.N,unconnected-(U15-Pad4)*%
X151950000Y-87549200D03*
%TO.P,U15,5*%
%TO.N,USB_VBUS2*%
X151950000Y-86899200D03*
%TO.P,U15,6*%
%TO.N,/USB/D2+*%
X151950000Y-86249200D03*
%TD*%
D51*
%TO.P,L6,1,1*%
%TO.N,Net-(U10-SW)*%
X124625000Y-113500000D03*
%TO.P,L6,2,2*%
%TO.N,P2V5*%
X126200000Y-113500000D03*
%TD*%
D52*
%TO.P,Y2,1,EN*%
%TO.N,unconnected-(Y2-EN-Pad1)*%
X131050000Y-108880000D03*
%TO.P,Y2,2,GND*%
%TO.N,GND*%
X133150000Y-108880000D03*
%TO.P,Y2,3,OUT*%
%TO.N,CLK*%
X133150000Y-107230000D03*
%TO.P,Y2,4,Vdd*%
%TO.N,P3V3*%
X131050000Y-107230000D03*
%TD*%
D19*
%TO.P,R54,1*%
%TO.N,V_SYS*%
X124638000Y-119088400D03*
%TO.P,R54,2*%
%TO.N,EN*%
X126288000Y-119088400D03*
%TD*%
D11*
%TO.P,R42,1*%
%TO.N,Net-(D4-A)*%
X141080000Y-117990000D03*
%TO.P,R42,2*%
%TO.N,Net-(Q2-S)*%
X141080000Y-116340000D03*
%TD*%
D24*
%TO.P,C14,1*%
%TO.N,P3V3*%
X129270000Y-107550000D03*
%TO.P,C14,2*%
%TO.N,GND*%
X129270000Y-109100000D03*
%TD*%
D53*
%TO.P,L4,1,1*%
%TO.N,P3V3*%
X173690000Y-100040000D03*
%TO.P,L4,2,2*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X172115000Y-100040000D03*
%TD*%
D21*
%TO.P,L3,1,1*%
%TO.N,V_SYS*%
X105871600Y-90502400D03*
%TO.P,L3,2,2*%
%TO.N,Net-(U4-SW)*%
X105871600Y-92702400D03*
%TD*%
D19*
%TO.P,R12,1*%
%TO.N,Net-(U1-FB)*%
X110183200Y-99473200D03*
%TO.P,R12,2*%
%TO.N,P1V2*%
X111833200Y-99473200D03*
%TD*%
D11*
%TO.P,R34,1*%
%TO.N,/FPGA + SRAM/LED_R*%
X169820000Y-118260000D03*
%TO.P,R34,2*%
%TO.N,Net-(D3-RK)*%
X169820000Y-116610000D03*
%TD*%
D54*
%TO.P,U12,1,OUT*%
%TO.N,USB_VBUS2*%
X115991600Y-88412400D03*
%TO.P,U12,2,GND*%
%TO.N,GND*%
X115341600Y-88412400D03*
%TO.P,U12,3,NC*%
%TO.N,unconnected-(U12-NC-Pad3)*%
X114691600Y-88412400D03*
%TO.P,U12,4,IN*%
%TO.N,P5V*%
X114691600Y-90312400D03*
%TO.P,U12,5,GND*%
%TO.N,GND*%
X115341600Y-90312400D03*
%TO.P,U12,6,EN*%
%TO.N,P5V*%
X115991600Y-90312400D03*
%TD*%
D24*
%TO.P,C35,1*%
%TO.N,P5V*%
X114671600Y-91662400D03*
%TO.P,C35,2*%
%TO.N,GND*%
X114671600Y-93212400D03*
%TD*%
D55*
%TO.P,U6,1,A15*%
%TO.N,/FPGA + SRAM/FPGA/A15*%
X151012500Y-95850000D03*
%TO.P,U6,2,A14*%
%TO.N,/FPGA + SRAM/FPGA/A14*%
X151012500Y-96350000D03*
%TO.P,U6,3,A13*%
%TO.N,/FPGA + SRAM/FPGA/A13*%
X151012500Y-96850000D03*
%TO.P,U6,4,A12*%
%TO.N,/FPGA + SRAM/FPGA/A12*%
X151012500Y-97350000D03*
%TO.P,U6,5,A11*%
%TO.N,/FPGA + SRAM/FPGA/A11*%
X151012500Y-97850000D03*
%TO.P,U6,6,A10*%
%TO.N,/FPGA + SRAM/FPGA/A10*%
X151012500Y-98350000D03*
%TO.P,U6,7,A9*%
%TO.N,/FPGA + SRAM/FPGA/A9*%
X151012500Y-98850000D03*
%TO.P,U6,8,A8*%
%TO.N,/FPGA + SRAM/FPGA/A8*%
X151012500Y-99350000D03*
%TO.P,U6,9,A19*%
%TO.N,/FPGA + SRAM/FPGA/A19*%
X151012500Y-99850000D03*
%TO.P,U6,10,NC*%
%TO.N,unconnected-(U6-NC-Pad10)*%
X151012500Y-100350000D03*
%TO.P,U6,11,WE#*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_WE_B*%
X151012500Y-100850000D03*
%TO.P,U6,12,CE2*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE2*%
X151012500Y-101350000D03*
%TO.P,U6,13,NC*%
%TO.N,unconnected-(U6-NC-Pad13)*%
X151012500Y-101850000D03*
%TO.P,U6,14,UB#*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_UB_B*%
X151012500Y-102350000D03*
%TO.P,U6,15,LB#*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_LB_B*%
X151012500Y-102850000D03*
%TO.P,U6,16,A18*%
%TO.N,/FPGA + SRAM/FPGA/A18*%
X151012500Y-103350000D03*
%TO.P,U6,17,A17*%
%TO.N,/FPGA + SRAM/FPGA/A17*%
X151012500Y-103850000D03*
%TO.P,U6,18,A7*%
%TO.N,/FPGA + SRAM/FPGA/A7*%
X151012500Y-104350000D03*
%TO.P,U6,19,A6*%
%TO.N,/FPGA + SRAM/FPGA/A6*%
X151012500Y-104850000D03*
%TO.P,U6,20,A5*%
%TO.N,/FPGA + SRAM/FPGA/A5*%
X151012500Y-105350000D03*
%TO.P,U6,21,A4*%
%TO.N,/FPGA + SRAM/FPGA/A4*%
X151012500Y-105850000D03*
%TO.P,U6,22,A3*%
%TO.N,/FPGA + SRAM/FPGA/A3*%
X151012500Y-106350000D03*
%TO.P,U6,23,A2*%
%TO.N,/FPGA + SRAM/FPGA/A2*%
X151012500Y-106850000D03*
%TO.P,U6,24,A1*%
%TO.N,/FPGA + SRAM/FPGA/A1*%
X151012500Y-107350000D03*
%TO.P,U6,25,A0*%
%TO.N,/FPGA + SRAM/FPGA/A0*%
X170387500Y-107350000D03*
%TO.P,U6,26,CE#*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE_B*%
X170387500Y-106850000D03*
%TO.P,U6,27,VSS*%
%TO.N,GND*%
X170387500Y-106350000D03*
%TO.P,U6,28,OE#*%
%TO.N,/FPGA + SRAM/FPGA/SRAM_OE_B*%
X170387500Y-105850000D03*
%TO.P,U6,29,DQ0*%
%TO.N,/FPGA + SRAM/FPGA/DQ0*%
X170387500Y-105350000D03*
%TO.P,U6,30,DQ8*%
%TO.N,/FPGA + SRAM/FPGA/DQ8*%
X170387500Y-104850000D03*
%TO.P,U6,31,DQ1*%
%TO.N,/FPGA + SRAM/FPGA/DQ1*%
X170387500Y-104350000D03*
%TO.P,U6,32,DQ9*%
%TO.N,/FPGA + SRAM/FPGA/DQ9*%
X170387500Y-103850000D03*
%TO.P,U6,33,DQ2*%
%TO.N,/FPGA + SRAM/FPGA/DQ2*%
X170387500Y-103350000D03*
%TO.P,U6,34,DQ10*%
%TO.N,/FPGA + SRAM/FPGA/DQ10*%
X170387500Y-102850000D03*
%TO.P,U6,35,DQ3*%
%TO.N,/FPGA + SRAM/FPGA/DQ3*%
X170387500Y-102350000D03*
%TO.P,U6,36,DQ11*%
%TO.N,/FPGA + SRAM/FPGA/DQ11*%
X170387500Y-101850000D03*
%TO.P,U6,37,VCC*%
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X170387500Y-101350000D03*
%TO.P,U6,38,DQ4*%
%TO.N,/FPGA + SRAM/FPGA/DQ4*%
X170387500Y-100850000D03*
%TO.P,U6,39,DQ12*%
%TO.N,/FPGA + SRAM/FPGA/DQ12*%
X170387500Y-100350000D03*
%TO.P,U6,40,DQ5*%
%TO.N,/FPGA + SRAM/FPGA/DQ5*%
X170387500Y-99850000D03*
%TO.P,U6,41,DQ13*%
%TO.N,/FPGA + SRAM/FPGA/DQ13*%
X170387500Y-99350000D03*
%TO.P,U6,42,DQ6*%
%TO.N,/FPGA + SRAM/FPGA/DQ6*%
X170387500Y-98850000D03*
%TO.P,U6,43,DQ14*%
%TO.N,/FPGA + SRAM/FPGA/DQ14*%
X170387500Y-98350000D03*
%TO.P,U6,44,DQ7*%
%TO.N,/FPGA + SRAM/FPGA/DQ7*%
X170387500Y-97850000D03*
%TO.P,U6,45,DQ15*%
%TO.N,/FPGA + SRAM/FPGA/DQ15*%
X170387500Y-97350000D03*
%TO.P,U6,46,VSS*%
%TO.N,GND*%
X170387500Y-96850000D03*
%TO.P,U6,47,NC*%
%TO.N,unconnected-(U6-NC-Pad47)*%
X170387500Y-96350000D03*
%TO.P,U6,48,A16*%
%TO.N,/FPGA + SRAM/FPGA/A16*%
X170387500Y-95850000D03*
%TD*%
D10*
%TO.P,R7,1*%
%TO.N,Net-(D2-A)*%
X119337500Y-113440000D03*
%TO.P,R7,2*%
%TO.N,V_SYS*%
X117687500Y-113440000D03*
%TD*%
D12*
%TO.P,C38,1*%
%TO.N,P3V3*%
X122710000Y-109100000D03*
%TO.P,C38,2*%
%TO.N,GND*%
X122710000Y-107550000D03*
%TD*%
D56*
%TO.P,U9,1,TS*%
%TO.N,Net-(U9-TS)*%
X116487500Y-117902500D03*
%TO.P,U9,2,BAT*%
%TO.N,V_BAT*%
X116987500Y-117902500D03*
%TO.P,U9,3,BAT*%
X117487500Y-117902500D03*
%TO.P,U9,4,CE*%
%TO.N,GND*%
X117987500Y-117902500D03*
D57*
%TO.P,U9,5,EN2*%
%TO.N,V_SYS*%
X118700000Y-117190000D03*
%TO.P,U9,6,EN1*%
%TO.N,GND*%
X118700000Y-116690000D03*
%TO.P,U9,7,PGOOD*%
%TO.N,Net-(D2-K)*%
X118700000Y-116190000D03*
%TO.P,U9,8,VSS*%
%TO.N,GND*%
X118700000Y-115690000D03*
D56*
%TO.P,U9,9,CHG*%
%TO.N,Net-(D6-K)*%
X117987500Y-114977500D03*
%TO.P,U9,10,OUT*%
%TO.N,V_SYS*%
X117487500Y-114977500D03*
%TO.P,U9,11,OUT*%
X116987500Y-114977500D03*
%TO.P,U9,12,ILIM*%
%TO.N,Net-(U9-ILIM)*%
X116487500Y-114977500D03*
D57*
%TO.P,U9,13,IN*%
%TO.N,USB_VBUS*%
X115775000Y-115690000D03*
%TO.P,U9,14,TMR*%
%TO.N,GND*%
X115775000Y-116190000D03*
%TO.P,U9,15,TD*%
X115775000Y-116690000D03*
%TO.P,U9,16,ISET*%
%TO.N,Net-(U9-ISET)*%
X115775000Y-117190000D03*
D58*
%TO.P,U9,17,VSS*%
%TO.N,GND*%
X116647500Y-117030000D03*
X117827500Y-117030000D03*
D59*
X117237500Y-116440000D03*
D58*
X116647500Y-115850000D03*
X117827500Y-115850000D03*
%TD*%
D12*
%TO.P,C36,1*%
%TO.N,Net-(U8-OSCI)*%
X118938800Y-98230000D03*
%TO.P,C36,2*%
%TO.N,GND*%
X118938800Y-96680000D03*
%TD*%
D32*
%TO.P,U10,1,Vin*%
%TO.N,V_SYS*%
X124518000Y-117453400D03*
%TO.P,U10,2,GND*%
%TO.N,GND*%
X125468000Y-117453400D03*
%TO.P,U10,3,EN*%
%TO.N,EN*%
X126418000Y-117453400D03*
%TO.P,U10,4,FB*%
%TO.N,P2V5*%
X126418000Y-115178400D03*
%TO.P,U10,5,SW*%
%TO.N,Net-(U10-SW)*%
X124518000Y-115178400D03*
%TD*%
D25*
%TO.P,R38,1*%
%TO.N,Net-(U4-V_{FB})*%
X113211600Y-88657400D03*
%TO.P,R38,2*%
%TO.N,P5V*%
X113211600Y-90307400D03*
%TD*%
%TO.P,R43,1*%
%TO.N,/USB/D3-*%
X164910000Y-88979200D03*
%TO.P,R43,2*%
%TO.N,/FPGA + SRAM/USB3_DN*%
X164910000Y-90629200D03*
%TD*%
D12*
%TO.P,C44,1*%
%TO.N,/USB/1.8V*%
X129946400Y-96292000D03*
%TO.P,C44,2*%
%TO.N,GND*%
X129946400Y-94742000D03*
%TD*%
D24*
%TO.P,C7,1*%
%TO.N,V_SYS*%
X104693200Y-96263200D03*
%TO.P,C7,2*%
%TO.N,GND*%
X104693200Y-97813200D03*
%TD*%
D50*
%TO.P,C45,1*%
%TO.N,V_BAT*%
X116450000Y-120770000D03*
%TO.P,C45,2*%
%TO.N,GND*%
X118000000Y-120770000D03*
%TD*%
D12*
%TO.P,C43,1*%
%TO.N,P3V3*%
X127090000Y-109100000D03*
%TO.P,C43,2*%
%TO.N,GND*%
X127090000Y-107550000D03*
%TD*%
D11*
%TO.P,R32,1*%
%TO.N,/FPGA + SRAM/LED_B*%
X171280000Y-118250000D03*
%TO.P,R32,2*%
%TO.N,Net-(D3-BK)*%
X171280000Y-116600000D03*
%TD*%
D28*
%TO.P,C10,1*%
%TO.N,P2V5*%
X126198000Y-112038400D03*
%TO.P,C10,2*%
%TO.N,GND*%
X124648000Y-112038400D03*
%TD*%
D10*
%TO.P,R41,1*%
%TO.N,/FPGA + SRAM/CDONE*%
X146100000Y-115100000D03*
%TO.P,R41,2*%
%TO.N,Net-(Q2-G)*%
X144450000Y-115100000D03*
%TD*%
D11*
%TO.P,R29,1*%
%TO.N,EN*%
X106153200Y-97868200D03*
%TO.P,R29,2*%
%TO.N,V_SYS*%
X106153200Y-96218200D03*
%TD*%
D25*
%TO.P,R25,1*%
%TO.N,/USB/D2-*%
X150130000Y-88949200D03*
%TO.P,R25,2*%
%TO.N,/FPGA + SRAM/USB2_DN*%
X150130000Y-90599200D03*
%TD*%
D31*
%TO.P,D2,1,K*%
%TO.N,Net-(D2-K)*%
X120100000Y-116435000D03*
%TO.P,D2,2,A*%
%TO.N,Net-(D2-A)*%
X120100000Y-114860000D03*
%TD*%
D47*
%TO.P,J8,1,Pin_1*%
%TO.N,GND*%
X170180000Y-124460000D03*
D48*
%TO.P,J8,2,Pin_2*%
%TO.N,/FPGA + SRAM/IO_B1*%
X167640000Y-124460000D03*
%TO.P,J8,3,Pin_3*%
%TO.N,/FPGA + SRAM/IO_B2*%
X165100000Y-124460000D03*
%TO.P,J8,4,Pin_4*%
%TO.N,/FPGA + SRAM/IO_B3*%
X162560000Y-124460000D03*
%TO.P,J8,5,Pin_5*%
%TO.N,/FPGA + SRAM/IO_B4*%
X160020000Y-124460000D03*
%TO.P,J8,6,Pin_6*%
%TO.N,/FPGA + SRAM/IO_B5*%
X157480000Y-124460000D03*
%TO.P,J8,7,Pin_7*%
%TO.N,/FPGA + SRAM/IO_B6*%
X154940000Y-124460000D03*
%TO.P,J8,8,Pin_8*%
%TO.N,/FPGA + SRAM/IO_B7*%
X152400000Y-124460000D03*
%TO.P,J8,9,Pin_9*%
%TO.N,/FPGA + SRAM/IO_B8*%
X149860000Y-124460000D03*
%TO.P,J8,10,Pin_10*%
%TO.N,/FPGA + SRAM/IO_B9*%
X147320000Y-124460000D03*
%TO.P,J8,11,Pin_11*%
%TO.N,/FPGA + SRAM/IO_B10*%
X144780000Y-124460000D03*
%TO.P,J8,12,Pin_12*%
%TO.N,GND*%
X142240000Y-124460000D03*
%TO.P,J8,13,Pin_13*%
%TO.N,P3V3*%
X139700000Y-124460000D03*
%TO.P,J8,14,Pin_14*%
%TO.N,V_BAT*%
X137160000Y-124460000D03*
%TD*%
D47*
%TO.P,J5,1,Pin_1*%
%TO.N,GND*%
X142240000Y-78740000D03*
D48*
%TO.P,J5,2,Pin_2*%
%TO.N,/FPGA + SRAM/IO_T1*%
X139700000Y-78740000D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/FPGA + SRAM/IO_T2*%
X137160000Y-78740000D03*
%TO.P,J5,4,Pin_4*%
%TO.N,/FPGA + SRAM/IO_T3*%
X134620000Y-78740000D03*
%TO.P,J5,5,Pin_5*%
%TO.N,/FPGA + SRAM/IO_T4*%
X132080000Y-78740000D03*
%TO.P,J5,6,Pin_6*%
%TO.N,/FPGA + SRAM/IO_T5*%
X129540000Y-78740000D03*
%TO.P,J5,7,Pin_7*%
%TO.N,/FPGA + SRAM/IO_T6*%
X127000000Y-78740000D03*
%TO.P,J5,8,Pin_8*%
%TO.N,/FPGA + SRAM/IO_T7*%
X124460000Y-78740000D03*
%TO.P,J5,9,Pin_9*%
%TO.N,/FPGA + SRAM/IO_T8*%
X121920000Y-78740000D03*
%TO.P,J5,10,Pin_10*%
%TO.N,/FPGA + SRAM/IO_T9*%
X119380000Y-78740000D03*
%TO.P,J5,11,Pin_11*%
%TO.N,/FPGA + SRAM/IO_T10*%
X116840000Y-78740000D03*
%TO.P,J5,12,Pin_12*%
%TO.N,USB_VBUS2*%
X114300000Y-78740000D03*
%TO.P,J5,13,Pin_13*%
%TO.N,EN*%
X111760000Y-78740000D03*
%TO.P,J5,14,Pin_14*%
%TO.N,USB_VBUS*%
X109220000Y-78740000D03*
%TD*%
D60*
%TO.P,J9,1,Pin_1*%
%TO.N,EXT_PLL2P*%
X132080000Y-93000000D03*
D61*
%TO.P,J9,2,Pin_2*%
%TO.N,EXT_PLL2N*%
X132080000Y-94000000D03*
%TO.P,J9,3,Pin_3*%
%TO.N,EXT_PLL1P*%
X132080000Y-95000000D03*
%TO.P,J9,4,Pin_4*%
%TO.N,EXT_PLL1N*%
X132080000Y-96000000D03*
%TD*%
D10*
%TO.P,R36,1*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X134315000Y-110540000D03*
%TO.P,R36,2*%
%TO.N,P3V3*%
X132665000Y-110540000D03*
%TD*%
D50*
%TO.P,C8,1*%
%TO.N,V_SYS*%
X124688000Y-120548400D03*
%TO.P,C8,2*%
%TO.N,GND*%
X126238000Y-120548400D03*
%TD*%
D25*
%TO.P,R11,1*%
%TO.N,Net-(J6-CC2)*%
X110212500Y-117955000D03*
%TO.P,R11,2*%
%TO.N,GND*%
X110212500Y-119605000D03*
%TD*%
D28*
%TO.P,C60,1*%
%TO.N,P3V3*%
X124950000Y-91019600D03*
%TO.P,C60,2*%
%TO.N,GND*%
X123400000Y-91019600D03*
%TD*%
D62*
%TO.N,GND*%
X138900000Y-102400000D03*
D63*
X115341600Y-89360000D03*
X114079997Y-111940000D03*
X109527661Y-88201693D03*
X118943189Y-96079766D03*
X114678845Y-93867824D03*
X129946400Y-94140000D03*
X107726297Y-91508160D03*
X123400000Y-90400000D03*
D62*
X138900000Y-100800000D03*
D63*
X175840000Y-117080000D03*
X147844032Y-83414032D03*
X118600000Y-119300000D03*
D62*
X127674462Y-96618681D03*
D63*
X112350000Y-106900000D03*
X123991521Y-112033292D03*
X121560000Y-98760000D03*
X104693200Y-98410000D03*
X149572833Y-86902710D03*
X174313629Y-107592343D03*
X154245072Y-83414032D03*
D62*
X129400000Y-98500000D03*
D63*
X110875793Y-97043625D03*
X111180000Y-119610000D03*
X162710000Y-83370000D03*
X133950000Y-108880000D03*
X124950000Y-101750000D03*
D62*
X140500000Y-102400000D03*
X139700000Y-100800000D03*
D63*
X164330000Y-86940000D03*
X139619565Y-115800871D03*
X127711594Y-107550000D03*
D62*
X140500000Y-100800000D03*
D63*
X122200000Y-107550000D03*
D62*
X138900000Y-101600000D03*
D63*
X126881709Y-120550102D03*
X110782600Y-93459806D03*
X172154104Y-96427299D03*
X173970000Y-117080000D03*
X114739999Y-98850672D03*
X135064348Y-113379565D03*
D62*
X139700000Y-102400000D03*
D63*
X175090309Y-96427299D03*
X117468800Y-96080000D03*
D62*
X129900000Y-104500000D03*
D63*
X111190000Y-112910000D03*
X122235219Y-94908840D03*
X129267971Y-109698115D03*
X104060000Y-106890000D03*
X109210000Y-108560000D03*
X175079762Y-106741935D03*
D62*
X140500000Y-101600000D03*
X139700000Y-101600000D03*
X138900000Y-103200000D03*
X120500000Y-103000000D03*
D63*
X113225654Y-93874492D03*
X106680000Y-99470000D03*
X118599729Y-120765537D03*
X168970000Y-83400000D03*
%TO.N,V_SYS*%
X109400437Y-94291884D03*
X117690000Y-111313769D03*
X109416600Y-89957400D03*
X117796100Y-114069354D03*
X106416600Y-89957400D03*
X104690000Y-104740000D03*
X108600000Y-96100000D03*
X104370000Y-90510000D03*
X106160000Y-104750000D03*
X116332753Y-112564539D03*
D62*
X118700000Y-117200000D03*
%TO.N,/FPGA + SRAM/IO_T5*%
X137300000Y-97600000D03*
%TO.N,/FPGA + SRAM/IO_B3*%
X138900000Y-105600000D03*
%TO.N,/FPGA + SRAM/SD_DAT0*%
X137300000Y-100000000D03*
%TO.N,/FPGA + SRAM/LED_B*%
X135700000Y-104800000D03*
X171280000Y-118250000D03*
%TO.N,/FPGA + SRAM/SD_CLK*%
X137300000Y-100800000D03*
%TO.N,/FPGA + SRAM/FIFO_RD_B*%
X138900000Y-104000000D03*
X126700000Y-96800000D03*
%TO.N,/FPGA + SRAM/SD_DAT1*%
X138900000Y-100000000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ11*%
X170387500Y-101850000D03*
X142100000Y-100800000D03*
%TO.N,/FPGA + SRAM/FIFO_TXE_B*%
X127200000Y-96800000D03*
X137300000Y-103200000D03*
%TO.N,/FPGA + SRAM/FPGA/SRAM_LB_B*%
X151012500Y-102850000D03*
X143700000Y-101600000D03*
%TO.N,/FPGA + SRAM/IO_T1*%
X139700000Y-98400000D03*
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE_B*%
X170387500Y-106850000D03*
X140500000Y-104800000D03*
%TO.N,/FPGA + SRAM/FPGA/A10*%
X143700000Y-98400000D03*
X151012500Y-98350000D03*
%TO.N,/FPGA + SRAM/IO_B6*%
X137300000Y-104800000D03*
%TO.N,/FPGA + SRAM/SD_DAT3*%
X137300000Y-101600000D03*
%TO.N,/FPGA + SRAM/FPGA/A3*%
X151012500Y-106350000D03*
X142900000Y-104000000D03*
%TO.N,/FPGA + SRAM/IO_T9*%
X135700000Y-97600000D03*
%TO.N,/FPGA + SRAM/IO_B5*%
X138100000Y-105600000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ14*%
X140500000Y-98400000D03*
X170387500Y-98350000D03*
%TO.N,/FPGA + SRAM/FPGA/A14*%
X142100000Y-97600000D03*
X151012500Y-96350000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ7*%
X140500000Y-97600000D03*
X170387500Y-97850000D03*
%TO.N,/FPGA + SRAM/FPGA/A13*%
X151012500Y-96850000D03*
X142900000Y-97600000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ3*%
X170387500Y-102350000D03*
X141300000Y-100800000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ15*%
X139700000Y-97600000D03*
X170387500Y-97350000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X121701000Y-112501000D03*
X143200000Y-112100000D03*
%TO.N,EXT_PLL1N*%
X139700000Y-105600000D03*
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE2*%
X143700000Y-100800000D03*
X151012500Y-101350000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X143200000Y-113370000D03*
X123300000Y-113400000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ9*%
X170387500Y-103850000D03*
X141300000Y-102400000D03*
%TO.N,/FPGA + SRAM/IO_B1*%
X139700000Y-104800000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X142900000Y-104800000D03*
X136025000Y-109560000D03*
%TO.N,/FPGA + SRAM/FPGA/A16*%
X138900000Y-97600000D03*
X170387500Y-95850000D03*
%TO.N,/FPGA + SRAM/USB3_DP*%
X137300000Y-99200000D03*
X166640000Y-90634200D03*
%TO.N,/FPGA + SRAM/FPGA/A0*%
X140500000Y-105600000D03*
X170387500Y-107350000D03*
%TO.N,P1V2*%
X138100000Y-103200000D03*
X141300000Y-103200000D03*
D63*
X113601868Y-97358040D03*
D62*
X138100000Y-100000000D03*
X141300000Y-100000000D03*
D63*
X111850000Y-97360000D03*
D62*
%TO.N,/FPGA + SRAM/FPGA/A1*%
X141300000Y-105600000D03*
X151012500Y-107350000D03*
%TO.N,/FPGA + SRAM/IO_T3*%
X138100000Y-97600000D03*
%TO.N,/FPGA + SRAM/USB3_DN*%
X138100000Y-99200000D03*
X166045000Y-91260000D03*
%TO.N,/FPGA + SRAM/LED_R*%
X136500000Y-104000000D03*
X169820000Y-118260000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ6*%
X170387500Y-98850000D03*
X141300000Y-98400000D03*
%TO.N,/FPGA + SRAM/IO_T8*%
X136500000Y-99200000D03*
%TO.N,/FPGA + SRAM/FPGA/A11*%
X151012500Y-97850000D03*
X142100000Y-98400000D03*
%TO.N,/SD MMC/SD_CMD*%
X138100000Y-101600000D03*
%TO.N,/FPGA + SRAM/FIFO0*%
X135700000Y-103200000D03*
X129137363Y-102998549D03*
%TO.N,/FPGA + SRAM/FPGA/DQ2*%
X142100000Y-102400000D03*
X170387500Y-103350000D03*
%TO.N,/FPGA + SRAM/FPGA/A12*%
X151012500Y-97350000D03*
X143700000Y-97600000D03*
D63*
%TO.N,USB_VBUS*%
X108944490Y-118575000D03*
X108966000Y-113875000D03*
X111030532Y-113909267D03*
X115477983Y-115303221D03*
D62*
%TO.N,/FPGA + SRAM/FPGA/A17*%
X143700000Y-102400000D03*
X151012500Y-103850000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ5*%
X170387500Y-99850000D03*
X141300000Y-99200000D03*
%TO.N,/FPGA + SRAM/FPGA/A15*%
X151012500Y-95850000D03*
X141300000Y-97600000D03*
%TO.N,/FPGA + SRAM/FPGA/SRAM_UB_B*%
X151012500Y-102350000D03*
X142900000Y-100800000D03*
%TO.N,/FPGA + SRAM/IO_B4*%
X138100000Y-104800000D03*
%TO.N,/FPGA + SRAM/FPGA/A7*%
X142900000Y-102400000D03*
X151012500Y-104350000D03*
%TO.N,/FPGA + SRAM/IO_B8*%
X136500000Y-104800000D03*
D63*
%TO.N,P3V3*%
X131054636Y-106531013D03*
D62*
X138100000Y-102400000D03*
D63*
X149650000Y-115120000D03*
X124171159Y-109695795D03*
X113295500Y-106900000D03*
X112190000Y-104740000D03*
X125547678Y-91021303D03*
X128193413Y-101606587D03*
X174320000Y-100030000D03*
X122091162Y-109098405D03*
X126800000Y-93545219D03*
X132073916Y-110537824D03*
X128600000Y-93536958D03*
X168760000Y-110960000D03*
D62*
X141300000Y-101600000D03*
D63*
X143510000Y-119580000D03*
D62*
X139700000Y-100000000D03*
D63*
X111536525Y-101999133D03*
D62*
X139700000Y-103200000D03*
D63*
X143922983Y-107222885D03*
X132070000Y-112000000D03*
D62*
X122700000Y-106200000D03*
D63*
X125548907Y-92477174D03*
X170020000Y-109030000D03*
X125629130Y-109700650D03*
X127090000Y-109700000D03*
D62*
X138100000Y-100800000D03*
D63*
X111540000Y-103310000D03*
D62*
%TO.N,/FPGA + SRAM/CDONE*%
X146140521Y-107100000D03*
X146140521Y-115059479D03*
%TO.N,EXT_PLL1P*%
X139700000Y-104000000D03*
%TO.N,/FPGA + SRAM/SD_DAT2*%
X137300000Y-102400000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ1*%
X142100000Y-103200000D03*
X170387500Y-104350000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ13*%
X170387500Y-99350000D03*
X140500000Y-99200000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ10*%
X170387500Y-102850000D03*
X142100000Y-101600000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ4*%
X170387500Y-100850000D03*
X142100000Y-100000000D03*
%TO.N,/FPGA + SRAM/FPGA/SRAM_OE_B*%
X140500000Y-104000000D03*
X170387500Y-105850000D03*
%TO.N,/FPGA + SRAM/FIFO1*%
X136500000Y-103200000D03*
X129150000Y-102500000D03*
%TO.N,/FPGA + SRAM/FPGA/A18*%
X151012500Y-103350000D03*
X142900000Y-101600000D03*
%TO.N,/FPGA + SRAM/FPGA/A4*%
X143700000Y-104000000D03*
X151012500Y-105850000D03*
%TO.N,/FPGA + SRAM/LED_G*%
X137300000Y-104000000D03*
X168360000Y-118260000D03*
%TO.N,/FPGA + SRAM/IO_T7*%
X136500000Y-97600000D03*
%TO.N,/FPGA + SRAM/FPGA/A2*%
X151012500Y-106850000D03*
X143700000Y-104800000D03*
%TO.N,/FPGA + SRAM/IO_T6*%
X137300000Y-98400000D03*
%TO.N,/FPGA + SRAM/FPGA/A9*%
X151012500Y-98850000D03*
X142100000Y-99200000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ12*%
X140500000Y-100000000D03*
X170387500Y-100350000D03*
%TO.N,P2V5*%
X145400000Y-93600000D03*
D63*
X126198000Y-111901000D03*
D62*
%TO.N,/FPGA + SRAM/IO_T10*%
X135700000Y-99200000D03*
%TO.N,/FPGA + SRAM/IO_B10*%
X135700000Y-105600000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ8*%
X170387500Y-104850000D03*
X140500000Y-103200000D03*
%TO.N,/FPGA + SRAM/USB2_DP*%
X136500000Y-98400000D03*
X151280877Y-91018809D03*
%TO.N,/FPGA + SRAM/IO_B7*%
X137300000Y-105600000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X135150000Y-110250000D03*
X142100000Y-104800000D03*
X136025000Y-110830000D03*
X131000000Y-109900000D03*
X122400000Y-110800000D03*
X128265000Y-123195000D03*
%TO.N,/FPGA + SRAM/FPGA/SRAM_WE_B*%
X151012500Y-100850000D03*
X143700000Y-100000000D03*
%TO.N,/FPGA + SRAM/FPGA/DQ0*%
X170387500Y-105350000D03*
X141300000Y-104000000D03*
%TO.N,/FPGA + SRAM/IO_T2*%
X138900000Y-98400000D03*
%TO.N,/FPGA + SRAM/IO_B2*%
X138900000Y-104800000D03*
%TO.N,/FPGA + SRAM/FPGA/A19*%
X151012500Y-99850000D03*
X142900000Y-100000000D03*
%TO.N,/FPGA + SRAM/FPGA/A8*%
X151012500Y-99350000D03*
X143700000Y-99200000D03*
%TO.N,/FPGA + SRAM/USB2_DN*%
X135700000Y-98400000D03*
X150730877Y-91018809D03*
%TO.N,/FPGA + SRAM/FPGA/A6*%
X151012500Y-104850000D03*
X143700000Y-103200000D03*
%TO.N,/FPGA + SRAM/IO_T4*%
X138100000Y-98400000D03*
%TO.N,/FPGA + SRAM/FPGA/A5*%
X142900000Y-103200000D03*
X151012500Y-105350000D03*
%TO.N,/FPGA + SRAM/USR_BTN1*%
X172210000Y-109030000D03*
X138100000Y-104000000D03*
%TO.N,/FPGA + SRAM/FIFO_WR_B*%
X135700000Y-104000000D03*
X126200000Y-96800000D03*
%TO.N,/FPGA + SRAM/IO_B9*%
X136500000Y-105600000D03*
D63*
%TO.N,Net-(U7-CS)*%
X125602622Y-94916128D03*
D62*
X121700000Y-97300000D03*
%TO.N,Net-(U7-CLK)*%
X122200000Y-97300000D03*
D63*
X125610283Y-95866132D03*
D62*
%TO.N,Net-(U8-REF)*%
X120500000Y-100500000D03*
%TO.N,Net-(U8-~{RESET})*%
X120500000Y-104500000D03*
D63*
%TO.N,/USB/D1+*%
X121377831Y-101778211D03*
X109094000Y-116206000D03*
%TO.N,/USB/D1-*%
X121359783Y-100978412D03*
X109728000Y-116840000D03*
X109728000Y-115570000D03*
D62*
%TO.N,Net-(U8-VPLL)*%
X120500000Y-102000000D03*
%TO.N,Net-(U8-VPHY)*%
X120500000Y-99500000D03*
D63*
%TO.N,/USB/D3+*%
X165814233Y-83374878D03*
X166259775Y-86279503D03*
%TO.N,/USB/D3-*%
X165300225Y-86279503D03*
X165820522Y-84174856D03*
D64*
%TO.N,USB_VBUS2*%
X112410000Y-85540000D03*
D63*
X162070000Y-85400000D03*
X146720000Y-84760000D03*
X170070000Y-84770000D03*
D64*
X112420000Y-82980000D03*
D63*
X154750000Y-85390000D03*
%TO.N,/USB/D2-*%
X151013101Y-84164956D03*
X150520225Y-86249503D03*
%TO.N,/USB/D2+*%
X151480000Y-86240000D03*
X150991528Y-83365244D03*
%TD*%
D65*
%TO.N,Net-(D3-BK)*%
X171280000Y-116600000D02*
X171280000Y-115345000D01*
X171280000Y-115345000D02*
X170860000Y-114925000D01*
D66*
%TO.N,GND*%
X117987500Y-115690000D02*
X117827500Y-115850000D01*
D67*
X122710000Y-107550000D02*
X124170000Y-107550000D01*
D66*
X107726297Y-91508160D02*
X107727057Y-91507400D01*
D65*
X111185000Y-112905000D02*
X111190000Y-112910000D01*
D68*
X104684000Y-106894600D02*
X104064600Y-106894600D01*
D66*
X121560000Y-98644202D02*
X121560000Y-98760000D01*
X139619565Y-115800871D02*
X139620000Y-115801306D01*
X120000000Y-105000000D02*
X119799000Y-104799000D01*
D67*
X172160000Y-97055000D02*
X173620000Y-97055000D01*
D65*
X111175000Y-119605000D02*
X111180000Y-119610000D01*
X110310862Y-108559600D02*
X109764000Y-108559600D01*
D69*
X113182500Y-115707500D02*
X112950000Y-115940000D01*
D66*
X127674462Y-96618681D02*
X127674462Y-97274462D01*
X122200000Y-107550000D02*
X122710000Y-107550000D01*
X114702500Y-116190000D02*
X115775000Y-116190000D01*
D65*
X173690000Y-106200000D02*
X173620000Y-106130000D01*
D66*
X119799000Y-103285202D02*
X120084202Y-103000000D01*
X127674462Y-97274462D02*
X127700000Y-97300000D01*
X110782600Y-93459806D02*
X110781600Y-93458806D01*
D70*
X118050000Y-119300000D02*
X118050000Y-117965000D01*
D71*
X115341600Y-90312400D02*
X115341600Y-89360000D01*
D72*
X109999500Y-113118000D02*
X110212500Y-112905000D01*
D67*
X125630000Y-107550000D02*
X127090000Y-107550000D01*
X173620000Y-106130000D02*
X175080000Y-106130000D01*
D66*
X107727057Y-91507400D02*
X108351600Y-91507400D01*
X118700000Y-115690000D02*
X117987500Y-115690000D01*
X120915798Y-98000000D02*
X121560000Y-98644202D01*
X114678845Y-93867824D02*
X114671600Y-93860579D01*
X114739999Y-98850672D02*
X114738200Y-98852471D01*
X109764000Y-108559600D02*
X109210400Y-108559600D01*
D65*
X110212500Y-119605000D02*
X111175000Y-119605000D01*
D66*
X115775000Y-116190000D02*
X115775000Y-116690000D01*
X170387500Y-106350000D02*
X171940000Y-106350000D01*
X122235979Y-94909600D02*
X123042500Y-94909600D01*
X121560000Y-99355798D02*
X121560000Y-98760000D01*
D71*
X115341600Y-89360000D02*
X115341600Y-88412400D01*
D66*
X119180000Y-96680000D02*
X120500000Y-98000000D01*
X116987500Y-116190000D02*
X117237500Y-116440000D01*
D72*
X109999500Y-119392000D02*
X110212500Y-119605000D01*
D65*
X110094000Y-106124600D02*
X110845862Y-106124600D01*
D66*
X118595266Y-120770000D02*
X118599729Y-120765537D01*
X125200000Y-107120000D02*
X125630000Y-107550000D01*
D65*
X110845862Y-106124600D02*
X111610862Y-106889600D01*
D66*
X113225654Y-93874492D02*
X113211600Y-93860438D01*
X122235219Y-94908840D02*
X122235979Y-94909600D01*
X109527661Y-88207661D02*
X109961600Y-88641600D01*
D70*
X118050000Y-117965000D02*
X117987500Y-117902500D01*
D69*
X118000000Y-119350000D02*
X118050000Y-119300000D01*
D65*
X111734000Y-107136462D02*
X110310862Y-108559600D01*
D66*
X110875793Y-97043625D02*
X110875368Y-97043200D01*
X119799000Y-104140000D02*
X119799000Y-103285202D01*
X135073913Y-113370000D02*
X135064348Y-113379565D01*
X108482500Y-119605000D02*
X108202500Y-119325000D01*
X114738200Y-98852471D02*
X114738200Y-99473200D01*
X136025000Y-113370000D02*
X135073913Y-113370000D01*
D68*
X105533000Y-106045600D02*
X110015000Y-106045600D01*
D67*
X117468800Y-96680000D02*
X118938800Y-96680000D01*
D66*
X117987500Y-117902500D02*
X117987500Y-117190000D01*
X171955000Y-96850000D02*
X172160000Y-97055000D01*
D69*
X118000000Y-120770000D02*
X118000000Y-119350000D01*
D66*
X113025000Y-115865000D02*
X112950000Y-115940000D01*
D68*
X104684000Y-106894600D02*
X105533000Y-106045600D01*
D69*
X114302500Y-115940000D02*
X114377500Y-115865000D01*
D66*
X120500000Y-102500000D02*
X120500000Y-103000000D01*
X139620000Y-115801306D02*
X139620000Y-116385000D01*
X109764000Y-108559600D02*
X110064000Y-108559600D01*
X119799000Y-104799000D02*
X119799000Y-104140000D01*
X129946400Y-94140000D02*
X129946400Y-94742000D01*
X170387500Y-96850000D02*
X171955000Y-96850000D01*
X123400000Y-91019600D02*
X123400000Y-90400000D01*
D72*
X108269500Y-119392000D02*
X109999500Y-119392000D01*
D73*
X125483500Y-117468900D02*
X125483500Y-119793900D01*
X125468000Y-117453400D02*
X125483500Y-117468900D01*
D66*
X117987500Y-117190000D02*
X117827500Y-117030000D01*
X114079997Y-111940000D02*
X114780000Y-111940000D01*
X118700000Y-116690000D02*
X117487500Y-116690000D01*
X118000000Y-120770000D02*
X118595266Y-120770000D01*
D72*
X108202500Y-119325000D02*
X108269500Y-119392000D01*
D67*
X124170000Y-107550000D02*
X125630000Y-107550000D01*
D66*
X125200000Y-106200000D02*
X125200000Y-107120000D01*
X120084202Y-103000000D02*
X120500000Y-103000000D01*
X114671600Y-93860579D02*
X114671600Y-93212400D01*
X120500000Y-105000000D02*
X120000000Y-105000000D01*
X116987500Y-116690000D02*
X117237500Y-116440000D01*
X114377500Y-115865000D02*
X114702500Y-116190000D01*
X107223200Y-99473200D02*
X106683200Y-99473200D01*
X110042000Y-106072600D02*
X110094000Y-106124600D01*
X113211600Y-93860438D02*
X113211600Y-93212400D01*
X118000000Y-120760000D02*
X118110000Y-120650000D01*
X109961600Y-88641600D02*
X109961600Y-88732400D01*
X117487500Y-116690000D02*
X117237500Y-116440000D01*
X111744400Y-106900000D02*
X111734000Y-106889600D01*
X120500000Y-100000000D02*
X120915798Y-100000000D01*
D72*
X108202500Y-113125000D02*
X108209500Y-113118000D01*
D65*
X173690000Y-107560000D02*
X173690000Y-106200000D01*
D66*
X115775000Y-116190000D02*
X116987500Y-116190000D01*
X120915798Y-100000000D02*
X121560000Y-99355798D01*
X118943189Y-96079766D02*
X118938800Y-96084155D01*
X120500000Y-98000000D02*
X120915798Y-98000000D01*
X106683200Y-99473200D02*
X106680000Y-99470000D01*
X129270000Y-109100000D02*
X129270000Y-109696086D01*
D65*
X111734000Y-106889600D02*
X111734000Y-107136462D01*
D66*
X118000000Y-120770000D02*
X118000000Y-120760000D01*
X115775000Y-116690000D02*
X116987500Y-116690000D01*
X129270000Y-109696086D02*
X129267971Y-109698115D01*
D69*
X113182500Y-114485000D02*
X113182500Y-115707500D01*
D66*
X109210400Y-108559600D02*
X109210000Y-108560000D01*
D73*
X125483500Y-119793900D02*
X126238000Y-120548400D01*
D74*
X113211600Y-93212400D02*
X114671600Y-93212400D01*
D68*
X110015000Y-106045600D02*
X110094000Y-106124600D01*
X104064600Y-106894600D02*
X104060000Y-106890000D01*
D67*
X173620000Y-97055000D02*
X175090000Y-97055000D01*
D66*
X110875368Y-97043200D02*
X110063200Y-97043200D01*
X117468800Y-96080000D02*
X117468800Y-96680000D01*
X104693200Y-98410000D02*
X104693200Y-97813200D01*
X119939000Y-104000000D02*
X119799000Y-104140000D01*
X112350000Y-106900000D02*
X111744400Y-106900000D01*
X171940000Y-106350000D02*
X172160000Y-106130000D01*
X120500000Y-104000000D02*
X119939000Y-104000000D01*
X133150000Y-108880000D02*
X133950000Y-108880000D01*
X109527661Y-88201693D02*
X109527661Y-88207661D01*
X118050000Y-119300000D02*
X118600000Y-119300000D01*
X118938800Y-96680000D02*
X119180000Y-96680000D01*
D65*
X111610862Y-106889600D02*
X111734000Y-106889600D01*
D66*
X110781600Y-93458806D02*
X110781600Y-92647400D01*
D67*
X172160000Y-106130000D02*
X173620000Y-106130000D01*
D66*
X127090000Y-107550000D02*
X127711594Y-107550000D01*
D69*
X112950000Y-115940000D02*
X114302500Y-115940000D01*
D65*
X110212500Y-112905000D02*
X111185000Y-112905000D01*
D66*
X118938800Y-96084155D02*
X118938800Y-96680000D01*
D72*
X108209500Y-113118000D02*
X109999500Y-113118000D01*
D66*
%TO.N,Net-(U1-FB)*%
X107788200Y-97993200D02*
X107788200Y-98388200D01*
D72*
X108873200Y-99473200D02*
X110183200Y-99473200D01*
D66*
X107788200Y-98388200D02*
X108873200Y-99473200D01*
D72*
%TO.N,V_SYS*%
X106153200Y-96218200D02*
X107663200Y-96218200D01*
D66*
X106108200Y-96263200D02*
X106153200Y-96218200D01*
D74*
X109772600Y-90313400D02*
X109772600Y-90372400D01*
D66*
X118700000Y-117200000D02*
X118953400Y-117453400D01*
D70*
X116987500Y-114977500D02*
X117487500Y-114977500D01*
D72*
X106154000Y-105294600D02*
X107699000Y-105294600D01*
D67*
X124638000Y-119088400D02*
X124518000Y-118968400D01*
D66*
X106154000Y-105294600D02*
X106154000Y-104756000D01*
X104684000Y-105344600D02*
X104684000Y-104746000D01*
X109400953Y-94292400D02*
X109951600Y-94292400D01*
X118953400Y-117453400D02*
X124518000Y-117453400D01*
X105772400Y-90502400D02*
X105871600Y-90502400D01*
D67*
X116330000Y-111940000D02*
X117687500Y-111940000D01*
D66*
X116332753Y-112564539D02*
X116330000Y-112561786D01*
X109400437Y-94291884D02*
X109400953Y-94292400D01*
D74*
X105871600Y-90502400D02*
X106416600Y-89957400D01*
D66*
X107663200Y-96218200D02*
X107788200Y-96093200D01*
X117690000Y-111313769D02*
X117687500Y-111316269D01*
D74*
X108351600Y-89957400D02*
X109416600Y-89957400D01*
D66*
X117687500Y-111316269D02*
X117687500Y-111940000D01*
D65*
X104684000Y-105344600D02*
X104734000Y-105294600D01*
D73*
X117487500Y-114977500D02*
X117487500Y-113640000D01*
D65*
X104734000Y-105294600D02*
X106154000Y-105294600D01*
D66*
X106104000Y-105344600D02*
X106154000Y-105294600D01*
X116330000Y-112561786D02*
X116330000Y-111940000D01*
D67*
X124518000Y-118968400D02*
X124518000Y-117453400D01*
D66*
X105764800Y-90510000D02*
X105772400Y-90502400D01*
D67*
X117687500Y-111940000D02*
X117687500Y-113440000D01*
D71*
X117487500Y-113640000D02*
X117687500Y-113440000D01*
D67*
X124688000Y-119138400D02*
X124638000Y-119088400D01*
D74*
X106416600Y-89957400D02*
X108351600Y-89957400D01*
D66*
X106154000Y-104756000D02*
X106160000Y-104750000D01*
D72*
X104693200Y-96263200D02*
X106108200Y-96263200D01*
D74*
X109416600Y-89957400D02*
X109772600Y-90313400D01*
D67*
X124688000Y-120548400D02*
X124688000Y-119138400D01*
D66*
X104684000Y-104746000D02*
X104690000Y-104740000D01*
X107699000Y-105294600D02*
X107819000Y-105174600D01*
X104370000Y-90510000D02*
X105764800Y-90510000D01*
D72*
%TO.N,Net-(U1-SW)*%
X110063200Y-96093200D02*
X112433200Y-96093200D01*
D66*
X112433200Y-96093200D02*
X112725200Y-95801200D01*
D65*
%TO.N,Net-(D3-GK)*%
X168360000Y-115325000D02*
X168760000Y-114925000D01*
X168360000Y-116610000D02*
X168360000Y-115325000D01*
D69*
%TO.N,Net-(D3-RK)*%
X169820000Y-114935000D02*
X169810000Y-114925000D01*
X169820000Y-116610000D02*
X169820000Y-114935000D01*
D71*
%TO.N,V_BAT*%
X135311500Y-126308500D02*
X137160000Y-124460000D01*
D74*
X111970000Y-121786200D02*
X111970000Y-123710000D01*
X116450000Y-120770000D02*
X113023000Y-120770000D01*
D66*
X117487500Y-117902500D02*
X117246400Y-117902500D01*
D71*
X116450000Y-124013000D02*
X118745500Y-126308500D01*
D66*
X117246400Y-117902500D02*
X116987500Y-117902500D01*
X113023000Y-120770000D02*
X113004600Y-120751600D01*
D71*
X117246400Y-119973600D02*
X116450000Y-120770000D01*
X118745500Y-126308500D02*
X135311500Y-126308500D01*
X117246400Y-117902500D02*
X117246400Y-119973600D01*
D74*
X113004600Y-120751600D02*
X111970000Y-121786200D01*
D71*
X116450000Y-120770000D02*
X116450000Y-124013000D01*
D69*
%TO.N,Net-(Q2-S)*%
X141080000Y-116340000D02*
X142085000Y-116340000D01*
X142085000Y-116340000D02*
X142560000Y-116815000D01*
D72*
%TO.N,Net-(Q2-G)*%
X144450000Y-115100000D02*
X144450000Y-116805000D01*
X144450000Y-116805000D02*
X144460000Y-116815000D01*
D66*
%TO.N,EN*%
X103965657Y-107645600D02*
X103459000Y-107138943D01*
X126418000Y-117453400D02*
X126418000Y-116599932D01*
X109400701Y-97993200D02*
X110063200Y-97993200D01*
X120038500Y-112003368D02*
X120038500Y-111451936D01*
X107700936Y-110795600D02*
X106154000Y-109248664D01*
X103917200Y-95814090D02*
X104662890Y-95068400D01*
D72*
X126418000Y-117453400D02*
X126418000Y-118958400D01*
D69*
X111731600Y-94162400D02*
X111601600Y-94292400D01*
D66*
X106153200Y-97868200D02*
X105010400Y-99011000D01*
X105010400Y-99011000D02*
X104444257Y-99011000D01*
X106154000Y-106944600D02*
X106625000Y-106473600D01*
X103459000Y-100562400D02*
X106153200Y-97868200D01*
X103769000Y-94174510D02*
X104662890Y-95068400D01*
X106154000Y-106944600D02*
X105453000Y-107645600D01*
X108799701Y-97392200D02*
X109400701Y-97993200D01*
X120038500Y-111451936D02*
X119299333Y-110712769D01*
X108830501Y-106473600D02*
X109431501Y-107074600D01*
X119299333Y-110712769D02*
X110928666Y-110712769D01*
X111760000Y-78740000D02*
X103769000Y-86731000D01*
X106629200Y-97392200D02*
X108799701Y-97392200D01*
X106153200Y-97868200D02*
X106629200Y-97392200D01*
X106625000Y-106473600D02*
X108830501Y-106473600D01*
D69*
X111731600Y-92647400D02*
X111731600Y-94162400D01*
D66*
X110825600Y-95068400D02*
X111601600Y-94292400D01*
X126418000Y-116599932D02*
X125959968Y-116141900D01*
X103459000Y-107138943D02*
X103459000Y-100562400D01*
X106154000Y-109248664D02*
X106154000Y-106944600D01*
X104662890Y-95068400D02*
X110825600Y-95068400D01*
D72*
X126418000Y-118958400D02*
X126288000Y-119088400D01*
D66*
X110845835Y-110795600D02*
X107700936Y-110795600D01*
X105453000Y-107645600D02*
X103965657Y-107645600D01*
X103917200Y-98483943D02*
X103917200Y-95814090D01*
X125959968Y-116141900D02*
X124177032Y-116141900D01*
X103769000Y-86731000D02*
X103769000Y-94174510D01*
X110928666Y-110712769D02*
X110845835Y-110795600D01*
X109431501Y-107074600D02*
X110094000Y-107074600D01*
X104444257Y-99011000D02*
X103917200Y-98483943D01*
X124177032Y-116141900D02*
X120038500Y-112003368D01*
D75*
%TO.N,EXT_PLL2P*%
X136120000Y-93000000D02*
X132080000Y-93000000D01*
X140100000Y-96980000D02*
X136120000Y-93000000D01*
X139700000Y-99200000D02*
X140100000Y-98800000D01*
X140100000Y-98800000D02*
X140100000Y-96980000D01*
%TO.N,/FPGA + SRAM/FPGA/SRAM_LB_B*%
X151012500Y-102887500D02*
X151000000Y-102900000D01*
X151012500Y-102887500D02*
X151012500Y-102850000D01*
D66*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X121701000Y-112501000D02*
X120260000Y-111060000D01*
X120260000Y-105740000D02*
X120500000Y-105500000D01*
X146460000Y-110870000D02*
X145230000Y-112100000D01*
X145230000Y-112100000D02*
X143200000Y-112100000D01*
X137900000Y-117687853D02*
X137900000Y-115000000D01*
X137900000Y-115000000D02*
X140800000Y-112100000D01*
X121920000Y-124460000D02*
X124380000Y-122000000D01*
D75*
X142111500Y-109088500D02*
X142111500Y-111823999D01*
X142900000Y-108300000D02*
X142111500Y-109088500D01*
D66*
X133587853Y-122000000D02*
X137900000Y-117687853D01*
D75*
X142900000Y-105600000D02*
X142900000Y-108300000D01*
D66*
X120260000Y-111060000D02*
X120260000Y-105740000D01*
D75*
X142111500Y-111823999D02*
X142387501Y-112100000D01*
D66*
X124380000Y-122000000D02*
X133587853Y-122000000D01*
X140800000Y-112100000D02*
X143200000Y-112100000D01*
D75*
X142387501Y-112100000D02*
X143200000Y-112100000D01*
%TO.N,/FPGA + SRAM/FPGA/SRAM_CE2*%
X143700000Y-100800000D02*
X143800000Y-100800000D01*
D66*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X120670000Y-106730000D02*
X120670000Y-110770000D01*
X124460000Y-124460000D02*
X126320000Y-122600000D01*
D75*
X145113708Y-113370000D02*
X143200000Y-113370000D01*
X147211000Y-106701000D02*
X147211000Y-111272708D01*
D66*
X140530000Y-113370000D02*
X143200000Y-113370000D01*
D75*
X142500000Y-103600000D02*
X144110000Y-103600000D01*
X147211000Y-111272708D02*
X145113708Y-113370000D01*
X144110000Y-103600000D02*
X147211000Y-106701000D01*
D66*
X126320000Y-122600000D02*
X133900000Y-122600000D01*
X121200000Y-106200000D02*
X120670000Y-106730000D01*
X120670000Y-110770000D02*
X123300000Y-113400000D01*
X138600000Y-115300000D02*
X140530000Y-113370000D01*
D75*
X142100000Y-104000000D02*
X142500000Y-103600000D01*
D66*
X133900000Y-122600000D02*
X138600000Y-117900000D01*
X138600000Y-117900000D02*
X138600000Y-115300000D01*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X136837499Y-109560000D02*
X137138500Y-109861001D01*
X136871490Y-111474000D02*
X137138500Y-111741010D01*
X122520000Y-121320000D02*
X123140000Y-121320000D01*
X119380000Y-124460000D02*
X122520000Y-121320000D01*
X123140000Y-121320000D02*
X123144400Y-121324400D01*
X137138500Y-116568900D02*
X136308600Y-117398800D01*
X137138500Y-109861001D02*
X137138500Y-112100000D01*
X135249000Y-111474000D02*
X136871490Y-111474000D01*
X123144400Y-121324400D02*
X132383000Y-121324400D01*
X136025000Y-109560000D02*
X136837499Y-109560000D01*
X137138500Y-112100000D02*
X137138500Y-116568900D01*
X137138500Y-111741010D02*
X137138500Y-112100000D01*
X132383000Y-121324400D02*
X136308600Y-117398800D01*
X134315000Y-110540000D02*
X135249000Y-111474000D01*
%TO.N,P1V2*%
X111703200Y-99343200D02*
X111833200Y-99473200D01*
X113601868Y-97358040D02*
X113368360Y-97358040D01*
X112084000Y-97360000D02*
X111850000Y-97360000D01*
X112725200Y-98001200D02*
X112084000Y-97360000D01*
D65*
X112725200Y-98001200D02*
X112725200Y-99010200D01*
X111833200Y-99473200D02*
X113188200Y-99473200D01*
D66*
X113368360Y-97358040D02*
X112725200Y-98001200D01*
X112725200Y-99010200D02*
X113188200Y-99473200D01*
%TO.N,/FPGA + SRAM/USB3_DN*%
X166045000Y-91207545D02*
X165466655Y-90629200D01*
X166045000Y-91260000D02*
X166045000Y-91207545D01*
X165466655Y-90629200D02*
X164910000Y-90629200D01*
D75*
%TO.N,/FPGA + SRAM/FIFO4*%
X136100000Y-101200000D02*
X130700000Y-101200000D01*
X130000000Y-100500000D02*
X129400000Y-100500000D01*
X130700000Y-101200000D02*
X130000000Y-100500000D01*
X136500000Y-101600000D02*
X136100000Y-101200000D01*
%TO.N,/FPGA + SRAM/FIFO5*%
X130800000Y-100800000D02*
X130000000Y-100000000D01*
X135700000Y-100800000D02*
X130800000Y-100800000D01*
X130000000Y-100000000D02*
X129400000Y-100000000D01*
%TO.N,/FPGA + SRAM/FIFO3*%
X135700000Y-101600000D02*
X129500000Y-101600000D01*
X129500000Y-101600000D02*
X129400000Y-101500000D01*
%TO.N,EXT_PLL2N*%
X139300000Y-96990000D02*
X136310000Y-94000000D01*
X138900000Y-99200000D02*
X139300000Y-98800000D01*
X136310000Y-94000000D02*
X132080000Y-94000000D01*
X139300000Y-98800000D02*
X139300000Y-96990000D01*
D71*
%TO.N,USB_VBUS*%
X110883815Y-113909267D02*
X110738048Y-113763500D01*
D66*
X108987000Y-113854000D02*
X108966000Y-113875000D01*
X108202500Y-113875000D02*
X108223500Y-113854000D01*
X108944490Y-118575000D02*
X108202500Y-118575000D01*
D71*
X111400000Y-114425452D02*
X111400000Y-115940000D01*
X110738048Y-118746500D02*
X111400000Y-118084548D01*
X115477983Y-115303221D02*
X115775000Y-115600238D01*
X111030532Y-114055984D02*
X111400000Y-114425452D01*
X108944490Y-118575000D02*
X109115990Y-118746500D01*
X108966000Y-113875000D02*
X108202500Y-113875000D01*
X109115990Y-118746500D02*
X110738048Y-118746500D01*
X110738048Y-113763500D02*
X109077500Y-113763500D01*
X111400000Y-118084548D02*
X111400000Y-115940000D01*
X111030532Y-113909267D02*
X110883815Y-113909267D01*
D66*
X108202500Y-118575000D02*
X108283500Y-118656000D01*
D71*
X109077500Y-113763500D02*
X108966000Y-113875000D01*
D66*
X115775000Y-115600238D02*
X115775000Y-115690000D01*
D71*
X111030532Y-113909267D02*
X111030532Y-114055984D01*
D75*
%TO.N,/FPGA + SRAM/FIFO_RXF_B*%
X136100000Y-99600000D02*
X131399999Y-99600000D01*
X131399999Y-99600000D02*
X129799999Y-98000000D01*
X129799999Y-98000000D02*
X129400000Y-98000000D01*
X136500000Y-100000000D02*
X136100000Y-99600000D01*
D66*
%TO.N,CLK*%
X133150000Y-104950000D02*
X135700000Y-102400000D01*
X133150000Y-107230000D02*
X133150000Y-104950000D01*
D67*
%TO.N,P3V3*%
X125630000Y-109100000D02*
X127090000Y-109100000D01*
D66*
X126970000Y-93548698D02*
X126970000Y-94084600D01*
D67*
X124170000Y-109100000D02*
X125630000Y-109100000D01*
D66*
X128200000Y-106200000D02*
X128200000Y-106615798D01*
D75*
X125200000Y-97300000D02*
X125200000Y-96900001D01*
D66*
X110886500Y-102679600D02*
X110886500Y-104024600D01*
D67*
X113295500Y-107291639D02*
X110567539Y-110019600D01*
D75*
X129181000Y-96142308D02*
X129181000Y-94840600D01*
D65*
X143200000Y-109560000D02*
X144650000Y-109560000D01*
D75*
X128200000Y-96884202D02*
X128485202Y-96599000D01*
D66*
X149060000Y-115110000D02*
X149640000Y-115110000D01*
D65*
X146450000Y-109210000D02*
X146460000Y-109220000D01*
D66*
X124170000Y-109694636D02*
X124171159Y-109695795D01*
D65*
X143630000Y-107830000D02*
X143630000Y-109130000D01*
D66*
X110886500Y-102583500D02*
X110886500Y-102679600D01*
D75*
X124379000Y-94235601D02*
X124655001Y-93959600D01*
D66*
X129134202Y-107550000D02*
X129270000Y-107550000D01*
X132660000Y-112000000D02*
X132070000Y-112000000D01*
X128600000Y-93536958D02*
X128435218Y-93536958D01*
X126966521Y-93545219D02*
X126970000Y-93548698D01*
X128200000Y-106615798D02*
X129134202Y-107550000D01*
X124170000Y-109100000D02*
X124170000Y-109694636D01*
D75*
X125200000Y-96900001D02*
X124800000Y-96500000D01*
X143700000Y-105600000D02*
X143700000Y-107760000D01*
D66*
X132665000Y-110540000D02*
X132076092Y-110540000D01*
X125630000Y-109699780D02*
X125629130Y-109700650D01*
X129400000Y-101000000D02*
X128800000Y-101000000D01*
D65*
X144650000Y-109560000D02*
X145000000Y-109210000D01*
D66*
X125548907Y-92477174D02*
X125546481Y-92479600D01*
D67*
X132665000Y-110540000D02*
X132665000Y-111995000D01*
D68*
X125200000Y-97300000D02*
X125700000Y-97300000D01*
D67*
X127557692Y-109100000D02*
X129107692Y-107550000D01*
D66*
X122092757Y-109100000D02*
X122091162Y-109098405D01*
D67*
X129107692Y-107550000D02*
X129270000Y-107550000D01*
D69*
X110886500Y-104024600D02*
X111734000Y-104872100D01*
D67*
X111734000Y-105339600D02*
X112126739Y-105339600D01*
D65*
X170560000Y-109030000D02*
X170560000Y-111575000D01*
D66*
X110909600Y-102679600D02*
X111540000Y-103310000D01*
X125630000Y-109100000D02*
X125630000Y-109699780D01*
X128430000Y-93542176D02*
X128430000Y-94089600D01*
D69*
X125000000Y-92479600D02*
X125000000Y-93642100D01*
D75*
X124800000Y-96500000D02*
X124688788Y-96500000D01*
D66*
X110886500Y-102679600D02*
X110909600Y-102679600D01*
X111734000Y-104872100D02*
X111734000Y-105339600D01*
D75*
X124379000Y-96190212D02*
X124379000Y-94235601D01*
D66*
X112190000Y-104883600D02*
X111734000Y-105339600D01*
D69*
X125000000Y-92479600D02*
X125000000Y-91069600D01*
D66*
X125546481Y-92479600D02*
X125000000Y-92479600D01*
X111470867Y-101999133D02*
X110886500Y-102583500D01*
X127090000Y-109700000D02*
X127090000Y-109100000D01*
X125547678Y-91021303D02*
X125545975Y-91019600D01*
D69*
X125000000Y-93642100D02*
X125317500Y-93959600D01*
D67*
X127090000Y-109100000D02*
X127557692Y-109100000D01*
D65*
X145000000Y-109210000D02*
X146450000Y-109210000D01*
D66*
X111536525Y-101999133D02*
X111470867Y-101999133D01*
D65*
X126970000Y-94084600D02*
X128425000Y-94084600D01*
D67*
X122710000Y-109100000D02*
X124170000Y-109100000D01*
D65*
X128425000Y-94084600D02*
X128430000Y-94089600D01*
X169810000Y-111875000D02*
X170860000Y-111875000D01*
D66*
X143510000Y-118690000D02*
X143510000Y-119580000D01*
D67*
X113295500Y-106508361D02*
X113295500Y-106900000D01*
D75*
X128200000Y-97300000D02*
X128200000Y-96884202D01*
X128485202Y-96599000D02*
X128724308Y-96599000D01*
D67*
X130730000Y-107550000D02*
X131050000Y-107230000D01*
D66*
X131050000Y-106535649D02*
X131054636Y-106531013D01*
X132076092Y-110540000D02*
X132073916Y-110537824D01*
X149640000Y-115110000D02*
X149650000Y-115120000D01*
D75*
X129181000Y-94840600D02*
X128430000Y-94089600D01*
D66*
X122710000Y-109100000D02*
X122092757Y-109100000D01*
D69*
X125000000Y-91069600D02*
X124950000Y-91019600D01*
D67*
X129270000Y-107550000D02*
X130730000Y-107550000D01*
D65*
X170560000Y-111575000D02*
X170860000Y-111875000D01*
D67*
X112126739Y-105339600D02*
X113295500Y-106508361D01*
D65*
X168760000Y-111875000D02*
X169810000Y-111875000D01*
D75*
X128724308Y-96599000D02*
X129181000Y-96142308D01*
X143700000Y-107760000D02*
X143630000Y-107830000D01*
X124655001Y-93959600D02*
X125317500Y-93959600D01*
D66*
X128435218Y-93536958D02*
X128430000Y-93542176D01*
D69*
X125317500Y-93959600D02*
X126845000Y-93959600D01*
D75*
X124688788Y-96500000D02*
X124379000Y-96190212D01*
D66*
X128800000Y-101000000D02*
X128193413Y-101606587D01*
D67*
X113295500Y-106900000D02*
X113295500Y-107291639D01*
D66*
X131050000Y-107230000D02*
X131050000Y-106535649D01*
D67*
X110567539Y-110019600D02*
X109764000Y-110019600D01*
D66*
X112190000Y-104740000D02*
X112190000Y-104883600D01*
D67*
X132665000Y-111995000D02*
X132660000Y-112000000D01*
D65*
X143630000Y-109130000D02*
X143200000Y-109560000D01*
D69*
X126845000Y-93959600D02*
X126970000Y-94084600D01*
D66*
X125545975Y-91019600D02*
X124950000Y-91019600D01*
X126800000Y-93545219D02*
X126966521Y-93545219D01*
D75*
%TO.N,/FPGA + SRAM/CDONE*%
X141700000Y-104400000D02*
X141300000Y-104800000D01*
X144080000Y-104400000D02*
X141700000Y-104400000D01*
X146140521Y-106460521D02*
X144080000Y-104400000D01*
X146140521Y-107100000D02*
X146140521Y-106460521D01*
D65*
X146100000Y-115100000D02*
X147400000Y-115100000D01*
X147400000Y-115100000D02*
X147410000Y-115110000D01*
D67*
%TO.N,P2V5*%
X126223000Y-114983400D02*
X126418000Y-115178400D01*
D75*
X142900000Y-99200000D02*
X143300000Y-98800000D01*
X145400000Y-97600000D02*
X145400000Y-93600000D01*
X144200000Y-98800000D02*
X145400000Y-97600000D01*
D67*
X126198000Y-112038400D02*
X126198000Y-113503400D01*
D75*
X143300000Y-98800000D02*
X144200000Y-98800000D01*
D67*
X126198000Y-113503400D02*
X126223000Y-113528400D01*
X126223000Y-113528400D02*
X126223000Y-114983400D01*
D72*
X126198000Y-112038400D02*
X126198000Y-111901000D01*
D75*
%TO.N,/FPGA + SRAM/FIFO6*%
X130000000Y-99500000D02*
X129400000Y-99500000D01*
X136100000Y-100400000D02*
X130900000Y-100400000D01*
X130900000Y-100400000D02*
X130000000Y-99500000D01*
X136500000Y-100800000D02*
X136100000Y-100400000D01*
D66*
%TO.N,/FPGA + SRAM/USB2_DP*%
X151450391Y-91018809D02*
X151870000Y-90599200D01*
X151280877Y-91018809D02*
X151450391Y-91018809D01*
D75*
%TO.N,/FPGA + SRAM/FIFO7*%
X130000000Y-99000000D02*
X129400000Y-99000000D01*
X135700000Y-100000000D02*
X131000000Y-100000000D01*
X131000000Y-100000000D02*
X130000000Y-99000000D01*
D66*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X122366355Y-110800000D02*
X122400000Y-110800000D01*
X128265000Y-123195000D02*
X127000000Y-124460000D01*
X135730000Y-110830000D02*
X136025000Y-110830000D01*
X131200000Y-109700000D02*
X134600000Y-109700000D01*
X121083227Y-107226082D02*
X121083227Y-109516872D01*
X121700000Y-106609309D02*
X121083227Y-107226082D01*
X134600000Y-109700000D02*
X135730000Y-110830000D01*
X121700000Y-106200000D02*
X121700000Y-106609309D01*
X121083227Y-109516872D02*
X122366355Y-110800000D01*
X131000000Y-109900000D02*
X131200000Y-109700000D01*
D75*
%TO.N,/FPGA + SRAM/FIFO2*%
X136500000Y-102400000D02*
X136100000Y-102000000D01*
X136100000Y-102000000D02*
X129400000Y-102000000D01*
D66*
%TO.N,/FPGA + SRAM/USB2_DN*%
X150549609Y-91018809D02*
X150130000Y-90599200D01*
X150730877Y-91018809D02*
X150549609Y-91018809D01*
D69*
%TO.N,/FPGA + SRAM/USR_BTN1*%
X172140000Y-108960000D02*
X172210000Y-109030000D01*
D65*
X174650000Y-109030000D02*
X174910000Y-109290000D01*
D69*
X172140000Y-107560000D02*
X172140000Y-108960000D01*
D65*
X172210000Y-109030000D02*
X174650000Y-109030000D01*
D66*
%TO.N,Net-(U3-~{HOLD}{slash}~{RESET}{slash}IO_{3})*%
X145000000Y-110860000D02*
X143230000Y-110860000D01*
X143230000Y-110860000D02*
X143200000Y-110830000D01*
%TO.N,Net-(U3-~{WP}{slash}IO_{2})*%
X134310000Y-112000000D02*
X135925000Y-112000000D01*
X135925000Y-112000000D02*
X136025000Y-112100000D01*
D72*
%TO.N,P5V*%
X113079100Y-91529900D02*
X113211600Y-91662400D01*
D66*
X114671600Y-91662400D02*
X114671600Y-91331600D01*
D71*
X115146600Y-91662400D02*
X114671600Y-91662400D01*
D72*
X110781600Y-90372400D02*
X110781600Y-90944656D01*
D71*
X113211600Y-90307400D02*
X114686600Y-90307400D01*
D66*
X113211600Y-91662400D02*
X113152400Y-91662400D01*
D71*
X114691600Y-91642400D02*
X114671600Y-91662400D01*
X114691600Y-90312400D02*
X114691600Y-91642400D01*
D72*
X111366844Y-91529900D02*
X113079100Y-91529900D01*
D71*
X115991600Y-90817400D02*
X115146600Y-91662400D01*
D67*
X113211600Y-90980000D02*
X113211600Y-91662400D01*
D71*
X110781600Y-90372400D02*
X110781600Y-91021854D01*
D72*
X110781600Y-90944656D02*
X111366844Y-91529900D01*
D74*
X113211600Y-91662400D02*
X114671600Y-91662400D01*
D71*
X114686600Y-90307400D02*
X114691600Y-90312400D01*
X115991600Y-90312400D02*
X115991600Y-90817400D01*
D67*
X113211600Y-90307400D02*
X113211600Y-90980000D01*
D66*
X113211600Y-90307400D02*
X113467400Y-90307400D01*
D72*
%TO.N,Net-(U4-V_{FB})*%
X111611600Y-88732400D02*
X111611600Y-90252400D01*
X111611600Y-90252400D02*
X111731600Y-90372400D01*
D69*
X111611600Y-88732400D02*
X113136600Y-88732400D01*
X113136600Y-88732400D02*
X113211600Y-88657400D01*
D65*
%TO.N,Net-(U4-SW)*%
X105871600Y-92702400D02*
X109776600Y-92702400D01*
X109776600Y-92702400D02*
X109831600Y-92647400D01*
D67*
%TO.N,/FPGA + SRAM/SRAM/VCC*%
X172160000Y-104580000D02*
X173620000Y-104580000D01*
X172160000Y-101400000D02*
X172160000Y-100085000D01*
X172160000Y-104580000D02*
X172160000Y-101400000D01*
X172115000Y-98650000D02*
X172160000Y-98605000D01*
X172115000Y-100040000D02*
X172115000Y-98650000D01*
D68*
X170387500Y-101350000D02*
X172110000Y-101350000D01*
D67*
X173620000Y-98605000D02*
X175090000Y-98605000D01*
X172160000Y-100085000D02*
X172115000Y-100040000D01*
X172160000Y-98605000D02*
X173620000Y-98605000D01*
D68*
X172110000Y-101350000D02*
X172160000Y-101400000D01*
D67*
X173620000Y-104580000D02*
X175080000Y-104580000D01*
D71*
%TO.N,Net-(U7-CS)*%
X125602622Y-94916128D02*
X125609150Y-94909600D01*
X125609150Y-94909600D02*
X127600000Y-94909600D01*
X127600000Y-94909600D02*
X128430000Y-95739600D01*
D69*
%TO.N,Net-(U7-DI)*%
X121400000Y-95719600D02*
X121540000Y-95859600D01*
X121540000Y-95859600D02*
X123042500Y-95859600D01*
D75*
X122700000Y-97300000D02*
X122700000Y-96202100D01*
X122700000Y-96202100D02*
X123042500Y-95859600D01*
D69*
%TO.N,Net-(U7-CLK)*%
X126845000Y-95859600D02*
X126970000Y-95734600D01*
X125610283Y-95866132D02*
X125616815Y-95859600D01*
X125616815Y-95859600D02*
X126845000Y-95859600D01*
%TO.N,Net-(U7-DO)*%
X122932500Y-94069600D02*
X123042500Y-93959600D01*
X123350000Y-93652100D02*
X123042500Y-93959600D01*
X121400000Y-94069600D02*
X122932500Y-94069600D01*
X123350000Y-92479600D02*
X123350000Y-93652100D01*
D66*
%TO.N,/USB/D1+*%
X121377831Y-101778211D02*
X121194009Y-101778211D01*
X109094000Y-116206000D02*
X108863000Y-115975000D01*
X108863000Y-115975000D02*
X108202500Y-115975000D01*
X109094000Y-116342626D02*
X108961626Y-116475000D01*
X109094000Y-116206000D02*
X109094000Y-116342626D01*
X121194009Y-101778211D02*
X120989798Y-101574000D01*
X120989798Y-101574000D02*
X120574000Y-101574000D01*
X120392800Y-101574000D02*
X120318800Y-101500000D01*
X108961626Y-116475000D02*
X108202500Y-116475000D01*
%TO.N,/USB/D1-*%
X109593000Y-116975000D02*
X109728000Y-116840000D01*
X109633000Y-115475000D02*
X109728000Y-115570000D01*
X108202500Y-116975000D02*
X109593000Y-116975000D01*
X121359783Y-100978412D02*
X121213971Y-100978412D01*
X121213971Y-100978412D02*
X121192383Y-101000000D01*
X108202500Y-115475000D02*
X109633000Y-115475000D01*
X121192383Y-101000000D02*
X120500000Y-101000000D01*
%TO.N,/USB/1.8V*%
X128626000Y-97374000D02*
X128700000Y-97300000D01*
X121485202Y-98001000D02*
X128414798Y-98001000D01*
X127500000Y-98500000D02*
X127999000Y-98001000D01*
X127999000Y-98001000D02*
X128414798Y-98001000D01*
X122020000Y-103500000D02*
X122020000Y-99728000D01*
X128700000Y-97715798D02*
X128700000Y-97300000D01*
X129580000Y-96420000D02*
X128700000Y-97300000D01*
X128414798Y-98001000D02*
X128626000Y-97789798D01*
X122020000Y-99728000D02*
X123747000Y-98001000D01*
X128414798Y-98001000D02*
X128700000Y-97715798D01*
X121200000Y-97300000D02*
X121200000Y-97715798D01*
X120500000Y-103500000D02*
X122020000Y-103500000D01*
X129400000Y-103500000D02*
X128984202Y-103500000D01*
X121200000Y-97715798D02*
X121485202Y-98001000D01*
X123747000Y-98001000D02*
X128414798Y-98001000D01*
X127500000Y-102015798D02*
X127500000Y-98500000D01*
X128626000Y-97789798D02*
X128626000Y-97374000D01*
X128984202Y-103500000D02*
X127500000Y-102015798D01*
X129580000Y-95950000D02*
X129580000Y-96420000D01*
D71*
%TO.N,Net-(U8-OSCI)*%
X118938800Y-99560000D02*
X118668800Y-99830000D01*
D70*
X118938800Y-98230000D02*
X119208800Y-98500000D01*
X119208800Y-98500000D02*
X120500000Y-98500000D01*
D71*
X118938800Y-98230000D02*
X118938800Y-99560000D01*
%TO.N,Net-(U8-OSCO)*%
X117468800Y-98230000D02*
X117468800Y-98830000D01*
D73*
X119779500Y-99016100D02*
X120500000Y-99016100D01*
X119735600Y-99060000D02*
X119779500Y-99016100D01*
X119735600Y-100795400D02*
X119735600Y-99060000D01*
X118668800Y-101430000D02*
X119101000Y-101430000D01*
D74*
X116468800Y-101430000D02*
X118668800Y-101430000D01*
X116468800Y-99830000D02*
X116468800Y-101430000D01*
D71*
X117468800Y-98830000D02*
X116468800Y-99830000D01*
D73*
X119101000Y-101430000D02*
X119735600Y-100795400D01*
D70*
%TO.N,Net-(U9-TS)*%
X116487500Y-117902500D02*
X116487500Y-119212500D01*
X116487500Y-119212500D02*
X116400000Y-119300000D01*
D66*
%TO.N,Net-(D6-K)*%
X119564450Y-115626152D02*
X120761152Y-115626152D01*
X118915798Y-114977500D02*
X119564450Y-115626152D01*
X120761152Y-115626152D02*
X121570000Y-116435000D01*
X117987500Y-114977500D02*
X118915798Y-114977500D01*
%TO.N,Net-(U9-ISET)*%
X114377500Y-117515000D02*
X115450000Y-117515000D01*
X115450000Y-117515000D02*
X115775000Y-117190000D01*
%TO.N,Net-(U9-ILIM)*%
X114832500Y-114485000D02*
X115995000Y-114485000D01*
X115995000Y-114485000D02*
X116487500Y-114977500D01*
%TO.N,Net-(D2-K)*%
X119855000Y-116190000D02*
X118700000Y-116190000D01*
X120100000Y-116435000D02*
X119855000Y-116190000D01*
D67*
%TO.N,Net-(U10-SW)*%
X124518000Y-113658400D02*
X124648000Y-113528400D01*
X124518000Y-115178400D02*
X124518000Y-113658400D01*
D66*
%TO.N,Net-(U11-FB)*%
X108114000Y-108559600D02*
X108114000Y-107369600D01*
D65*
X108114000Y-110019600D02*
X108114000Y-108559600D01*
D66*
X108114000Y-107369600D02*
X107819000Y-107074600D01*
D69*
%TO.N,Net-(U11-SW)*%
X110094000Y-105174600D02*
X108686500Y-103767100D01*
D66*
X108686500Y-103767100D02*
X108686500Y-102679600D01*
%TO.N,/USB/D3+*%
X166259775Y-86279503D02*
X166104000Y-86435278D01*
X166070000Y-83119111D02*
X166070000Y-82760000D01*
X165814233Y-83374878D02*
X166070000Y-83119111D01*
X166104000Y-86435278D02*
X166104000Y-88448200D01*
X166104000Y-88448200D02*
X166640000Y-88984200D01*
X165814233Y-83374878D02*
X165570000Y-83130645D01*
X165570000Y-82760000D02*
X166070000Y-82760000D01*
X165570000Y-83130645D02*
X165570000Y-82760000D01*
%TO.N,/USB/D3-*%
X165070000Y-83490000D02*
X165070000Y-82760000D01*
X165754856Y-84174856D02*
X165070000Y-83490000D01*
X165300225Y-86279503D02*
X165456000Y-86435278D01*
X165820522Y-84174856D02*
X165875144Y-84174856D01*
X165456000Y-88433200D02*
X164910000Y-88979200D01*
X166570000Y-83480000D02*
X166570000Y-82760000D01*
X165875144Y-84174856D02*
X166570000Y-83480000D01*
X165456000Y-86435278D02*
X165456000Y-88433200D01*
X165820522Y-84174856D02*
X165754856Y-84174856D01*
%TO.N,USB_VBUS2*%
X167360800Y-86929200D02*
X169520000Y-84770000D01*
X169480000Y-84770000D02*
X169520000Y-84770000D01*
D71*
X115991600Y-88412400D02*
X115991600Y-88021600D01*
D66*
X146730000Y-84770000D02*
X146720000Y-84760000D01*
X169520000Y-84770000D02*
X170070000Y-84770000D01*
X153350000Y-82760000D02*
X153350000Y-83370000D01*
X148650000Y-83460000D02*
X147340000Y-84770000D01*
D71*
X113510000Y-85540000D02*
X112410000Y-85540000D01*
D66*
X151950000Y-86899200D02*
X152620800Y-86899200D01*
X153350000Y-83370000D02*
X154750000Y-84770000D01*
X168170000Y-83460000D02*
X169480000Y-84770000D01*
X162070000Y-84770000D02*
X162070000Y-85400000D01*
X152620800Y-86899200D02*
X154750000Y-84770000D01*
X154750000Y-84770000D02*
X154750000Y-85390000D01*
X147340000Y-84770000D02*
X147270000Y-84770000D01*
D71*
X115991600Y-88021600D02*
X113510000Y-85540000D01*
D74*
X112410000Y-80630000D02*
X114300000Y-78740000D01*
D66*
X168170000Y-82760000D02*
X168170000Y-83460000D01*
D74*
X112410000Y-85540000D02*
X112410000Y-80630000D01*
D66*
X147270000Y-84770000D02*
X146730000Y-84770000D01*
X166730000Y-86929200D02*
X167360800Y-86929200D01*
X162160000Y-84770000D02*
X162070000Y-84770000D01*
X163470000Y-82760000D02*
X163470000Y-83460000D01*
X163470000Y-83460000D02*
X162160000Y-84770000D01*
X148650000Y-82760000D02*
X148650000Y-83460000D01*
%TO.N,/USB/D2-*%
X150250000Y-83473659D02*
X150941297Y-84164956D01*
X151750000Y-83460000D02*
X151045044Y-84164956D01*
X150676000Y-88403200D02*
X150130000Y-88949200D01*
X150520225Y-86249503D02*
X150676000Y-86405278D01*
X151045044Y-84164956D02*
X151013101Y-84164956D01*
X150676000Y-86405278D02*
X150676000Y-88403200D01*
X150250000Y-82760000D02*
X150250000Y-83473659D01*
X151750000Y-82760000D02*
X151750000Y-83460000D01*
X150941297Y-84164956D02*
X151013101Y-84164956D01*
%TO.N,/USB/D2+*%
X150750000Y-82760000D02*
X151250000Y-82760000D01*
X151480000Y-86240000D02*
X151324000Y-86396000D01*
X150991528Y-83365244D02*
X150750000Y-83123716D01*
X151324000Y-88403200D02*
X151870000Y-88949200D01*
X151324000Y-86396000D02*
X151324000Y-88403200D01*
X150750000Y-83123716D02*
X150750000Y-82760000D01*
%TO.N,Net-(J7-CC2)*%
X149750000Y-83940000D02*
X148920000Y-84770000D01*
X149750000Y-82760000D02*
X149750000Y-83940000D01*
%TO.N,Net-(J7-CC1)*%
X152750000Y-84420000D02*
X153100000Y-84770000D01*
X152750000Y-82760000D02*
X152750000Y-84420000D01*
%TO.N,Net-(J1-CC1)*%
X167570000Y-84470000D02*
X167870000Y-84770000D01*
X167570000Y-82760000D02*
X167570000Y-84470000D01*
%TO.N,Net-(J1-CC2)*%
X164570000Y-82760000D02*
X164570000Y-83920000D01*
X164570000Y-83920000D02*
X163720000Y-84770000D01*
%TO.N,Net-(J6-CC2)*%
X109732500Y-117475000D02*
X108202500Y-117475000D01*
X110212500Y-117955000D02*
X109732500Y-117475000D01*
%TO.N,Net-(J6-CC1)*%
X110212500Y-114555000D02*
X110132500Y-114475000D01*
X110132500Y-114475000D02*
X108202500Y-114475000D01*
%TO.N,Net-(D6-A)*%
X119337500Y-111940000D02*
X121570000Y-114172500D01*
X121570000Y-114172500D02*
X121570000Y-114860000D01*
D65*
%TO.N,Net-(D2-A)*%
X119337500Y-114097500D02*
X120100000Y-114860000D01*
X119337500Y-113440000D02*
X119337500Y-114097500D01*
%TO.N,Net-(D4-A)*%
X139620000Y-117960000D02*
X141050000Y-117960000D01*
X141050000Y-117960000D02*
X141080000Y-117990000D01*
D66*
%TO.N,/FPGA + SRAM/SPI_CNFG_CS_B*%
X125686360Y-110301650D02*
X122444464Y-110301650D01*
X122444464Y-110301650D02*
X121484227Y-109341413D01*
X129578600Y-117398800D02*
X129578600Y-114193890D01*
X129578600Y-114193890D02*
X125686360Y-110301650D01*
X122200000Y-106707899D02*
X122200000Y-106200000D01*
X121484227Y-109341413D02*
X121484227Y-107423672D01*
X121484227Y-107423672D02*
X122200000Y-106707899D01*
D75*
%TO.N,/FPGA + SRAM/FPGA/CRESET_B*%
X142100000Y-105600000D02*
X142100000Y-107710000D01*
X142100000Y-107710000D02*
X141980000Y-107830000D01*
%TD*%
M02*
