Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Mar 02 18:56:11 2018

drc -z lab3.ncd lab3.pcf

INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clkGenerator/clockManager, consult the device Interactive Data Sheet.
DRC detected 0 errors and 0 warnings.
