#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jul 19 15:12:33 2023
# Process ID: 7328
# Current directory: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13732 C:\4dsp_test\527_vc707_fmc216\output\vc707_fmc216_vivado\vivado\vc707_fmc216_vivado.xpr
# Log file: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vivado.log
# Journal file: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado\vivado.jou
# Running On: DESKTOP-A0RH3KH, OS: Windows, CPU Frequency: 3398 MHz, CPU Physical cores: 6, Host memory: 34266 MB
#-----------------------------------------------------------
start_gui
open_project C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.629 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/sip_cmd.sip'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(0)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(1)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(2)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(3)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(4)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(5)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(6)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(7)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(8)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(9)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(10)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(11)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(12)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(13)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(14)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(15)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1238.629 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1238.629 ; gain = 0.000
run 10 us
Note: Wait for 4 us
Time: 10 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/sip_cmd.sip'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(0)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(1)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(2)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(3)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(4)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(5)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(6)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(7)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(8)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(9)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(10)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(11)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(12)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(13)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(14)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(15)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1238.629 ; gain = 0.000
run 10 us
Note: Wait for 4 us
Time: 10 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run 10 us
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 15 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; FMC216 0x0012400 - 0x00143FE                                                  
Time: 16 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 17 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  set number of bursts                                                           
Time: 18 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012402 DATA 1
Time: 19007500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  set burst size                                                                 
Time: 20007500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
help -message {message_number}
ERROR: [Common 17-69] Command failed: The specified string is not in the correct format. Please be sure you are using the correct format. Example: {Common 17-8}.

help -message {simulator 43-3120}
Description:
IEEE LRM 1800-2009, section 31.4.4, states that the first argument of system task '$width' must contain event 'posedge', 'negedge' or 'edge'. Vivado simulator issues a compile time ERROR if the first argument does not contain an event. The following example describes a scenario that results in this ERROR message:

module top();

wire clk;

specify
    $width(clk,5,2);
endspecify
   
endmodule

Resolution:

Rewrite your code by adding an event to the first argument as shown in the following example:

module top();

wire clk;

specify
    $width(posedge clk,5,2);
endspecify
   
endmodule

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/sip_cmd.sip'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.cid_package
Compiling package xil_defaultlib.txt_util
Compiling package xil_defaultlib.std_logic_textio
Compiling package xil_defaultlib.types
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture syn of entity xil_defaultlib.pulse2pulse [pulse2pulse_default]
Compiling architecture arch_cid_stellar_cmd of entity xil_defaultlib.cid_stellar_cmd [\cid_stellar_cmd(start_addr="000...]
Compiling architecture arch_cid_regs of entity xil_defaultlib.cid_regs [\cid_regs(start_addr="0000000000...]
Compiling architecture arch_cid of entity xil_defaultlib.cid [\cid(start_addr="000000000000001...]
Compiling architecture arch_sip_cid_ex of entity xil_defaultlib.sip_cid_ex [\sip_cid_ex(global_start_addr_ge...]
Compiling architecture arch_i2c_master_stellar_cmd of entity xil_defaultlib.i2c_master_stellar_cmd [\i2c_master_stellar_cmd(start_ad...]
Compiling architecture structural of entity xil_defaultlib.i2c_master_bit_ctrl [i2c_master_bit_ctrl_default]
Compiling architecture structural of entity xil_defaultlib.i2c_master_byte_ctrl [i2c_master_byte_ctrl_default]
Compiling architecture structural of entity xil_defaultlib.i2c_master_top [\i2c_master_top(arst_lvl='1')\]
Compiling architecture i2c_master_syn of entity xil_defaultlib.i2c_master [\i2c_master(start_addr="00000000...]
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7)(1,4)\]
Compiling architecture sip_i2c_master_syn of entity xil_defaultlib.sip_i2c_master [\sip_i2c_master(global_start_add...]
Compiling architecture arch_sip_cmd12_mux of entity xil_defaultlib.sip_cmd12_mux [sip_cmd12_mux_default]
Compiling architecture mac_engine_beh of entity xil_defaultlib.sip_vc707_mac_engine_sgmii [sip_vc707_mac_engine_sgmii_defau...]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.dac3283_wfm_output_fifo
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_ELABORATION...
Compiling module xil_defaultlib.dac3283_wfm_dpram
Compiling architecture wfm_ctrl_arch of entity xil_defaultlib.wfm_ctrl [\wfm_ctrl(width=64)\]
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.wfm_output_fifo
Compiling architecture arch_wfm of entity xil_defaultlib.wfm [\wfm(width_input=64,width_output...]
Compiling architecture arch_stellar_cmd of entity xil_defaultlib.fmc216_stellar_cmd [\fmc216_stellar_cmd(start_addr="...]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(diff_term=true,iostandar...]
Compiling architecture behavioral of entity xil_defaultlib.fmc216_ctrl [\fmc216_ctrl(start_addr="0000000...]
Compiling architecture behavioral of entity xil_defaultlib.dac38j84_jesd [\dac38j84_jesd(k=16)\]
Compiling architecture behavioral of entity xil_defaultlib.dac_wrapper [dac_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.jesd204b_vc707_8lane_dac [jesd204b_vc707_8lane_dac_default]
Compiling architecture behavioral of entity xil_defaultlib.div_clock [div_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.xcvr_wrapper [xcvr_wrapper_default]
Compiling architecture sip_freq_cnt16_syn of entity xil_defaultlib.sip_freq_cnt16 [\sip_freq_cnt16(start_addr="0000...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture sip_fmc216_syn of entity xil_defaultlib.fmc216 [\fmc216(global_start_addr_gen="0...]
Compiling architecture arch_sip_fmc216_8lane of entity xil_defaultlib.sip_fmc216_8lane [\sip_fmc216_8lane(global_start_a...]
Compiling architecture arch_router_s1d16_stellar_cmd of entity xil_defaultlib.router_s1d16_stellar_cmd [\router_s1d16_stellar_cmd(start_...]
Compiling architecture arch_router_s1d16_regs of entity xil_defaultlib.router_s1d16_regs [\router_s1d16_regs(start_addr="0...]
Compiling architecture arch_router_s1d16 of entity xil_defaultlib.router_s1d16 [\router_s1d16(start_addr="000000...]
Compiling architecture arch_sip_router_s1d16 of entity xil_defaultlib.sip_router_s1d16 [\sip_router_s1d16(global_start_a...]
Compiling architecture arch_vc707_fmc216_vivado of entity xil_defaultlib.vc707_fmc216_vivado [vc707_fmc216_vivado_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1238.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(0)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(1)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(2)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(3)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(4)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(5)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(6)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(7)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(8)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(9)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(10)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(11)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(12)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(13)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(14)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(15)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Note: This is a note message
Time: 10 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 10 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 10 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Failure: This is a failure message
Time: 10 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
$finish called at time : 10 ns : File "C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd" Line 190
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1238.629 ; gain = 0.000
add_bp {C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd} 190
remove_bps -file {C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd} -line 190
run 10 us
Note: This is a note message
Time: 20 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 20 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 20 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Failure: This is a failure message
Time: 20 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
$finish called at time : 20 ns : File "C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd" Line 190
add_bp {C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd} 190
remove_bps -file {C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd} -line 190
add_bp {C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd} 190
remove_bps -file {C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd} -line 190
add_bp {C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd} 190
remove_bps -file {C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd} -line 190
run 10 us
Note: This is a note message
Time: 30 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 30 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 30 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Failure: This is a failure message
Time: 30 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
$finish called at time : 30 ns : File "C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd" Line 190
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/sip_cmd.sip'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1238.629 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.cid_package
Compiling package xil_defaultlib.txt_util
Compiling package xil_defaultlib.std_logic_textio
Compiling package xil_defaultlib.types
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture syn of entity xil_defaultlib.pulse2pulse [pulse2pulse_default]
Compiling architecture arch_cid_stellar_cmd of entity xil_defaultlib.cid_stellar_cmd [\cid_stellar_cmd(start_addr="000...]
Compiling architecture arch_cid_regs of entity xil_defaultlib.cid_regs [\cid_regs(start_addr="0000000000...]
Compiling architecture arch_cid of entity xil_defaultlib.cid [\cid(start_addr="000000000000001...]
Compiling architecture arch_sip_cid_ex of entity xil_defaultlib.sip_cid_ex [\sip_cid_ex(global_start_addr_ge...]
Compiling architecture arch_i2c_master_stellar_cmd of entity xil_defaultlib.i2c_master_stellar_cmd [\i2c_master_stellar_cmd(start_ad...]
Compiling architecture structural of entity xil_defaultlib.i2c_master_bit_ctrl [i2c_master_bit_ctrl_default]
Compiling architecture structural of entity xil_defaultlib.i2c_master_byte_ctrl [i2c_master_byte_ctrl_default]
Compiling architecture structural of entity xil_defaultlib.i2c_master_top [\i2c_master_top(arst_lvl='1')\]
Compiling architecture i2c_master_syn of entity xil_defaultlib.i2c_master [\i2c_master(start_addr="00000000...]
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7)(1,4)\]
Compiling architecture sip_i2c_master_syn of entity xil_defaultlib.sip_i2c_master [\sip_i2c_master(global_start_add...]
Compiling architecture arch_sip_cmd12_mux of entity xil_defaultlib.sip_cmd12_mux [sip_cmd12_mux_default]
Compiling architecture mac_engine_beh of entity xil_defaultlib.sip_vc707_mac_engine_sgmii [sip_vc707_mac_engine_sgmii_defau...]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.dac3283_wfm_output_fifo
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_ELABORATION...
Compiling module xil_defaultlib.dac3283_wfm_dpram
Compiling architecture wfm_ctrl_arch of entity xil_defaultlib.wfm_ctrl [\wfm_ctrl(width=64)\]
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.wfm_output_fifo
Compiling architecture arch_wfm of entity xil_defaultlib.wfm [\wfm(width_input=64,width_output...]
Compiling architecture arch_stellar_cmd of entity xil_defaultlib.fmc216_stellar_cmd [\fmc216_stellar_cmd(start_addr="...]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(diff_term=true,iostandar...]
Compiling architecture behavioral of entity xil_defaultlib.fmc216_ctrl [\fmc216_ctrl(start_addr="0000000...]
Compiling architecture behavioral of entity xil_defaultlib.dac38j84_jesd [\dac38j84_jesd(k=16)\]
Compiling architecture behavioral of entity xil_defaultlib.dac_wrapper [dac_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.jesd204b_vc707_8lane_dac [jesd204b_vc707_8lane_dac_default]
Compiling architecture behavioral of entity xil_defaultlib.div_clock [div_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.xcvr_wrapper [xcvr_wrapper_default]
Compiling architecture sip_freq_cnt16_syn of entity xil_defaultlib.sip_freq_cnt16 [\sip_freq_cnt16(start_addr="0000...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture sip_fmc216_syn of entity xil_defaultlib.fmc216 [\fmc216(global_start_addr_gen="0...]
Compiling architecture arch_sip_fmc216_8lane of entity xil_defaultlib.sip_fmc216_8lane [\sip_fmc216_8lane(global_start_a...]
Compiling architecture arch_router_s1d16_stellar_cmd of entity xil_defaultlib.router_s1d16_stellar_cmd [\router_s1d16_stellar_cmd(start_...]
Compiling architecture arch_router_s1d16_regs of entity xil_defaultlib.router_s1d16_regs [\router_s1d16_regs(start_addr="0...]
Compiling architecture arch_router_s1d16 of entity xil_defaultlib.router_s1d16 [\router_s1d16(start_addr="000000...]
Compiling architecture arch_sip_router_s1d16 of entity xil_defaultlib.sip_router_s1d16 [\sip_router_s1d16(global_start_a...]
Compiling architecture arch_vc707_fmc216_vivado of entity xil_defaultlib.vc707_fmc216_vivado [vc707_fmc216_vivado_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1238.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1238.629 ; gain = 0.000
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(0)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(1)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(2)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(3)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(4)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(5)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(6)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(7)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(8)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(9)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(10)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(11)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(12)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(13)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(14)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(15)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Note: This is a note message
Time: 10 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 10 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 10 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 20 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 20 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 20 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 30 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 30 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 30 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 40 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 40 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 40 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 50 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 50 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 50 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 60 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 60 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 60 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 70 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 70 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 70 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 80 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 80 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 80 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 90 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 90 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 90 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 100 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 100 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 100 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 110 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 110 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 110 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 120 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 120 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 120 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 130 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 130 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 130 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 140 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 140 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 140 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 150 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 150 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 150 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 160 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 160 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 160 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 170 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 170 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 170 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 180 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 180 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 180 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 190 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 190 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 190 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 200 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 200 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 200 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 210 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 210 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 210 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 220 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 220 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 220 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 230 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 230 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 230 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 240 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 240 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 240 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 250 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 250 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 250 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 260 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 260 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 260 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 270 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 270 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 270 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 280 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 280 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 280 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 290 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 290 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 290 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 300 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 300 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 300 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 310 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 310 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 310 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 320 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 320 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 320 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 330 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 330 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 330 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 340 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 340 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 340 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 350 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 350 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 350 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 360 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 360 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 360 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 370 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 370 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 370 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 380 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 380 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 380 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 390 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 390 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 390 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 400 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 400 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 400 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 410 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 410 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 410 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 420 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 420 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 420 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 430 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 430 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 430 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 440 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 440 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 440 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 450 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 450 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 450 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 460 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 460 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 460 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 470 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 470 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 470 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 480 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 480 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 480 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 490 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 490 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 490 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 500 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 500 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 500 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 510 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 510 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 510 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 520 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 520 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 520 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 530 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 530 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 530 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 540 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 540 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 540 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 550 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 550 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 550 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 560 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 560 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 560 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 570 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 570 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 570 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 580 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 580 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 580 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 590 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 590 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 590 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 600 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 600 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 600 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 610 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 610 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 610 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 620 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 620 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 620 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 630 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 630 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 630 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 640 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 640 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 640 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 650 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 650 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 650 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 660 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 660 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 660 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 670 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 670 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 670 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 680 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 680 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 680 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 690 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 690 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 690 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 700 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 700 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 700 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 710 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 710 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 710 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 720 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 720 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 720 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 730 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 730 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 730 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 740 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 740 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 740 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 750 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 750 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 750 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 760 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 760 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 760 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 770 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 770 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 770 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 780 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 780 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 780 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 790 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 790 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 790 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 800 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 800 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 800 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 810 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 810 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 810 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 820 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 820 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 820 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 830 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 830 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 830 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 840 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 840 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 840 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 850 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 850 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 850 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 860 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 860 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 860 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 870 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 870 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 870 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 880 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 880 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 880 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 890 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 890 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 890 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 900 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 900 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 900 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 910 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 910 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 910 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 920 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 920 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 920 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 930 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 930 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 930 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 940 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 940 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 940 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 950 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 950 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 950 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 960 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 960 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 960 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 970 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 970 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 970 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 980 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 980 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 980 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 990 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 990 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 990 ns  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Note: This is a note message
Time: 1 us  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Warning: This is a warning message
Time: 1 us  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
Error: This is an error message
Time: 1 us  Iteration: 0  Process: /testbench/line__177  File: C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1238.629 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.cid_package
Compiling package xil_defaultlib.txt_util
Compiling package xil_defaultlib.std_logic_textio
Compiling package xil_defaultlib.types
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture syn of entity xil_defaultlib.pulse2pulse [pulse2pulse_default]
Compiling architecture arch_cid_stellar_cmd of entity xil_defaultlib.cid_stellar_cmd [\cid_stellar_cmd(start_addr="000...]
Compiling architecture arch_cid_regs of entity xil_defaultlib.cid_regs [\cid_regs(start_addr="0000000000...]
Compiling architecture arch_cid of entity xil_defaultlib.cid [\cid(start_addr="000000000000001...]
Compiling architecture arch_sip_cid_ex of entity xil_defaultlib.sip_cid_ex [\sip_cid_ex(global_start_addr_ge...]
Compiling architecture arch_i2c_master_stellar_cmd of entity xil_defaultlib.i2c_master_stellar_cmd [\i2c_master_stellar_cmd(start_ad...]
Compiling architecture structural of entity xil_defaultlib.i2c_master_bit_ctrl [i2c_master_bit_ctrl_default]
Compiling architecture structural of entity xil_defaultlib.i2c_master_byte_ctrl [i2c_master_byte_ctrl_default]
Compiling architecture structural of entity xil_defaultlib.i2c_master_top [\i2c_master_top(arst_lvl='1')\]
Compiling architecture i2c_master_syn of entity xil_defaultlib.i2c_master [\i2c_master(start_addr="00000000...]
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7)(1,4)\]
Compiling architecture sip_i2c_master_syn of entity xil_defaultlib.sip_i2c_master [\sip_i2c_master(global_start_add...]
Compiling architecture arch_sip_cmd12_mux of entity xil_defaultlib.sip_cmd12_mux [sip_cmd12_mux_default]
Compiling architecture mac_engine_beh of entity xil_defaultlib.sip_vc707_mac_engine_sgmii [sip_vc707_mac_engine_sgmii_defau...]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.dac3283_wfm_output_fifo
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_ELABORATION...
Compiling module xil_defaultlib.dac3283_wfm_dpram
Compiling architecture wfm_ctrl_arch of entity xil_defaultlib.wfm_ctrl [\wfm_ctrl(width=64)\]
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.wfm_output_fifo
Compiling architecture arch_wfm of entity xil_defaultlib.wfm [\wfm(width_input=64,width_output...]
Compiling architecture arch_stellar_cmd of entity xil_defaultlib.fmc216_stellar_cmd [\fmc216_stellar_cmd(start_addr="...]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(diff_term=true,iostandar...]
Compiling architecture behavioral of entity xil_defaultlib.fmc216_ctrl [\fmc216_ctrl(start_addr="0000000...]
Compiling architecture behavioral of entity xil_defaultlib.dac38j84_jesd [\dac38j84_jesd(k=16)\]
Compiling architecture behavioral of entity xil_defaultlib.dac_wrapper [dac_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.jesd204b_vc707_8lane_dac [jesd204b_vc707_8lane_dac_default]
Compiling architecture behavioral of entity xil_defaultlib.div_clock [div_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.xcvr_wrapper [xcvr_wrapper_default]
Compiling architecture sip_freq_cnt16_syn of entity xil_defaultlib.sip_freq_cnt16 [\sip_freq_cnt16(start_addr="0000...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture sip_fmc216_syn of entity xil_defaultlib.fmc216 [\fmc216(global_start_addr_gen="0...]
Compiling architecture arch_sip_fmc216_8lane of entity xil_defaultlib.sip_fmc216_8lane [\sip_fmc216_8lane(global_start_a...]
Compiling architecture arch_router_s1d16_stellar_cmd of entity xil_defaultlib.router_s1d16_stellar_cmd [\router_s1d16_stellar_cmd(start_...]
Compiling architecture arch_router_s1d16_regs of entity xil_defaultlib.router_s1d16_regs [\router_s1d16_regs(start_addr="0...]
Compiling architecture arch_router_s1d16 of entity xil_defaultlib.router_s1d16 [\router_s1d16(start_addr="000000...]
Compiling architecture arch_sip_router_s1d16 of entity xil_defaultlib.sip_router_s1d16 [\sip_router_s1d16(global_start_a...]
Compiling architecture arch_vc707_fmc216_vivado of entity xil_defaultlib.vc707_fmc216_vivado [vc707_fmc216_vivado_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1238.629 ; gain = 0.000
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(0)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(1)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(2)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(3)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(4)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(5)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(6)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(7)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(8)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(9)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(10)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(11)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(12)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(13)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(14)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(15)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1238.629 ; gain = 0.000
run 10 us
Note: Wait for 4 us
Time: 10 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(0)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(1)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(2)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(3)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(4)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(5)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(6)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(7)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(8)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(9)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(10)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(11)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(12)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(13)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(14)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(15)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.629 ; gain = 0.000
run 10 us
Note: Wait for 4 us
Time: 10 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
run 10 us
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 15 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; FMC216 0x0012400 - 0x00143FE                                                  
Time: 16 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 17 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  set number of bursts                                                           
Time: 18 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012402 DATA 1
Time: 19007500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  set burst size                                                                 
Time: 20007500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
run 10 us
Note: CMD Write: ADDR 0x00012403 DATA 2048
Time: 21012500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  enable all 16 channels                                                         
Time: 22012500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012401 DATA 65535
Time: 23017500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  waveform load                                                                  
Time: 24017500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012400 DATA 8
Time: 25022500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 26022500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 27022500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 28022500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x000143FF DATA -256
Time: 29027500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00014400 DATA -1
Time: 30032500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
run 10 us
Note: CMD Write: ADDR 0x00014401 DATA -1
Time: 31037500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00014402 DATA -1
Time: 32042500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
blk_mem_gen_v8_4_5 collision detected at time: 33156732, Instance: testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(0)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 0, B  read address: 0
Note: DMA Push, Size 512 bytes
Time: 33677500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  waveform repeat enable                                                         
Time: 34677500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012400 DATA 1
Time: 35682500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 36682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 37682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 38682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x000143FF 0xFFFF00FF                                                 
Time: 39682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014400 0xFFFFFFFF                                                 
Time: 40682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
run 10 us
Warning: REG_SET = 0x00014401 0xFFFFFFFF                                                 
Time: 41682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014402 0xFFFFFFFF                                                 
Time: 42682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: TEXTIO function READ: line is empty
Time: 43682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;                                                                               
Time: 43682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: DMAPUSH = 0x00000200                                                            
Time: 44682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 45682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 46682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 47682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x000143FF 0xFF00FFFF                                                 
Time: 48682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014400 0xFFFFFFFF                                                 
Time: 49682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014401 0xFFFFFFFF                                                 
Time: 50682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
run 10 us
Warning: REG_SET = 0x00014402 0xFFFFFFFF                                                 
Time: 51682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: DMAPUSH = 0x00000200                                                            
Time: 52682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 53682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 54682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 55682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x000143FF 0x00FFFFFF                                                 
Time: 56682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014400 0xFFFFFFFF                                                 
Time: 57682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014401 0xFFFFFFFF                                                 
Time: 58682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014402 0xFFFFFFFF                                                 
Time: 59682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: DMAPUSH = 0x00000200                                                            
Time: 60682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
run 10 ms
Note: Ready with reading SIP CMD script!
Time: 61682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: Testbench ended
Time: 71682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1238.629 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 34472 KB (Peak: 34472 KB), Simulation CPU Usage: 27374 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(0)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(1)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(2)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(3)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(4)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(5)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(6)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(7)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(8)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(9)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(10)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(11)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(12)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(13)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(14)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(15)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1238.629 ; gain = 0.000
run 71 us
Note: Wait for 4 us
Time: 10 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 15 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; FMC216 0x0012400 - 0x00143FE                                                  
Time: 16 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 17 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  set number of bursts                                                           
Time: 18 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012402 DATA 1
Time: 19007500 ps  Iteration: 1
Warning:  set burst size                                                                 
Time: 20007500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012403 DATA 2048
Time: 21012500 ps  Iteration: 1
Warning:  enable all 16 channels                                                         
Time: 22012500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012401 DATA 65535
Time: 23017500 ps  Iteration: 1
Warning:  waveform load                                                                  
Time: 24017500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012400 DATA 8
Time: 25022500 ps  Iteration: 1
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 26022500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 27022500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 28022500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x000143FF DATA -256
Time: 29027500 ps  Iteration: 1
Note: CMD Write: ADDR 0x00014400 DATA -1
Time: 30032500 ps  Iteration: 1
Note: CMD Write: ADDR 0x00014401 DATA -1
Time: 31037500 ps  Iteration: 1
Note: CMD Write: ADDR 0x00014402 DATA -1
Time: 32042500 ps  Iteration: 1
blk_mem_gen_v8_4_5 collision detected at time: 33156732, Instance: testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(0)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 0, B  read address: 0
Note: DMA Push, Size 512 bytes
Time: 33677500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  waveform repeat enable                                                         
Time: 34677500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012400 DATA 1
Time: 35682500 ps  Iteration: 1
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 36682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 37682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 38682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x000143FF 0xFFFF00FF                                                 
Time: 39682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014400 0xFFFFFFFF                                                 
Time: 40682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014401 0xFFFFFFFF                                                 
Time: 41682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014402 0xFFFFFFFF                                                 
Time: 42682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: TEXTIO function READ: line is empty
Time: 43682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;                                                                               
Time: 43682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: DMAPUSH = 0x00000200                                                            
Time: 44682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 45682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 46682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 47682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x000143FF 0xFF00FFFF                                                 
Time: 48682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014400 0xFFFFFFFF                                                 
Time: 49682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014401 0xFFFFFFFF                                                 
Time: 50682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014402 0xFFFFFFFF                                                 
Time: 51682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: DMAPUSH = 0x00000200                                                            
Time: 52682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 53682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 54682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 55682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x000143FF 0x00FFFFFF                                                 
Time: 56682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014400 0xFFFFFFFF                                                 
Time: 57682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014401 0xFFFFFFFF                                                 
Time: 58682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014402 0xFFFFFFFF                                                 
Time: 59682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: DMAPUSH = 0x00000200                                                            
Time: 60682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: Ready with reading SIP CMD script!
Time: 61682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: Testbench ended
Time: 71682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(0)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(1)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(2)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(3)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(4)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(5)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(6)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(7)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(8)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(9)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(10)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(11)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(12)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(13)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(14)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(15)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.629 ; gain = 0.000
run 100 us
Note: Wait for 4 us
Time: 10 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 15 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; FMC216 0x0012400 - 0x00143FE                                                  
Time: 16 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 17 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  set number of bursts                                                           
Time: 18 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012402 DATA 1
Time: 19007500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  set burst size                                                                 
Time: 20007500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012403 DATA 2048
Time: 21012500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  enable all 16 channels                                                         
Time: 22012500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012401 DATA 65535
Time: 23017500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  waveform load                                                                  
Time: 24017500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012400 DATA 8
Time: 25022500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 26022500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 27022500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 28022500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x000143FF DATA -256
Time: 29027500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00014400 DATA -1
Time: 30032500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00014401 DATA -1
Time: 31037500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00014402 DATA -1
Time: 32042500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
blk_mem_gen_v8_4_5 collision detected at time: 33156732, Instance: testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(0)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 0, B  read address: 0
Note: DMA Push, Size 512 bytes
Time: 33677500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  waveform repeat enable                                                         
Time: 34677500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012400 DATA 1
Time: 35682500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 36682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 37682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 38682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x000143FF 0xFFFF00FF                                                 
Time: 39682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014400 0xFFFFFFFF                                                 
Time: 40682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014401 0xFFFFFFFF                                                 
Time: 41682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014402 0xFFFFFFFF                                                 
Time: 42682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: TEXTIO function READ: line is empty
Time: 43682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;                                                                               
Time: 43682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: DMAPUSH = 0x00000200                                                            
Time: 44682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 45682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 46682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 47682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x000143FF 0xFF00FFFF                                                 
Time: 48682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014400 0xFFFFFFFF                                                 
Time: 49682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014401 0xFFFFFFFF                                                 
Time: 50682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014402 0xFFFFFFFF                                                 
Time: 51682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: DMAPUSH = 0x00000200                                                            
Time: 52682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 53682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 54682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 55682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x000143FF 0x00FFFFFF                                                 
Time: 56682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014400 0xFFFFFFFF                                                 
Time: 57682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014401 0xFFFFFFFF                                                 
Time: 58682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014402 0xFFFFFFFF                                                 
Time: 59682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: DMAPUSH = 0x00000200                                                            
Time: 60682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: Ready with reading SIP CMD script!
Time: 61682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: Testbench ended
Time: 71682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.629 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.629 ; gain = 0.000
run 100 us
run 10 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1238.629 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 34460 KB (Peak: 34460 KB), Simulation CPU Usage: 31874 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(0)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(1)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(2)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(3)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(4)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(5)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(6)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(7)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(8)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(9)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(10)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(11)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(12)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(13)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(14)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(15)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.629 ; gain = 0.000
run 71 us
Note: Wait for 4 us
Time: 10 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 15 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; FMC216 0x0012400 - 0x00143FE                                                  
Time: 16 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 17 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  set number of bursts                                                           
Time: 18 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012402 DATA 1
Time: 19007500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  set burst size                                                                 
Time: 20007500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012403 DATA 2048
Time: 21012500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  enable all 16 channels                                                         
Time: 22012500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012401 DATA 65535
Time: 23017500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  waveform load                                                                  
Time: 24017500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012400 DATA 8
Time: 25022500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 26022500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 27022500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 28022500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x000143FF DATA -256
Time: 29027500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00014400 DATA -1
Time: 30032500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00014401 DATA -1
Time: 31037500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00014402 DATA -1
Time: 32042500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
blk_mem_gen_v8_4_5 collision detected at time: 33156732, Instance: testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(0)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 0, B  read address: 0
Note: DMA Push, Size 512 bytes
Time: 33677500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning:  waveform repeat enable                                                         
Time: 34677500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: CMD Write: ADDR 0x00012400 DATA 1
Time: 35682500 ps  Iteration: 1  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 36682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 37682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 38682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x000143FF 0xFFFF00FF                                                 
Time: 39682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014400 0xFFFFFFFF                                                 
Time: 40682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014401 0xFFFFFFFF                                                 
Time: 41682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014402 0xFFFFFFFF                                                 
Time: 42682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: TEXTIO function READ: line is empty
Time: 43682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;                                                                               
Time: 43682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: DMAPUSH = 0x00000200                                                            
Time: 44682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 45682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 46682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 47682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x000143FF 0xFF00FFFF                                                 
Time: 48682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014400 0xFFFFFFFF                                                 
Time: 49682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014401 0xFFFFFFFF                                                 
Time: 50682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014402 0xFFFFFFFF                                                 
Time: 51682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: DMAPUSH = 0x00000200                                                            
Time: 52682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 53682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ; S1D16 0x00143FF - 0x0014402                                                   
Time: 54682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;                                          
Time: 55682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x000143FF 0x00FFFFFF                                                 
Time: 56682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014400 0xFFFFFFFF                                                 
Time: 57682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014401 0xFFFFFFFF                                                 
Time: 58682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: REG_SET = 0x00014402 0xFFFFFFFF                                                 
Time: 59682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: DMAPUSH = 0x00000200                                                            
Time: 60682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Note: Ready with reading SIP CMD script!
Time: 61682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
Warning: Testbench ended
Time: 71682500 ps  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1761-2
Top: vc707_fmc216_vivado
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2049.641 ; gain = 344.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vc707_fmc216_vivado' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:115]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000000010000000000000 
	Parameter private_stop_addr_gen bound to: 28'b0000000000000010001111111111 
INFO: [Synth 8-3491] module 'sip_cid_ex' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/sip_cid_ex.vhd:70' bound to instance 'sip_cid_ex_0' of component 'sip_cid_ex' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:608]
INFO: [Synth 8-638] synthesizing module 'sip_cid_ex' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/sip_cid_ex.vhd:92]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000000010000000000000 
	Parameter private_stop_addr_gen bound to: 28'b0000000000000010001111111111 
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
INFO: [Synth 8-3491] module 'cid' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd:70' bound to instance 'i_cid' of component 'cid' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/sip_cid_ex.vhd:131]
INFO: [Synth 8-638] synthesizing module 'cid' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd:97]
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
INFO: [Synth 8-3491] module 'cid_regs' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd:70' bound to instance 'i_cid_regs' of component 'cid_regs' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd:137]
INFO: [Synth 8-638] synthesizing module 'cid_regs' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd:95]
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
INFO: [Synth 8-3491] module 'cid_stellar_cmd' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:70' bound to instance 'i_cid_stellar_cmd' of component 'cid_stellar_cmd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd:168]
INFO: [Synth 8-638] synthesizing module 'cid_stellar_cmd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:108]
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p0' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:148]
INFO: [Synth 8-638] synthesizing module 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pulse2pulse' (1#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:19]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p1' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:159]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p2' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:169]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p3' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:179]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p4' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'cid_stellar_cmd' (2#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'cid_regs' (3#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'cid' (4#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'sip_cid_ex' (5#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/sip_cid_ex.vhd:92]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000000010010000000000 
	Parameter private_stop_addr_gen bound to: 28'b0000000000010010001111111111 
INFO: [Synth 8-3491] module 'sip_i2c_master' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:10' bound to instance 'sip_i2c_master_0' of component 'sip_i2c_master' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:626]
INFO: [Synth 8-638] synthesizing module 'sip_i2c_master' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:36]
	Parameter GLOBAL_START_ADDR_GEN bound to: 28'b0000000000000000000000000000 
	Parameter GLOBAL_STOP_ADDR_GEN bound to: 28'b0000000000000001111111111111 
	Parameter PRIVATE_START_ADDR_GEN bound to: 28'b0000000000000010010000000000 
	Parameter PRIVATE_STOP_ADDR_GEN bound to: 28'b0000000000010010001111111111 
	Parameter START_ADDR bound to: 28'b0000000000000010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010001111111111 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:8' bound to instance 'i2c_master_inst' of component 'i2c_master' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:81]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:32]
	Parameter START_ADDR bound to: 28'b0000000000000010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010001111111111 
	Parameter START_ADDR bound to: 28'b0000000000000010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010001111111111 
INFO: [Synth 8-3491] module 'i2c_master_stellar_cmd' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:71' bound to instance 'i2c_master_stellar_cmd_inst' of component 'i2c_master_stellar_cmd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:221]
INFO: [Synth 8-638] synthesizing module 'i2c_master_stellar_cmd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:106]
	Parameter START_ADDR bound to: 28'b0000000000000010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010001111111111 
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p0' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:153]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p1' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:163]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p2' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:173]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p3' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:183]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p4' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:193]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p5' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_stellar_cmd' (6#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:106]
	Parameter ARST_LVL bound to: 1'b1 
INFO: [Synth 8-3491] module 'i2c_master_top' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd:74' bound to instance 'i2c_master_top_inst' of component 'i2c_master_top' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:769]
INFO: [Synth 8-638] synthesizing module 'i2c_master_top' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd:102]
	Parameter ARST_LVL bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd:190]
INFO: [Synth 8-3491] module 'i2c_master_byte_ctrl' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_byte_ctrl.vhd:78' bound to instance 'byte_ctrl' of component 'i2c_master_byte_ctrl' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd:279]
INFO: [Synth 8-638] synthesizing module 'i2c_master_byte_ctrl' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_byte_ctrl.vhd:112]
INFO: [Synth 8-3491] module 'i2c_master_bit_ctrl' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_bit_ctrl.vhd:148' bound to instance 'bit_ctrl' of component 'i2c_master_bit_ctrl' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_byte_ctrl.vhd:163]
INFO: [Synth 8-638] synthesizing module 'i2c_master_bit_ctrl' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_bit_ctrl.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_bit_ctrl' (7#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_bit_ctrl.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_byte_ctrl' (8#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_byte_ctrl.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_top' (9#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element wb_adr_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:604]
WARNING: [Synth 8-6014] Unused sequential element wb_dat_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:605]
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (10#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:32]
INFO: [Synth 8-113] binding component instance 'iobuf_scl' to cell 'IOBUF' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:109]
INFO: [Synth 8-113] binding component instance 'iobuf_sda' to cell 'IOBUF' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'sip_i2c_master' (11#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:36]
INFO: [Synth 8-3491] module 'sip_cmd12_mux' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd:64' bound to instance 'sip_cmd12_mux_0' of component 'sip_cmd12_mux' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:647]
INFO: [Synth 8-638] synthesizing module 'sip_cmd12_mux' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element mux_proc.data_mux_out_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element mux_proc.dval_mux_out_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'sip_cmd12_mux' (12#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd:126]
INFO: [Synth 8-3491] module 'sip_vc707_mac_engine_sgmii' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:64' bound to instance 'sip_vc707_mac_engine_sgmii_0' of component 'sip_vc707_mac_engine_sgmii' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:679]
INFO: [Synth 8-638] synthesizing module 'sip_vc707_mac_engine_sgmii' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:114]
INFO: [Synth 8-3491] module 'mac_engine' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:22' bound to instance 'mac_engine_inst' of component 'mac_engine' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:193]
INFO: [Synth 8-638] synthesizing module 'mac_engine' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:89]
INFO: [Synth 8-3491] module 'brd_clocks' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_clocks.vhd:23' bound to instance 'brd_clocks_inst' of component 'brd_clocks' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:378]
INFO: [Synth 8-638] synthesizing module 'brd_clocks' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_clocks.vhd:46]
INFO: [Synth 8-3491] module 'pll0' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/realtime/pll0_stub.vhdl:5' bound to instance 'pll0_inst' of component 'pll0' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_clocks.vhd:175]
INFO: [Synth 8-638] synthesizing module 'pll0' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/realtime/pll0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'brd_clocks' (13#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_clocks.vhd:46]
	Parameter reset_base bound to: 80000 - type: integer 
INFO: [Synth 8-3491] module 'rst_gen' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/rst_gen.vhd:71' bound to instance 'i_rst_gen' of component 'rst_gen' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:394]
INFO: [Synth 8-638] synthesizing module 'rst_gen' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/rst_gen.vhd:93]
	Parameter reset_base bound to: 80000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rst_gen' (14#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/rst_gen.vhd:93]
INFO: [Synth 8-3491] module 'ge_mac_stream' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/ge_mac_stream.vhd:23' bound to instance 'ge_mac_stream_inst' of component 'ge_mac_stream' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:423]
INFO: [Synth 8-638] synthesizing module 'ge_mac_stream' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/ge_mac_stream.vhd:48]
INFO: [Synth 8-3491] module 'eth_mdio' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_mdio.vhd:29' bound to instance 'eth_mdio_inst' of component 'eth_mdio' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/ge_mac_stream.vhd:118]
INFO: [Synth 8-638] synthesizing module 'eth_mdio' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_mdio.vhd:43]
INFO: [Synth 8-113] binding component instance 'bufg_sclk' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_mdio.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'eth_mdio' (15#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_mdio.vhd:43]
INFO: [Synth 8-3491] module 'gmii_eth_tx_stream' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gmii_eth_tx_stream.vhd:34' bound to instance 'gmii_eth_tx_stream_inst' of component 'gmii_eth_tx_stream' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/ge_mac_stream.vhd:133]
INFO: [Synth 8-638] synthesizing module 'gmii_eth_tx_stream' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gmii_eth_tx_stream.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'gmii_eth_tx_stream' (16#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gmii_eth_tx_stream.vhd:48]
INFO: [Synth 8-3491] module 'gmii_eth_rx_stream' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gmii_eth_rx_stream.vhd:39' bound to instance 'gmii_eth_rx_stream_inst' of component 'gmii_eth_rx_stream' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/ge_mac_stream.vhd:151]
INFO: [Synth 8-638] synthesizing module 'gmii_eth_rx_stream' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gmii_eth_rx_stream.vhd:55]
INFO: [Synth 8-3491] module 'afifo' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/realtime/afifo_stub.vhdl:5' bound to instance 'afifo_inst' of component 'afifo' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gmii_eth_rx_stream.vhd:220]
INFO: [Synth 8-638] synthesizing module 'afifo' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/realtime/afifo_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'gmii_eth_rx_stream' (17#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gmii_eth_rx_stream.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'ge_mac_stream' (18#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/ge_mac_stream.vhd:48]
	Parameter MY_MAC bound to: 48'b001101000100010001010011010100000011000000110001 
INFO: [Synth 8-3491] module 'brd_packet_engine' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:35' bound to instance 'brd_packet_engine_inst' of component 'brd_packet_engine' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:447]
INFO: [Synth 8-638] synthesizing module 'brd_packet_engine' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:85]
	Parameter MY_MAC bound to: 48'b001101000100010001010011010100000011000000110001 
	Parameter MAC_FILTER bound to: 48'b001101000100010001010011010100000011000000110001 
INFO: [Synth 8-3491] module 'eth_filter' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_filter.vhd:26' bound to instance 'eth_filter_inst' of component 'eth_filter' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:270]
INFO: [Synth 8-638] synthesizing module 'eth_filter' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_filter.vhd:42]
	Parameter MAC_FILTER bound to: 48'b001101000100010001010011010100000011000000110001 
INFO: [Synth 8-256] done synthesizing module 'eth_filter' (19#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_filter.vhd:42]
INFO: [Synth 8-3491] module 'eth_rx_stream_buf' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_stream_buf.vhd:34' bound to instance 'eth_rx_stream_buf_inst' of component 'eth_rx_stream_buf' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:284]
INFO: [Synth 8-638] synthesizing module 'eth_rx_stream_buf' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_stream_buf.vhd:53]
INFO: [Synth 8-3491] module 'ETH_RX_CRC' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_crc.v:26' bound to instance 'eth_rx_crc_inst' of component 'eth_rx_crc' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_stream_buf.vhd:136]
INFO: [Synth 8-6157] synthesizing module 'ETH_RX_CRC' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_crc.v:26]
INFO: [Synth 8-6157] synthesizing module 'crc_32' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/crc32.v:25]
INFO: [Synth 8-6155] done synthesizing module 'crc_32' (20#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/crc32.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ETH_RX_CRC' (21#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_crc.v:26]
INFO: [Synth 8-3491] module 'RAMB16_S9_S9' declared at 'C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:102611' bound to instance 'ramb16_s9_s9_inst' of component 'ramb16_s9_s9' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_stream_buf.vhd:231]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S9_S9' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:102611]
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S9_S9' (22#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:102611]
INFO: [Synth 8-256] done synthesizing module 'eth_rx_stream_buf' (23#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_stream_buf.vhd:53]
INFO: [Synth 8-3491] module 'fifo_64_to_8' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/realtime/fifo_64_to_8_stub.vhdl:5' bound to instance 'fifo_64_to_8_inst0' of component 'fifo_64_to_8' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:481]
INFO: [Synth 8-638] synthesizing module 'fifo_64_to_8' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/realtime/fifo_64_to_8_stub.vhdl:23]
INFO: [Synth 8-3491] module 'fifo_64_to_8' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/realtime/fifo_64_to_8_stub.vhdl:5' bound to instance 'fifo_64_to_8_inst1' of component 'fifo_64_to_8' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:747]
INFO: [Synth 8-3491] module 'ETH_TX_CRC' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_tx_crc.v:23' bound to instance 'eth_tx_crc_inst' of component 'eth_tx_crc' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:889]
INFO: [Synth 8-6157] synthesizing module 'ETH_TX_CRC' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_tx_crc.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'd' does not match port width (8) of module 'crc_32' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_tx_crc.v:58]
INFO: [Synth 8-6155] done synthesizing module 'ETH_TX_CRC' (24#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_tx_crc.v:23]
INFO: [Synth 8-256] done synthesizing module 'brd_packet_engine' (25#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:85]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_1' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/realtime/gig_ethernet_pcs_pma_1_stub.vhdl:5' bound to instance 'core_wrapper' of component 'gig_ethernet_pcs_pma_1' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:496]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_1' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/realtime/gig_ethernet_pcs_pma_1_stub.vhdl:50]
INFO: [Synth 8-113] binding component instance 'txclk_bufg' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:545]
INFO: [Synth 8-113] binding component instance 'rxclk_bufg' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:552]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:565]
INFO: [Synth 8-113] binding component instance 'ibufds_gtrefclk' to cell 'IBUFDS_GTE2' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:629]
INFO: [Synth 8-113] binding component instance 'bufg_gtrefclk' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:638]
INFO: [Synth 8-113] binding component instance 'bufg_userclk' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:646]
INFO: [Synth 8-113] binding component instance 'bufg_userclk2' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:655]
INFO: [Synth 8-3491] module 'gig_eth_gt_common' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gig_eth_gt_common.vhd:72' bound to instance 'core_gt_common_i' of component 'gig_eth_gt_common' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:662]
INFO: [Synth 8-638] synthesizing module 'gig_eth_gt_common' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gig_eth_gt_common.vhd:91]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 32'b00000000000000000000000000000000 
	Parameter QPLL_CFG bound to: 28'b0000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-113] binding component instance 'gtxe2_common_i' to cell 'GTXE2_COMMON' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gig_eth_gt_common.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_gt_common' (26#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gig_eth_gt_common.vhd:91]
INFO: [Synth 8-113] binding component instance 'idelayctrl_inst' to cell 'IDELAYCTRL' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:807]
INFO: [Synth 8-256] done synthesizing module 'mac_engine' (27#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'sip_vc707_mac_engine_sgmii' (28#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:114]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000010010010000000000 
	Parameter private_stop_addr_gen bound to: 28'b0000000000010100001111111110 
INFO: [Synth 8-3491] module 'sip_fmc216_8lane' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_fmc216_8lane.vhd:67' bound to instance 'sip_fmc216_8lane_0' of component 'sip_fmc216_8lane' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:710]
INFO: [Synth 8-638] synthesizing module 'sip_fmc216_8lane' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_fmc216_8lane.vhd:197]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000010010010000000000 
	Parameter private_stop_addr_gen bound to: 28'b0000000000010100001111111110 
INFO: [Synth 8-638] synthesizing module 'fmc216' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:123]
	Parameter GLOBAL_START_ADDR_GEN bound to: 28'b0000000000000000000000000000 
	Parameter GLOBAL_STOP_ADDR_GEN bound to: 28'b0000000000000001111111111111 
	Parameter PRIVATE_START_ADDR_GEN bound to: 28'b0000000000010010010000000000 
	Parameter PRIVATE_STOP_ADDR_GEN bound to: 28'b0000000000010100001111111110 
INFO: [Synth 8-638] synthesizing module 'fmc216_ctrl' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd:102]
	Parameter START_ADDR bound to: 28'b0000000000010010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010010000111111 
	Parameter NB_CONVERTERS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fmc216_stellar_cmd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:106]
	Parameter START_ADDR bound to: 28'b0000000000010010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010010000111111 
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p0' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:153]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p1' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:163]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p2' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:173]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p3' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:183]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p4' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:193]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p5' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'fmc216_stellar_cmd' (29#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:106]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'ibufds_trig' to cell 'IBUFDS' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd:330]
WARNING: [Synth 8-6014] Unused sequential element trigger_sel_reg_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'fmc216_ctrl' (30#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd:102]
INFO: [Synth 8-638] synthesizing module 'jesd204b_vc707_8lane_dac' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd:98]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd:175]
INFO: [Synth 8-638] synthesizing module 'dac_wrapper' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac_wrapper.vhd:64]
INFO: [Synth 8-638] synthesizing module 'dac38j84_jesd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:73]
	Parameter OCTETS bound to: 4 - type: integer 
	Parameter F bound to: 1 - type: integer 
	Parameter K bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'sysref' is read in the process but is not in the sensitivity list [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:166]
WARNING: [Synth 8-614] signal 'syncb' is read in the process but is not in the sensitivity list [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:176]
INFO: [Synth 8-226] default block is never used [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element frame_count_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element multiframe_count_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'dac38j84_jesd' (31#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'dac_wrapper' (32#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac_wrapper.vhd:64]
WARNING: [Synth 8-3848] Net o_status in module/entity jesd204b_vc707_8lane_dac does not have driver. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'jesd204b_vc707_8lane_dac' (33#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd:98]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_dac_sync_inst' to cell 'IBUFDS' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:417]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_dac_sync_inst' to cell 'IBUFDS' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:417]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_dac_sync_inst' to cell 'IBUFDS' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:417]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_dac_sync_inst' to cell 'IBUFDS' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:417]
INFO: [Synth 8-638] synthesizing module 'wfm' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm.vhd:108]
	Parameter WIDTH_INPUT bound to: 64 - type: integer 
	Parameter WIDTH_OUTPUT bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pulse2pulse__parameterized1' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pulse2pulse__parameterized1' (33#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:19]
INFO: [Synth 8-638] synthesizing module 'dac3283_wfm_output_fifo' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/realtime/dac3283_wfm_output_fifo_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'wfm_ctrl' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:39]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dac3283_wfm_dpram' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/realtime/dac3283_wfm_dpram_stub.vhdl:19]
INFO: [Synth 8-226] default block is never used [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:125]
INFO: [Synth 8-226] default block is never used [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'wfm_ctrl' (34#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:39]
INFO: [Synth 8-638] synthesizing module 'wfm_output_fifo' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/realtime/wfm_output_fifo_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'wfm' (35#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm.vhd:108]
INFO: [Synth 8-638] synthesizing module 'xcvr_wrapper' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:74]
INFO: [Synth 8-638] synthesizing module 'xcvr_fmc216' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/realtime/xcvr_fmc216_stub.vhdl:393]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUF_refclk_n_inst' to cell 'IBUF' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:895]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUF_refclk_p_inst' to cell 'IBUF' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:903]
INFO: [Synth 8-256] done synthesizing module 'xcvr_wrapper' (36#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:74]
INFO: [Synth 8-638] synthesizing module 'sip_freq_cnt16' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:32]
	Parameter START_ADDR bound to: 28'b0000000000010010010001000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010010001001111 
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'sip_freq_cnt16' (37#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:32]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'BUFDS_sysref' to cell 'IBUFDS' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:542]
INFO: [Synth 8-113] binding component instance 'BUFG_sysref' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:552]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'BUFDS_lmkclk' to cell 'IBUFDS' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:561]
INFO: [Synth 8-113] binding component instance 'BUFG_lmkclk' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:571]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[15].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[14].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[13].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[12].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[11].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[10].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[9].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[8].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[7].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[6].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[5].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[4].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[3].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[2].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[1].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[0].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'jesd204b_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:350]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fmc216_ctrl_inst'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:284]
WARNING: [Synth 8-6014] Unused sequential element cmd_busy_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:531]
WARNING: [Synth 8-3848] Net out_cmd1 in module/entity fmc216 does not have driver. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:157]
WARNING: [Synth 8-3848] Net out_cmd_val1 in module/entity fmc216 does not have driver. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'fmc216' (38#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'sip_fmc216_8lane' (39#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_fmc216_8lane.vhd:197]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000010100001111111111 
	Parameter private_stop_addr_gen bound to: 28'b0000000000010100010000000010 
INFO: [Synth 8-3491] module 'sip_router_s1d16' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/sip_router_s1d16.vhd:64' bound to instance 'sip_router_s1d16_0' of component 'sip_router_s1d16' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:795]
INFO: [Synth 8-638] synthesizing module 'sip_router_s1d16' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/sip_router_s1d16.vhd:164]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000010100001111111111 
	Parameter private_stop_addr_gen bound to: 28'b0000000000010100010000000010 
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
INFO: [Synth 8-3491] module 'router_s1d16' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd:70' bound to instance 'i_router_s1d5' of component 'router_s1d16' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/sip_router_s1d16.vhd:292]
INFO: [Synth 8-638] synthesizing module 'router_s1d16' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd:182]
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
INFO: [Synth 8-3491] module 'router_s1d16_regs' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_regs.vhd:70' bound to instance 'i_router_s1d16_regs' of component 'router_s1d16_regs' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd:256]
INFO: [Synth 8-638] synthesizing module 'router_s1d16_regs' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_regs.vhd:113]
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
INFO: [Synth 8-3491] module 'router_s1d16_stellar_cmd' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:70' bound to instance 'i_router_s1d16_stellar_cmd' of component 'router_s1d16_stellar_cmd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_regs.vhd:196]
INFO: [Synth 8-638] synthesizing module 'router_s1d16_stellar_cmd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:108]
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p0' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:148]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p1' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:159]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p2' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:169]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p3' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:179]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p4' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'router_s1d16_stellar_cmd' (40#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'router_s1d16_regs' (41#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_regs.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element stop_gen[0].stop_proc.stop_mux_vect_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd:342]
INFO: [Synth 8-256] done synthesizing module 'router_s1d16' (42#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'sip_router_s1d16' (43#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/sip_router_s1d16.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'vc707_fmc216_vivado' (44#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:115]
WARNING: [Synth 8-7129] Port clk_clkin[31] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[30] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[29] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[28] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[27] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[26] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[25] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[24] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[23] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[22] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[21] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[20] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[19] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[18] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[17] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[16] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[15] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[14] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[13] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[12] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[11] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[10] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[9] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[8] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[7] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[6] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[5] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[4] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[3] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[2] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[1] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[0] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[31] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[30] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[29] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[28] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[27] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[26] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[25] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[24] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[23] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[22] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[21] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[20] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[19] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[18] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[17] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[16] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[15] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[14] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[13] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[12] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[11] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[10] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[9] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[8] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[7] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[6] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[5] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[4] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[3] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[1] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[0] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[31] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[30] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[29] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[28] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[27] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[26] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[25] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[24] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[23] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[22] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[21] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[20] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[3] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[2] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[1] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[0] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port refclk_p[1] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port refclk_n[1] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wfm_load_size[2] in module wfm is either unconnected or has no load
WARNING: [Synth 8-7129] Port wfm_load_size[1] in module wfm is either unconnected or has no load
WARNING: [Synth 8-7129] Port wfm_load_size[0] in module wfm is either unconnected or has no load
WARNING: [Synth 8-7129] Port wfm_offload_size[2] in module wfm is either unconnected or has no load
WARNING: [Synth 8-7129] Port wfm_offload_size[1] in module wfm is either unconnected or has no load
WARNING: [Synth 8-7129] Port wfm_offload_size[0] in module wfm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dac_valid[3] in module dac_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dac_valid[2] in module dac_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dac_valid[1] in module dac_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dac_valid[0] in module dac_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[31] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[30] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[29] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[28] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[27] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[26] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[25] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[24] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[23] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2165.781 ; gain = 460.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.664 ; gain = 478.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.664 ; gain = 478.496
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/gig_ethernet_pcs_pma_1.dcp' for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/core_wrapper'
INFO: [Project 1-454] Reading design checkpoint 'c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0.dcp' for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_clocks_inst/pll0_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo.dcp' for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8.dcp' for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0'
INFO: [Project 1-454] Reading design checkpoint 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.dcp' for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/wfm_output_fifo/wfm_output_fifo.dcp' for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/dac3283_wfm_dpram/dac3283_wfm_dpram.dcp' for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-7328-DESKTOP-A0RH3KH/xcvr_fmc216/xcvr_fmc216.dcp' for cell 'sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2215.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 884 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/gig_ethernet_pcs_pma_1_board.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/core_wrapper/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/gig_ethernet_pcs_pma_1_board.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/core_wrapper/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/core_wrapper/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.xdc:38]
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/core_wrapper/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vc707_fmc216_vivado_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vc707_fmc216_vivado_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0_board.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_clocks_inst/pll0_inst/inst'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0_board.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_clocks_inst/pll0_inst/inst'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_clocks_inst/pll0_inst/inst'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_clocks_inst/pll0_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vc707_fmc216_vivado_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vc707_fmc216_vivado_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_fmc216/xcvr_fmc216.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_fmc216/xcvr_fmc216.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vc707_fmc216_vivado_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vc707_fmc216_vivado_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vc707_fmc216_vivado_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vc707_fmc216_vivado_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vc707_fmc216_vivado_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vc707_fmc216_vivado_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 206 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2422.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAMB16_S9_S9 => RAMB18E1: 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2627.199 ; gain = 922.031
278 Infos, 154 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 2627.199 ; gain = 1388.570
