#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec 19 10:26:58 2023
# Process ID: 110508
# Current directory: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v
# Command line: vivado
# Log file: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/vivado.log
# Journal file: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/vivado.jou
# Running On: administrator-Precision-3660, OS: Linux, CPU Frequency: 2932.865 MHz, CPU Physical cores: 12, Host memory: 33319 MB
#-----------------------------------------------------------
start_gui
open_project /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 IO/axi_gpio_0
endgroup
set_property location {4.5 1830 279} [get_bd_cells IO/axi_gpio_0]
undo
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_OUTPUTS {1} \
] [get_bd_cells IO/axi_gpio_0]
set_property CONFIG.C_ALL_OUTPUTS {0} [get_bd_cells IO/axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out4 (125 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/IO/Ethernet/M_AXI} Slave {/IO/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/IO/io_axi_m} master_apm {0}}  [get_bd_intf_pins IO/axi_gpio_0/S_AXI]
endgroup
regenerate_bd_layout -hierarchy [get_bd_cells IO]
undo
undo
set_property location {1 292 1089} [get_bd_cells IO/axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out4 (125 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/IO/Ethernet/M_AXI} Slave {/IO/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/IO/io_axi_m} master_apm {0}}  [get_bd_intf_pins IO/axi_gpio_0/S_AXI]
endgroup
undo
undo
set_property location {2 557 295} [get_bd_cells IO/axi_gpio_0]
set_property location {1.5 417 1118} [get_bd_cells IO/axi_gpio_0]
startgroup
set_property CONFIG.NUM_MI {5} [get_bd_cells IO/io_axi_s]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out4 (125 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/IO/Ethernet/M_AXI} Slave {/IO/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/IO/io_axi_m} master_apm {0}}  [get_bd_intf_pins IO/axi_gpio_0/S_AXI]
endgroup
undo
connect_bd_intf_net [get_bd_intf_pins IO/io_axi_s/M04_AXI] [get_bd_intf_pins IO/axi_gpio_0/S_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins IO/axi_gpio_0/s_axi_aclk]
endgroup
undo
startgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_OUTPUTS {1} \
] [get_bd_cells IO/axi_gpio_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins IO/axi_gpio_0/s_axi_aclk]
endgroup
undo
undo
undo
undo
undo
undo
undo
undo
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 IO/axi_gpio_0
endgroup
set_property CONFIG.C_ALL_OUTPUTS {1} [get_bd_cells IO/axi_gpio_0]
startgroup
set_property CONFIG.NUM_MI {5} [get_bd_cells IO/io_axi_s]
endgroup
set_property location {2.5 559 1182} [get_bd_cells IO/axi_gpio_0]
connect_bd_intf_net [get_bd_intf_pins IO/io_axi_s/M04_AXI] [get_bd_intf_pins IO/axi_gpio_0/S_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_8bits ( 8 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins IO/axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins IO/axi_gpio_0/s_axi_aclk]
endgroup
startgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.GPIO_BOARD_INTERFACE {Custom} \
] [get_bd_cells IO/axi_gpio_0]
endgroup
startgroup
endgroup
assign_bd_address
validate_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_0_50M/ext_reset_in]
save_bd_design
validate_bd_design
save_bd_design
open_bd_design {/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd}
