#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 23 11:38:57 2023
# Process ID: 14064
# Current directory: C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.runs/synth_2
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.runs/synth_2/top.vds
# Journal file: C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 404.320 ; gain = 100.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/maindec.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/floprc.v:23]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc' (1#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/floprc.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'q' does not match port width (6) of module 'floprc' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/maindec.v:50]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/flopr.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (2#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/flopr.v:3]
WARNING: [Synth 8-689] width (3) of port connection 'q' does not match port width (4) of module 'flopr' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/maindec.v:51]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/flopr.v:3]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (2#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/flopr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (3#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/maindec.v:23]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/aludec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (4#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/aludec.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized0' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/floprc.v:23]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (4#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/floprc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'pcff' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/pcff.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcff' (6#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/pcff.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (7#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopenrc' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/flopenrc.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenrc' (8#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/flopenrc.v:3]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (9#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/mux2.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (10#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/signext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signext' (11#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/signext.v:23]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/sl2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (12#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/sl2.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized1' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/floprc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized1' (12#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized2' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/floprc.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized2' (12#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/mux3.v:22]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (13#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/mux3.v:22]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/alu.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/alu.v:35]
INFO: [Synth 8-6155] done synthesizing module 'alu' (14#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/mux2.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (14#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/flopr.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (14#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/flopr.v:3]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized2' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/flopr.v:3]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized2' (14#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/flopr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (15#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (16#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/hazard.v:23]
INFO: [Synth 8-6157] synthesizing module 'instrflopFD' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/instrflopFD.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'instrflopFD' (17#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/instrflopFD.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mips' (18#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.runs/synth_2/.Xil/Vivado-14064-LAPTOP-ISHG7G7H/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (19#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.runs/synth_2/.Xil/Vivado-14064-LAPTOP-ISHG7G7H/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.runs/synth_2/.Xil/Vivado-14064-LAPTOP-ISHG7G7H/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (20#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.runs/synth_2/.Xil/Vivado-14064-LAPTOP-ISHG7G7H/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (16) of module 'data_mem' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/top.v:43]
INFO: [Synth 8-6155] done synthesizing module 'top' (21#1) [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/top.v:23]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design maindec has unconnected port stallF
WARNING: [Synth 8-3331] design maindec has unconnected port stallD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 460.211 ; gain = 156.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 460.211 ; gain = 156.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 460.211 ; gain = 156.422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/data_mem/data_mem/data_mem_in_context.xdc] for cell 'dmem'
Finished Parsing XDC File [c:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/data_mem/data_mem/data_mem_in_context.xdc] for cell 'dmem'
Parsing XDC File [c:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/inst_mem/inst_mem/inst_mem_in_context.xdc] for cell 'imem'
Finished Parsing XDC File [c:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/inst_mem/inst_mem/inst_mem_in_context.xdc] for cell 'imem'
Parsing XDC File [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 817.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 817.680 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 817.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 817.680 ; gain = 513.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 817.680 ; gain = 513.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for imem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 817.680 ; gain = 513.891
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "controlsD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alucontrolD" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rf_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[0]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 817.680 ; gain = 513.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 43    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 3     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 37    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module floprc 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module flopr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module flopr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module aludec 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
Module floprc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module pcff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module flopenrc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module floprc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module floprc__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module flopr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flopr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module instrflopFD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mips/c/md/controlsD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[15]' (FDC) to 'mips/dp/signimmflopDE/q_reg[16]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[16]' (FDC) to 'mips/dp/signimmflopDE/q_reg[17]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[17]' (FDC) to 'mips/dp/signimmflopDE/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[18]' (FDC) to 'mips/dp/signimmflopDE/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[19]' (FDC) to 'mips/dp/signimmflopDE/q_reg[20]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[20]' (FDC) to 'mips/dp/signimmflopDE/q_reg[21]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[21]' (FDC) to 'mips/dp/signimmflopDE/q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[22]' (FDC) to 'mips/dp/signimmflopDE/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[23]' (FDC) to 'mips/dp/signimmflopDE/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[24]' (FDC) to 'mips/dp/signimmflopDE/q_reg[25]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[25]' (FDC) to 'mips/dp/signimmflopDE/q_reg[26]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[26]' (FDC) to 'mips/dp/signimmflopDE/q_reg[27]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[27]' (FDC) to 'mips/dp/signimmflopDE/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[28]' (FDC) to 'mips/dp/signimmflopDE/q_reg[29]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[29]' (FDC) to 'mips/dp/signimmflopDE/q_reg[30]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmflopDE/q_reg[30]' (FDC) to 'mips/dp/signimmflopDE/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[0]' (FDCE) to 'mips/instrFflop/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[1]' (FDCE) to 'mips/instrFflop/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[2]' (FDCE) to 'mips/instrFflop/q_reg[2]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[3]' (FDCE) to 'mips/instrFflop/q_reg[3]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[4]' (FDCE) to 'mips/instrFflop/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[5]' (FDCE) to 'mips/instrFflop/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[6]' (FDCE) to 'mips/instrFflop/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[7]' (FDCE) to 'mips/instrFflop/q_reg[7]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[8]' (FDCE) to 'mips/instrFflop/q_reg[8]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[9]' (FDCE) to 'mips/instrFflop/q_reg[9]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[10]' (FDCE) to 'mips/instrFflop/q_reg[10]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[11]' (FDCE) to 'mips/instrFflop/q_reg[11]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[12]' (FDCE) to 'mips/instrFflop/q_reg[12]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[13]' (FDCE) to 'mips/instrFflop/q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[14]' (FDCE) to 'mips/instrFflop/q_reg[14]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[15]' (FDCE) to 'mips/instrFflop/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[16]' (FDCE) to 'mips/instrFflop/q_reg[16]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[17]' (FDCE) to 'mips/instrFflop/q_reg[17]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[18]' (FDCE) to 'mips/instrFflop/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[19]' (FDCE) to 'mips/instrFflop/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[20]' (FDCE) to 'mips/instrFflop/q_reg[20]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[21]' (FDCE) to 'mips/instrFflop/q_reg[21]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[22]' (FDCE) to 'mips/instrFflop/q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[23]' (FDCE) to 'mips/instrFflop/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[24]' (FDCE) to 'mips/instrFflop/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instflopFD/q_reg[25]' (FDCE) to 'mips/instrFflop/q_reg[25]'
INFO: [Synth 8-3886] merging instance 'mips/dp/RdeflopDE/q_reg[0]' (FDC) to 'mips/dp/signimmflopDE/q_reg[11]'
INFO: [Synth 8-3886] merging instance 'mips/dp/RdeflopDE/q_reg[1]' (FDC) to 'mips/dp/signimmflopDE/q_reg[12]'
INFO: [Synth 8-3886] merging instance 'mips/dp/RdeflopDE/q_reg[2]' (FDC) to 'mips/dp/signimmflopDE/q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mips/dp/RdeflopDE/q_reg[3]' (FDC) to 'mips/dp/signimmflopDE/q_reg[14]'
INFO: [Synth 8-3886] merging instance 'mips/dp/RdeflopDE/q_reg[4]' (FDC) to 'mips/dp/signimmflopDE/q_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 817.680 ; gain = 513.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 819.664 ; gain = 515.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 821.871 ; gain = 518.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 860.824 ; gain = 557.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 860.824 ; gain = 557.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 860.824 ; gain = 557.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 860.824 ; gain = 557.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 860.824 ; gain = 557.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 860.824 ; gain = 557.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 860.824 ; gain = 557.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |inst_mem      |         1|
|2     |data_mem      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |data_mem |     1|
|2     |inst_mem |     1|
|3     |BUFG     |     1|
|4     |CARRY4   |    27|
|5     |LUT1     |     6|
|6     |LUT2     |   156|
|7     |LUT3     |    88|
|8     |LUT4     |   126|
|9     |LUT5     |   124|
|10    |LUT6     |   692|
|11    |MUXF7    |   256|
|12    |MUXF8    |    64|
|13    |FDCE     |   341|
|14    |FDPE     |     4|
|15    |FDRE     |  1024|
|16    |IBUF     |     2|
|17    |OBUF     |   685|
+------+---------+------+

Report Instance Areas: 
+------+----------------------+-------------------------+------+
|      |Instance              |Module                   |Cells |
+------+----------------------+-------------------------+------+
|1     |top                   |                         |  3660|
|2     |  mips                |mips                     |  2907|
|3     |    c                 |controller               |   102|
|4     |      alucontrolDE    |floprc__parameterized0   |    92|
|5     |      md              |maindec                  |    10|
|6     |        controlflop1  |floprc                   |     5|
|7     |        controlflop2  |flopr                    |     3|
|8     |        controlflop3  |flopr__parameterized0    |     2|
|9     |    dp                |datapath                 |  2692|
|10    |      RseflopDE       |floprc__parameterized2   |    60|
|11    |      RteflopDE       |floprc__parameterized2_0 |   101|
|12    |      alu             |alu                      |     9|
|13    |      aluoutflopEW    |flopr__parameterized1    |    32|
|14    |      aluoutflopMW    |flopr__parameterized1_1  |    32|
|15    |      pcadd1          |adder                    |     8|
|16    |      pcadd2          |adder_2                  |     8|
|17    |      pcplus4flopFD   |flopenrc                 |    63|
|18    |      pcreg           |pcff                     |    32|
|19    |      rdreg1flopDE    |floprc__parameterized1   |    44|
|20    |      rdreg2flopDE    |floprc__parameterized1_3 |    54|
|21    |      readdataflopMW  |flopr__parameterized1_4  |    80|
|22    |      rf              |regfile                  |  2011|
|23    |      signimmflopDE   |floprc__parameterized1_5 |    62|
|24    |      writedataflopEW |flopr__parameterized1_6  |    32|
|25    |      writeregflopEW  |flopr__parameterized2    |    22|
|26    |      writeregflopMW  |flopr__parameterized2_7  |    39|
|27    |    instrFflop        |instrflopFD              |   113|
+------+----------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 860.824 ; gain = 557.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 860.824 ; gain = 199.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 860.824 ; gain = 557.035
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 347 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 860.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
150 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 860.824 ; gain = 564.930
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 860.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.runs/synth_2/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 23 11:39:58 2023...
