Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Apr  3 11:15:21 2021
| Host             : Justin running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
| Design           : Top_Student
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.082        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.010        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.003 |        3 |       --- |             --- |
| Slice Logic             |     0.002 |    28176 |       --- |             --- |
|   LUT as Logic          |     0.002 |    20334 |     20800 |           97.76 |
|   CARRY4                |    <0.001 |      821 |      8150 |           10.07 |
|   Register              |    <0.001 |     1262 |     41600 |            3.03 |
|   F7/F8 Muxes           |    <0.001 |     2957 |     32600 |            9.07 |
|   BUFG                  |     0.000 |        6 |        32 |           18.75 |
|   Others                |     0.000 |       79 |       --- |             --- |
|   LUT as Shift Register |     0.000 |       13 |      9600 |            0.14 |
| Signals                 |     0.002 |    19271 |       --- |             --- |
| DSPs                    |    <0.001 |        5 |        90 |            5.56 |
| I/O                     |     0.003 |       51 |       106 |           48.11 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.082 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.007 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| Top_Student           |     0.010 |
|   ac                  |    <0.001 |
|   clk1                |    <0.001 |
|   d1                  |     0.005 |
|     clk2              |    <0.001 |
|     clk3              |    <0.001 |
|     clk4              |    <0.001 |
|     dis               |    <0.001 |
|     nolabel_line111   |    <0.001 |
|     nolabel_line117   |    <0.001 |
|     nolabel_line118   |    <0.001 |
|     nolabel_line144   |    <0.001 |
|     nolabel_line145   |    <0.001 |
|     nolabel_line151   |    <0.001 |
|       clk1            |    <0.001 |
|     nolabel_line154   |    <0.001 |
|       clk2            |    <0.001 |
|       nolabel_line196 |    <0.001 |
|     nolabel_line157   |    <0.001 |
|       clk2            |    <0.001 |
|     sp1               |    <0.001 |
|       f1              |    <0.001 |
|       f2              |     0.000 |
|     sp2               |    <0.001 |
|       f1              |     0.000 |
|       f2              |    <0.001 |
|     sp3               |     0.000 |
|       f1              |     0.000 |
|       f2              |     0.000 |
|     sp4               |     0.000 |
|       f1              |     0.000 |
|       f2              |     0.000 |
|     sp5               |    <0.001 |
|       f1              |    <0.001 |
|       f2              |    <0.001 |
|   v1                  |     0.001 |
|     clk1              |    <0.001 |
|     d1                |    <0.001 |
|       clk2            |    <0.001 |
+-----------------------+-----------+


