{
  "design": {
    "design_info": {
      "boundary_crc": "0xB1D3030CB948AAB1",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../eth_project.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2.1",
      "validated": "true"
    },
    "design_tree": {
      "rmii_axis_0": "",
      "axis_gpio_0": "",
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "axis_snoop_debug_0": "",
      "axis_uart_0": ""
    },
    "ports": {
      "ETH_TXEN": {
        "direction": "O"
      },
      "ETH_TXD": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "ETH_CRSDV": {
        "direction": "I"
      },
      "ETH_RXERR": {
        "direction": "I"
      },
      "ETH_RXD": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "LED": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "SW": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ETH_REFCLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "45.0",
            "value_src": "ip_prop"
          }
        }
      },
      "RESET_N": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "UART_RXD_OUT": {
        "direction": "O"
      }
    },
    "components": {
      "rmii_axis_0": {
        "vlnv": "fpgasforbeginners:toolbox:rmii_axis:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_rmii_axis_0_0",
        "xci_path": "ip/design_1_rmii_axis_0_0/design_1_rmii_axis_0_0.xci",
        "inst_hier_path": "rmii_axis_0",
        "parameters": {
          "FPGA_MAC": {
            "value": "0xe86a64e7e830"
          },
          "HOST_MAC": {
            "value": "0xe86a64e7e829"
          }
        }
      },
      "axis_gpio_0": {
        "vlnv": "fpgasforbeginners:toolbox:axis_gpio:1.0",
        "ip_revision": "3",
        "xci_name": "design_1_axis_gpio_0_0",
        "xci_path": "ip/design_1_axis_gpio_0_0/design_1_axis_gpio_0_0.xci",
        "inst_hier_path": "axis_gpio_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "151.636"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_JITTER": {
            "value": "151.636"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_REQUESTED_PHASE": {
            "value": "45"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT1_PHASE": {
            "value": "45.000"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "axis_snoop_debug_0": {
        "vlnv": "fpgasforbeginners:toolbox:axis_snoop_debug:1.0",
        "ip_revision": "7",
        "xci_name": "design_1_axis_snoop_debug_0_0",
        "xci_path": "ip/design_1_axis_snoop_debug_0_0/design_1_axis_snoop_debug_0_0.xci",
        "inst_hier_path": "axis_snoop_debug_0"
      },
      "axis_uart_0": {
        "vlnv": "fpgasforbeginners:toolbox:axis_uart:1.0",
        "ip_revision": "2",
        "xci_name": "design_1_axis_uart_0_0",
        "xci_path": "ip/design_1_axis_uart_0_0/design_1_axis_uart_0_0.xci",
        "inst_hier_path": "axis_uart_0"
      }
    },
    "interface_nets": {
      "axis_gpio_0_M00_AXIS": {
        "interface_ports": [
          "axis_gpio_0/M00_AXIS",
          "rmii_axis_0/S00_AXIS",
          "axis_snoop_debug_0/S01_AXIS"
        ]
      },
      "axis_snoop_debug_0_M_AXIS": {
        "interface_ports": [
          "axis_snoop_debug_0/M_AXIS",
          "axis_uart_0/s_axis"
        ]
      },
      "rmii_axis_0_M00_AXIS": {
        "interface_ports": [
          "rmii_axis_0/M00_AXIS",
          "axis_gpio_0/S00_AXIS",
          "axis_snoop_debug_0/S00_AXIS"
        ]
      }
    },
    "nets": {
      "ETH_CRSDV_0_1": {
        "ports": [
          "ETH_CRSDV",
          "rmii_axis_0/ETH_CRSDV"
        ]
      },
      "ETH_RXD_0_1": {
        "ports": [
          "ETH_RXD",
          "rmii_axis_0/ETH_RXD"
        ]
      },
      "ETH_RXERR_0_1": {
        "ports": [
          "ETH_RXERR",
          "rmii_axis_0/ETH_RXERR"
        ]
      },
      "SW_0_1": {
        "ports": [
          "SW",
          "axis_gpio_0/SW"
        ]
      },
      "axis_gpio_0_LED": {
        "ports": [
          "axis_gpio_0/LED",
          "LED"
        ]
      },
      "axis_uart_0_UART_TX": {
        "ports": [
          "axis_uart_0/UART_TX",
          "UART_RXD_OUT"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "CLK",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "rmii_axis_0/m00_axis_aclk",
          "rmii_axis_0/s00_axis_aclk",
          "axis_gpio_0/s00_axis_aclk",
          "axis_gpio_0/m00_axis_aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "axis_snoop_debug_0/axis_aclk",
          "axis_uart_0/clk"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "ETH_REFCLK"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "RESET_N",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "rmii_axis_0/s00_axis_aresetn",
          "rmii_axis_0/m00_axis_aresetn",
          "axis_gpio_0/s00_axis_aresetn",
          "axis_gpio_0/m00_axis_aresetn",
          "axis_snoop_debug_0/axis_aresetn",
          "axis_uart_0/rstn"
        ]
      },
      "rmii_axis_0_ETH_TXD": {
        "ports": [
          "rmii_axis_0/ETH_TXD",
          "ETH_TXD"
        ]
      },
      "rmii_axis_0_ETH_TXEN": {
        "ports": [
          "rmii_axis_0/ETH_TXEN",
          "ETH_TXEN"
        ]
      }
    }
  }
}