// Seed: 2708693865
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4[1] = "";
  assign id_4 = id_4;
  wire id_5;
  assign id_2[1] = 1'b0;
  module_0(
      id_1, id_3, id_5
  );
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
