|coco3fpga_dw
CLK50MHZ => CLK50MHZ.IN3
CLK27MHZ => ~NO_FANOUT~
RAM0_DATA[0] <> RAM0_DATA[0]
RAM0_DATA[1] <> RAM0_DATA[1]
RAM0_DATA[2] <> RAM0_DATA[2]
RAM0_DATA[3] <> RAM0_DATA[3]
RAM0_DATA[4] <> RAM0_DATA[4]
RAM0_DATA[5] <> RAM0_DATA[5]
RAM0_DATA[6] <> RAM0_DATA[6]
RAM0_DATA[7] <> RAM0_DATA[7]
RAM0_DATA[8] <> RAM0_DATA[8]
RAM0_DATA[9] <> RAM0_DATA[9]
RAM0_DATA[10] <> RAM0_DATA[10]
RAM0_DATA[11] <> RAM0_DATA[11]
RAM0_DATA[12] <> RAM0_DATA[12]
RAM0_DATA[13] <> RAM0_DATA[13]
RAM0_DATA[14] <> RAM0_DATA[14]
RAM0_DATA[15] <> RAM0_DATA[15]
RAM0_ADDRESS[0] <= RAM0_ADDRESS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[1] <= RAM0_ADDRESS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[2] <= RAM0_ADDRESS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[3] <= RAM0_ADDRESS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[4] <= RAM0_ADDRESS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[5] <= RAM0_ADDRESS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[6] <= RAM0_ADDRESS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[7] <= RAM0_ADDRESS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[8] <= RAM0_ADDRESS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[9] <= RAM0_ADDRESS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[10] <= RAM0_ADDRESS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[11] <= RAM0_ADDRESS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[12] <= RAM0_ADDRESS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[13] <= RAM0_ADDRESS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[14] <= RAM0_ADDRESS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[15] <= RAM0_ADDRESS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[16] <= RAM0_ADDRESS[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[17] <= RAM0_ADDRESS[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[18] <= RAM0_ADDRESS[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_ADDRESS[19] <= RAM0_ADDRESS[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_RW_N <= RAM0_RW_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_CS_N <= <GND>
RAM0_BE0_N <= RAM0_BE0_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_BE1_N <= RAM0_BE1_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM0_OE_N <= <GND>
SDRAM_ADDRESS[0] <= sdramCntl:SDRAM.sAddr
SDRAM_ADDRESS[1] <= sdramCntl:SDRAM.sAddr
SDRAM_ADDRESS[2] <= sdramCntl:SDRAM.sAddr
SDRAM_ADDRESS[3] <= sdramCntl:SDRAM.sAddr
SDRAM_ADDRESS[4] <= sdramCntl:SDRAM.sAddr
SDRAM_ADDRESS[5] <= sdramCntl:SDRAM.sAddr
SDRAM_ADDRESS[6] <= sdramCntl:SDRAM.sAddr
SDRAM_ADDRESS[7] <= sdramCntl:SDRAM.sAddr
SDRAM_ADDRESS[8] <= sdramCntl:SDRAM.sAddr
SDRAM_ADDRESS[9] <= sdramCntl:SDRAM.sAddr
SDRAM_ADDRESS[10] <= sdramCntl:SDRAM.sAddr
SDRAM_ADDRESS[11] <= sdramCntl:SDRAM.sAddr
SDRAM_ADDRESS[12] <= sdramCntl:SDRAM.sAddr
SDRAM_BANK[0] <= sdramCntl:SDRAM.ba
SDRAM_BANK[1] <= sdramCntl:SDRAM.ba
SDRAM_DATA[0] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[0] <> SDRAM_DATA[0]
SDRAM_DATA[1] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[1] <> SDRAM_DATA[1]
SDRAM_DATA[2] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[2] <> SDRAM_DATA[2]
SDRAM_DATA[3] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[3] <> SDRAM_DATA[3]
SDRAM_DATA[4] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[4] <> SDRAM_DATA[4]
SDRAM_DATA[5] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[5] <> SDRAM_DATA[5]
SDRAM_DATA[6] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[6] <> SDRAM_DATA[6]
SDRAM_DATA[7] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[7] <> SDRAM_DATA[7]
SDRAM_DATA[8] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[8] <> SDRAM_DATA[8]
SDRAM_DATA[9] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[9] <> SDRAM_DATA[9]
SDRAM_DATA[10] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[10] <> SDRAM_DATA[10]
SDRAM_DATA[11] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[11] <> SDRAM_DATA[11]
SDRAM_DATA[12] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[12] <> SDRAM_DATA[12]
SDRAM_DATA[13] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[13] <> SDRAM_DATA[13]
SDRAM_DATA[14] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[14] <> SDRAM_DATA[14]
SDRAM_DATA[15] <> sdramCntl:SDRAM.sDIn
SDRAM_DATA[15] <> SDRAM_DATA[15]
SDRAM_DATA[16] <> SDRAM_DATA[16]
SDRAM_DATA[16] <> SDRAM_DATA[16]
SDRAM_DATA[17] <> SDRAM_DATA[17]
SDRAM_DATA[17] <> SDRAM_DATA[17]
SDRAM_DATA[18] <> SDRAM_DATA[18]
SDRAM_DATA[18] <> SDRAM_DATA[18]
SDRAM_DATA[19] <> SDRAM_DATA[19]
SDRAM_DATA[19] <> SDRAM_DATA[19]
SDRAM_DATA[20] <> SDRAM_DATA[20]
SDRAM_DATA[20] <> SDRAM_DATA[20]
SDRAM_DATA[21] <> SDRAM_DATA[21]
SDRAM_DATA[21] <> SDRAM_DATA[21]
SDRAM_DATA[22] <> SDRAM_DATA[22]
SDRAM_DATA[22] <> SDRAM_DATA[22]
SDRAM_DATA[23] <> SDRAM_DATA[23]
SDRAM_DATA[23] <> SDRAM_DATA[23]
SDRAM_DATA[24] <> SDRAM_DATA[24]
SDRAM_DATA[24] <> SDRAM_DATA[24]
SDRAM_DATA[25] <> SDRAM_DATA[25]
SDRAM_DATA[25] <> SDRAM_DATA[25]
SDRAM_DATA[26] <> SDRAM_DATA[26]
SDRAM_DATA[26] <> SDRAM_DATA[26]
SDRAM_DATA[27] <> SDRAM_DATA[27]
SDRAM_DATA[27] <> SDRAM_DATA[27]
SDRAM_DATA[28] <> SDRAM_DATA[28]
SDRAM_DATA[28] <> SDRAM_DATA[28]
SDRAM_DATA[29] <> SDRAM_DATA[29]
SDRAM_DATA[29] <> SDRAM_DATA[29]
SDRAM_DATA[30] <> SDRAM_DATA[30]
SDRAM_DATA[30] <> SDRAM_DATA[30]
SDRAM_DATA[31] <> SDRAM_DATA[31]
SDRAM_DATA[31] <> SDRAM_DATA[31]
SDRAM_LDQM <= sdramCntl:SDRAM.dqml
SDRAM_UDQM <= sdramCntl:SDRAM.dqmh
SDRAM_DQM[2] <= <VCC>
SDRAM_DQM[3] <= <VCC>
SDRAM_RAS_N <= sdramCntl:SDRAM.ras_n
SDRAM_CAS_N <= sdramCntl:SDRAM.cas_n
SDRAM_CKE <= sdramCntl:SDRAM.cke
SDRAM_CLK <= CLK50MHZ.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CS_N <= sdramCntl:SDRAM.ce_n
SDRAM_RW_N <= sdramCntl:SDRAM.we_n
RED7 <= RED7~reg0.DB_MAX_OUTPUT_PORT_TYPE
GREEN7 <= GREEN7~reg0.DB_MAX_OUTPUT_PORT_TYPE
BLUE7 <= BLUE7~reg0.DB_MAX_OUTPUT_PORT_TYPE
RED6 <= RED6~reg0.DB_MAX_OUTPUT_PORT_TYPE
GREEN6 <= GREEN6~reg0.DB_MAX_OUTPUT_PORT_TYPE
BLUE6 <= BLUE6~reg0.DB_MAX_OUTPUT_PORT_TYPE
RED5 <= RED5~reg0.DB_MAX_OUTPUT_PORT_TYPE
GREEN5 <= GREEN5~reg0.DB_MAX_OUTPUT_PORT_TYPE
BLUE5 <= BLUE5~reg0.DB_MAX_OUTPUT_PORT_TYPE
RED4 <= RED4~reg0.DB_MAX_OUTPUT_PORT_TYPE
GREEN4 <= GREEN4~reg0.DB_MAX_OUTPUT_PORT_TYPE
BLUE4 <= BLUE4~reg0.DB_MAX_OUTPUT_PORT_TYPE
RED3 <= RED3~reg0.DB_MAX_OUTPUT_PORT_TYPE
GREEN3 <= GREEN3~reg0.DB_MAX_OUTPUT_PORT_TYPE
BLUE3 <= BLUE3~reg0.DB_MAX_OUTPUT_PORT_TYPE
RED2 <= RED2~reg0.DB_MAX_OUTPUT_PORT_TYPE
GREEN2 <= GREEN2~reg0.DB_MAX_OUTPUT_PORT_TYPE
BLUE2 <= BLUE2~reg0.DB_MAX_OUTPUT_PORT_TYPE
RED1 <= RED1~reg0.DB_MAX_OUTPUT_PORT_TYPE
GREEN1 <= GREEN1~reg0.DB_MAX_OUTPUT_PORT_TYPE
BLUE1 <= BLUE1~reg0.DB_MAX_OUTPUT_PORT_TYPE
RED0 <= RED0~reg0.DB_MAX_OUTPUT_PORT_TYPE
GREEN0 <= GREEN0~reg0.DB_MAX_OUTPUT_PORT_TYPE
BLUE0 <= BLUE0~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_SYNC <= H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_SYNC <= V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= VGA_SYNC_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= VGA_BLANK_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= MCLOCK[0].DB_MAX_OUTPUT_PORT_TYPE
ps2_clk => ps2_clk.IN1
ps2_data => ps2_data.IN1
DE1TXD <= DE1TXD.DB_MAX_OUTPUT_PORT_TYPE
DE1RXD => UART51_RXD.DATAA
DE1RXD => UART50_RXD.DATAB
OPTTXD <= OPTTXD.DB_MAX_OUTPUT_PORT_TYPE
OPTRXD => UART51_RXD.DATAB
OPTRXD => UART50_RXD.DATAA
I2C_SCL <= I2C_SCL.DB_MAX_OUTPUT_PORT_TYPE
I2C_DAT <> I2C:GLB_I2C.I2C_DAT
I2C_DAT <> I2C_DAT
AUD_XCK <= MCLOCK[0].DB_MAX_OUTPUT_PORT_TYPE
AUD_BCLK => DACLRCLK.CLK
AUD_BCLK => AUD_DACDAT~reg0.CLK
AUD_BCLK => DAC_STATE~41.DATAIN
AUD_DACDAT <= AUD_DACDAT~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACLRCK => DACLRCLK.DATAIN
AUD_DACLRCK => RIGHT[0].CLK
AUD_DACLRCK => RIGHT[1].CLK
AUD_DACLRCK => RIGHT[2].CLK
AUD_DACLRCK => RIGHT[3].CLK
AUD_DACLRCK => RIGHT[4].CLK
AUD_DACLRCK => RIGHT[5].CLK
AUD_DACLRCK => RIGHT[6].CLK
AUD_DACLRCK => RIGHT[7].CLK
AUD_DACLRCK => RIGHT[8].CLK
AUD_DACLRCK => RIGHT[9].CLK
AUD_DACLRCK => RIGHT[10].CLK
AUD_DACLRCK => RIGHT[11].CLK
AUD_DACLRCK => RIGHT[12].CLK
AUD_DACLRCK => RIGHT[13].CLK
AUD_DACLRCK => RIGHT[14].CLK
AUD_DACLRCK => RIGHT[15].CLK
AUD_DACLRCK => RIGHT[16].CLK
AUD_DACLRCK => RIGHT[17].CLK
AUD_DACLRCK => RIGHT[18].CLK
AUD_DACLRCK => LEFT[0].CLK
AUD_DACLRCK => LEFT[1].CLK
AUD_DACLRCK => LEFT[2].CLK
AUD_DACLRCK => LEFT[3].CLK
AUD_DACLRCK => LEFT[4].CLK
AUD_DACLRCK => LEFT[5].CLK
AUD_DACLRCK => LEFT[6].CLK
AUD_DACLRCK => LEFT[7].CLK
AUD_DACLRCK => LEFT[8].CLK
AUD_DACLRCK => LEFT[9].CLK
AUD_DACLRCK => LEFT[10].CLK
AUD_DACLRCK => LEFT[11].CLK
AUD_DACLRCK => LEFT[12].CLK
AUD_DACLRCK => LEFT[13].CLK
AUD_DACLRCK => LEFT[14].CLK
AUD_DACLRCK => LEFT[15].CLK
AUD_DACLRCK => LEFT[16].CLK
AUD_DACLRCK => LEFT[17].CLK
AUD_DACLRCK => LEFT[18].CLK
AUD_DACLRCK => RIGHT_BUF[0].CLK
AUD_DACLRCK => RIGHT_BUF[1].CLK
AUD_DACLRCK => RIGHT_BUF[2].CLK
AUD_DACLRCK => RIGHT_BUF[3].CLK
AUD_DACLRCK => RIGHT_BUF[4].CLK
AUD_DACLRCK => RIGHT_BUF[5].CLK
AUD_DACLRCK => RIGHT_BUF[6].CLK
AUD_DACLRCK => RIGHT_BUF[7].CLK
AUD_DACLRCK => RIGHT_BUF[8].CLK
AUD_DACLRCK => RIGHT_BUF[9].CLK
AUD_DACLRCK => RIGHT_BUF[10].CLK
AUD_DACLRCK => RIGHT_BUF[11].CLK
AUD_DACLRCK => RIGHT_BUF[12].CLK
AUD_DACLRCK => RIGHT_BUF[13].CLK
AUD_DACLRCK => RIGHT_BUF[14].CLK
AUD_DACLRCK => RIGHT_BUF[15].CLK
AUD_DACLRCK => RIGHT_BUF[16].CLK
AUD_DACLRCK => RIGHT_BUF[17].CLK
AUD_DACLRCK => RIGHT_BUF[18].CLK
AUD_DACLRCK => LEFT_BUF[0].CLK
AUD_DACLRCK => LEFT_BUF[1].CLK
AUD_DACLRCK => LEFT_BUF[2].CLK
AUD_DACLRCK => LEFT_BUF[3].CLK
AUD_DACLRCK => LEFT_BUF[4].CLK
AUD_DACLRCK => LEFT_BUF[5].CLK
AUD_DACLRCK => LEFT_BUF[6].CLK
AUD_DACLRCK => LEFT_BUF[7].CLK
AUD_DACLRCK => LEFT_BUF[8].CLK
AUD_DACLRCK => LEFT_BUF[9].CLK
AUD_DACLRCK => LEFT_BUF[10].CLK
AUD_DACLRCK => LEFT_BUF[11].CLK
AUD_DACLRCK => LEFT_BUF[12].CLK
AUD_DACLRCK => LEFT_BUF[13].CLK
AUD_DACLRCK => LEFT_BUF[14].CLK
AUD_DACLRCK => LEFT_BUF[15].CLK
AUD_DACLRCK => LEFT_BUF[16].CLK
AUD_DACLRCK => LEFT_BUF[17].CLK
AUD_DACLRCK => LEFT_BUF[18].CLK
AUD_DACLRCK => RIGHT_BUF2[0].CLK
AUD_DACLRCK => RIGHT_BUF2[1].CLK
AUD_DACLRCK => RIGHT_BUF2[2].CLK
AUD_DACLRCK => RIGHT_BUF2[3].CLK
AUD_DACLRCK => RIGHT_BUF2[4].CLK
AUD_DACLRCK => RIGHT_BUF2[5].CLK
AUD_DACLRCK => RIGHT_BUF2[6].CLK
AUD_DACLRCK => RIGHT_BUF2[7].CLK
AUD_DACLRCK => RIGHT_BUF2[8].CLK
AUD_DACLRCK => RIGHT_BUF2[9].CLK
AUD_DACLRCK => RIGHT_BUF2[10].CLK
AUD_DACLRCK => RIGHT_BUF2[11].CLK
AUD_DACLRCK => RIGHT_BUF2[12].CLK
AUD_DACLRCK => RIGHT_BUF2[13].CLK
AUD_DACLRCK => RIGHT_BUF2[14].CLK
AUD_DACLRCK => RIGHT_BUF2[15].CLK
AUD_DACLRCK => RIGHT_BUF2[16].CLK
AUD_DACLRCK => RIGHT_BUF2[17].CLK
AUD_DACLRCK => RIGHT_BUF2[18].CLK
AUD_DACLRCK => LEFT_BUF2[0].CLK
AUD_DACLRCK => LEFT_BUF2[1].CLK
AUD_DACLRCK => LEFT_BUF2[2].CLK
AUD_DACLRCK => LEFT_BUF2[3].CLK
AUD_DACLRCK => LEFT_BUF2[4].CLK
AUD_DACLRCK => LEFT_BUF2[5].CLK
AUD_DACLRCK => LEFT_BUF2[6].CLK
AUD_DACLRCK => LEFT_BUF2[7].CLK
AUD_DACLRCK => LEFT_BUF2[8].CLK
AUD_DACLRCK => LEFT_BUF2[9].CLK
AUD_DACLRCK => LEFT_BUF2[10].CLK
AUD_DACLRCK => LEFT_BUF2[11].CLK
AUD_DACLRCK => LEFT_BUF2[12].CLK
AUD_DACLRCK => LEFT_BUF2[13].CLK
AUD_DACLRCK => LEFT_BUF2[14].CLK
AUD_DACLRCK => LEFT_BUF2[15].CLK
AUD_DACLRCK => LEFT_BUF2[16].CLK
AUD_DACLRCK => LEFT_BUF2[17].CLK
AUD_DACLRCK => LEFT_BUF2[18].CLK
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK => ~NO_FANOUT~
SEGMENT0_N[0] <= <VCC>
SEGMENT0_N[1] <= <VCC>
SEGMENT0_N[2] <= <GND>
SEGMENT0_N[3] <= <GND>
SEGMENT0_N[4] <= <GND>
SEGMENT0_N[5] <= <VCC>
SEGMENT0_N[6] <= <GND>
SEGMENT1_N[0] <= <GND>
SEGMENT1_N[1] <= <VCC>
SEGMENT1_N[2] <= <VCC>
SEGMENT1_N[3] <= <GND>
SEGMENT1_N[4] <= <GND>
SEGMENT1_N[5] <= <GND>
SEGMENT1_N[6] <= <VCC>
SEGMENT2_N[0] <= <VCC>
SEGMENT2_N[1] <= <VCC>
SEGMENT2_N[2] <= <GND>
SEGMENT2_N[3] <= <GND>
SEGMENT2_N[4] <= <GND>
SEGMENT2_N[5] <= <VCC>
SEGMENT2_N[6] <= <GND>
SEGMENT3_N[0] <= <GND>
SEGMENT3_N[1] <= <VCC>
SEGMENT3_N[2] <= <VCC>
SEGMENT3_N[3] <= <GND>
SEGMENT3_N[4] <= <GND>
SEGMENT3_N[5] <= <GND>
SEGMENT3_N[6] <= <VCC>
SEGMENT4_N[0] <= Counter_Display:DC.Digit1
SEGMENT4_N[1] <= Counter_Display:DC.Digit1
SEGMENT4_N[2] <= Counter_Display:DC.Digit1
SEGMENT4_N[3] <= Counter_Display:DC.Digit1
SEGMENT4_N[4] <= Counter_Display:DC.Digit1
SEGMENT4_N[5] <= Counter_Display:DC.Digit1
SEGMENT4_N[6] <= Counter_Display:DC.Digit1
SEGMENT5_N[0] <= Counter_Display:DC.Digit2
SEGMENT5_N[1] <= Counter_Display:DC.Digit2
SEGMENT5_N[2] <= Counter_Display:DC.Digit2
SEGMENT5_N[3] <= Counter_Display:DC.Digit2
SEGMENT5_N[4] <= Counter_Display:DC.Digit2
SEGMENT5_N[5] <= Counter_Display:DC.Digit2
SEGMENT5_N[6] <= Counter_Display:DC.Digit2
SEGMENT6_N[0] <= Counter_Display:DC.Digit3
SEGMENT6_N[1] <= Counter_Display:DC.Digit3
SEGMENT6_N[2] <= Counter_Display:DC.Digit3
SEGMENT6_N[3] <= Counter_Display:DC.Digit3
SEGMENT6_N[4] <= Counter_Display:DC.Digit3
SEGMENT6_N[5] <= Counter_Display:DC.Digit3
SEGMENT6_N[6] <= Counter_Display:DC.Digit3
SEGMENT7_N[0] <= Counter_Display:DC.Digit4
SEGMENT7_N[1] <= Counter_Display:DC.Digit4
SEGMENT7_N[2] <= Counter_Display:DC.Digit4
SEGMENT7_N[3] <= Counter_Display:DC.Digit4
SEGMENT7_N[4] <= Counter_Display:DC.Digit4
SEGMENT7_N[5] <= Counter_Display:DC.Digit4
SEGMENT7_N[6] <= Counter_Display:DC.Digit4
LEDG[0] <= LEDG.DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= FLASH_CE_S.DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= WF_RDFIFO_RDREQ.DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= SDCard:SPI_09.act_led_n_o
LEDG[7] <= LEDG.DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= <GND>
LEDR[0] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= SD_WP_N.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= SWITCH[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= RESET_N.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= COCOKEY:coco_keyboard.KEY
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
PADDLE_MCLK <= MCLOCK[6].DB_MAX_OUTPUT_PORT_TYPE
PADDLE_CLK[0] => PADDLE_LATCH_0[0].CLK
PADDLE_CLK[0] => PADDLE_LATCH_0[1].CLK
PADDLE_CLK[0] => PADDLE_LATCH_0[2].CLK
PADDLE_CLK[0] => PADDLE_LATCH_0[3].CLK
PADDLE_CLK[0] => PADDLE_LATCH_0[4].CLK
PADDLE_CLK[0] => PADDLE_LATCH_0[5].CLK
PADDLE_CLK[0] => PADDLE_LATCH_0[6].CLK
PADDLE_CLK[0] => PADDLE_LATCH_0[7].CLK
PADDLE_CLK[0] => PADDLE_LATCH_0[8].CLK
PADDLE_CLK[0] => PADDLE_LATCH_0[9].CLK
PADDLE_CLK[0] => PADDLE_LATCH_0[10].CLK
PADDLE_CLK[0] => PADDLE_LATCH_0[11].CLK
PADDLE_CLK[0] => JOY1_COUNT[0].CLK
PADDLE_CLK[0] => JOY1_COUNT[1].CLK
PADDLE_CLK[0] => JOY1_COUNT[2].CLK
PADDLE_CLK[0] => JOY1_COUNT[3].CLK
PADDLE_CLK[0] => JOY1_COUNT[4].CLK
PADDLE_CLK[0] => JOY1_COUNT[5].CLK
PADDLE_CLK[0] => PADDLE_VAL_0[0].CLK
PADDLE_CLK[0] => PADDLE_VAL_0[1].CLK
PADDLE_CLK[0] => PADDLE_VAL_0[2].CLK
PADDLE_CLK[0] => PADDLE_VAL_0[3].CLK
PADDLE_CLK[0] => PADDLE_VAL_0[4].CLK
PADDLE_CLK[0] => PADDLE_VAL_0[5].CLK
PADDLE_CLK[0] => PADDLE_VAL_0[6].CLK
PADDLE_CLK[0] => PADDLE_VAL_0[7].CLK
PADDLE_CLK[0] => PADDLE_VAL_0[8].CLK
PADDLE_CLK[0] => PADDLE_VAL_0[9].CLK
PADDLE_CLK[0] => PADDLE_VAL_0[10].CLK
PADDLE_CLK[0] => PADDLE_VAL_0[11].CLK
PADDLE_CLK[0] => PADDLE_ZERO_0[0].CLK
PADDLE_CLK[0] => PADDLE_ZERO_0[1].CLK
PADDLE_CLK[0] => PADDLE_ZERO_0[2].CLK
PADDLE_CLK[0] => PADDLE_ZERO_0[3].CLK
PADDLE_CLK[0] => PADDLE_ZERO_0[4].CLK
PADDLE_CLK[0] => PADDLE_ZERO_0[5].CLK
PADDLE_CLK[0] => PADDLE_ZERO_0[6].CLK
PADDLE_CLK[0] => PADDLE_ZERO_0[7].CLK
PADDLE_CLK[0] => PADDLE_ZERO_0[8].CLK
PADDLE_CLK[0] => PADDLE_ZERO_0[9].CLK
PADDLE_CLK[0] => PADDLE_STATE_0~5.DATAIN
PADDLE_CLK[1] => PADDLE_LATCH_1[0].CLK
PADDLE_CLK[1] => PADDLE_LATCH_1[1].CLK
PADDLE_CLK[1] => PADDLE_LATCH_1[2].CLK
PADDLE_CLK[1] => PADDLE_LATCH_1[3].CLK
PADDLE_CLK[1] => PADDLE_LATCH_1[4].CLK
PADDLE_CLK[1] => PADDLE_LATCH_1[5].CLK
PADDLE_CLK[1] => PADDLE_LATCH_1[6].CLK
PADDLE_CLK[1] => PADDLE_LATCH_1[7].CLK
PADDLE_CLK[1] => PADDLE_LATCH_1[8].CLK
PADDLE_CLK[1] => PADDLE_LATCH_1[9].CLK
PADDLE_CLK[1] => PADDLE_LATCH_1[10].CLK
PADDLE_CLK[1] => PADDLE_LATCH_1[11].CLK
PADDLE_CLK[1] => JOY2_COUNT[0].CLK
PADDLE_CLK[1] => JOY2_COUNT[1].CLK
PADDLE_CLK[1] => JOY2_COUNT[2].CLK
PADDLE_CLK[1] => JOY2_COUNT[3].CLK
PADDLE_CLK[1] => JOY2_COUNT[4].CLK
PADDLE_CLK[1] => JOY2_COUNT[5].CLK
PADDLE_CLK[1] => PADDLE_VAL_1[0].CLK
PADDLE_CLK[1] => PADDLE_VAL_1[1].CLK
PADDLE_CLK[1] => PADDLE_VAL_1[2].CLK
PADDLE_CLK[1] => PADDLE_VAL_1[3].CLK
PADDLE_CLK[1] => PADDLE_VAL_1[4].CLK
PADDLE_CLK[1] => PADDLE_VAL_1[5].CLK
PADDLE_CLK[1] => PADDLE_VAL_1[6].CLK
PADDLE_CLK[1] => PADDLE_VAL_1[7].CLK
PADDLE_CLK[1] => PADDLE_VAL_1[8].CLK
PADDLE_CLK[1] => PADDLE_VAL_1[9].CLK
PADDLE_CLK[1] => PADDLE_VAL_1[10].CLK
PADDLE_CLK[1] => PADDLE_VAL_1[11].CLK
PADDLE_CLK[1] => PADDLE_ZERO_1[0].CLK
PADDLE_CLK[1] => PADDLE_ZERO_1[1].CLK
PADDLE_CLK[1] => PADDLE_ZERO_1[2].CLK
PADDLE_CLK[1] => PADDLE_ZERO_1[3].CLK
PADDLE_CLK[1] => PADDLE_ZERO_1[4].CLK
PADDLE_CLK[1] => PADDLE_ZERO_1[5].CLK
PADDLE_CLK[1] => PADDLE_ZERO_1[6].CLK
PADDLE_CLK[1] => PADDLE_ZERO_1[7].CLK
PADDLE_CLK[1] => PADDLE_ZERO_1[8].CLK
PADDLE_CLK[1] => PADDLE_ZERO_1[9].CLK
PADDLE_CLK[1] => PADDLE_STATE_1~5.DATAIN
PADDLE_CLK[2] => PADDLE_LATCH_2[0].CLK
PADDLE_CLK[2] => PADDLE_LATCH_2[1].CLK
PADDLE_CLK[2] => PADDLE_LATCH_2[2].CLK
PADDLE_CLK[2] => PADDLE_LATCH_2[3].CLK
PADDLE_CLK[2] => PADDLE_LATCH_2[4].CLK
PADDLE_CLK[2] => PADDLE_LATCH_2[5].CLK
PADDLE_CLK[2] => PADDLE_LATCH_2[6].CLK
PADDLE_CLK[2] => PADDLE_LATCH_2[7].CLK
PADDLE_CLK[2] => PADDLE_LATCH_2[8].CLK
PADDLE_CLK[2] => PADDLE_LATCH_2[9].CLK
PADDLE_CLK[2] => PADDLE_LATCH_2[10].CLK
PADDLE_CLK[2] => PADDLE_LATCH_2[11].CLK
PADDLE_CLK[2] => JOY3_COUNT[0].CLK
PADDLE_CLK[2] => JOY3_COUNT[1].CLK
PADDLE_CLK[2] => JOY3_COUNT[2].CLK
PADDLE_CLK[2] => JOY3_COUNT[3].CLK
PADDLE_CLK[2] => JOY3_COUNT[4].CLK
PADDLE_CLK[2] => JOY3_COUNT[5].CLK
PADDLE_CLK[2] => PADDLE_VAL_2[0].CLK
PADDLE_CLK[2] => PADDLE_VAL_2[1].CLK
PADDLE_CLK[2] => PADDLE_VAL_2[2].CLK
PADDLE_CLK[2] => PADDLE_VAL_2[3].CLK
PADDLE_CLK[2] => PADDLE_VAL_2[4].CLK
PADDLE_CLK[2] => PADDLE_VAL_2[5].CLK
PADDLE_CLK[2] => PADDLE_VAL_2[6].CLK
PADDLE_CLK[2] => PADDLE_VAL_2[7].CLK
PADDLE_CLK[2] => PADDLE_VAL_2[8].CLK
PADDLE_CLK[2] => PADDLE_VAL_2[9].CLK
PADDLE_CLK[2] => PADDLE_VAL_2[10].CLK
PADDLE_CLK[2] => PADDLE_VAL_2[11].CLK
PADDLE_CLK[2] => PADDLE_ZERO_2[0].CLK
PADDLE_CLK[2] => PADDLE_ZERO_2[1].CLK
PADDLE_CLK[2] => PADDLE_ZERO_2[2].CLK
PADDLE_CLK[2] => PADDLE_ZERO_2[3].CLK
PADDLE_CLK[2] => PADDLE_ZERO_2[4].CLK
PADDLE_CLK[2] => PADDLE_ZERO_2[5].CLK
PADDLE_CLK[2] => PADDLE_ZERO_2[6].CLK
PADDLE_CLK[2] => PADDLE_ZERO_2[7].CLK
PADDLE_CLK[2] => PADDLE_ZERO_2[8].CLK
PADDLE_CLK[2] => PADDLE_ZERO_2[9].CLK
PADDLE_CLK[2] => PADDLE_STATE_2~5.DATAIN
PADDLE_CLK[3] => PADDLE_LATCH_3[0].CLK
PADDLE_CLK[3] => PADDLE_LATCH_3[1].CLK
PADDLE_CLK[3] => PADDLE_LATCH_3[2].CLK
PADDLE_CLK[3] => PADDLE_LATCH_3[3].CLK
PADDLE_CLK[3] => PADDLE_LATCH_3[4].CLK
PADDLE_CLK[3] => PADDLE_LATCH_3[5].CLK
PADDLE_CLK[3] => PADDLE_LATCH_3[6].CLK
PADDLE_CLK[3] => PADDLE_LATCH_3[7].CLK
PADDLE_CLK[3] => PADDLE_LATCH_3[8].CLK
PADDLE_CLK[3] => PADDLE_LATCH_3[9].CLK
PADDLE_CLK[3] => PADDLE_LATCH_3[10].CLK
PADDLE_CLK[3] => PADDLE_LATCH_3[11].CLK
PADDLE_CLK[3] => JOY4_COUNT[0].CLK
PADDLE_CLK[3] => JOY4_COUNT[1].CLK
PADDLE_CLK[3] => JOY4_COUNT[2].CLK
PADDLE_CLK[3] => JOY4_COUNT[3].CLK
PADDLE_CLK[3] => JOY4_COUNT[4].CLK
PADDLE_CLK[3] => JOY4_COUNT[5].CLK
PADDLE_CLK[3] => PADDLE_VAL_3[0].CLK
PADDLE_CLK[3] => PADDLE_VAL_3[1].CLK
PADDLE_CLK[3] => PADDLE_VAL_3[2].CLK
PADDLE_CLK[3] => PADDLE_VAL_3[3].CLK
PADDLE_CLK[3] => PADDLE_VAL_3[4].CLK
PADDLE_CLK[3] => PADDLE_VAL_3[5].CLK
PADDLE_CLK[3] => PADDLE_VAL_3[6].CLK
PADDLE_CLK[3] => PADDLE_VAL_3[7].CLK
PADDLE_CLK[3] => PADDLE_VAL_3[8].CLK
PADDLE_CLK[3] => PADDLE_VAL_3[9].CLK
PADDLE_CLK[3] => PADDLE_VAL_3[10].CLK
PADDLE_CLK[3] => PADDLE_VAL_3[11].CLK
PADDLE_CLK[3] => PADDLE_ZERO_3[0].CLK
PADDLE_CLK[3] => PADDLE_ZERO_3[1].CLK
PADDLE_CLK[3] => PADDLE_ZERO_3[2].CLK
PADDLE_CLK[3] => PADDLE_ZERO_3[3].CLK
PADDLE_CLK[3] => PADDLE_ZERO_3[4].CLK
PADDLE_CLK[3] => PADDLE_ZERO_3[5].CLK
PADDLE_CLK[3] => PADDLE_ZERO_3[6].CLK
PADDLE_CLK[3] => PADDLE_ZERO_3[7].CLK
PADDLE_CLK[3] => PADDLE_ZERO_3[8].CLK
PADDLE_CLK[3] => PADDLE_ZERO_3[9].CLK
PADDLE_CLK[3] => PADDLE_STATE_3~5.DATAIN
P_SWITCH[0] => KEYBOARD_IN.IN1
P_SWITCH[1] => KEYBOARD_IN.IN1
P_SWITCH[2] => KEYBOARD_IN.IN1
P_SWITCH[3] => KEYBOARD_IN.IN1
MOSI <= SDCard:SPI_09.mosi_o
MISO => MISO.IN1
SPI_CLK <= SDCard:SPI_09.sclk_o
SPI_SS_N <= SDCard:SPI_09.spi_ss_n_o
SD_WP_N => SD_WP_N.IN1
WF_RXD => WF_RXD.IN1
WF_TXD <= glb6850:COM2.TXDATA
RST <= RESET_N.DB_MAX_OUTPUT_PORT_TYPE
CK_CLK <> I2C:GLB_RTC.I2C_CLK
CK_CLK <> CK_CLK
CK_DAT <> I2C:GLB_RTC.I2C_DAT
CK_DAT <> CK_DAT
SWITCH[0] => SWITCH_L[1].DATAIN
SWITCH[1] => MPI_CTS[0].ADATA
SWITCH[1] => MPI_SCS[0].ADATA
SWITCH[2] => MPI_CTS[1].ADATA
SWITCH[2] => MPI_SCS[1].ADATA
SWITCH[3] => always61.IN1
SWITCH[3] => comb.IN1
SWITCH[4] => CART_INT_IN_N.IN1
SWITCH[5] => SWITCH[5].IN1
SWITCH[6] => LEDR[5].DATAIN
SWITCH[6] => _.IN1
SWITCH[7] => Equal184.IN1
SWITCH[7] => Equal185.IN0
SWITCH[7] => Equal188.IN1
SWITCH[8] => Equal184.IN0
SWITCH[8] => Equal185.IN1
SWITCH[8] => Equal188.IN0
SWITCH[9] => UART51_RXD.OUTPUTSELECT
SWITCH[9] => DE1TXD.OUTPUTSELECT
SWITCH[9] => OPTTXD.OUTPUTSELECT
SWITCH[9] => UART50_RXD.OUTPUTSELECT
BUTTON_N[0] => KEYBOARD_IN.IN1
BUTTON_N[1] => ~NO_FANOUT~
BUTTON_N[2] => ~NO_FANOUT~
BUTTON_N[3] => RESET_P.IN1
GPIO[0] <> GPIO[0]
GPIO[1] <> GPIO[1]
GPIO[2] <> GPIO[2]
GPIO[3] <> GPIO[3]
GPIO[4] <> GPIO[4]
GPIO[5] <> GPIO[5]
GPIO[6] <> GPIO[6]
GPIO[7] <> GPIO[7]


|coco3fpga_dw|Counter_Display:DC
clk => b1.CLK
clk => b2.CLK
clk => b3.CLK
clk => b4.CLK
clk => timer_run.CLK
clk => event[0].CLK
clk => event[1].CLK
clk => event[2].CLK
clk => event[3].CLK
clk => event[4].CLK
clk => event[5].CLK
clk => event[6].CLK
clk => event[7].CLK
clk => event[8].CLK
clk => event[9].CLK
clk => event[10].CLK
clk => event[11].CLK
clk => event[12].CLK
clk => event[13].CLK
clk => event[14].CLK
clk => event[15].CLK
clk => time_out[0].CLK
clk => time_out[1].CLK
clk => time_out[2].CLK
clk => time_out[3].CLK
clk => time_out[4].CLK
clk => time_out[5].CLK
clk => time_out[6].CLK
clk => time_out[7].CLK
clk => time_out[8].CLK
clk => time_out[9].CLK
clk => time_out[10].CLK
clk => time_out[11].CLK
clk => time_out[12].CLK
clk => time_out[13].CLK
clk => time_out[14].CLK
clk => time_out[15].CLK
clk => time_out[16].CLK
clk => time_out[17].CLK
clk => time_out[18].CLK
clk => time_out[19].CLK
clk => time_out[20].CLK
clk => time_out[21].CLK
clk => time_out[22].CLK
clk => time_out[23].CLK
clk => time_out[24].CLK
clk => time_out[25].CLK
clk => time_out[26].CLK
clk => time_out[27].CLK
clk => D2.CLK
clk => D1.CLK
n_reset => b1.PRESET
n_reset => b2.PRESET
n_reset => b3.PRESET
n_reset => b4.PRESET
n_reset => timer_run.ACLR
n_reset => event[0].ACLR
n_reset => event[1].ACLR
n_reset => event[2].ACLR
n_reset => event[3].ACLR
n_reset => event[4].ACLR
n_reset => event[5].ACLR
n_reset => event[6].ACLR
n_reset => event[7].ACLR
n_reset => event[8].ACLR
n_reset => event[9].ACLR
n_reset => event[10].ACLR
n_reset => event[11].ACLR
n_reset => event[12].ACLR
n_reset => event[13].ACLR
n_reset => event[14].ACLR
n_reset => event[15].ACLR
n_reset => time_out[0].ACLR
n_reset => time_out[1].ACLR
n_reset => time_out[2].ACLR
n_reset => time_out[3].ACLR
n_reset => time_out[4].ACLR
n_reset => time_out[5].ACLR
n_reset => time_out[6].ACLR
n_reset => time_out[7].ACLR
n_reset => time_out[8].ACLR
n_reset => time_out[9].ACLR
n_reset => time_out[10].ACLR
n_reset => time_out[11].ACLR
n_reset => time_out[12].ACLR
n_reset => time_out[13].ACLR
n_reset => time_out[14].ACLR
n_reset => time_out[15].ACLR
n_reset => time_out[16].ACLR
n_reset => time_out[17].ACLR
n_reset => time_out[18].ACLR
n_reset => time_out[19].ACLR
n_reset => time_out[20].ACLR
n_reset => time_out[21].ACLR
n_reset => time_out[22].ACLR
n_reset => time_out[23].ACLR
n_reset => time_out[24].ACLR
n_reset => time_out[25].ACLR
n_reset => time_out[26].ACLR
n_reset => time_out[27].ACLR
n_reset => D2.ACLR
n_reset => D1.ACLR
counter_item => D1.DATAIN
Digit4[0] <= Digit4.DB_MAX_OUTPUT_PORT_TYPE
Digit4[1] <= Digit4.DB_MAX_OUTPUT_PORT_TYPE
Digit4[2] <= Digit4.DB_MAX_OUTPUT_PORT_TYPE
Digit4[3] <= Digit4.DB_MAX_OUTPUT_PORT_TYPE
Digit4[4] <= Digit4.DB_MAX_OUTPUT_PORT_TYPE
Digit4[5] <= Digit4.DB_MAX_OUTPUT_PORT_TYPE
Digit4[6] <= Digit4.DB_MAX_OUTPUT_PORT_TYPE
Digit3[0] <= Digit3.DB_MAX_OUTPUT_PORT_TYPE
Digit3[1] <= Digit3.DB_MAX_OUTPUT_PORT_TYPE
Digit3[2] <= Digit3.DB_MAX_OUTPUT_PORT_TYPE
Digit3[3] <= Digit3.DB_MAX_OUTPUT_PORT_TYPE
Digit3[4] <= Digit3.DB_MAX_OUTPUT_PORT_TYPE
Digit3[5] <= Digit3.DB_MAX_OUTPUT_PORT_TYPE
Digit3[6] <= Digit3.DB_MAX_OUTPUT_PORT_TYPE
Digit2[0] <= Digit2.DB_MAX_OUTPUT_PORT_TYPE
Digit2[1] <= Digit2.DB_MAX_OUTPUT_PORT_TYPE
Digit2[2] <= Digit2.DB_MAX_OUTPUT_PORT_TYPE
Digit2[3] <= Digit2.DB_MAX_OUTPUT_PORT_TYPE
Digit2[4] <= Digit2.DB_MAX_OUTPUT_PORT_TYPE
Digit2[5] <= Digit2.DB_MAX_OUTPUT_PORT_TYPE
Digit2[6] <= Digit2.DB_MAX_OUTPUT_PORT_TYPE
Digit1[0] <= Digit1.DB_MAX_OUTPUT_PORT_TYPE
Digit1[1] <= Digit1.DB_MAX_OUTPUT_PORT_TYPE
Digit1[2] <= Digit1.DB_MAX_OUTPUT_PORT_TYPE
Digit1[3] <= Digit1.DB_MAX_OUTPUT_PORT_TYPE
Digit1[4] <= Digit1.DB_MAX_OUTPUT_PORT_TYPE
Digit1[5] <= Digit1.DB_MAX_OUTPUT_PORT_TYPE
Digit1[6] <= Digit1.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|COCO_ROM:CC3_ROM
ADDR[0] => Mux0.IN65551
ADDR[0] => Mux1.IN65551
ADDR[0] => Mux2.IN65551
ADDR[0] => Mux3.IN65551
ADDR[0] => Mux4.IN65551
ADDR[0] => Mux5.IN65551
ADDR[0] => Mux6.IN65551
ADDR[0] => Mux7.IN65551
ADDR[1] => Mux0.IN65550
ADDR[1] => Mux1.IN65550
ADDR[1] => Mux2.IN65550
ADDR[1] => Mux3.IN65550
ADDR[1] => Mux4.IN65550
ADDR[1] => Mux5.IN65550
ADDR[1] => Mux6.IN65550
ADDR[1] => Mux7.IN65550
ADDR[2] => Mux0.IN65549
ADDR[2] => Mux1.IN65549
ADDR[2] => Mux2.IN65549
ADDR[2] => Mux3.IN65549
ADDR[2] => Mux4.IN65549
ADDR[2] => Mux5.IN65549
ADDR[2] => Mux6.IN65549
ADDR[2] => Mux7.IN65549
ADDR[3] => Mux0.IN65548
ADDR[3] => Mux1.IN65548
ADDR[3] => Mux2.IN65548
ADDR[3] => Mux3.IN65548
ADDR[3] => Mux4.IN65548
ADDR[3] => Mux5.IN65548
ADDR[3] => Mux6.IN65548
ADDR[3] => Mux7.IN65548
ADDR[4] => Mux0.IN65547
ADDR[4] => Mux1.IN65547
ADDR[4] => Mux2.IN65547
ADDR[4] => Mux3.IN65547
ADDR[4] => Mux4.IN65547
ADDR[4] => Mux5.IN65547
ADDR[4] => Mux6.IN65547
ADDR[4] => Mux7.IN65547
ADDR[5] => Mux0.IN65546
ADDR[5] => Mux1.IN65546
ADDR[5] => Mux2.IN65546
ADDR[5] => Mux3.IN65546
ADDR[5] => Mux4.IN65546
ADDR[5] => Mux5.IN65546
ADDR[5] => Mux6.IN65546
ADDR[5] => Mux7.IN65546
ADDR[6] => Mux0.IN65545
ADDR[6] => Mux1.IN65545
ADDR[6] => Mux2.IN65545
ADDR[6] => Mux3.IN65545
ADDR[6] => Mux4.IN65545
ADDR[6] => Mux5.IN65545
ADDR[6] => Mux6.IN65545
ADDR[6] => Mux7.IN65545
ADDR[7] => Mux0.IN65544
ADDR[7] => Mux1.IN65544
ADDR[7] => Mux2.IN65544
ADDR[7] => Mux3.IN65544
ADDR[7] => Mux4.IN65544
ADDR[7] => Mux5.IN65544
ADDR[7] => Mux6.IN65544
ADDR[7] => Mux7.IN65544
ADDR[8] => Mux0.IN65543
ADDR[8] => Mux1.IN65543
ADDR[8] => Mux2.IN65543
ADDR[8] => Mux3.IN65543
ADDR[8] => Mux4.IN65543
ADDR[8] => Mux5.IN65543
ADDR[8] => Mux6.IN65543
ADDR[8] => Mux7.IN65543
ADDR[9] => Mux0.IN65542
ADDR[9] => Mux1.IN65542
ADDR[9] => Mux2.IN65542
ADDR[9] => Mux3.IN65542
ADDR[9] => Mux4.IN65542
ADDR[9] => Mux5.IN65542
ADDR[9] => Mux6.IN65542
ADDR[9] => Mux7.IN65542
ADDR[10] => Mux0.IN65541
ADDR[10] => Mux1.IN65541
ADDR[10] => Mux2.IN65541
ADDR[10] => Mux3.IN65541
ADDR[10] => Mux4.IN65541
ADDR[10] => Mux5.IN65541
ADDR[10] => Mux6.IN65541
ADDR[10] => Mux7.IN65541
ADDR[11] => Mux0.IN65540
ADDR[11] => Mux1.IN65540
ADDR[11] => Mux2.IN65540
ADDR[11] => Mux3.IN65540
ADDR[11] => Mux4.IN65540
ADDR[11] => Mux5.IN65540
ADDR[11] => Mux6.IN65540
ADDR[11] => Mux7.IN65540
ADDR[12] => Mux0.IN65539
ADDR[12] => Mux1.IN65539
ADDR[12] => Mux2.IN65539
ADDR[12] => Mux3.IN65539
ADDR[12] => Mux4.IN65539
ADDR[12] => Mux5.IN65539
ADDR[12] => Mux6.IN65539
ADDR[12] => Mux7.IN65539
ADDR[13] => Mux0.IN65538
ADDR[13] => Mux1.IN65538
ADDR[13] => Mux2.IN65538
ADDR[13] => Mux3.IN65538
ADDR[13] => Mux4.IN65538
ADDR[13] => Mux5.IN65538
ADDR[13] => Mux6.IN65538
ADDR[13] => Mux7.IN65538
ADDR[14] => Mux0.IN65537
ADDR[14] => Mux1.IN65537
ADDR[14] => Mux2.IN65537
ADDR[14] => Mux3.IN65537
ADDR[14] => Mux4.IN65537
ADDR[14] => Mux5.IN65537
ADDR[14] => Mux6.IN65537
ADDR[14] => Mux7.IN65537
ADDR[15] => Mux0.IN65536
ADDR[15] => Mux1.IN65536
ADDR[15] => Mux2.IN65536
ADDR[15] => Mux3.IN65536
ADDR[15] => Mux4.IN65536
ADDR[15] => Mux5.IN65536
ADDR[15] => Mux6.IN65536
ADDR[15] => Mux7.IN65536
DATA[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|sdramCntl:SDRAM
clk => activeRow_r[0][0].CLK
clk => activeRow_r[0][1].CLK
clk => activeRow_r[0][2].CLK
clk => activeRow_r[0][3].CLK
clk => activeRow_r[0][4].CLK
clk => activeRow_r[0][5].CLK
clk => activeRow_r[0][6].CLK
clk => activeRow_r[0][7].CLK
clk => activeRow_r[0][8].CLK
clk => activeRow_r[0][9].CLK
clk => activeRow_r[0][10].CLK
clk => activeRow_r[0][11].CLK
clk => activeBank_r[0].CLK
clk => activeBank_r[1].CLK
clk => hDOut_r[0].CLK
clk => hDOut_r[1].CLK
clk => hDOut_r[2].CLK
clk => hDOut_r[3].CLK
clk => hDOut_r[4].CLK
clk => hDOut_r[5].CLK
clk => hDOut_r[6].CLK
clk => hDOut_r[7].CLK
clk => hDOut_r[8].CLK
clk => hDOut_r[9].CLK
clk => hDOut_r[10].CLK
clk => hDOut_r[11].CLK
clk => hDOut_r[12].CLK
clk => hDOut_r[13].CLK
clk => hDOut_r[14].CLK
clk => hDOut_r[15].CLK
clk => sDataDir_r.CLK
clk => sData_r[0].CLK
clk => sData_r[1].CLK
clk => sData_r[2].CLK
clk => sData_r[3].CLK
clk => sData_r[4].CLK
clk => sData_r[5].CLK
clk => sData_r[6].CLK
clk => sData_r[7].CLK
clk => sData_r[8].CLK
clk => sData_r[9].CLK
clk => sData_r[10].CLK
clk => sData_r[11].CLK
clk => sData_r[12].CLK
clk => sData_r[13].CLK
clk => sData_r[14].CLK
clk => sData_r[15].CLK
clk => sAddr_r[0].CLK
clk => sAddr_r[1].CLK
clk => sAddr_r[2].CLK
clk => sAddr_r[3].CLK
clk => sAddr_r[4].CLK
clk => sAddr_r[5].CLK
clk => sAddr_r[6].CLK
clk => sAddr_r[7].CLK
clk => sAddr_r[8].CLK
clk => sAddr_r[9].CLK
clk => sAddr_r[10].CLK
clk => sAddr_r[11].CLK
clk => ba_r[0].CLK
clk => ba_r[1].CLK
clk => cmd_r[0].CLK
clk => cmd_r[1].CLK
clk => cmd_r[2].CLK
clk => cmd_r[3].CLK
clk => cmd_r[4].CLK
clk => cmd_r[5].CLK
clk => cke_r.CLK
clk => wrPipeline_r[0].CLK
clk => rdPipeline_r[0].CLK
clk => rdPipeline_r[1].CLK
clk => rdPipeline_r[2].CLK
clk => rdPipeline_r[3].CLK
clk => rdPipeline_r[4].CLK
clk => opBegun_r.CLK
clk => nopCntr_r[0].CLK
clk => nopCntr_r[1].CLK
clk => nopCntr_r[2].CLK
clk => nopCntr_r[3].CLK
clk => nopCntr_r[4].CLK
clk => nopCntr_r[5].CLK
clk => nopCntr_r[6].CLK
clk => nopCntr_r[7].CLK
clk => nopCntr_r[8].CLK
clk => nopCntr_r[9].CLK
clk => nopCntr_r[10].CLK
clk => nopCntr_r[11].CLK
clk => nopCntr_r[12].CLK
clk => wrTimer_r.CLK
clk => rasTimer_r[0].CLK
clk => rasTimer_r[1].CLK
clk => refTimer_r[0].CLK
clk => refTimer_r[1].CLK
clk => refTimer_r[2].CLK
clk => refTimer_r[3].CLK
clk => refTimer_r[4].CLK
clk => refTimer_r[5].CLK
clk => refTimer_r[6].CLK
clk => refTimer_r[7].CLK
clk => refTimer_r[8].CLK
clk => refTimer_r[9].CLK
clk => timer_r[0].CLK
clk => timer_r[1].CLK
clk => timer_r[2].CLK
clk => timer_r[3].CLK
clk => timer_r[4].CLK
clk => timer_r[5].CLK
clk => timer_r[6].CLK
clk => timer_r[7].CLK
clk => timer_r[8].CLK
clk => timer_r[9].CLK
clk => timer_r[10].CLK
clk => timer_r[11].CLK
clk => timer_r[12].CLK
clk => timer_r[13].CLK
clk => rfshCntr_r[0].CLK
clk => rfshCntr_r[1].CLK
clk => rfshCntr_r[2].CLK
clk => rfshCntr_r[3].CLK
clk => rfshCntr_r[4].CLK
clk => rfshCntr_r[5].CLK
clk => rfshCntr_r[6].CLK
clk => rfshCntr_r[7].CLK
clk => rfshCntr_r[8].CLK
clk => rfshCntr_r[9].CLK
clk => rfshCntr_r[10].CLK
clk => rfshCntr_r[11].CLK
clk => rfshCntr_r[12].CLK
clk => activeFlag_r[0].CLK
clk => state_r~1.DATAIN
lock => timer_x.OUTPUTSELECT
lock => timer_x.OUTPUTSELECT
lock => timer_x.OUTPUTSELECT
lock => timer_x.OUTPUTSELECT
lock => timer_x.OUTPUTSELECT
lock => timer_x.OUTPUTSELECT
lock => timer_x.OUTPUTSELECT
lock => timer_x.OUTPUTSELECT
lock => timer_x.OUTPUTSELECT
lock => timer_x.OUTPUTSELECT
lock => timer_x.OUTPUTSELECT
lock => timer_x.OUTPUTSELECT
lock => timer_x.OUTPUTSELECT
lock => timer_x.OUTPUTSELECT
lock => state_x.OUTPUTSELECT
lock => state_x.OUTPUTSELECT
lock => state_x.OUTPUTSELECT
lock => state_x.OUTPUTSELECT
lock => state_x.OUTPUTSELECT
lock => state_x.OUTPUTSELECT
lock => state_x.OUTPUTSELECT
lock => state_x.OUTPUTSELECT
lock => Selector22.IN3
lock => combinatorial.IN1
rst => hDOut_r[0].ACLR
rst => hDOut_r[1].ACLR
rst => hDOut_r[2].ACLR
rst => hDOut_r[3].ACLR
rst => hDOut_r[4].ACLR
rst => hDOut_r[5].ACLR
rst => hDOut_r[6].ACLR
rst => hDOut_r[7].ACLR
rst => hDOut_r[8].ACLR
rst => hDOut_r[9].ACLR
rst => hDOut_r[10].ACLR
rst => hDOut_r[11].ACLR
rst => hDOut_r[12].ACLR
rst => hDOut_r[13].ACLR
rst => hDOut_r[14].ACLR
rst => hDOut_r[15].ACLR
rst => sDataDir_r.ACLR
rst => sData_r[0].ACLR
rst => sData_r[1].ACLR
rst => sData_r[2].ACLR
rst => sData_r[3].ACLR
rst => sData_r[4].ACLR
rst => sData_r[5].ACLR
rst => sData_r[6].ACLR
rst => sData_r[7].ACLR
rst => sData_r[8].ACLR
rst => sData_r[9].ACLR
rst => sData_r[10].ACLR
rst => sData_r[11].ACLR
rst => sData_r[12].ACLR
rst => sData_r[13].ACLR
rst => sData_r[14].ACLR
rst => sData_r[15].ACLR
rst => sAddr_r[0].ACLR
rst => sAddr_r[1].ACLR
rst => sAddr_r[2].ACLR
rst => sAddr_r[3].ACLR
rst => sAddr_r[4].ACLR
rst => sAddr_r[5].ACLR
rst => sAddr_r[6].ACLR
rst => sAddr_r[7].ACLR
rst => sAddr_r[8].ACLR
rst => sAddr_r[9].ACLR
rst => sAddr_r[10].ACLR
rst => sAddr_r[11].ACLR
rst => ba_r[0].ACLR
rst => ba_r[1].ACLR
rst => cmd_r[0].ACLR
rst => cmd_r[1].ACLR
rst => cmd_r[2].PRESET
rst => cmd_r[3].PRESET
rst => cmd_r[4].PRESET
rst => cmd_r[5].ACLR
rst => cke_r.ACLR
rst => wrPipeline_r[0].ACLR
rst => rdPipeline_r[0].ACLR
rst => rdPipeline_r[1].ACLR
rst => rdPipeline_r[2].ACLR
rst => rdPipeline_r[3].ACLR
rst => rdPipeline_r[4].ACLR
rst => opBegun_r.ACLR
rst => nopCntr_r[0].ACLR
rst => nopCntr_r[1].ACLR
rst => nopCntr_r[2].ACLR
rst => nopCntr_r[3].ACLR
rst => nopCntr_r[4].ACLR
rst => nopCntr_r[5].ACLR
rst => nopCntr_r[6].ACLR
rst => nopCntr_r[7].ACLR
rst => nopCntr_r[8].ACLR
rst => nopCntr_r[9].ACLR
rst => nopCntr_r[10].ACLR
rst => nopCntr_r[11].ACLR
rst => nopCntr_r[12].ACLR
rst => wrTimer_r.ACLR
rst => rasTimer_r[0].ACLR
rst => rasTimer_r[1].ACLR
rst => refTimer_r[0].ACLR
rst => refTimer_r[1].PRESET
rst => refTimer_r[2].PRESET
rst => refTimer_r[3].PRESET
rst => refTimer_r[4].ACLR
rst => refTimer_r[5].ACLR
rst => refTimer_r[6].ACLR
rst => refTimer_r[7].ACLR
rst => refTimer_r[8].PRESET
rst => refTimer_r[9].PRESET
rst => timer_r[0].ACLR
rst => timer_r[1].ACLR
rst => timer_r[2].ACLR
rst => timer_r[3].ACLR
rst => timer_r[4].ACLR
rst => timer_r[5].ACLR
rst => timer_r[6].ACLR
rst => timer_r[7].ACLR
rst => timer_r[8].ACLR
rst => timer_r[9].ACLR
rst => timer_r[10].ACLR
rst => timer_r[11].ACLR
rst => timer_r[12].ACLR
rst => timer_r[13].ACLR
rst => rfshCntr_r[0].ACLR
rst => rfshCntr_r[1].ACLR
rst => rfshCntr_r[2].ACLR
rst => rfshCntr_r[3].ACLR
rst => rfshCntr_r[4].ACLR
rst => rfshCntr_r[5].ACLR
rst => rfshCntr_r[6].ACLR
rst => rfshCntr_r[7].ACLR
rst => rfshCntr_r[8].ACLR
rst => rfshCntr_r[9].ACLR
rst => rfshCntr_r[10].ACLR
rst => rfshCntr_r[11].ACLR
rst => rfshCntr_r[12].ACLR
rst => activeFlag_r[0].ACLR
rst => state_r~3.DATAIN
rst => activeBank_r[1].ENA
rst => activeBank_r[0].ENA
rst => activeRow_r[0][11].ENA
rst => activeRow_r[0][10].ENA
rst => activeRow_r[0][9].ENA
rst => activeRow_r[0][8].ENA
rst => activeRow_r[0][7].ENA
rst => activeRow_r[0][6].ENA
rst => activeRow_r[0][5].ENA
rst => activeRow_r[0][4].ENA
rst => activeRow_r[0][3].ENA
rst => activeRow_r[0][2].ENA
rst => activeRow_r[0][1].ENA
rst => activeRow_r[0][0].ENA
rd => combinatorial.IN0
rd => cmd_x.OUTPUTSELECT
rd => cmd_x.OUTPUTSELECT
rd => cmd_x.OUTPUTSELECT
rd => cmd_x.OUTPUTSELECT
rd => sAddr_x.OUTPUTSELECT
rd => timer_x.OUTPUTSELECT
rd => timer_x.OUTPUTSELECT
rd => timer_x.OUTPUTSELECT
rd => timer_x.OUTPUTSELECT
rd => timer_x.OUTPUTSELECT
rd => timer_x.OUTPUTSELECT
rd => timer_x.OUTPUTSELECT
rd => timer_x.OUTPUTSELECT
rd => timer_x.OUTPUTSELECT
rd => timer_x.OUTPUTSELECT
rd => timer_x.OUTPUTSELECT
rd => timer_x.OUTPUTSELECT
rd => timer_x.OUTPUTSELECT
rd => timer_x.OUTPUTSELECT
rd => activeFlag_x.OUTPUTSELECT
rd => state_x.OUTPUTSELECT
rd => state_x.OUTPUTSELECT
rd => state_x.OUTPUTSELECT
rd => state_x.OUTPUTSELECT
rd => state_x.OUTPUTSELECT
rd => state_x.OUTPUTSELECT
rd => state_x.OUTPUTSELECT
rd => state_x.OUTPUTSELECT
rd => status.OUTPUTSELECT
rd => status.OUTPUTSELECT
rd => status.OUTPUTSELECT
rd => rdPipeline_x.OUTPUTSELECT
rd => opBegun_x.OUTPUTSELECT
rd => sDataDir_x.OUTPUTSELECT
rd => wrTimer_x.OUTPUTSELECT
wr => combinatorial.IN1
wr => cmd_x.OUTPUTSELECT
wr => cmd_x.OUTPUTSELECT
wr => cmd_x.OUTPUTSELECT
wr => cmd_x.OUTPUTSELECT
wr => sAddr_x.OUTPUTSELECT
wr => timer_x.OUTPUTSELECT
wr => timer_x.OUTPUTSELECT
wr => timer_x.OUTPUTSELECT
wr => timer_x.OUTPUTSELECT
wr => timer_x.OUTPUTSELECT
wr => timer_x.OUTPUTSELECT
wr => timer_x.OUTPUTSELECT
wr => timer_x.OUTPUTSELECT
wr => timer_x.OUTPUTSELECT
wr => timer_x.OUTPUTSELECT
wr => timer_x.OUTPUTSELECT
wr => timer_x.OUTPUTSELECT
wr => timer_x.OUTPUTSELECT
wr => timer_x.OUTPUTSELECT
wr => activeFlag_x.OUTPUTSELECT
wr => state_x.OUTPUTSELECT
wr => state_x.OUTPUTSELECT
wr => state_x.OUTPUTSELECT
wr => state_x.OUTPUTSELECT
wr => state_x.OUTPUTSELECT
wr => state_x.OUTPUTSELECT
wr => state_x.OUTPUTSELECT
wr => state_x.OUTPUTSELECT
wr => status.OUTPUTSELECT
wr => status.DATAA
wr => opBegun_x.OUTPUTSELECT
wr => wrTimer_x.OUTPUTSELECT
wr => status.DATAA
earlyOpBegun <= opBegun_x.DB_MAX_OUTPUT_PORT_TYPE
opBegun <= opBegun_r.DB_MAX_OUTPUT_PORT_TYPE
rdPending <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
rdDone <= rdPipeline_r[0].DB_MAX_OUTPUT_PORT_TYPE
hAddr[0] => Selector42.IN5
hAddr[0] => sAddr_x[0].DATAB
hAddr[1] => Selector41.IN5
hAddr[1] => sAddr_x[1].DATAB
hAddr[2] => Selector40.IN5
hAddr[2] => sAddr_x[2].DATAB
hAddr[3] => Selector39.IN5
hAddr[3] => sAddr_x[3].DATAB
hAddr[4] => Selector38.IN5
hAddr[4] => sAddr_x[4].DATAB
hAddr[5] => Selector37.IN5
hAddr[5] => sAddr_x[5].DATAB
hAddr[6] => Selector36.IN5
hAddr[6] => sAddr_x[6].DATAB
hAddr[7] => Selector35.IN5
hAddr[7] => sAddr_x[7].DATAB
hAddr[8] => Equal2.IN11
hAddr[8] => Selector42.IN4
hAddr[8] => activeRow_x.DATAB
hAddr[9] => Equal2.IN10
hAddr[9] => Selector41.IN4
hAddr[9] => activeRow_x.DATAB
hAddr[10] => Equal2.IN9
hAddr[10] => Selector40.IN4
hAddr[10] => activeRow_x.DATAB
hAddr[11] => Equal2.IN8
hAddr[11] => Selector39.IN4
hAddr[11] => activeRow_x.DATAB
hAddr[12] => Equal2.IN7
hAddr[12] => Selector38.IN4
hAddr[12] => activeRow_x.DATAB
hAddr[13] => Equal2.IN6
hAddr[13] => Selector37.IN4
hAddr[13] => activeRow_x.DATAB
hAddr[14] => Equal2.IN5
hAddr[14] => Selector36.IN4
hAddr[14] => activeRow_x.DATAB
hAddr[15] => Equal2.IN4
hAddr[15] => Selector35.IN4
hAddr[15] => activeRow_x.DATAB
hAddr[16] => Equal2.IN3
hAddr[16] => Selector34.IN3
hAddr[16] => activeRow_x.DATAB
hAddr[17] => Equal2.IN2
hAddr[17] => Selector33.IN3
hAddr[17] => activeRow_x.DATAB
hAddr[18] => Equal2.IN1
hAddr[18] => Selector32.IN7
hAddr[18] => activeRow_x.DATAB
hAddr[19] => Equal2.IN0
hAddr[19] => Selector31.IN3
hAddr[19] => activeRow_x.DATAB
hAddr[20] => Equal1.IN1
hAddr[20] => activeBank_x.DATAB
hAddr[20] => ba_r[0].DATAIN
hAddr[21] => Equal1.IN0
hAddr[21] => activeBank_x.DATAB
hAddr[21] => ba_r[1].DATAIN
hDIn[0] => sData_r[0].DATAIN
hDIn[1] => sData_r[1].DATAIN
hDIn[2] => sData_r[2].DATAIN
hDIn[3] => sData_r[3].DATAIN
hDIn[4] => sData_r[4].DATAIN
hDIn[5] => sData_r[5].DATAIN
hDIn[6] => sData_r[6].DATAIN
hDIn[7] => sData_r[7].DATAIN
hDIn[8] => sData_r[8].DATAIN
hDIn[9] => sData_r[9].DATAIN
hDIn[10] => sData_r[10].DATAIN
hDIn[11] => sData_r[11].DATAIN
hDIn[12] => sData_r[12].DATAIN
hDIn[13] => sData_r[13].DATAIN
hDIn[14] => sData_r[14].DATAIN
hDIn[15] => sData_r[15].DATAIN
hDOut[0] <= hDOut_r[0].DB_MAX_OUTPUT_PORT_TYPE
hDOut[1] <= hDOut_r[1].DB_MAX_OUTPUT_PORT_TYPE
hDOut[2] <= hDOut_r[2].DB_MAX_OUTPUT_PORT_TYPE
hDOut[3] <= hDOut_r[3].DB_MAX_OUTPUT_PORT_TYPE
hDOut[4] <= hDOut_r[4].DB_MAX_OUTPUT_PORT_TYPE
hDOut[5] <= hDOut_r[5].DB_MAX_OUTPUT_PORT_TYPE
hDOut[6] <= hDOut_r[6].DB_MAX_OUTPUT_PORT_TYPE
hDOut[7] <= hDOut_r[7].DB_MAX_OUTPUT_PORT_TYPE
hDOut[8] <= hDOut_r[8].DB_MAX_OUTPUT_PORT_TYPE
hDOut[9] <= hDOut_r[9].DB_MAX_OUTPUT_PORT_TYPE
hDOut[10] <= hDOut_r[10].DB_MAX_OUTPUT_PORT_TYPE
hDOut[11] <= hDOut_r[11].DB_MAX_OUTPUT_PORT_TYPE
hDOut[12] <= hDOut_r[12].DB_MAX_OUTPUT_PORT_TYPE
hDOut[13] <= hDOut_r[13].DB_MAX_OUTPUT_PORT_TYPE
hDOut[14] <= hDOut_r[14].DB_MAX_OUTPUT_PORT_TYPE
hDOut[15] <= hDOut_r[15].DB_MAX_OUTPUT_PORT_TYPE
status[0] <= status.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status.DB_MAX_OUTPUT_PORT_TYPE
cke <= cke_r.DB_MAX_OUTPUT_PORT_TYPE
ce_n <= cmd_r[5].DB_MAX_OUTPUT_PORT_TYPE
ras_n <= cmd_r[4].DB_MAX_OUTPUT_PORT_TYPE
cas_n <= cmd_r[3].DB_MAX_OUTPUT_PORT_TYPE
we_n <= cmd_r[2].DB_MAX_OUTPUT_PORT_TYPE
ba[0] <= ba_r[0].DB_MAX_OUTPUT_PORT_TYPE
ba[1] <= ba_r[1].DB_MAX_OUTPUT_PORT_TYPE
sAddr[0] <= sAddr_r[0].DB_MAX_OUTPUT_PORT_TYPE
sAddr[1] <= sAddr_r[1].DB_MAX_OUTPUT_PORT_TYPE
sAddr[2] <= sAddr_r[2].DB_MAX_OUTPUT_PORT_TYPE
sAddr[3] <= sAddr_r[3].DB_MAX_OUTPUT_PORT_TYPE
sAddr[4] <= sAddr_r[4].DB_MAX_OUTPUT_PORT_TYPE
sAddr[5] <= sAddr_r[5].DB_MAX_OUTPUT_PORT_TYPE
sAddr[6] <= sAddr_r[6].DB_MAX_OUTPUT_PORT_TYPE
sAddr[7] <= sAddr_r[7].DB_MAX_OUTPUT_PORT_TYPE
sAddr[8] <= sAddr_r[8].DB_MAX_OUTPUT_PORT_TYPE
sAddr[9] <= sAddr_r[9].DB_MAX_OUTPUT_PORT_TYPE
sAddr[10] <= sAddr_r[10].DB_MAX_OUTPUT_PORT_TYPE
sAddr[11] <= sAddr_r[11].DB_MAX_OUTPUT_PORT_TYPE
sDIn[0] => hDOut_r[0].DATAIN
sDIn[1] => hDOut_r[1].DATAIN
sDIn[2] => hDOut_r[2].DATAIN
sDIn[3] => hDOut_r[3].DATAIN
sDIn[4] => hDOut_r[4].DATAIN
sDIn[5] => hDOut_r[5].DATAIN
sDIn[6] => hDOut_r[6].DATAIN
sDIn[7] => hDOut_r[7].DATAIN
sDIn[8] => hDOut_r[8].DATAIN
sDIn[9] => hDOut_r[9].DATAIN
sDIn[10] => hDOut_r[10].DATAIN
sDIn[11] => hDOut_r[11].DATAIN
sDIn[12] => hDOut_r[12].DATAIN
sDIn[13] => hDOut_r[13].DATAIN
sDIn[14] => hDOut_r[14].DATAIN
sDIn[15] => hDOut_r[15].DATAIN
sDOut[0] <= sData_r[0].DB_MAX_OUTPUT_PORT_TYPE
sDOut[1] <= sData_r[1].DB_MAX_OUTPUT_PORT_TYPE
sDOut[2] <= sData_r[2].DB_MAX_OUTPUT_PORT_TYPE
sDOut[3] <= sData_r[3].DB_MAX_OUTPUT_PORT_TYPE
sDOut[4] <= sData_r[4].DB_MAX_OUTPUT_PORT_TYPE
sDOut[5] <= sData_r[5].DB_MAX_OUTPUT_PORT_TYPE
sDOut[6] <= sData_r[6].DB_MAX_OUTPUT_PORT_TYPE
sDOut[7] <= sData_r[7].DB_MAX_OUTPUT_PORT_TYPE
sDOut[8] <= sData_r[8].DB_MAX_OUTPUT_PORT_TYPE
sDOut[9] <= sData_r[9].DB_MAX_OUTPUT_PORT_TYPE
sDOut[10] <= sData_r[10].DB_MAX_OUTPUT_PORT_TYPE
sDOut[11] <= sData_r[11].DB_MAX_OUTPUT_PORT_TYPE
sDOut[12] <= sData_r[12].DB_MAX_OUTPUT_PORT_TYPE
sDOut[13] <= sData_r[13].DB_MAX_OUTPUT_PORT_TYPE
sDOut[14] <= sData_r[14].DB_MAX_OUTPUT_PORT_TYPE
sDOut[15] <= sData_r[15].DB_MAX_OUTPUT_PORT_TYPE
sDOutEn <= sDataDir_r.DB_MAX_OUTPUT_PORT_TYPE
dqmh <= cmd_r[1].DB_MAX_OUTPUT_PORT_TYPE
dqml <= cmd_r[0].DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|PH2_CLK:PH2_CLK_inst
inclk => sub_wire4[0].IN1
outclk <= PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component.outclk


|coco3fpga_dw|PH2_CLK:PH2_CLK_inst|PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|coco3fpga_dw|cpu09:GLBCPU09
clk => nmi_ack.CLK
clk => fic.CLK
clk => iv[0].CLK
clk => iv[1].CLK
clk => iv[2].CLK
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => pc[14].CLK
clk => pc[15].CLK
clk => ea[0].CLK
clk => ea[1].CLK
clk => ea[2].CLK
clk => ea[3].CLK
clk => ea[4].CLK
clk => ea[5].CLK
clk => ea[6].CLK
clk => ea[7].CLK
clk => ea[8].CLK
clk => ea[9].CLK
clk => ea[10].CLK
clk => ea[11].CLK
clk => ea[12].CLK
clk => ea[13].CLK
clk => ea[14].CLK
clk => ea[15].CLK
clk => acca[0].CLK
clk => acca[1].CLK
clk => acca[2].CLK
clk => acca[3].CLK
clk => acca[4].CLK
clk => acca[5].CLK
clk => acca[6].CLK
clk => acca[7].CLK
clk => accb[0].CLK
clk => accb[1].CLK
clk => accb[2].CLK
clk => accb[3].CLK
clk => accb[4].CLK
clk => accb[5].CLK
clk => accb[6].CLK
clk => accb[7].CLK
clk => xreg[0].CLK
clk => xreg[1].CLK
clk => xreg[2].CLK
clk => xreg[3].CLK
clk => xreg[4].CLK
clk => xreg[5].CLK
clk => xreg[6].CLK
clk => xreg[7].CLK
clk => xreg[8].CLK
clk => xreg[9].CLK
clk => xreg[10].CLK
clk => xreg[11].CLK
clk => xreg[12].CLK
clk => xreg[13].CLK
clk => xreg[14].CLK
clk => xreg[15].CLK
clk => yreg[0].CLK
clk => yreg[1].CLK
clk => yreg[2].CLK
clk => yreg[3].CLK
clk => yreg[4].CLK
clk => yreg[5].CLK
clk => yreg[6].CLK
clk => yreg[7].CLK
clk => yreg[8].CLK
clk => yreg[9].CLK
clk => yreg[10].CLK
clk => yreg[11].CLK
clk => yreg[12].CLK
clk => yreg[13].CLK
clk => yreg[14].CLK
clk => yreg[15].CLK
clk => nmi_enable.CLK
clk => sp[0].CLK
clk => sp[1].CLK
clk => sp[2].CLK
clk => sp[3].CLK
clk => sp[4].CLK
clk => sp[5].CLK
clk => sp[6].CLK
clk => sp[7].CLK
clk => sp[8].CLK
clk => sp[9].CLK
clk => sp[10].CLK
clk => sp[11].CLK
clk => sp[12].CLK
clk => sp[13].CLK
clk => sp[14].CLK
clk => sp[15].CLK
clk => up[0].CLK
clk => up[1].CLK
clk => up[2].CLK
clk => up[3].CLK
clk => up[4].CLK
clk => up[5].CLK
clk => up[6].CLK
clk => up[7].CLK
clk => up[8].CLK
clk => up[9].CLK
clk => up[10].CLK
clk => up[11].CLK
clk => up[12].CLK
clk => up[13].CLK
clk => up[14].CLK
clk => up[15].CLK
clk => md[0].CLK
clk => md[1].CLK
clk => md[2].CLK
clk => md[3].CLK
clk => md[4].CLK
clk => md[5].CLK
clk => md[6].CLK
clk => md[7].CLK
clk => md[8].CLK
clk => md[9].CLK
clk => md[10].CLK
clk => md[11].CLK
clk => md[12].CLK
clk => md[13].CLK
clk => md[14].CLK
clk => md[15].CLK
clk => cc[0].CLK
clk => cc[1].CLK
clk => cc[2].CLK
clk => cc[3].CLK
clk => cc[4].CLK
clk => cc[5].CLK
clk => cc[6].CLK
clk => cc[7].CLK
clk => dp[0].CLK
clk => dp[1].CLK
clk => dp[2].CLK
clk => dp[3].CLK
clk => dp[4].CLK
clk => dp[5].CLK
clk => dp[6].CLK
clk => dp[7].CLK
clk => op_code[0].CLK
clk => op_code[1].CLK
clk => op_code[2].CLK
clk => op_code[3].CLK
clk => op_code[4].CLK
clk => op_code[5].CLK
clk => op_code[6].CLK
clk => op_code[7].CLK
clk => pre_code[0].CLK
clk => pre_code[1].CLK
clk => pre_code[2].CLK
clk => pre_code[3].CLK
clk => pre_code[4].CLK
clk => pre_code[5].CLK
clk => pre_code[6].CLK
clk => pre_code[7].CLK
clk => nmi_req.CLK
clk => state~151.DATAIN
clk => saved_state~1.DATAIN
rst => fic.OUTPUTSELECT
rst => nmi_ack.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => nmi_req.ACLR
vma <= Selector580.DB_MAX_OUTPUT_PORT_TYPE
lic_out <= Selector582.DB_MAX_OUTPUT_PORT_TYPE
ifetch <= ifetch.DB_MAX_OUTPUT_PORT_TYPE
opfetch <= Selector583.DB_MAX_OUTPUT_PORT_TYPE
ba <= ba.DB_MAX_OUTPUT_PORT_TYPE
bs <= WideOr223.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= Selector330.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= Selector329.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= Selector328.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= Selector327.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= Selector326.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= Selector325.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= Selector324.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= Selector323.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= Selector322.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= Selector321.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= Selector320.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= Selector319.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= Selector318.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= Selector317.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= Selector316.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= Selector315.DB_MAX_OUTPUT_PORT_TYPE
rw <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= Selector338.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Selector337.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Selector336.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Selector335.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Selector334.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Selector333.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Selector332.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Selector331.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => Selector161.IN3
data_in[0] => Selector169.IN3
data_in[0] => Selector185.IN2
data_in[0] => Selector193.IN1
data_in[0] => Selector201.IN1
data_in[0] => Selector209.IN2
data_in[0] => Selector217.IN2
data_in[0] => Selector225.IN2
data_in[0] => Selector233.IN2
data_in[0] => Selector241.IN2
data_in[0] => Selector249.IN2
data_in[0] => Selector258.IN2
data_in[0] => Selector266.IN2
data_in[0] => Selector282.IN3
data_in[0] => Selector290.IN1
data_in[0] => Selector298.IN1
data_in[0] => Selector306.IN1
data_in[0] => Selector314.IN1
data_in[1] => Selector160.IN3
data_in[1] => Selector168.IN3
data_in[1] => Selector184.IN2
data_in[1] => Selector192.IN1
data_in[1] => Selector200.IN1
data_in[1] => Selector208.IN2
data_in[1] => Selector216.IN2
data_in[1] => Selector224.IN2
data_in[1] => Selector232.IN2
data_in[1] => Selector240.IN2
data_in[1] => Selector248.IN2
data_in[1] => Selector257.IN2
data_in[1] => Selector265.IN2
data_in[1] => Selector281.IN2
data_in[1] => Selector289.IN1
data_in[1] => Selector297.IN1
data_in[1] => Selector305.IN1
data_in[1] => Selector313.IN1
data_in[2] => Selector159.IN3
data_in[2] => Selector167.IN3
data_in[2] => Selector183.IN2
data_in[2] => Selector191.IN1
data_in[2] => Selector199.IN1
data_in[2] => Selector207.IN2
data_in[2] => Selector215.IN2
data_in[2] => Selector223.IN2
data_in[2] => Selector231.IN2
data_in[2] => Selector239.IN2
data_in[2] => Selector247.IN2
data_in[2] => Selector256.IN2
data_in[2] => Selector264.IN2
data_in[2] => Selector280.IN2
data_in[2] => Selector288.IN1
data_in[2] => Selector296.IN1
data_in[2] => Selector304.IN1
data_in[2] => Selector312.IN1
data_in[3] => Selector158.IN3
data_in[3] => Selector166.IN3
data_in[3] => Selector182.IN2
data_in[3] => Selector190.IN1
data_in[3] => Selector198.IN1
data_in[3] => Selector206.IN2
data_in[3] => Selector214.IN2
data_in[3] => Selector222.IN2
data_in[3] => Selector230.IN2
data_in[3] => Selector238.IN2
data_in[3] => Selector246.IN2
data_in[3] => Selector255.IN2
data_in[3] => Selector263.IN2
data_in[3] => Selector279.IN2
data_in[3] => Selector287.IN1
data_in[3] => Selector295.IN1
data_in[3] => Selector303.IN1
data_in[3] => Selector311.IN1
data_in[4] => Selector157.IN3
data_in[4] => Selector165.IN3
data_in[4] => Selector181.IN2
data_in[4] => Selector189.IN1
data_in[4] => Selector197.IN1
data_in[4] => Selector205.IN2
data_in[4] => Selector213.IN2
data_in[4] => Selector221.IN2
data_in[4] => Selector229.IN2
data_in[4] => Selector237.IN2
data_in[4] => Selector245.IN2
data_in[4] => Selector254.IN2
data_in[4] => Selector262.IN2
data_in[4] => Selector278.IN2
data_in[4] => Selector286.IN1
data_in[4] => Selector294.IN1
data_in[4] => Selector302.IN1
data_in[4] => Selector310.IN1
data_in[5] => Selector156.IN3
data_in[5] => Selector164.IN3
data_in[5] => Selector180.IN2
data_in[5] => Selector188.IN1
data_in[5] => Selector196.IN1
data_in[5] => Selector204.IN2
data_in[5] => Selector212.IN2
data_in[5] => Selector220.IN2
data_in[5] => Selector228.IN2
data_in[5] => Selector236.IN2
data_in[5] => Selector244.IN2
data_in[5] => Selector253.IN2
data_in[5] => Selector261.IN2
data_in[5] => Selector277.IN2
data_in[5] => Selector285.IN1
data_in[5] => Selector293.IN1
data_in[5] => Selector301.IN1
data_in[5] => Selector309.IN1
data_in[6] => Selector155.IN3
data_in[6] => Selector163.IN3
data_in[6] => Selector179.IN2
data_in[6] => Selector187.IN1
data_in[6] => Selector195.IN1
data_in[6] => Selector203.IN2
data_in[6] => Selector211.IN2
data_in[6] => Selector219.IN2
data_in[6] => Selector227.IN2
data_in[6] => Selector235.IN2
data_in[6] => Selector243.IN2
data_in[6] => Selector252.IN2
data_in[6] => Selector260.IN2
data_in[6] => Selector276.IN2
data_in[6] => Selector284.IN1
data_in[6] => Selector292.IN1
data_in[6] => Selector300.IN1
data_in[6] => Selector308.IN1
data_in[7] => Selector154.IN3
data_in[7] => Selector162.IN3
data_in[7] => Selector178.IN2
data_in[7] => Selector186.IN1
data_in[7] => Selector194.IN1
data_in[7] => Selector202.IN2
data_in[7] => Selector210.IN2
data_in[7] => Selector218.IN2
data_in[7] => Selector226.IN2
data_in[7] => Selector234.IN2
data_in[7] => Selector242.IN2
data_in[7] => Selector251.IN2
data_in[7] => Selector259.IN2
data_in[7] => Selector267.IN1
data_in[7] => Selector268.IN1
data_in[7] => Selector269.IN1
data_in[7] => Selector270.IN1
data_in[7] => Selector271.IN1
data_in[7] => Selector272.IN1
data_in[7] => Selector273.IN1
data_in[7] => Selector274.IN1
data_in[7] => Selector275.IN2
data_in[7] => Selector283.IN1
data_in[7] => Selector291.IN1
data_in[7] => Selector299.IN1
data_in[7] => Selector307.IN1
irq => change_state.IN1
irq => process_22.IN0
firq => change_state.IN1
firq => process_22.IN1
nmi => nmi_handler.IN1
nmi => nmi_handler.IN1
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => Selector462.IN11
halt => Selector433.IN47
hold => fic.OUTPUTSELECT
hold => nmi_ack.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => iv[0].ENA
hold => pc[0].ENA
hold => ea[0].ENA
hold => acca[0].ENA
hold => accb[0].ENA
hold => xreg[0].ENA
hold => yreg[0].ENA
hold => nmi_enable.ENA
hold => up[0].ENA
hold => md[0].ENA
hold => cc[0].ENA
hold => dp[0].ENA
hold => op_code[0].ENA
hold => pre_code[0].ENA
hold => pre_code[1].ENA
hold => pre_code[2].ENA
hold => pre_code[3].ENA
hold => pre_code[4].ENA
hold => pre_code[5].ENA
hold => pre_code[6].ENA
hold => pre_code[7].ENA
hold => op_code[1].ENA
hold => op_code[2].ENA
hold => op_code[3].ENA
hold => op_code[4].ENA
hold => op_code[5].ENA
hold => op_code[6].ENA
hold => op_code[7].ENA
hold => dp[1].ENA
hold => dp[2].ENA
hold => dp[3].ENA
hold => dp[4].ENA
hold => dp[5].ENA
hold => dp[6].ENA
hold => dp[7].ENA
hold => cc[1].ENA
hold => cc[2].ENA
hold => cc[3].ENA
hold => cc[4].ENA
hold => cc[5].ENA
hold => cc[6].ENA
hold => cc[7].ENA
hold => md[1].ENA
hold => md[2].ENA
hold => md[3].ENA
hold => md[4].ENA
hold => md[5].ENA
hold => md[6].ENA
hold => md[7].ENA
hold => md[8].ENA
hold => md[9].ENA
hold => md[10].ENA
hold => md[11].ENA
hold => md[12].ENA
hold => md[13].ENA
hold => md[14].ENA
hold => md[15].ENA
hold => up[1].ENA
hold => up[2].ENA
hold => up[3].ENA
hold => up[4].ENA
hold => up[5].ENA
hold => up[6].ENA
hold => up[7].ENA
hold => up[8].ENA
hold => up[9].ENA
hold => up[10].ENA
hold => up[11].ENA
hold => up[12].ENA
hold => up[13].ENA
hold => up[14].ENA
hold => up[15].ENA
hold => sp[0].ENA
hold => sp[1].ENA
hold => sp[2].ENA
hold => sp[3].ENA
hold => sp[4].ENA
hold => sp[5].ENA
hold => sp[6].ENA
hold => sp[7].ENA
hold => sp[8].ENA
hold => sp[9].ENA
hold => sp[10].ENA
hold => sp[11].ENA
hold => sp[12].ENA
hold => sp[13].ENA
hold => sp[14].ENA
hold => sp[15].ENA
hold => yreg[1].ENA
hold => yreg[2].ENA
hold => yreg[3].ENA
hold => yreg[4].ENA
hold => yreg[5].ENA
hold => yreg[6].ENA
hold => yreg[7].ENA
hold => yreg[8].ENA
hold => yreg[9].ENA
hold => yreg[10].ENA
hold => yreg[11].ENA
hold => yreg[12].ENA
hold => yreg[13].ENA
hold => yreg[14].ENA
hold => yreg[15].ENA
hold => xreg[1].ENA
hold => xreg[2].ENA
hold => xreg[3].ENA
hold => xreg[4].ENA
hold => xreg[5].ENA
hold => xreg[6].ENA
hold => xreg[7].ENA
hold => xreg[8].ENA
hold => xreg[9].ENA
hold => xreg[10].ENA
hold => xreg[11].ENA
hold => xreg[12].ENA
hold => xreg[13].ENA
hold => xreg[14].ENA
hold => xreg[15].ENA
hold => accb[1].ENA
hold => accb[2].ENA
hold => accb[3].ENA
hold => accb[4].ENA
hold => accb[5].ENA
hold => accb[6].ENA
hold => accb[7].ENA
hold => acca[1].ENA
hold => acca[2].ENA
hold => acca[3].ENA
hold => acca[4].ENA
hold => acca[5].ENA
hold => acca[6].ENA
hold => acca[7].ENA
hold => ea[1].ENA
hold => ea[2].ENA
hold => ea[3].ENA
hold => ea[4].ENA
hold => ea[5].ENA
hold => ea[6].ENA
hold => ea[7].ENA
hold => ea[8].ENA
hold => ea[9].ENA
hold => ea[10].ENA
hold => ea[11].ENA
hold => ea[12].ENA
hold => ea[13].ENA
hold => ea[14].ENA
hold => ea[15].ENA
hold => pc[1].ENA
hold => pc[2].ENA
hold => pc[3].ENA
hold => pc[4].ENA
hold => pc[5].ENA
hold => pc[6].ENA
hold => pc[7].ENA
hold => pc[8].ENA
hold => pc[9].ENA
hold => pc[10].ENA
hold => pc[11].ENA
hold => pc[12].ENA
hold => pc[13].ENA
hold => pc[14].ENA
hold => pc[15].ENA
hold => iv[1].ENA
hold => iv[2].ENA


|coco3fpga_dw|PH2_CLK:PH2_02_inst
inclk => sub_wire4[0].IN1
outclk <= PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component.outclk


|coco3fpga_dw|PH2_CLK:PH2_02_inst|PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|coco3fpga_dw|T65:GLB6502
Mode[0] => Mode_r.DATAB
Mode[1] => Mode_r.DATAB
Res_n => XF_i.PRESET
Res_n => MF_i.PRESET
Res_n => EF_i.PRESET
Res_n => R_W_n_i.PRESET
Res_n => Set_Addr_To_r[0].ACLR
Res_n => Set_Addr_To_r[1].ACLR
Res_n => Write_Data_r[0].ACLR
Res_n => Write_Data_r[1].ACLR
Res_n => Write_Data_r[2].ACLR
Res_n => ALU_Op_r[0].ACLR
Res_n => ALU_Op_r[1].ACLR
Res_n => ALU_Op_r[2].PRESET
Res_n => ALU_Op_r[3].PRESET
Res_n => Mode_r[0].ACLR
Res_n => Mode_r[1].ACLR
Res_n => DBR[0].ACLR
Res_n => DBR[1].ACLR
Res_n => DBR[2].ACLR
Res_n => DBR[3].ACLR
Res_n => DBR[4].ACLR
Res_n => DBR[5].ACLR
Res_n => DBR[6].ACLR
Res_n => DBR[7].ACLR
Res_n => PBR[0].ACLR
Res_n => PBR[1].ACLR
Res_n => PBR[2].ACLR
Res_n => PBR[3].ACLR
Res_n => PBR[4].ACLR
Res_n => PBR[5].ACLR
Res_n => PBR[6].ACLR
Res_n => PBR[7].ACLR
Res_n => S[0].ACLR
Res_n => S[1].ACLR
Res_n => S[2].ACLR
Res_n => S[3].ACLR
Res_n => S[4].ACLR
Res_n => S[5].ACLR
Res_n => S[6].ACLR
Res_n => S[7].ACLR
Res_n => S[8].ACLR
Res_n => S[9].ACLR
Res_n => S[10].ACLR
Res_n => S[11].ACLR
Res_n => S[12].ACLR
Res_n => S[13].ACLR
Res_n => S[14].ACLR
Res_n => S[15].ACLR
Res_n => IR[0].ACLR
Res_n => IR[1].ACLR
Res_n => IR[2].ACLR
Res_n => IR[3].ACLR
Res_n => IR[4].ACLR
Res_n => IR[5].ACLR
Res_n => IR[6].ACLR
Res_n => IR[7].ACLR
Res_n => PC[0].ACLR
Res_n => PC[1].ACLR
Res_n => PC[2].ACLR
Res_n => PC[3].ACLR
Res_n => PC[4].ACLR
Res_n => PC[5].ACLR
Res_n => PC[6].ACLR
Res_n => PC[7].ACLR
Res_n => PC[8].ACLR
Res_n => PC[9].ACLR
Res_n => PC[10].ACLR
Res_n => PC[11].ACLR
Res_n => PC[12].ACLR
Res_n => PC[13].ACLR
Res_n => PC[14].ACLR
Res_n => PC[15].ACLR
Res_n => DL[0].ACLR
Res_n => DL[1].ACLR
Res_n => DL[2].ACLR
Res_n => DL[3].ACLR
Res_n => DL[4].ACLR
Res_n => DL[5].ACLR
Res_n => DL[6].ACLR
Res_n => DL[7].ACLR
Res_n => BAH[0].ACLR
Res_n => BAH[1].ACLR
Res_n => BAH[2].ACLR
Res_n => BAH[3].ACLR
Res_n => BAH[4].ACLR
Res_n => BAH[5].ACLR
Res_n => BAH[6].ACLR
Res_n => BAH[7].ACLR
Res_n => BAL[0].ACLR
Res_n => BAL[1].ACLR
Res_n => BAL[2].ACLR
Res_n => BAL[3].ACLR
Res_n => BAL[4].ACLR
Res_n => BAL[5].ACLR
Res_n => BAL[6].ACLR
Res_n => BAL[7].ACLR
Res_n => BAL[8].ACLR
Res_n => AD[0].ACLR
Res_n => AD[1].ACLR
Res_n => AD[2].ACLR
Res_n => AD[3].ACLR
Res_n => AD[4].ACLR
Res_n => AD[5].ACLR
Res_n => AD[6].ACLR
Res_n => AD[7].ACLR
Res_n => BusB[0].ACLR
Res_n => BusB[1].ACLR
Res_n => BusB[2].ACLR
Res_n => BusB[3].ACLR
Res_n => BusB[4].ACLR
Res_n => BusB[5].ACLR
Res_n => BusB[6].ACLR
Res_n => BusB[7].ACLR
Res_n => BusA_r[0].ACLR
Res_n => BusA_r[1].ACLR
Res_n => BusA_r[2].ACLR
Res_n => BusA_r[3].ACLR
Res_n => BusA_r[4].ACLR
Res_n => BusA_r[5].ACLR
Res_n => BusA_r[6].ACLR
Res_n => BusA_r[7].ACLR
Res_n => NMIAct.ACLR
Res_n => NMICycle.ACLR
Res_n => IRQCycle.ACLR
Res_n => RstCycle.PRESET
Res_n => MCycle[0].PRESET
Res_n => MCycle[1].ACLR
Res_n => MCycle[2].ACLR
Enable => PC[15].ENA
Enable => PC[14].ENA
Enable => PC[13].ENA
Enable => PC[12].ENA
Enable => PC[11].ENA
Enable => PC[10].ENA
Enable => PC[9].ENA
Enable => PC[8].ENA
Enable => PC[7].ENA
Enable => PC[6].ENA
Enable => PC[5].ENA
Enable => PC[4].ENA
Enable => PC[3].ENA
Enable => PC[2].ENA
Enable => PC[1].ENA
Enable => PC[0].ENA
Enable => IR[7].ENA
Enable => IR[6].ENA
Enable => IR[5].ENA
Enable => IR[4].ENA
Enable => IR[3].ENA
Enable => IR[2].ENA
Enable => IR[1].ENA
Enable => IR[0].ENA
Enable => S[15].ENA
Enable => S[14].ENA
Enable => S[13].ENA
Enable => S[12].ENA
Enable => S[11].ENA
Enable => S[10].ENA
Enable => S[9].ENA
Enable => S[8].ENA
Enable => S[7].ENA
Enable => S[6].ENA
Enable => S[5].ENA
Enable => S[4].ENA
Enable => S[3].ENA
Enable => S[2].ENA
Enable => S[1].ENA
Enable => S[0].ENA
Enable => PBR[7].ENA
Enable => PBR[6].ENA
Enable => PBR[5].ENA
Enable => PBR[4].ENA
Enable => PBR[3].ENA
Enable => PBR[2].ENA
Enable => PBR[1].ENA
Enable => PBR[0].ENA
Enable => DBR[7].ENA
Enable => DBR[6].ENA
Enable => DBR[5].ENA
Enable => DBR[4].ENA
Enable => DBR[3].ENA
Enable => DBR[2].ENA
Enable => DBR[1].ENA
Enable => DBR[0].ENA
Enable => Mode_r[1].ENA
Enable => Mode_r[0].ENA
Enable => ALU_Op_r[3].ENA
Enable => ALU_Op_r[2].ENA
Enable => ALU_Op_r[1].ENA
Enable => ALU_Op_r[0].ENA
Enable => Write_Data_r[2].ENA
Enable => Write_Data_r[1].ENA
Enable => Write_Data_r[0].ENA
Enable => Set_Addr_To_r[1].ENA
Enable => Set_Addr_To_r[0].ENA
Enable => R_W_n_i.ENA
Enable => EF_i.ENA
Enable => MF_i.ENA
Enable => XF_i.ENA
Enable => NMI_n_o.ENA
Enable => BusA_r[7].ENA
Enable => BusA_r[6].ENA
Enable => BusA_r[5].ENA
Enable => BusA_r[4].ENA
Enable => BusA_r[3].ENA
Enable => BusA_r[2].ENA
Enable => BusA_r[1].ENA
Enable => BusA_r[0].ENA
Enable => BusB[7].ENA
Enable => BusB[6].ENA
Enable => BusB[5].ENA
Enable => BusB[4].ENA
Enable => BusB[3].ENA
Enable => BusB[2].ENA
Enable => BusB[1].ENA
Enable => BusB[0].ENA
Enable => AD[7].ENA
Enable => AD[6].ENA
Enable => AD[5].ENA
Enable => AD[4].ENA
Enable => AD[3].ENA
Enable => AD[2].ENA
Enable => AD[1].ENA
Enable => AD[0].ENA
Enable => BAL[8].ENA
Enable => BAL[7].ENA
Enable => BAL[6].ENA
Enable => BAL[5].ENA
Enable => BAL[4].ENA
Enable => BAL[3].ENA
Enable => BAL[2].ENA
Enable => BAL[1].ENA
Enable => BAL[0].ENA
Enable => BAH[7].ENA
Enable => BAH[6].ENA
Enable => BAH[5].ENA
Enable => BAH[4].ENA
Enable => BAH[3].ENA
Enable => BAH[2].ENA
Enable => BAH[1].ENA
Enable => BAH[0].ENA
Enable => DL[7].ENA
Enable => DL[6].ENA
Enable => DL[5].ENA
Enable => DL[4].ENA
Enable => DL[3].ENA
Enable => DL[2].ENA
Enable => DL[1].ENA
Enable => NMIAct.ENA
Enable => DL[0].ENA
Enable => MCycle[2].ENA
Enable => MCycle[1].ENA
Enable => MCycle[0].ENA
Enable => RstCycle.ENA
Enable => IRQCycle.ENA
Enable => NMICycle.ENA
Enable => IRQ_n_o.ENA
Enable => SO_n_o.ENA
Enable => B_o.ENA
Enable => P[0].ENA
Enable => P[1].ENA
Enable => P[2].ENA
Enable => P[3].ENA
Enable => P[4].ENA
Enable => P[5].ENA
Enable => P[6].ENA
Enable => P[7].ENA
Enable => Y[0].ENA
Enable => Y[1].ENA
Enable => Y[2].ENA
Enable => Y[3].ENA
Enable => Y[4].ENA
Enable => Y[5].ENA
Enable => Y[6].ENA
Enable => Y[7].ENA
Enable => X[0].ENA
Enable => X[1].ENA
Enable => X[2].ENA
Enable => X[3].ENA
Enable => X[4].ENA
Enable => X[5].ENA
Enable => X[6].ENA
Enable => X[7].ENA
Enable => ABC[0].ENA
Enable => ABC[1].ENA
Enable => ABC[2].ENA
Enable => ABC[3].ENA
Enable => ABC[4].ENA
Enable => ABC[5].ENA
Enable => ABC[6].ENA
Enable => ABC[7].ENA
Clk => NMIAct.CLK
Clk => NMICycle.CLK
Clk => IRQCycle.CLK
Clk => RstCycle.CLK
Clk => MCycle[0].CLK
Clk => MCycle[1].CLK
Clk => MCycle[2].CLK
Clk => DL[0].CLK
Clk => DL[1].CLK
Clk => DL[2].CLK
Clk => DL[3].CLK
Clk => DL[4].CLK
Clk => DL[5].CLK
Clk => DL[6].CLK
Clk => DL[7].CLK
Clk => BAH[0].CLK
Clk => BAH[1].CLK
Clk => BAH[2].CLK
Clk => BAH[3].CLK
Clk => BAH[4].CLK
Clk => BAH[5].CLK
Clk => BAH[6].CLK
Clk => BAH[7].CLK
Clk => BAL[0].CLK
Clk => BAL[1].CLK
Clk => BAL[2].CLK
Clk => BAL[3].CLK
Clk => BAL[4].CLK
Clk => BAL[5].CLK
Clk => BAL[6].CLK
Clk => BAL[7].CLK
Clk => BAL[8].CLK
Clk => AD[0].CLK
Clk => AD[1].CLK
Clk => AD[2].CLK
Clk => AD[3].CLK
Clk => AD[4].CLK
Clk => AD[5].CLK
Clk => AD[6].CLK
Clk => AD[7].CLK
Clk => BusB[0].CLK
Clk => BusB[1].CLK
Clk => BusB[2].CLK
Clk => BusB[3].CLK
Clk => BusB[4].CLK
Clk => BusB[5].CLK
Clk => BusB[6].CLK
Clk => BusB[7].CLK
Clk => BusA_r[0].CLK
Clk => BusA_r[1].CLK
Clk => BusA_r[2].CLK
Clk => BusA_r[3].CLK
Clk => BusA_r[4].CLK
Clk => BusA_r[5].CLK
Clk => BusA_r[6].CLK
Clk => BusA_r[7].CLK
Clk => NMI_n_o.CLK
Clk => IRQ_n_o.CLK
Clk => SO_n_o.CLK
Clk => B_o.CLK
Clk => P[0].CLK
Clk => P[1].CLK
Clk => P[2].CLK
Clk => P[3].CLK
Clk => P[4].CLK
Clk => P[5].CLK
Clk => P[6].CLK
Clk => P[7].CLK
Clk => Y[0].CLK
Clk => Y[1].CLK
Clk => Y[2].CLK
Clk => Y[3].CLK
Clk => Y[4].CLK
Clk => Y[5].CLK
Clk => Y[6].CLK
Clk => Y[7].CLK
Clk => X[0].CLK
Clk => X[1].CLK
Clk => X[2].CLK
Clk => X[3].CLK
Clk => X[4].CLK
Clk => X[5].CLK
Clk => X[6].CLK
Clk => X[7].CLK
Clk => ABC[0].CLK
Clk => ABC[1].CLK
Clk => ABC[2].CLK
Clk => ABC[3].CLK
Clk => ABC[4].CLK
Clk => ABC[5].CLK
Clk => ABC[6].CLK
Clk => ABC[7].CLK
Clk => XF_i.CLK
Clk => MF_i.CLK
Clk => EF_i.CLK
Clk => R_W_n_i.CLK
Clk => Set_Addr_To_r[0].CLK
Clk => Set_Addr_To_r[1].CLK
Clk => Write_Data_r[0].CLK
Clk => Write_Data_r[1].CLK
Clk => Write_Data_r[2].CLK
Clk => ALU_Op_r[0].CLK
Clk => ALU_Op_r[1].CLK
Clk => ALU_Op_r[2].CLK
Clk => ALU_Op_r[3].CLK
Clk => Mode_r[0].CLK
Clk => Mode_r[1].CLK
Clk => DBR[0].CLK
Clk => DBR[1].CLK
Clk => DBR[2].CLK
Clk => DBR[3].CLK
Clk => DBR[4].CLK
Clk => DBR[5].CLK
Clk => DBR[6].CLK
Clk => DBR[7].CLK
Clk => PBR[0].CLK
Clk => PBR[1].CLK
Clk => PBR[2].CLK
Clk => PBR[3].CLK
Clk => PBR[4].CLK
Clk => PBR[5].CLK
Clk => PBR[6].CLK
Clk => PBR[7].CLK
Clk => S[0].CLK
Clk => S[1].CLK
Clk => S[2].CLK
Clk => S[3].CLK
Clk => S[4].CLK
Clk => S[5].CLK
Clk => S[6].CLK
Clk => S[7].CLK
Clk => S[8].CLK
Clk => S[9].CLK
Clk => S[10].CLK
Clk => S[11].CLK
Clk => S[12].CLK
Clk => S[13].CLK
Clk => S[14].CLK
Clk => S[15].CLK
Clk => IR[0].CLK
Clk => IR[1].CLK
Clk => IR[2].CLK
Clk => IR[3].CLK
Clk => IR[4].CLK
Clk => IR[5].CLK
Clk => IR[6].CLK
Clk => IR[7].CLK
Clk => PC[0].CLK
Clk => PC[1].CLK
Clk => PC[2].CLK
Clk => PC[3].CLK
Clk => PC[4].CLK
Clk => PC[5].CLK
Clk => PC[6].CLK
Clk => PC[7].CLK
Clk => PC[8].CLK
Clk => PC[9].CLK
Clk => PC[10].CLK
Clk => PC[11].CLK
Clk => PC[12].CLK
Clk => PC[13].CLK
Clk => PC[14].CLK
Clk => PC[15].CLK
Rdy => really_rdy.IN1
Rdy => BusA_r.OUTPUTSELECT
Rdy => BusA_r.OUTPUTSELECT
Rdy => BusA_r.OUTPUTSELECT
Rdy => BusA_r.OUTPUTSELECT
Rdy => BusA_r.OUTPUTSELECT
Rdy => BusA_r.OUTPUTSELECT
Rdy => BusA_r.OUTPUTSELECT
Rdy => BusA_r.OUTPUTSELECT
Rdy => BusB.OUTPUTSELECT
Rdy => BusB.OUTPUTSELECT
Rdy => BusB.OUTPUTSELECT
Rdy => BusB.OUTPUTSELECT
Rdy => BusB.OUTPUTSELECT
Rdy => BusB.OUTPUTSELECT
Rdy => BusB.OUTPUTSELECT
Rdy => BusB.OUTPUTSELECT
Rdy => AD.OUTPUTSELECT
Rdy => AD.OUTPUTSELECT
Rdy => AD.OUTPUTSELECT
Rdy => AD.OUTPUTSELECT
Rdy => AD.OUTPUTSELECT
Rdy => AD.OUTPUTSELECT
Rdy => AD.OUTPUTSELECT
Rdy => AD.OUTPUTSELECT
Rdy => BAL.OUTPUTSELECT
Rdy => BAL.OUTPUTSELECT
Rdy => BAL.OUTPUTSELECT
Rdy => BAL.OUTPUTSELECT
Rdy => BAL.OUTPUTSELECT
Rdy => BAL.OUTPUTSELECT
Rdy => BAL.OUTPUTSELECT
Rdy => BAL.OUTPUTSELECT
Rdy => BAL.OUTPUTSELECT
Rdy => BAH.OUTPUTSELECT
Rdy => BAH.OUTPUTSELECT
Rdy => BAH.OUTPUTSELECT
Rdy => BAH.OUTPUTSELECT
Rdy => BAH.OUTPUTSELECT
Rdy => BAH.OUTPUTSELECT
Rdy => BAH.OUTPUTSELECT
Rdy => BAH.OUTPUTSELECT
Rdy => DL.OUTPUTSELECT
Rdy => DL.OUTPUTSELECT
Rdy => DL.OUTPUTSELECT
Rdy => DL.OUTPUTSELECT
Rdy => DL.OUTPUTSELECT
Rdy => DL.OUTPUTSELECT
Rdy => DL.OUTPUTSELECT
Rdy => DL.OUTPUTSELECT
Abort_n => ~NO_FANOUT~
IRQ_n => IRQ_n_o.DATAB
NMI_n => NMI_n_o.DATAB
NMI_n => process_3.IN1
SO_n => SO_n_o.DATAB
SO_n => process_1.IN1
R_W_n <= R_W_n_i.DB_MAX_OUTPUT_PORT_TYPE
Sync <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
EF <= EF_i.DB_MAX_OUTPUT_PORT_TYPE
MF <= MF_i.DB_MAX_OUTPUT_PORT_TYPE
XF <= XF_i.DB_MAX_OUTPUT_PORT_TYPE
ML_n <= ML_n.DB_MAX_OUTPUT_PORT_TYPE
VP_n <= VP_n.DB_MAX_OUTPUT_PORT_TYPE
VDA <= <VCC>
VPA <= T65_MCode:mcode.Jump[1]
A[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
A[16] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
A[17] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
A[18] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
A[19] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
A[20] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
A[21] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
A[22] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
A[23] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
DI[0] => IR.DATAA
DI[0] => Mux7.IN3
DI[0] => DL.DATAB
DI[0] => AD.DATAB
DI[0] => BAL.DATAB
DI[0] => BAH.DATAB
DI[0] => BusB.DATAB
DI[0] => Mux52.IN2
DI[1] => IR.DATAA
DI[1] => Mux6.IN3
DI[1] => DL.DATAB
DI[1] => AD.DATAB
DI[1] => BAL.DATAB
DI[1] => BAH.DATAB
DI[1] => BusB.DATAB
DI[1] => Mux51.IN2
DI[2] => IR.DATAA
DI[2] => Mux5.IN3
DI[2] => DL.DATAB
DI[2] => AD.DATAB
DI[2] => BAL.DATAB
DI[2] => BAH.DATAB
DI[2] => BusB.DATAB
DI[2] => Mux50.IN2
DI[3] => IR.DATAA
DI[3] => Mux4.IN3
DI[3] => DL.DATAB
DI[3] => AD.DATAB
DI[3] => BAL.DATAB
DI[3] => BAH.DATAB
DI[3] => BusB.DATAB
DI[3] => Mux49.IN2
DI[4] => IR.DATAA
DI[4] => Mux3.IN3
DI[4] => DL.DATAB
DI[4] => AD.DATAB
DI[4] => BAL.DATAB
DI[4] => BAH.DATAB
DI[4] => BusB.DATAB
DI[4] => Mux48.IN2
DI[5] => IR.DATAA
DI[5] => Mux2.IN3
DI[5] => DL.DATAB
DI[5] => AD.DATAB
DI[5] => BAL.DATAB
DI[5] => BAH.DATAB
DI[5] => BusB.DATAB
DI[5] => Mux47.IN2
DI[6] => IR.DATAA
DI[6] => Mux1.IN3
DI[6] => DL.DATAB
DI[6] => AD.DATAB
DI[6] => BAL.DATAB
DI[6] => BAH.DATAB
DI[6] => BusB.DATAB
DI[6] => Mux46.IN2
DI[7] => IR.DATAA
DI[7] => Mux0.IN3
DI[7] => DL.DATAB
DI[7] => AD.DATAB
DI[7] => BAL.DATAB
DI[7] => BAH.DATAB
DI[7] => BusB.DATAB
DI[7] => Mux45.IN2
DO[0] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|T65:GLB6502|T65_MCode:mcode
Mode[0] => Equal0.IN1
Mode[1] => Equal0.IN0
IR[0] => Mux1.IN5
IR[0] => Mux2.IN5
IR[0] => Mux3.IN5
IR[0] => Mux4.IN5
IR[0] => Mux5.IN5
IR[0] => Mux6.IN5
IR[0] => Mux13.IN10
IR[0] => Mux40.IN69
IR[0] => Mux41.IN263
IR[0] => Mux42.IN263
IR[0] => Mux43.IN263
IR[0] => Mux44.IN263
IR[0] => Mux45.IN263
IR[0] => Mux46.IN263
IR[0] => Mux47.IN263
IR[0] => Mux48.IN263
IR[0] => Mux49.IN263
IR[0] => Mux50.IN263
IR[0] => Mux51.IN263
IR[0] => Mux52.IN263
IR[0] => Mux53.IN263
IR[0] => Mux54.IN263
IR[0] => Mux55.IN263
IR[0] => Mux56.IN263
IR[0] => Mux57.IN263
IR[0] => Mux58.IN263
IR[0] => Mux59.IN263
IR[0] => Mux60.IN263
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux93.IN36
IR[0] => Mux94.IN35
IR[0] => Mux95.IN36
IR[0] => Mux96.IN36
IR[0] => Mux97.IN36
IR[0] => Mux98.IN36
IR[0] => Mux99.IN36
IR[0] => Mux100.IN36
IR[0] => Mux101.IN36
IR[0] => Mux102.IN36
IR[0] => Mux103.IN36
IR[0] => Mux104.IN36
IR[0] => Mux105.IN36
IR[0] => Mux106.IN36
IR[0] => Mux107.IN36
IR[0] => Mux108.IN36
IR[0] => Mux109.IN36
IR[0] => Mux110.IN36
IR[0] => Mux111.IN36
IR[0] => Mux112.IN36
IR[0] => Mux113.IN36
IR[0] => Mux114.IN36
IR[0] => Mux115.IN36
IR[0] => Mux116.IN36
IR[0] => Mux117.IN19
IR[0] => Mux118.IN19
IR[0] => Mux119.IN36
IR[0] => Mux120.IN36
IR[0] => Mux121.IN36
IR[0] => Mux122.IN36
IR[0] => Mux123.IN36
IR[0] => Mux124.IN19
IR[0] => Mux141.IN5
IR[0] => Mux142.IN5
IR[0] => Mux143.IN5
IR[0] => Mux144.IN5
IR[0] => Mux7.IN5
IR[0] => Mux9.IN7
IR[0] => Equal1.IN4
IR[0] => Equal3.IN2
IR[0] => Equal6.IN0
IR[0] => Equal7.IN1
IR[0] => Equal8.IN1
IR[1] => Mux1.IN4
IR[1] => Mux2.IN4
IR[1] => Mux3.IN4
IR[1] => Mux4.IN4
IR[1] => Mux5.IN4
IR[1] => Mux6.IN4
IR[1] => process_0.IN1
IR[1] => Mux40.IN68
IR[1] => Mux41.IN262
IR[1] => Mux42.IN262
IR[1] => Mux43.IN262
IR[1] => Mux44.IN262
IR[1] => Mux45.IN262
IR[1] => Mux46.IN262
IR[1] => Mux47.IN262
IR[1] => Mux48.IN262
IR[1] => Mux49.IN262
IR[1] => Mux50.IN262
IR[1] => Mux51.IN262
IR[1] => Mux52.IN262
IR[1] => Mux53.IN262
IR[1] => Mux54.IN262
IR[1] => Mux55.IN262
IR[1] => Mux56.IN262
IR[1] => Mux57.IN262
IR[1] => Mux58.IN262
IR[1] => Mux59.IN262
IR[1] => Mux60.IN262
IR[1] => Mux61.IN262
IR[1] => Mux62.IN262
IR[1] => Mux93.IN35
IR[1] => Mux94.IN34
IR[1] => Mux95.IN35
IR[1] => Mux96.IN35
IR[1] => Mux97.IN35
IR[1] => Mux98.IN35
IR[1] => Mux99.IN35
IR[1] => Mux100.IN35
IR[1] => Mux101.IN35
IR[1] => Mux102.IN35
IR[1] => Mux103.IN35
IR[1] => Mux104.IN35
IR[1] => Mux105.IN35
IR[1] => Mux106.IN35
IR[1] => Mux107.IN35
IR[1] => Mux108.IN35
IR[1] => Mux109.IN35
IR[1] => Mux110.IN35
IR[1] => Mux111.IN35
IR[1] => Mux112.IN35
IR[1] => Mux113.IN35
IR[1] => Mux114.IN35
IR[1] => Mux115.IN35
IR[1] => Mux116.IN35
IR[1] => Mux119.IN35
IR[1] => Mux120.IN35
IR[1] => Mux121.IN35
IR[1] => Mux122.IN35
IR[1] => Mux123.IN35
IR[1] => Mux141.IN4
IR[1] => Mux142.IN4
IR[1] => Mux143.IN4
IR[1] => Mux144.IN4
IR[1] => Equal1.IN7
IR[1] => Equal3.IN1
IR[1] => Equal6.IN1
IR[1] => Equal7.IN3
IR[1] => Equal8.IN7
IR[2] => process_0.IN0
IR[2] => Mux40.IN67
IR[2] => Mux41.IN261
IR[2] => Mux42.IN261
IR[2] => Mux43.IN261
IR[2] => Mux44.IN261
IR[2] => Mux45.IN261
IR[2] => Mux46.IN261
IR[2] => Mux47.IN261
IR[2] => Mux48.IN261
IR[2] => Mux49.IN261
IR[2] => Mux50.IN261
IR[2] => Mux51.IN261
IR[2] => Mux52.IN261
IR[2] => Mux53.IN261
IR[2] => Mux54.IN261
IR[2] => Mux55.IN261
IR[2] => Mux56.IN261
IR[2] => Mux57.IN261
IR[2] => Mux58.IN261
IR[2] => Mux59.IN261
IR[2] => Mux60.IN261
IR[2] => Mux61.IN261
IR[2] => Mux62.IN261
IR[2] => Mux93.IN34
IR[2] => Mux94.IN33
IR[2] => Mux95.IN34
IR[2] => Mux96.IN34
IR[2] => Mux97.IN34
IR[2] => Mux98.IN34
IR[2] => Mux99.IN34
IR[2] => Mux100.IN34
IR[2] => Mux101.IN34
IR[2] => Mux102.IN34
IR[2] => Mux103.IN34
IR[2] => Mux104.IN34
IR[2] => Mux105.IN34
IR[2] => Mux106.IN34
IR[2] => Mux107.IN34
IR[2] => Mux108.IN34
IR[2] => Mux109.IN34
IR[2] => Mux110.IN34
IR[2] => Mux111.IN34
IR[2] => Mux112.IN34
IR[2] => Mux113.IN34
IR[2] => Mux114.IN34
IR[2] => Mux115.IN34
IR[2] => Mux116.IN34
IR[2] => Mux117.IN18
IR[2] => Mux118.IN18
IR[2] => Mux119.IN34
IR[2] => Mux120.IN34
IR[2] => Mux121.IN34
IR[2] => Mux122.IN34
IR[2] => Mux123.IN34
IR[2] => Mux124.IN18
IR[2] => Mux125.IN10
IR[2] => Mux130.IN10
IR[2] => Mux131.IN10
IR[2] => Mux132.IN10
IR[2] => Equal1.IN3
IR[2] => Equal3.IN4
IR[2] => Equal7.IN2
IR[2] => Equal8.IN6
IR[2] => Equal10.IN0
IR[2] => Equal11.IN1
IR[3] => Mux40.IN66
IR[3] => Mux41.IN260
IR[3] => Mux42.IN260
IR[3] => Mux43.IN260
IR[3] => Mux44.IN260
IR[3] => Mux45.IN260
IR[3] => Mux46.IN260
IR[3] => Mux47.IN260
IR[3] => Mux48.IN260
IR[3] => Mux49.IN260
IR[3] => Mux50.IN260
IR[3] => Mux51.IN260
IR[3] => Mux52.IN260
IR[3] => Mux53.IN260
IR[3] => Mux54.IN260
IR[3] => Mux55.IN260
IR[3] => Mux56.IN260
IR[3] => Mux57.IN260
IR[3] => Mux58.IN260
IR[3] => Mux59.IN260
IR[3] => Mux60.IN260
IR[3] => Mux61.IN260
IR[3] => Mux62.IN260
IR[3] => Mux93.IN33
IR[3] => Mux94.IN32
IR[3] => Mux95.IN33
IR[3] => Mux96.IN33
IR[3] => Mux97.IN33
IR[3] => Mux98.IN33
IR[3] => Mux99.IN33
IR[3] => Mux100.IN33
IR[3] => Mux101.IN33
IR[3] => Mux102.IN33
IR[3] => Mux103.IN33
IR[3] => Mux104.IN33
IR[3] => Mux105.IN33
IR[3] => Mux106.IN33
IR[3] => Mux107.IN33
IR[3] => Mux108.IN33
IR[3] => Mux109.IN33
IR[3] => Mux110.IN33
IR[3] => Mux111.IN33
IR[3] => Mux112.IN33
IR[3] => Mux113.IN33
IR[3] => Mux114.IN33
IR[3] => Mux115.IN33
IR[3] => Mux116.IN33
IR[3] => Mux117.IN17
IR[3] => Mux118.IN17
IR[3] => Mux119.IN33
IR[3] => Mux120.IN33
IR[3] => Mux121.IN33
IR[3] => Mux122.IN33
IR[3] => Mux123.IN33
IR[3] => Mux124.IN17
IR[3] => Mux125.IN9
IR[3] => Mux130.IN9
IR[3] => Mux131.IN9
IR[3] => Mux132.IN9
IR[3] => Equal1.IN2
IR[3] => Equal3.IN3
IR[3] => Equal7.IN0
IR[3] => Equal8.IN5
IR[3] => Equal10.IN2
IR[3] => Equal11.IN2
IR[4] => Mux22.IN19
IR[4] => Mux23.IN19
IR[4] => Mux24.IN19
IR[4] => Mux28.IN19
IR[4] => Mux29.IN19
IR[4] => Mux30.IN19
IR[4] => Mux31.IN19
IR[4] => Mux40.IN65
IR[4] => Mux41.IN259
IR[4] => Mux42.IN259
IR[4] => Mux43.IN259
IR[4] => Mux44.IN259
IR[4] => Mux45.IN259
IR[4] => Mux46.IN259
IR[4] => Mux47.IN259
IR[4] => Mux48.IN259
IR[4] => Mux49.IN259
IR[4] => Mux50.IN259
IR[4] => Mux51.IN259
IR[4] => Mux52.IN259
IR[4] => Mux53.IN259
IR[4] => Mux54.IN259
IR[4] => Mux55.IN259
IR[4] => Mux56.IN259
IR[4] => Mux57.IN259
IR[4] => Mux58.IN259
IR[4] => Mux59.IN259
IR[4] => Mux60.IN259
IR[4] => Mux61.IN259
IR[4] => Mux62.IN259
IR[4] => Mux93.IN32
IR[4] => Mux94.IN31
IR[4] => Mux95.IN32
IR[4] => Mux96.IN32
IR[4] => Mux97.IN32
IR[4] => Mux98.IN32
IR[4] => Mux99.IN32
IR[4] => Mux100.IN32
IR[4] => Mux101.IN32
IR[4] => Mux102.IN32
IR[4] => Mux103.IN32
IR[4] => Mux104.IN32
IR[4] => Mux105.IN32
IR[4] => Mux106.IN32
IR[4] => Mux107.IN32
IR[4] => Mux108.IN32
IR[4] => Mux109.IN32
IR[4] => Mux110.IN32
IR[4] => Mux111.IN32
IR[4] => Mux112.IN32
IR[4] => Mux113.IN32
IR[4] => Mux114.IN32
IR[4] => Mux115.IN32
IR[4] => Mux116.IN32
IR[4] => Mux117.IN16
IR[4] => Mux118.IN16
IR[4] => Mux119.IN32
IR[4] => Mux120.IN32
IR[4] => Mux121.IN32
IR[4] => Mux122.IN32
IR[4] => Mux123.IN32
IR[4] => Mux124.IN16
IR[4] => Mux125.IN8
IR[4] => Mux130.IN8
IR[4] => Mux131.IN8
IR[4] => Mux132.IN8
IR[4] => Mux4.IN3
IR[4] => process_0.IN1
IR[4] => Equal1.IN1
IR[4] => Equal3.IN0
IR[4] => Equal8.IN4
IR[4] => Equal10.IN1
IR[4] => Equal11.IN0
IR[5] => Mux0.IN6
IR[5] => Mux7.IN10
IR[5] => Mux8.IN10
IR[5] => Mux9.IN10
IR[5] => Mux10.IN10
IR[5] => Mux11.IN10
IR[5] => Mux12.IN10
IR[5] => Mux13.IN9
IR[5] => Mux22.IN18
IR[5] => Mux23.IN18
IR[5] => Mux24.IN18
IR[5] => Mux28.IN18
IR[5] => Mux29.IN18
IR[5] => Mux30.IN18
IR[5] => Mux31.IN18
IR[5] => Mux41.IN258
IR[5] => Mux42.IN258
IR[5] => Mux43.IN258
IR[5] => Mux44.IN258
IR[5] => Mux45.IN258
IR[5] => Mux46.IN258
IR[5] => Mux47.IN258
IR[5] => Mux48.IN258
IR[5] => Mux49.IN258
IR[5] => Mux50.IN258
IR[5] => Mux51.IN258
IR[5] => Mux52.IN258
IR[5] => Mux53.IN258
IR[5] => Mux54.IN258
IR[5] => Mux55.IN258
IR[5] => Mux56.IN258
IR[5] => Mux57.IN258
IR[5] => Mux58.IN258
IR[5] => Mux59.IN258
IR[5] => Mux60.IN258
IR[5] => Mux61.IN258
IR[5] => Mux62.IN258
IR[5] => LCycle.DATAB
IR[5] => LCycle.DATAB
IR[5] => Mux126.IN10
IR[5] => Mux128.IN10
IR[5] => Mux129.IN10
IR[5] => ALU_Op.DATAA
IR[5] => ALU_Op.DATAA
IR[5] => Mux133.IN10
IR[5] => Mux134.IN10
IR[5] => Mux135.IN10
IR[5] => Mux136.IN5
IR[5] => Mux136.IN6
IR[5] => Mux136.IN7
IR[5] => Mux136.IN8
IR[5] => Mux136.IN9
IR[5] => Mux136.IN10
IR[5] => Mux137.IN10
IR[5] => Mux138.IN10
IR[5] => Mux139.IN10
IR[5] => Mux140.IN3
IR[5] => Mux140.IN4
IR[5] => Mux140.IN5
IR[5] => Mux140.IN6
IR[5] => Mux140.IN7
IR[5] => Mux140.IN8
IR[5] => Mux140.IN9
IR[5] => Mux140.IN10
IR[5] => Mux144.IN3
IR[5] => Equal1.IN6
IR[5] => Jump.OUTPUTSELECT
IR[5] => Jump.OUTPUTSELECT
IR[5] => LDDI.OUTPUTSELECT
IR[5] => LDBAL.OUTPUTSELECT
IR[5] => LDBAH.OUTPUTSELECT
IR[5] => Set_Addr_To.OUTPUTSELECT
IR[5] => BAAdd.OUTPUTSELECT
IR[5] => LCycle.DATAB
IR[5] => Equal4.IN2
IR[5] => Equal8.IN3
IR[5] => Equal9.IN1
IR[6] => Mux0.IN5
IR[6] => Mux7.IN9
IR[6] => Mux8.IN9
IR[6] => Mux9.IN9
IR[6] => Mux10.IN9
IR[6] => Mux11.IN9
IR[6] => Mux12.IN9
IR[6] => Mux13.IN8
IR[6] => Mux22.IN17
IR[6] => Mux23.IN17
IR[6] => Mux24.IN17
IR[6] => Mux28.IN17
IR[6] => Mux29.IN17
IR[6] => Mux30.IN17
IR[6] => Mux31.IN17
IR[6] => Mux41.IN257
IR[6] => Mux42.IN257
IR[6] => Mux43.IN257
IR[6] => Mux44.IN257
IR[6] => Mux45.IN257
IR[6] => Mux46.IN257
IR[6] => Mux47.IN257
IR[6] => Mux48.IN257
IR[6] => Mux49.IN257
IR[6] => Mux50.IN257
IR[6] => Mux51.IN257
IR[6] => Mux52.IN257
IR[6] => Mux53.IN257
IR[6] => Mux54.IN257
IR[6] => Mux55.IN257
IR[6] => Mux56.IN257
IR[6] => Mux57.IN257
IR[6] => Mux58.IN257
IR[6] => Mux59.IN257
IR[6] => Mux60.IN257
IR[6] => Mux61.IN257
IR[6] => Mux62.IN257
IR[6] => Mux126.IN9
IR[6] => Mux127.IN5
IR[6] => Mux128.IN9
IR[6] => Mux129.IN9
IR[6] => ALU_Op.DATAA
IR[6] => Mux133.IN9
IR[6] => Mux134.IN9
IR[6] => Mux135.IN4
IR[6] => Mux135.IN5
IR[6] => Mux135.IN6
IR[6] => Mux135.IN7
IR[6] => Mux135.IN8
IR[6] => Mux135.IN9
IR[6] => Mux136.IN4
IR[6] => Mux137.IN9
IR[6] => Mux138.IN9
IR[6] => Mux139.IN2
IR[6] => Mux139.IN3
IR[6] => Mux139.IN4
IR[6] => Mux139.IN5
IR[6] => Mux139.IN6
IR[6] => Mux139.IN7
IR[6] => Mux139.IN8
IR[6] => Mux139.IN9
IR[6] => Mux140.IN2
IR[6] => Mux143.IN3
IR[6] => Equal1.IN0
IR[6] => Equal2.IN1
IR[6] => Equal4.IN1
IR[6] => Equal5.IN0
IR[6] => Equal8.IN0
IR[6] => Equal9.IN0
IR[7] => Mux0.IN4
IR[7] => Mux7.IN8
IR[7] => Mux8.IN8
IR[7] => Mux9.IN8
IR[7] => Mux10.IN8
IR[7] => Mux11.IN8
IR[7] => Mux12.IN8
IR[7] => Mux13.IN7
IR[7] => Mux22.IN16
IR[7] => Mux23.IN16
IR[7] => Mux24.IN16
IR[7] => Mux28.IN16
IR[7] => Mux29.IN16
IR[7] => Mux30.IN16
IR[7] => Mux31.IN16
IR[7] => Mux40.IN64
IR[7] => Mux41.IN256
IR[7] => Mux42.IN256
IR[7] => Mux43.IN256
IR[7] => Mux44.IN256
IR[7] => Mux45.IN256
IR[7] => Mux46.IN256
IR[7] => Mux47.IN256
IR[7] => Mux48.IN256
IR[7] => Mux49.IN256
IR[7] => Mux50.IN256
IR[7] => Mux51.IN256
IR[7] => Mux52.IN256
IR[7] => Mux53.IN256
IR[7] => Mux54.IN256
IR[7] => Mux55.IN256
IR[7] => Mux56.IN256
IR[7] => Mux57.IN256
IR[7] => Mux58.IN256
IR[7] => Mux59.IN256
IR[7] => Mux60.IN256
IR[7] => Mux61.IN256
IR[7] => Mux62.IN256
IR[7] => Mux126.IN8
IR[7] => Mux127.IN4
IR[7] => Mux128.IN8
IR[7] => Mux129.IN8
IR[7] => ALU_Op.DATAA
IR[7] => Mux133.IN8
IR[7] => Mux134.IN3
IR[7] => Mux134.IN4
IR[7] => Mux134.IN5
IR[7] => Mux134.IN6
IR[7] => Mux134.IN7
IR[7] => Mux134.IN8
IR[7] => Mux135.IN3
IR[7] => Mux136.IN3
IR[7] => Mux137.IN8
IR[7] => Mux138.IN1
IR[7] => Mux138.IN2
IR[7] => Mux138.IN3
IR[7] => Mux138.IN4
IR[7] => Mux138.IN5
IR[7] => Mux138.IN6
IR[7] => Mux138.IN7
IR[7] => Mux138.IN8
IR[7] => Mux139.IN1
IR[7] => Mux140.IN1
IR[7] => Mux142.IN3
IR[7] => Equal1.IN5
IR[7] => Equal2.IN0
IR[7] => Equal4.IN0
IR[7] => Equal5.IN1
IR[7] => Equal8.IN2
IR[7] => Equal9.IN2
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux32.IN10
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN10
MCycle[0] => Mux36.IN10
MCycle[0] => Mux37.IN10
MCycle[0] => Mux38.IN10
MCycle[0] => Mux39.IN10
MCycle[0] => Mux63.IN10
MCycle[0] => Mux64.IN10
MCycle[0] => Mux65.IN10
MCycle[0] => Mux66.IN10
MCycle[0] => Mux67.IN10
MCycle[0] => Mux68.IN10
MCycle[0] => Mux69.IN10
MCycle[0] => Mux70.IN10
MCycle[0] => Mux71.IN10
MCycle[0] => Mux72.IN10
MCycle[0] => Mux73.IN10
MCycle[0] => Mux74.IN10
MCycle[0] => Mux75.IN10
MCycle[0] => Mux76.IN10
MCycle[0] => Mux77.IN10
MCycle[0] => Mux78.IN10
MCycle[0] => Mux79.IN10
MCycle[0] => Mux80.IN10
MCycle[0] => Mux81.IN10
MCycle[0] => Mux82.IN10
MCycle[0] => Mux83.IN10
MCycle[0] => Mux84.IN10
MCycle[0] => Mux85.IN10
MCycle[0] => Mux87.IN10
MCycle[0] => Mux88.IN10
MCycle[0] => Mux89.IN10
MCycle[0] => Mux91.IN10
MCycle[0] => Mux92.IN10
MCycle[0] => Equal12.IN2
MCycle[1] => Mux14.IN5
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN5
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux32.IN9
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN9
MCycle[1] => Mux36.IN9
MCycle[1] => Mux37.IN9
MCycle[1] => Mux38.IN9
MCycle[1] => Mux39.IN9
MCycle[1] => Mux63.IN9
MCycle[1] => Mux64.IN9
MCycle[1] => Mux65.IN9
MCycle[1] => Mux66.IN9
MCycle[1] => Mux67.IN9
MCycle[1] => Mux68.IN9
MCycle[1] => Mux69.IN9
MCycle[1] => Mux70.IN9
MCycle[1] => Mux71.IN9
MCycle[1] => Mux72.IN9
MCycle[1] => Mux73.IN9
MCycle[1] => Mux74.IN9
MCycle[1] => Mux75.IN9
MCycle[1] => Mux76.IN9
MCycle[1] => Mux77.IN9
MCycle[1] => Mux78.IN9
MCycle[1] => Mux79.IN9
MCycle[1] => Mux80.IN9
MCycle[1] => Mux81.IN9
MCycle[1] => Mux82.IN9
MCycle[1] => Mux83.IN9
MCycle[1] => Mux84.IN9
MCycle[1] => Mux85.IN9
MCycle[1] => Mux86.IN5
MCycle[1] => Mux87.IN9
MCycle[1] => Mux88.IN9
MCycle[1] => Mux89.IN9
MCycle[1] => Mux90.IN5
MCycle[1] => Mux91.IN9
MCycle[1] => Mux92.IN9
MCycle[1] => Equal12.IN1
MCycle[2] => Mux14.IN4
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN4
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux32.IN8
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN8
MCycle[2] => Mux36.IN8
MCycle[2] => Mux37.IN8
MCycle[2] => Mux38.IN8
MCycle[2] => Mux39.IN8
MCycle[2] => Mux63.IN8
MCycle[2] => Mux64.IN8
MCycle[2] => Mux65.IN8
MCycle[2] => Mux66.IN8
MCycle[2] => Mux67.IN8
MCycle[2] => Mux68.IN8
MCycle[2] => Mux69.IN8
MCycle[2] => Mux70.IN8
MCycle[2] => Mux71.IN8
MCycle[2] => Mux72.IN8
MCycle[2] => Mux73.IN8
MCycle[2] => Mux74.IN8
MCycle[2] => Mux75.IN8
MCycle[2] => Mux76.IN8
MCycle[2] => Mux77.IN8
MCycle[2] => Mux78.IN8
MCycle[2] => Mux79.IN8
MCycle[2] => Mux80.IN8
MCycle[2] => Mux81.IN8
MCycle[2] => Mux82.IN8
MCycle[2] => Mux83.IN8
MCycle[2] => Mux84.IN8
MCycle[2] => Mux85.IN8
MCycle[2] => Mux86.IN4
MCycle[2] => Mux87.IN8
MCycle[2] => Mux88.IN8
MCycle[2] => Mux89.IN8
MCycle[2] => Mux90.IN4
MCycle[2] => Mux91.IN8
MCycle[2] => Mux92.IN8
MCycle[2] => Equal12.IN0
P[0] => Mux0.IN10
P[0] => Mux0.IN2
P[1] => Mux0.IN9
P[1] => Mux0.IN3
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => Mux0.IN8
P[6] => Mux0.IN1
P[7] => Mux0.IN7
P[7] => Mux0.IN0
LCycle[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
LCycle[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
LCycle[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
Write_Data[0] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
Write_Data[1] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
Write_Data[2] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
Jump[0] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
Jump[1] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
BAAdd[0] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
BAAdd[1] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
BreakAtNA <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
ADAdd <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
AddY <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
PCAdd <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
Inc_S <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
Dec_S <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
LDA <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
LDP <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
LDX <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
LDY <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
LDS <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
LDDI <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
LDALU <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
LDAD <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
LDBAL <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
LDBAH <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
SaveP <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux101.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|T65:GLB6502|T65_ALU:alu
Mode[0] => ~NO_FANOUT~
Mode[1] => ~NO_FANOUT~
Op[0] => Mux0.IN9
Op[0] => Mux1.IN8
Op[0] => Mux2.IN8
Op[0] => Mux3.IN8
Op[0] => Mux4.IN8
Op[0] => Mux5.IN8
Op[0] => Mux6.IN8
Op[0] => Mux7.IN9
Op[0] => Mux8.IN3
Op[0] => Mux9.IN3
Op[0] => Mux10.IN3
Op[0] => Mux11.IN15
Op[0] => \process_1:C.IN0
Op[1] => Mux0.IN8
Op[1] => Mux1.IN7
Op[1] => Mux2.IN7
Op[1] => Mux3.IN7
Op[1] => Mux4.IN7
Op[1] => Mux5.IN7
Op[1] => Mux6.IN7
Op[1] => Mux7.IN8
Op[1] => Mux8.IN2
Op[1] => Mux9.IN2
Op[1] => Mux10.IN2
Op[1] => Mux11.IN14
Op[2] => Mux0.IN7
Op[2] => Mux1.IN6
Op[2] => Mux2.IN6
Op[2] => Mux3.IN6
Op[2] => Mux4.IN6
Op[2] => Mux5.IN6
Op[2] => Mux6.IN6
Op[2] => Mux7.IN7
Op[2] => Mux8.IN1
Op[2] => Mux9.IN1
Op[2] => Mux10.IN1
Op[2] => Mux11.IN13
Op[3] => Mux0.IN6
Op[3] => Mux1.IN5
Op[3] => Mux2.IN5
Op[3] => Mux3.IN5
Op[3] => Mux4.IN5
Op[3] => Mux5.IN5
Op[3] => Mux6.IN5
Op[3] => Mux7.IN6
Op[3] => Mux8.IN0
Op[3] => Mux9.IN0
Op[3] => Mux10.IN0
Op[3] => Mux11.IN12
BusA[0] => Add0.IN5
BusA[0] => Add5.IN9
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Add9.IN16
BusA[0] => Add10.IN16
BusA[0] => Mux6.IN16
BusA[0] => Mux6.IN17
BusA[0] => Mux7.IN12
BusA[0] => Mux7.IN13
BusA[0] => Mux7.IN14
BusA[0] => Mux7.IN15
BusA[0] => Mux7.IN16
BusA[0] => Mux9.IN6
BusA[0] => Mux9.IN7
BusA[1] => Add0.IN4
BusA[1] => Add5.IN8
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add9.IN15
BusA[1] => Add10.IN15
BusA[1] => Mux5.IN16
BusA[1] => Mux5.IN17
BusA[1] => Mux6.IN11
BusA[1] => Mux6.IN12
BusA[1] => Mux6.IN13
BusA[1] => Mux6.IN14
BusA[1] => Mux6.IN15
BusA[1] => Mux7.IN10
BusA[1] => Mux7.IN11
BusA[2] => Add0.IN3
BusA[2] => Add5.IN7
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add9.IN14
BusA[2] => Add10.IN14
BusA[2] => Mux4.IN16
BusA[2] => Mux4.IN17
BusA[2] => Mux5.IN11
BusA[2] => Mux5.IN12
BusA[2] => Mux5.IN13
BusA[2] => Mux5.IN14
BusA[2] => Mux5.IN15
BusA[2] => Mux6.IN9
BusA[2] => Mux6.IN10
BusA[3] => Add0.IN2
BusA[3] => Add5.IN6
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add9.IN13
BusA[3] => Add10.IN13
BusA[3] => Mux3.IN16
BusA[3] => Mux3.IN17
BusA[3] => Mux4.IN11
BusA[3] => Mux4.IN12
BusA[3] => Mux4.IN13
BusA[3] => Mux4.IN14
BusA[3] => Mux4.IN15
BusA[3] => Mux5.IN9
BusA[3] => Mux5.IN10
BusA[4] => Add1.IN6
BusA[4] => Add3.IN5
BusA[4] => Add6.IN10
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add9.IN12
BusA[4] => Add10.IN12
BusA[4] => Mux2.IN16
BusA[4] => Mux2.IN17
BusA[4] => Mux3.IN11
BusA[4] => Mux3.IN12
BusA[4] => Mux3.IN13
BusA[4] => Mux3.IN14
BusA[4] => Mux3.IN15
BusA[4] => Mux4.IN9
BusA[4] => Mux4.IN10
BusA[5] => Add1.IN5
BusA[5] => Add3.IN4
BusA[5] => Add6.IN9
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add9.IN11
BusA[5] => Add10.IN11
BusA[5] => Mux1.IN16
BusA[5] => Mux1.IN17
BusA[5] => Mux2.IN11
BusA[5] => Mux2.IN12
BusA[5] => Mux2.IN13
BusA[5] => Mux2.IN14
BusA[5] => Mux2.IN15
BusA[5] => Mux3.IN9
BusA[5] => Mux3.IN10
BusA[6] => Add1.IN4
BusA[6] => Add3.IN3
BusA[6] => Add6.IN8
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add9.IN10
BusA[6] => Add10.IN10
BusA[6] => Mux0.IN15
BusA[6] => Mux0.IN16
BusA[6] => Mux1.IN11
BusA[6] => Mux1.IN12
BusA[6] => Mux1.IN13
BusA[6] => Mux1.IN14
BusA[6] => Mux1.IN15
BusA[6] => Mux2.IN9
BusA[6] => Mux2.IN10
BusA[7] => Add1.IN3
BusA[7] => Add3.IN2
BusA[7] => ADC_V.IN1
BusA[7] => Add6.IN7
BusA[7] => SBC_V.IN1
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add9.IN9
BusA[7] => Add10.IN9
BusA[7] => Mux0.IN10
BusA[7] => Mux0.IN11
BusA[7] => Mux0.IN12
BusA[7] => Mux0.IN13
BusA[7] => Mux0.IN14
BusA[7] => Mux1.IN9
BusA[7] => Mux1.IN10
BusA[7] => Mux9.IN4
BusA[7] => Mux9.IN5
BusB[0] => Add0.IN9
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Add5.IN5
BusB[1] => Add0.IN8
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Add5.IN4
BusB[2] => Add0.IN7
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Add5.IN3
BusB[3] => Add0.IN6
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Add5.IN2
BusB[4] => Add1.IN10
BusB[4] => Add3.IN9
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Add6.IN6
BusB[5] => Add1.IN9
BusB[5] => Add3.IN8
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Add6.IN5
BusB[6] => Add1.IN8
BusB[6] => Add3.IN7
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Mux8.IN4
BusB[6] => Add6.IN4
BusB[7] => Add1.IN7
BusB[7] => Add3.IN6
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Mux10.IN4
BusB[7] => Add6.IN3
P_In[0] => Add0.IN10
P_In[0] => \process_1:C.IN1
P_In[0] => Mux0.IN17
P_In[0] => Mux7.IN17
P_In[0] => Mux9.IN8
P_In[0] => Mux9.IN9
P_In[0] => Mux9.IN10
P_In[0] => Mux9.IN11
P_In[0] => Mux9.IN12
P_In[0] => Mux9.IN13
P_In[0] => Mux9.IN14
P_In[0] => Mux9.IN15
P_In[0] => Mux9.IN16
P_In[1] => Mux11.IN16
P_In[2] => P_Out[2].DATAIN
P_In[3] => process_0.IN1
P_In[3] => process_0.IN1
P_In[3] => \process_1:AL[4].OUTPUTSELECT
P_In[3] => \process_1:AL[3].OUTPUTSELECT
P_In[3] => \process_1:AL[2].OUTPUTSELECT
P_In[3] => \process_1:AH[4].OUTPUTSELECT
P_In[3] => \process_1:AH[3].OUTPUTSELECT
P_In[3] => \process_1:AH[2].OUTPUTSELECT
P_In[3] => P_Out[3].DATAIN
P_In[4] => P_Out[4].DATAIN
P_In[5] => P_Out[5].DATAIN
P_In[6] => Mux8.IN5
P_In[6] => Mux8.IN6
P_In[6] => Mux8.IN7
P_In[6] => Mux8.IN8
P_In[6] => Mux8.IN9
P_In[6] => Mux8.IN10
P_In[6] => Mux8.IN11
P_In[6] => Mux8.IN12
P_In[6] => Mux8.IN13
P_In[6] => Mux8.IN14
P_In[6] => Mux8.IN15
P_In[6] => Mux8.IN16
P_In[6] => Mux8.IN17
P_In[7] => Mux10.IN5
P_Out[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
P_Out[1] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
P_Out[2] <= P_In[2].DB_MAX_OUTPUT_PORT_TYPE
P_Out[3] <= P_In[3].DB_MAX_OUTPUT_PORT_TYPE
P_Out[4] <= P_In[4].DB_MAX_OUTPUT_PORT_TYPE
P_Out[5] <= P_In[5].DB_MAX_OUTPUT_PORT_TYPE
P_Out[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
P_Out[7] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|disk02:disk02_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|coco3fpga_dw|disk02:disk02_inst|altsyncram:altsyncram_component
wren_a => altsyncram_vcg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vcg1:auto_generated.data_a[0]
data_a[1] => altsyncram_vcg1:auto_generated.data_a[1]
data_a[2] => altsyncram_vcg1:auto_generated.data_a[2]
data_a[3] => altsyncram_vcg1:auto_generated.data_a[3]
data_a[4] => altsyncram_vcg1:auto_generated.data_a[4]
data_a[5] => altsyncram_vcg1:auto_generated.data_a[5]
data_a[6] => altsyncram_vcg1:auto_generated.data_a[6]
data_a[7] => altsyncram_vcg1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vcg1:auto_generated.address_a[0]
address_a[1] => altsyncram_vcg1:auto_generated.address_a[1]
address_a[2] => altsyncram_vcg1:auto_generated.address_a[2]
address_a[3] => altsyncram_vcg1:auto_generated.address_a[3]
address_a[4] => altsyncram_vcg1:auto_generated.address_a[4]
address_a[5] => altsyncram_vcg1:auto_generated.address_a[5]
address_a[6] => altsyncram_vcg1:auto_generated.address_a[6]
address_a[7] => altsyncram_vcg1:auto_generated.address_a[7]
address_a[8] => altsyncram_vcg1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vcg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vcg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vcg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vcg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vcg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vcg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vcg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vcg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vcg1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|coco3fpga_dw|disk02:disk02_inst|altsyncram:altsyncram_component|altsyncram_vcg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|coco3fpga_dw|disk02_02:disk02_02_inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|coco3fpga_dw|disk02_02:disk02_02_inst|altsyncram:altsyncram_component
wren_a => altsyncram_3fn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3fn1:auto_generated.data_a[0]
data_a[1] => altsyncram_3fn1:auto_generated.data_a[1]
data_a[2] => altsyncram_3fn1:auto_generated.data_a[2]
data_a[3] => altsyncram_3fn1:auto_generated.data_a[3]
data_a[4] => altsyncram_3fn1:auto_generated.data_a[4]
data_a[5] => altsyncram_3fn1:auto_generated.data_a[5]
data_a[6] => altsyncram_3fn1:auto_generated.data_a[6]
data_a[7] => altsyncram_3fn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_3fn1:auto_generated.address_a[0]
address_a[1] => altsyncram_3fn1:auto_generated.address_a[1]
address_a[2] => altsyncram_3fn1:auto_generated.address_a[2]
address_a[3] => altsyncram_3fn1:auto_generated.address_a[3]
address_a[4] => altsyncram_3fn1:auto_generated.address_a[4]
address_a[5] => altsyncram_3fn1:auto_generated.address_a[5]
address_a[6] => altsyncram_3fn1:auto_generated.address_a[6]
address_a[7] => altsyncram_3fn1:auto_generated.address_a[7]
address_a[8] => altsyncram_3fn1:auto_generated.address_a[8]
address_a[9] => altsyncram_3fn1:auto_generated.address_a[9]
address_a[10] => altsyncram_3fn1:auto_generated.address_a[10]
address_a[11] => altsyncram_3fn1:auto_generated.address_a[11]
address_b[0] => altsyncram_3fn1:auto_generated.address_b[0]
address_b[1] => altsyncram_3fn1:auto_generated.address_b[1]
address_b[2] => altsyncram_3fn1:auto_generated.address_b[2]
address_b[3] => altsyncram_3fn1:auto_generated.address_b[3]
address_b[4] => altsyncram_3fn1:auto_generated.address_b[4]
address_b[5] => altsyncram_3fn1:auto_generated.address_b[5]
address_b[6] => altsyncram_3fn1:auto_generated.address_b[6]
address_b[7] => altsyncram_3fn1:auto_generated.address_b[7]
address_b[8] => altsyncram_3fn1:auto_generated.address_b[8]
address_b[9] => altsyncram_3fn1:auto_generated.address_b[9]
address_b[10] => altsyncram_3fn1:auto_generated.address_b[10]
address_b[11] => altsyncram_3fn1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3fn1:auto_generated.clock0
clock1 => altsyncram_3fn1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_3fn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_3fn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_3fn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_3fn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_3fn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_3fn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_3fn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_3fn1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|coco3fpga_dw|disk02_02:disk02_02_inst|altsyncram:altsyncram_component|altsyncram_3fn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|coco3fpga_dw|disk02_02:disk02_03_inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|coco3fpga_dw|disk02_02:disk02_03_inst|altsyncram:altsyncram_component
wren_a => altsyncram_3fn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3fn1:auto_generated.data_a[0]
data_a[1] => altsyncram_3fn1:auto_generated.data_a[1]
data_a[2] => altsyncram_3fn1:auto_generated.data_a[2]
data_a[3] => altsyncram_3fn1:auto_generated.data_a[3]
data_a[4] => altsyncram_3fn1:auto_generated.data_a[4]
data_a[5] => altsyncram_3fn1:auto_generated.data_a[5]
data_a[6] => altsyncram_3fn1:auto_generated.data_a[6]
data_a[7] => altsyncram_3fn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_3fn1:auto_generated.address_a[0]
address_a[1] => altsyncram_3fn1:auto_generated.address_a[1]
address_a[2] => altsyncram_3fn1:auto_generated.address_a[2]
address_a[3] => altsyncram_3fn1:auto_generated.address_a[3]
address_a[4] => altsyncram_3fn1:auto_generated.address_a[4]
address_a[5] => altsyncram_3fn1:auto_generated.address_a[5]
address_a[6] => altsyncram_3fn1:auto_generated.address_a[6]
address_a[7] => altsyncram_3fn1:auto_generated.address_a[7]
address_a[8] => altsyncram_3fn1:auto_generated.address_a[8]
address_a[9] => altsyncram_3fn1:auto_generated.address_a[9]
address_a[10] => altsyncram_3fn1:auto_generated.address_a[10]
address_a[11] => altsyncram_3fn1:auto_generated.address_a[11]
address_b[0] => altsyncram_3fn1:auto_generated.address_b[0]
address_b[1] => altsyncram_3fn1:auto_generated.address_b[1]
address_b[2] => altsyncram_3fn1:auto_generated.address_b[2]
address_b[3] => altsyncram_3fn1:auto_generated.address_b[3]
address_b[4] => altsyncram_3fn1:auto_generated.address_b[4]
address_b[5] => altsyncram_3fn1:auto_generated.address_b[5]
address_b[6] => altsyncram_3fn1:auto_generated.address_b[6]
address_b[7] => altsyncram_3fn1:auto_generated.address_b[7]
address_b[8] => altsyncram_3fn1:auto_generated.address_b[8]
address_b[9] => altsyncram_3fn1:auto_generated.address_b[9]
address_b[10] => altsyncram_3fn1:auto_generated.address_b[10]
address_b[11] => altsyncram_3fn1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3fn1:auto_generated.clock0
clock1 => altsyncram_3fn1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_3fn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_3fn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_3fn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_3fn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_3fn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_3fn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_3fn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_3fn1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|coco3fpga_dw|disk02_02:disk02_03_inst|altsyncram:altsyncram_component|altsyncram_3fn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|coco3fpga_dw|buffer_dp:buffer_dp_read
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|coco3fpga_dw|buffer_dp:buffer_dp_read|altsyncram:altsyncram_component
wren_a => altsyncram_cjo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cjo1:auto_generated.data_a[0]
data_a[1] => altsyncram_cjo1:auto_generated.data_a[1]
data_a[2] => altsyncram_cjo1:auto_generated.data_a[2]
data_a[3] => altsyncram_cjo1:auto_generated.data_a[3]
data_a[4] => altsyncram_cjo1:auto_generated.data_a[4]
data_a[5] => altsyncram_cjo1:auto_generated.data_a[5]
data_a[6] => altsyncram_cjo1:auto_generated.data_a[6]
data_a[7] => altsyncram_cjo1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_cjo1:auto_generated.address_a[0]
address_a[1] => altsyncram_cjo1:auto_generated.address_a[1]
address_a[2] => altsyncram_cjo1:auto_generated.address_a[2]
address_a[3] => altsyncram_cjo1:auto_generated.address_a[3]
address_a[4] => altsyncram_cjo1:auto_generated.address_a[4]
address_a[5] => altsyncram_cjo1:auto_generated.address_a[5]
address_a[6] => altsyncram_cjo1:auto_generated.address_a[6]
address_a[7] => altsyncram_cjo1:auto_generated.address_a[7]
address_a[8] => altsyncram_cjo1:auto_generated.address_a[8]
address_b[0] => altsyncram_cjo1:auto_generated.address_b[0]
address_b[1] => altsyncram_cjo1:auto_generated.address_b[1]
address_b[2] => altsyncram_cjo1:auto_generated.address_b[2]
address_b[3] => altsyncram_cjo1:auto_generated.address_b[3]
address_b[4] => altsyncram_cjo1:auto_generated.address_b[4]
address_b[5] => altsyncram_cjo1:auto_generated.address_b[5]
address_b[6] => altsyncram_cjo1:auto_generated.address_b[6]
address_b[7] => altsyncram_cjo1:auto_generated.address_b[7]
address_b[8] => altsyncram_cjo1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cjo1:auto_generated.clock0
clock1 => altsyncram_cjo1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_cjo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cjo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cjo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cjo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cjo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cjo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cjo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cjo1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|coco3fpga_dw|buffer_dp:buffer_dp_read|altsyncram:altsyncram_component|altsyncram_cjo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|coco3fpga_dw|buffer_dp:buffer_dp_write
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|coco3fpga_dw|buffer_dp:buffer_dp_write|altsyncram:altsyncram_component
wren_a => altsyncram_cjo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cjo1:auto_generated.data_a[0]
data_a[1] => altsyncram_cjo1:auto_generated.data_a[1]
data_a[2] => altsyncram_cjo1:auto_generated.data_a[2]
data_a[3] => altsyncram_cjo1:auto_generated.data_a[3]
data_a[4] => altsyncram_cjo1:auto_generated.data_a[4]
data_a[5] => altsyncram_cjo1:auto_generated.data_a[5]
data_a[6] => altsyncram_cjo1:auto_generated.data_a[6]
data_a[7] => altsyncram_cjo1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_cjo1:auto_generated.address_a[0]
address_a[1] => altsyncram_cjo1:auto_generated.address_a[1]
address_a[2] => altsyncram_cjo1:auto_generated.address_a[2]
address_a[3] => altsyncram_cjo1:auto_generated.address_a[3]
address_a[4] => altsyncram_cjo1:auto_generated.address_a[4]
address_a[5] => altsyncram_cjo1:auto_generated.address_a[5]
address_a[6] => altsyncram_cjo1:auto_generated.address_a[6]
address_a[7] => altsyncram_cjo1:auto_generated.address_a[7]
address_a[8] => altsyncram_cjo1:auto_generated.address_a[8]
address_b[0] => altsyncram_cjo1:auto_generated.address_b[0]
address_b[1] => altsyncram_cjo1:auto_generated.address_b[1]
address_b[2] => altsyncram_cjo1:auto_generated.address_b[2]
address_b[3] => altsyncram_cjo1:auto_generated.address_b[3]
address_b[4] => altsyncram_cjo1:auto_generated.address_b[4]
address_b[5] => altsyncram_cjo1:auto_generated.address_b[5]
address_b[6] => altsyncram_cjo1:auto_generated.address_b[6]
address_b[7] => altsyncram_cjo1:auto_generated.address_b[7]
address_b[8] => altsyncram_cjo1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cjo1:auto_generated.clock0
clock1 => altsyncram_cjo1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_cjo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cjo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cjo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cjo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cjo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cjo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cjo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cjo1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|coco3fpga_dw|buffer_dp:buffer_dp_write|altsyncram:altsyncram_component|altsyncram_cjo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|coco3fpga_dw|FIFO_READ:FIFO_READ_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|coco3fpga_dw|FIFO_READ:FIFO_READ_inst|dcfifo:dcfifo_component
data[0] => dcfifo_m6m1:auto_generated.data[0]
data[1] => dcfifo_m6m1:auto_generated.data[1]
data[2] => dcfifo_m6m1:auto_generated.data[2]
data[3] => dcfifo_m6m1:auto_generated.data[3]
data[4] => dcfifo_m6m1:auto_generated.data[4]
data[5] => dcfifo_m6m1:auto_generated.data[5]
data[6] => dcfifo_m6m1:auto_generated.data[6]
data[7] => dcfifo_m6m1:auto_generated.data[7]
q[0] <= dcfifo_m6m1:auto_generated.q[0]
q[1] <= dcfifo_m6m1:auto_generated.q[1]
q[2] <= dcfifo_m6m1:auto_generated.q[2]
q[3] <= dcfifo_m6m1:auto_generated.q[3]
q[4] <= dcfifo_m6m1:auto_generated.q[4]
q[5] <= dcfifo_m6m1:auto_generated.q[5]
q[6] <= dcfifo_m6m1:auto_generated.q[6]
q[7] <= dcfifo_m6m1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_m6m1:auto_generated.rdclk
rdreq => dcfifo_m6m1:auto_generated.rdreq
wrclk => dcfifo_m6m1:auto_generated.wrclk
wrreq => dcfifo_m6m1:auto_generated.wrreq
aclr => dcfifo_m6m1:auto_generated.aclr
rdempty <= dcfifo_m6m1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m6m1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|coco3fpga_dw|FIFO_READ:FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_m6m1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_hs61:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_hs61:fifo_ram.data_a[0]
data[1] => altsyncram_hs61:fifo_ram.data_a[1]
data[2] => altsyncram_hs61:fifo_ram.data_a[2]
data[3] => altsyncram_hs61:fifo_ram.data_a[3]
data[4] => altsyncram_hs61:fifo_ram.data_a[4]
data[5] => altsyncram_hs61:fifo_ram.data_a[5]
data[6] => altsyncram_hs61:fifo_ram.data_a[6]
data[7] => altsyncram_hs61:fifo_ram.data_a[7]
q[0] <= altsyncram_hs61:fifo_ram.q_b[0]
q[1] <= altsyncram_hs61:fifo_ram.q_b[1]
q[2] <= altsyncram_hs61:fifo_ram.q_b[2]
q[3] <= altsyncram_hs61:fifo_ram.q_b[3]
q[4] <= altsyncram_hs61:fifo_ram.q_b[4]
q[5] <= altsyncram_hs61:fifo_ram.q_b[5]
q[6] <= altsyncram_hs61:fifo_ram.q_b[6]
q[7] <= altsyncram_hs61:fifo_ram.q_b[7]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_hs61:fifo_ram.clock1
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_hs61:fifo_ram.clock0
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|coco3fpga_dw|FIFO_READ:FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_m6m1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_READ:FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_m6m1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_READ:FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_m6m1:auto_generated|altsyncram_hs61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE


|coco3fpga_dw|FIFO_READ:FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_m6m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe12.clock
clrn => dffpipe_pe9:dffpipe12.clrn
d[0] => dffpipe_pe9:dffpipe12.d[0]
d[1] => dffpipe_pe9:dffpipe12.d[1]
d[2] => dffpipe_pe9:dffpipe12.d[2]
d[3] => dffpipe_pe9:dffpipe12.d[3]
d[4] => dffpipe_pe9:dffpipe12.d[4]
d[5] => dffpipe_pe9:dffpipe12.d[5]
d[6] => dffpipe_pe9:dffpipe12.d[6]
d[7] => dffpipe_pe9:dffpipe12.d[7]
d[8] => dffpipe_pe9:dffpipe12.d[8]
d[9] => dffpipe_pe9:dffpipe12.d[9]
q[0] <= dffpipe_pe9:dffpipe12.q[0]
q[1] <= dffpipe_pe9:dffpipe12.q[1]
q[2] <= dffpipe_pe9:dffpipe12.q[2]
q[3] <= dffpipe_pe9:dffpipe12.q[3]
q[4] <= dffpipe_pe9:dffpipe12.q[4]
q[5] <= dffpipe_pe9:dffpipe12.q[5]
q[6] <= dffpipe_pe9:dffpipe12.q[6]
q[7] <= dffpipe_pe9:dffpipe12.q[7]
q[8] <= dffpipe_pe9:dffpipe12.q[8]
q[9] <= dffpipe_pe9:dffpipe12.q[9]


|coco3fpga_dw|FIFO_READ:FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_m6m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_READ:FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_m6m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe15.clock
clrn => dffpipe_qe9:dffpipe15.clrn
d[0] => dffpipe_qe9:dffpipe15.d[0]
d[1] => dffpipe_qe9:dffpipe15.d[1]
d[2] => dffpipe_qe9:dffpipe15.d[2]
d[3] => dffpipe_qe9:dffpipe15.d[3]
d[4] => dffpipe_qe9:dffpipe15.d[4]
d[5] => dffpipe_qe9:dffpipe15.d[5]
d[6] => dffpipe_qe9:dffpipe15.d[6]
d[7] => dffpipe_qe9:dffpipe15.d[7]
d[8] => dffpipe_qe9:dffpipe15.d[8]
d[9] => dffpipe_qe9:dffpipe15.d[9]
q[0] <= dffpipe_qe9:dffpipe15.q[0]
q[1] <= dffpipe_qe9:dffpipe15.q[1]
q[2] <= dffpipe_qe9:dffpipe15.q[2]
q[3] <= dffpipe_qe9:dffpipe15.q[3]
q[4] <= dffpipe_qe9:dffpipe15.q[4]
q[5] <= dffpipe_qe9:dffpipe15.q[5]
q[6] <= dffpipe_qe9:dffpipe15.q[6]
q[7] <= dffpipe_qe9:dffpipe15.q[7]
q[8] <= dffpipe_qe9:dffpipe15.q[8]
q[9] <= dffpipe_qe9:dffpipe15.q[9]


|coco3fpga_dw|FIFO_READ:FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_m6m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_READ:FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_m6m1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|coco3fpga_dw|FIFO_READ:FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_m6m1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component
data[0] => dcfifo_s6m1:auto_generated.data[0]
data[1] => dcfifo_s6m1:auto_generated.data[1]
data[2] => dcfifo_s6m1:auto_generated.data[2]
data[3] => dcfifo_s6m1:auto_generated.data[3]
data[4] => dcfifo_s6m1:auto_generated.data[4]
data[5] => dcfifo_s6m1:auto_generated.data[5]
data[6] => dcfifo_s6m1:auto_generated.data[6]
data[7] => dcfifo_s6m1:auto_generated.data[7]
q[0] <= dcfifo_s6m1:auto_generated.q[0]
q[1] <= dcfifo_s6m1:auto_generated.q[1]
q[2] <= dcfifo_s6m1:auto_generated.q[2]
q[3] <= dcfifo_s6m1:auto_generated.q[3]
q[4] <= dcfifo_s6m1:auto_generated.q[4]
q[5] <= dcfifo_s6m1:auto_generated.q[5]
q[6] <= dcfifo_s6m1:auto_generated.q[6]
q[7] <= dcfifo_s6m1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_s6m1:auto_generated.rdclk
rdreq => dcfifo_s6m1:auto_generated.rdreq
wrclk => dcfifo_s6m1:auto_generated.wrclk
wrreq => dcfifo_s6m1:auto_generated.wrreq
aclr => dcfifo_s6m1:auto_generated.aclr
rdempty <= dcfifo_s6m1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_s6m1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_hs61:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[9].IN0
aclr => rs_dgwp_reg[9].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[9].IN0
aclr => ws_dgrp_reg[9].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_hs61:fifo_ram.data_a[0]
data[1] => altsyncram_hs61:fifo_ram.data_a[1]
data[2] => altsyncram_hs61:fifo_ram.data_a[2]
data[3] => altsyncram_hs61:fifo_ram.data_a[3]
data[4] => altsyncram_hs61:fifo_ram.data_a[4]
data[5] => altsyncram_hs61:fifo_ram.data_a[5]
data[6] => altsyncram_hs61:fifo_ram.data_a[6]
data[7] => altsyncram_hs61:fifo_ram.data_a[7]
q[0] <= altsyncram_hs61:fifo_ram.q_b[0]
q[1] <= altsyncram_hs61:fifo_ram.q_b[1]
q[2] <= altsyncram_hs61:fifo_ram.q_b[2]
q[3] <= altsyncram_hs61:fifo_ram.q_b[3]
q[4] <= altsyncram_hs61:fifo_ram.q_b[4]
q[5] <= altsyncram_hs61:fifo_ram.q_b[5]
q[6] <= altsyncram_hs61:fifo_ram.q_b[6]
q[7] <= altsyncram_hs61:fifo_ram.q_b[7]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_hs61:fifo_ram.clock1
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_hs61:fifo_ram.clock0
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|altsyncram_hs61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_re9:dffpipe5.clock
clrn => dffpipe_re9:dffpipe5.clrn
d[0] => dffpipe_re9:dffpipe5.d[0]
d[1] => dffpipe_re9:dffpipe5.d[1]
d[2] => dffpipe_re9:dffpipe5.d[2]
d[3] => dffpipe_re9:dffpipe5.d[3]
d[4] => dffpipe_re9:dffpipe5.d[4]
d[5] => dffpipe_re9:dffpipe5.d[5]
d[6] => dffpipe_re9:dffpipe5.d[6]
d[7] => dffpipe_re9:dffpipe5.d[7]
d[8] => dffpipe_re9:dffpipe5.d[8]
d[9] => dffpipe_re9:dffpipe5.d[9]
q[0] <= dffpipe_re9:dffpipe5.q[0]
q[1] <= dffpipe_re9:dffpipe5.q[1]
q[2] <= dffpipe_re9:dffpipe5.q[2]
q[3] <= dffpipe_re9:dffpipe5.q[3]
q[4] <= dffpipe_re9:dffpipe5.q[4]
q[5] <= dffpipe_re9:dffpipe5.q[5]
q[6] <= dffpipe_re9:dffpipe5.q[6]
q[7] <= dffpipe_re9:dffpipe5.q[7]
q[8] <= dffpipe_re9:dffpipe5.q[8]
q[9] <= dffpipe_re9:dffpipe5.q[9]


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_se9:dffpipe8.clock
clrn => dffpipe_se9:dffpipe8.clrn
d[0] => dffpipe_se9:dffpipe8.d[0]
d[1] => dffpipe_se9:dffpipe8.d[1]
d[2] => dffpipe_se9:dffpipe8.d[2]
d[3] => dffpipe_se9:dffpipe8.d[3]
d[4] => dffpipe_se9:dffpipe8.d[4]
d[5] => dffpipe_se9:dffpipe8.d[5]
d[6] => dffpipe_se9:dffpipe8.d[6]
d[7] => dffpipe_se9:dffpipe8.d[7]
d[8] => dffpipe_se9:dffpipe8.d[8]
d[9] => dffpipe_se9:dffpipe8.d[9]
q[0] <= dffpipe_se9:dffpipe8.q[0]
q[1] <= dffpipe_se9:dffpipe8.q[1]
q[2] <= dffpipe_se9:dffpipe8.q[2]
q[3] <= dffpipe_se9:dffpipe8.q[3]
q[4] <= dffpipe_se9:dffpipe8.q[4]
q[5] <= dffpipe_se9:dffpipe8.q[5]
q[6] <= dffpipe_se9:dffpipe8.q[6]
q[7] <= dffpipe_se9:dffpipe8.q[7]
q[8] <= dffpipe_se9:dffpipe8.q[8]
q[9] <= dffpipe_se9:dffpipe8.q[9]


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|coco3fpga_dw|FIFO_WRITE:FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|coco3fpga_dw|FIFO_1024:WF_FIFO_READ_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|coco3fpga_dw|FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component
data[0] => dcfifo_14i1:auto_generated.data[0]
data[1] => dcfifo_14i1:auto_generated.data[1]
data[2] => dcfifo_14i1:auto_generated.data[2]
data[3] => dcfifo_14i1:auto_generated.data[3]
data[4] => dcfifo_14i1:auto_generated.data[4]
data[5] => dcfifo_14i1:auto_generated.data[5]
data[6] => dcfifo_14i1:auto_generated.data[6]
data[7] => dcfifo_14i1:auto_generated.data[7]
q[0] <= dcfifo_14i1:auto_generated.q[0]
q[1] <= dcfifo_14i1:auto_generated.q[1]
q[2] <= dcfifo_14i1:auto_generated.q[2]
q[3] <= dcfifo_14i1:auto_generated.q[3]
q[4] <= dcfifo_14i1:auto_generated.q[4]
q[5] <= dcfifo_14i1:auto_generated.q[5]
q[6] <= dcfifo_14i1:auto_generated.q[6]
q[7] <= dcfifo_14i1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_14i1:auto_generated.rdclk
rdreq => dcfifo_14i1:auto_generated.rdreq
wrclk => dcfifo_14i1:auto_generated.wrclk
wrreq => dcfifo_14i1:auto_generated.wrreq
aclr => dcfifo_14i1:auto_generated.aclr
rdempty <= dcfifo_14i1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_14i1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|coco3fpga_dw|FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_1v61:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1v61:fifo_ram.data_a[0]
data[1] => altsyncram_1v61:fifo_ram.data_a[1]
data[2] => altsyncram_1v61:fifo_ram.data_a[2]
data[3] => altsyncram_1v61:fifo_ram.data_a[3]
data[4] => altsyncram_1v61:fifo_ram.data_a[4]
data[5] => altsyncram_1v61:fifo_ram.data_a[5]
data[6] => altsyncram_1v61:fifo_ram.data_a[6]
data[7] => altsyncram_1v61:fifo_ram.data_a[7]
q[0] <= altsyncram_1v61:fifo_ram.q_b[0]
q[1] <= altsyncram_1v61:fifo_ram.q_b[1]
q[2] <= altsyncram_1v61:fifo_ram.q_b[2]
q[3] <= altsyncram_1v61:fifo_ram.q_b[3]
q[4] <= altsyncram_1v61:fifo_ram.q_b[4]
q[5] <= altsyncram_1v61:fifo_ram.q_b[5]
q[6] <= altsyncram_1v61:fifo_ram.q_b[6]
q[7] <= altsyncram_1v61:fifo_ram.q_b[7]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_1v61:fifo_ram.clock1
rdclk => alt_synch_pipe_cpl:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_1v61:fifo_ram.clock0
wrclk => alt_synch_pipe_dpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|coco3fpga_dw|FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated|altsyncram_1v61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE


|coco3fpga_dw|FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
clock => dffpipe_te9:dffpipe12.clock
clrn => dffpipe_te9:dffpipe12.clrn
d[0] => dffpipe_te9:dffpipe12.d[0]
d[1] => dffpipe_te9:dffpipe12.d[1]
d[2] => dffpipe_te9:dffpipe12.d[2]
d[3] => dffpipe_te9:dffpipe12.d[3]
d[4] => dffpipe_te9:dffpipe12.d[4]
d[5] => dffpipe_te9:dffpipe12.d[5]
d[6] => dffpipe_te9:dffpipe12.d[6]
d[7] => dffpipe_te9:dffpipe12.d[7]
d[8] => dffpipe_te9:dffpipe12.d[8]
d[9] => dffpipe_te9:dffpipe12.d[9]
d[10] => dffpipe_te9:dffpipe12.d[10]
q[0] <= dffpipe_te9:dffpipe12.q[0]
q[1] <= dffpipe_te9:dffpipe12.q[1]
q[2] <= dffpipe_te9:dffpipe12.q[2]
q[3] <= dffpipe_te9:dffpipe12.q[3]
q[4] <= dffpipe_te9:dffpipe12.q[4]
q[5] <= dffpipe_te9:dffpipe12.q[5]
q[6] <= dffpipe_te9:dffpipe12.q[6]
q[7] <= dffpipe_te9:dffpipe12.q[7]
q[8] <= dffpipe_te9:dffpipe12.q[8]
q[9] <= dffpipe_te9:dffpipe12.q[9]
q[10] <= dffpipe_te9:dffpipe12.q[10]


|coco3fpga_dw|FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
clock => dffpipe_ue9:dffpipe15.clock
clrn => dffpipe_ue9:dffpipe15.clrn
d[0] => dffpipe_ue9:dffpipe15.d[0]
d[1] => dffpipe_ue9:dffpipe15.d[1]
d[2] => dffpipe_ue9:dffpipe15.d[2]
d[3] => dffpipe_ue9:dffpipe15.d[3]
d[4] => dffpipe_ue9:dffpipe15.d[4]
d[5] => dffpipe_ue9:dffpipe15.d[5]
d[6] => dffpipe_ue9:dffpipe15.d[6]
d[7] => dffpipe_ue9:dffpipe15.d[7]
d[8] => dffpipe_ue9:dffpipe15.d[8]
d[9] => dffpipe_ue9:dffpipe15.d[9]
d[10] => dffpipe_ue9:dffpipe15.d[10]
q[0] <= dffpipe_ue9:dffpipe15.q[0]
q[1] <= dffpipe_ue9:dffpipe15.q[1]
q[2] <= dffpipe_ue9:dffpipe15.q[2]
q[3] <= dffpipe_ue9:dffpipe15.q[3]
q[4] <= dffpipe_ue9:dffpipe15.q[4]
q[5] <= dffpipe_ue9:dffpipe15.q[5]
q[6] <= dffpipe_ue9:dffpipe15.q[6]
q[7] <= dffpipe_ue9:dffpipe15.q[7]
q[8] <= dffpipe_ue9:dffpipe15.q[8]
q[9] <= dffpipe_ue9:dffpipe15.q[9]
q[10] <= dffpipe_ue9:dffpipe15.q[10]


|coco3fpga_dw|FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated|cmpr_o76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|coco3fpga_dw|FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated|cmpr_o76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component
data[0] => dcfifo_s6m1:auto_generated.data[0]
data[1] => dcfifo_s6m1:auto_generated.data[1]
data[2] => dcfifo_s6m1:auto_generated.data[2]
data[3] => dcfifo_s6m1:auto_generated.data[3]
data[4] => dcfifo_s6m1:auto_generated.data[4]
data[5] => dcfifo_s6m1:auto_generated.data[5]
data[6] => dcfifo_s6m1:auto_generated.data[6]
data[7] => dcfifo_s6m1:auto_generated.data[7]
q[0] <= dcfifo_s6m1:auto_generated.q[0]
q[1] <= dcfifo_s6m1:auto_generated.q[1]
q[2] <= dcfifo_s6m1:auto_generated.q[2]
q[3] <= dcfifo_s6m1:auto_generated.q[3]
q[4] <= dcfifo_s6m1:auto_generated.q[4]
q[5] <= dcfifo_s6m1:auto_generated.q[5]
q[6] <= dcfifo_s6m1:auto_generated.q[6]
q[7] <= dcfifo_s6m1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_s6m1:auto_generated.rdclk
rdreq => dcfifo_s6m1:auto_generated.rdreq
wrclk => dcfifo_s6m1:auto_generated.wrclk
wrreq => dcfifo_s6m1:auto_generated.wrreq
aclr => dcfifo_s6m1:auto_generated.aclr
rdempty <= dcfifo_s6m1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_s6m1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_hs61:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[9].IN0
aclr => rs_dgwp_reg[9].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[9].IN0
aclr => ws_dgrp_reg[9].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_hs61:fifo_ram.data_a[0]
data[1] => altsyncram_hs61:fifo_ram.data_a[1]
data[2] => altsyncram_hs61:fifo_ram.data_a[2]
data[3] => altsyncram_hs61:fifo_ram.data_a[3]
data[4] => altsyncram_hs61:fifo_ram.data_a[4]
data[5] => altsyncram_hs61:fifo_ram.data_a[5]
data[6] => altsyncram_hs61:fifo_ram.data_a[6]
data[7] => altsyncram_hs61:fifo_ram.data_a[7]
q[0] <= altsyncram_hs61:fifo_ram.q_b[0]
q[1] <= altsyncram_hs61:fifo_ram.q_b[1]
q[2] <= altsyncram_hs61:fifo_ram.q_b[2]
q[3] <= altsyncram_hs61:fifo_ram.q_b[3]
q[4] <= altsyncram_hs61:fifo_ram.q_b[4]
q[5] <= altsyncram_hs61:fifo_ram.q_b[5]
q[6] <= altsyncram_hs61:fifo_ram.q_b[6]
q[7] <= altsyncram_hs61:fifo_ram.q_b[7]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_hs61:fifo_ram.clock1
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_hs61:fifo_ram.clock0
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|altsyncram_hs61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_re9:dffpipe5.clock
clrn => dffpipe_re9:dffpipe5.clrn
d[0] => dffpipe_re9:dffpipe5.d[0]
d[1] => dffpipe_re9:dffpipe5.d[1]
d[2] => dffpipe_re9:dffpipe5.d[2]
d[3] => dffpipe_re9:dffpipe5.d[3]
d[4] => dffpipe_re9:dffpipe5.d[4]
d[5] => dffpipe_re9:dffpipe5.d[5]
d[6] => dffpipe_re9:dffpipe5.d[6]
d[7] => dffpipe_re9:dffpipe5.d[7]
d[8] => dffpipe_re9:dffpipe5.d[8]
d[9] => dffpipe_re9:dffpipe5.d[9]
q[0] <= dffpipe_re9:dffpipe5.q[0]
q[1] <= dffpipe_re9:dffpipe5.q[1]
q[2] <= dffpipe_re9:dffpipe5.q[2]
q[3] <= dffpipe_re9:dffpipe5.q[3]
q[4] <= dffpipe_re9:dffpipe5.q[4]
q[5] <= dffpipe_re9:dffpipe5.q[5]
q[6] <= dffpipe_re9:dffpipe5.q[6]
q[7] <= dffpipe_re9:dffpipe5.q[7]
q[8] <= dffpipe_re9:dffpipe5.q[8]
q[9] <= dffpipe_re9:dffpipe5.q[9]


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_se9:dffpipe8.clock
clrn => dffpipe_se9:dffpipe8.clrn
d[0] => dffpipe_se9:dffpipe8.d[0]
d[1] => dffpipe_se9:dffpipe8.d[1]
d[2] => dffpipe_se9:dffpipe8.d[2]
d[3] => dffpipe_se9:dffpipe8.d[3]
d[4] => dffpipe_se9:dffpipe8.d[4]
d[5] => dffpipe_se9:dffpipe8.d[5]
d[6] => dffpipe_se9:dffpipe8.d[6]
d[7] => dffpipe_se9:dffpipe8.d[7]
d[8] => dffpipe_se9:dffpipe8.d[8]
d[9] => dffpipe_se9:dffpipe8.d[9]
q[0] <= dffpipe_se9:dffpipe8.q[0]
q[1] <= dffpipe_se9:dffpipe8.q[1]
q[2] <= dffpipe_se9:dffpipe8.q[2]
q[3] <= dffpipe_se9:dffpipe8.q[3]
q[4] <= dffpipe_se9:dffpipe8.q[4]
q[5] <= dffpipe_se9:dffpipe8.q[5]
q[6] <= dffpipe_se9:dffpipe8.q[6]
q[7] <= dffpipe_se9:dffpipe8.q[7]
q[8] <= dffpipe_se9:dffpipe8.q[8]
q[9] <= dffpipe_se9:dffpipe8.q[9]


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|coco3fpga_dw|FIFO_WRITE:WF_FIFO_WRITE_inst|dcfifo:dcfifo_component|dcfifo_s6m1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|coco3fpga_dw|glb6850:COM1
RESET_N => RESET_X.DATAA
RESET_N => CTL_REG[0].ACLR
RESET_N => CTL_REG[1].ACLR
RESET_N => CTL_REG[2].ACLR
RESET_N => CTL_REG[3].ACLR
RESET_N => CTL_REG[4].ACLR
RESET_N => CTL_REG[5].ACLR
RESET_N => CTL_REG[6].ACLR
RESET_N => CTL_REG[7].ACLR
RX_CLK => RX_CLK_X.DATAA
RX_CLK => RX_CLK_DIV[0].CLK
RX_CLK => RX_CLK_DIV[1].CLK
TX_CLK => TX_CLK_X.DATAA
TX_CLK => TX_CLK_DIV[0].CLK
TX_CLK => TX_CLK_DIV[1].CLK
E => TX_REG[0].CLK
E => TX_REG[1].CLK
E => TX_REG[2].CLK
E => TX_REG[3].CLK
E => TX_REG[4].CLK
E => TX_REG[5].CLK
E => TX_REG[6].CLK
E => TX_REG[7].CLK
E => READY0.CLK
E => READY1.CLK
E => TX_DONE0.CLK
E => TX_DONE1.CLK
E => PARITY.CLK
E => FRAME.CLK
E => OVERRUN.CLK
E => TX_START.CLK
E => TDRE.CLK
E => TX_BUFFER[0].CLK
E => TX_BUFFER[1].CLK
E => TX_BUFFER[2].CLK
E => TX_BUFFER[3].CLK
E => TX_BUFFER[4].CLK
E => TX_BUFFER[5].CLK
E => TX_BUFFER[6].CLK
E => TX_BUFFER[7].CLK
E => RX_REG[0].CLK
E => RX_REG[1].CLK
E => RX_REG[2].CLK
E => RX_REG[3].CLK
E => RX_REG[4].CLK
E => RX_REG[5].CLK
E => RX_REG[6].CLK
E => RX_REG[7].CLK
E => RDRF.CLK
E => CTL_REG[0].CLK
E => CTL_REG[1].CLK
E => CTL_REG[2].CLK
E => CTL_REG[3].CLK
E => CTL_REG[4].CLK
E => CTL_REG[5].CLK
E => CTL_REG[6].CLK
E => CTL_REG[7].CLK
E => READ_STATE~5.DATAIN
DI[0] => CTL_REG.DATAB
DI[0] => TX_REG.DATAB
DI[1] => CTL_REG.DATAB
DI[1] => TX_REG.DATAB
DI[2] => CTL_REG.DATAB
DI[2] => TX_REG.DATAB
DI[3] => CTL_REG.DATAB
DI[3] => TX_REG.DATAB
DI[4] => CTL_REG.DATAB
DI[4] => TX_REG.DATAB
DI[5] => CTL_REG.DATAB
DI[5] => TX_REG.DATAB
DI[6] => CTL_REG.DATAB
DI[6] => TX_REG.DATAB
DI[7] => CTL_REG.DATAB
DI[7] => TX_REG.DATAB
DO[0] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO.DB_MAX_OUTPUT_PORT_TYPE
IRQ <= IRQ.DB_MAX_OUTPUT_PORT_TYPE
CS => Equal10.IN0
CS => Equal12.IN1
CS => always3.IN1
CS => Equal13.IN0
RW_N => Equal10.IN1
RW_N => Equal12.IN0
RW_N => Equal13.IN2
RS => DO.OUTPUTSELECT
RS => DO.OUTPUTSELECT
RS => DO.OUTPUTSELECT
RS => DO.OUTPUTSELECT
RS => DO.OUTPUTSELECT
RS => DO.OUTPUTSELECT
RS => DO.OUTPUTSELECT
RS => DO.OUTPUTSELECT
RS => Equal10.IN2
RS => Equal12.IN2
RS => Equal13.IN1
TXDATA <= UART_TX:TX.TX_DATA
RXDATA => RXDATA.IN1
RTS <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
CTS => DO.DATAA
DCD => DO.DATAA


|coco3fpga_dw|glb6850:COM1|UART_TX:TX
BAUD_CLK => TX_START1.CLK
BAUD_CLK => TX_START0.CLK
BAUD_CLK => BIT[0].CLK
BAUD_CLK => BIT[1].CLK
BAUD_CLK => BIT[2].CLK
BAUD_CLK => TX_DONE~reg0.CLK
BAUD_CLK => TX_DATA~reg0.CLK
BAUD_CLK => STATE[0].CLK
BAUD_CLK => STATE[1].CLK
BAUD_CLK => STATE[2].CLK
BAUD_CLK => STATE[3].CLK
BAUD_CLK => STATE[4].CLK
BAUD_CLK => STATE[5].CLK
BAUD_CLK => STATE[6].CLK
RESET_N => TX_START1.ACLR
RESET_N => TX_START0.ACLR
RESET_N => BIT[0].ACLR
RESET_N => BIT[1].ACLR
RESET_N => BIT[2].ACLR
RESET_N => TX_DONE~reg0.PRESET
RESET_N => TX_DATA~reg0.PRESET
RESET_N => STATE[0].ACLR
RESET_N => STATE[1].ACLR
RESET_N => STATE[2].ACLR
RESET_N => STATE[3].ACLR
RESET_N => STATE[4].ACLR
RESET_N => STATE[5].ACLR
RESET_N => STATE[6].ACLR
TX_DATA <= TX_DATA~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_START => TX_START0.DATAIN
TX_DONE <= TX_DONE~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_STOP => Selector3.IN2
TX_STOP => Selector4.IN2
TX_STOP => Selector5.IN3
TX_STOP => Selector6.IN3
TX_WORD => PARITY.IN0
TX_WORD => Equal0.IN2
TX_PAR_DIS => STATE.DATAB
TX_PARITY => PARITY.IN1
TX_BUFFER[0] => PARITY.IN0
TX_BUFFER[0] => Mux0.IN7
TX_BUFFER[1] => PARITY.IN1
TX_BUFFER[1] => Mux0.IN6
TX_BUFFER[2] => PARITY.IN0
TX_BUFFER[2] => Mux0.IN5
TX_BUFFER[3] => PARITY.IN1
TX_BUFFER[3] => Mux0.IN4
TX_BUFFER[4] => PARITY.IN0
TX_BUFFER[4] => Mux0.IN3
TX_BUFFER[5] => PARITY.IN1
TX_BUFFER[5] => Mux0.IN2
TX_BUFFER[6] => PARITY.IN1
TX_BUFFER[6] => Mux0.IN1
TX_BUFFER[7] => PARITY.IN1
TX_BUFFER[7] => Mux0.IN0


|coco3fpga_dw|glb6850:COM1|UART_RX:RX
RESET_N => READY~reg0.ACLR
RESET_N => RX_DATA1.PRESET
RESET_N => RX_DATA0.PRESET
RESET_N => BIT[0].ACLR
RESET_N => BIT[1].ACLR
RESET_N => BIT[2].ACLR
RESET_N => FRAME~reg0.ACLR
RESET_N => STATE[0].ACLR
RESET_N => STATE[1].ACLR
RESET_N => STATE[2].ACLR
RESET_N => STATE[3].ACLR
RESET_N => STATE[4].ACLR
RESET_N => STATE[5].ACLR
RESET_N => RX_BUFFER[0]~reg0.ACLR
RESET_N => RX_BUFFER[1]~reg0.ACLR
RESET_N => RX_BUFFER[2]~reg0.ACLR
RESET_N => RX_BUFFER[3]~reg0.ACLR
RESET_N => RX_BUFFER[4]~reg0.ACLR
RESET_N => RX_BUFFER[5]~reg0.ACLR
RESET_N => RX_BUFFER[6]~reg0.ACLR
RESET_N => RX_BUFFER[7]~reg0.ACLR
RESET_N => PARITY_ERR~reg0.ENA
BAUD_CLK => PARITY_ERR~reg0.CLK
BAUD_CLK => READY~reg0.CLK
BAUD_CLK => RX_DATA1.CLK
BAUD_CLK => RX_DATA0.CLK
BAUD_CLK => BIT[0].CLK
BAUD_CLK => BIT[1].CLK
BAUD_CLK => BIT[2].CLK
BAUD_CLK => FRAME~reg0.CLK
BAUD_CLK => STATE[0].CLK
BAUD_CLK => STATE[1].CLK
BAUD_CLK => STATE[2].CLK
BAUD_CLK => STATE[3].CLK
BAUD_CLK => STATE[4].CLK
BAUD_CLK => STATE[5].CLK
BAUD_CLK => RX_BUFFER[0]~reg0.CLK
BAUD_CLK => RX_BUFFER[1]~reg0.CLK
BAUD_CLK => RX_BUFFER[2]~reg0.CLK
BAUD_CLK => RX_BUFFER[3]~reg0.CLK
BAUD_CLK => RX_BUFFER[4]~reg0.CLK
BAUD_CLK => RX_BUFFER[5]~reg0.CLK
BAUD_CLK => RX_BUFFER[6]~reg0.CLK
BAUD_CLK => RX_BUFFER[7]~reg0.CLK
RX_DATA => RX_DATA0.DATAIN
RX_BUFFER[0] <= RX_BUFFER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[1] <= RX_BUFFER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[2] <= RX_BUFFER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[3] <= RX_BUFFER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[4] <= RX_BUFFER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[5] <= RX_BUFFER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[6] <= RX_BUFFER[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[7] <= RX_BUFFER[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_WORD => PARITY_ERR.IN1
RX_WORD => always0.IN1
RX_PAR_DIS => Selector1.IN13
RX_PARITY => PARITY_ERR.IN1
PARITY_ERR <= PARITY_ERR~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME <= FRAME~reg0.DB_MAX_OUTPUT_PORT_TYPE
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|glb6850:COM2
RESET_N => RESET_X.DATAA
RESET_N => CTL_REG[0].ACLR
RESET_N => CTL_REG[1].ACLR
RESET_N => CTL_REG[2].ACLR
RESET_N => CTL_REG[3].ACLR
RESET_N => CTL_REG[4].ACLR
RESET_N => CTL_REG[5].ACLR
RESET_N => CTL_REG[6].ACLR
RESET_N => CTL_REG[7].ACLR
RX_CLK => RX_CLK_X.DATAA
RX_CLK => RX_CLK_DIV[0].CLK
RX_CLK => RX_CLK_DIV[1].CLK
TX_CLK => TX_CLK_X.DATAA
TX_CLK => TX_CLK_DIV[0].CLK
TX_CLK => TX_CLK_DIV[1].CLK
E => TX_REG[0].CLK
E => TX_REG[1].CLK
E => TX_REG[2].CLK
E => TX_REG[3].CLK
E => TX_REG[4].CLK
E => TX_REG[5].CLK
E => TX_REG[6].CLK
E => TX_REG[7].CLK
E => READY0.CLK
E => READY1.CLK
E => TX_DONE0.CLK
E => TX_DONE1.CLK
E => PARITY.CLK
E => FRAME.CLK
E => OVERRUN.CLK
E => TX_START.CLK
E => TDRE.CLK
E => TX_BUFFER[0].CLK
E => TX_BUFFER[1].CLK
E => TX_BUFFER[2].CLK
E => TX_BUFFER[3].CLK
E => TX_BUFFER[4].CLK
E => TX_BUFFER[5].CLK
E => TX_BUFFER[6].CLK
E => TX_BUFFER[7].CLK
E => RX_REG[0].CLK
E => RX_REG[1].CLK
E => RX_REG[2].CLK
E => RX_REG[3].CLK
E => RX_REG[4].CLK
E => RX_REG[5].CLK
E => RX_REG[6].CLK
E => RX_REG[7].CLK
E => RDRF.CLK
E => CTL_REG[0].CLK
E => CTL_REG[1].CLK
E => CTL_REG[2].CLK
E => CTL_REG[3].CLK
E => CTL_REG[4].CLK
E => CTL_REG[5].CLK
E => CTL_REG[6].CLK
E => CTL_REG[7].CLK
E => READ_STATE~5.DATAIN
DI[0] => CTL_REG.DATAB
DI[0] => TX_REG.DATAB
DI[1] => CTL_REG.DATAB
DI[1] => TX_REG.DATAB
DI[2] => CTL_REG.DATAB
DI[2] => TX_REG.DATAB
DI[3] => CTL_REG.DATAB
DI[3] => TX_REG.DATAB
DI[4] => CTL_REG.DATAB
DI[4] => TX_REG.DATAB
DI[5] => CTL_REG.DATAB
DI[5] => TX_REG.DATAB
DI[6] => CTL_REG.DATAB
DI[6] => TX_REG.DATAB
DI[7] => CTL_REG.DATAB
DI[7] => TX_REG.DATAB
DO[0] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO.DB_MAX_OUTPUT_PORT_TYPE
IRQ <= IRQ.DB_MAX_OUTPUT_PORT_TYPE
CS => Equal10.IN0
CS => Equal12.IN1
CS => always3.IN1
CS => Equal13.IN0
RW_N => Equal10.IN1
RW_N => Equal12.IN0
RW_N => Equal13.IN2
RS => DO.OUTPUTSELECT
RS => DO.OUTPUTSELECT
RS => DO.OUTPUTSELECT
RS => DO.OUTPUTSELECT
RS => DO.OUTPUTSELECT
RS => DO.OUTPUTSELECT
RS => DO.OUTPUTSELECT
RS => DO.OUTPUTSELECT
RS => Equal10.IN2
RS => Equal12.IN2
RS => Equal13.IN1
TXDATA <= UART_TX:TX.TX_DATA
RXDATA => RXDATA.IN1
RTS <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
CTS => DO.DATAA
DCD => DO.DATAA


|coco3fpga_dw|glb6850:COM2|UART_TX:TX
BAUD_CLK => TX_START1.CLK
BAUD_CLK => TX_START0.CLK
BAUD_CLK => BIT[0].CLK
BAUD_CLK => BIT[1].CLK
BAUD_CLK => BIT[2].CLK
BAUD_CLK => TX_DONE~reg0.CLK
BAUD_CLK => TX_DATA~reg0.CLK
BAUD_CLK => STATE[0].CLK
BAUD_CLK => STATE[1].CLK
BAUD_CLK => STATE[2].CLK
BAUD_CLK => STATE[3].CLK
BAUD_CLK => STATE[4].CLK
BAUD_CLK => STATE[5].CLK
BAUD_CLK => STATE[6].CLK
RESET_N => TX_START1.ACLR
RESET_N => TX_START0.ACLR
RESET_N => BIT[0].ACLR
RESET_N => BIT[1].ACLR
RESET_N => BIT[2].ACLR
RESET_N => TX_DONE~reg0.PRESET
RESET_N => TX_DATA~reg0.PRESET
RESET_N => STATE[0].ACLR
RESET_N => STATE[1].ACLR
RESET_N => STATE[2].ACLR
RESET_N => STATE[3].ACLR
RESET_N => STATE[4].ACLR
RESET_N => STATE[5].ACLR
RESET_N => STATE[6].ACLR
TX_DATA <= TX_DATA~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_START => TX_START0.DATAIN
TX_DONE <= TX_DONE~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_STOP => Selector3.IN2
TX_STOP => Selector4.IN2
TX_STOP => Selector5.IN3
TX_STOP => Selector6.IN3
TX_WORD => PARITY.IN0
TX_WORD => Equal0.IN2
TX_PAR_DIS => STATE.DATAB
TX_PARITY => PARITY.IN1
TX_BUFFER[0] => PARITY.IN0
TX_BUFFER[0] => Mux0.IN7
TX_BUFFER[1] => PARITY.IN1
TX_BUFFER[1] => Mux0.IN6
TX_BUFFER[2] => PARITY.IN0
TX_BUFFER[2] => Mux0.IN5
TX_BUFFER[3] => PARITY.IN1
TX_BUFFER[3] => Mux0.IN4
TX_BUFFER[4] => PARITY.IN0
TX_BUFFER[4] => Mux0.IN3
TX_BUFFER[5] => PARITY.IN1
TX_BUFFER[5] => Mux0.IN2
TX_BUFFER[6] => PARITY.IN1
TX_BUFFER[6] => Mux0.IN1
TX_BUFFER[7] => PARITY.IN1
TX_BUFFER[7] => Mux0.IN0


|coco3fpga_dw|glb6850:COM2|UART_RX:RX
RESET_N => READY~reg0.ACLR
RESET_N => RX_DATA1.PRESET
RESET_N => RX_DATA0.PRESET
RESET_N => BIT[0].ACLR
RESET_N => BIT[1].ACLR
RESET_N => BIT[2].ACLR
RESET_N => FRAME~reg0.ACLR
RESET_N => STATE[0].ACLR
RESET_N => STATE[1].ACLR
RESET_N => STATE[2].ACLR
RESET_N => STATE[3].ACLR
RESET_N => STATE[4].ACLR
RESET_N => STATE[5].ACLR
RESET_N => RX_BUFFER[0]~reg0.ACLR
RESET_N => RX_BUFFER[1]~reg0.ACLR
RESET_N => RX_BUFFER[2]~reg0.ACLR
RESET_N => RX_BUFFER[3]~reg0.ACLR
RESET_N => RX_BUFFER[4]~reg0.ACLR
RESET_N => RX_BUFFER[5]~reg0.ACLR
RESET_N => RX_BUFFER[6]~reg0.ACLR
RESET_N => RX_BUFFER[7]~reg0.ACLR
RESET_N => PARITY_ERR~reg0.ENA
BAUD_CLK => PARITY_ERR~reg0.CLK
BAUD_CLK => READY~reg0.CLK
BAUD_CLK => RX_DATA1.CLK
BAUD_CLK => RX_DATA0.CLK
BAUD_CLK => BIT[0].CLK
BAUD_CLK => BIT[1].CLK
BAUD_CLK => BIT[2].CLK
BAUD_CLK => FRAME~reg0.CLK
BAUD_CLK => STATE[0].CLK
BAUD_CLK => STATE[1].CLK
BAUD_CLK => STATE[2].CLK
BAUD_CLK => STATE[3].CLK
BAUD_CLK => STATE[4].CLK
BAUD_CLK => STATE[5].CLK
BAUD_CLK => RX_BUFFER[0]~reg0.CLK
BAUD_CLK => RX_BUFFER[1]~reg0.CLK
BAUD_CLK => RX_BUFFER[2]~reg0.CLK
BAUD_CLK => RX_BUFFER[3]~reg0.CLK
BAUD_CLK => RX_BUFFER[4]~reg0.CLK
BAUD_CLK => RX_BUFFER[5]~reg0.CLK
BAUD_CLK => RX_BUFFER[6]~reg0.CLK
BAUD_CLK => RX_BUFFER[7]~reg0.CLK
RX_DATA => RX_DATA0.DATAIN
RX_BUFFER[0] <= RX_BUFFER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[1] <= RX_BUFFER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[2] <= RX_BUFFER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[3] <= RX_BUFFER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[4] <= RX_BUFFER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[5] <= RX_BUFFER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[6] <= RX_BUFFER[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[7] <= RX_BUFFER[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_WORD => PARITY_ERR.IN1
RX_WORD => always0.IN1
RX_PAR_DIS => Selector1.IN13
RX_PARITY => PARITY_ERR.IN1
PARITY_ERR <= PARITY_ERR~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME <= FRAME~reg0.DB_MAX_OUTPUT_PORT_TYPE
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|I2C:GLB_I2C
CLOCK => START_BUF[0].CLK
CLOCK => START_BUF[1].CLK
CLOCK => BIT[0].CLK
CLOCK => BIT[1].CLK
CLOCK => BIT[2].CLK
CLOCK => STATE[0]~reg0.CLK
CLOCK => STATE[1]~reg0.CLK
CLOCK => STATE[2]~reg0.CLK
CLOCK => STATE[3]~reg0.CLK
CLOCK => STATE[4]~reg0.CLK
CLOCK => STATE[5]~reg0.CLK
CLOCK => DATA_IN[0]~reg0.CLK
CLOCK => DATA_IN[1]~reg0.CLK
CLOCK => DATA_IN[2]~reg0.CLK
CLOCK => DATA_IN[3]~reg0.CLK
CLOCK => DATA_IN[4]~reg0.CLK
CLOCK => DATA_IN[5]~reg0.CLK
CLOCK => DATA_IN[6]~reg0.CLK
CLOCK => DATA_IN[7]~reg0.CLK
CLOCK => FAIL~reg0.CLK
CLOCK => DONE~reg0.CLK
CLOCK => I2C_DAT_EN~reg0.CLK
CLOCK => I2C_CLK_EN~reg0.CLK
RESET_N => START_BUF[0].ACLR
RESET_N => START_BUF[1].ACLR
RESET_N => BIT[0].PRESET
RESET_N => BIT[1].PRESET
RESET_N => BIT[2].PRESET
RESET_N => STATE[0]~reg0.ACLR
RESET_N => STATE[1]~reg0.ACLR
RESET_N => STATE[2]~reg0.ACLR
RESET_N => STATE[3]~reg0.ACLR
RESET_N => STATE[4]~reg0.ACLR
RESET_N => STATE[5]~reg0.ACLR
RESET_N => DATA_IN[0]~reg0.ACLR
RESET_N => DATA_IN[1]~reg0.ACLR
RESET_N => DATA_IN[2]~reg0.ACLR
RESET_N => DATA_IN[3]~reg0.ACLR
RESET_N => DATA_IN[4]~reg0.ACLR
RESET_N => DATA_IN[5]~reg0.ACLR
RESET_N => DATA_IN[6]~reg0.ACLR
RESET_N => DATA_IN[7]~reg0.ACLR
RESET_N => FAIL~reg0.ACLR
RESET_N => DONE~reg0.PRESET
RESET_N => I2C_DAT_EN~reg0.PRESET
RESET_N => I2C_CLK_EN~reg0.PRESET
I2C_CLK => BIT.OUTPUTSELECT
I2C_CLK => BIT.OUTPUTSELECT
I2C_CLK => BIT.OUTPUTSELECT
I2C_CLK => always0.IN1
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK_EN <= I2C_CLK_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => FAIL.OUTPUTSELECT
I2C_DAT => DATA_IN.DATAB
I2C_DAT => DATA_IN.DATAB
I2C_DAT => DATA_IN.DATAB
I2C_DAT => DATA_IN.DATAB
I2C_DAT => DATA_IN.DATAB
I2C_DAT => DATA_IN.DATAB
I2C_DAT => DATA_IN.DATAB
I2C_DAT => DATA_IN.DATAB
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => always0.IN1
I2C_DAT_EN <= I2C_DAT_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
DEVICE[0] => Mux0.IN10
DEVICE[0] => Mux3.IN10
DEVICE[1] => Mux0.IN9
DEVICE[1] => Mux3.IN9
DEVICE[2] => Mux0.IN8
DEVICE[2] => Mux3.IN8
DEVICE[3] => Mux0.IN7
DEVICE[3] => Mux3.IN7
DEVICE[4] => Mux0.IN6
DEVICE[4] => Mux3.IN6
DEVICE[5] => Mux0.IN5
DEVICE[5] => Mux3.IN5
DEVICE[6] => Mux0.IN4
DEVICE[6] => Mux3.IN4
REGISTER[0] => Mux1.IN7
REGISTER[1] => Mux1.IN6
REGISTER[2] => Mux1.IN5
REGISTER[3] => Mux1.IN4
REGISTER[4] => Mux1.IN3
REGISTER[5] => Mux1.IN2
REGISTER[6] => Mux1.IN1
REGISTER[7] => Mux1.IN0
DATA_IN[0] <= DATA_IN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[1] <= DATA_IN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[2] <= DATA_IN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[3] <= DATA_IN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[4] <= DATA_IN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[5] <= DATA_IN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[6] <= DATA_IN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[7] <= DATA_IN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] => Mux2.IN7
DATA_OUT[1] => Mux2.IN6
DATA_OUT[2] => Mux2.IN5
DATA_OUT[3] => Mux2.IN4
DATA_OUT[4] => Mux2.IN3
DATA_OUT[5] => Mux2.IN2
DATA_OUT[6] => Mux2.IN1
DATA_OUT[7] => Mux2.IN0
STATE[0] <= STATE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[1] <= STATE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[2] <= STATE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[3] <= STATE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[4] <= STATE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[5] <= STATE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DONE <= DONE~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAIL <= FAIL~reg0.DB_MAX_OUTPUT_PORT_TYPE
RW_N => STATE.DATAA
RW_N => STATE.DATAA
RW_N => STATE.DATAA
START => START_BUF[0].DATAIN


|coco3fpga_dw|COCOKEY:coco_keyboard
RESET_N => RESET_N.IN1
CLK50MHZ => KB_CLK[0].CLK
CLK50MHZ => KB_CLK[1].CLK
CLK50MHZ => KB_CLK[2].CLK
CLK50MHZ => KB_CLK[3].CLK
CLK50MHZ => KB_CLK[4].CLK
SLO_CLK => SLO_RESET[0].CLK
SLO_CLK => SLO_RESET[1].CLK
SLO_CLK => SLO_RESET[2].CLK
SLO_CLK => SLO_RESET[3].CLK
SLO_CLK => SLO_RESET[4].CLK
SLO_CLK => SLO_RESET[5].CLK
PS2_CLK => PS2_CLK.IN1
PS2_DATA => PS2_DATA.IN1
KEY[0] <= KEY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[1] <= KEY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[2] <= KEY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[3] <= KEY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[4] <= KEY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[5] <= KEY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[6] <= KEY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[7] <= KEY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[8] <= KEY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[9] <= KEY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[10] <= KEY[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[11] <= KEY[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[12] <= KEY[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[13] <= KEY[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[14] <= KEY[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[15] <= KEY[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[16] <= KEY[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[17] <= KEY[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[18] <= KEY[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[19] <= KEY[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[20] <= KEY[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[21] <= KEY[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[22] <= KEY[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[23] <= KEY[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[24] <= KEY[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[25] <= KEY[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[26] <= KEY[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[27] <= KEY[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[28] <= KEY[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[29] <= KEY[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[30] <= KEY[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[31] <= KEY[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[32] <= KEY[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[33] <= KEY[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[34] <= KEY[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[35] <= KEY[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[36] <= KEY[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[37] <= KEY[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[38] <= KEY[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[39] <= KEY[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[40] <= KEY[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[41] <= KEY[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[42] <= KEY[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[43] <= KEY[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[44] <= KEY[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[45] <= KEY[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[46] <= KEY[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[47] <= KEY[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[48] <= KEY[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[49] <= KEY[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[50] <= KEY[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[51] <= KEY[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[52] <= KEY[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[53] <= KEY[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[54] <= KEY[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[55] <= KEY[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[56] <= KEY[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[57] <= KEY[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[58] <= KEY[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[59] <= KEY[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[60] <= KEY[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[61] <= KEY[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[62] <= KEY[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[63] <= KEY[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[64] <= KEY[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[65] <= KEY[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[66] <= KEY[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[67] <= KEY[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[68] <= KEY[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[69] <= KEY[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[70] <= KEY[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[71] <= KEY[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[72] <= KEY[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SHIFT <= SHIFT~reg0.DB_MAX_OUTPUT_PORT_TYPE
SHIFT_OVERRIDE <= SHIFT_OVERRIDE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RESET <= RESET~reg0.DB_MAX_OUTPUT_PORT_TYPE
RESET_INS <= RESET_INS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|COCOKEY:coco_keyboard|ps2_keyboard:KEYBOARD
CLK => EXTENDED.CLK
CLK => PRESSED_N.CLK
CLK => RX_EXTENDED~reg0.CLK
CLK => RX_PRESSED~reg0.CLK
CLK => RX_SCAN[0]~reg0.CLK
CLK => RX_SCAN[1]~reg0.CLK
CLK => RX_SCAN[2]~reg0.CLK
CLK => RX_SCAN[3]~reg0.CLK
CLK => RX_SCAN[4]~reg0.CLK
CLK => RX_SCAN[5]~reg0.CLK
CLK => RX_SCAN[6]~reg0.CLK
CLK => RX_SCAN[7]~reg0.CLK
CLK => BIT[0].CLK
CLK => BIT[1].CLK
CLK => BIT[2].CLK
CLK => SCAN[0].CLK
CLK => SCAN[1].CLK
CLK => SCAN[2].CLK
CLK => SCAN[3].CLK
CLK => SCAN[4].CLK
CLK => SCAN[5].CLK
CLK => SCAN[6].CLK
CLK => SCAN[7].CLK
CLK => KB_DATA.CLK
CLK => KB_CLK.CLK
CLK => KB_DATA_B.CLK
CLK => KB_CLK_B.CLK
CLK => STATE~16.DATAIN
CLK => TIMER[0].CLK
CLK => TIMER[1].CLK
CLK => TIMER[2].CLK
CLK => TIMER[3].CLK
CLK => TIMER[4].CLK
CLK => TIMER[5].CLK
CLK => TIMER[6].CLK
CLK => TIMER[7].CLK
CLK => TIMER[8].CLK
CLK => TIMER[9].CLK
CLK => TIMER[10].CLK
CLK => KILLER.CLK
RESET_N => RESET_X.IN1
RESET_N => TIMER[0].ACLR
RESET_N => TIMER[1].ACLR
RESET_N => TIMER[2].ACLR
RESET_N => TIMER[3].ACLR
RESET_N => TIMER[4].ACLR
RESET_N => TIMER[5].ACLR
RESET_N => TIMER[6].ACLR
RESET_N => TIMER[7].ACLR
RESET_N => TIMER[8].ACLR
RESET_N => TIMER[9].ACLR
RESET_N => TIMER[10].ACLR
RESET_N => KILLER.PRESET
PS2_CLK => KB_CLK_B.DATAIN
PS2_DATA => KB_DATA_B.DATAIN
RX_PRESSED <= RX_PRESSED~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_EXTENDED <= RX_EXTENDED~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_SCAN[0] <= RX_SCAN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_SCAN[1] <= RX_SCAN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_SCAN[2] <= RX_SCAN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_SCAN[3] <= RX_SCAN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_SCAN[4] <= RX_SCAN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_SCAN[5] <= RX_SCAN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_SCAN[6] <= RX_SCAN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_SCAN[7] <= RX_SCAN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|VDAC:VDAC_inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|coco3fpga_dw|VDAC:VDAC_inst|altsyncram:altsyncram_component
wren_a => altsyncram_rbm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rbm1:auto_generated.data_a[0]
data_a[1] => altsyncram_rbm1:auto_generated.data_a[1]
data_a[2] => altsyncram_rbm1:auto_generated.data_a[2]
data_a[3] => altsyncram_rbm1:auto_generated.data_a[3]
data_a[4] => altsyncram_rbm1:auto_generated.data_a[4]
data_a[5] => altsyncram_rbm1:auto_generated.data_a[5]
data_a[6] => altsyncram_rbm1:auto_generated.data_a[6]
data_a[7] => altsyncram_rbm1:auto_generated.data_a[7]
data_a[8] => altsyncram_rbm1:auto_generated.data_a[8]
data_a[9] => altsyncram_rbm1:auto_generated.data_a[9]
data_a[10] => altsyncram_rbm1:auto_generated.data_a[10]
data_a[11] => altsyncram_rbm1:auto_generated.data_a[11]
data_a[12] => altsyncram_rbm1:auto_generated.data_a[12]
data_a[13] => altsyncram_rbm1:auto_generated.data_a[13]
data_a[14] => altsyncram_rbm1:auto_generated.data_a[14]
data_a[15] => altsyncram_rbm1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_rbm1:auto_generated.address_a[0]
address_a[1] => altsyncram_rbm1:auto_generated.address_a[1]
address_a[2] => altsyncram_rbm1:auto_generated.address_a[2]
address_a[3] => altsyncram_rbm1:auto_generated.address_a[3]
address_a[4] => altsyncram_rbm1:auto_generated.address_a[4]
address_a[5] => altsyncram_rbm1:auto_generated.address_a[5]
address_a[6] => altsyncram_rbm1:auto_generated.address_a[6]
address_a[7] => altsyncram_rbm1:auto_generated.address_a[7]
address_b[0] => altsyncram_rbm1:auto_generated.address_b[0]
address_b[1] => altsyncram_rbm1:auto_generated.address_b[1]
address_b[2] => altsyncram_rbm1:auto_generated.address_b[2]
address_b[3] => altsyncram_rbm1:auto_generated.address_b[3]
address_b[4] => altsyncram_rbm1:auto_generated.address_b[4]
address_b[5] => altsyncram_rbm1:auto_generated.address_b[5]
address_b[6] => altsyncram_rbm1:auto_generated.address_b[6]
address_b[7] => altsyncram_rbm1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rbm1:auto_generated.clock0
clock1 => altsyncram_rbm1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_rbm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_rbm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_rbm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_rbm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_rbm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_rbm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_rbm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_rbm1:auto_generated.q_b[7]
q_b[8] <= altsyncram_rbm1:auto_generated.q_b[8]
q_b[9] <= altsyncram_rbm1:auto_generated.q_b[9]
q_b[10] <= altsyncram_rbm1:auto_generated.q_b[10]
q_b[11] <= altsyncram_rbm1:auto_generated.q_b[11]
q_b[12] <= altsyncram_rbm1:auto_generated.q_b[12]
q_b[13] <= altsyncram_rbm1:auto_generated.q_b[13]
q_b[14] <= altsyncram_rbm1:auto_generated.q_b[14]
q_b[15] <= altsyncram_rbm1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|coco3fpga_dw|VDAC:VDAC_inst|altsyncram:altsyncram_component|altsyncram_rbm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|coco3fpga_dw|COCO3VIDEO:COCOVID
PIX_CLK => PIX_CLK.IN1
RESET_N => VSYNC_N~reg0.PRESET
RESET_N => VBLANKING~reg0.ACLR
RESET_N => LINE[0].ACLR
RESET_N => LINE[1].ACLR
RESET_N => LINE[2].ACLR
RESET_N => LINE[3].ACLR
RESET_N => LINE[4].ACLR
RESET_N => LINE[5].ACLR
RESET_N => LINE[6].ACLR
RESET_N => LINE[7].ACLR
RESET_N => LINE[8].ACLR
RESET_N => LINE[9].ACLR
RESET_N => VBORDER.ENA
COLOR[0] <= COLOR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COLOR[1] <= COLOR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COLOR[2] <= COLOR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COLOR[3] <= COLOR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COLOR[4] <= COLOR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COLOR[5] <= COLOR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COLOR[6] <= COLOR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COLOR[7] <= COLOR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COLOR[8] <= COLOR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COLOR[9] <= COLOR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HSYNC_N <= HSYNC_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC_FLAG <= SYNC_FLAG~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSYNC_N <= VSYNC_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
HBLANKING <= HBLANKING~reg0.DB_MAX_OUTPUT_PORT_TYPE
VBLANKING <= VBLANKING~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[0] <= RAM_ADDRESS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[1] <= RAM_ADDRESS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[2] <= RAM_ADDRESS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[3] <= RAM_ADDRESS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[4] <= RAM_ADDRESS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[5] <= RAM_ADDRESS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[6] <= RAM_ADDRESS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[7] <= RAM_ADDRESS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[8] <= RAM_ADDRESS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[9] <= RAM_ADDRESS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[10] <= RAM_ADDRESS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[11] <= RAM_ADDRESS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[12] <= RAM_ADDRESS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[13] <= RAM_ADDRESS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[14] <= RAM_ADDRESS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[15] <= RAM_ADDRESS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[16] <= RAM_ADDRESS[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[17] <= RAM_ADDRESS[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[18] <= RAM_ADDRESS[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[19] <= RAM_ADDRESS[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[20] <= RAM_ADDRESS[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[21] <= RAM_ADDRESS[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_DATA[0] => CHAR_LATCH_0.DATAA
RAM_DATA[0] => CHAR_LATCH_6[0].DATAIN
RAM_DATA[0] => CHAR_LATCH_5[0].DATAIN
RAM_DATA[0] => CHAR_LATCH_4[0].DATAIN
RAM_DATA[0] => CHAR_LATCH_3[0].DATAIN
RAM_DATA[0] => CHAR_LATCH_2[0].DATAIN
RAM_DATA[0] => CHAR_LATCH_1[0].DATAIN
RAM_DATA[0] => CHAR_LATCH_7[0].DATAIN
RAM_DATA[1] => CHAR_LATCH_0.DATAA
RAM_DATA[1] => CHAR_LATCH_6[1].DATAIN
RAM_DATA[1] => CHAR_LATCH_5[1].DATAIN
RAM_DATA[1] => CHAR_LATCH_4[1].DATAIN
RAM_DATA[1] => CHAR_LATCH_3[1].DATAIN
RAM_DATA[1] => CHAR_LATCH_2[1].DATAIN
RAM_DATA[1] => CHAR_LATCH_1[1].DATAIN
RAM_DATA[1] => CHAR_LATCH_7[1].DATAIN
RAM_DATA[2] => CHAR_LATCH_0.DATAA
RAM_DATA[2] => CHAR_LATCH_6[2].DATAIN
RAM_DATA[2] => CHAR_LATCH_5[2].DATAIN
RAM_DATA[2] => CHAR_LATCH_4[2].DATAIN
RAM_DATA[2] => CHAR_LATCH_3[2].DATAIN
RAM_DATA[2] => CHAR_LATCH_2[2].DATAIN
RAM_DATA[2] => CHAR_LATCH_1[2].DATAIN
RAM_DATA[2] => CHAR_LATCH_7[2].DATAIN
RAM_DATA[3] => CHAR_LATCH_0.DATAA
RAM_DATA[3] => CHAR_LATCH_6[3].DATAIN
RAM_DATA[3] => CHAR_LATCH_5[3].DATAIN
RAM_DATA[3] => CHAR_LATCH_4[3].DATAIN
RAM_DATA[3] => CHAR_LATCH_3[3].DATAIN
RAM_DATA[3] => CHAR_LATCH_2[3].DATAIN
RAM_DATA[3] => CHAR_LATCH_1[3].DATAIN
RAM_DATA[3] => CHAR_LATCH_7[3].DATAIN
RAM_DATA[4] => CHAR_LATCH_0.DATAA
RAM_DATA[4] => CHAR_LATCH_6[4].DATAIN
RAM_DATA[4] => CHAR_LATCH_5[4].DATAIN
RAM_DATA[4] => CHAR_LATCH_4[4].DATAIN
RAM_DATA[4] => CHAR_LATCH_3[4].DATAIN
RAM_DATA[4] => CHAR_LATCH_2[4].DATAIN
RAM_DATA[4] => CHAR_LATCH_1[4].DATAIN
RAM_DATA[4] => CHAR_LATCH_7[4].DATAIN
RAM_DATA[5] => CHAR_LATCH_0.DATAA
RAM_DATA[5] => CHAR_LATCH_6[5].DATAIN
RAM_DATA[5] => CHAR_LATCH_5[5].DATAIN
RAM_DATA[5] => CHAR_LATCH_4[5].DATAIN
RAM_DATA[5] => CHAR_LATCH_3[5].DATAIN
RAM_DATA[5] => CHAR_LATCH_2[5].DATAIN
RAM_DATA[5] => CHAR_LATCH_1[5].DATAIN
RAM_DATA[5] => CHAR_LATCH_7[5].DATAIN
RAM_DATA[6] => CHAR_LATCH_0.DATAA
RAM_DATA[6] => CHAR_LATCH_6[6].DATAIN
RAM_DATA[6] => CHAR_LATCH_5[6].DATAIN
RAM_DATA[6] => CHAR_LATCH_4[6].DATAIN
RAM_DATA[6] => CHAR_LATCH_3[6].DATAIN
RAM_DATA[6] => CHAR_LATCH_2[6].DATAIN
RAM_DATA[6] => CHAR_LATCH_1[6].DATAIN
RAM_DATA[6] => CHAR_LATCH_7[6].DATAIN
RAM_DATA[7] => CHAR_LATCH_0.DATAA
RAM_DATA[7] => CHAR_LATCH_6[7].DATAIN
RAM_DATA[7] => CHAR_LATCH_5[7].DATAIN
RAM_DATA[7] => CHAR_LATCH_4[7].DATAIN
RAM_DATA[7] => CHAR_LATCH_3[7].DATAIN
RAM_DATA[7] => CHAR_LATCH_2[7].DATAIN
RAM_DATA[7] => CHAR_LATCH_1[7].DATAIN
RAM_DATA[7] => CHAR_LATCH_7[7].DATAIN
RAM_DATA[8] => CHAR_LATCH_0.DATAA
RAM_DATA[8] => CHAR_LATCH_6[8].DATAIN
RAM_DATA[8] => CHAR_LATCH_5[8].DATAIN
RAM_DATA[8] => CHAR_LATCH_4[8].DATAIN
RAM_DATA[8] => CHAR_LATCH_3[8].DATAIN
RAM_DATA[8] => CHAR_LATCH_2[8].DATAIN
RAM_DATA[8] => CHAR_LATCH_1[8].DATAIN
RAM_DATA[8] => CHAR_LATCH_7[8].DATAIN
RAM_DATA[9] => CHAR_LATCH_0.DATAA
RAM_DATA[9] => CHAR_LATCH_6[9].DATAIN
RAM_DATA[9] => CHAR_LATCH_5[9].DATAIN
RAM_DATA[9] => CHAR_LATCH_4[9].DATAIN
RAM_DATA[9] => CHAR_LATCH_3[9].DATAIN
RAM_DATA[9] => CHAR_LATCH_2[9].DATAIN
RAM_DATA[9] => CHAR_LATCH_1[9].DATAIN
RAM_DATA[9] => CHAR_LATCH_7[9].DATAIN
RAM_DATA[10] => CHAR_LATCH_0.DATAA
RAM_DATA[10] => CHAR_LATCH_6[10].DATAIN
RAM_DATA[10] => CHAR_LATCH_5[10].DATAIN
RAM_DATA[10] => CHAR_LATCH_4[10].DATAIN
RAM_DATA[10] => CHAR_LATCH_3[10].DATAIN
RAM_DATA[10] => CHAR_LATCH_2[10].DATAIN
RAM_DATA[10] => CHAR_LATCH_1[10].DATAIN
RAM_DATA[10] => CHAR_LATCH_7[10].DATAIN
RAM_DATA[11] => CHAR_LATCH_0.DATAA
RAM_DATA[11] => CHAR_LATCH_6[11].DATAIN
RAM_DATA[11] => CHAR_LATCH_5[11].DATAIN
RAM_DATA[11] => CHAR_LATCH_4[11].DATAIN
RAM_DATA[11] => CHAR_LATCH_3[11].DATAIN
RAM_DATA[11] => CHAR_LATCH_2[11].DATAIN
RAM_DATA[11] => CHAR_LATCH_1[11].DATAIN
RAM_DATA[11] => CHAR_LATCH_7[11].DATAIN
RAM_DATA[12] => CHAR_LATCH_0.DATAA
RAM_DATA[12] => CHAR_LATCH_6[12].DATAIN
RAM_DATA[12] => CHAR_LATCH_5[12].DATAIN
RAM_DATA[12] => CHAR_LATCH_4[12].DATAIN
RAM_DATA[12] => CHAR_LATCH_3[12].DATAIN
RAM_DATA[12] => CHAR_LATCH_2[12].DATAIN
RAM_DATA[12] => CHAR_LATCH_1[12].DATAIN
RAM_DATA[12] => CHAR_LATCH_7[12].DATAIN
RAM_DATA[13] => CHAR_LATCH_0.DATAA
RAM_DATA[13] => CHAR_LATCH_6[13].DATAIN
RAM_DATA[13] => CHAR_LATCH_5[13].DATAIN
RAM_DATA[13] => CHAR_LATCH_4[13].DATAIN
RAM_DATA[13] => CHAR_LATCH_3[13].DATAIN
RAM_DATA[13] => CHAR_LATCH_2[13].DATAIN
RAM_DATA[13] => CHAR_LATCH_1[13].DATAIN
RAM_DATA[13] => CHAR_LATCH_7[13].DATAIN
RAM_DATA[14] => CHAR_LATCH_0.DATAA
RAM_DATA[14] => CHAR_LATCH_6[14].DATAIN
RAM_DATA[14] => CHAR_LATCH_5[14].DATAIN
RAM_DATA[14] => CHAR_LATCH_4[14].DATAIN
RAM_DATA[14] => CHAR_LATCH_3[14].DATAIN
RAM_DATA[14] => CHAR_LATCH_2[14].DATAIN
RAM_DATA[14] => CHAR_LATCH_1[14].DATAIN
RAM_DATA[14] => CHAR_LATCH_7[14].DATAIN
RAM_DATA[15] => CHAR_LATCH_0.DATAA
RAM_DATA[15] => CHAR_LATCH_6[15].DATAIN
RAM_DATA[15] => CHAR_LATCH_5[15].DATAIN
RAM_DATA[15] => CHAR_LATCH_4[15].DATAIN
RAM_DATA[15] => CHAR_LATCH_3[15].DATAIN
RAM_DATA[15] => CHAR_LATCH_2[15].DATAIN
RAM_DATA[15] => CHAR_LATCH_1[15].DATAIN
RAM_DATA[15] => CHAR_LATCH_7[15].DATAIN
COCO => always0.IN1
COCO => MODE_256.OUTPUTSELECT
COCO => always5.IN1
COCO => Equal0.IN0
COCO => Equal1.IN1
COCO => Equal2.IN1
COCO => Equal3.IN2
COCO => Equal4.IN1
COCO => Equal5.IN2
COCO => Equal6.IN2
COCO => Equal7.IN3
COCO => Equal8.IN3
COCO => Equal9.IN4
COCO => Equal10.IN2
COCO => Equal11.IN3
COCO => Equal12.IN3
COCO => Equal13.IN4
COCO => Equal15.IN1
COCO => Equal16.IN0
COCO => Equal17.IN2
COCO => ROW_ADD.OUTPUTSELECT
COCO => ROW_ADD.OUTPUTSELECT
COCO => ROW_ADD.OUTPUTSELECT
COCO => ROW_ADD.OUTPUTSELECT
COCO => ROW_ADD.OUTPUTSELECT
COCO => ROW_ADD.OUTPUTSELECT
COCO => ROW_ADD.OUTPUTSELECT
COCO => VLPR.OUTPUTSELECT
COCO => VLPR.OUTPUTSELECT
COCO => VLPR.OUTPUTSELECT
COCO => VLPR.OUTPUTSELECT
COCO => ROM_ADDRESS.OUTPUTSELECT
COCO => ROM_ADDRESS.OUTPUTSELECT
COCO => ROM_ADDRESS.OUTPUTSELECT
COCO => ROM_ADDRESS.OUTPUTSELECT
COCO => ROM_ADDRESS.OUTPUTSELECT
COCO => ROM_ADDRESS.OUTPUTSELECT
COCO => Equal18.IN0
COCO => Equal19.IN3
COCO => Equal20.IN3
COCO => Equal21.IN3
COCO => Equal22.IN0
COCO => Equal23.IN0
COCO => Equal24.IN0
COCO => Equal25.IN0
COCO => Equal26.IN0
COCO => Equal27.IN0
COCO => Equal28.IN0
COCO => Equal29.IN0
COCO => Equal30.IN3
COCO => Equal32.IN0
COCO => Equal33.IN0
COCO => Equal34.IN0
COCO => Equal35.IN0
COCO => Equal36.IN2
COCO => Equal37.IN3
COCO => Equal38.IN3
COCO => Equal39.IN4
COCO => Equal40.IN3
COCO => Equal41.IN4
COCO => Equal42.IN4
COCO => Equal43.IN5
COCO => Equal44.IN1
COCO => Equal45.IN2
COCO => Equal46.IN2
COCO => Equal47.IN3
COCO => Equal48.IN2
COCO => Equal49.IN3
COCO => Equal50.IN3
COCO => Equal51.IN4
COCO => Equal52.IN1
COCO => Equal53.IN0
COCO => Equal54.IN0
COCO => Equal55.IN0
COCO => Equal56.IN0
COCO => Equal57.IN0
COCO => Equal58.IN0
COCO => Equal59.IN0
COCO => Equal60.IN0
COCO => Equal61.IN0
COCO => Equal62.IN0
COCO => Equal63.IN0
COCO => Equal64.IN0
COCO => Equal65.IN0
COCO => Equal66.IN0
COCO => Equal67.IN0
COCO => Equal68.IN0
COCO => Equal69.IN0
COCO => Equal70.IN0
COCO => Equal71.IN0
COCO => Equal72.IN0
COCO => Equal73.IN0
COCO => Equal74.IN0
COCO => Equal75.IN0
COCO => Equal76.IN0
COCO => Equal77.IN0
COCO => Equal78.IN0
COCO => Equal79.IN0
COCO => Equal80.IN0
COCO => Equal81.IN0
COCO => Equal82.IN0
COCO => Equal83.IN0
COCO => Equal84.IN0
COCO => Equal85.IN0
COCO => Equal86.IN0
COCO => Equal87.IN0
COCO => Equal88.IN0
COCO => Equal89.IN0
COCO => Equal90.IN0
COCO => Equal91.IN0
COCO => Equal92.IN0
COCO => Equal93.IN0
COCO => Equal94.IN0
COCO => Equal95.IN0
COCO => Equal96.IN0
COCO => Equal97.IN0
COCO => Equal98.IN0
COCO => Equal99.IN1
COCO => Equal100.IN2
COCO => Equal101.IN2
COCO => Equal102.IN3
COCO => Equal103.IN3
COCO => Equal104.IN4
COCO => Equal105.IN2
COCO => Equal106.IN3
COCO => Equal107.IN3
COCO => Equal108.IN4
COCO => Equal109.IN3
COCO => Equal110.IN4
COCO => Equal111.IN4
COCO => Equal112.IN5
COCO => Equal113.IN3
COCO => Equal114.IN4
COCO => Equal115.IN4
COCO => Equal116.IN5
COCO => Equal117.IN4
COCO => Equal118.IN5
COCO => Equal119.IN5
COCO => Equal120.IN6
COCO => Equal121.IN0
COCO => Equal122.IN0
COCO => Equal123.IN0
COCO => Equal124.IN0
COCO => Equal125.IN2
COCO => Equal126.IN3
COCO => Equal127.IN3
COCO => Equal128.IN4
COCO => Equal129.IN3
COCO => Equal130.IN4
COCO => Equal131.IN4
COCO => Equal132.IN5
COCO => Equal133.IN1
COCO => Equal134.IN2
COCO => Equal135.IN2
COCO => Equal136.IN3
COCO => Equal137.IN2
COCO => Equal138.IN3
COCO => Equal139.IN3
COCO => Equal140.IN4
COCO => Equal141.IN1
COCO => Equal142.IN0
COCO => Equal143.IN0
COCO => Equal144.IN0
COCO => Equal145.IN0
COCO => Equal146.IN0
COCO => Equal147.IN0
COCO => Equal148.IN0
COCO => Equal149.IN0
COCO => Equal150.IN0
COCO => Equal151.IN0
COCO => Equal152.IN0
COCO => Equal153.IN0
COCO => Equal154.IN0
COCO => Equal155.IN0
COCO => Equal156.IN0
COCO => Equal157.IN0
COCO => Equal158.IN0
COCO => Equal159.IN0
COCO => Equal160.IN0
COCO => Equal161.IN0
COCO => Equal162.IN0
COCO => Equal163.IN0
COCO => Equal164.IN0
COCO => Equal165.IN0
COCO => Equal166.IN0
COCO => Equal167.IN0
COCO => Equal168.IN0
COCO => Equal169.IN0
COCO => Equal170.IN0
COCO => Equal171.IN0
COCO => Equal172.IN0
COCO => Equal173.IN0
COCO => Equal174.IN0
COCO => Equal175.IN0
COCO => Equal176.IN0
COCO => Equal177.IN0
COCO => Equal178.IN0
COCO => Equal179.IN0
COCO => Equal180.IN0
COCO => Equal181.IN0
COCO => Equal182.IN0
COCO => Equal183.IN0
COCO => Equal184.IN0
COCO => Equal185.IN0
COCO => Equal186.IN0
COCO => Equal187.IN0
COCO => Equal188.IN1
COCO => Equal189.IN2
COCO => Equal190.IN2
COCO => Equal191.IN3
COCO => Equal192.IN3
COCO => Equal193.IN4
COCO => Equal194.IN2
COCO => Equal195.IN3
COCO => Equal196.IN3
COCO => Equal197.IN4
COCO => Equal198.IN3
COCO => Equal199.IN4
COCO => Equal200.IN4
COCO => Equal201.IN5
COCO => Equal202.IN3
COCO => Equal203.IN4
COCO => Equal204.IN4
COCO => Equal205.IN5
COCO => Equal206.IN4
COCO => Equal207.IN5
COCO => Equal208.IN5
COCO => Equal209.IN6
COCO => Equal210.IN0
COCO => Equal211.IN0
COCO => Equal212.IN0
COCO => Equal213.IN0
COCO => Equal214.IN2
COCO => Equal215.IN3
COCO => Equal216.IN3
COCO => Equal217.IN4
COCO => Equal218.IN3
COCO => Equal219.IN4
COCO => Equal220.IN4
COCO => Equal221.IN5
COCO => Equal222.IN1
COCO => Equal223.IN2
COCO => Equal224.IN2
COCO => Equal225.IN3
COCO => Equal226.IN2
COCO => Equal227.IN3
COCO => Equal228.IN3
COCO => Equal229.IN4
COCO => Equal230.IN1
COCO => Equal231.IN0
COCO => Equal232.IN0
COCO => Equal233.IN0
COCO => Equal234.IN0
COCO => Equal235.IN0
COCO => Equal236.IN0
COCO => Equal237.IN0
COCO => Equal238.IN0
COCO => Equal239.IN0
COCO => Equal240.IN0
COCO => Equal241.IN0
COCO => Equal242.IN0
COCO => Equal243.IN0
COCO => Equal244.IN1
COCO => Equal245.IN2
COCO => Equal246.IN2
COCO => Equal247.IN3
COCO => Equal248.IN3
COCO => Equal249.IN4
COCO => Equal250.IN2
COCO => Equal251.IN3
COCO => Equal252.IN3
COCO => Equal253.IN4
COCO => Equal254.IN3
COCO => Equal255.IN4
COCO => Equal256.IN4
COCO => Equal257.IN5
COCO => Equal258.IN3
COCO => Equal259.IN4
COCO => Equal260.IN4
COCO => Equal261.IN5
COCO => Equal262.IN4
COCO => Equal263.IN5
COCO => Equal264.IN5
COCO => Equal265.IN6
COCO => Equal266.IN0
COCO => Equal267.IN0
COCO => Equal268.IN0
COCO => Equal269.IN0
COCO => Equal270.IN2
COCO => Equal271.IN3
COCO => Equal272.IN3
COCO => Equal273.IN4
COCO => Equal274.IN3
COCO => Equal275.IN4
COCO => Equal276.IN4
COCO => Equal277.IN5
COCO => Equal278.IN1
COCO => Equal279.IN2
COCO => Equal280.IN2
COCO => Equal281.IN3
COCO => Equal282.IN2
COCO => Equal283.IN3
COCO => Equal284.IN3
COCO => Equal285.IN4
COCO => Equal286.IN1
COCO => Equal287.IN0
COCO => Equal288.IN0
COCO => Equal289.IN0
COCO => Equal290.IN0
COCO => Equal291.IN0
COCO => Equal292.IN0
COCO => Equal293.IN0
COCO => Equal294.IN0
COCO => Equal295.IN0
COCO => Equal296.IN0
COCO => Equal297.IN0
COCO => Equal298.IN0
COCO => Equal299.IN0
COCO => Equal300.IN1
COCO => Equal301.IN2
COCO => Equal302.IN2
COCO => Equal303.IN3
COCO => Equal304.IN3
COCO => Equal305.IN4
COCO => Equal306.IN2
COCO => Equal307.IN3
COCO => Equal308.IN3
COCO => Equal309.IN4
COCO => Equal310.IN3
COCO => Equal311.IN4
COCO => Equal312.IN4
COCO => Equal313.IN5
COCO => Equal314.IN3
COCO => Equal315.IN4
COCO => Equal316.IN4
COCO => Equal317.IN5
COCO => Equal318.IN4
COCO => Equal319.IN5
COCO => Equal320.IN5
COCO => Equal321.IN6
COCO => Equal322.IN0
COCO => Equal323.IN0
COCO => Equal324.IN0
COCO => Equal325.IN0
COCO => Equal326.IN2
COCO => Equal327.IN3
COCO => Equal328.IN3
COCO => Equal329.IN4
COCO => Equal330.IN3
COCO => Equal331.IN4
COCO => Equal332.IN4
COCO => Equal333.IN5
COCO => Equal334.IN1
COCO => Equal335.IN2
COCO => Equal336.IN2
COCO => Equal337.IN3
COCO => Equal338.IN2
COCO => Equal339.IN3
COCO => Equal340.IN3
COCO => Equal341.IN4
COCO => Equal342.IN1
COCO => Equal343.IN0
COCO => Equal344.IN0
COCO => Equal345.IN0
COCO => Equal346.IN0
COCO => Equal347.IN0
COCO => Equal348.IN0
COCO => Equal349.IN0
COCO => Equal350.IN0
COCO => Equal351.IN0
COCO => Equal352.IN0
COCO => Equal353.IN0
COCO => Equal354.IN0
COCO => Equal355.IN0
COCO => Equal356.IN1
COCO => Equal357.IN2
COCO => Equal358.IN2
COCO => Equal359.IN3
COCO => Equal360.IN3
COCO => Equal361.IN4
COCO => Equal362.IN2
COCO => Equal363.IN3
COCO => Equal364.IN3
COCO => Equal365.IN4
COCO => Equal366.IN3
COCO => Equal367.IN4
COCO => Equal368.IN4
COCO => Equal369.IN5
COCO => Equal370.IN3
COCO => Equal371.IN4
COCO => Equal372.IN4
COCO => Equal373.IN5
COCO => Equal374.IN4
COCO => Equal375.IN5
COCO => Equal376.IN5
COCO => Equal377.IN6
COCO => Equal378.IN0
COCO => Equal379.IN0
COCO => Equal380.IN0
COCO => Equal381.IN0
COCO => Equal382.IN2
COCO => Equal383.IN3
COCO => Equal384.IN3
COCO => Equal385.IN4
COCO => Equal386.IN3
COCO => Equal387.IN4
COCO => Equal388.IN4
COCO => Equal389.IN5
COCO => Equal390.IN1
COCO => Equal391.IN2
COCO => Equal392.IN2
COCO => Equal393.IN3
COCO => Equal394.IN2
COCO => Equal395.IN3
COCO => Equal396.IN3
COCO => Equal397.IN4
COCO => Equal398.IN1
COCO => Equal399.IN0
COCO => Equal400.IN0
COCO => Equal401.IN0
COCO => Equal402.IN0
COCO => Equal403.IN0
COCO => Equal404.IN0
COCO => Equal405.IN0
COCO => Equal406.IN0
COCO => Equal407.IN0
COCO => Equal408.IN0
COCO => Equal409.IN0
COCO => Equal410.IN0
COCO => Equal411.IN0
COCO => Equal412.IN1
COCO => Equal413.IN2
COCO => Equal414.IN2
COCO => Equal415.IN3
COCO => Equal416.IN3
COCO => Equal417.IN4
COCO => Equal418.IN2
COCO => Equal419.IN3
COCO => Equal420.IN3
COCO => Equal421.IN4
COCO => Equal422.IN3
COCO => Equal423.IN4
COCO => Equal424.IN4
COCO => Equal425.IN5
COCO => Equal426.IN3
COCO => Equal427.IN4
COCO => Equal428.IN4
COCO => Equal429.IN5
COCO => Equal430.IN4
COCO => Equal431.IN5
COCO => Equal432.IN5
COCO => Equal433.IN6
COCO => Equal434.IN0
COCO => Equal435.IN0
COCO => Equal436.IN0
COCO => Equal437.IN0
COCO => Equal438.IN2
COCO => Equal439.IN3
COCO => Equal440.IN3
COCO => Equal441.IN4
COCO => Equal442.IN3
COCO => Equal443.IN4
COCO => Equal444.IN4
COCO => Equal445.IN5
COCO => Equal446.IN1
COCO => Equal447.IN2
COCO => Equal448.IN2
COCO => Equal449.IN3
COCO => Equal450.IN2
COCO => Equal451.IN3
COCO => Equal452.IN3
COCO => Equal453.IN4
COCO => Equal454.IN1
COCO => Equal455.IN0
COCO => Equal456.IN0
COCO => Equal457.IN0
COCO => Equal458.IN0
COCO => Equal459.IN0
COCO => Equal460.IN0
COCO => Equal461.IN0
COCO => Equal462.IN0
COCO => Equal463.IN0
COCO => Equal464.IN0
COCO => Equal465.IN0
COCO => Equal466.IN0
COCO => Equal467.IN0
COCO => Equal468.IN1
COCO => Equal469.IN2
COCO => Equal470.IN2
COCO => Equal471.IN3
COCO => Equal472.IN3
COCO => Equal473.IN4
COCO => Equal474.IN2
COCO => Equal475.IN3
COCO => Equal476.IN3
COCO => Equal477.IN4
COCO => Equal478.IN3
COCO => Equal479.IN4
COCO => Equal480.IN4
COCO => Equal481.IN5
COCO => Equal482.IN3
COCO => Equal483.IN4
COCO => Equal484.IN4
COCO => Equal485.IN5
COCO => Equal486.IN4
COCO => Equal487.IN5
COCO => Equal488.IN5
COCO => Equal489.IN6
COCO => Equal490.IN0
COCO => Equal491.IN0
COCO => Equal492.IN0
COCO => Equal493.IN0
COCO => Equal494.IN2
COCO => Equal495.IN3
COCO => Equal496.IN3
COCO => Equal497.IN4
COCO => Equal498.IN3
COCO => Equal499.IN4
COCO => Equal500.IN4
COCO => Equal501.IN5
COCO => Equal502.IN1
COCO => Equal503.IN2
COCO => Equal504.IN2
COCO => Equal505.IN3
COCO => Equal506.IN2
COCO => Equal507.IN3
COCO => Equal508.IN3
COCO => Equal509.IN4
COCO => Equal510.IN1
COCO => Equal511.IN0
COCO => Equal512.IN0
COCO => Equal513.IN0
COCO => Equal514.IN0
COCO => Equal515.IN0
COCO => Equal516.IN0
COCO => Equal517.IN0
COCO => Equal518.IN0
COCO => Equal519.IN0
COCO => Equal520.IN0
COCO => Equal521.IN0
COCO => Equal522.IN0
COCO => Equal523.IN0
COCO => Equal524.IN1
COCO => Equal525.IN2
COCO => Equal526.IN2
COCO => Equal527.IN3
COCO => Equal528.IN3
COCO => Equal529.IN4
COCO => Equal530.IN2
COCO => Equal531.IN3
COCO => Equal532.IN3
COCO => Equal533.IN4
COCO => Equal534.IN3
COCO => Equal535.IN4
COCO => Equal536.IN4
COCO => Equal537.IN5
COCO => Equal538.IN3
COCO => Equal539.IN4
COCO => Equal540.IN4
COCO => Equal541.IN5
COCO => Equal542.IN4
COCO => Equal543.IN5
COCO => Equal544.IN5
COCO => Equal545.IN6
COCO => Equal546.IN2
COCO => Equal547.IN3
COCO => Equal548.IN3
COCO => Equal549.IN4
COCO => Equal550.IN3
COCO => Equal551.IN4
COCO => Equal552.IN4
COCO => Equal553.IN5
COCO => Equal554.IN1
COCO => Equal555.IN2
COCO => Equal556.IN2
COCO => Equal557.IN3
COCO => Equal558.IN2
COCO => Equal559.IN3
COCO => Equal560.IN3
COCO => Equal561.IN4
COCO => Equal562.IN1
COCO => Equal563.IN0
COCO => Equal564.IN1
COCO => Equal565.IN2
COCO => Equal566.IN2
COCO => Equal567.IN3
COCO => Equal568.IN3
COCO => Equal569.IN4
COCO => Equal570.IN2
COCO => Equal571.IN3
COCO => Equal572.IN3
COCO => Equal573.IN4
COCO => Equal574.IN3
COCO => Equal575.IN4
COCO => Equal576.IN4
COCO => Equal577.IN5
COCO => Equal578.IN3
COCO => Equal579.IN4
COCO => Equal580.IN4
COCO => Equal581.IN5
COCO => Equal582.IN4
COCO => Equal583.IN5
COCO => Equal584.IN5
COCO => Equal585.IN6
COCO => Equal586.IN2
COCO => Equal587.IN3
COCO => Equal588.IN3
COCO => Equal589.IN4
COCO => Equal590.IN3
COCO => Equal591.IN4
COCO => Equal592.IN4
COCO => Equal593.IN5
COCO => Equal594.IN1
COCO => Equal595.IN2
COCO => Equal596.IN2
COCO => Equal597.IN3
COCO => Equal598.IN2
COCO => Equal599.IN3
COCO => Equal600.IN3
COCO => Equal601.IN4
COCO => Equal602.IN1
COCO => Equal603.IN0
COCO => Equal604.IN1
COCO => Equal605.IN2
COCO => Equal606.IN2
COCO => Equal607.IN3
COCO => Equal608.IN3
COCO => Equal609.IN4
COCO => Equal610.IN2
COCO => Equal611.IN3
COCO => Equal612.IN3
COCO => Equal613.IN4
COCO => Equal614.IN3
COCO => Equal615.IN4
COCO => Equal616.IN4
COCO => Equal617.IN5
COCO => Equal618.IN3
COCO => Equal619.IN4
COCO => Equal620.IN4
COCO => Equal621.IN5
COCO => Equal622.IN4
COCO => Equal623.IN5
COCO => Equal624.IN5
COCO => Equal625.IN6
COCO => Equal626.IN2
COCO => Equal627.IN3
COCO => Equal628.IN3
COCO => Equal629.IN4
COCO => Equal630.IN3
COCO => Equal631.IN4
COCO => Equal632.IN4
COCO => Equal633.IN5
COCO => Equal634.IN1
COCO => Equal635.IN2
COCO => Equal636.IN2
COCO => Equal637.IN3
COCO => Equal638.IN2
COCO => Equal639.IN3
COCO => Equal640.IN3
COCO => Equal641.IN4
COCO => Equal642.IN1
COCO => Equal643.IN0
COCO => Equal644.IN1
COCO => Equal645.IN2
COCO => Equal646.IN2
COCO => Equal647.IN3
COCO => Equal648.IN3
COCO => Equal649.IN4
COCO => Equal650.IN2
COCO => Equal651.IN3
COCO => Equal652.IN3
COCO => Equal653.IN4
COCO => Equal654.IN3
COCO => Equal655.IN4
COCO => Equal656.IN4
COCO => Equal657.IN5
COCO => Equal658.IN3
COCO => Equal659.IN4
COCO => Equal660.IN4
COCO => Equal661.IN5
COCO => Equal662.IN4
COCO => Equal663.IN5
COCO => Equal664.IN5
COCO => Equal665.IN6
COCO => Equal666.IN2
COCO => Equal667.IN3
COCO => Equal668.IN3
COCO => Equal669.IN4
COCO => Equal670.IN3
COCO => Equal671.IN4
COCO => Equal672.IN4
COCO => Equal673.IN5
COCO => Equal674.IN1
COCO => Equal675.IN2
COCO => Equal676.IN2
COCO => Equal677.IN3
COCO => Equal678.IN2
COCO => Equal679.IN3
COCO => Equal680.IN3
COCO => Equal681.IN4
COCO => Equal682.IN1
COCO => Equal683.IN0
COCO => Equal684.IN1
COCO => Equal685.IN2
COCO => Equal686.IN2
COCO => Equal687.IN3
COCO => Equal688.IN3
COCO => Equal689.IN4
COCO => Equal690.IN2
COCO => Equal691.IN3
COCO => Equal692.IN3
COCO => Equal693.IN4
COCO => Equal694.IN3
COCO => Equal695.IN4
COCO => Equal696.IN4
COCO => Equal697.IN5
COCO => Equal698.IN3
COCO => Equal699.IN4
COCO => Equal700.IN4
COCO => Equal701.IN5
COCO => Equal702.IN4
COCO => Equal703.IN5
COCO => Equal704.IN5
COCO => Equal705.IN6
COCO => Equal706.IN2
COCO => Equal707.IN3
COCO => Equal708.IN3
COCO => Equal709.IN4
COCO => Equal710.IN3
COCO => Equal711.IN4
COCO => Equal712.IN4
COCO => Equal713.IN5
COCO => Equal714.IN1
COCO => Equal715.IN2
COCO => Equal716.IN2
COCO => Equal717.IN3
COCO => Equal718.IN2
COCO => Equal719.IN3
COCO => Equal720.IN3
COCO => Equal721.IN4
COCO => Equal722.IN1
COCO => Equal723.IN0
COCO => Equal724.IN1
COCO => Equal725.IN2
COCO => Equal726.IN2
COCO => Equal727.IN3
COCO => Equal728.IN3
COCO => Equal729.IN4
COCO => Equal730.IN2
COCO => Equal731.IN3
COCO => Equal732.IN3
COCO => Equal733.IN4
COCO => Equal734.IN3
COCO => Equal735.IN4
COCO => Equal736.IN4
COCO => Equal737.IN5
COCO => Equal738.IN3
COCO => Equal739.IN4
COCO => Equal740.IN4
COCO => Equal741.IN5
COCO => Equal742.IN4
COCO => Equal743.IN5
COCO => Equal744.IN5
COCO => Equal745.IN6
COCO => Equal746.IN2
COCO => Equal747.IN3
COCO => Equal748.IN3
COCO => Equal749.IN4
COCO => Equal750.IN3
COCO => Equal751.IN4
COCO => Equal752.IN4
COCO => Equal753.IN5
COCO => Equal754.IN1
COCO => Equal755.IN2
COCO => Equal756.IN2
COCO => Equal757.IN3
COCO => Equal758.IN2
COCO => Equal759.IN3
COCO => Equal760.IN3
COCO => Equal761.IN4
COCO => Equal762.IN1
COCO => Equal763.IN0
COCO => Equal764.IN1
COCO => Equal765.IN2
COCO => Equal766.IN2
COCO => Equal767.IN3
COCO => Equal768.IN3
COCO => Equal769.IN4
COCO => Equal770.IN2
COCO => Equal771.IN3
COCO => Equal772.IN3
COCO => Equal773.IN4
COCO => Equal774.IN3
COCO => Equal775.IN4
COCO => Equal776.IN4
COCO => Equal777.IN5
COCO => Equal778.IN3
COCO => Equal779.IN4
COCO => Equal780.IN4
COCO => Equal781.IN5
COCO => Equal782.IN4
COCO => Equal783.IN5
COCO => Equal784.IN5
COCO => Equal785.IN6
COCO => Equal786.IN2
COCO => Equal787.IN3
COCO => Equal788.IN3
COCO => Equal789.IN4
COCO => Equal790.IN3
COCO => Equal791.IN4
COCO => Equal792.IN4
COCO => Equal793.IN5
COCO => Equal794.IN1
COCO => Equal795.IN2
COCO => Equal796.IN2
COCO => Equal797.IN3
COCO => Equal798.IN2
COCO => Equal799.IN3
COCO => Equal800.IN3
COCO => Equal801.IN4
COCO => Equal802.IN1
COCO => Equal803.IN0
COCO => Equal804.IN1
COCO => Equal805.IN2
COCO => Equal806.IN2
COCO => Equal807.IN3
COCO => Equal808.IN3
COCO => Equal809.IN4
COCO => Equal810.IN2
COCO => Equal811.IN3
COCO => Equal812.IN3
COCO => Equal813.IN4
COCO => Equal814.IN3
COCO => Equal815.IN4
COCO => Equal816.IN4
COCO => Equal817.IN5
COCO => Equal818.IN3
COCO => Equal819.IN4
COCO => Equal820.IN4
COCO => Equal821.IN5
COCO => Equal822.IN4
COCO => Equal823.IN5
COCO => Equal824.IN5
COCO => Equal825.IN6
COCO => Equal826.IN2
COCO => Equal827.IN3
COCO => Equal828.IN3
COCO => Equal829.IN4
COCO => Equal830.IN3
COCO => Equal831.IN4
COCO => Equal832.IN4
COCO => Equal833.IN5
COCO => Equal834.IN1
COCO => Equal835.IN2
COCO => Equal836.IN2
COCO => Equal837.IN3
COCO => Equal838.IN2
COCO => Equal839.IN3
COCO => Equal840.IN3
COCO => Equal841.IN4
COCO => Equal842.IN1
COCO => Equal843.IN0
COCO => Equal844.IN1
COCO => Equal845.IN2
COCO => Equal846.IN2
COCO => Equal847.IN3
COCO => Equal848.IN3
COCO => Equal849.IN4
COCO => Equal850.IN2
COCO => Equal851.IN3
COCO => Equal852.IN3
COCO => Equal853.IN4
COCO => Equal854.IN3
COCO => Equal855.IN4
COCO => Equal856.IN4
COCO => Equal857.IN5
COCO => Equal858.IN3
COCO => Equal859.IN4
COCO => Equal860.IN4
COCO => Equal861.IN5
COCO => Equal862.IN4
COCO => Equal863.IN5
COCO => Equal864.IN5
COCO => Equal865.IN6
COCO => Equal866.IN0
COCO => Equal867.IN0
COCO => Equal868.IN0
COCO => Equal869.IN0
COCO => Equal870.IN0
COCO => Equal871.IN2
COCO => Equal872.IN2
COCO => Equal873.IN3
COCO => Equal874.IN2
COCO => Equal875.IN3
COCO => Equal876.IN4
COCO => Equal877.IN4
COCO => Equal878.IN4
COCO => Equal879.IN3
COCO => Equal880.IN4
COCO => Equal881.IN5
COCO => Equal884.IN0
COCO => Equal885.IN0
COCO => Equal886.IN0
COCO => Equal887.IN0
COCO => Equal888.IN0
COCO => Equal891.IN3
COCO => Equal901.IN0
COCO => Equal902.IN0
COCO => Equal903.IN1
COCO => Equal904.IN2
COCO => Equal905.IN1
COCO => Equal906.IN2
COCO => Equal907.IN2
COCO => Equal908.IN3
COCO => Equal909.IN0
COCO => Equal910.IN0
COCO => Equal911.IN0
COCO => Equal912.IN0
COCO => Equal913.IN0
COCO => Equal914.IN0
COCO => Equal917.IN0
COCO => Equal918.IN1
COCO => Equal919.IN2
COCO => Equal920.IN2
COCO => Equal921.IN3
COCO => Equal922.IN2
COCO => Equal923.IN3
COCO => Equal924.IN3
COCO => Equal925.IN4
COCO => Equal926.IN2
COCO => Equal927.IN3
COCO => Equal928.IN3
COCO => Equal929.IN4
COCO => Equal930.IN3
COCO => Equal931.IN4
COCO => Equal932.IN4
COCO => Equal933.IN5
COCO => Equal934.IN3
COCO => Equal935.IN4
COCO => Equal936.IN4
COCO => Equal937.IN5
V[0] => Equal0.IN1
V[0] => Equal31.IN2
V[0] => Equal909.IN1
V[0] => Equal910.IN3
V[0] => Equal911.IN2
V[0] => Equal912.IN3
V[0] => Equal913.IN2
V[0] => Equal914.IN3
V[0] => Equal917.IN1
V[1] => Equal31.IN1
V[1] => Equal909.IN3
V[1] => Equal910.IN1
V[1] => Equal911.IN1
V[1] => Equal912.IN2
V[1] => Equal913.IN3
V[1] => Equal914.IN2
V[2] => Equal31.IN0
V[2] => Equal909.IN2
V[2] => Equal910.IN2
V[2] => Equal911.IN3
V[2] => Equal912.IN1
V[2] => Equal913.IN1
V[2] => Equal914.IN1
BP => VLPR.OUTPUTSELECT
BP => VLPR.OUTPUTSELECT
BP => VLPR.OUTPUTSELECT
BP => VLPR.OUTPUTSELECT
BP => Equal1.IN2
BP => Equal2.IN2
BP => Equal3.IN3
BP => Equal4.IN0
BP => Equal5.IN0
BP => Equal6.IN0
BP => Equal7.IN0
BP => Equal8.IN0
BP => Equal9.IN0
BP => Equal10.IN0
BP => Equal11.IN0
BP => Equal12.IN0
BP => Equal13.IN0
BP => Equal15.IN0
BP => Equal16.IN1
BP => Equal17.IN0
BP => Equal20.IN4
BP => Equal21.IN4
BP => Equal30.IN4
BP => Equal36.IN3
BP => Equal37.IN4
BP => Equal38.IN4
BP => Equal39.IN5
BP => Equal40.IN4
BP => Equal41.IN5
BP => Equal42.IN5
BP => Equal43.IN6
BP => Equal44.IN2
BP => Equal45.IN3
BP => Equal46.IN3
BP => Equal47.IN4
BP => Equal48.IN3
BP => Equal49.IN4
BP => Equal50.IN4
BP => Equal51.IN5
BP => Equal52.IN2
BP => Equal53.IN1
BP => Equal99.IN0
BP => Equal100.IN0
BP => Equal101.IN0
BP => Equal102.IN0
BP => Equal103.IN0
BP => Equal104.IN0
BP => Equal105.IN0
BP => Equal106.IN0
BP => Equal107.IN0
BP => Equal108.IN0
BP => Equal109.IN0
BP => Equal110.IN0
BP => Equal111.IN0
BP => Equal112.IN0
BP => Equal113.IN0
BP => Equal114.IN0
BP => Equal115.IN0
BP => Equal116.IN0
BP => Equal117.IN0
BP => Equal118.IN0
BP => Equal119.IN0
BP => Equal120.IN0
BP => Equal125.IN3
BP => Equal126.IN4
BP => Equal127.IN4
BP => Equal128.IN5
BP => Equal129.IN4
BP => Equal130.IN5
BP => Equal131.IN5
BP => Equal132.IN6
BP => Equal133.IN2
BP => Equal134.IN3
BP => Equal135.IN3
BP => Equal136.IN4
BP => Equal137.IN3
BP => Equal138.IN4
BP => Equal139.IN4
BP => Equal140.IN5
BP => Equal141.IN2
BP => Equal142.IN1
BP => Equal188.IN0
BP => Equal189.IN0
BP => Equal190.IN0
BP => Equal191.IN0
BP => Equal192.IN0
BP => Equal193.IN0
BP => Equal194.IN0
BP => Equal195.IN0
BP => Equal196.IN0
BP => Equal197.IN0
BP => Equal198.IN0
BP => Equal199.IN0
BP => Equal200.IN0
BP => Equal201.IN0
BP => Equal202.IN0
BP => Equal203.IN0
BP => Equal204.IN0
BP => Equal205.IN0
BP => Equal206.IN0
BP => Equal207.IN0
BP => Equal208.IN0
BP => Equal209.IN0
BP => Equal214.IN3
BP => Equal215.IN4
BP => Equal216.IN4
BP => Equal217.IN5
BP => Equal218.IN4
BP => Equal219.IN5
BP => Equal220.IN5
BP => Equal221.IN6
BP => Equal222.IN2
BP => Equal223.IN3
BP => Equal224.IN3
BP => Equal225.IN4
BP => Equal226.IN3
BP => Equal227.IN4
BP => Equal228.IN4
BP => Equal229.IN5
BP => Equal230.IN2
BP => Equal231.IN1
BP => Equal244.IN0
BP => Equal245.IN0
BP => Equal246.IN0
BP => Equal247.IN0
BP => Equal248.IN0
BP => Equal249.IN0
BP => Equal250.IN0
BP => Equal251.IN0
BP => Equal252.IN0
BP => Equal253.IN0
BP => Equal254.IN0
BP => Equal255.IN0
BP => Equal256.IN0
BP => Equal257.IN0
BP => Equal258.IN0
BP => Equal259.IN0
BP => Equal260.IN0
BP => Equal261.IN0
BP => Equal262.IN0
BP => Equal263.IN0
BP => Equal264.IN0
BP => Equal265.IN0
BP => Equal270.IN3
BP => Equal271.IN4
BP => Equal272.IN4
BP => Equal273.IN5
BP => Equal274.IN4
BP => Equal275.IN5
BP => Equal276.IN5
BP => Equal277.IN6
BP => Equal278.IN2
BP => Equal279.IN3
BP => Equal280.IN3
BP => Equal281.IN4
BP => Equal282.IN3
BP => Equal283.IN4
BP => Equal284.IN4
BP => Equal285.IN5
BP => Equal286.IN2
BP => Equal287.IN1
BP => Equal300.IN0
BP => Equal301.IN0
BP => Equal302.IN0
BP => Equal303.IN0
BP => Equal304.IN0
BP => Equal305.IN0
BP => Equal306.IN0
BP => Equal307.IN0
BP => Equal308.IN0
BP => Equal309.IN0
BP => Equal310.IN0
BP => Equal311.IN0
BP => Equal312.IN0
BP => Equal313.IN0
BP => Equal314.IN0
BP => Equal315.IN0
BP => Equal316.IN0
BP => Equal317.IN0
BP => Equal318.IN0
BP => Equal319.IN0
BP => Equal320.IN0
BP => Equal321.IN0
BP => Equal326.IN3
BP => Equal327.IN4
BP => Equal328.IN4
BP => Equal329.IN5
BP => Equal330.IN4
BP => Equal331.IN5
BP => Equal332.IN5
BP => Equal333.IN6
BP => Equal334.IN2
BP => Equal335.IN3
BP => Equal336.IN3
BP => Equal337.IN4
BP => Equal338.IN3
BP => Equal339.IN4
BP => Equal340.IN4
BP => Equal341.IN5
BP => Equal342.IN2
BP => Equal343.IN1
BP => Equal356.IN0
BP => Equal357.IN0
BP => Equal358.IN0
BP => Equal359.IN0
BP => Equal360.IN0
BP => Equal361.IN0
BP => Equal362.IN0
BP => Equal363.IN0
BP => Equal364.IN0
BP => Equal365.IN0
BP => Equal366.IN0
BP => Equal367.IN0
BP => Equal368.IN0
BP => Equal369.IN0
BP => Equal370.IN0
BP => Equal371.IN0
BP => Equal372.IN0
BP => Equal373.IN0
BP => Equal374.IN0
BP => Equal375.IN0
BP => Equal376.IN0
BP => Equal377.IN0
BP => Equal382.IN3
BP => Equal383.IN4
BP => Equal384.IN4
BP => Equal385.IN5
BP => Equal386.IN4
BP => Equal387.IN5
BP => Equal388.IN5
BP => Equal389.IN6
BP => Equal390.IN2
BP => Equal391.IN3
BP => Equal392.IN3
BP => Equal393.IN4
BP => Equal394.IN3
BP => Equal395.IN4
BP => Equal396.IN4
BP => Equal397.IN5
BP => Equal398.IN2
BP => Equal399.IN1
BP => Equal412.IN0
BP => Equal413.IN0
BP => Equal414.IN0
BP => Equal415.IN0
BP => Equal416.IN0
BP => Equal417.IN0
BP => Equal418.IN0
BP => Equal419.IN0
BP => Equal420.IN0
BP => Equal421.IN0
BP => Equal422.IN0
BP => Equal423.IN0
BP => Equal424.IN0
BP => Equal425.IN0
BP => Equal426.IN0
BP => Equal427.IN0
BP => Equal428.IN0
BP => Equal429.IN0
BP => Equal430.IN0
BP => Equal431.IN0
BP => Equal432.IN0
BP => Equal433.IN0
BP => Equal438.IN3
BP => Equal439.IN4
BP => Equal440.IN4
BP => Equal441.IN5
BP => Equal442.IN4
BP => Equal443.IN5
BP => Equal444.IN5
BP => Equal445.IN6
BP => Equal446.IN2
BP => Equal447.IN3
BP => Equal448.IN3
BP => Equal449.IN4
BP => Equal450.IN3
BP => Equal451.IN4
BP => Equal452.IN4
BP => Equal453.IN5
BP => Equal454.IN2
BP => Equal455.IN1
BP => Equal468.IN0
BP => Equal469.IN0
BP => Equal470.IN0
BP => Equal471.IN0
BP => Equal472.IN0
BP => Equal473.IN0
BP => Equal474.IN0
BP => Equal475.IN0
BP => Equal476.IN0
BP => Equal477.IN0
BP => Equal478.IN0
BP => Equal479.IN0
BP => Equal480.IN0
BP => Equal481.IN0
BP => Equal482.IN0
BP => Equal483.IN0
BP => Equal484.IN0
BP => Equal485.IN0
BP => Equal486.IN0
BP => Equal487.IN0
BP => Equal488.IN0
BP => Equal489.IN0
BP => Equal494.IN3
BP => Equal495.IN4
BP => Equal496.IN4
BP => Equal497.IN5
BP => Equal498.IN4
BP => Equal499.IN5
BP => Equal500.IN5
BP => Equal501.IN6
BP => Equal502.IN2
BP => Equal503.IN3
BP => Equal504.IN3
BP => Equal505.IN4
BP => Equal506.IN3
BP => Equal507.IN4
BP => Equal508.IN4
BP => Equal509.IN5
BP => Equal510.IN2
BP => Equal511.IN1
BP => Equal524.IN0
BP => Equal525.IN0
BP => Equal526.IN0
BP => Equal527.IN0
BP => Equal528.IN0
BP => Equal529.IN0
BP => Equal530.IN0
BP => Equal531.IN0
BP => Equal532.IN0
BP => Equal533.IN0
BP => Equal534.IN0
BP => Equal535.IN0
BP => Equal536.IN0
BP => Equal537.IN0
BP => Equal538.IN0
BP => Equal539.IN0
BP => Equal540.IN0
BP => Equal541.IN0
BP => Equal542.IN0
BP => Equal543.IN0
BP => Equal544.IN0
BP => Equal545.IN0
BP => Equal546.IN3
BP => Equal547.IN4
BP => Equal548.IN4
BP => Equal549.IN5
BP => Equal550.IN4
BP => Equal551.IN5
BP => Equal552.IN5
BP => Equal553.IN6
BP => Equal554.IN2
BP => Equal555.IN3
BP => Equal556.IN3
BP => Equal557.IN4
BP => Equal558.IN3
BP => Equal559.IN4
BP => Equal560.IN4
BP => Equal561.IN5
BP => Equal562.IN2
BP => Equal563.IN1
BP => Equal564.IN0
BP => Equal565.IN0
BP => Equal566.IN0
BP => Equal567.IN0
BP => Equal568.IN0
BP => Equal569.IN0
BP => Equal570.IN0
BP => Equal571.IN0
BP => Equal572.IN0
BP => Equal573.IN0
BP => Equal574.IN0
BP => Equal575.IN0
BP => Equal576.IN0
BP => Equal577.IN0
BP => Equal578.IN0
BP => Equal579.IN0
BP => Equal580.IN0
BP => Equal581.IN0
BP => Equal582.IN0
BP => Equal583.IN0
BP => Equal584.IN0
BP => Equal585.IN0
BP => Equal586.IN3
BP => Equal587.IN4
BP => Equal588.IN4
BP => Equal589.IN5
BP => Equal590.IN4
BP => Equal591.IN5
BP => Equal592.IN5
BP => Equal593.IN6
BP => Equal594.IN2
BP => Equal595.IN3
BP => Equal596.IN3
BP => Equal597.IN4
BP => Equal598.IN3
BP => Equal599.IN4
BP => Equal600.IN4
BP => Equal601.IN5
BP => Equal602.IN2
BP => Equal603.IN1
BP => Equal604.IN0
BP => Equal605.IN0
BP => Equal606.IN0
BP => Equal607.IN0
BP => Equal608.IN0
BP => Equal609.IN0
BP => Equal610.IN0
BP => Equal611.IN0
BP => Equal612.IN0
BP => Equal613.IN0
BP => Equal614.IN0
BP => Equal615.IN0
BP => Equal616.IN0
BP => Equal617.IN0
BP => Equal618.IN0
BP => Equal619.IN0
BP => Equal620.IN0
BP => Equal621.IN0
BP => Equal622.IN0
BP => Equal623.IN0
BP => Equal624.IN0
BP => Equal625.IN0
BP => Equal626.IN3
BP => Equal627.IN4
BP => Equal628.IN4
BP => Equal629.IN5
BP => Equal630.IN4
BP => Equal631.IN5
BP => Equal632.IN5
BP => Equal633.IN6
BP => Equal634.IN2
BP => Equal635.IN3
BP => Equal636.IN3
BP => Equal637.IN4
BP => Equal638.IN3
BP => Equal639.IN4
BP => Equal640.IN4
BP => Equal641.IN5
BP => Equal642.IN2
BP => Equal643.IN1
BP => Equal644.IN0
BP => Equal645.IN0
BP => Equal646.IN0
BP => Equal647.IN0
BP => Equal648.IN0
BP => Equal649.IN0
BP => Equal650.IN0
BP => Equal651.IN0
BP => Equal652.IN0
BP => Equal653.IN0
BP => Equal654.IN0
BP => Equal655.IN0
BP => Equal656.IN0
BP => Equal657.IN0
BP => Equal658.IN0
BP => Equal659.IN0
BP => Equal660.IN0
BP => Equal661.IN0
BP => Equal662.IN0
BP => Equal663.IN0
BP => Equal664.IN0
BP => Equal665.IN0
BP => Equal666.IN3
BP => Equal667.IN4
BP => Equal668.IN4
BP => Equal669.IN5
BP => Equal670.IN4
BP => Equal671.IN5
BP => Equal672.IN5
BP => Equal673.IN6
BP => Equal674.IN2
BP => Equal675.IN3
BP => Equal676.IN3
BP => Equal677.IN4
BP => Equal678.IN3
BP => Equal679.IN4
BP => Equal680.IN4
BP => Equal681.IN5
BP => Equal682.IN2
BP => Equal683.IN1
BP => Equal684.IN0
BP => Equal685.IN0
BP => Equal686.IN0
BP => Equal687.IN0
BP => Equal688.IN0
BP => Equal689.IN0
BP => Equal690.IN0
BP => Equal691.IN0
BP => Equal692.IN0
BP => Equal693.IN0
BP => Equal694.IN0
BP => Equal695.IN0
BP => Equal696.IN0
BP => Equal697.IN0
BP => Equal698.IN0
BP => Equal699.IN0
BP => Equal700.IN0
BP => Equal701.IN0
BP => Equal702.IN0
BP => Equal703.IN0
BP => Equal704.IN0
BP => Equal705.IN0
BP => Equal706.IN3
BP => Equal707.IN4
BP => Equal708.IN4
BP => Equal709.IN5
BP => Equal710.IN4
BP => Equal711.IN5
BP => Equal712.IN5
BP => Equal713.IN6
BP => Equal714.IN2
BP => Equal715.IN3
BP => Equal716.IN3
BP => Equal717.IN4
BP => Equal718.IN3
BP => Equal719.IN4
BP => Equal720.IN4
BP => Equal721.IN5
BP => Equal722.IN2
BP => Equal723.IN1
BP => Equal724.IN0
BP => Equal725.IN0
BP => Equal726.IN0
BP => Equal727.IN0
BP => Equal728.IN0
BP => Equal729.IN0
BP => Equal730.IN0
BP => Equal731.IN0
BP => Equal732.IN0
BP => Equal733.IN0
BP => Equal734.IN0
BP => Equal735.IN0
BP => Equal736.IN0
BP => Equal737.IN0
BP => Equal738.IN0
BP => Equal739.IN0
BP => Equal740.IN0
BP => Equal741.IN0
BP => Equal742.IN0
BP => Equal743.IN0
BP => Equal744.IN0
BP => Equal745.IN0
BP => Equal746.IN3
BP => Equal747.IN4
BP => Equal748.IN4
BP => Equal749.IN5
BP => Equal750.IN4
BP => Equal751.IN5
BP => Equal752.IN5
BP => Equal753.IN6
BP => Equal754.IN2
BP => Equal755.IN3
BP => Equal756.IN3
BP => Equal757.IN4
BP => Equal758.IN3
BP => Equal759.IN4
BP => Equal760.IN4
BP => Equal761.IN5
BP => Equal762.IN2
BP => Equal763.IN1
BP => Equal764.IN0
BP => Equal765.IN0
BP => Equal766.IN0
BP => Equal767.IN0
BP => Equal768.IN0
BP => Equal769.IN0
BP => Equal770.IN0
BP => Equal771.IN0
BP => Equal772.IN0
BP => Equal773.IN0
BP => Equal774.IN0
BP => Equal775.IN0
BP => Equal776.IN0
BP => Equal777.IN0
BP => Equal778.IN0
BP => Equal779.IN0
BP => Equal780.IN0
BP => Equal781.IN0
BP => Equal782.IN0
BP => Equal783.IN0
BP => Equal784.IN0
BP => Equal785.IN0
BP => Equal786.IN3
BP => Equal787.IN4
BP => Equal788.IN4
BP => Equal789.IN5
BP => Equal790.IN4
BP => Equal791.IN5
BP => Equal792.IN5
BP => Equal793.IN6
BP => Equal794.IN2
BP => Equal795.IN3
BP => Equal796.IN3
BP => Equal797.IN4
BP => Equal798.IN3
BP => Equal799.IN4
BP => Equal800.IN4
BP => Equal801.IN5
BP => Equal802.IN2
BP => Equal803.IN1
BP => Equal804.IN0
BP => Equal805.IN0
BP => Equal806.IN0
BP => Equal807.IN0
BP => Equal808.IN0
BP => Equal809.IN0
BP => Equal810.IN0
BP => Equal811.IN0
BP => Equal812.IN0
BP => Equal813.IN0
BP => Equal814.IN0
BP => Equal815.IN0
BP => Equal816.IN0
BP => Equal817.IN0
BP => Equal818.IN0
BP => Equal819.IN0
BP => Equal820.IN0
BP => Equal821.IN0
BP => Equal822.IN0
BP => Equal823.IN0
BP => Equal824.IN0
BP => Equal825.IN0
BP => Equal826.IN3
BP => Equal827.IN4
BP => Equal828.IN4
BP => Equal829.IN5
BP => Equal830.IN4
BP => Equal831.IN5
BP => Equal832.IN5
BP => Equal833.IN6
BP => Equal834.IN2
BP => Equal835.IN3
BP => Equal836.IN3
BP => Equal837.IN4
BP => Equal838.IN3
BP => Equal839.IN4
BP => Equal840.IN4
BP => Equal841.IN5
BP => Equal842.IN2
BP => Equal843.IN1
BP => Equal844.IN0
BP => Equal845.IN0
BP => Equal846.IN0
BP => Equal847.IN0
BP => Equal848.IN0
BP => Equal849.IN0
BP => Equal850.IN0
BP => Equal851.IN0
BP => Equal852.IN0
BP => Equal853.IN0
BP => Equal854.IN0
BP => Equal855.IN0
BP => Equal856.IN0
BP => Equal857.IN0
BP => Equal858.IN0
BP => Equal859.IN0
BP => Equal860.IN0
BP => Equal861.IN0
BP => Equal862.IN0
BP => Equal863.IN0
BP => Equal864.IN0
BP => Equal865.IN0
BP => Equal867.IN1
BP => Equal871.IN0
BP => Equal872.IN0
BP => Equal873.IN0
BP => Equal874.IN0
BP => Equal875.IN0
BP => Equal876.IN0
BP => Equal877.IN0
BP => Equal878.IN0
BP => Equal879.IN0
BP => Equal880.IN0
BP => Equal881.IN0
BP => Equal891.IN0
BP => Equal918.IN2
BP => Equal919.IN3
BP => Equal920.IN3
BP => Equal921.IN4
BP => Equal922.IN3
BP => Equal923.IN4
BP => Equal924.IN4
BP => Equal925.IN5
BP => Equal926.IN0
BP => Equal927.IN0
BP => Equal928.IN0
BP => Equal929.IN0
BP => Equal930.IN0
BP => Equal931.IN0
BP => Equal932.IN0
BP => Equal933.IN0
BP => Equal934.IN0
BP => Equal935.IN0
BP => Equal936.IN0
BP => Equal937.IN0
BP => Equal941.IN0
VERT[0] => ROW_ADD.DATAA
VERT[1] => ROW_ADD.DATAA
VERT[2] => ROW_ADD.DATAA
VERT[3] => ROW_ADD.DATAA
VERT[4] => ROW_ADD.DATAA
VERT[5] => ROW_ADD.DATAA
VERT[6] => ROW_ADD.DATAA
VID_CONT[0] => Equal18.IN1
VID_CONT[0] => Equal22.IN2
VID_CONT[0] => Equal23.IN3
VID_CONT[0] => Equal24.IN1
VID_CONT[0] => Equal25.IN3
VID_CONT[0] => Equal26.IN4
VID_CONT[0] => Equal27.IN2
VID_CONT[0] => Equal28.IN2
VID_CONT[0] => Equal29.IN2
VID_CONT[0] => MODE6.OUTPUTSELECT
VID_CONT[0] => Equal87.IN2
VID_CONT[0] => Equal88.IN2
VID_CONT[0] => Equal89.IN2
VID_CONT[0] => Equal90.IN2
VID_CONT[0] => Equal91.IN2
VID_CONT[0] => Equal92.IN3
VID_CONT[0] => Equal93.IN3
VID_CONT[0] => Equal94.IN4
VID_CONT[0] => Equal95.IN3
VID_CONT[0] => Equal96.IN4
VID_CONT[0] => Equal97.IN4
VID_CONT[0] => Equal98.IN5
VID_CONT[0] => Equal176.IN2
VID_CONT[0] => Equal177.IN2
VID_CONT[0] => Equal178.IN2
VID_CONT[0] => Equal179.IN2
VID_CONT[0] => Equal180.IN2
VID_CONT[0] => Equal181.IN3
VID_CONT[0] => Equal182.IN3
VID_CONT[0] => Equal183.IN4
VID_CONT[0] => Equal184.IN3
VID_CONT[0] => Equal185.IN4
VID_CONT[0] => Equal186.IN4
VID_CONT[0] => Equal187.IN5
VID_CONT[0] => Equal232.IN2
VID_CONT[0] => Equal233.IN2
VID_CONT[0] => Equal234.IN2
VID_CONT[0] => Equal235.IN2
VID_CONT[0] => Equal236.IN2
VID_CONT[0] => Equal237.IN3
VID_CONT[0] => Equal238.IN3
VID_CONT[0] => Equal239.IN4
VID_CONT[0] => Equal240.IN3
VID_CONT[0] => Equal241.IN4
VID_CONT[0] => Equal242.IN4
VID_CONT[0] => Equal243.IN5
VID_CONT[0] => Equal288.IN2
VID_CONT[0] => Equal289.IN2
VID_CONT[0] => Equal290.IN2
VID_CONT[0] => Equal291.IN2
VID_CONT[0] => Equal292.IN2
VID_CONT[0] => Equal293.IN3
VID_CONT[0] => Equal294.IN3
VID_CONT[0] => Equal295.IN4
VID_CONT[0] => Equal296.IN3
VID_CONT[0] => Equal297.IN4
VID_CONT[0] => Equal298.IN4
VID_CONT[0] => Equal299.IN5
VID_CONT[0] => Equal344.IN2
VID_CONT[0] => Equal345.IN2
VID_CONT[0] => Equal346.IN2
VID_CONT[0] => Equal347.IN2
VID_CONT[0] => Equal348.IN2
VID_CONT[0] => Equal349.IN3
VID_CONT[0] => Equal350.IN3
VID_CONT[0] => Equal351.IN4
VID_CONT[0] => Equal352.IN3
VID_CONT[0] => Equal353.IN4
VID_CONT[0] => Equal354.IN4
VID_CONT[0] => Equal355.IN5
VID_CONT[0] => Equal400.IN2
VID_CONT[0] => Equal401.IN2
VID_CONT[0] => Equal402.IN2
VID_CONT[0] => Equal403.IN2
VID_CONT[0] => Equal404.IN2
VID_CONT[0] => Equal405.IN3
VID_CONT[0] => Equal406.IN3
VID_CONT[0] => Equal407.IN4
VID_CONT[0] => Equal408.IN3
VID_CONT[0] => Equal409.IN4
VID_CONT[0] => Equal410.IN4
VID_CONT[0] => Equal411.IN5
VID_CONT[0] => Equal456.IN2
VID_CONT[0] => Equal457.IN2
VID_CONT[0] => Equal458.IN2
VID_CONT[0] => Equal459.IN2
VID_CONT[0] => Equal460.IN2
VID_CONT[0] => Equal461.IN3
VID_CONT[0] => Equal462.IN3
VID_CONT[0] => Equal463.IN4
VID_CONT[0] => Equal464.IN3
VID_CONT[0] => Equal465.IN4
VID_CONT[0] => Equal466.IN4
VID_CONT[0] => Equal467.IN5
VID_CONT[0] => Equal512.IN2
VID_CONT[0] => Equal513.IN2
VID_CONT[0] => Equal514.IN2
VID_CONT[0] => Equal515.IN2
VID_CONT[0] => Equal516.IN2
VID_CONT[0] => Equal517.IN3
VID_CONT[0] => Equal518.IN3
VID_CONT[0] => Equal519.IN4
VID_CONT[0] => Equal520.IN3
VID_CONT[0] => Equal521.IN4
VID_CONT[0] => Equal522.IN4
VID_CONT[0] => Equal523.IN5
VID_CONT[0] => Equal869.IN4
VID_CONT[0] => Equal870.IN4
VID_CONT[0] => Equal885.IN2
VID_CONT[0] => Equal886.IN2
VID_CONT[0] => Equal887.IN3
VID_CONT[0] => Equal888.IN2
VID_CONT[1] => Equal22.IN1
VID_CONT[1] => Equal23.IN2
VID_CONT[1] => Equal24.IN3
VID_CONT[1] => Equal25.IN1
VID_CONT[1] => Equal26.IN1
VID_CONT[1] => Equal27.IN1
VID_CONT[1] => Equal28.IN1
VID_CONT[1] => Equal29.IN1
VID_CONT[1] => Equal869.IN3
VID_CONT[1] => Equal870.IN3
VID_CONT[2] => Equal869.IN2
VID_CONT[2] => Equal870.IN2
VID_CONT[3] => Equal32.IN2
VID_CONT[3] => Equal33.IN1
VID_CONT[3] => Equal34.IN3
VID_CONT[3] => Equal35.IN2
VID_CONT[3] => Equal54.IN3
VID_CONT[3] => Equal55.IN4
VID_CONT[3] => Equal56.IN5
VID_CONT[3] => Equal57.IN5
VID_CONT[3] => Equal58.IN6
VID_CONT[3] => Equal59.IN5
VID_CONT[3] => Equal60.IN6
VID_CONT[3] => Equal61.IN6
VID_CONT[3] => Equal62.IN7
VID_CONT[3] => Equal63.IN2
VID_CONT[3] => Equal64.IN3
VID_CONT[3] => Equal65.IN4
VID_CONT[3] => Equal66.IN4
VID_CONT[3] => Equal67.IN5
VID_CONT[3] => Equal68.IN4
VID_CONT[3] => Equal69.IN5
VID_CONT[3] => Equal70.IN5
VID_CONT[3] => Equal71.IN6
VID_CONT[3] => Equal72.IN3
VID_CONT[3] => Equal73.IN5
VID_CONT[3] => Equal74.IN6
VID_CONT[3] => Equal75.IN6
VID_CONT[3] => Equal76.IN7
VID_CONT[3] => Equal77.IN3
VID_CONT[3] => Equal78.IN5
VID_CONT[3] => Equal79.IN6
VID_CONT[3] => Equal80.IN6
VID_CONT[3] => Equal81.IN7
VID_CONT[3] => Equal82.IN2
VID_CONT[3] => Equal83.IN4
VID_CONT[3] => Equal84.IN5
VID_CONT[3] => Equal85.IN5
VID_CONT[3] => Equal86.IN6
VID_CONT[3] => Equal87.IN1
VID_CONT[3] => Equal88.IN1
VID_CONT[3] => Equal89.IN1
VID_CONT[3] => Equal90.IN1
VID_CONT[3] => Equal91.IN1
VID_CONT[3] => Equal92.IN1
VID_CONT[3] => Equal93.IN1
VID_CONT[3] => Equal94.IN1
VID_CONT[3] => Equal95.IN1
VID_CONT[3] => Equal96.IN1
VID_CONT[3] => Equal97.IN1
VID_CONT[3] => Equal98.IN1
VID_CONT[3] => Equal121.IN2
VID_CONT[3] => Equal122.IN1
VID_CONT[3] => Equal123.IN3
VID_CONT[3] => Equal124.IN2
VID_CONT[3] => Equal143.IN3
VID_CONT[3] => Equal144.IN4
VID_CONT[3] => Equal145.IN5
VID_CONT[3] => Equal146.IN5
VID_CONT[3] => Equal147.IN6
VID_CONT[3] => Equal148.IN5
VID_CONT[3] => Equal149.IN6
VID_CONT[3] => Equal150.IN6
VID_CONT[3] => Equal151.IN7
VID_CONT[3] => Equal152.IN2
VID_CONT[3] => Equal153.IN3
VID_CONT[3] => Equal154.IN4
VID_CONT[3] => Equal155.IN4
VID_CONT[3] => Equal156.IN5
VID_CONT[3] => Equal157.IN4
VID_CONT[3] => Equal158.IN5
VID_CONT[3] => Equal159.IN5
VID_CONT[3] => Equal160.IN6
VID_CONT[3] => Equal161.IN3
VID_CONT[3] => Equal162.IN5
VID_CONT[3] => Equal163.IN6
VID_CONT[3] => Equal164.IN6
VID_CONT[3] => Equal165.IN7
VID_CONT[3] => Equal166.IN3
VID_CONT[3] => Equal167.IN5
VID_CONT[3] => Equal168.IN6
VID_CONT[3] => Equal169.IN6
VID_CONT[3] => Equal170.IN7
VID_CONT[3] => Equal171.IN2
VID_CONT[3] => Equal172.IN4
VID_CONT[3] => Equal173.IN5
VID_CONT[3] => Equal174.IN5
VID_CONT[3] => Equal175.IN6
VID_CONT[3] => Equal176.IN1
VID_CONT[3] => Equal177.IN1
VID_CONT[3] => Equal178.IN1
VID_CONT[3] => Equal179.IN1
VID_CONT[3] => Equal180.IN1
VID_CONT[3] => Equal181.IN1
VID_CONT[3] => Equal182.IN1
VID_CONT[3] => Equal183.IN1
VID_CONT[3] => Equal184.IN1
VID_CONT[3] => Equal185.IN1
VID_CONT[3] => Equal186.IN1
VID_CONT[3] => Equal187.IN1
VID_CONT[3] => Equal210.IN2
VID_CONT[3] => Equal211.IN1
VID_CONT[3] => Equal212.IN3
VID_CONT[3] => Equal213.IN2
VID_CONT[3] => Equal232.IN1
VID_CONT[3] => Equal233.IN1
VID_CONT[3] => Equal234.IN1
VID_CONT[3] => Equal235.IN1
VID_CONT[3] => Equal236.IN1
VID_CONT[3] => Equal237.IN1
VID_CONT[3] => Equal238.IN1
VID_CONT[3] => Equal239.IN1
VID_CONT[3] => Equal240.IN1
VID_CONT[3] => Equal241.IN1
VID_CONT[3] => Equal242.IN1
VID_CONT[3] => Equal243.IN1
VID_CONT[3] => Equal266.IN2
VID_CONT[3] => Equal267.IN1
VID_CONT[3] => Equal268.IN3
VID_CONT[3] => Equal269.IN2
VID_CONT[3] => Equal288.IN1
VID_CONT[3] => Equal289.IN1
VID_CONT[3] => Equal290.IN1
VID_CONT[3] => Equal291.IN1
VID_CONT[3] => Equal292.IN1
VID_CONT[3] => Equal293.IN1
VID_CONT[3] => Equal294.IN1
VID_CONT[3] => Equal295.IN1
VID_CONT[3] => Equal296.IN1
VID_CONT[3] => Equal297.IN1
VID_CONT[3] => Equal298.IN1
VID_CONT[3] => Equal299.IN1
VID_CONT[3] => Equal322.IN2
VID_CONT[3] => Equal323.IN1
VID_CONT[3] => Equal324.IN3
VID_CONT[3] => Equal325.IN2
VID_CONT[3] => Equal344.IN1
VID_CONT[3] => Equal345.IN1
VID_CONT[3] => Equal346.IN1
VID_CONT[3] => Equal347.IN1
VID_CONT[3] => Equal348.IN1
VID_CONT[3] => Equal349.IN1
VID_CONT[3] => Equal350.IN1
VID_CONT[3] => Equal351.IN1
VID_CONT[3] => Equal352.IN1
VID_CONT[3] => Equal353.IN1
VID_CONT[3] => Equal354.IN1
VID_CONT[3] => Equal355.IN1
VID_CONT[3] => Equal378.IN2
VID_CONT[3] => Equal379.IN1
VID_CONT[3] => Equal380.IN3
VID_CONT[3] => Equal381.IN2
VID_CONT[3] => Equal400.IN1
VID_CONT[3] => Equal401.IN1
VID_CONT[3] => Equal402.IN1
VID_CONT[3] => Equal403.IN1
VID_CONT[3] => Equal404.IN1
VID_CONT[3] => Equal405.IN1
VID_CONT[3] => Equal406.IN1
VID_CONT[3] => Equal407.IN1
VID_CONT[3] => Equal408.IN1
VID_CONT[3] => Equal409.IN1
VID_CONT[3] => Equal410.IN1
VID_CONT[3] => Equal411.IN1
VID_CONT[3] => Equal434.IN2
VID_CONT[3] => Equal435.IN1
VID_CONT[3] => Equal436.IN3
VID_CONT[3] => Equal437.IN2
VID_CONT[3] => Equal456.IN1
VID_CONT[3] => Equal457.IN1
VID_CONT[3] => Equal458.IN1
VID_CONT[3] => Equal459.IN1
VID_CONT[3] => Equal460.IN1
VID_CONT[3] => Equal461.IN1
VID_CONT[3] => Equal462.IN1
VID_CONT[3] => Equal463.IN1
VID_CONT[3] => Equal464.IN1
VID_CONT[3] => Equal465.IN1
VID_CONT[3] => Equal466.IN1
VID_CONT[3] => Equal467.IN1
VID_CONT[3] => Equal490.IN2
VID_CONT[3] => Equal491.IN1
VID_CONT[3] => Equal492.IN3
VID_CONT[3] => Equal493.IN2
VID_CONT[3] => Equal512.IN1
VID_CONT[3] => Equal513.IN1
VID_CONT[3] => Equal514.IN1
VID_CONT[3] => Equal515.IN1
VID_CONT[3] => Equal516.IN1
VID_CONT[3] => Equal517.IN1
VID_CONT[3] => Equal518.IN1
VID_CONT[3] => Equal519.IN1
VID_CONT[3] => Equal520.IN1
VID_CONT[3] => Equal521.IN1
VID_CONT[3] => Equal522.IN1
VID_CONT[3] => Equal523.IN1
VID_CONT[3] => Equal866.IN1
VID_CONT[3] => Equal868.IN2
VID_CONT[3] => Equal869.IN1
VID_CONT[3] => Equal870.IN1
VID_CONT[3] => Equal884.IN1
VID_CONT[3] => Equal885.IN1
VID_CONT[3] => Equal886.IN1
VID_CONT[3] => Equal887.IN1
VID_CONT[3] => Equal888.IN1
CSS => Equal32.IN3
CSS => Equal33.IN2
CSS => Equal34.IN1
CSS => Equal35.IN1
CSS => Equal73.IN6
CSS => Equal74.IN7
CSS => Equal75.IN2
CSS => Equal76.IN2
CSS => Equal78.IN6
CSS => Equal79.IN7
CSS => Equal80.IN2
CSS => Equal81.IN2
CSS => Equal83.IN5
CSS => Equal84.IN6
CSS => Equal85.IN2
CSS => Equal86.IN2
CSS => Equal87.IN3
CSS => Equal88.IN4
CSS => Equal89.IN3
CSS => Equal90.IN3
CSS => Equal91.IN3
CSS => Equal92.IN4
CSS => Equal93.IN4
CSS => Equal94.IN5
CSS => Equal95.IN2
CSS => Equal96.IN2
CSS => Equal97.IN2
CSS => Equal98.IN2
CSS => Equal121.IN3
CSS => Equal122.IN2
CSS => Equal123.IN1
CSS => Equal124.IN1
CSS => Equal162.IN6
CSS => Equal163.IN7
CSS => Equal164.IN2
CSS => Equal165.IN2
CSS => Equal167.IN6
CSS => Equal168.IN7
CSS => Equal169.IN2
CSS => Equal170.IN2
CSS => Equal172.IN5
CSS => Equal173.IN6
CSS => Equal174.IN2
CSS => Equal175.IN2
CSS => Equal176.IN3
CSS => Equal177.IN4
CSS => Equal178.IN3
CSS => Equal179.IN3
CSS => Equal180.IN3
CSS => Equal181.IN4
CSS => Equal182.IN4
CSS => Equal183.IN5
CSS => Equal184.IN2
CSS => Equal185.IN2
CSS => Equal186.IN2
CSS => Equal187.IN2
CSS => Equal210.IN3
CSS => Equal211.IN2
CSS => Equal212.IN1
CSS => Equal213.IN1
CSS => Equal232.IN3
CSS => Equal233.IN4
CSS => Equal234.IN3
CSS => Equal235.IN3
CSS => Equal236.IN3
CSS => Equal237.IN4
CSS => Equal238.IN4
CSS => Equal239.IN5
CSS => Equal240.IN2
CSS => Equal241.IN2
CSS => Equal242.IN2
CSS => Equal243.IN2
CSS => Equal266.IN3
CSS => Equal267.IN2
CSS => Equal268.IN1
CSS => Equal269.IN1
CSS => Equal288.IN3
CSS => Equal289.IN4
CSS => Equal290.IN3
CSS => Equal291.IN3
CSS => Equal292.IN3
CSS => Equal293.IN4
CSS => Equal294.IN4
CSS => Equal295.IN5
CSS => Equal296.IN2
CSS => Equal297.IN2
CSS => Equal298.IN2
CSS => Equal299.IN2
CSS => Equal322.IN3
CSS => Equal323.IN2
CSS => Equal324.IN1
CSS => Equal325.IN1
CSS => Equal344.IN3
CSS => Equal345.IN4
CSS => Equal346.IN3
CSS => Equal347.IN3
CSS => Equal348.IN3
CSS => Equal349.IN4
CSS => Equal350.IN4
CSS => Equal351.IN5
CSS => Equal352.IN2
CSS => Equal353.IN2
CSS => Equal354.IN2
CSS => Equal355.IN2
CSS => Equal378.IN3
CSS => Equal379.IN2
CSS => Equal380.IN1
CSS => Equal381.IN1
CSS => Equal400.IN3
CSS => Equal401.IN4
CSS => Equal402.IN3
CSS => Equal403.IN3
CSS => Equal404.IN3
CSS => Equal405.IN4
CSS => Equal406.IN4
CSS => Equal407.IN5
CSS => Equal408.IN2
CSS => Equal409.IN2
CSS => Equal410.IN2
CSS => Equal411.IN2
CSS => Equal434.IN3
CSS => Equal435.IN2
CSS => Equal436.IN1
CSS => Equal437.IN1
CSS => Equal456.IN3
CSS => Equal457.IN4
CSS => Equal458.IN3
CSS => Equal459.IN3
CSS => Equal460.IN3
CSS => Equal461.IN4
CSS => Equal462.IN4
CSS => Equal463.IN5
CSS => Equal464.IN2
CSS => Equal465.IN2
CSS => Equal466.IN2
CSS => Equal467.IN2
CSS => Equal490.IN3
CSS => Equal491.IN2
CSS => Equal492.IN1
CSS => Equal493.IN1
CSS => Equal512.IN3
CSS => Equal513.IN4
CSS => Equal514.IN3
CSS => Equal515.IN3
CSS => Equal516.IN3
CSS => Equal517.IN4
CSS => Equal518.IN4
CSS => Equal519.IN5
CSS => Equal520.IN2
CSS => Equal521.IN2
CSS => Equal522.IN2
CSS => Equal523.IN2
CSS => Equal885.IN3
CSS => Equal886.IN3
CSS => Equal887.IN2
CSS => Equal888.IN3
LPF[0] => Equal952.IN1
LPF[0] => Equal953.IN0
LPF[0] => Equal954.IN1
LPF[1] => Equal952.IN0
LPF[1] => Equal953.IN1
LPF[1] => Equal954.IN0
VERT_FIN_SCRL[0] => LessThan0.IN4
VERT_FIN_SCRL[0] => VLPR.DATAB
VERT_FIN_SCRL[1] => LessThan0.IN3
VERT_FIN_SCRL[1] => VLPR.DATAB
VERT_FIN_SCRL[2] => LessThan0.IN2
VERT_FIN_SCRL[2] => VLPR.DATAB
VERT_FIN_SCRL[3] => LessThan0.IN1
VERT_FIN_SCRL[3] => VLPR.DATAB
HLPR => always4.IN1
LPR[0] => Equal903.IN3
LPR[0] => Equal904.IN1
LPR[0] => Equal905.IN3
LPR[0] => Equal906.IN1
LPR[0] => Equal907.IN3
LPR[0] => Equal908.IN2
LPR[1] => Equal902.IN2
LPR[1] => Equal903.IN0
LPR[1] => Equal904.IN0
LPR[1] => Equal905.IN2
LPR[1] => Equal906.IN3
LPR[1] => Equal907.IN1
LPR[1] => Equal908.IN1
LPR[2] => Equal902.IN1
LPR[2] => Equal903.IN2
LPR[2] => Equal904.IN3
LPR[2] => Equal905.IN0
LPR[2] => Equal906.IN0
LPR[2] => Equal907.IN0
LPR[2] => Equal908.IN0
HRES[0] => Equal4.IN5
HRES[0] => Equal5.IN1
HRES[0] => Equal6.IN5
HRES[0] => Equal7.IN2
HRES[0] => Equal8.IN5
HRES[0] => Equal9.IN3
HRES[0] => Equal10.IN5
HRES[0] => Equal11.IN2
HRES[0] => Equal12.IN5
HRES[0] => Equal13.IN3
HRES[0] => Equal901.IN1
HRES[0] => Equal918.IN6
HRES[0] => Equal919.IN0
HRES[0] => Equal920.IN6
HRES[0] => Equal921.IN1
HRES[0] => Equal922.IN6
HRES[0] => Equal923.IN1
HRES[0] => Equal924.IN6
HRES[0] => Equal925.IN2
HRES[0] => Equal926.IN6
HRES[0] => Equal927.IN1
HRES[0] => Equal928.IN6
HRES[0] => Equal929.IN2
HRES[0] => Equal930.IN6
HRES[0] => Equal931.IN2
HRES[0] => Equal932.IN6
HRES[0] => Equal933.IN3
HRES[0] => Equal934.IN6
HRES[0] => Equal935.IN2
HRES[0] => Equal936.IN6
HRES[0] => Equal937.IN3
HRES[1] => Equal4.IN4
HRES[1] => Equal5.IN5
HRES[1] => Equal6.IN4
HRES[1] => Equal7.IN5
HRES[1] => Equal8.IN2
HRES[1] => Equal9.IN2
HRES[1] => Equal10.IN4
HRES[1] => Equal11.IN5
HRES[1] => Equal12.IN2
HRES[1] => Equal13.IN2
HRES[1] => Equal15.IN4
HRES[1] => Equal17.IN1
HRES[1] => Equal871.IN5
HRES[1] => Equal872.IN1
HRES[1] => Equal873.IN1
HRES[1] => Equal874.IN4
HRES[1] => Equal875.IN5
HRES[1] => Equal876.IN6
HRES[1] => Equal877.IN2
HRES[1] => Equal878.IN2
HRES[1] => Equal879.IN5
HRES[1] => Equal880.IN6
HRES[1] => Equal881.IN2
HRES[1] => Equal926.IN5
HRES[1] => Equal927.IN6
HRES[1] => Equal928.IN1
HRES[1] => Equal929.IN1
HRES[1] => Equal930.IN5
HRES[1] => Equal931.IN6
HRES[1] => Equal932.IN2
HRES[1] => Equal933.IN2
HRES[1] => Equal934.IN5
HRES[1] => Equal935.IN6
HRES[1] => Equal936.IN2
HRES[1] => Equal937.IN2
HRES[2] => Equal1.IN3
HRES[2] => Equal2.IN0
HRES[2] => Equal3.IN0
HRES[2] => Equal4.IN3
HRES[2] => Equal5.IN4
HRES[2] => Equal6.IN1
HRES[2] => Equal7.IN1
HRES[2] => Equal8.IN1
HRES[2] => Equal9.IN1
HRES[2] => Equal10.IN3
HRES[2] => Equal11.IN4
HRES[2] => Equal12.IN4
HRES[2] => Equal13.IN5
HRES[2] => Equal15.IN3
HRES[2] => Equal16.IN3
HRES[2] => Equal17.IN4
HRES[2] => Equal867.IN2
HRES[2] => Equal871.IN4
HRES[2] => Equal872.IN4
HRES[2] => Equal873.IN5
HRES[2] => Equal874.IN1
HRES[2] => Equal875.IN1
HRES[2] => Equal876.IN1
HRES[2] => Equal877.IN1
HRES[2] => Equal878.IN1
HRES[2] => Equal879.IN4
HRES[2] => Equal880.IN5
HRES[2] => Equal881.IN6
HRES[2] => Equal918.IN4
HRES[2] => Equal919.IN5
HRES[2] => Equal920.IN5
HRES[2] => Equal921.IN6
HRES[2] => Equal922.IN0
HRES[2] => Equal923.IN0
HRES[2] => Equal924.IN0
HRES[2] => Equal925.IN0
HRES[2] => Equal926.IN4
HRES[2] => Equal927.IN5
HRES[2] => Equal928.IN5
HRES[2] => Equal929.IN6
HRES[2] => Equal930.IN1
HRES[2] => Equal931.IN1
HRES[2] => Equal932.IN1
HRES[2] => Equal933.IN1
HRES[2] => Equal934.IN4
HRES[2] => Equal935.IN5
HRES[2] => Equal936.IN5
HRES[2] => Equal937.IN6
HRES[3] => Equal4.IN2
HRES[3] => Equal5.IN3
HRES[3] => Equal6.IN3
HRES[3] => Equal7.IN4
HRES[3] => Equal8.IN4
HRES[3] => Equal9.IN5
HRES[3] => Equal10.IN1
HRES[3] => Equal11.IN1
HRES[3] => Equal12.IN1
HRES[3] => Equal13.IN1
HRES[3] => Equal15.IN2
HRES[3] => Equal16.IN2
HRES[3] => Equal17.IN3
HRES[3] => Equal871.IN3
HRES[3] => Equal872.IN3
HRES[3] => Equal873.IN4
HRES[3] => Equal874.IN3
HRES[3] => Equal875.IN4
HRES[3] => Equal876.IN5
HRES[3] => Equal877.IN5
HRES[3] => Equal878.IN5
HRES[3] => Equal879.IN1
HRES[3] => Equal880.IN1
HRES[3] => Equal881.IN1
HRES[3] => Equal918.IN3
HRES[3] => Equal919.IN4
HRES[3] => Equal920.IN4
HRES[3] => Equal921.IN5
HRES[3] => Equal922.IN4
HRES[3] => Equal923.IN5
HRES[3] => Equal924.IN5
HRES[3] => Equal925.IN6
HRES[3] => Equal926.IN3
HRES[3] => Equal927.IN4
HRES[3] => Equal928.IN4
HRES[3] => Equal929.IN5
HRES[3] => Equal930.IN4
HRES[3] => Equal931.IN5
HRES[3] => Equal932.IN5
HRES[3] => Equal933.IN6
HRES[3] => Equal934.IN1
HRES[3] => Equal935.IN1
HRES[3] => Equal936.IN1
HRES[3] => Equal937.IN1
CRES[0] => Equal1.IN0
CRES[0] => Equal2.IN3
CRES[0] => Equal3.IN1
CRES[0] => Equal16.IN4
CRES[0] => Equal19.IN0
CRES[0] => Equal20.IN0
CRES[0] => Equal21.IN0
CRES[0] => Equal30.IN0
CRES[0] => Equal36.IN0
CRES[0] => Equal37.IN0
CRES[0] => Equal38.IN0
CRES[0] => Equal39.IN0
CRES[0] => Equal40.IN0
CRES[0] => Equal41.IN0
CRES[0] => Equal42.IN0
CRES[0] => Equal43.IN0
CRES[0] => Equal44.IN0
CRES[0] => Equal45.IN0
CRES[0] => Equal46.IN0
CRES[0] => Equal47.IN0
CRES[0] => Equal48.IN0
CRES[0] => Equal49.IN0
CRES[0] => Equal50.IN0
CRES[0] => Equal51.IN0
CRES[0] => Equal52.IN3
CRES[0] => Equal53.IN2
CRES[0] => Equal99.IN3
CRES[0] => Equal100.IN4
CRES[0] => Equal101.IN1
CRES[0] => Equal102.IN1
CRES[0] => Equal103.IN1
CRES[0] => Equal104.IN1
CRES[0] => Equal105.IN3
CRES[0] => Equal106.IN4
CRES[0] => Equal107.IN4
CRES[0] => Equal108.IN5
CRES[0] => Equal109.IN4
CRES[0] => Equal110.IN5
CRES[0] => Equal111.IN5
CRES[0] => Equal112.IN6
CRES[0] => Equal113.IN4
CRES[0] => Equal114.IN5
CRES[0] => Equal115.IN5
CRES[0] => Equal116.IN6
CRES[0] => Equal117.IN5
CRES[0] => Equal118.IN6
CRES[0] => Equal119.IN6
CRES[0] => Equal120.IN7
CRES[0] => Equal125.IN0
CRES[0] => Equal126.IN0
CRES[0] => Equal127.IN0
CRES[0] => Equal128.IN0
CRES[0] => Equal129.IN0
CRES[0] => Equal130.IN0
CRES[0] => Equal131.IN0
CRES[0] => Equal132.IN0
CRES[0] => Equal133.IN0
CRES[0] => Equal134.IN0
CRES[0] => Equal135.IN0
CRES[0] => Equal136.IN0
CRES[0] => Equal137.IN0
CRES[0] => Equal138.IN0
CRES[0] => Equal139.IN0
CRES[0] => Equal140.IN0
CRES[0] => Equal141.IN3
CRES[0] => Equal142.IN2
CRES[0] => Equal188.IN3
CRES[0] => Equal189.IN4
CRES[0] => Equal190.IN1
CRES[0] => Equal191.IN1
CRES[0] => Equal192.IN1
CRES[0] => Equal193.IN1
CRES[0] => Equal194.IN3
CRES[0] => Equal195.IN4
CRES[0] => Equal196.IN4
CRES[0] => Equal197.IN5
CRES[0] => Equal198.IN4
CRES[0] => Equal199.IN5
CRES[0] => Equal200.IN5
CRES[0] => Equal201.IN6
CRES[0] => Equal202.IN4
CRES[0] => Equal203.IN5
CRES[0] => Equal204.IN5
CRES[0] => Equal205.IN6
CRES[0] => Equal206.IN5
CRES[0] => Equal207.IN6
CRES[0] => Equal208.IN6
CRES[0] => Equal209.IN7
CRES[0] => Equal214.IN0
CRES[0] => Equal215.IN0
CRES[0] => Equal216.IN0
CRES[0] => Equal217.IN0
CRES[0] => Equal218.IN0
CRES[0] => Equal219.IN0
CRES[0] => Equal220.IN0
CRES[0] => Equal221.IN0
CRES[0] => Equal222.IN0
CRES[0] => Equal223.IN0
CRES[0] => Equal224.IN0
CRES[0] => Equal225.IN0
CRES[0] => Equal226.IN0
CRES[0] => Equal227.IN0
CRES[0] => Equal228.IN0
CRES[0] => Equal229.IN0
CRES[0] => Equal230.IN3
CRES[0] => Equal231.IN2
CRES[0] => Equal244.IN3
CRES[0] => Equal245.IN4
CRES[0] => Equal246.IN1
CRES[0] => Equal247.IN1
CRES[0] => Equal248.IN1
CRES[0] => Equal249.IN1
CRES[0] => Equal250.IN3
CRES[0] => Equal251.IN4
CRES[0] => Equal252.IN4
CRES[0] => Equal253.IN5
CRES[0] => Equal254.IN4
CRES[0] => Equal255.IN5
CRES[0] => Equal256.IN5
CRES[0] => Equal257.IN6
CRES[0] => Equal258.IN4
CRES[0] => Equal259.IN5
CRES[0] => Equal260.IN5
CRES[0] => Equal261.IN6
CRES[0] => Equal262.IN5
CRES[0] => Equal263.IN6
CRES[0] => Equal264.IN6
CRES[0] => Equal265.IN7
CRES[0] => Equal270.IN0
CRES[0] => Equal271.IN0
CRES[0] => Equal272.IN0
CRES[0] => Equal273.IN0
CRES[0] => Equal274.IN0
CRES[0] => Equal275.IN0
CRES[0] => Equal276.IN0
CRES[0] => Equal277.IN0
CRES[0] => Equal278.IN0
CRES[0] => Equal279.IN0
CRES[0] => Equal280.IN0
CRES[0] => Equal281.IN0
CRES[0] => Equal282.IN0
CRES[0] => Equal283.IN0
CRES[0] => Equal284.IN0
CRES[0] => Equal285.IN0
CRES[0] => Equal286.IN3
CRES[0] => Equal287.IN2
CRES[0] => Equal300.IN3
CRES[0] => Equal301.IN4
CRES[0] => Equal302.IN1
CRES[0] => Equal303.IN1
CRES[0] => Equal304.IN1
CRES[0] => Equal305.IN1
CRES[0] => Equal306.IN3
CRES[0] => Equal307.IN4
CRES[0] => Equal308.IN4
CRES[0] => Equal309.IN5
CRES[0] => Equal310.IN4
CRES[0] => Equal311.IN5
CRES[0] => Equal312.IN5
CRES[0] => Equal313.IN6
CRES[0] => Equal314.IN4
CRES[0] => Equal315.IN5
CRES[0] => Equal316.IN5
CRES[0] => Equal317.IN6
CRES[0] => Equal318.IN5
CRES[0] => Equal319.IN6
CRES[0] => Equal320.IN6
CRES[0] => Equal321.IN7
CRES[0] => Equal326.IN0
CRES[0] => Equal327.IN0
CRES[0] => Equal328.IN0
CRES[0] => Equal329.IN0
CRES[0] => Equal330.IN0
CRES[0] => Equal331.IN0
CRES[0] => Equal332.IN0
CRES[0] => Equal333.IN0
CRES[0] => Equal334.IN0
CRES[0] => Equal335.IN0
CRES[0] => Equal336.IN0
CRES[0] => Equal337.IN0
CRES[0] => Equal338.IN0
CRES[0] => Equal339.IN0
CRES[0] => Equal340.IN0
CRES[0] => Equal341.IN0
CRES[0] => Equal342.IN3
CRES[0] => Equal343.IN2
CRES[0] => Equal356.IN3
CRES[0] => Equal357.IN4
CRES[0] => Equal358.IN1
CRES[0] => Equal359.IN1
CRES[0] => Equal360.IN1
CRES[0] => Equal361.IN1
CRES[0] => Equal362.IN3
CRES[0] => Equal363.IN4
CRES[0] => Equal364.IN4
CRES[0] => Equal365.IN5
CRES[0] => Equal366.IN4
CRES[0] => Equal367.IN5
CRES[0] => Equal368.IN5
CRES[0] => Equal369.IN6
CRES[0] => Equal370.IN4
CRES[0] => Equal371.IN5
CRES[0] => Equal372.IN5
CRES[0] => Equal373.IN6
CRES[0] => Equal374.IN5
CRES[0] => Equal375.IN6
CRES[0] => Equal376.IN6
CRES[0] => Equal377.IN7
CRES[0] => Equal382.IN0
CRES[0] => Equal383.IN0
CRES[0] => Equal384.IN0
CRES[0] => Equal385.IN0
CRES[0] => Equal386.IN0
CRES[0] => Equal387.IN0
CRES[0] => Equal388.IN0
CRES[0] => Equal389.IN0
CRES[0] => Equal390.IN0
CRES[0] => Equal391.IN0
CRES[0] => Equal392.IN0
CRES[0] => Equal393.IN0
CRES[0] => Equal394.IN0
CRES[0] => Equal395.IN0
CRES[0] => Equal396.IN0
CRES[0] => Equal397.IN0
CRES[0] => Equal398.IN3
CRES[0] => Equal399.IN2
CRES[0] => Equal412.IN3
CRES[0] => Equal413.IN4
CRES[0] => Equal414.IN1
CRES[0] => Equal415.IN1
CRES[0] => Equal416.IN1
CRES[0] => Equal417.IN1
CRES[0] => Equal418.IN3
CRES[0] => Equal419.IN4
CRES[0] => Equal420.IN4
CRES[0] => Equal421.IN5
CRES[0] => Equal422.IN4
CRES[0] => Equal423.IN5
CRES[0] => Equal424.IN5
CRES[0] => Equal425.IN6
CRES[0] => Equal426.IN4
CRES[0] => Equal427.IN5
CRES[0] => Equal428.IN5
CRES[0] => Equal429.IN6
CRES[0] => Equal430.IN5
CRES[0] => Equal431.IN6
CRES[0] => Equal432.IN6
CRES[0] => Equal433.IN7
CRES[0] => Equal438.IN0
CRES[0] => Equal439.IN0
CRES[0] => Equal440.IN0
CRES[0] => Equal441.IN0
CRES[0] => Equal442.IN0
CRES[0] => Equal443.IN0
CRES[0] => Equal444.IN0
CRES[0] => Equal445.IN0
CRES[0] => Equal446.IN0
CRES[0] => Equal447.IN0
CRES[0] => Equal448.IN0
CRES[0] => Equal449.IN0
CRES[0] => Equal450.IN0
CRES[0] => Equal451.IN0
CRES[0] => Equal452.IN0
CRES[0] => Equal453.IN0
CRES[0] => Equal454.IN3
CRES[0] => Equal455.IN2
CRES[0] => Equal468.IN3
CRES[0] => Equal469.IN4
CRES[0] => Equal470.IN1
CRES[0] => Equal471.IN1
CRES[0] => Equal472.IN1
CRES[0] => Equal473.IN1
CRES[0] => Equal474.IN3
CRES[0] => Equal475.IN4
CRES[0] => Equal476.IN4
CRES[0] => Equal477.IN5
CRES[0] => Equal478.IN4
CRES[0] => Equal479.IN5
CRES[0] => Equal480.IN5
CRES[0] => Equal481.IN6
CRES[0] => Equal482.IN4
CRES[0] => Equal483.IN5
CRES[0] => Equal484.IN5
CRES[0] => Equal485.IN6
CRES[0] => Equal486.IN5
CRES[0] => Equal487.IN6
CRES[0] => Equal488.IN6
CRES[0] => Equal489.IN7
CRES[0] => Equal494.IN0
CRES[0] => Equal495.IN0
CRES[0] => Equal496.IN0
CRES[0] => Equal497.IN0
CRES[0] => Equal498.IN0
CRES[0] => Equal499.IN0
CRES[0] => Equal500.IN0
CRES[0] => Equal501.IN0
CRES[0] => Equal502.IN0
CRES[0] => Equal503.IN0
CRES[0] => Equal504.IN0
CRES[0] => Equal505.IN0
CRES[0] => Equal506.IN0
CRES[0] => Equal507.IN0
CRES[0] => Equal508.IN0
CRES[0] => Equal509.IN0
CRES[0] => Equal510.IN3
CRES[0] => Equal511.IN2
CRES[0] => Equal524.IN3
CRES[0] => Equal525.IN4
CRES[0] => Equal526.IN1
CRES[0] => Equal527.IN1
CRES[0] => Equal528.IN1
CRES[0] => Equal529.IN1
CRES[0] => Equal530.IN3
CRES[0] => Equal531.IN4
CRES[0] => Equal532.IN4
CRES[0] => Equal533.IN5
CRES[0] => Equal534.IN4
CRES[0] => Equal535.IN5
CRES[0] => Equal536.IN5
CRES[0] => Equal537.IN6
CRES[0] => Equal538.IN4
CRES[0] => Equal539.IN5
CRES[0] => Equal540.IN5
CRES[0] => Equal541.IN6
CRES[0] => Equal542.IN5
CRES[0] => Equal543.IN6
CRES[0] => Equal544.IN6
CRES[0] => Equal545.IN7
CRES[0] => Equal546.IN0
CRES[0] => Equal547.IN0
CRES[0] => Equal548.IN0
CRES[0] => Equal549.IN0
CRES[0] => Equal550.IN0
CRES[0] => Equal551.IN0
CRES[0] => Equal552.IN0
CRES[0] => Equal553.IN0
CRES[0] => Equal554.IN0
CRES[0] => Equal555.IN0
CRES[0] => Equal556.IN0
CRES[0] => Equal557.IN0
CRES[0] => Equal558.IN0
CRES[0] => Equal559.IN0
CRES[0] => Equal560.IN0
CRES[0] => Equal561.IN0
CRES[0] => Equal562.IN3
CRES[0] => Equal563.IN2
CRES[0] => Equal564.IN3
CRES[0] => Equal565.IN4
CRES[0] => Equal566.IN1
CRES[0] => Equal567.IN1
CRES[0] => Equal568.IN1
CRES[0] => Equal569.IN1
CRES[0] => Equal570.IN3
CRES[0] => Equal571.IN4
CRES[0] => Equal572.IN4
CRES[0] => Equal573.IN5
CRES[0] => Equal574.IN4
CRES[0] => Equal575.IN5
CRES[0] => Equal576.IN5
CRES[0] => Equal577.IN6
CRES[0] => Equal578.IN4
CRES[0] => Equal579.IN5
CRES[0] => Equal580.IN5
CRES[0] => Equal581.IN6
CRES[0] => Equal582.IN5
CRES[0] => Equal583.IN6
CRES[0] => Equal584.IN6
CRES[0] => Equal585.IN7
CRES[0] => Equal586.IN0
CRES[0] => Equal587.IN0
CRES[0] => Equal588.IN0
CRES[0] => Equal589.IN0
CRES[0] => Equal590.IN0
CRES[0] => Equal591.IN0
CRES[0] => Equal592.IN0
CRES[0] => Equal593.IN0
CRES[0] => Equal594.IN0
CRES[0] => Equal595.IN0
CRES[0] => Equal596.IN0
CRES[0] => Equal597.IN0
CRES[0] => Equal598.IN0
CRES[0] => Equal599.IN0
CRES[0] => Equal600.IN0
CRES[0] => Equal601.IN0
CRES[0] => Equal602.IN3
CRES[0] => Equal603.IN2
CRES[0] => Equal604.IN3
CRES[0] => Equal605.IN4
CRES[0] => Equal606.IN1
CRES[0] => Equal607.IN1
CRES[0] => Equal608.IN1
CRES[0] => Equal609.IN1
CRES[0] => Equal610.IN3
CRES[0] => Equal611.IN4
CRES[0] => Equal612.IN4
CRES[0] => Equal613.IN5
CRES[0] => Equal614.IN4
CRES[0] => Equal615.IN5
CRES[0] => Equal616.IN5
CRES[0] => Equal617.IN6
CRES[0] => Equal618.IN4
CRES[0] => Equal619.IN5
CRES[0] => Equal620.IN5
CRES[0] => Equal621.IN6
CRES[0] => Equal622.IN5
CRES[0] => Equal623.IN6
CRES[0] => Equal624.IN6
CRES[0] => Equal625.IN7
CRES[0] => Equal626.IN0
CRES[0] => Equal627.IN0
CRES[0] => Equal628.IN0
CRES[0] => Equal629.IN0
CRES[0] => Equal630.IN0
CRES[0] => Equal631.IN0
CRES[0] => Equal632.IN0
CRES[0] => Equal633.IN0
CRES[0] => Equal634.IN0
CRES[0] => Equal635.IN0
CRES[0] => Equal636.IN0
CRES[0] => Equal637.IN0
CRES[0] => Equal638.IN0
CRES[0] => Equal639.IN0
CRES[0] => Equal640.IN0
CRES[0] => Equal641.IN0
CRES[0] => Equal642.IN3
CRES[0] => Equal643.IN2
CRES[0] => Equal644.IN3
CRES[0] => Equal645.IN4
CRES[0] => Equal646.IN1
CRES[0] => Equal647.IN1
CRES[0] => Equal648.IN1
CRES[0] => Equal649.IN1
CRES[0] => Equal650.IN3
CRES[0] => Equal651.IN4
CRES[0] => Equal652.IN4
CRES[0] => Equal653.IN5
CRES[0] => Equal654.IN4
CRES[0] => Equal655.IN5
CRES[0] => Equal656.IN5
CRES[0] => Equal657.IN6
CRES[0] => Equal658.IN4
CRES[0] => Equal659.IN5
CRES[0] => Equal660.IN5
CRES[0] => Equal661.IN6
CRES[0] => Equal662.IN5
CRES[0] => Equal663.IN6
CRES[0] => Equal664.IN6
CRES[0] => Equal665.IN7
CRES[0] => Equal666.IN0
CRES[0] => Equal667.IN0
CRES[0] => Equal668.IN0
CRES[0] => Equal669.IN0
CRES[0] => Equal670.IN0
CRES[0] => Equal671.IN0
CRES[0] => Equal672.IN0
CRES[0] => Equal673.IN0
CRES[0] => Equal674.IN0
CRES[0] => Equal675.IN0
CRES[0] => Equal676.IN0
CRES[0] => Equal677.IN0
CRES[0] => Equal678.IN0
CRES[0] => Equal679.IN0
CRES[0] => Equal680.IN0
CRES[0] => Equal681.IN0
CRES[0] => Equal682.IN3
CRES[0] => Equal683.IN2
CRES[0] => Equal684.IN3
CRES[0] => Equal685.IN4
CRES[0] => Equal686.IN1
CRES[0] => Equal687.IN1
CRES[0] => Equal688.IN1
CRES[0] => Equal689.IN1
CRES[0] => Equal690.IN3
CRES[0] => Equal691.IN4
CRES[0] => Equal692.IN4
CRES[0] => Equal693.IN5
CRES[0] => Equal694.IN4
CRES[0] => Equal695.IN5
CRES[0] => Equal696.IN5
CRES[0] => Equal697.IN6
CRES[0] => Equal698.IN4
CRES[0] => Equal699.IN5
CRES[0] => Equal700.IN5
CRES[0] => Equal701.IN6
CRES[0] => Equal702.IN5
CRES[0] => Equal703.IN6
CRES[0] => Equal704.IN6
CRES[0] => Equal705.IN7
CRES[0] => Equal706.IN0
CRES[0] => Equal707.IN0
CRES[0] => Equal708.IN0
CRES[0] => Equal709.IN0
CRES[0] => Equal710.IN0
CRES[0] => Equal711.IN0
CRES[0] => Equal712.IN0
CRES[0] => Equal713.IN0
CRES[0] => Equal714.IN0
CRES[0] => Equal715.IN0
CRES[0] => Equal716.IN0
CRES[0] => Equal717.IN0
CRES[0] => Equal718.IN0
CRES[0] => Equal719.IN0
CRES[0] => Equal720.IN0
CRES[0] => Equal721.IN0
CRES[0] => Equal722.IN3
CRES[0] => Equal723.IN2
CRES[0] => Equal724.IN3
CRES[0] => Equal725.IN4
CRES[0] => Equal726.IN1
CRES[0] => Equal727.IN1
CRES[0] => Equal728.IN1
CRES[0] => Equal729.IN1
CRES[0] => Equal730.IN3
CRES[0] => Equal731.IN4
CRES[0] => Equal732.IN4
CRES[0] => Equal733.IN5
CRES[0] => Equal734.IN4
CRES[0] => Equal735.IN5
CRES[0] => Equal736.IN5
CRES[0] => Equal737.IN6
CRES[0] => Equal738.IN4
CRES[0] => Equal739.IN5
CRES[0] => Equal740.IN5
CRES[0] => Equal741.IN6
CRES[0] => Equal742.IN5
CRES[0] => Equal743.IN6
CRES[0] => Equal744.IN6
CRES[0] => Equal745.IN7
CRES[0] => Equal746.IN0
CRES[0] => Equal747.IN0
CRES[0] => Equal748.IN0
CRES[0] => Equal749.IN0
CRES[0] => Equal750.IN0
CRES[0] => Equal751.IN0
CRES[0] => Equal752.IN0
CRES[0] => Equal753.IN0
CRES[0] => Equal754.IN0
CRES[0] => Equal755.IN0
CRES[0] => Equal756.IN0
CRES[0] => Equal757.IN0
CRES[0] => Equal758.IN0
CRES[0] => Equal759.IN0
CRES[0] => Equal760.IN0
CRES[0] => Equal761.IN0
CRES[0] => Equal762.IN3
CRES[0] => Equal763.IN2
CRES[0] => Equal764.IN3
CRES[0] => Equal765.IN4
CRES[0] => Equal766.IN1
CRES[0] => Equal767.IN1
CRES[0] => Equal768.IN1
CRES[0] => Equal769.IN1
CRES[0] => Equal770.IN3
CRES[0] => Equal771.IN4
CRES[0] => Equal772.IN4
CRES[0] => Equal773.IN5
CRES[0] => Equal774.IN4
CRES[0] => Equal775.IN5
CRES[0] => Equal776.IN5
CRES[0] => Equal777.IN6
CRES[0] => Equal778.IN4
CRES[0] => Equal779.IN5
CRES[0] => Equal780.IN5
CRES[0] => Equal781.IN6
CRES[0] => Equal782.IN5
CRES[0] => Equal783.IN6
CRES[0] => Equal784.IN6
CRES[0] => Equal785.IN7
CRES[0] => Equal786.IN0
CRES[0] => Equal787.IN0
CRES[0] => Equal788.IN0
CRES[0] => Equal789.IN0
CRES[0] => Equal790.IN0
CRES[0] => Equal791.IN0
CRES[0] => Equal792.IN0
CRES[0] => Equal793.IN0
CRES[0] => Equal794.IN0
CRES[0] => Equal795.IN0
CRES[0] => Equal796.IN0
CRES[0] => Equal797.IN0
CRES[0] => Equal798.IN0
CRES[0] => Equal799.IN0
CRES[0] => Equal800.IN0
CRES[0] => Equal801.IN0
CRES[0] => Equal802.IN3
CRES[0] => Equal803.IN2
CRES[0] => Equal804.IN3
CRES[0] => Equal805.IN4
CRES[0] => Equal806.IN1
CRES[0] => Equal807.IN1
CRES[0] => Equal808.IN1
CRES[0] => Equal809.IN1
CRES[0] => Equal810.IN3
CRES[0] => Equal811.IN4
CRES[0] => Equal812.IN4
CRES[0] => Equal813.IN5
CRES[0] => Equal814.IN4
CRES[0] => Equal815.IN5
CRES[0] => Equal816.IN5
CRES[0] => Equal817.IN6
CRES[0] => Equal818.IN4
CRES[0] => Equal819.IN5
CRES[0] => Equal820.IN5
CRES[0] => Equal821.IN6
CRES[0] => Equal822.IN5
CRES[0] => Equal823.IN6
CRES[0] => Equal824.IN6
CRES[0] => Equal825.IN7
CRES[0] => Equal826.IN0
CRES[0] => Equal827.IN0
CRES[0] => Equal828.IN0
CRES[0] => Equal829.IN0
CRES[0] => Equal830.IN0
CRES[0] => Equal831.IN0
CRES[0] => Equal832.IN0
CRES[0] => Equal833.IN0
CRES[0] => Equal834.IN0
CRES[0] => Equal835.IN0
CRES[0] => Equal836.IN0
CRES[0] => Equal837.IN0
CRES[0] => Equal838.IN0
CRES[0] => Equal839.IN0
CRES[0] => Equal840.IN0
CRES[0] => Equal841.IN0
CRES[0] => Equal842.IN3
CRES[0] => Equal843.IN2
CRES[0] => Equal844.IN3
CRES[0] => Equal845.IN4
CRES[0] => Equal846.IN1
CRES[0] => Equal847.IN1
CRES[0] => Equal848.IN1
CRES[0] => Equal849.IN1
CRES[0] => Equal850.IN3
CRES[0] => Equal851.IN4
CRES[0] => Equal852.IN4
CRES[0] => Equal853.IN5
CRES[0] => Equal854.IN4
CRES[0] => Equal855.IN5
CRES[0] => Equal856.IN5
CRES[0] => Equal857.IN6
CRES[0] => Equal858.IN4
CRES[0] => Equal859.IN5
CRES[0] => Equal860.IN5
CRES[0] => Equal861.IN6
CRES[0] => Equal862.IN5
CRES[0] => Equal863.IN6
CRES[0] => Equal864.IN6
CRES[0] => Equal865.IN7
CRES[0] => Equal867.IN3
CRES[0] => Equal871.IN1
CRES[0] => Equal872.IN6
CRES[0] => Equal873.IN6
CRES[0] => Equal874.IN6
CRES[0] => Equal875.IN2
CRES[0] => Equal876.IN3
CRES[0] => Equal877.IN3
CRES[0] => Equal878.IN6
CRES[0] => Equal879.IN6
CRES[0] => Equal880.IN3
CRES[0] => Equal881.IN4
CRES[0] => Equal891.IN2
CRES[0] => Equal918.IN5
CRES[0] => Equal919.IN6
CRES[0] => Equal920.IN0
CRES[0] => Equal921.IN0
CRES[0] => Equal922.IN5
CRES[0] => Equal923.IN6
CRES[0] => Equal924.IN1
CRES[0] => Equal925.IN1
CRES[1] => Equal99.IN2
CRES[1] => Equal100.IN3
CRES[1] => Equal101.IN3
CRES[1] => Equal102.IN4
CRES[1] => Equal103.IN4
CRES[1] => Equal104.IN5
CRES[1] => Equal105.IN1
CRES[1] => Equal106.IN1
CRES[1] => Equal107.IN1
CRES[1] => Equal108.IN1
CRES[1] => Equal109.IN1
CRES[1] => Equal110.IN1
CRES[1] => Equal111.IN1
CRES[1] => Equal112.IN1
CRES[1] => Equal113.IN1
CRES[1] => Equal114.IN1
CRES[1] => Equal115.IN1
CRES[1] => Equal116.IN1
CRES[1] => Equal117.IN1
CRES[1] => Equal118.IN1
CRES[1] => Equal119.IN1
CRES[1] => Equal120.IN1
CRES[1] => Equal188.IN2
CRES[1] => Equal189.IN3
CRES[1] => Equal190.IN3
CRES[1] => Equal191.IN4
CRES[1] => Equal192.IN4
CRES[1] => Equal193.IN5
CRES[1] => Equal194.IN1
CRES[1] => Equal195.IN1
CRES[1] => Equal196.IN1
CRES[1] => Equal197.IN1
CRES[1] => Equal198.IN1
CRES[1] => Equal199.IN1
CRES[1] => Equal200.IN1
CRES[1] => Equal201.IN1
CRES[1] => Equal202.IN1
CRES[1] => Equal203.IN1
CRES[1] => Equal204.IN1
CRES[1] => Equal205.IN1
CRES[1] => Equal206.IN1
CRES[1] => Equal207.IN1
CRES[1] => Equal208.IN1
CRES[1] => Equal209.IN1
CRES[1] => Equal244.IN2
CRES[1] => Equal245.IN3
CRES[1] => Equal246.IN3
CRES[1] => Equal247.IN4
CRES[1] => Equal248.IN4
CRES[1] => Equal249.IN5
CRES[1] => Equal250.IN1
CRES[1] => Equal251.IN1
CRES[1] => Equal252.IN1
CRES[1] => Equal253.IN1
CRES[1] => Equal254.IN1
CRES[1] => Equal255.IN1
CRES[1] => Equal256.IN1
CRES[1] => Equal257.IN1
CRES[1] => Equal258.IN1
CRES[1] => Equal259.IN1
CRES[1] => Equal260.IN1
CRES[1] => Equal261.IN1
CRES[1] => Equal262.IN1
CRES[1] => Equal263.IN1
CRES[1] => Equal264.IN1
CRES[1] => Equal265.IN1
CRES[1] => Equal300.IN2
CRES[1] => Equal301.IN3
CRES[1] => Equal302.IN3
CRES[1] => Equal303.IN4
CRES[1] => Equal304.IN4
CRES[1] => Equal305.IN5
CRES[1] => Equal306.IN1
CRES[1] => Equal307.IN1
CRES[1] => Equal308.IN1
CRES[1] => Equal309.IN1
CRES[1] => Equal310.IN1
CRES[1] => Equal311.IN1
CRES[1] => Equal312.IN1
CRES[1] => Equal313.IN1
CRES[1] => Equal314.IN1
CRES[1] => Equal315.IN1
CRES[1] => Equal316.IN1
CRES[1] => Equal317.IN1
CRES[1] => Equal318.IN1
CRES[1] => Equal319.IN1
CRES[1] => Equal320.IN1
CRES[1] => Equal321.IN1
CRES[1] => Equal356.IN2
CRES[1] => Equal357.IN3
CRES[1] => Equal358.IN3
CRES[1] => Equal359.IN4
CRES[1] => Equal360.IN4
CRES[1] => Equal361.IN5
CRES[1] => Equal362.IN1
CRES[1] => Equal363.IN1
CRES[1] => Equal364.IN1
CRES[1] => Equal365.IN1
CRES[1] => Equal366.IN1
CRES[1] => Equal367.IN1
CRES[1] => Equal368.IN1
CRES[1] => Equal369.IN1
CRES[1] => Equal370.IN1
CRES[1] => Equal371.IN1
CRES[1] => Equal372.IN1
CRES[1] => Equal373.IN1
CRES[1] => Equal374.IN1
CRES[1] => Equal375.IN1
CRES[1] => Equal376.IN1
CRES[1] => Equal377.IN1
CRES[1] => Equal412.IN2
CRES[1] => Equal413.IN3
CRES[1] => Equal414.IN3
CRES[1] => Equal415.IN4
CRES[1] => Equal416.IN4
CRES[1] => Equal417.IN5
CRES[1] => Equal418.IN1
CRES[1] => Equal419.IN1
CRES[1] => Equal420.IN1
CRES[1] => Equal421.IN1
CRES[1] => Equal422.IN1
CRES[1] => Equal423.IN1
CRES[1] => Equal424.IN1
CRES[1] => Equal425.IN1
CRES[1] => Equal426.IN1
CRES[1] => Equal427.IN1
CRES[1] => Equal428.IN1
CRES[1] => Equal429.IN1
CRES[1] => Equal430.IN1
CRES[1] => Equal431.IN1
CRES[1] => Equal432.IN1
CRES[1] => Equal433.IN1
CRES[1] => Equal468.IN2
CRES[1] => Equal469.IN3
CRES[1] => Equal470.IN3
CRES[1] => Equal471.IN4
CRES[1] => Equal472.IN4
CRES[1] => Equal473.IN5
CRES[1] => Equal474.IN1
CRES[1] => Equal475.IN1
CRES[1] => Equal476.IN1
CRES[1] => Equal477.IN1
CRES[1] => Equal478.IN1
CRES[1] => Equal479.IN1
CRES[1] => Equal480.IN1
CRES[1] => Equal481.IN1
CRES[1] => Equal482.IN1
CRES[1] => Equal483.IN1
CRES[1] => Equal484.IN1
CRES[1] => Equal485.IN1
CRES[1] => Equal486.IN1
CRES[1] => Equal487.IN1
CRES[1] => Equal488.IN1
CRES[1] => Equal489.IN1
CRES[1] => Equal524.IN2
CRES[1] => Equal525.IN3
CRES[1] => Equal526.IN3
CRES[1] => Equal527.IN4
CRES[1] => Equal528.IN4
CRES[1] => Equal529.IN5
CRES[1] => Equal530.IN1
CRES[1] => Equal531.IN1
CRES[1] => Equal532.IN1
CRES[1] => Equal533.IN1
CRES[1] => Equal534.IN1
CRES[1] => Equal535.IN1
CRES[1] => Equal536.IN1
CRES[1] => Equal537.IN1
CRES[1] => Equal538.IN1
CRES[1] => Equal539.IN1
CRES[1] => Equal540.IN1
CRES[1] => Equal541.IN1
CRES[1] => Equal542.IN1
CRES[1] => Equal543.IN1
CRES[1] => Equal544.IN1
CRES[1] => Equal545.IN1
CRES[1] => Equal564.IN2
CRES[1] => Equal565.IN3
CRES[1] => Equal566.IN3
CRES[1] => Equal567.IN4
CRES[1] => Equal568.IN4
CRES[1] => Equal569.IN5
CRES[1] => Equal570.IN1
CRES[1] => Equal571.IN1
CRES[1] => Equal572.IN1
CRES[1] => Equal573.IN1
CRES[1] => Equal574.IN1
CRES[1] => Equal575.IN1
CRES[1] => Equal576.IN1
CRES[1] => Equal577.IN1
CRES[1] => Equal578.IN1
CRES[1] => Equal579.IN1
CRES[1] => Equal580.IN1
CRES[1] => Equal581.IN1
CRES[1] => Equal582.IN1
CRES[1] => Equal583.IN1
CRES[1] => Equal584.IN1
CRES[1] => Equal585.IN1
CRES[1] => Equal604.IN2
CRES[1] => Equal605.IN3
CRES[1] => Equal606.IN3
CRES[1] => Equal607.IN4
CRES[1] => Equal608.IN4
CRES[1] => Equal609.IN5
CRES[1] => Equal610.IN1
CRES[1] => Equal611.IN1
CRES[1] => Equal612.IN1
CRES[1] => Equal613.IN1
CRES[1] => Equal614.IN1
CRES[1] => Equal615.IN1
CRES[1] => Equal616.IN1
CRES[1] => Equal617.IN1
CRES[1] => Equal618.IN1
CRES[1] => Equal619.IN1
CRES[1] => Equal620.IN1
CRES[1] => Equal621.IN1
CRES[1] => Equal622.IN1
CRES[1] => Equal623.IN1
CRES[1] => Equal624.IN1
CRES[1] => Equal625.IN1
CRES[1] => Equal644.IN2
CRES[1] => Equal645.IN3
CRES[1] => Equal646.IN3
CRES[1] => Equal647.IN4
CRES[1] => Equal648.IN4
CRES[1] => Equal649.IN5
CRES[1] => Equal650.IN1
CRES[1] => Equal651.IN1
CRES[1] => Equal652.IN1
CRES[1] => Equal653.IN1
CRES[1] => Equal654.IN1
CRES[1] => Equal655.IN1
CRES[1] => Equal656.IN1
CRES[1] => Equal657.IN1
CRES[1] => Equal658.IN1
CRES[1] => Equal659.IN1
CRES[1] => Equal660.IN1
CRES[1] => Equal661.IN1
CRES[1] => Equal662.IN1
CRES[1] => Equal663.IN1
CRES[1] => Equal664.IN1
CRES[1] => Equal665.IN1
CRES[1] => Equal684.IN2
CRES[1] => Equal685.IN3
CRES[1] => Equal686.IN3
CRES[1] => Equal687.IN4
CRES[1] => Equal688.IN4
CRES[1] => Equal689.IN5
CRES[1] => Equal690.IN1
CRES[1] => Equal691.IN1
CRES[1] => Equal692.IN1
CRES[1] => Equal693.IN1
CRES[1] => Equal694.IN1
CRES[1] => Equal695.IN1
CRES[1] => Equal696.IN1
CRES[1] => Equal697.IN1
CRES[1] => Equal698.IN1
CRES[1] => Equal699.IN1
CRES[1] => Equal700.IN1
CRES[1] => Equal701.IN1
CRES[1] => Equal702.IN1
CRES[1] => Equal703.IN1
CRES[1] => Equal704.IN1
CRES[1] => Equal705.IN1
CRES[1] => Equal724.IN2
CRES[1] => Equal725.IN3
CRES[1] => Equal726.IN3
CRES[1] => Equal727.IN4
CRES[1] => Equal728.IN4
CRES[1] => Equal729.IN5
CRES[1] => Equal730.IN1
CRES[1] => Equal731.IN1
CRES[1] => Equal732.IN1
CRES[1] => Equal733.IN1
CRES[1] => Equal734.IN1
CRES[1] => Equal735.IN1
CRES[1] => Equal736.IN1
CRES[1] => Equal737.IN1
CRES[1] => Equal738.IN1
CRES[1] => Equal739.IN1
CRES[1] => Equal740.IN1
CRES[1] => Equal741.IN1
CRES[1] => Equal742.IN1
CRES[1] => Equal743.IN1
CRES[1] => Equal744.IN1
CRES[1] => Equal745.IN1
CRES[1] => Equal764.IN2
CRES[1] => Equal765.IN3
CRES[1] => Equal766.IN3
CRES[1] => Equal767.IN4
CRES[1] => Equal768.IN4
CRES[1] => Equal769.IN5
CRES[1] => Equal770.IN1
CRES[1] => Equal771.IN1
CRES[1] => Equal772.IN1
CRES[1] => Equal773.IN1
CRES[1] => Equal774.IN1
CRES[1] => Equal775.IN1
CRES[1] => Equal776.IN1
CRES[1] => Equal777.IN1
CRES[1] => Equal778.IN1
CRES[1] => Equal779.IN1
CRES[1] => Equal780.IN1
CRES[1] => Equal781.IN1
CRES[1] => Equal782.IN1
CRES[1] => Equal783.IN1
CRES[1] => Equal784.IN1
CRES[1] => Equal785.IN1
CRES[1] => Equal804.IN2
CRES[1] => Equal805.IN3
CRES[1] => Equal806.IN3
CRES[1] => Equal807.IN4
CRES[1] => Equal808.IN4
CRES[1] => Equal809.IN5
CRES[1] => Equal810.IN1
CRES[1] => Equal811.IN1
CRES[1] => Equal812.IN1
CRES[1] => Equal813.IN1
CRES[1] => Equal814.IN1
CRES[1] => Equal815.IN1
CRES[1] => Equal816.IN1
CRES[1] => Equal817.IN1
CRES[1] => Equal818.IN1
CRES[1] => Equal819.IN1
CRES[1] => Equal820.IN1
CRES[1] => Equal821.IN1
CRES[1] => Equal822.IN1
CRES[1] => Equal823.IN1
CRES[1] => Equal824.IN1
CRES[1] => Equal825.IN1
CRES[1] => Equal844.IN2
CRES[1] => Equal845.IN3
CRES[1] => Equal846.IN3
CRES[1] => Equal847.IN4
CRES[1] => Equal848.IN4
CRES[1] => Equal849.IN5
CRES[1] => Equal850.IN1
CRES[1] => Equal851.IN1
CRES[1] => Equal852.IN1
CRES[1] => Equal853.IN1
CRES[1] => Equal854.IN1
CRES[1] => Equal855.IN1
CRES[1] => Equal856.IN1
CRES[1] => Equal857.IN1
CRES[1] => Equal858.IN1
CRES[1] => Equal859.IN1
CRES[1] => Equal860.IN1
CRES[1] => Equal861.IN1
CRES[1] => Equal862.IN1
CRES[1] => Equal863.IN1
CRES[1] => Equal864.IN1
CRES[1] => Equal865.IN1
CRES[1] => Equal871.IN6
CRES[1] => Equal872.IN5
CRES[1] => Equal873.IN2
CRES[1] => Equal874.IN5
CRES[1] => Equal875.IN6
CRES[1] => Equal876.IN2
CRES[1] => Equal877.IN6
CRES[1] => Equal878.IN3
CRES[1] => Equal879.IN2
CRES[1] => Equal880.IN2
CRES[1] => Equal881.IN3
CRES[1] => Equal891.IN1
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => SCREEN_OFF.OUTPUTSELECT
HVEN => ROW_OFFSET_Z[9].OUTPUTSELECT
HVEN => ROW_OFFSET_Z[8].OUTPUTSELECT
HVEN => ROW_OFFSET_Z[7].OUTPUTSELECT
HVEN => ROW_OFFSET_Z0[9].OUTPUTSELECT
HVEN => ROW_OFFSET_Z0[8].OUTPUTSELECT
HVEN => ROW_OFFSET_Z0[7].OUTPUTSELECT
HVEN => Equal917.IN2
HVEN => Equal918.IN0
HVEN => Equal919.IN1
HVEN => Equal920.IN1
HVEN => Equal921.IN2
HVEN => Equal922.IN1
HVEN => Equal923.IN2
HVEN => Equal924.IN2
HVEN => Equal925.IN3
HVEN => Equal926.IN1
HVEN => Equal927.IN2
HVEN => Equal928.IN2
HVEN => Equal929.IN3
HVEN => Equal930.IN2
HVEN => Equal931.IN3
HVEN => Equal932.IN3
HVEN => Equal933.IN4
HVEN => Equal934.IN2
HVEN => Equal935.IN3
HVEN => Equal936.IN3
HVEN => Equal937.IN4
HOR_OFFSET[0] => HOR_OFFSET_BUF.DATAB
HOR_OFFSET[1] => HOR_OFFSET_BUF.DATAB
HOR_OFFSET[2] => HOR_OFFSET_BUF.DATAB
HOR_OFFSET[3] => HOR_OFFSET_BUF.DATAB
HOR_OFFSET[4] => HOR_OFFSET_BUF.DATAB
HOR_OFFSET[5] => HOR_OFFSET_BUF.DATAB
HOR_OFFSET[6] => HOR_OFFSET_BUF.DATAB
SCRN_START_HSB[0] => ROW_ADD[19].ADATA
SCRN_START_HSB[1] => ROW_ADD[20].ADATA
SCRN_START_HSB[2] => ROW_ADD[21].ADATA
SCRN_START_HSB[3] => ROW_ADD[22].ADATA
SCRN_START_MSB[0] => ROW_ADD.DATAB
SCRN_START_MSB[1] => ROW_ADD.DATAB
SCRN_START_MSB[2] => ROW_ADD.DATAB
SCRN_START_MSB[3] => ROW_ADD.DATAB
SCRN_START_MSB[4] => ROW_ADD.DATAB
SCRN_START_MSB[5] => ROW_ADD[16].ADATA
SCRN_START_MSB[6] => ROW_ADD[17].ADATA
SCRN_START_MSB[7] => ROW_ADD[18].ADATA
SCRN_START_LSB[0] => ROW_ADD[3].ADATA
SCRN_START_LSB[1] => ROW_ADD[4].ADATA
SCRN_START_LSB[2] => ROW_ADD[5].ADATA
SCRN_START_LSB[3] => ROW_ADD[6].ADATA
SCRN_START_LSB[4] => ROW_ADD[7].ADATA
SCRN_START_LSB[5] => ROW_ADD[8].ADATA
SCRN_START_LSB[6] => ROW_ADD.DATAB
SCRN_START_LSB[7] => ROW_ADD.DATAB
BLINK => Equal21.IN2
BLINK => Equal30.IN2
SWITCH5 => MODE6.DATAB


|coco3fpga_dw|COCO3VIDEO:COCOVID|COCO3GEN:coco3gen
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|coco3fpga_dw|COCO3VIDEO:COCOVID|COCO3GEN:coco3gen|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lmb1:auto_generated.address_a[0]
address_a[1] => altsyncram_lmb1:auto_generated.address_a[1]
address_a[2] => altsyncram_lmb1:auto_generated.address_a[2]
address_a[3] => altsyncram_lmb1:auto_generated.address_a[3]
address_a[4] => altsyncram_lmb1:auto_generated.address_a[4]
address_a[5] => altsyncram_lmb1:auto_generated.address_a[5]
address_a[6] => altsyncram_lmb1:auto_generated.address_a[6]
address_a[7] => altsyncram_lmb1:auto_generated.address_a[7]
address_a[8] => altsyncram_lmb1:auto_generated.address_a[8]
address_a[9] => altsyncram_lmb1:auto_generated.address_a[9]
address_a[10] => altsyncram_lmb1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lmb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lmb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lmb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lmb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lmb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lmb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lmb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_lmb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_lmb1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|coco3fpga_dw|COCO3VIDEO:COCOVID|COCO3GEN:coco3gen|altsyncram:altsyncram_component|altsyncram_lmb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|coco3fpga_dw|glb6551:RS232
RESET_N => RESET_X.DATAA
RESET_N => RESET_NX.PRESET
RX_CLK <= RX_CLK.DB_MAX_OUTPUT_PORT_TYPE
RX_CLK_IN => RX_CLK.DATAB
XTAL_CLK_IN => TX_CLK.DATAB
XTAL_CLK_IN => TX_CLK_REG.CLK
XTAL_CLK_IN => TX_CLK_DIV[0].CLK
XTAL_CLK_IN => TX_CLK_DIV[1].CLK
XTAL_CLK_IN => TX_CLK_DIV[2].CLK
XTAL_CLK_IN => TX_CLK_DIV[3].CLK
XTAL_CLK_IN => TX_CLK_DIV[4].CLK
XTAL_CLK_IN => TX_CLK_DIV[5].CLK
XTAL_CLK_IN => TX_CLK_DIV[6].CLK
XTAL_CLK_IN => TX_CLK_DIV[7].CLK
XTAL_CLK_IN => TX_CLK_DIV[8].CLK
XTAL_CLK_IN => TX_CLK_DIV[9].CLK
XTAL_CLK_IN => TX_CLK_DIV[10].CLK
PH_2 => TX_REG[0].CLK
PH_2 => TX_REG[1].CLK
PH_2 => TX_REG[2].CLK
PH_2 => TX_REG[3].CLK
PH_2 => TX_REG[4].CLK
PH_2 => TX_REG[5].CLK
PH_2 => TX_REG[6].CLK
PH_2 => TX_REG[7].CLK
PH_2 => READY1.CLK
PH_2 => READY0.CLK
PH_2 => TX_DONE0.CLK
PH_2 => TX_DONE1.CLK
PH_2 => PARITY.CLK
PH_2 => FRAME.CLK
PH_2 => OVERRUN.CLK
PH_2 => RX_REG[0].CLK
PH_2 => RX_REG[1].CLK
PH_2 => RX_REG[2].CLK
PH_2 => RX_REG[3].CLK
PH_2 => RX_REG[4].CLK
PH_2 => RX_REG[5].CLK
PH_2 => RX_REG[6].CLK
PH_2 => RX_REG[7].CLK
PH_2 => TX_START.CLK
PH_2 => TDRE.CLK
PH_2 => CMD_REG[0].CLK
PH_2 => CMD_REG[1].CLK
PH_2 => CMD_REG[2].CLK
PH_2 => CMD_REG[3].CLK
PH_2 => CMD_REG[4].CLK
PH_2 => CMD_REG[5].CLK
PH_2 => CMD_REG[6].CLK
PH_2 => CMD_REG[7].CLK
PH_2 => CTL_REG[0].CLK
PH_2 => CTL_REG[1].CLK
PH_2 => CTL_REG[2].CLK
PH_2 => CTL_REG[3].CLK
PH_2 => CTL_REG[4].CLK
PH_2 => CTL_REG[5].CLK
PH_2 => CTL_REG[6].CLK
PH_2 => CTL_REG[7].CLK
PH_2 => TX_BUFFER[0].CLK
PH_2 => TX_BUFFER[1].CLK
PH_2 => TX_BUFFER[2].CLK
PH_2 => TX_BUFFER[3].CLK
PH_2 => TX_BUFFER[4].CLK
PH_2 => TX_BUFFER[5].CLK
PH_2 => TX_BUFFER[6].CLK
PH_2 => TX_BUFFER[7].CLK
PH_2 => RDRF.CLK
PH_2 => RESET_NX.CLK
PH_2 => READ_STATE~5.DATAIN
DI[0] => TX_REG.DATAB
DI[0] => CTL_REG[0].DATAIN
DI[0] => CMD_REG[0].DATAIN
DI[1] => TX_REG.DATAB
DI[1] => CTL_REG[1].DATAIN
DI[1] => CMD_REG[1].DATAIN
DI[2] => TX_REG.DATAB
DI[2] => CTL_REG[2].DATAIN
DI[2] => CMD_REG[2].DATAIN
DI[3] => TX_REG.DATAB
DI[3] => CTL_REG[3].DATAIN
DI[3] => CMD_REG[3].DATAIN
DI[4] => TX_REG.DATAB
DI[4] => CTL_REG[4].DATAIN
DI[4] => CMD_REG[4].DATAIN
DI[5] => TX_REG.DATAB
DI[5] => CTL_REG.DATAB
DI[5] => CMD_REG[5].DATAIN
DI[6] => TX_REG.DATAB
DI[6] => CMD_REG.DATAB
DI[6] => CTL_REG.DATAB
DI[7] => TX_REG.DATAB
DI[7] => CMD_REG.DATAB
DI[7] => CTL_REG[7].DATAIN
DO[0] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO.DB_MAX_OUTPUT_PORT_TYPE
IRQ <= IRQ.DB_MAX_OUTPUT_PORT_TYPE
CS[0] => Equal40.IN0
CS[0] => Equal41.IN1
CS[0] => Equal42.IN0
CS[0] => Equal43.IN0
CS[0] => Equal44.IN0
CS[0] => Equal45.IN0
CS[1] => Equal40.IN3
CS[1] => Equal41.IN2
CS[1] => Equal42.IN2
CS[1] => Equal43.IN3
CS[1] => Equal44.IN4
CS[1] => Equal45.IN1
RW_N => Equal40.IN2
RW_N => Equal41.IN0
RW_N => Equal42.IN1
RW_N => Equal43.IN2
RW_N => Equal44.IN3
RS[0] => Equal33.IN1
RS[0] => Equal34.IN0
RS[0] => Equal35.IN1
RS[0] => Equal40.IN1
RS[0] => Equal41.IN4
RS[0] => Equal42.IN4
RS[0] => Equal43.IN4
RS[0] => Equal44.IN2
RS[1] => Equal33.IN0
RS[1] => Equal34.IN1
RS[1] => Equal35.IN0
RS[1] => Equal40.IN4
RS[1] => Equal41.IN3
RS[1] => Equal42.IN3
RS[1] => Equal43.IN1
RS[1] => Equal44.IN1
TXDATA_OUT <= TXDATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
RXDATA_IN => RX_DATA.DATAA
RTS <= Equal38.DB_MAX_OUTPUT_PORT_TYPE
CTS => CTS.IN1
DCD => DO.DATAB
DTR <= CMD_REG[0].DB_MAX_OUTPUT_PORT_TYPE
DSR => DO.DATAB


|coco3fpga_dw|glb6551:RS232|uart51_tx:tx
BAUD_CLK => TX_START1.CLK
BAUD_CLK => TX_START0.CLK
BAUD_CLK => BIT[0].CLK
BAUD_CLK => BIT[1].CLK
BAUD_CLK => BIT[2].CLK
BAUD_CLK => TX_DONE~reg0.CLK
BAUD_CLK => TX_DATA~reg0.CLK
BAUD_CLK => STATE[0].CLK
BAUD_CLK => STATE[1].CLK
BAUD_CLK => STATE[2].CLK
BAUD_CLK => STATE[3].CLK
BAUD_CLK => STATE[4].CLK
BAUD_CLK => STATE[5].CLK
BAUD_CLK => STATE[6].CLK
RESET_N => TX_START1.ACLR
RESET_N => TX_START0.ACLR
RESET_N => BIT[0].ACLR
RESET_N => BIT[1].ACLR
RESET_N => BIT[2].ACLR
RESET_N => TX_DONE~reg0.PRESET
RESET_N => TX_DATA~reg0.PRESET
RESET_N => STATE[0].ACLR
RESET_N => STATE[1].ACLR
RESET_N => STATE[2].ACLR
RESET_N => STATE[3].ACLR
RESET_N => STATE[4].ACLR
RESET_N => STATE[5].ACLR
RESET_N => STATE[6].ACLR
TX_DATA <= TX_DATA~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_START => TX_START0.DATAIN
TX_DONE <= TX_DONE~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_STOP => Selector3.IN2
TX_STOP => Selector4.IN2
TX_STOP => Selector5.IN3
TX_STOP => Selector6.IN3
TX_WORD[0] => Equal0.IN1
TX_WORD[0] => Equal1.IN1
TX_WORD[0] => Equal3.IN0
TX_WORD[0] => Equal5.IN1
TX_WORD[1] => PARITY.IN0
TX_WORD[1] => Equal0.IN0
TX_WORD[1] => Equal1.IN0
TX_WORD[1] => Equal3.IN1
TX_WORD[1] => Equal5.IN0
TX_PAR_DIS => STATE.DATAA
TX_PARITY[0] => PARITY.IN1
TX_PARITY[1] => PARITY.IN1
CTS => STATE.OUTPUTSELECT
CTS => STATE.OUTPUTSELECT
CTS => STATE.OUTPUTSELECT
CTS => STATE.OUTPUTSELECT
CTS => STATE.OUTPUTSELECT
CTS => STATE.OUTPUTSELECT
CTS => STATE.OUTPUTSELECT
TX_BUFFER[0] => PARITY.IN0
TX_BUFFER[0] => Mux0.IN7
TX_BUFFER[1] => PARITY.IN1
TX_BUFFER[1] => Mux0.IN6
TX_BUFFER[2] => PARITY.IN0
TX_BUFFER[2] => Mux0.IN5
TX_BUFFER[3] => PARITY.IN1
TX_BUFFER[3] => Mux0.IN4
TX_BUFFER[4] => PARITY.IN1
TX_BUFFER[4] => Mux0.IN3
TX_BUFFER[5] => PARITY.IN1
TX_BUFFER[5] => Mux0.IN2
TX_BUFFER[6] => PARITY.IN1
TX_BUFFER[6] => Mux0.IN1
TX_BUFFER[7] => PARITY.IN1
TX_BUFFER[7] => Mux0.IN0


|coco3fpga_dw|glb6551:RS232|uart51_rx:rx
RESET_N => READY~reg0.ACLR
RESET_N => RX_DATA1.PRESET
RESET_N => RX_DATA0.PRESET
RESET_N => BIT[0].ACLR
RESET_N => BIT[1].ACLR
RESET_N => BIT[2].ACLR
RESET_N => FRAME~reg0.ACLR
RESET_N => STATE[0].ACLR
RESET_N => STATE[1].ACLR
RESET_N => STATE[2].ACLR
RESET_N => STATE[3].ACLR
RESET_N => STATE[4].ACLR
RESET_N => STATE[5].ACLR
RESET_N => RX_BUFFER[0]~reg0.ACLR
RESET_N => RX_BUFFER[1]~reg0.ACLR
RESET_N => RX_BUFFER[2]~reg0.ACLR
RESET_N => RX_BUFFER[3]~reg0.ACLR
RESET_N => RX_BUFFER[4]~reg0.ACLR
RESET_N => RX_BUFFER[5]~reg0.ACLR
RESET_N => RX_BUFFER[6]~reg0.ACLR
RESET_N => RX_BUFFER[7]~reg0.ACLR
RESET_N => PARITY_ERR~reg0.ENA
BAUD_CLK => PARITY_ERR~reg0.CLK
BAUD_CLK => READY~reg0.CLK
BAUD_CLK => RX_DATA1.CLK
BAUD_CLK => RX_DATA0.CLK
BAUD_CLK => BIT[0].CLK
BAUD_CLK => BIT[1].CLK
BAUD_CLK => BIT[2].CLK
BAUD_CLK => FRAME~reg0.CLK
BAUD_CLK => STATE[0].CLK
BAUD_CLK => STATE[1].CLK
BAUD_CLK => STATE[2].CLK
BAUD_CLK => STATE[3].CLK
BAUD_CLK => STATE[4].CLK
BAUD_CLK => STATE[5].CLK
BAUD_CLK => RX_BUFFER[0]~reg0.CLK
BAUD_CLK => RX_BUFFER[1]~reg0.CLK
BAUD_CLK => RX_BUFFER[2]~reg0.CLK
BAUD_CLK => RX_BUFFER[3]~reg0.CLK
BAUD_CLK => RX_BUFFER[4]~reg0.CLK
BAUD_CLK => RX_BUFFER[5]~reg0.CLK
BAUD_CLK => RX_BUFFER[6]~reg0.CLK
BAUD_CLK => RX_BUFFER[7]~reg0.CLK
RX_DATA => RX_DATA0.DATAIN
RX_BUFFER[0] <= RX_BUFFER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[1] <= RX_BUFFER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[2] <= RX_BUFFER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[3] <= RX_BUFFER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[4] <= RX_BUFFER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[5] <= RX_BUFFER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[6] <= RX_BUFFER[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_BUFFER[7] <= RX_BUFFER[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_WORD[0] => Equal1.IN0
RX_WORD[0] => Equal3.IN1
RX_WORD[0] => Equal5.IN1
RX_WORD[1] => Equal1.IN1
RX_WORD[1] => Equal3.IN0
RX_WORD[1] => Equal5.IN0
RX_PAR_DIS => Selector1.IN13
RX_PARITY[0] => PARITY_ERR.IN1
RX_PARITY[1] => PARITY_ERR.IN1
PARITY_ERR <= PARITY_ERR~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME <= FRAME~reg0.DB_MAX_OUTPUT_PORT_TYPE
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|coco3fpga_dw|SDCard:SPI_09
clk_i => mosi_o~reg0.CLK
clk_i => halt_1.CLK
clk_i => rreg1[0].CLK
clk_i => rreg1[1].CLK
clk_i => rreg1[2].CLK
clk_i => rreg1[3].CLK
clk_i => rreg1[4].CLK
clk_i => rreg1[5].CLK
clk_i => rreg1[6].CLK
clk_i => rreg1[7].CLK
clk_i => wffull_reset.CLK
clk_i => wffull_buf[0].CLK
clk_i => wffull_buf[1].CLK
clk_i => wffull_buf[2].CLK
clk_i => sclk_o~reg0.CLK
clk_i => bcnt[0].CLK
clk_i => bcnt[1].CLK
clk_i => bcnt[2].CLK
clk_i => bcnt[3].CLK
clk_i => state[0].CLK
clk_i => state[1].CLK
clk_i => state[2].CLK
cpuclk_n_i => buffer1[0].CLK
cpuclk_n_i => buffer1[1].CLK
cpuclk_n_i => buffer1[2].CLK
cpuclk_n_i => buffer1[3].CLK
cpuclk_n_i => buffer1[4].CLK
cpuclk_n_i => buffer1[5].CLK
cpuclk_n_i => buffer1[6].CLK
cpuclk_n_i => buffer1[7].CLK
cpuclk_n_i => en_spi.CLK
cpuclk_n_i => en_irq.CLK
cpuclk_n_i => spi_ss_n_o~reg0.CLK
cpuclk_n_i => cd_buff0[0].CLK
cpuclk_n_i => cd_buff0[1].CLK
cpuclk_n_i => cd_buff0[2].CLK
cpuclk_n_i => irq_n.CLK
cpuclk_n_i => wffull.CLK
reset_n_i => buffer1[0].PRESET
reset_n_i => buffer1[1].PRESET
reset_n_i => buffer1[2].PRESET
reset_n_i => buffer1[3].PRESET
reset_n_i => buffer1[4].PRESET
reset_n_i => buffer1[5].PRESET
reset_n_i => buffer1[6].PRESET
reset_n_i => buffer1[7].PRESET
reset_n_i => en_spi.ACLR
reset_n_i => en_irq.ACLR
reset_n_i => spi_ss_n_o~reg0.PRESET
reset_n_i => irq_reset_n.OUTPUTSELECT
cs_i => Mux0.IN1
cs_i => Mux1.IN1
cs_i => Mux2.IN1
cs_i => Mux3.IN1
cs_i => Mux4.IN1
cs_i => Mux5.IN1
cs_i => Mux6.IN1
cs_i => Mux7.IN1
cs_i => Decoder0.IN0
cs_i => Equal0.IN0
adr_i => Mux0.IN2
adr_i => Mux1.IN2
adr_i => Mux2.IN2
adr_i => Mux3.IN2
adr_i => Mux4.IN2
adr_i => Mux5.IN2
adr_i => Mux6.IN2
adr_i => Mux7.IN2
adr_i => Decoder0.IN1
adr_i => dat_o.OUTPUTSELECT
adr_i => dat_o.OUTPUTSELECT
adr_i => dat_o.OUTPUTSELECT
adr_i => dat_o.OUTPUTSELECT
adr_i => dat_o.OUTPUTSELECT
adr_i => dat_o.OUTPUTSELECT
adr_i => dat_o.OUTPUTSELECT
adr_i => dat_o.OUTPUTSELECT
adr_i => Equal0.IN1
rw_n_i => Mux0.IN3
rw_n_i => Mux1.IN3
rw_n_i => Mux2.IN3
rw_n_i => Mux3.IN3
rw_n_i => Mux4.IN3
rw_n_i => Mux5.IN3
rw_n_i => Mux6.IN3
rw_n_i => Mux7.IN3
rw_n_i => Decoder0.IN2
halt_o <= halt_o.DB_MAX_OUTPUT_PORT_TYPE
dat_i[0] => Mux7.IN4
dat_i[0] => spi_ss_n_o.IN0
dat_i[1] => Mux6.IN4
dat_i[2] => Mux5.IN4
dat_i[3] => Mux4.IN4
dat_i[4] => Mux3.IN4
dat_i[5] => Mux2.IN4
dat_i[6] => Mux1.IN4
dat_i[6] => en_irq.DATAIN
dat_i[7] => Mux0.IN4
dat_i[7] => spi_ss_n_o.IN1
dat_i[7] => en_spi.DATAIN
dat_o[0] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
irq_n_o <= irq_n.DB_MAX_OUTPUT_PORT_TYPE
act_led_n_o <= state[0].DB_MAX_OUTPUT_PORT_TYPE
card_detect_n_i => cd_buff0.DATAA
card_detect_n_i => dat_o.DATAB
wp_locked_i => dat_o.DATAB
spi_ss_n_o <= spi_ss_n_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
sclk_o <= sclk_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
mosi_o <= mosi_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_i => Mux19.IN1


|coco3fpga_dw|I2C:GLB_RTC
CLOCK => START_BUF[0].CLK
CLOCK => START_BUF[1].CLK
CLOCK => BIT[0].CLK
CLOCK => BIT[1].CLK
CLOCK => BIT[2].CLK
CLOCK => STATE[0]~reg0.CLK
CLOCK => STATE[1]~reg0.CLK
CLOCK => STATE[2]~reg0.CLK
CLOCK => STATE[3]~reg0.CLK
CLOCK => STATE[4]~reg0.CLK
CLOCK => STATE[5]~reg0.CLK
CLOCK => DATA_IN[0]~reg0.CLK
CLOCK => DATA_IN[1]~reg0.CLK
CLOCK => DATA_IN[2]~reg0.CLK
CLOCK => DATA_IN[3]~reg0.CLK
CLOCK => DATA_IN[4]~reg0.CLK
CLOCK => DATA_IN[5]~reg0.CLK
CLOCK => DATA_IN[6]~reg0.CLK
CLOCK => DATA_IN[7]~reg0.CLK
CLOCK => FAIL~reg0.CLK
CLOCK => DONE~reg0.CLK
CLOCK => I2C_DAT_EN~reg0.CLK
CLOCK => I2C_CLK_EN~reg0.CLK
RESET_N => START_BUF[0].ACLR
RESET_N => START_BUF[1].ACLR
RESET_N => BIT[0].PRESET
RESET_N => BIT[1].PRESET
RESET_N => BIT[2].PRESET
RESET_N => STATE[0]~reg0.ACLR
RESET_N => STATE[1]~reg0.ACLR
RESET_N => STATE[2]~reg0.ACLR
RESET_N => STATE[3]~reg0.ACLR
RESET_N => STATE[4]~reg0.ACLR
RESET_N => STATE[5]~reg0.ACLR
RESET_N => DATA_IN[0]~reg0.ACLR
RESET_N => DATA_IN[1]~reg0.ACLR
RESET_N => DATA_IN[2]~reg0.ACLR
RESET_N => DATA_IN[3]~reg0.ACLR
RESET_N => DATA_IN[4]~reg0.ACLR
RESET_N => DATA_IN[5]~reg0.ACLR
RESET_N => DATA_IN[6]~reg0.ACLR
RESET_N => DATA_IN[7]~reg0.ACLR
RESET_N => FAIL~reg0.ACLR
RESET_N => DONE~reg0.PRESET
RESET_N => I2C_DAT_EN~reg0.PRESET
RESET_N => I2C_CLK_EN~reg0.PRESET
I2C_CLK => BIT.OUTPUTSELECT
I2C_CLK => BIT.OUTPUTSELECT
I2C_CLK => BIT.OUTPUTSELECT
I2C_CLK => always0.IN1
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK => STATE.OUTPUTSELECT
I2C_CLK_EN <= I2C_CLK_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => DATA_IN.OUTPUTSELECT
I2C_DAT => FAIL.OUTPUTSELECT
I2C_DAT => DATA_IN.DATAB
I2C_DAT => DATA_IN.DATAB
I2C_DAT => DATA_IN.DATAB
I2C_DAT => DATA_IN.DATAB
I2C_DAT => DATA_IN.DATAB
I2C_DAT => DATA_IN.DATAB
I2C_DAT => DATA_IN.DATAB
I2C_DAT => DATA_IN.DATAB
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => STATE.OUTPUTSELECT
I2C_DAT => always0.IN1
I2C_DAT_EN <= I2C_DAT_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
DEVICE[0] => Mux0.IN10
DEVICE[0] => Mux3.IN10
DEVICE[1] => Mux0.IN9
DEVICE[1] => Mux3.IN9
DEVICE[2] => Mux0.IN8
DEVICE[2] => Mux3.IN8
DEVICE[3] => Mux0.IN7
DEVICE[3] => Mux3.IN7
DEVICE[4] => Mux0.IN6
DEVICE[4] => Mux3.IN6
DEVICE[5] => Mux0.IN5
DEVICE[5] => Mux3.IN5
DEVICE[6] => Mux0.IN4
DEVICE[6] => Mux3.IN4
REGISTER[0] => Mux1.IN7
REGISTER[1] => Mux1.IN6
REGISTER[2] => Mux1.IN5
REGISTER[3] => Mux1.IN4
REGISTER[4] => Mux1.IN3
REGISTER[5] => Mux1.IN2
REGISTER[6] => Mux1.IN1
REGISTER[7] => Mux1.IN0
DATA_IN[0] <= DATA_IN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[1] <= DATA_IN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[2] <= DATA_IN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[3] <= DATA_IN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[4] <= DATA_IN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[5] <= DATA_IN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[6] <= DATA_IN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[7] <= DATA_IN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] => Mux2.IN7
DATA_OUT[1] => Mux2.IN6
DATA_OUT[2] => Mux2.IN5
DATA_OUT[3] => Mux2.IN4
DATA_OUT[4] => Mux2.IN3
DATA_OUT[5] => Mux2.IN2
DATA_OUT[6] => Mux2.IN1
DATA_OUT[7] => Mux2.IN0
STATE[0] <= STATE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[1] <= STATE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[2] <= STATE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[3] <= STATE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[4] <= STATE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[5] <= STATE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DONE <= DONE~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAIL <= FAIL~reg0.DB_MAX_OUTPUT_PORT_TYPE
RW_N => STATE.DATAA
RW_N => STATE.DATAA
RW_N => STATE.DATAA
START => START_BUF[0].DATAIN


