;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	JMN @272, #870
	ADD #270, 870
	DJN -7, @-29
	MOV -7, <-20
	MOV -7, <-20
	SUB #72, @290
	SUB #100, @12
	ADD #270, -290
	ADD #270, -290
	SUB <0, @12
	ADD #270, 870
	SUB @127, 106
	MOV -7, <-29
	SLT 721, -30
	SPL 0, <40
	DJN <127, 106
	MOV @327, 102
	ADD #270, 870
	DJN -1, @-20
	DJN -1, @-20
	MOV @-127, 187
	SLT @-111, 6
	SPL <127, 106
	MOV -1, <-20
	SUB @127, 106
	ADD <0, @12
	ADD <0, @12
	CMP 30, 9
	DJN 12, <10
	SUB @-127, 100
	SUB 30, 9
	DJN -1, @-20
	ADD <0, @12
	DJN -1, @-20
	SUB #100, @12
	SPL <127, 106
	DJN -1, @-20
	SPL <127, 106
	MOV -7, <-20
	ADD 210, 30
	MOV -7, <-20
	ADD 210, 60
	MOV -1, <-20
	SPL 0, <40
	MOV -1, <-20
