Classic Timing Analyzer report for zjw_xuanzeqi
Sun Dec 08 10:39:45 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                   ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.169 ns    ; MADD[0]       ; OUT1[6]$latch ; --         ; MADD[1]  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.189 ns   ; OUT1[3]$latch ; OUT1[3]       ; MADD[0]    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 4.102 ns    ; MADD[1]       ; OUT1[2]$latch ; --         ; MADD[0]  ; 0            ;
; Total number of failed paths ;       ;               ;             ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; MADD[0]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; MADD[1]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+---------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To            ; To Clock ;
+-------+--------------+------------+---------+---------------+----------+
; N/A   ; None         ; 4.169 ns   ; MADD[0] ; OUT1[6]$latch ; MADD[1]  ;
; N/A   ; None         ; 3.655 ns   ; A[6]    ; OUT1[6]$latch ; MADD[1]  ;
; N/A   ; None         ; 3.475 ns   ; MADD[0] ; OUT1[6]$latch ; MADD[0]  ;
; N/A   ; None         ; 3.461 ns   ; B[7]    ; OUT1[7]$latch ; MADD[1]  ;
; N/A   ; None         ; 3.277 ns   ; A[7]    ; OUT1[7]$latch ; MADD[1]  ;
; N/A   ; None         ; 3.176 ns   ; B[6]    ; OUT1[6]$latch ; MADD[1]  ;
; N/A   ; None         ; 3.090 ns   ; MADD[0] ; OUT1[2]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.971 ns   ; B[2]    ; OUT1[2]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.961 ns   ; A[6]    ; OUT1[6]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.924 ns   ; MADD[0] ; OUT1[5]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.832 ns   ; A[2]    ; OUT1[2]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.825 ns   ; A[4]    ; OUT1[4]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.822 ns   ; B[1]    ; OUT1[1]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.797 ns   ; A[1]    ; OUT1[1]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.786 ns   ; C[2]    ; OUT1[2]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.767 ns   ; B[7]    ; OUT1[7]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.732 ns   ; MADD[0] ; OUT1[4]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.583 ns   ; A[7]    ; OUT1[7]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.548 ns   ; MADD[0] ; OUT1[0]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.482 ns   ; B[6]    ; OUT1[6]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.449 ns   ; MADD[0] ; OUT1[3]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.396 ns   ; MADD[0] ; OUT1[2]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.347 ns   ; A[0]    ; OUT1[0]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.278 ns   ; B[0]    ; OUT1[0]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.277 ns   ; B[2]    ; OUT1[2]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.230 ns   ; MADD[0] ; OUT1[5]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.138 ns   ; A[2]    ; OUT1[2]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.131 ns   ; A[4]    ; OUT1[4]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.128 ns   ; B[1]    ; OUT1[1]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.123 ns   ; A[3]    ; OUT1[3]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.103 ns   ; A[1]    ; OUT1[1]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.092 ns   ; C[2]    ; OUT1[2]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.038 ns   ; MADD[0] ; OUT1[4]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.035 ns   ; MADD[0] ; OUT1[7]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.029 ns   ; MADD[0] ; OUT1[1]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.028 ns   ; A[5]    ; OUT1[5]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.008 ns   ; B[4]    ; OUT1[4]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.958 ns   ; C[1]    ; OUT1[1]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.953 ns   ; C[7]    ; OUT1[7]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.919 ns   ; B[5]    ; OUT1[5]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.854 ns   ; MADD[0] ; OUT1[0]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.755 ns   ; MADD[0] ; OUT1[3]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.747 ns   ; C[4]    ; OUT1[4]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.718 ns   ; C[6]    ; OUT1[6]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.655 ns   ; C[3]    ; OUT1[3]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.653 ns   ; A[0]    ; OUT1[0]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.584 ns   ; B[0]    ; OUT1[0]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.523 ns   ; B[3]    ; OUT1[3]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.429 ns   ; A[3]    ; OUT1[3]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.341 ns   ; MADD[0] ; OUT1[7]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.335 ns   ; MADD[0] ; OUT1[1]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.334 ns   ; A[5]    ; OUT1[5]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.314 ns   ; B[4]    ; OUT1[4]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.264 ns   ; C[1]    ; OUT1[1]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.259 ns   ; C[7]    ; OUT1[7]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.225 ns   ; B[5]    ; OUT1[5]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.053 ns   ; C[4]    ; OUT1[4]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.024 ns   ; C[6]    ; OUT1[6]$latch ; MADD[0]  ;
; N/A   ; None         ; 0.961 ns   ; C[3]    ; OUT1[3]$latch ; MADD[0]  ;
; N/A   ; None         ; 0.829 ns   ; B[3]    ; OUT1[3]$latch ; MADD[0]  ;
; N/A   ; None         ; 0.758 ns   ; C[5]    ; OUT1[5]$latch ; MADD[1]  ;
; N/A   ; None         ; 0.289 ns   ; MADD[1] ; OUT1[6]$latch ; MADD[1]  ;
; N/A   ; None         ; 0.064 ns   ; C[5]    ; OUT1[5]$latch ; MADD[0]  ;
; N/A   ; None         ; -0.405 ns  ; MADD[1] ; OUT1[6]$latch ; MADD[0]  ;
; N/A   ; None         ; -1.064 ns  ; MADD[1] ; OUT1[5]$latch ; MADD[1]  ;
; N/A   ; None         ; -1.205 ns  ; MADD[1] ; OUT1[7]$latch ; MADD[1]  ;
; N/A   ; None         ; -1.268 ns  ; MADD[1] ; OUT1[4]$latch ; MADD[1]  ;
; N/A   ; None         ; -1.426 ns  ; MADD[1] ; OUT1[2]$latch ; MADD[1]  ;
; N/A   ; None         ; -1.528 ns  ; MADD[1] ; OUT1[3]$latch ; MADD[1]  ;
; N/A   ; None         ; -1.758 ns  ; MADD[1] ; OUT1[5]$latch ; MADD[0]  ;
; N/A   ; None         ; -1.813 ns  ; C[0]    ; OUT1[0]$latch ; MADD[1]  ;
; N/A   ; None         ; -1.899 ns  ; MADD[1] ; OUT1[7]$latch ; MADD[0]  ;
; N/A   ; None         ; -1.962 ns  ; MADD[1] ; OUT1[4]$latch ; MADD[0]  ;
; N/A   ; None         ; -2.000 ns  ; MADD[1] ; OUT1[1]$latch ; MADD[1]  ;
; N/A   ; None         ; -2.095 ns  ; MADD[1] ; OUT1[0]$latch ; MADD[1]  ;
; N/A   ; None         ; -2.120 ns  ; MADD[1] ; OUT1[2]$latch ; MADD[0]  ;
; N/A   ; None         ; -2.222 ns  ; MADD[1] ; OUT1[3]$latch ; MADD[0]  ;
; N/A   ; None         ; -2.507 ns  ; C[0]    ; OUT1[0]$latch ; MADD[0]  ;
; N/A   ; None         ; -2.694 ns  ; MADD[1] ; OUT1[1]$latch ; MADD[0]  ;
; N/A   ; None         ; -2.789 ns  ; MADD[1] ; OUT1[0]$latch ; MADD[0]  ;
+-------+--------------+------------+---------+---------------+----------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+---------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To      ; From Clock ;
+-------+--------------+------------+---------------+---------+------------+
; N/A   ; None         ; 13.189 ns  ; OUT1[3]$latch ; OUT1[3] ; MADD[0]    ;
; N/A   ; None         ; 13.178 ns  ; OUT1[5]$latch ; OUT1[5] ; MADD[0]    ;
; N/A   ; None         ; 13.024 ns  ; OUT1[4]$latch ; OUT1[4] ; MADD[0]    ;
; N/A   ; None         ; 12.757 ns  ; OUT1[2]$latch ; OUT1[2] ; MADD[0]    ;
; N/A   ; None         ; 12.521 ns  ; OUT1[6]$latch ; OUT1[6] ; MADD[0]    ;
; N/A   ; None         ; 12.508 ns  ; OUT1[1]$latch ; OUT1[1] ; MADD[0]    ;
; N/A   ; None         ; 12.503 ns  ; OUT1[0]$latch ; OUT1[0] ; MADD[0]    ;
; N/A   ; None         ; 12.495 ns  ; OUT1[3]$latch ; OUT1[3] ; MADD[1]    ;
; N/A   ; None         ; 12.484 ns  ; OUT1[5]$latch ; OUT1[5] ; MADD[1]    ;
; N/A   ; None         ; 12.330 ns  ; OUT1[4]$latch ; OUT1[4] ; MADD[1]    ;
; N/A   ; None         ; 12.166 ns  ; OUT1[7]$latch ; OUT1[7] ; MADD[0]    ;
; N/A   ; None         ; 12.063 ns  ; OUT1[2]$latch ; OUT1[2] ; MADD[1]    ;
; N/A   ; None         ; 11.827 ns  ; OUT1[6]$latch ; OUT1[6] ; MADD[1]    ;
; N/A   ; None         ; 11.814 ns  ; OUT1[1]$latch ; OUT1[1] ; MADD[1]    ;
; N/A   ; None         ; 11.809 ns  ; OUT1[0]$latch ; OUT1[0] ; MADD[1]    ;
; N/A   ; None         ; 11.472 ns  ; OUT1[7]$latch ; OUT1[7] ; MADD[1]    ;
+-------+--------------+------------+---------------+---------+------------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+---------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To            ; To Clock ;
+---------------+-------------+-----------+---------+---------------+----------+
; N/A           ; None        ; 4.102 ns  ; MADD[1] ; OUT1[2]$latch ; MADD[0]  ;
; N/A           ; None        ; 3.966 ns  ; MADD[1] ; OUT1[0]$latch ; MADD[0]  ;
; N/A           ; None        ; 3.966 ns  ; MADD[1] ; OUT1[1]$latch ; MADD[0]  ;
; N/A           ; None        ; 3.491 ns  ; MADD[1] ; OUT1[5]$latch ; MADD[0]  ;
; N/A           ; None        ; 3.485 ns  ; MADD[1] ; OUT1[3]$latch ; MADD[0]  ;
; N/A           ; None        ; 3.478 ns  ; MADD[1] ; OUT1[7]$latch ; MADD[0]  ;
; N/A           ; None        ; 3.462 ns  ; MADD[1] ; OUT1[4]$latch ; MADD[0]  ;
; N/A           ; None        ; 3.408 ns  ; MADD[1] ; OUT1[2]$latch ; MADD[1]  ;
; N/A           ; None        ; 3.391 ns  ; C[0]    ; OUT1[0]$latch ; MADD[0]  ;
; N/A           ; None        ; 3.311 ns  ; MADD[1] ; OUT1[6]$latch ; MADD[0]  ;
; N/A           ; None        ; 3.272 ns  ; MADD[1] ; OUT1[0]$latch ; MADD[1]  ;
; N/A           ; None        ; 3.272 ns  ; MADD[1] ; OUT1[1]$latch ; MADD[1]  ;
; N/A           ; None        ; 2.797 ns  ; MADD[1] ; OUT1[5]$latch ; MADD[1]  ;
; N/A           ; None        ; 2.791 ns  ; MADD[1] ; OUT1[3]$latch ; MADD[1]  ;
; N/A           ; None        ; 2.784 ns  ; MADD[1] ; OUT1[7]$latch ; MADD[1]  ;
; N/A           ; None        ; 2.768 ns  ; MADD[1] ; OUT1[4]$latch ; MADD[1]  ;
; N/A           ; None        ; 2.697 ns  ; C[0]    ; OUT1[0]$latch ; MADD[1]  ;
; N/A           ; None        ; 2.617 ns  ; MADD[1] ; OUT1[6]$latch ; MADD[1]  ;
; N/A           ; None        ; 0.902 ns  ; C[5]    ; OUT1[5]$latch ; MADD[0]  ;
; N/A           ; None        ; 0.208 ns  ; C[5]    ; OUT1[5]$latch ; MADD[1]  ;
; N/A           ; None        ; 0.137 ns  ; B[3]    ; OUT1[3]$latch ; MADD[0]  ;
; N/A           ; None        ; 0.005 ns  ; C[3]    ; OUT1[3]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.072 ns ; C[6]    ; OUT1[6]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.084 ns ; C[4]    ; OUT1[4]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.259 ns ; B[5]    ; OUT1[5]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.345 ns ; B[4]    ; OUT1[4]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.368 ns ; A[5]    ; OUT1[5]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.409 ns ; C[1]    ; OUT1[1]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.417 ns ; C[7]    ; OUT1[7]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.463 ns ; A[3]    ; OUT1[3]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.480 ns ; MADD[0] ; OUT1[1]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.499 ns ; MADD[0] ; OUT1[7]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.557 ns ; B[3]    ; OUT1[3]$latch ; MADD[1]  ;
; N/A           ; None        ; -0.689 ns ; C[3]    ; OUT1[3]$latch ; MADD[1]  ;
; N/A           ; None        ; -0.700 ns ; B[0]    ; OUT1[0]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.766 ns ; C[6]    ; OUT1[6]$latch ; MADD[1]  ;
; N/A           ; None        ; -0.769 ns ; A[0]    ; OUT1[0]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.778 ns ; C[4]    ; OUT1[4]$latch ; MADD[1]  ;
; N/A           ; None        ; -0.789 ns ; MADD[0] ; OUT1[3]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.953 ns ; B[5]    ; OUT1[5]$latch ; MADD[1]  ;
; N/A           ; None        ; -0.970 ns ; MADD[0] ; OUT1[0]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.039 ns ; B[4]    ; OUT1[4]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.062 ns ; A[5]    ; OUT1[5]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.069 ns ; MADD[0] ; OUT1[4]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.103 ns ; C[1]    ; OUT1[1]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.111 ns ; C[7]    ; OUT1[7]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.140 ns ; C[2]    ; OUT1[2]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.157 ns ; A[3]    ; OUT1[3]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.162 ns ; A[4]    ; OUT1[4]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.174 ns ; MADD[0] ; OUT1[1]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.186 ns ; A[2]    ; OUT1[2]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.193 ns ; MADD[0] ; OUT1[7]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.248 ns ; A[1]    ; OUT1[1]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.264 ns ; MADD[0] ; OUT1[5]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.273 ns ; B[1]    ; OUT1[1]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.325 ns ; B[2]    ; OUT1[2]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.394 ns ; B[0]    ; OUT1[0]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.444 ns ; MADD[0] ; OUT1[2]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.463 ns ; A[0]    ; OUT1[0]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.483 ns ; MADD[0] ; OUT1[3]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.530 ns ; B[6]    ; OUT1[6]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.664 ns ; MADD[0] ; OUT1[0]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.741 ns ; A[7]    ; OUT1[7]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.763 ns ; MADD[0] ; OUT1[4]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.834 ns ; C[2]    ; OUT1[2]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.856 ns ; A[4]    ; OUT1[4]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.880 ns ; A[2]    ; OUT1[2]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.925 ns ; B[7]    ; OUT1[7]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.942 ns ; A[1]    ; OUT1[1]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.958 ns ; MADD[0] ; OUT1[5]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.967 ns ; B[1]    ; OUT1[1]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.009 ns ; A[6]    ; OUT1[6]$latch ; MADD[0]  ;
; N/A           ; None        ; -2.019 ns ; B[2]    ; OUT1[2]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.138 ns ; MADD[0] ; OUT1[2]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.224 ns ; B[6]    ; OUT1[6]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.435 ns ; A[7]    ; OUT1[7]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.523 ns ; MADD[0] ; OUT1[6]$latch ; MADD[0]  ;
; N/A           ; None        ; -2.619 ns ; B[7]    ; OUT1[7]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.703 ns ; A[6]    ; OUT1[6]$latch ; MADD[1]  ;
; N/A           ; None        ; -3.217 ns ; MADD[0] ; OUT1[6]$latch ; MADD[1]  ;
+---------------+-------------+-----------+---------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 08 10:39:44 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_xuanzeqi -c zjw_xuanzeqi --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "OUT1[0]$latch" is a latch
    Warning: Node "OUT1[1]$latch" is a latch
    Warning: Node "OUT1[2]$latch" is a latch
    Warning: Node "OUT1[3]$latch" is a latch
    Warning: Node "OUT1[4]$latch" is a latch
    Warning: Node "OUT1[5]$latch" is a latch
    Warning: Node "OUT1[6]$latch" is a latch
    Warning: Node "OUT1[7]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MADD[0]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "MADD[1]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "OUT1[7]~17" as buffer
Info: tsu for register "OUT1[6]$latch" (data pin = "MADD[0]", clock pin = "MADD[1]") is 4.169 ns
    Info: + Longest pin to register delay is 10.735 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 9; CLK Node = 'MADD[0]'
        Info: 2: + IC(6.139 ns) + CELL(0.292 ns) = 7.900 ns; Loc. = LC_X8_Y13_N9; Fanout = 1; COMB Node = 'OUT1[6]~30'
        Info: 3: + IC(1.530 ns) + CELL(0.292 ns) = 9.722 ns; Loc. = LC_X4_Y10_N6; Fanout = 1; COMB Node = 'OUT1[6]~31'
        Info: 4: + IC(0.423 ns) + CELL(0.590 ns) = 10.735 ns; Loc. = LC_X4_Y10_N5; Fanout = 1; REG Node = 'OUT1[6]$latch'
        Info: Total cell delay = 2.643 ns ( 24.62 % )
        Info: Total interconnect delay = 8.092 ns ( 75.38 % )
    Info: + Micro setup delay of destination is 0.952 ns
    Info: - Shortest clock path from clock "MADD[1]" to destination register is 7.518 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 17; CLK Node = 'MADD[1]'
        Info: 2: + IC(0.959 ns) + CELL(0.442 ns) = 2.870 ns; Loc. = LC_X8_Y8_N3; Fanout = 8; COMB Node = 'OUT1[7]~17'
        Info: 3: + IC(4.534 ns) + CELL(0.114 ns) = 7.518 ns; Loc. = LC_X4_Y10_N5; Fanout = 1; REG Node = 'OUT1[6]$latch'
        Info: Total cell delay = 2.025 ns ( 26.94 % )
        Info: Total interconnect delay = 5.493 ns ( 73.06 % )
Info: tco from clock "MADD[0]" to destination pin "OUT1[3]" through register "OUT1[3]$latch" is 13.189 ns
    Info: + Longest clock path from clock "MADD[0]" to source register is 8.242 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 9; CLK Node = 'MADD[0]'
        Info: 2: + IC(1.981 ns) + CELL(0.114 ns) = 3.564 ns; Loc. = LC_X8_Y8_N3; Fanout = 8; COMB Node = 'OUT1[7]~17'
        Info: 3: + IC(4.564 ns) + CELL(0.114 ns) = 8.242 ns; Loc. = LC_X8_Y13_N0; Fanout = 1; REG Node = 'OUT1[3]$latch'
        Info: Total cell delay = 1.697 ns ( 20.59 % )
        Info: Total interconnect delay = 6.545 ns ( 79.41 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.947 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y13_N0; Fanout = 1; REG Node = 'OUT1[3]$latch'
        Info: 2: + IC(2.823 ns) + CELL(2.124 ns) = 4.947 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'OUT1[3]'
        Info: Total cell delay = 2.124 ns ( 42.94 % )
        Info: Total interconnect delay = 2.823 ns ( 57.06 % )
Info: th for register "OUT1[2]$latch" (data pin = "MADD[1]", clock pin = "MADD[0]") is 4.102 ns
    Info: + Longest clock path from clock "MADD[0]" to destination register is 8.225 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 9; CLK Node = 'MADD[0]'
        Info: 2: + IC(1.981 ns) + CELL(0.114 ns) = 3.564 ns; Loc. = LC_X8_Y8_N3; Fanout = 8; COMB Node = 'OUT1[7]~17'
        Info: 3: + IC(4.547 ns) + CELL(0.114 ns) = 8.225 ns; Loc. = LC_X8_Y8_N0; Fanout = 1; REG Node = 'OUT1[2]$latch'
        Info: Total cell delay = 1.697 ns ( 20.63 % )
        Info: Total interconnect delay = 6.528 ns ( 79.37 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 4.123 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 17; CLK Node = 'MADD[1]'
        Info: 2: + IC(1.442 ns) + CELL(0.442 ns) = 3.353 ns; Loc. = LC_X8_Y8_N4; Fanout = 1; COMB Node = 'OUT1[2]~23'
        Info: 3: + IC(0.478 ns) + CELL(0.292 ns) = 4.123 ns; Loc. = LC_X8_Y8_N0; Fanout = 1; REG Node = 'OUT1[2]$latch'
        Info: Total cell delay = 2.203 ns ( 53.43 % )
        Info: Total interconnect delay = 1.920 ns ( 46.57 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Sun Dec 08 10:39:45 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


