.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000111000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000010111000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000001010000110000
000000000000000100
000000000000000001
000001010000000010
000000000000000000

.io_tile 8 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000001010000000010
000100001000000000
000010000000000000
000001110000000001
000000000000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000001100100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000100
000000000000001000
001000000000000000
000000000000000000
000010000000000010
000101010000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000100010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000000000000000100
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000011010
001100000000000000
000000000000000000
000000000000011001
000000000001110001
000000000001110000
001100000000000100
000000000000000000
000000000000000000
000001110000000000
000010000000110110
000001010000111100
000000000000000100
000000000000011001
000000011000000010
000001111000000000

.io_tile 19 0
100000000000000010
000100000000000000
100000000000000000
000000000000000001
000000000001101101
000000000011011100
001100000000000100
000000000000000000
000000011000000000
000100000000000000
100010000000001100
000001010000001100
000001111000000100
000000001000000001
000000000000000000
000011010000000000

.io_tile 20 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000000000000000
001000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000010001
000000000000000010
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000011010000110000
000000000000000100
000000000000001001
000000000000000010
000000000000000000

.io_tile 23 0
100000000000000010
100100000000000000
000001011000000000
000000000000000001
000001111011110001
000000001001110000
001110000000000100
000001110000000000
000000000000000000
100100000000000000
000000000010001110
000000000011111000
000010000000000100
000001010000000001
000000111000000001
000000000000000000

.io_tile 24 0
000000000000000010
000100000000000000
000010000000000000
000011010000010001
000000000000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000011010000000000
000000000000100010
000000000000010000
000000000000000100
000000000000010001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010100000111100000001001101010110000110000001000
000000010000001111000000000101100000110000110001000000
111000000000001111000010010001101110110000110000001000
100000000000001011100111011011010000110000110010000000
000000000000000111100000001111011100110000110000001000
000000000000000111000000000111000000110000110010000000
000000000000000011100000010001001100110000110000001001
000000000000000111100011011111000000110000110000000000
000000000000001000000011101101111010110000110000001000
000000000000001111000000001001010000110000110010000000
000000000000000111100111111111011110110000110000001000
000000000000000001000011011011010000110000110010000000
000000000000000001000011111001111110110000110000001000
000000000000000001000011111011010000110000110000000010
000000000000010111100111110011101010110000110000001000
000000000000100000000011010001000000110000110010000000

.logic_tile 1 1
000000000000000111100000001001101100101000010000000000
000000000000000000100000001101111111001000000010000000
000001000000000111000011101111101110100001010000000000
000010000001010000100111101001011000010000000000000100
000001000000000111000111100011011001100000000000000000
000000000000010000100100001111011010111000000010000000
000000000000100111100111111001101111010000100000000010
000000000000010000100011011111111001010000010000000000
000000000000001011100111000001111000010100000001000000
000000000000000011100000000011011111100100000000000000
000000001010000111100000010101001010111101010000000101
000000000000000000100011010000100000111101010000000000
000000000000000011100111000001111100101000000001000000
000000000000000000000100001111101110100000010000000000
000000000000000011100000001111011101110000010000000000
000000000000000000000011101101111001010000000010000000

.logic_tile 2 1
000000000000000101000010000101000000000000001000000000
000000000000000000100100000000000000000000000000001000
000000000000000000000000010101000000000000001000000000
000000000000001101000011100000001000000000000000000000
000000000000000001000000011111101001001101100000000000
000000000000001101000011110111101000011000110000000000
000000000000000011100111000101101110000000100000000000
000000000000000000100000001001011011010000110000000001
000000000000001000000000011101001000100001010001000000
000000000000000011000011101001111101100000000000000000
000000000000001000010000010111111100010001110000000000
000000000000000101000011100001001010101110000000000000
000000000100000111000011101101001000100001010000000100
000000000000000000100000001101111110100000000000000000
000000000000000011100000010011101100000001000000000010
000000000000000000100010101101101001010010100000000000

.logic_tile 3 1
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000011100000000001001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000111100101000000000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000000000000000000001001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000010000000111000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000101000000000000001000111100001000000000
000000000000001101100000000000000000111100000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000101001010000000000
000000000000000000000000001111000000000000000001000100
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000100000010000000000
000000000000000000000010001101001111010000100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000111000011100000000000000000000000000000
000000000001010000100100000000000000000000000000000000
000001001100100000000000000101011110001000110000000001
000000100001000000000000001001001010000001000000000000
000000000000000111000011101001001010010000100000000000
000000000000000111100100000111001011110001000000000000
000000000000000000000000000111101010010010000000000000
000000000000000000000000000101011000001011010000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000111101010100100000000000000
000000000000000000000000000101011000010000010000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000011100000001000000100000110000000
000000000000000000000000000000010000000000000000000000
111000000000000000000000001000000000000000000100000000
100000000000000000000000000011000000000010000000000000
110000000000001101000000001011001010110010110000000010
010000000000000001100000001111101010100010010001000000
000000000000000000000000000111011101110010110000000010
000100000000000000000000001011011111010001100001000001
000000000000000011100011110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000001100000000011000000000000000100000000
000000000000000000000000000000000000000001000010000000
110000000000000001000110000111100000000000000100000000
100000000000000000000010110000000000000001000000000000

.logic_tile 12 1
000000000000000000000011101001011100101000000100000000
000000000001000000000100000111100000111110100000000001
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100000000000101100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 13 1
000001000100000000000111100101100000000000001000000000
000000000000001111000000000000100000000000000000001000
000000001100100000000000010000001010001100111000000000
000000000001000000000011000000011001110011000000000001
000000000000001000000010000000001000001100111000000000
000000000001010101000000000000001000110011000010000000
000000000000000000000000000001101000001100111000000000
000100001100000000000010000000100000110011000000000100
000000101010000000000111000000001001001100111000000000
000001000001000000000100000000001110110011000000000001
000000000000000011100000000000001000001100111000000000
000000000000000000100000000000001010110011000000000000
000001000000000000000000000011001000001100111000000010
000010000000010000000000000000100000110011000000000000
000000000000000001000000000000001001001100111000000100
000000000000000000100000000000001100110011000000000000

.logic_tile 14 1
000000001010000000000000000000000000000000001000000000
000000000000001101000000000000001000000000000000001000
111000000000000000000000000111100001000000001000000000
100000000000000000000000000000001111000000000000000000
110010000000000000000000010111101000111100001000000000
010000000000001101000010000000100000111100000000000000
000000000001011000000011100011100001000000001000000000
000100000000100001010000000000101111000000000000000000
000000100000000000000000001011101001101111110100000000
000001001110000000000010010011101011111111010000000000
000000000000001000000011011101111110111111110100000000
000000000000000001000110001011101010110111100000000000
000001000000000000000000001101011101001111110100000000
000010000000000000000000001011111011001111000000000000
110000000000000001100000001111111100000010000000000000
100000000000000000000010010101011010000000000010000110

.logic_tile 15 1
000000000000000111100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000101101100010100000000000000
100000000000001111000000000001010000101001010010000000
010000001000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001110000111100000000000000001000000100110000001
000000000000000000000000000000001100000000000001000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000000000101100000001001000000000000
010000000000000000000000000000001000001001000001000000

.logic_tile 16 1
000001000000000000000110100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111000000000000111000000000000000000000000000100000000
100000000000000000100000001001000000000010000000000000
010000000000100000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000100010000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000001101001101000000000000
010000000000000000000000001011001000001110000010000000

.logic_tile 17 1
000000001000000001100111100111011101110110100100000000
000000000000000000000110000000111000110110100011000101
111000000001000000000000001001101010000111010000000000
100000000010000111000000000111001001101011110000000000
010000000000001001000111101111101001000111010000000000
010010100001001001000000000001011100010111110000000000
000000000000000000000000001001101011001111110000000000
000001000000000000000000001111011110001001110000000000
000000000100000000000110001001011110111110100110000000
000000000000000000000000000001010000010110100010000001
000000000000001001100110000101011001011110100000000000
000000000000000001000000000101101110101110010000000000
000000000000000000000000011011101000111110100100000010
000000000000000000000010000001010000010110100000000111
000000000000000000000000010011111000111110100100000010
000000000000000001000010001011000000101001010010000101

.logic_tile 18 1
000000000000000000000111110111000000000000000100000000
000000000000000000000110000000000000000001000000000000
111001000000000000000000000000001100011101000000000000
100010100000000000000000001001001101101110000000000000
010000100000000000000111000000000001000000100100000000
110001000000000000000010010000001011000000000000000000
000010000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001011100111000000000000000000000000000000
000010001110000001000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000010000000100000000001000010000000
000000000000001000000000000000001010000100000110000000
000000100000000011000000000000010000000000000000000000
110000000000000000000000000001000000001001000000000000
100000000000000000000000001001101100101111010000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000111100000000001100000000000001000000000
000010100000001111100000000000101110000000000000001000
111000000000000000000010100111001000001100111000000000
100000000000000000000100000000101101110011000000000000
110001000000001000000000000000001000111100001000000000
010010000000001111000011100000001111111100000000000000
000000000000010000000000000111000001000000001000000000
000000000000100000000011110000101101000000000000000000
000000000000000111000110110101001001000110110010000000
000010000000000000000011011111101101110110000000000000
000001000001000000000110101011100000010000100000000000
000000101110001001000010011101001111111001110000000001
000000000000100101100011110011001110010101010000000000
000000000000011001000011100001000000010110100010000000
000000000000000000000010000111100000100000010100000110
000000000000000000000000000101101000110110110001000101

.logic_tile 21 1
000000001010000000000110000101111110010000000000000000
000000000000000000000000000000111100010000000000000000
111000000000011000000110001000011010000001010000100000
100001000010101011000010111111010000000010100010000001
010000000110000101000111010000000000000000000000000000
110000000001000000100110100000000000000000000000000000
000000000001001001100110001011101100110001110100000000
000000000000100001000010111011001001110000010000000000
000001001000001000000000001001101011000000010000000000
000010000000001011000000000001111101010110000000000000
000001000000000101000010010001101010010100100000000000
000000100000001101000111010000001110010100100000000000
000000000001001000000110000000011101000010000000000000
000010100000101011000000001111001111000001000000000000
110000000000000011100010111101111001111111010100000000
110000000000000101000110000111011010111110100000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000010000000000000000000000000000000
000000000000011001000110010000000000000000000000000000
000010100000001000000000010001101010101000010010000000
000000000000001111000011100011001001000100000000000000
000000000000000001000000010001001101100000000000000000
000000000000000000100011100001101001110100000001000000
000000000100001000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000000000111100111111011101000000001000000000000
000000001110001001000011010011111111010110000001000000
000000000000000000000010000011101110000000010000000000
000000000000001111000000001011001001001001010000000100
000000000000000001000011100011011010101001000000000001
000000000000000000000100001001001100100000000000000000
000000000000000000000000000011001100110000010000000100
000000000000000000000000001101011100010000000000000000

.logic_tile 24 1
000000000000100000000011101111101100000000010000000000
000000000000010001000100001011011100001001010000100000
000000000000000111100000001101001101001000000000000000
000000000000000000100000000111001100000110100001000000
000001000000000001000010000001001110101000000000000000
000000000000000001000000000000110000101000000000000011
000000000000000111100000011000001100111101010000000000
000000000000000000000010001101010000111110100000000001
000001000000001000000111110001111110111000000010000000
000010000000001011000010000011001000100000000000000000
000000000000000001000010001101001101001000000000000010
000000000000000000000010010111101101000110100000000000
000001000000000000000000010111011110101000000000000000
000000000000000000000011110000110000101000000000000100
000000000000001000000000010101101101100000010010000000
000000000000001111000011010101001110100000100000000000

.ipcon_tile 25 1
000010010000000111000111100001001010110000110000001000
000000010111010111000111110001100000110000110001000000
111000000000000111000111100011001110110000110000001000
100000000000000111100000000011000000110000110001000000
000010100000000111100011101101111100110000110000001000
000000000001000111000000000111100000110000110001000000
000001000000001000000000011001011100110000110000001000
000010100000001111000011011111110000110000110001000000
000000000000001111000011100001111000110000110010001000
000000000000001111000011110101100000110000110000000000
000000000001000011100111110011001110110000110000001100
000000000000100000000011001011110000110000110000000000
000000000000000111000011101101111100110000110000001000
000010100000000000000000001111010000110000110001000000
000000000000100011100111110101011000110000110000001000
000000000001000000000011000001100000110000110001000000

.ipcon_tile 0 2
000000000000000000000000000111101110110000110010001000
000001000010000000000000001111010000110000110000000000
111000000000000111100111000111111110110000110000001000
100000000000000000100100000011100000110000110000000010
000000100001001111100011110111111100110000110000001000
000000000000001101100110111101100000110000110000000100
000000000000000111000011101111011010110000110000001000
000000000000000000100111101101010000110000110010000000
000000000000000111100000010001101010110000110010001000
000000000000001001100011101011010000110000110000000000
000000000000001111100111100011011100110000110000001000
000000000000000111000111110101010000110000110000000010
000000100000001001000111001001101110110000110000001000
000000000000001111000110000011100000110000110000000010
000000000000001111000111111101101010110000110000001000
000000000000000111100111101011000000110000110010000000

.logic_tile 1 2
000000000000000000000111110001011010100001010000000001
000000001000000000000011011011111001100000000000000000
000000001010000000000000000011011000010000100000000000
000000100000000000000011100101011001100000100010000000
000000000001001000000111100101101001111000000000000010
000000001000000011000100001101111111010000000000000000
000000001100000000000000000000000000001111000000000000
000000100001010000000011100000001110001111000000000000
000000000000001000000000010000000001001111000000000000
000000000000000011000011010000001100001111000000000000
000010000000001000000111001111011110100000000000000000
000001000000000011000100001101001001110000010010000000
000000000000001011100011101001011100001001000000000000
000000000000000101000100001001111111000001010010000000
000000000110000111000011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 2 2
000010000000000000000010010111000000000110000100000010
000001000000000000000110011011101111101111010000100000
111000000000000001000000000101111100010111000100000000
100000000000000000100000000000011100010111000000000000
000000000000000000000000000011111110101001000000000000
000000000000000000000010100011011001110110110000000000
000000000000000101000000000111000000010110100000000000
000000000001010000000000000000000000010110100000000000
000000100000101011100000011001101010010111110100000000
000000000000000001000010001011010000000010100000000000
000000000000001101000000000000000000000000000000000000
000010100000000001100010000000000000000000000000000000
000000000000000001100011100111101001000010000000000010
000000000000000000000010000111011111000000000000000100
000000000100001000000111010000011100000011110000000000
000000000000000001000010000000000000000011110000000000

.logic_tile 3 2
000000000000000101000110011001011111101100010000000000
000000000000000000100011010001001010101100100000000000
111000000000000001000011111101011011101000110000000000
100000000000001101100011010101001110011000110000000000
010000000000000101000111101001111001101001010000000000
010000000000000000100100000101101000000000010000000000
000000000110001111100000010101111101010100000000000000
000000000000000001100010000011001111000110000000000000
000000000000000001100000010011100000010110100100000101
000000000000000101000010001101001101111001110010000110
000000000000000101100000001101011011011111100000000000
000000000001011101000000001001001011101111110000000000
000000000000000000000000000111111111100110000000000000
000000000000000000000000000011011010110110100000000000
000000000000000001000000000001111110011101010110000100
000000000000000011000010100011101001110101010010000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110101000000110100000000000000000000000000000
000010100000011011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100011100000001001011011000000100000000000
000000000000010000000000000011011010010000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000110000000000000000011000000000000000110000000
100000000001010000000000000000100000000001000010100000
010000001000000000000011100000000000000000000000000000
110000000000100001000000000000000000000000000000000000
000000000000000000000111100011011010010111100000000000
000000000001010000000100000101111001001011100000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000001000000000000000000000011010011110100100100000
000000000000000000000000001011011001101101010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000

.logic_tile 9 2
000011000000000000000000001111101010000110100000000000
000000000000000000000000001011101110001111110000000000
111000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
110000000110100000000000000111100000010110100110000001
010000000000001111000000000011101110111001110001000000
000000001110100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000001000000000000000000001000000100110000000
000010100000100001000010010000001101000000000001000100
000001001000100000010000001011011110010110100110000100
000000100001010000000010011111001010011110100000000001
000000000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000100100000000
000000000000001111000000000000001101000000000000000000
111000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000010000000000000010000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000000100001000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000101011000010001100000000000
000010000000000000000000000011111000110001110000000000
110000001110000000000000000000000001000000100100000000
100000000010000000000000000000001010000000000000000000

.logic_tile 11 2
000000000100000000000000011001111111100110110000000010
000000100001000000000011111101111101010000110001000000
111000101110000000000110000101111011000101010000000000
100000000000000000000011100011011101101101010000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001110000111100111100000001100000100000100000000
000000000000000000000100000000010000000000000000000000
000010100000000101100000011011111110101110100000000010
000001000000000000000011011101001011011100000001000000
000000000000000001100110110001000000000000000101000000
000000000000100000000010100000100000000001000000000000
000000000000100000000010001000000000000000000100000000
000000001010000000000000001111000000000010000000000000
110000000000001000000111110000011000000100000100000000
100000000000000101000010000000010000000000000010000000

.logic_tile 12 2
000000000000000111000000000011100000000000000100000000
000010000000010000000011110000100000000001000000000000
111100000000000000000000000111000000000000000100000000
100000000000000000000011110000000000000001000000000000
010100001000000111100000011000000000000000000100000000
010000000000000000000010001001000000000010000000000000
000000000000000001100000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000011000000110010011001110011100100000000000
000010100000010001000011100011101101101100100000000000
000001001100000000000111000000000000000000100100000000
000000100000000000000100000000001000000000000000000000
000000001010000111100000001111001010011001110000000000
000000100000001111000000000101011101001001010000000000
110000000000000000000000000101000000000000000100000000
100000000000001111000000000000000000000001000000000000

.logic_tile 13 2
000000000010100000000000000000001001001100111000000000
000010100000000000000000000000001111110011000000010000
000000000000100000000000000001101000001100111000000000
000000000001000000000010010000100000110011000000000100
000000000100000000000000000000001000001100111000000000
000000000000000000000010010000001101110011000000000000
000001000000000000000000000000001000001100111000000000
000010100000000000010000000000001011110011000000000001
000000000000100000000000000000001001001100111000000010
000000100000010000000010100000001101110011000000000000
000000001110000000000011100000001001001100111000000000
000000000000000000000010000000001110110011000000000001
000000000010000001000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000000100000000010100111001000001100111000000011
000000000001001001000000000000000000110011000000000000

.logic_tile 14 2
000000000000001111100000010001101011010111100100000000
000000000000000101100010100000101100010111100000000000
111000000000001011100011110011101011101010000000000000
100010000000000101100110101111111110001010100000000000
110001000000001000000011100001101101100010000000000000
110000000000000001000110011011011011001000100000000000
000000000000001000000111101001001100101010000000000000
000000000000000111000100000111001111001010100000000000
000000000010001000000110010111001011110011000000000000
000000000000000111010110011001011110100001000000000000
000000000000000000000000011001101111100010000000000000
000000000000001011000010010101101111000100010000000000
000000000110000001100010000000000000000000000000000000
000000000111011111100010010000000000000000000000000000
110000001100001001100000000001101000101110000000000000
100000000000001001100010000111011000101101010000000000

.logic_tile 15 2
000000001000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
111010000001010000000000000111111000010100000000000000
100001000000100000000010110000010000010100000000000000
000001000000000000000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000011011101110000010100100000000
000000000000000000000010000011001101100000010010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001010000001100000001101111100000001110101000000
000000000001000000000000000011101011000000010010000000
000000000000000101100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 16 2
000001000000000101000010100001011101110000110100000000
000010000000000000000100000101101000110000010000100000
111000000000001000000000001111111101000000000000000000
100000000000001011000000000101001011000100000000000000
000000000000000001100000000101111010010100000000000000
000000000000001101000010001111100000000000000000000001
000000000000001001000000010011101110000000100000000000
000000000000000001000010100000111100000000100000000000
000000000000000001100110000111101010000010100000000000
000000000001010111000000000000000000000010100000000000
000000000000001001100000010000011100110100000000000000
000001000000001011000010100001011011111000000000000000
000000001000100000000010100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
010000100000001101100000000011000000111001110000000000
110000000100000101000000000000001101111001110001000000

.logic_tile 17 2
000000000000010000000000001111001100000010000000000000
000000001011000000000000001001011101001011000000000000
111000000000001000000000010011001011101011010000000000
100001000000000001000010001111111101010110100000000001
000000000001111000000110101101100000000000000000000000
000000000000110001000000001011101110100000010000000000
000000000000000000000000010011101111001000000100000000
000000000000000000000010000111011100001101000000000000
000000000000000000000110011011101110000000100110000100
000010100000001101000010000001001100010100100010000100
000000000000011101000010110000000001111001110000000000
000000000000100111100110111011001111110110110000000000
000000100000100001100110000101011100000010100100000000
000000000000010101100011110000000000000010100000000000
000100000001000000000000000000000000000000000000000000
000100000000000000000011110000000000000000000000000000

.logic_tile 18 2
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101100000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000000001000000000110100000011000000100000100000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000010000000111000000000000000000000000000000
000000001101110000000100000000000000000000000000000000
110000000000000000000000000000001010111100110100000000
010000000000000000000000000000011001111100110000000000

.ramt_tile 19 2
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000001000110000101000110010001101001010010100000000000
000010100000000000000110001101111111000010000000000000
111000000000000001100110011001001100000110000000000001
100001000000000101000010000111101010000010000000000000
110000000000001001100110001101111001100000000000000000
110000000000001001100000001001001000000000000000000000
000000000000001000000011100101000001001100110000000000
000000000000001001000111111001001111110011000000000000
000001000010001000000000000001011011101001010000000000
000000000011000001000010001101011011010101100000000000
000000000000000001000000000000011110001110100000000000
000000000000000001000000001001011000001101010000000000
000000000000000000000010101001111110011110110000000000
000000000001000000000000001111111010010010000000000000
110000000000001000000010111011011001100001010100000000
010000000000000101000011000011111001010001110000000000

.logic_tile 21 2
000000001010000101000011100001000000000000001000000000
000010001011010000000100000000001011000000000000001000
111000000000001111000010101101101001011110111000000000
100000000000000111000100001001101011010010000000000000
110001000000000001100010101001101001011110110000000000
110000000000001111000000000111101010100001000000000000
000000001110000111100010100000011100000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000010101011000000000010000000000
000000000000000000000010001011001010000000000000000000
000000000000000000000000010111011111110100010000100100
000000000000000000000011010000011001110100010000000000
000000001010000011100010001001011000000000000000000000
000000000101000000000100001101110000000010100000000000
110000000001010101100110000001100000000000000100000000
100000000000100000000000000000000000000001000000000000

.logic_tile 22 2
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000001010011100110011101111000101001010000000000
100000000000101111100011101011110000101000000000000000
010000000010000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010001111011111100000000000000000
000000000000000001000000001111011100100001000000000000
000010100000000000000000000111100001000000000000000000
000100000000000000000000000111101111000110000000000000
000010000000000001100010111011101111111111110110000000
000001000000000111000110000001111001111111010000000000
000000000000000001100110001011111101000000000000000000
000000000001000111000000001101101001000100000000000000
110000000000000000000110010001101001111101110000000000
010000000000000000000110010111011010010100100000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000001100000000000000001101111011100000000000000
000000000000010000000000000011001010001000000001000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000111100111011001101000010000000000
000100000010000000100100001101001101000000010000000100
000000000000000111100010000101111111101000010001000000
000000000000000000000100000111111000000100000000000000
000000000000000000000000000111011001000001000000000000
000100000001000001000010000101001100101001000001000000
000000000001000111100000000000000000000000000000000000
000000000000101001100010010000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000010001011001111000100000010000000
000000000000000000000000000001101100011100000000000000

.ipcon_tile 25 2
000000000000000111100110111101111010110000110000101000
000010000000000000000111101101010000110000110000000000
111000000000000111000111010101001100110000110000101000
100000000000000111100111011101010000110000110000000000
000010100111110111100011101001101010110000110010001000
000010001010111111000111100101000000110000110000000000
000000000000000111100111100001111000110000110010001000
000000000000001111100011100011100000110000110000000000
000010000001011011100111111011011000110000110010001000
000000000000001011100011101111110000110000110000000000
000000000000100000000011100011011110110000110000001000
000000000001011111000000001001000000110000110000100000
000011101000000000000000000111111100110000110000001000
000000000000000000000000001001110000110000110010000000
000000000000000111000111010101011100110000110010001000
000000000000000000100111110001100000110000110000000000

.ipcon_tile 0 3
000000000000000111100111100001111110110000110000001000
000000000000100000100111101111010000110000110000000010
000000000000000111000000000001111110110000110000001000
000000000000000111000000001011000000110000110000000010
000000000000000000000111100111111010110000110000001000
000000000000000111000111111101010000110000110000000010
000000000000000000000000000011001000110000110000001001
000000000000000000000010011001110000110000110000000000
000000000000001000000111010111001010110000110000001000
000000000000000111000111001111110000110000110000000010
000000000000000000000000000011011110110000110000001001
000000001110001111000000001011010000110000110000000000
000000000000000001000111000001001010110000110000001000
000000000100000000100110001101000000110000110000000010
000000000000000111100010000011101110110000110010001000
000000000000000111100110011001000000110000110000000000

.logic_tile 1 3
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000010100000000000000110010111100000000000001000000000
000001000000000101000110010000100000000000000000000000
000000000000001000000110000001000001000000001000000000
000000000110001001000100000000101011000000000000000000
000000000000000000000111000101000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000001000000000000000000000100000000000000000000000
000010100000100000000000000101101000111100001000000000
000001000001000000000000000000100000111100000000000000
000000001100000000000000000101001001011100000000000111
000000000000100000000010000000001001011100000011000011
000010000000000000000110000000000000010110100000000000
000001000000000000000000001111000000101001010000000000

.logic_tile 2 3
000010100000000000000110001101101111111001010000000000
000001000000000000000000001111001001100110000000000000
111000000000001000000110011011011011000100000000000000
100000000110001001000110101101111001001001010000000000
110000000000001000000010001011011011111001010000000000
110000000001010001000000001111101001100110000000000000
000100001010001000000110011001101110000000100000000000
000100000000000001000010101111101010000110100000000000
000000000000000001100110101011011110001100110100000000
000000000000000000000011011101001011111100110000000101
000000000000001001100000000011101010011101010100000001
000000000000010101000010000101111001110101010000000111
000000001110001101100010001000000000010110100000000000
000000000000000111000000000001000000101001010000000100
000000000000010000000010011111111101101000000000000000
000000000000101001000111101101101100111001110000000000

.logic_tile 3 3
000000000000000011100110011001111101000001000000000000
000010001010000000000010101011011100001011000000000000
111000000000010101100010101011011100011001110110000010
100000000000100000000000001111011011110110010010000000
110010100000000000000000011111001011010100100000000000
110000000000000101000011010011001110000000010000000000
000001001010000101000011110111011010011101010110000010
000010100000000101000111101111011010110101010000100010
000000000100001000000010001011101100011101010110000101
000000000100100001000100001101011001111010100000000000
000000000000001001100110011001011100000000100000000000
000010100000000111000010000101101000000001110000000000
000000000000001111000011011001101001111000110000000000
000000001010000101100110000011111111100100010000000000
000000000000010001000010001101100000010110100111000100
000000000000000000100010001101000000111111110000000100

.logic_tile 4 3
000000000000100000000110101111000000010110100110000001
000000001100000000000011100111000000111111110010000001
111000000000000111100000000101000000001100110000000000
100000000001011111000000000011100000110011000000000000
010000000110000000000010011011101011000000010000000000
010000000000000111000110000001101011000001110000000000
000000000000001111100110111111101101110110010000000000
000000000000000001000010000001101110110110100000000000
000000000001001001000000001101011101111010100000000000
000000000000000101000000001101001100010010100000000000
000000100000101111000110001101111000010111100000000000
000000000101001001100100000101001001111111110000000000
000000000000000000000110000101000001110110110101000110
000000000000000101000000001111101010101001010011000000
000000000000000001100110001000000000001100110000000000
000000000000000001000000001101001100110011000000000000

.logic_tile 5 3
000000000000000000000000000101001111110110100000000000
000000101011010000000000001111111110111010100000000000
111000001110001000000010010000000000000000000000000000
100000000000000001000111110000000000000000000000000000
010000000000000011100011110111011001101011110000000000
100000000000000000000011111101011000010001110000000001
000000000000000000000111011011101010101011000000000000
000000000000000000000010001101011100111111000001000000
000000000000000111100011101111011111110111110000000000
000000001010000000000100001101101110100001010000000000
000000001000000001110000000000000001001111000100000100
000000000000000001000000000000001100001111000000000000
000010001000100000000111011111001100101111010000000000
000000000001010001000011000111111010000111010000000000
110000000000100101100000001101011000110001110000000000
100000000001011001100011111111111110100111010010000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000001000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000110000000000000000000000001000000100000000000
110000000000000000000000000000001100000000000000000000
000001000000000000000000000000000000000000100100000000
000000100000100000000000000000001100000000001000100000
000000000000000001000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000100011001011000100000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
110001000100000000000010000001111111101111010000000000
100000100000000000000000001011011101001011100001000000

.logic_tile 8 3
000000000001010000000000010011111011010110100100000000
000000000000000000000011001101001101101001110010000110
111000000000000000000110001111111111010110100100000000
100000000000000111000000000101101100011110100010000001
010001000000000000000010111011111111010111100000000000
010010000000000000000010000001011100000111010000000000
000000000000000011100000000000011100000100000110000001
000000000000000111100000000000000000000000000000000100
000110001100000111000000000001101101011110100100000100
000000000000000000000011100000101000011110100010000101
000000001110001001010000011000011000001111010100000000
000000100010000011100010111111001011001111100011000000
000010100000000000000000000000000000000000100110000101
000000000000000000000000000000001101000000000010000000
000000000000000011000110001101101100010111100000000000
000000000000000000100011100011011100000111010000000000

.logic_tile 9 3
000000000100000111000000000000000000000000000000000000
000010000001000000100000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
100001000000000000000000000000001000000000001000000000
010001000000100111100011100000000000000000100100000000
110000000000000000000110010000001010000000001000000000
000001000000000000000000000000000000000000000100000000
000000100000000000000000000011000000000010001000000011
000000001110000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000101000000000000000100000001
000000000000000000000000000000100000000001001000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
111001100001010000000000000111000000100000010100000000
100010100000100000000000000000001011100000010000000101
010000001000000101100111010000000000000000000000000000
110000001010000000000110100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000000000000000000000000000000011010101000000100000100
000000100000000000000000000101000000010100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010001100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000101010000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000100000000000000011100000000000001000000000
000000001100010000000000000000100000000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000000000010010000000000000000000000000000
000000100110000000000010100111100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000100101000010100101000000000000001000000000
000000000001000000000000000000000000000000000000000000
000000000000010000000000000011000000000000001000000000
000000000010100000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001100000000000000000000

.logic_tile 12 3
000000000110000000000000001000001010110110100010100000
000000000110010000000000000011001101111001010000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001110100001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001001000000000000000010000000000000000000000000000
000011100000000000000011010000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000100000001011000000000000000000000000000000000000
000001001010100000000000001000011011110110100000000100
000000000000010000000000000011001010111001010010000000
000000000000000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000

.logic_tile 13 3
000000101010000011100000000000001000001100111000000000
000001101011000000000011100000001001110011000000110010
111000000001010000000000000000001001001100111000000000
100000000000000000000011110000001010110011000000000001
110000000001010111100000000000001000001100111000000000
000010100000010000000000000000001010110011000000000001
000000000001010001000000000000001000001100111000100000
000000000000001001100000000000001000110011000000000000
000000000100001000000010000000001001001100111000000000
000010000000001011000000000000001001110011000000000001
000000000000000000000000000011001000001100111000000100
000000000000000000000000000000000000110011000000000000
000000001001000000000000000000001000111100001010000000
000010000000100000000000000000000000111100000000000000
000000000000000111000000000111111010101001010100000000
000000000000000000000000001011000000010101010000000100

.logic_tile 14 3
000010000000000101000110010001011001100000000000000000
000010100000001101000011110000101000100000000000000000
111000000000001101000011110001111010110000000000000000
100000000000000001000011011011101011000000000000000000
110010100000001000000010101001100000100000010100000000
000000001010001111000010101011101101111001110000000000
000000000000000101000010100101001111000000010000000000
000000001010000101100010110111111100000001000000000000
000000000010001101000110010101111011100000000000000000
000000000000001001100110010001011110000000000000000000
000000000000001001100000000111001001111111000000000000
000000000000001011100010000101011110000000000000000000
000000001010000001100010001001001101100000000000000000
000000000000000001100110011101001100000000000000000000
000001100001001001100000000011011100101001010100000000
000001000000001001000000001111010000101010100000000000

.logic_tile 15 3
000000000000001000000000000101011011111111100000000000
000000001011000001000000000101001001111111110000000000
111000100000001001000000010000001111111100110000100000
100000001110001011100010100000001101111100110000000100
000000001000001101100000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000010100000011111111111000100000000
000000000000001111000100000000001110111111000000000101
000010100000000000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000000000001011100110001111111001010000000000000000
000000000010001011100000000001101101101001010000000000
000000000001000101100000010101011101010010100000000000
000000000100100000000010100011101100101001010000000000
000000000001011001100110100001011010101000000000000000
000000000000100101000000001111010000000000000000000000

.logic_tile 16 3
000000000000001000000110001001001010010000000110100000
000000000010000001000000000101101000100001010000000011
111000000000010111100000001111101110111110100110000000
100000000000100000100000001011000000101001010010000100
000000000110101000000110101000000000001001000000000000
000000000000010111000000001111001111000110000000000000
000000101110000001100110100000001010110000000000000000
000001000010000000000000000000011111110000000000000000
000000001010000000000000001001001010111111010000000000
000000000000000000000000000101101110010111100000000000
000000000000010011100110100101100001111001110000000000
000000001000100000000000000000101100111001110000000100
000000001000100001100010010000011001000000110000000000
000000100001010000000010000000001011000000110000000000
000000000000000101100010000000001010001100000000000000
000000000000000000000100000000011111001100000000000000

.logic_tile 17 3
000001000001010000000000000000000000000000000000000000
000010100000001101000000000000000000000000000000000000
111000000000000101100000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
000001001100000000000110100111011010000001110100000000
000010000000000000000000001101111101000000010000000001
000000100000000001010000010000000000000000000000000000
000000001010000000100010100000000000000000000000000000
000000000000101001000000010000000000000000000000000000
000000000001000101100010000000000000000000000000000000
000000000000000001000000000000001101001100000000000000
000000000010000000000000000000001000001100000000000000
000000000000000000000000001011111010000001010100000000
000010100001010000000010001001011011000010010010000000
010000000000000101000000001001011110010110110000000000
110000000110000000000000001101001100010001110000000000

.logic_tile 18 3
000010000100000000000111111001001100111111110000000001
000001000010100000000111110011111010101111110011100101
111010000000001000000010100000000001000000100100000000
100001000000001011000000000000001001000000000000000000
010001100000000111000000000000000000000000000000000000
010010100000000000100010100000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000101000000000000001010000000000000000000
000000001000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000100100000000
010000001000100000000000000000001011000000000000000000

.ramb_tile 19 3
000001000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
100000000110000000000000001000011111001110100000000000
000000001010001101000000000101011101001101010001000000
111000100000000111100000001101000000000110000000000000
100000000000000000000011111111101010011111100001000000
000000000000000101000110001000000000011111100000000000
000000000000001101000000000111001100101111010001000010
000000100000010101000110000001000000000000000100000000
000000001000100000100000000000000000000001000000000000
000000000000100111100011110000011000001100000000000010
000010000000011111000010100000001010001100000001000000
000000100000000000000110110011011010000001010010000000
000000000000000000000010000011110000000000000000100001
000000000000100000000000000000000001000000100100000000
000000100000000000000000000000001010000000000000000000
000000100000000001000111001111111000000000010000000000
000001000000000000000110001011111101010110100000000000

.logic_tile 21 3
000011000000100000000000010000000000111001110000000000
000000001100011111000010101011001001110110110000000110
111000000000000101000110001001000000000000000000000000
100000000000000000100000001111001111000110000000000000
110000000110000001100010100011000000000000000000000000
110000000001011101000000000011101010000110000000000000
000000000001001011100000000001001101101101010000000000
000000001000001011000000000000111000101101010000000000
000001000011010000000010010101011010101000110000000000
000010000000001111000010000000001011101000110010000001
000001100110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000011000000000000110000100000000
110000000010000000000011011001001010001001000001100010

.logic_tile 22 3
000010001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000010111100000010101111100110000110000101000
000000000000100111100011100011100000110000110000000000
000000000000000011100111001001101110110000110000001000
000000000000000111100100000001010000110000110001000000
000010100000011111100000010111011110110000110010001000
000000000000101111100011110101100000110000110000000000
000000000000001111000111000001011010110000110010001000
000000000000001011000111100001000000110000110000000000
000010000000011000000000000001101010110000110000001000
000001001100101011000000000011110000110000110000000100
000000000000000111000000011101101110110000110000001000
000000000000000000000011110001100000110000110000100000
000000000110000111000111110101011010110000110000001000
000000000000000000000111000101000000110000110010000000
000000000000001000000000000011101000110000110000001000
000000000000000011000000000001110000110000110000100000

.ipcon_tile 0 4
000000000000000000000000000000011110110000110000001000
000000000100000000000000000000010000110000110000000010
000000000000000000000000000000001110110000110000001000
000000000000000000000000000000000000110000110000000010
000000100000000000000000000000011110110000110000101000
000000000000100000000000000000010000110000110000000000
000000000000000000000000000000001110110000110000001001
000000000000000000000000000000000000110000110000000000
000000010011001000000000000000001110110000110010001000
000000010010001111000000000000000000110000110000000000
000000010000000000000000000000001100110000110000001000
000000011110000000000000000000000000110000110000000010
000000110000001001000000000000000000110000110000001000
000000010000101111000000000000000000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000000000000010000000000000110000110000000010

.logic_tile 1 4
000000000011000111000111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000000000000000000000000000111011100100010110100000001
000000000001010000000000001001111000000111010000000010
000001010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000000000000110000001000001110110110000000001
000000010000010000000000000000101001110110110001000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000001100000010001000000010110100000000000
000000001010000000100010000000000000010110100000000000
111010000000000101000110000000000001001111000000000000
100000000000000000000100000000001000001111000000000100
000011100000000000000110010000000001100000010000000000
000011100000000000000111010111001011010000100000000000
000000000000001000000110000000000001001111000000000000
000000000000001001000000000000001111001111000000000000
000010110010000000000111000000000000010110100000000000
000001010000000000000100001101000000101001010000000000
000000010000000000000000001000000000010110100000000000
000000011010000000000000001001000000101001010000000000
000000010000100011100000000000011010000011110000000000
000000010110000000000000000000000000000011110000000000
000000010000000111100000000001011110101001010100000000
000000010000000000000010001011101011111111100011000000

.logic_tile 3 4
000000000000101000000110100011100000000000001000000000
000000000001000101000000000000001110000000000000001000
000000000000001101100111110101100001000000001000000000
000010100000000101000010100000001000000000000000000000
000010000001000000000111100001100000000000001000000000
000000000000100000000011100000101111000000000000000000
000000000000000111100000000111100001000000001000000000
000000000000000000100000000000101111000000000000000000
000010111011000011100000000001000000000000001000000000
000000010000100000000000000000101011000000000000000000
000000010001010101000000000001000000000000001000000000
000000010110000000000000000000001100000000000000000000
000000010000100101100110110101000001000000001000000000
000000010000000000000011000000101000000000000000000000
000000010000000000000111010001100000000000001000000000
000000010000000000000010010000101111000000000000000000

.logic_tile 4 4
000000000000000101000000000001001101010111100000000000
000000000000000101000000001111011001000111010000000000
111000000100001000000110001000000000010110100000000000
100000000001010001000010101101000000101001010000100000
000000000101001000000000011101111000001100110000000000
000000000000100001000010000011010000110011000000000100
000001000110001000000111000001000000010110100000000001
000010000001000001000110100000000000010110100000000000
000000110000000000000111100011111101101011010100000001
000000011100000000000010001011101000000001000000000000
000000010000001011000011111000000001100000010000000000
000000010000001111100011101001001110010000100000000000
000000010001010000000111101000001011011100000000000000
000000010110000000000100001101001101101100000000000000
110000010110100000000010001111101100101000100100000010
100000010000010011000100000011111011101000010000000000

.logic_tile 5 4
000000000000000101000111100011101001111010100000000000
000000000000000000100011100011011000110110100000000000
111000000000000011100010011011101001010111100000000000
100000000000001101000110100101011000001011100000000000
000000000001000001100011110001101110111110100010000000
000000000000100001000111100000110000111110100010000001
000000000100001101100010000000001110000011110110000000
000000000000000101000000000000010000000011110000000000
000011010000001000000010001111101100000001010000000000
000010010000001111000000001001111010010010100010000000
000000010000100111000110000111111011000010000000000000
000000011010011111100000000111101101000011000000000000
000000110000000000000110010101011110100000110000000000
000001010000010001000011111111001011000000110000000000
110001010000000000000011110101011010101001000000000000
100000110000001101000010001101111000001001000000000000

.ramt_tile 6 4
000010100000100000000000000000000000000000
000000000110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000001010000000000000000000000000000000000
000010011010000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000000010000110000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000000000000000010000011100001100111100000000
100000000000100000000010000000011100110011000001000000
000000000000000000000000010101001000001100111100000000
000010100000000000000010000000100000110011000000000000
000000000010100000000110000000001000001100111100000000
000000000001000000000000000000001101110011000000000000
000001010000000001100110000000001001001100111100000000
000000010000000000000000000000001100110011000000000000
000000010000001000000000010111101000001100111100000000
000000010000000001000011110000000000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001001110011000000000001
110000010000000001100000010101101000001100111100000000
100000010000000000000011110000100000110011000000000001

.logic_tile 8 4
000010100000000011100010100001001011110000010110000001
000010100000001111100110100001001101110010110000000000
111001000111001000000000010000001110001001010000000000
100010000000000101000011100011001011000110100000000000
110000000000000011100110110101001110011111000100000000
110000000000001001100010100101011001001111000010100000
000000000000000101100010101101111100101100000000000000
000000000001000000000110000111001110001100000000000000
000000010000000001000110011111111011101100000000000000
000000010000000000100110110001011011001100000010000000
000001011000101000000000000001100000000000000000000011
000010010000011111000011011011100000101001010000000000
000010010000001111100011110000000000000000100100000100
000000010000000011000010010000001101000000000000100010
000000010000000000000000000101001110000001010000000000
000000010000001111000000001001100000010110100000000000

.logic_tile 9 4
000000000010001111000110101000011110010000110000000000
000000000000000111100010100111001111100000110000000100
111000000000000000000110100000000000000000100110000000
100000000000000111000000000000001111000000000001000000
110000001010001101000010101101101010000110100000000000
010000000000001011000000000001001011001111110000000000
000001000000101000000011100001001011010110110000000000
000000101001001011000000000001001001100010110000000000
000001110110010000000011100011100001100000010000000000
000011110000010000000010000000101110100000010000000000
000000010000000001100010000101101000010111100000000000
000000011100000111000000000001111101001011100000000000
000000011100000000000110001001011101010100000000000000
000000010000000000000010000111101100000100000000000000
000001010001001001000111100111100000000000000100000001
000010110000001011100000000000100000000001000000100000

.logic_tile 10 4
000000000000000101000010100011011010010100000000000010
000000000000000000000110010000000000010100000000000100
111000000000000000000011100101101000101000110100000000
100000000000000000000100000000111001101000111000000000
110000000000000000000000010000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000011100111100111001000000001010100000000
000000000000000101100100000000010000000001011010000000
000000011010001001100111110011000001100000010000000000
000000010000000111110110010000101110100000010000000000
000000010000001000000000000000001100000001010000000100
000000010000000001000000000001010000000010100000000000
000001010000000001100010000001101011101001010000000001
000010010010000000000100000011111100100001010000000000
010000010000000111000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000100000000000011100001000000000000001000000000
000000000000000000000100000000100000000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000000000111000000000011100000000000001000000000
000000000001000000100000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000010010100000000000000000000001000000001000000000
000001010000000000000000000000001111000000000000000000
000000010000000011100111000000000001000000001000000000
000000010000000000100110010000001100000000000000000000
000000010000000001000000000000000000000000001000000000
000000011100000000000010010000001010000000000000000000
000000010000000000000011100111000000000000001000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000100000000000000000010000000000010110100000000000
000001000000000000000011110011000000101001010000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001000000100000000000000000000000001111000000000000
000010100001010000000000000000001101001111000000000000
000000010110000000010011110000000000000000000000000000
000000010000001001000011000000000000000000000000000000
000000010000000000000000000000001100000011110000000000
000000010000000000000000000000010000000011110000000000
000000010110100000000000000000000000001111000000000000
000000010000000000000000000000001001001111000000000000
000001011110000000000000000000000000001111000000000000
000010110000000000000000000000001011001111000000000000

.logic_tile 13 4
000001000010000000000111010001001110101000110100100000
000000000001010000000110010000101101101000110000000000
111000000000000101000010110011001101110011000000000000
100000000000000000000011111001101000000000000000000000
110000001110000111000111010101001100000001010000000000
000000000000001111100010000000000000000001010000000000
000000000000011101000110011101111000000010000000000000
000000000000000001100111100101111011001000000000000000
000000010010101101100011110000001110000001010000000000
000010010110000011000011010101010000000010100000000000
000000010000000000000110001011101111100010000000000000
000000010000000000000011101001101101000100010000000000
000001010000000011100000010101101101111111000000000000
000000110000010001000010101001111010000000000000000000
000000110000000000000000000011101010101000000100000000
000000010000000000000000000111110000111101010000100000

.logic_tile 14 4
000010100010000000000111101011011010110011000000000000
000001000000000000000111101011101110100001000000000000
111000000001001111100111000000011011111000100100100010
100000000000000011000000000101011000110100010000000000
110000100000000111100011101101000000100000010100000000
000001000000000111100000000101001011110110110000100000
000000000000101111100111001000001010111001000100100000
000000000001011011100100001011001010110110000000000000
000001010000000000000110011111001010101001010100000000
000000010000000000000110010001100000010101010000100000
000000010000000000000111000001001101110110100000000000
000000010000000000000010001011111111111000100000000000
000000010000000001100111000001101000101010000000000000
000000011010010000100110001001111101001010100000000000
000000010000000000000110000111011110001001110100000000
000000010000000000000010000000111010001001110000100000

.logic_tile 15 4
000000000001010000000010101101001000000110100000000000
000000000110101001000000001011011110001111110000000000
111000000000001000000111100000000000000000000000000000
100000000000000111000100000000000000000000000000000000
010000000001011001100010011001111100001001010000000000
110010100000001001100011100011101000010110100000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000010100000000000000001101101110111100000000000000
000000010100000000000000000001101010011100000000000000
000001010000001111000000010000000000000000000000000000
000010110000000001100011100000000000000000000000000000
000000010000011001000000000000001011111100110000000000
000000010000000001000000000000011010111100110001000000
010000010000000000000011100111100000000000000100000000
110000010010000000000100000000100000000001000000000000

.logic_tile 16 4
000010100000001101000110011001000000101001010100000000
000000000000000001100011110101101000111001110000000001
111000000000001000000010101001101100101000010000000000
100000000000001111000011111111001110101000000000000000
000010100010000101000000000001011100001000000000000001
000011100000000101000000000000001000001000000000000001
000000000000000001100000010001001111100000010000000000
000000000000000000100011100111101101010000000000000000
000000011000001011100000001101101111010000110000000000
000000010000000001000010110001101111110000110000000000
000010110000000001000110111011011101000110000000000000
000001010000000000000010000011111001000010000000000001
000000010000000111000000001001000000000000000000000000
000000010000000001100000001001001000001001000000100000
000010010000000000000110010111001010010111100000000000
000001011000000000000011110011001010000111010000000000

.logic_tile 17 4
000001000000100000000000001000000001001001000000000000
000010000000010000000000000001001110000110000000000000
111000000000001000000000000011011001000000000000000001
100000000000000111000000001111001111001000000001000000
000001000000001000000000001000011110000000010010000100
000010000000001001000000000001011111000000100010000000
000000000000000000000000000011000001000000000000000000
000000000000010000000000001111001110000110000000000000
000000010000001101100000000011011101001111100100000000
000000010000000101000000000000001000001111100010000001
000000010000000101100000001001101110101000000000000001
000000010010000000000000001111010000000000000010000001
000000010000000000000110011000000001000110000000000000
000000010000000000000010100001001110001001000000000000
110000010000000001100000010000011110000010100000000000
110000010000000001100010100101000000000001010000000000

.logic_tile 18 4
000010100000100101000000000000000000000000100100000000
000001000011010000000000000000001011000000000000000000
111010100000001000000110101111101011101000010100000000
100000000000000001000000001101101001110100010000000000
000000001110001001100010100001000000000000000100000000
000000000000000101000000000000000000000001000000000000
000000000000000001100010110000001101000000100000000000
000000000000000000000010101111001111000000010000000000
000000010000001000000000000111101011101000010110000101
000000011110000001000000000101001110110100010000000000
000000010000010000000110001001111011111001010100000000
000000010000000000000000001001001011110000000000000000
000000010000000001000000010000000001000000100100000000
000000010000000000000010000000001011000000000000000000
000000010010001001100110011111101110111101010110000000
000000010000000001100010001011000000111100000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011001000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000

.logic_tile 20 4
100000000000000000000000000000011000101000000000000000
000010100000000000000010111011000000010100000000000000
111000101111000101000110011000000001110110110000000000
100000000000100000100011101011001110111001110001000000
000000000000000000000110010101111001000110110000100000
000000000000000000000011110000111001000110110000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000010110000010000000000000000000000
000011010110000000000000000000000000000000000000000000
000010010000000000000010100000000000000000000000000000
000000010000000000000010000111100001100000010000000000
000000010000000000000000000000101000100000010000000000
000000010000000000000000000101000000000110000000000000
000000010000000000000000001101101001101111010000100000
000000010000000000000010100000000001000000100100000000
000000010000000001000000000000001011000000000000000000

.logic_tile 21 4
000000100000000000000111100011100000000000000100000000
000001000111000000000000000000000000000001001000000000
111000000000000000000010100000000000000000000000000000
100001000010000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
010000100000000111000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000010100010000000000010101001001000000000000000000
000000010000100000000010010111011111010000000000000000
000010110000000101100111000111100000000110000000000000
000000010000000000100000000000001111000110000000000000
000000010001100011100111010000000000000000000000000000
000000010000110000000011010000000000000000000000000000
010000010000000011100110001111011111101000010000000000
110000010000000000100000001001101101111110100000000000

.logic_tile 22 4
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010011010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000011110110000110000001000
000000001110000000000000000000010000110000110000100000
000000000000000000000000000000011100110000110000001000
000000000000000000000000000000010000110000110000100000
000000000001000000000000000000011110110000110000001000
000000000000100000000000000000010000110000110000100000
000000000000000000000000000000011100110000110000001000
000000000000000000000000000000010000110000110000100000
000000010001010000000000010000001110110000110000001000
000000010000100000000011100000010000110000110000000100
000000010000000000000000010000001100110000110000001000
000000010000000000000011010000010000110000110000000100
000010110000010000000000010000000000110000110000001000
000001010000000000000011100000000000110000110000100000
000000010000000000000000010000000000110000110000001000
000000010000000000000011010000000000110000110000100000

.dsp0_tile 0 5
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000111001000000000010110100000000000
000000000000000000000000001001000000101001010010000000
000000000000000000000000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110100000000000000001000000000010110100010000000
000000011010000000000000000111000000101001010000000000
000000010000000011100000000000000000010110100000000000
000000010000000000000000000101000000101001010010000000
000000010000110000000000000000000000001111000000000000
000000010000000000000000000000001001001111000001000000
000010010000000111100000000000000001001111000000000000
000001010000000000100000000000001100001111000010000000

.logic_tile 2 5
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101111000000000000001000
000010000000011101000000000101000001000000001000000000
000000000110100011000010100000001000000000000000000000
000000000000000011100010100101100000000000001000000000
000000000000000101100011110000101100000000000000000000
000000000001000000000011110001100000000000001000000000
000000000000100101000111100000001111000000000000000000
000000110000000000000000000111100000000000001000000000
000000010000000111000000000000101011000000000000000000
000000010000100000000010000011100000000000001000000000
000000010001000001000000000000001010000000000000000000
000010010000000000000000000101100001000000001000000000
000000110000000000000010000000001011000000000000000000
000000010000000000000011100001100001000000001000000000
000000010000000000000110010000101101000000000000000000

.logic_tile 3 5
000000000000000000000000000111000000000000001000000000
000000000000000001000000000000101110000000000000010000
000000000000000011100000010011100000000000001000000000
000000000000000000100011010000001100000000000000000000
000000000000001000000000000111100001000000001000000000
000000000000000111000000000000101101000000000000000000
000000000010001111000000000111000001000000001000000000
000000001000001111000000000000101010000000000000000000
000001010000000001100011100011000000000000001000000000
000000110011010000100011110000101101000000000000000000
000000110000000000000000000001100000000000001000000000
000001010110001011000010000000101010000000000000000000
000000010000100001000010010111100001000000001000000000
000000010001010000000011100000001010000000000000000000
000000110000001000000000010001000001000000001000000000
000001010000001011000011100000001000000000000000000000

.logic_tile 4 5
000000000001000000000010000001011010111111100000000000
000000000000101101000010010011111110010110000000000000
111000000000000111100010111101111110010111100000000000
100000000000000101000010001011111101001011100010000000
110000000010001101000000000000000001100000010000000001
010000000000000001100010110001001001010000100000000000
000000000000000111000010101101101110101100000000000000
000000000000000000100111011111011010011111110000000100
000000011110001000000011011011101110000001010000000000
000000010000001111000011110111010000010110100000000000
000000010100000001000010000011101000111101010110000000
000000010000000000100111000111110000010100000010000100
000100010000000011100010001101011001000010000000000000
000000010000100111100110000001111011000000000000000000
000000010000000011100110101101001111110101100000000001
000000110000000000100011100001011111110110010000000000

.logic_tile 5 5
000000000001001001000011100011101100010111100000000000
000000000000100001000100000101001100000111010000000000
111000000000000001100000001001001110000001010000000000
100000000000000111000000001101000000101001010000000000
110010100010100101000111101111011010111111000000000000
110010000000000000100100000001101011010111000000000000
000000000000100101000011110101101100110001110010000000
000010000001011111000111001011111110011011100000000000
000100110010000111000011111001011011110110100000000000
000001010010000111000010000111101000111010100000000000
000100010000000011000000000000000000000000100100000001
000000010000000000000000000000001000000000001000000001
000001010100000111000111011111111001101001000000000000
000000010000001001100111101111101010001001000010000000
110001010000000111000111000000000000000000100100000101
100000010000000000100110010000001001000000001000000001

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000001010000
111001001110100000000000010000001000001100111100000000
100010100001000000000010000000001100110011000000000010
000000000000001000000110000111001000001100111100000000
000000000000000001000000000000100000110011000000000100
000000000000001000000110000101001000001100111100000000
000000000011000001000000000000100000110011000000100000
000000011010000001100000000101101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000001110000000000001001001100111100000000
000000010000000000000000000000001100110011000000000001
000000010000000000000000010000001001001100111100000001
000000010000000000000010000000001001110011000000000000
110000011101000000000000000101101000001100111100000000
100000010000000000000000000000100000110011000000000001

.logic_tile 8 5
000000000000000101000000001011011110000110100000000000
000010100000000000000000000011111010001111110000000000
111000000000000111000000000000011101010110110100100001
100000001000000000100010110101001111101001110010000001
010000000000101011000111100011001010010011110100000010
110010101110010001000110000101001100000011110011000000
000000000000101111000000010000011000011100000000000000
000000000001000101000010001111011011101100000000000000
000100010000000111000111110111111011110000100000000000
000000010000000011000011001011001101010000100000000000
000001110000000001000010001111101111010000100000000000
000011110100000111100110011101101000000000010000000001
000000010000001111000000001001011101110000100000000000
000000010000001111100011100101001101010000100000000000
000001010000001111000111110111100001001001000000000000
000010010000001011000111010111001101101001010000000000

.logic_tile 9 5
000000000001010000000011101000000000100000010100000000
000000001010000000000100000011001100010000100000000100
111000000000100001100000000000001111110000000100000001
100000000011000101000000000000001101110000000000000100
110000000000100000000110001000000001010000100000000010
010010000001000000000000000101001111100000010000000000
000000000000001001000000000111111010010111100000000000
000000000000000101000000001001001111000111010000000000
000000111100001001000111101101101100101100000010000000
000000010000000001000011100001001011111100000000000000
000000010000000001000010001000000001100000010100000000
000000010000000011100000000011001000010000100000000001
000010010000000001100000010001101100000010000000000001
000011110100000000000011000011011110000000000000000000
110000010000000111000110000101111110101000000100000000
100000010000000000000000000000010000101000000000000001

.logic_tile 10 5
000010100011011000000000010011011110110001010100000000
000000000000000001000010000000101110110001011000000000
111000001010001000000000010000001001101100010100000000
100000000000000011000010000101011110011100101000000000
010010000000001001100010010111111101111000100100000000
110001000100001111000111010000001001111000101000000000
000000000000001000000011101011111010101000000100000000
000000000001000111000000000111010000111101011000000000
000000010010000101000010000111111100101000000100000000
000000010110001111100100000101010000111110101000000000
000000010000001001000110000000011111110100000000000000
000000010000000001000100001111011111111000000000000001
000000010000000001100000000111111010101000000100000000
000000010000000000100010010001000000111110101000000000
010000010000100000000110010011000000001001000000000000
010000010001000001000010010011001011010110100000000000

.logic_tile 11 5
000000000000000111000000000011100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000100000000000000000010000000000000000001000000000
000000000000000000000011110000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000001100000000000000000000000000000001000000000
000000000001010000000000000000001000000000000000000000
000000010100000000000000000000000000000000001000000000
000000010000000111000000000000001111000000000000000000
000000010000000011100000000011100000000000001000000000
000000110000001001100000000000000000000000000000000000
000000010000000111000111100000000000000000001000000000
000000010000010001000010010000001110000000000000000000
000000010000100000000000000011000000000000001000000000
000000010000000000000000000000001110000000000000000000

.logic_tile 12 5
000000000000110000000011100001100000000000001000000000
000010100001110000000100000000100000000000000000001000
000000000000000101000010100000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000010000000000010100001000000000000001000000000
000010000100000101000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001101000000000000000000
000010110000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000
000001010001000000000010100111100000000000001000000000
000010110000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000001000000000
000000011000000000000000000000001011000000000000000000
000000010000000011100000000000000001000000001000000000
000000010000000000000000000000001000000000000000000000

.logic_tile 13 5
000000000000010111100010101101100001101001010100100000
000000000110000101100000000001001010011001100000000000
111000001100001101000011100101011000101000000000000000
100000000000000011100010101001010000000000000010000000
110000000000001101000110000001111000100100000000000000
000010100001010111100111100000101000100100000000000000
000000000000000001000000011111001011100010000000000000
000000000000000111000011010111111011001000100000000000
000000010010100000000110101101011010111101010100000000
000010010000000001000100000101110000101000000000100000
000000010000000001000000000011011011101000110100000000
000000010000000000000000000000001111101000110000100000
000000010000000000000111001001011100101000000100000000
000010010000010000000000000101000000111101010000000100
000000010000101000000000010101100000111001110100000001
000000010001000001000011001011001010010000100000000000

.logic_tile 14 5
000000000000000101000111000101101111111111000000000000
000000001010000000000110101011001101000000000000000000
111000000000001000000110010000011011110011000000000001
100000000110001111000111110000011011110011000000000000
110000000000001001100010101001000001111001110100100000
000000000000000101000011100101101001100000010000000000
000000000000100011100010101001000000000000000000000000
000000000001010101000011100111100000101001010000000000
000000011000001000000000010001000001010110100000000000
000000011110000001000011111111001110100000010000000000
000000010000000001110000001101011000100001010000000000
000000010000000000100010111001001010000000000000000000
000000010000000000000110000011111001100000000000000100
000000010000000111000000000011011111000000000000000000
000000010000100011100110000101011100110011110000000000
000000010001011001100000001101111110000000000000000000

.logic_tile 15 5
000000000000000000000000000101001111001011110100000000
000000000000000000000000000000011110001011111000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010100000001000000000000000001111111111000010100000
000000000000000111000000000000001111111111000010100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010100000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000011000000000010000000000000000000000000000
000000010000000001000011100000000000000000000000000000
110000010000000001000111100000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000010111101100000010110000000000
000000100000000101000011010001011110000011110000000000
111000000000001000000010100001000000000110000000000000
100000000000000001000100000000101101000110000000000000
110000000000001101000110001101111100111110110110000000
010010001100000001000011101101001100111110101000000000
000010100000000000000111000001011110000001010000000000
000000000000000101000100000111100000101001010000000000
000010110000100001010011100011011100000010000000000000
000000010001010111000010011111001011000011000000000000
000000010000001101100111000101111001110111110110000000
000000010000000111000100000101101101101011111000000000
000001010000000111000010010111011100111110100100000000
000000010000001001100010010000100000111110101010000000
110000011100000011100000001101101010111110110100000000
010000010000001001100000001001101011111101011010000000

.logic_tile 17 5
000000001010000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000010000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000000000000000001111000000101001010000000000
010000000000000000000000000101001100011111100000000000
000000000000000111100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000011101000001000000000000000000000000000000000000
000000110001000011100000010011011100000000010000000000
000001010000000000100011010000011110000000010000000000
000001010000001000000000000000011100000100000100000000
000010010000001001000000000000000000000000000010000000
010000011000000000000000000000000000000000000000000000
110000010110000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000001000001101101111000000100000
000000001111000000000000000111011000011111000010000000
111000000010001000000000000000000000000000000000000000
100000000000101011000000000000000000000000000000000000
110000000000001000000010100000000000000000000000000000
010000000001111011000000000000000000000000000000000000
000000000000000001000000000101001110000000010010000001
000000000000000000000010110000101111000000010000100000
000000010000000000000011110000000000000000000000000000
000000010000000000000110010000000000000000000000000000
000000110000011000000000000000000000000000000000000000
000001010000001001000000000000000000000000000000000000
000010010000000111100000011000000000000000000100000001
000001010000000000100011100101000000000010000000000000
000010110000000111100000001000011100011111110000000100
000001010000000000100000001101001010101111110010000000

.ramb_tile 19 5
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000110000000000000000000000000000000
000010101100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000110001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000001000000000000011101010101111000100000000
000000000000001111000010110000001001101111000001000001
111000100000000000000000001000001010010000000000000000
100000001000000000000010111101011111100000000000000000
110001000000000001000010111011001011101001010000000000
110010000000000001000111100011011001010000000000000000
000010100000011000000000000001011101111001000100100010
000000000110000001000010110000011100111001000000100100
000000010000001001100000011011101010001011100000000000
000000010000000001000010101001001010101111010000000000
000000011010000101000000011011100000101001010000000000
000000010000000001000010111101000000000000000000000000
000000010000001000000010010111011101110000100000000000
000000010000000101000010101011001100010000100000000000
000000011100000000000000001011000001101111010100000001
000001010000000000000000000011001010001111000000000001

.logic_tile 21 5
000000000000000000000000011001111100010111110000000000
000000000000000000000011101011101111001011100000000000
111000000000000101000110010001111101001001010000000000
100000000000000101100010000000111111001001010000000000
010010100110000001100000000000001100011101000100000000
010001000000000000000000000111011010101110000000000000
000000000000001101000110001000000000010110100010000000
000000000000000001000000000111000000101001010001000001
000010110000000101100111100000011101110000000000000000
000000010001001111000000000000001010110000000000000000
000010110001010101100110100001101110101011110000000000
000000010100000000000010110000000000101011110011100010
000010110000000111100010101001101101001011100000000000
000001010000000000000100001011001011011111100000000000
000000011100001000000000001011001111101101010100000000
000000010000101011000010100101001101011101010000000000

.logic_tile 22 5
000000000000000101000000001000000001100000010000000000
000000000000001101100011100111001010010000100000000000
111000000000001001100000000001011001100001010100000000
100000000010100001000010110111101011111011110001000000
010000000000001001100111000000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000001010000000100010000000000000000000000000000000
000010110000001000000000001011111000010111100000000000
000001010000000011000000000011001000000111010000000000
000000010001010101010000000011001110110100010100000000
000000011000000001100000000001001010111101010000000000
000010110000001111100000001000000001100000010000000000
000001010000000011100010001001001110010000100000000000
000000010000000001100000000101101011000110100000000000
000000010100000000100000001111001100001111110000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011110000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000001000000000010110100000000000
000000000000000000000010011101000000101001010001000000
000000000000000000000000001000000000010110100000000000
000000000000000111000000000101000000101001010000000010
000000000000000000000000000000001110000011110010000000
000000000110000000000000000000000000000011110000000000
000000000001011000000111100011011010100000010010000000
000000001110001011000100001111011100111110100000000000
000000000000000111000000000000000000010110100010000000
000000000000000001000000001001000000101001010000000000
000010000000000000000010000000011111110000000000000101
000000000000000000000100000000001110110000000010000101
000000000000000000000000010011100001011001100010000000
000000000110100111000011100000101000011001100000000100
000000100000001011100000001001100000001100110000000000
000001000000000111000000001011000000110011000000000001

.logic_tile 2 6
000000000100100000000000010011100000000000001000000000
000000000100000000000011010000001011000000000000010000
000000001100001000000011110001000001000000001000000000
000000000000000101000011000000101001000000000000000000
000001000100001001000011100011000001000000001000000000
000000000000000101100100000000101111000000000000000000
000000000000010000000011000001100001000000001000000000
000000000000000000000011110000101111000000000000000000
000010000100000001100011100011000001000000001000000000
000000000000000000100100000000001011000000000000000000
000000000000011001100000000011100001000000001000000000
000000000000001001100000000000001110000000000000000000
000001000000010000000000000101000000000000001000000000
000010100000000000000000000000001010000000000000000000
000000000000001000000110010001100001000000001000000000
000000000000000111000110010000001011000000000000000000

.logic_tile 3 6
000011000001000111100000000101000000000000001000000000
000011101000100000100000000000101100000000000000010000
000010100110001000000000000101100001000000001000000000
000000000000001111000000000000101011000000000000000000
000000000000100000000011110001000001000000001000000000
000001000001010111000011110000001111000000000000000000
000000000000010011100111110101100000000000001000000000
000000000000001001100011010000001110000000000000000000
000001000010010000000010000101100001000000001000000000
000000101010100101000010100000001100000000000000000000
000000000000001000000010100001100000000000001000000000
000000000000001111000000000000001101000000000000000000
000000100000000000000000000011100000000000001000000000
000001000100000001000000000000101011000000000000000000
000000101100000000000111000011000000000000001000000000
000000000000000000000100000000101010000000000000000000

.logic_tile 4 6
000000000000000000000000011001111111000010000000000000
000000000000000000000011110001001001000000000000000000
111010000000001001100000010101111011100110110000000000
100000000000000001000010000111011111101001110000000000
000010000000000001000010010011101100100000010110000010
000000001000000000000011111101001110100010110000000000
000001000110001001000111110011101011000100000000000000
000000100000001011000011011111001010000000000000000100
000010000011000011000000000111001101101001110100000001
000000000000100111100011011001001110000000010001000000
000000000000000001000000000001001101111000100100000000
000000000000000011100010000011101011101000000010000000
000001000001001001000000011011001010101000100100000000
000000100000100111000011111011011101010100100001000010
110000001110000001000010000111111100101101010100000010
100000001100101001000110011101101100001000000000000000

.logic_tile 5 6
000000000000000001100000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000001000000111000000011010001100111100000000
100000000100000001000000000000011000110011000000000000
010010100001010000000000000111001000001100111100000000
100010000000000000000000000000100000110011000010000000
000010100000000001110111010111001000001100111100000000
000001000000100000000010000000100000110011000010000000
000100000000000000000000000000001001001100111100000100
000000000000000000000000000000001000110011000000000000
000000001100000000010110000101101000001100111101000000
000000000000000000000000000000000000110011000000000000
000010001000000000000110010101101000001100111100000000
000000100000000000000010000000100000110011000000100000
110000000001000000000000000000001001001100111100000000
100000000001100000000000000000001101110011000001000000

.ramt_tile 6 6
000000000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000001000000100000000000000000000000000000
000010100000010000000000000000000000000000
000001100100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000100000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000010100
111100001111100001100000000000001000001100111110000000
100001000001110000000000000000001000110011000000000000
000001000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000100
000000000000001000000000000111001000001100111110000000
000010000000000001000000000000100000110011000000000000
000011000000000000010000000101101000001100111100000000
000000000000000000000000000000000000110011000000000100
000000000000000000010000000000001001001100111110000000
000000000000000000000000000000001000110011000000000000
000000001100000000000110010111101000001100111100000000
000000000000000000000010000000100000110011000000000010
110000000101000000000110010111101000001100111100000000
100001000010000000000010000000100000110011000001000000

.logic_tile 8 6
000000000000000011000110001000001000011100000000100000
000000000000000001000010001011011111101100000000000000
111000001000000000000011101101111010010100000000000000
100000000000000000000000001001100000111100000000000000
010001000000000000000011101101011110101001110110000000
110010101010001001000011100111101101101000010010000010
000000001100000001100111011001001100000110100000000000
000000000000000000000111001111001000001111110000000000
000100100001001111100111111011101100000110100000000000
000011101100100011100111101011001100001111110000000010
000000000000000011100111001011101100000110100000000000
000000000000000000000110011011101111001111110000000000
000000000001000001100111000011001110000110100000000000
000000000000101111000111111001101000001111110000000000
000000000000001111100010110111101111100001010000000000
000001000000100011000011100101101011000001010000000000

.logic_tile 9 6
000011000011000111000010001111001011101001010100000000
000000000000001111100110010101101101010101100001100000
111001000000001000000110101111011110010111100000000000
100000100000100001000000000011101001000111010000000000
010000000000000000000111101111101011001111000100000000
010000000000001111000100001011001011001111010010000000
000000100000000001000110001111111100101001010100000000
000000000110001101100011001111111010010101100000000001
000000000100001000000010000101111100010111100000000000
000000000000001011000100001101011100001011100000000000
000000100000000001000011100101111100010110110110000000
000001000000000111000011110000111000010110110000100010
000000000000000000000011101101111001000000100000000000
000000000000100000000110010011111000000000110000000000
000000000000000011000011100001011100010111100000000000
000000000001010001000110011011011000001011100000000000

.logic_tile 10 6
000000001110000000000000011011011000010110100110000001
000000000000000000000011110001101010101001110000000011
111000000000001111100011100011001011111000000100000000
100000000110000001000100001011011000111101000010000000
110000000000000111100010000011101101001111010110100000
110000000000000000000000000000111111001111010001000000
000010001101100111100000001001100000011111100110000000
000000000001110000000000001001001101010110100000100010
000000000100000000000111101011011000010111100000000000
000000000000001111000100000101111001001011100000000000
000010000000010000000111101111111100010110100110000000
000000000000000001000100000001101101011110100000000011
000000000000100000000111000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000110001101101010000110100000000000
000000000000000000000000001011011101001111110000000000

.logic_tile 11 6
000001000000000000000000000111100000000000001000000000
000010000001000000000000000000100000000000000000010000
000000000000000000000111100011100000000000001000000000
000000000110000111000110010000100000000000000000000000
000010001010000000000000000000000000000000001000000000
000010000100000000000000000000001101000000000000000000
000100000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000010001100000000000001000000000
000000000000001101000011100000100000000000000000000000
000000001100000000000000000001100000000000001000000000
000000000000000000000011110000100000000000000000000000
000000100000001000000000000111001000101000000000000001
000011100100000111000000000000000000101000000000000000
000000000001000000000000000000001100000011110000000000
000000000000100000000010000000000000000011110000000010

.logic_tile 12 6
000000000011010000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000010000
000001001110000000000000000000000001000000001000000000
000000100000000000000000000000001110000000000000000000
000010000001000000000000000011000000000000001000000000
000000000000100000000010010000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000001000000000000000000000101011000000000000000000
000010000101000101000000000011100000000000001000000000
000000000110101101100000000000000000000000000000000000
000000000000000101000000000011000000000000001000000000
000000000000000000100010110000000000000000000000000000
000000001010000111000010100000000001000000001000000000
000000000001010000000100000000001101000000000000000000
000000000000000000000010100111000000000000001000000000
000000000000001001000100000000000000000000000000000000

.logic_tile 13 6
000010001011001101000011110011011011110011000000000000
000010000110100011100010010111101111000000000000000010
111000000000000101000010110001001110000000100000000000
100000000000000101100011100001111011100000000000000000
110000101001010000000010111001111100100010000000000000
000001101010001101000010000001101000001000100000000000
000001000000000101000000001101000001100000010000000000
000010101000000001000010100011101001001001000000000000
000000000001000011100111001001011011100010110000000000
000000000000100000000000000111111010010110110000000000
000001000000101111000000011111111101111111000000000000
000000100001010001000011011101011000010110000000000000
000011000011000001000011101000011011111001000100000000
000000001010100000000000001111001001110110000000100000
000000001100000011100111000000011100100100000010000000
000000000000000000100000000101001100011000000000000000

.logic_tile 14 6
000000000001100001100010101001101101100000000000000001
000000000000111101000010111001101110000000000000000000
000000000000001101000110000001111011111111000000000000
000000000000001111000010100111001110101001000000000000
000000100000000101000110100001001010101001000000000000
000001000000011101000010100000011111101001000001000000
000000000000000111000110111101101101001000000000000000
000000000000000101100011100101101101000000000000000100
000000000000100001100111110101101110001110000010000000
000000001010001111100110010000101000001110000000000000
000100000000001000000010101001001010100000000000000000
000000000010000111000100000001111101000000000000000000
000000001011001000000011100001001110100000000000000000
000010100000101001000010111011011010000000000000000100
000000001100000001100000000011101100000000000000000000
000000000000001101000000001001011010001000000000000000

.logic_tile 15 6
000000000100001111000010001111001010010111100000000000
000000000100010001100111111111011101000111010000000000
111000000001001000000110000001011001001001010010000000
100001000000001011000011100001001101101001010000000000
010000000000001000000111000000000000000000000000000000
010000100000000011000010000000000000000000000000000000
000010100000010000000000000000000001000000100110000000
000001001000100000000010000000001011000000000000000100
000000000000000000000111000001011111010111100000000000
000000001100000000000011111101111001001011100010000000
000010100000000000000111001111101100000110100000000000
000000000010000000000000001001011101101111110010000000
000000000000001000000000010000000000000000000000000000
000000000000001011000011100000000000000000000000000000
110000000000000001000010100000000000100000010000000000
100000000110000000000111100101001111010000100000000000

.logic_tile 16 6
000000000000100101000111111001011010000010100000000000
000000001110010000000111001111111001000010000000000000
111000000001010001000000010001111110101000000000000000
100000000000100000100011010000100000101000000000000000
110000000000000000000111100000001010000100000110000010
110000000000000000000111110000010000000000000000000100
000000100001011000000111010111001001000000000000000000
000010000000000111000110000001011110000110100000000000
000000000000001111100010000000001100000100000100000100
000000001110000001000100000000000000000000000011000000
000000000000000000000000000001101101011100000000000000
000000000000000000000000000000101111011100000010000000
000000000001000001100011101101111000101001010000000000
000000000000100000000000001101000000010100000000000000
110000000000000111000111000101011001000110000000000000
100000000000000001100110001011111011000010000000000000

.logic_tile 17 6
000001000000011011100110101001001001101011110110000000
000010000000001011100000000111011000100011111000000000
111010000000000101000000010000000000000000000000000000
100000000000011001000010100000000000000000000000000000
010000001000001111000011100011001111111110110100000000
110000000000001011000000000011101001111111111001000000
000100000000000011100111110011111110000111110000000000
000000000000100000100110000101101000001111110000000000
000010100000001000000110010000011001111111100110000000
000011100001010111000011101011001011111111011000000000
000000000000001111100000000000000000000000000000000000
000000000110000011100010000000000000000000000000000000
000000000000000000000000011001011100101001010000000000
000010100110000001000011110111001000010000000000000000
010000000000000001000000000101011101111110110100000000
110000000000000000100000001111001011111001111010000000

.logic_tile 18 6
000000001000000000000010101001101011111001010100000000
000000001010100000000100000111001101010000000000000000
111000000000001011100000001101011111111001010100000000
100000001110000101100011100001011111100000000000000000
110000000000101101000000000000000000000000000000000000
110000000001010101100010110000000000000000000000000000
000010000000000001000110101101111100100000010100000000
000000000000000000100000000001111011111000100000000000
000001001010101000000110000000000001001111000000000000
000010100001000001000000000000001001001111000000000000
000000000000000000000110010011011011001100110000000000
000000000010000111000010010000001110110011000000000000
000000100000000001100111000011011100000010000000000000
000000001100000000000100000111111100000000000010100010
110000000000001001100111010001111101101000010100000000
010000000000100001000110011001011000011000100000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000011100001111010010001110000000000
000000000000000000000010001001001011100000010010000001
111000000000001101000111011000000000100000010100100000
100000000000000001000110001111001001010000100000000011
110000000000000000000010101011101110001011100000000000
110000000000000000000100001001001100101111010000000000
000000100000001001000000001000000000010000100100100000
000001000000000001100000001111001001100000010000000010
000000000000101000000110001000000000000000000100000000
000000000000010111000000000011000000000010000000000000
000010100000001101100000001001111011010001010010000100
000001000000001011000000001001001000010010100000000000
000000000000000000000010000000011110000100000110000000
000000000001010001000000000000010000000000000010100010
110000000000011011100000000101111001100000010000000000
110000000000000111100011111011011110100000000000000000

.logic_tile 21 6
000001000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
111000000000000000000000000101100000000000000100000000
100000000000000000000000000000000000000001000000000000
110000001010000101100110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000001101001010000010100000000000
000000000110000000000000001101010000000000000000100010
000001000000000000000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000101100000001101011000100000000100000000
000000000000000000000000001111001010110110100000000000
111010100000010101100000000011111101010111100000000000
100000000000000000000000000001101000001011100000000000
110000000000000101100110001001011000001111110000000000
010000000000000111000000000011001100001110100000000000
000000000000000000000000001011101101011011100000000000
000000000000000000000000000011001000101011010000000000
000000000000001000000000000000000000000000000000000000
000000001110000001000011100000000000000000000000000000
000000000000001001100000010000001110011100100100000000
000000000000000111000010001111011010101100010000000000
000000000000000000000111111101000000001001000100000000
000000000000000000000010000111001011011111100000000000
000000100000000111100111000000000000000000000000000000
000001000010000000100100000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000001001100100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000001000000010001011001011100000110000000000
000000001010000011000000001011001001110000100010000000
111010000000000000000000011011100000010000100000000000
100001000000000111000010001111001101001001000000000000
000000000000001000000011001001001101101011010000000000
000000000000100011000100000001111100001011010000000000
000000000001010000000000000101000000010110100000000000
000000000000000000000011110000100000010110100000000001
000000000010000001000011010000001110000011110000000000
000010000000100000100110000000000000000011110000000001
000010000001011000000011110111001101111011110100000100
000000000000000011000011010000011101111011110010000000
000000000000001001100000000011001001110110100000000000
000000000000000011000000000001011000111100000000000000
000000000000000000000000010000000001001111000010000000
000000000000000000000011010000001011001111000000000000

.logic_tile 2 7
000000000010001000000000000111000000000000001000000000
000000000000000111000010000000101000000000000000010000
000000000000001000000000000101000001000000001000000000
000000000000000111000011110000101110000000000000000000
000000100010000000000110110101100000000000001000000000
000011000000000000000011110000001001000000000000000000
000000000000001000000110100101100000000000001000000000
000000000000000101000000000000101110000000000000000000
000000000000000111100000010101000000000000001000000000
000000000000000000100010010000101101000000000000000000
000000000000000000000011000111000001000000001000000000
000000000110000000010000000000001101000000000000000000
000000100100001001100000000011000001000000001000000000
000011000010000111100011100000001001000000000000000000
000010100000001000000000010001100001000000001000000000
000000000000000111000011100000001111000000000000000000

.logic_tile 3 7
000010100000000000000000000011000000000000001000000000
000001000000000000000000000000001011000000000000010000
000000000111001011100010100011000001000000001000000000
000000000000100111100100000000101011000000000000000000
000000100001100000000010100001100001000000001000000000
000000000001010000000100000000001011000000000000000000
000001000111001101000111100101100001000000001000000000
000010000000101111100110110000001111000000000000000000
000000100100000011100111100011100001000000001000000000
000000001010000000010011110000001100000000000000000000
000000000000001111100000000111000001000000001000000000
000000000000001011000000000000001010000000000000000000
000000100000000011000000000001100001000000001000000000
000011001010000000100000000000101110000000000000000000
000000000000000001000000010001100000000000001000000000
000000000000000000000011010000001101000000000000000000

.logic_tile 4 7
000010000000000001100000000011000000010110100000000000
000000000000001001000011100000000000010110100001000000
111101000000001000000111010001011111110111110000000000
100010100000001111000011001111011110100001010000000000
010010000001001000000011110000000001001111000000000000
110000000000001111000011110000001100001111000001000000
000000000000000000000111010001111010110101010000000000
000000000000000000000111101101111010110100000000000000
000000000000000011100110001011101101011001110100000101
000000000000000000100000001011011000111001100011100100
000000000000001001100000011111011000111101000000000000
000000000001010011000010001101101000101011100000000000
000010000000000111000010011001101100010100100000000000
000001000010000000000011001001111110000000010000000000
000001000000000000000011100000001000000011110010000000
000010000000001001000100000000010000000011110000000000

.logic_tile 5 7
000000000010100000000110000101001000001100111100000000
000000000000000000000000000000000000110011000000010001
111000000000100000000000000111001000001100111110000000
100000000000010000000000000000000000110011000000000000
010000000011001000000000000111001000001100111100000000
100001000110000001000000000000100000110011000000000000
001100000000001001100000000000001000001100111110000000
000100000000000001000000000000001001110011000000000000
000001001111010000000000000101101000001100111100000000
000010100000000000000000000000000000110011000010000000
000000000000100000000000010101101000001100111110000000
000000000000010000000010000000000000110011000000000000
000000101001010001100000010000001001001100111100000000
000001000000000000000010000000001101110011000010000000
110000000000000000000110000111101000001100111100000000
100000000000010000000000000000100000110011000000100000

.ramb_tile 6 7
000000001110000000000000000000000000000000
000010100100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000101100000000000000000000000000000000
000001000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001010100000000000000000000000000000

.logic_tile 7 7
000000001110001000000000000000001000001100111100000000
000000000001000001000000000000001000110011000000010100
111001000010000000000110010000001000001100111100000010
100000100000000000000010000000001100110011000000000000
000000100000000000000000010101001000001100111100000000
000000001010000000000010000000100000110011000000000100
000001000000001000010000000111001000001100111100000000
000000100000000001000000000000100000110011000000000001
000110100000000001100000000101101000001100111100000100
000000000000000000000000000000000000110011000000000000
000010000001000000000000000111101000001100111100000001
000001000100100000000000000000000000110011000000000000
000010000000000000000110000000001001001100111101000000
000000000000000000000000000000001001110011000000000000
110000000100000001100000000000001001001100111100000010
100000000000000000000000000000001001110011000000000000

.logic_tile 8 7
000000000000110000000111110101001000000001010000000000
000000000110001101000011100001110000010110100000000000
111001000000000001100010001000001010001001010000000000
100000100000000111000110010001011011000110100000000100
010000000110001000000011101111011101010111100000000000
010000000000011011000011111001111101000111010000000000
000000000000100111000111100101111001101001010110000000
000000000001001111100010011011001100010101100000000010
000000100000001000000011111011111010101001000000000000
000000000001000001000010001111101100000110000000000000
000000000001010001000010001101101111010111100000000000
000000001000000000100010111101111101001011100000000000
000001000000100000000111011001111100000001010000000000
000000100001010000000111110111110000101001010000100000
000010100000000111100110100011000000001001000000000000
000001000000100000100000001101101010101001010000000000

.logic_tile 9 7
000000000000011000000000010000000000000000000000000000
000000001100101011000011010000000000000000000000000000
111000000000000111000000000001011101000110100000000000
100000100000000111000000001011011101001111110000000000
010010101000001000000111000101101010101011010000000010
110000000000001011000010001011001001001011100000000000
000001100000001001000000000001111111000010000000000000
000010100111000001000011101101001011000000000000000000
000011000000000011000111000111100000000000000100000110
000011100000000001100110000000000000000001001000000000
000000000000000000000010000111011010101000000000000000
000000000000000000000111000000100000101000000001000000
000010000000100000000110010011000000000000000100000000
000000000001000000000011010000000000000001001000000010
110000000000101111100000001000001100000010000010000100
100000000001000011000000000001001111000001000011100011

.logic_tile 10 7
000000000000100111100000000001011111111000100110000000
000000000110000000100010001011001011101110000010000001
111000100000000111000000010000000000000000000000000000
100000001000000000000010000000000000000000000000000000
010000000000100101100111101000001111100000110000000000
010000000001010000000100001011011001010000110000000001
000010100000100000000010000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000010100000100000000000000000011000010000110000000000
000001000000000000000011001101001010100000110000000000
000000000000001000000000000000000000000000000000000000
000000001000000111000000000000000000000000000000000000

.logic_tile 11 7
000000000000100101000000000000001010000011110000100000
000000000110010000100000000000000000000011110000000000
111000000000000101000000010000000000001111000000100000
100000000000001101100011110000001000001111000000000000
110010000000000000000000001000000000010110100000000000
010000000000001001000010010001000000101001010000000010
000000000000001000000000000111000000010110100000000000
000000000000000001000000000000000000010110100000000010
000000100000000111000000011101001101100101010110000000
000001000100000000100011001111101001101010010010100010
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001111001111000000100000
000010101110010001000000000101100000010110100000000000
000000000000000000000010010000000000010110100010100000
000000001100000000000010001000000000010110100000000000
000000000000000000000000000001000000101001010000100000

.logic_tile 12 7
000001000000000000000000000000000001000000001000000000
000000100000000000000000000000001100000000000000010000
000000001110000000000000000000000000000000001000000000
000000000010000000000000000000001101000000000000000000
000000101110000000000000000111100000000000001000000000
000001000001010000000000000000100000000000000000000000
000000000001010000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000010100000000000000000001000000000
000001000000010000000100000000001111000000000000000000
000000000000010000000111000000000000000000001000000000
000000000000000101000110110000001110000000000000000000
000000000000010000000010100111000000000000001000000000
000000000000001101000010110000100000000000000000000000
000000001100000000000000010000000001000000001000000000
000001000000000000000010100000001101000000000000000000

.logic_tile 13 7
000010001010000001000011111000011010101100010100000000
000000000000000000000011000111001010011100100000000010
111000001110000011100000000000001111001100000000000000
100000000000000000000010100000011100001100000000000000
110001100000000001000110001101011010110011000000000000
000011000000010111100011101001111011010010000000000000
000000000000001111100000010101000001111001110100000000
000000000000001011100011010101001011010000100000100000
000010100000001000000000001111000000101001010100000000
000001001010000011000000000101001010100110010000100000
000000000000000001100000000001001110111101010100000000
000000000000000000000000000001110000101000000000100000
000011100001011000000111000000000000010110100000000001
000000000001101101000000000011000000101001010000000000
000000000000000101100000000000000001011001100000000000
000000000000000000100000001001001000100110010000000000

.logic_tile 14 7
000010000000010000000110000000000001001001000000000000
000001000000100000000000000011001000000110000000000000
111010100000001011100000010000000000000000000000000000
100001000000000101100011010000000000000000000000000000
110001000000000101100000010101001001000000000000000000
010010000000000000000010100101111011001000000000000000
000000000001011000000110101111111101110110100000000000
000000000000001011000000000101011000110100010000000000
000100000000101000000000000000000000000000000000000000
000000000000010111000011110000000000000000000000000000
000010100001010000000000010001111100101011110010000000
000000001110100111000010010111100000000011110000100000
000000000000000001000000000000000000000000000000000000
000010100000001011100000000000000000000000000000000000
110000000000010011000000000111000000000000000100000000
100000000000000000000000000000000000000001000000000010

.logic_tile 15 7
000000001110000000000000000011100000000000000110000000
000000000000000000000000000000100000000001000001000001
111000000000000111100000000000000000000000100100000000
100000000000100000100000000000001111000000000000000101
110000100000000001000000000000000001001111000000000000
010001000000000001000000000000001010001111000000000001
000000100000000001000000000111100000010110100000000000
000001000100000000000000000000000000010110100000000000
000000000000010000000111110000001100000100000110000000
000000000000100000000011110000010000000000000000000111
000000000000010000000111000000000001000000100100000000
000000000000100000000100000000001000000000000000000101
000000000000000000000000000000001010000011110000000000
000000001010000000000011100000000000000011110000000000
110010000001010011100000000000001010000011110000000000
100001001000100000000000000000000000000011110000000000

.logic_tile 16 7
000000001010000000000000010000000000000000000110000000
000001000010000000000010000101000000000010000000000001
111000000000001000000011100101100000000000000100000001
100001000000000111000000000000100000000001000000000001
110001001000000111000000000000000001000000100110000011
010010100000100000100000000000001000000000001000000000
000010100000000101100111000000000000000000000110000011
000001000000000000000000001111000000000010000000000000
000000000010000000000000000000011110000100000110000001
000010000000000000000011010000000000000000000000000000
000000001110000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000001
000000001110100000000000000000000000001111000000000001
000000000110010000000010000000001001001111000000000000
110000000000001000000000000000000001000000100110000101
100000000000001111000000000000001001000000000000000010

.logic_tile 17 7
000000001000001001100000000000000000000000000100000010
000000000000000001000000000101000000000010000001000000
111000000000000111100000010001011000100010100000000000
100000000000001111000011101101001010101000100000000000
010000000000001111100111110000000001000000100110000000
110000000000001111100110000000001011000000000001000101
000110100001000001100111100000000000001111000000000000
000000000000000000000100000000001111001111000000000001
000000000000100000000000000000000000000000000110000001
000000000000010000000010001011000000000010000000000001
000000100000000111000000001011111001100010000000000000
000001000000100111100000000001011100001000100000000000
000010100001010000000000010001000001100000010000000000
000001000000100000000010010000001010100000010000100000
110000000000001000000000000000000001001111000000000001
100000000000001001000000000000001110001111000000000000

.logic_tile 18 7
000001001010000101000010100101100000000000001000000000
000010100000000101000011100000001000000000000000001000
111000000000000000000010100111001000001100111000000000
100001000001000000000000000000001000110011000000000000
010010000000000000000111100001001000001100111000000000
110001000001010000000100000000101110110011000000000000
000000000000000000000000001111001000001100110000000000
000000000000100101000000001001000000110011000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000000000000011100011000000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000011101111101000111110100000000000
100000000000100000000100001011110000101001010010000000

.ramb_tile 19 7
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000010001000000011011111010000001010000000000
000000000000100000100011100011111001010010100000000000
111001100000001001100000000011001001100001010000000000
100011100000000011100000000111011011100000010000100100
010000000000001000000010011101100000000000000000000000
110000000000000011000010001101000000010110100000000000
000010000000110111100010100000000000000000000100000000
000000000001010101000010110101000000000010000000000000
000000000000001000000000000111100000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000100000000110110000011110101011110010000000
000000000001010001000010001101010000010111110000100000
000000000000011000000000000000000001000000100100000000
000000000000101101000000000000001000000000000000000000
110000000000000000000110010011111011011111110000000000
100000000000000000000011010001101000000110100000000000

.logic_tile 21 7
000000001001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000100000001000000000000000000000000000000000000000
100001000110001011000000000000000000000000000000000000
000010001110000000000000001011000000010110100000000000
000001100000000000000000000001000000111111110000000100
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010001010001011000000000000000000000000000000000000
000001000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000111000000000000000100000000
010000001010100000000000000000000000000001001000000000

.logic_tile 22 7
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
100001000000000000000000000001000000000010001001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000001000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000100000111000110011001001101001000000000000000
000000000000000000100011010001111001001001000000000001
000000000000001111000011111011101000100011110000000000
000000000000000011000110000111111000101001010000000000
000000000001000000000000001000011000001100110000000000
000010000000100000000000000111011100110011000000000000
000000000001001000000111000011011101111110000000000000
000000000000101011000100000001011101011110000000000000
000000100001110000000111000000011000000011110000000000
000001000001010111000000000000000000000011110000000001
000000000000000000000010001000000000010110100000000010
000000000000000000010010001011000000101001010000000000
000010100000000001000000011101101110100000000000000000
000000000000000000000010001111011110110000100000000000
000000000000011001100010000000011010000011110010000000
000000000000100111000000000000010000000011110000000000

.logic_tile 2 8
000001000000010111100010000011000001000000001000000000
000000100000000000100011000000101100000000000000010000
000001001010001000000000000001000000000000001000000000
000010000000000101000000000000101000000000000000000000
000000000000000000000111110011100001000000001000000000
000000000000100000000111110000101011000000000000000000
000100100001000000000110100111100000000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000001000110100111100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000011100001100000000000001000000000
000000000100000001000000000000001100000000000000000000
000100000000001000000111100111000000000000001000000000
000101001000000111000000000000001011000000000000000000
000000000001010101100000000000001000111100001000000001
000000000000000000000010100000001011111100000000000000

.logic_tile 3 8
000110100001100001100000001011101000000110100000000000
000001000110000000000000001011001100000100000000010001
111000000000000111000000001101111101000100000000000000
100000000000000000000000001111001101000110100000000000
110000100001010000000111101001001100001100110110000011
110001000000001101000000000011001011111100110000000100
000000000000000111100000000000001110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000001111000011111101011110111000110000000000
000001000000001011000111010101001101100100010000000000
000000000000011011100010101000000000010110100000000000
000000000000000001100111100001000000101001010000000000
000000000000010011000111110000001100000011110010000000
000000001010000000100110110000010000000011110000000000
000000000000000000000000000000000000010110100010000000
000000001010000001000011011111000000101001010000000000

.logic_tile 4 8
000000000101000000000011101101101111010111100000100000
000000000000100000000110011001001110000111010000000000
111000000000000101000110010111001110010011100000000000
100000000000001001100011100000101001010011100001000000
000000000000000111000011111000011101000111010010000000
000010100100101111100010011101011101001011100000000000
000000000000000001000011110011001101111101000010000000
000000000000000001000110000011101001101011100000000000
000010000110011111000000000001101011110000000101000100
000001000100000111000010000101001000110110000000000000
000000000000101111010011000111101011010000110001000000
000000000001001111000011100000011011010000110000000000
000000000001010001000010001111001011010111100000000000
000000000000101001100011110101111111001011100000000000
110000000000000001000111101001011101110011110000000000
100000000000000000000110000011101111100011010000000000

.logic_tile 5 8
000000101101000000000000000111001000001100111100000001
000001000000110000000000000000000000110011000000010000
111000000000000000000000010101001000001100111100000000
100000000000000000000010000000000000110011000000000001
010001000001010001100000010101001000001100111110000000
100000100100010000000010000000100000110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000001
000010100000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000001
000000001110000000000000000111101000001100111100000001
000000000100000000010000000000000000110011000000000000
000010100000101000000000000000001001001100111100000000
000010000100010001000000000000001001110011000000000001
110001001110100001100110000111101000001100111100000000
100010000000000000000000000000100000110011000000000100

.ramt_tile 6 8
000000000101000000000000000000000000000000
000000000001110000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000001001111000000000000000000000000000000
000000001011110000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000100000000000000000000000000000
000010101101010000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 8
000000001100000001100000000000001000001100111100000000
000000000000000000000000000000001100110011000010010000
111000000000000000000000010000001000001100111100000000
100000000000000000000010000000001000110011000000100000
000000000001110000000000000000001000001100111100000000
000000000000010000000000000000001101110011000000000010
000001100000000000000000000000001000001100111100000000
000011000000000000000000000000001101110011000000000010
000000000000101000000110010000001001001100111100000000
000000000001010001000010000000001100110011000000000000
000001000000001000000000000111101000001100111100000000
000010100000000001000000000000000000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000001000001100110000111101000001100111100000000
100000000000100000000000000000100000110011000000000010

.logic_tile 8 8
000000100000100000000011111111011110000110100000000000
000001000001001001000011010011111111001111110000000000
000001000001001000000010100111001101000110100000000000
000010100000000101000100000011111101001111110000000000
000010000000000001100000000101101010100000110000000000
000000000110000000000011000111011000000000110000000100
000000000001101000000010111001011101101001000000000000
000000000001110111000010001011011011001001000000000000
000001000000000101000010001011101111000110100000000000
000000000000000000100111100001001100001111110000100000
000000000000001001000111110111001010011100000000000000
000000000000001111000011100000001001011100000000000001
000010100000001111000010000001100000001001000000000000
000000000000001111100011110111101001101001010000000000
000000000000001000000111000101111111100000000000000000
000000000000001111000010111011111110010110100000000000

.logic_tile 9 8
000010100000010111100011001111111000000000100000000010
000000000000100000000000001011011010000000110000000000
111000000000001111000110100101111000010111100000000000
100000000000000001100010100101111000001011100000000000
110000000001001001100111101111111100010100000000000000
010000000000010111000100000011001011001000000000000000
000000000000000000000011100001100001010000100000000010
000000000000000000000010000000101011010000100000000000
000100000000110000000000000000000000000000000100000000
000000000000000000000011101101000000000010001000000000
000111000000001001100000000001111010000110100000000000
000010101010001001000011000101011001001111110000000000
000010100000000000000000000000011000000100000100000000
000010100000000000000000000000000000000000001000000000
110000000000000000000000000000000000000000000000000000
100000000000101001000000000000000000000000000000000000

.logic_tile 10 8
000000000000000001100111110011111001010111100000000001
000000000000000000000011010111001100000111010000000000
111000000000001111000110000000011110110000000100000000
100000001010000101100000000000001000110000000000000000
110010000001110000000000011001001011011110100000000001
010000000000100000000010100011111011101110000000000000
000000000000000000000110010000000000000000000000000000
000000001000000000000010100000000000000000000000000000
000000000001000000000000000000011001001100000000000000
000000000000100000000011110000011000001100000000000100
000000000010000001000000001101101000000010000000000100
000000000000000001000000001111111000000000000000000000
000000000000010011100000000101111110101000000100000001
000001000001110000000000000000110000101000000000000000
110000100000000101000000010101111000101000000100000000
100001000010000000100010000000100000101000000000000000

.logic_tile 11 8
000000001010010001000010000000001000000011110000000000
000001000000000000000110010000010000000011110000000010
111000000000000000000000000101001010110000000110000000
100000000000000000000000001011101010111111000001000011
010001000000010111000111100001000000010110100000100000
010010100000000001100000000000000000010110100000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000000000010
000000000000000000000111101111111110100101010110000000
000000001010000001000000000111101100010101100000100010
000000000000000000000010000011111101111000100110000001
000000000000101001000110000101101101011101000000000111
000000000000100000000010000000000000010110100000000000
000000000000000001000000001111000000101001010000000100
000000100000000001000000010000000000000000000000000000
000001000000000111000010110000000000000000000000000000

.logic_tile 12 8
000000100000000000000000000111100000000000001000000000
000001000000000000000000000000100000000000000000010000
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000001000000000000000011100000000000000000001000000000
000000000110000000000110000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010010000100000000000000000000000
000000100001100000000000000000000001000000001000000000
000001000000100000000010010000001111000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000100000000000000101001000111100001010000000
000000001011011001000000000000100000111100000000000000
000000000000000001000010000111101000000000000000000000
000000000000000000100111100111000000010100000000000010

.logic_tile 13 8
000000100111010000000000000000011000000100000110000001
000001000100000000000000000000010000000000000011100100
111000100000000000000110100000000000000000000000000000
100001000000001111000000000000000000000000000000000000
000010100100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000011100000011000000011110000000000
000000000000000000000100000000000000000011110000100000
000111100101000000000000001000000000010110100010000000
000001001010100000000000001101000000101001010000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000

.logic_tile 14 8
000010000100000000000000001000000000010110100000000000
000000000110000000000000000001000000101001010000000000
111000000000000011100000001000000000000000000100000000
100000000000000111100000001011000000000010001000000011
110011100000010000000000000000000000000000000110000000
110010100000001001000000001011000000000010000000000011
000000000000000111000000000101100000000000000110100000
000000000100000000000000000000000000000001000000000110
000000000110000000000000001000000000000000000110000001
000000001100000000000010001111000000000010000000100000
000000000000000011100010000000000000000000100100000000
000000000000000000010100000000001010000000000010000001
000000000001010000000011100001100000010110100000000000
000000000000000000000000000000000000010110100000000000
110001000000000000000111000000000001000000100100000010
100010100110000000000000000000001100000000000010000000

.logic_tile 15 8
000010000000001111100010100101000000000000001000000000
000000000000001001000000000000001011000000000000001000
000000000000011000000110000101100000000000001000000000
000000000000001001000110100000001110000000000000000000
000000000010001001100110010001000001000000001000000000
000000100000000101100111100000101100000000000000000000
000000000000000111000010110101000000000000001000000000
000000000000000000100010100000001011000000000000000000
000000000001000000000000000001000001000000001000000000
000000000000100000000000000000001000000000000000000000
000010100000000111000000000101100001000000001000000000
000001000000100001000000000000101001000000000000000000
000010000000010000000000000101100000000000001000000000
000000000000000001000000000000101000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000100000000000000000000101100000000000000000000

.logic_tile 16 8
000010000001010111000110000011100001000000001000000000
000001000000000000100111100000001001000000000000001000
000000100000000111000011100001000000000000001000000000
000001000000000000100110100000101111000000000000000000
000000000001010111100111100001100001000000001000000000
000000000100000000000000000000101011000000000000000000
000000000000000000000110000011100000000000001000000000
000000000000000000000100000000101001000000000000000000
000000000000010000000110100001100001000000001000000000
000000000000100000000000000000001110000000000000000000
000000000000001001010110100011100000000000001000000000
000000000000000101000010000000001000000000000000000000
000000000001010000000000010011000000000000001000000000
000000000000100000000010100000101010000000000000000000
000000000000000101100000000101000001000000001000000000
000000001000100000000000000000101101000000000000000000

.logic_tile 17 8
000010100110100000000000000000000000010110100000000000
000001000000010101000000000001000000101001010000000100
000000000000010000000000000000000000001111000000000000
000000000100000101000000000000001110001111000000000100
000010100001010000000000000011000000010110100000000000
000001001110100000000000000000100000010110100000000000
000010000001000000000000000111100000010110100000000000
000001000000000000000000000000100000010110100000000000
000000000000101000000110000111100000010110100000000000
000000000000011001000100000000000000010110100000000000
000010100000000000000000000111000000010110100000000000
000000000000000000000000000000000000010110100000000000
000010100001010001100000000000000001001111000000000000
000011100000100111100000000000001000001111000000000100
000100100001001000000110000011000000010110100000000000
000001000000101001000100000000000000010110100000000000

.logic_tile 18 8
000000000000000000000111100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000010000000000000000010011011011001101011010000000000
000000000000001001000111011001101110001011100000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000011000000000010110100000000000
000010101110000000000010011001000000101001010001000000
000000000000000011100000000000000000000000000000000000
000000001000000000100000000000000000000000000000000000
000000000000000001100000000000000000010110100000000000
000000000000000000000000000001000000101001010001000000
000000000001001000000000000000001111100100000000000000
000000000000101001000000001001001100011000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000110000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
111010001110010000000000000000000000001111000010000000
100000000000000111000000000000001001001111000000000000
000000000000000000000000000000011011101101010010000000
000000000000000000000000001001001010011110100000000100
000000000000100001000000000000011000000011110000000000
000000000001000101000000000000000000000011110001100000
000010100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001111100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000010100001010101000011100000011100010101010000000000
000000000100000000000000000101000000101010100000000000
111010100000000111100000000000011100010101010000000000
100001000000001101100000000101010000101010100000000000
000000000001000011100000001111101011110010110000000000
000010000010100001100010111011001011100001110000000000
000100000000001000000111111000000001011001100000000000
000000000000001011000011010001001010100110010000000000
000000000001001001100011110101101010111111000100000001
000000000000100001000010000111111101111111100010000000
000000000000000001000000001011011000111111000100000000
000000000100000000100010001101001000111111010011000000
000000000000001001100110000111001101000010000000000100
000000000010000001000000001111001111000000000000000000
000000000000011000000110000000000000011001100000000000
000000000000101011000000001011001001100110010000000000

.logic_tile 2 9
000001001100000011100000000111100001000000001000000000
000010100000000000000010010000001001000000000000010000
111000000000011001100110010000001000111100001000000010
100000000000000001000011100000000000111100000000000000
010000100000001000000110010111101011000001000000000000
010001000100000011000010010111101010000111000000000000
000000100000010111000000001011001111001100110110000100
000001000000001001000000001111111010111100110000000001
000000001001000000000000010001011101111001100000000000
000000000000000000000010001101001111110000100000000000
000010000000001111000110100001111010000000100000000000
000000000000000101100000000111001011000001110000000000
000010100000000111000010001011111001111001100000000000
000000000000000001100100000101111111110000010000000000
000000000001010000000010011011111001001000010110000001
000000000000101011000010000101001000111111110000000100

.logic_tile 3 9
000000001110010111100110001011001010001000010110000011
000000000100000000000010100011011110111111110000000001
111000000000001001100011011101101001111001010000000000
100000000000000111000111001011111010100110000000000000
110000000000000011000000011111001010000000100000000000
010000000000000001100010000001101110001001010000000000
000000000001011111100110001011011010110111110000000000
000000000100000111100000000111001000010010100000000000
000100000001011111000000000001001111110101100000000000
000000000000001011000011100101101100110110010000000000
000000000000001000010011011001111111000100000000000000
000000000000000011000111011111111010001110000000000000
000000000000000001100000000000011000000011110000000000
000000000000001001000011110000010000000011110000100000
000000000000000000000111101011111101011101010110000000
000000000000001111000110001111101000110101010011000101

.logic_tile 4 9
000000000000000001000111000011011010000010000000000000
000000000000100000000010011111001101000000000000000000
111100001100100101000110000001011101000010000000000000
100000000001001101100010111111101101000000000000000000
000100000001000001100011101101001111110100010100000100
000110100110000001000111100101011110100000010010000000
000000000000000001100010101101101110110000000110000000
000000000110010101000100001011001110110010100000000100
000000101010001011100000011101001011111000100100000000
000010000000000001000010000101011000101000000000000010
000000001100101011100010000101001101100000000000000010
000000000000001011100100000001101111000000000000000101
000011100000110001000110011001101000100000000000000000
000010000000001001000011011111111010000000000000000010
110000000100000001000111001101111001000010000000000000
100000000000000000100010000001111100000000000000000000

.logic_tile 5 9
000001100001010000000000000111001000001100111110000000
000001000000000000000000000000000000110011000000010000
111000000000101000000000010000001000001100111100000000
100000000101010001000010000000001100110011000001000000
010000100000000000010110000000001000001100111100000001
100001000000000000000000000000001101110011000000000000
000000000010100000000110000101001000001100111100000010
000000000000010000000000000000100000110011000000000000
000000101111010001100000010000001001001100111100000000
000010101011000000010010000000001000110011000000000001
000000000000000001100000000000001001001100111100000001
000000000000000000000000000000001100110011000000000000
000000000000001000000000000000001001001100111100000010
000000000101000001000000000000001001110011000000000000
110000000000000000000000000101101000001100111100000000
100000000000000000000000000000100000110011000000000001

.ramb_tile 6 9
000000000000000000000000000000000000000000
000010000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000001000110010000000000000000000000000000
000000100100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000110000000000000000001000001100111100000000
000000000000010000000000000000001100110011000000010000
111000000000001000000000000000001000001100111100000000
100000000000000001000000000000001100110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000001000000
000000100000000000000000000101001000001100111100000000
000000000100000000000000000000100000110011000000000000
000010101110001001100000000000001001001100111100000000
000000000000000001000000000000001000110011000000000000
000100100000010000000110000111101000001100111100000000
000000001100000000000000000000000000110011000000000010
000000000000100000000000010111101000001100111100000000
000000000011000000000010000000100000110011000000000000
110001000000010001100000010000001001001100111100000000
100010000000000000000010000000001101110011000000000000

.logic_tile 8 9
000110000000000011100111101011011100000110100000000000
000000000001010000000010000111101011001111110000000000
000001000000101000000000001101101110000110100000000000
000000100001010001000000001101011001001111110000000000
000000000001001001000110110101011110110100000000000000
000010100001110101000011011011111100010100000000000000
000000000000001111100110111011111111010111100000000000
000000000000000101100011110011111010000111010000000010
000000000110001001100111000101011101010111100000000000
000000000000000111000111100111001110000111010000000000
000000000000000111100000000001011100010000100010000000
000000000100000001000011110001101100000000010000000000
000000000000000111100111110111000001010000100000000000
000000000001001111000011000101101000110000110000000100
000100000001010011100010000111111011000110100000000000
000000000010000000100110000111111100001111110000000000

.logic_tile 9 9
000010000000010111100000010111111100000000000000000000
000001000000000000000010101111101010001001010000000000
111000000110101011100000000000001110000100000100000000
100000000000010001000010100000000000000000001000000000
110010000001000001000000011101011110000001000000000000
010000001010100001000011110001001001000110000000000000
000000000000000001100011100000000000000000000100000000
000000000000000000000100000001000000000010001000000100
000000101010000000000000011101011001010111100000000000
000001000000000000000011010111101010000111010000000000
000000000000000011100010000000000001000000100100000000
000001001000100000100000000000001110000000001000000000
000011100000010011100110001001101111010111100000000000
000000000110001001000111111001011110000111010000000000
110000000000000111000110111111111010000110100000000000
100000000000000111000110001011111110001111110000000000

.logic_tile 10 9
000000100000000000000010110111100000100000010000000000
000000001000000000000110100111101001101001010001000000
111000000000000101100110100000000000000000000000000000
100000000000000000000010010000000000000000000000000000
110000000000000101000000000000011000000001010000000010
010000000010000000000000000101000000000010100000100000
000000000000000001000000000011111001101101110110000001
000000000000000000000010101011011101001000010010000011
000010000001110000000111010000000000000000000000000000
000000001011010000000111100000000000000000000000000000
000000000001001000000110110000011101000000110000000100
000000000000000011000010010000011011000000110000000000
000000001010010001000111100001000000001001000000000000
000000000000000000100000001111101010101001010000000000
000000000000001000000000011111011011000000100000000000
000000001000001011000010000111101001000000110010000000

.logic_tile 11 9
000000000000010000000000000001100000000000001000000000
000000001010000000000000000000001110000000000000000000
000000000000000111000000000000001000111100001000000000
000000000000000000000000000000001110111100000000000000
000001000000000000000000000011000000000000001000000000
000010100000000000000000000000100000000000000000000000
000000000000100000000000000000001000111100001000000000
000000000101000000000000000000001110111100000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000100000000000000000001000111100001000000000
000000100001001001000000000000001110111100000000100000
000000000001010111000000000000000001000000001000000000
000000000000000111100000000000001111000000000000000000
000000000001000000000111000000001000111100001000000000
000000000000100000000000000000001110111100000000000000

.logic_tile 12 9
000000100000110000000010100001100000000000000100000000
000001000000100000000100000000100000000001000000100011
111000000000000000000011100000000000000000000000000000
100000000010001101000010110000000000000000000000000000
110010100001000000000000001000000000010110100000100000
010000000000100000000000000111000000101001010000000000
000000000000000000000010100000000000000000000000000000
000001000000100000000100000000000000000000000000000000
000010000000000000000000011000000000010110100000000000
000000000000000000000011011001000000101001010000000110
000000000000000000000000000001100000010110100000000000
000000000000000000000011110000000000010110100000100000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110001011100000000011111011000010000000000000
000000000000001001100000001001111110000000000000000000

.logic_tile 13 9
000000100000100000000000010000000001000000100100000000
000001000000010000000011110000001010000000000000000001
111000000110000000000000000000000001000000100100000001
100000000000000000000000000000001111000000000000000000
010010100000000000000000000011011010000010100000000000
010000000100000000000000000000100000000010100000000000
000000000000000001100000000000011100000100000100000000
000000000000000111000000000000000000000000000000000001
000000100001010001100011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000001001000000000000000000000000000100100000000
000000000000001101000000000000001100000000000000000001
000000000000000000000110000000000000000000000100000000
000000000000000000000000001111000000000010000000000001
110000000100000011000000010111100001011111100000000000
100000000000000001000010000000001110011111100001100100

.logic_tile 14 9
000000000000000000000000010000000000001001000000000000
000001000000000000000011111111001101000110000000000000
000000001110001000000111000101011010110000000000000000
000000000000001011000111110011011101000000000010000000
000001000000000111100000000000000000010110100000000000
000000100000000000000010001111000000101001010000000000
000000100000000111100110000001111000010000100000000000
000000000100000000000000000111011111100000000000000000
000010100000010001000110000000000000001111000000000000
000000000000101111100010000000001100001111000000000000
000000001100000000000000000000011110000011110000000000
000000000000100000000000000000000000000011110000000000
000000000000001000000011110000011000000011110000000000
000001000100000001000111010000010000000011110000000000
000000000000000001000000001101101000100010010000000000
000000000000000000000000001001011011001001100000000000

.logic_tile 15 9
000000000000001000000010010001100001000000001000000000
000000000000000011000010100000001000000000000000010000
000000000000001101100000000101100000000000001000000000
000000000000000111000000000000101101000000000000000000
000001000000001111000111000001000000000000001000000000
000000100000101111100000000000101001000000000000000000
000000000000001000000011110101000001000000001000000000
000000000000000101000110100000101100000000000000000000
000010100001010001000010000011000000000000001000000000
000000000110000000000000000000001010000000000000000000
000010100000000001000000000001000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000001100010000000010000101100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000001000000000111100001000000001000000000
000000000000000000100000000000001011000000000000000000

.logic_tile 16 9
000000000000011111000000000101000001000000001000000000
000000000000100111100000000000001011000000000000010000
000011000000000000000011110001100000000000001000000000
000011000000001111000110010000101011000000000000000000
000000000000001001100011100001100000000000001000000000
000000000000001001100111100000101000000000000000000000
000010000000000111000011100101000001000000001000000000
000110101010000111100000000000101010000000000000000000
000010000000000000000111100011000001000000001000000000
000000000010000000000000000000101010000000000000000000
000000001110000000000000000001100000000000001000000000
000000000110000000000000000000001000000000000000000000
000000000000100000000010000111100000000000001000000000
000000000001010000000000000000001010000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000001000010000000101111000000000000000000

.logic_tile 17 9
000000100000000000000000000011000001000000001000000000
000000000000000000000000000000101010000000000000001000
000001100001000101000010100011000000000000001000000000
000011001010100000000000000000001011000000000000000000
000000000000100000000010100111000001000000001000000000
000001000000010000000010100000001011000000000000000000
000000000001000011100010000011100001000000001000000000
000000001010100101000000000000001101000000000000000000
000000000000000000000010000001100001000000001000000000
000000000000001111000011110000001110000000000000000000
000010000100000000000010000111100001000000001000000000
000000001010001111000000000000101010000000000000000000
000000000000101000000000000111100000000000001000000000
000000000001000111000000000000101011000000000000000000
000010101101000001000010000011000001000000001000000000
000000000000100000100111110000101001000000000000000000

.logic_tile 18 9
000000000000000000000000011000000000010110100000000000
000000000000000111000011101111000000101001010001000000
000000000100000000000000010111000000010110100000000000
000010100000001001000011110000000000010110100010000000
000000100001000000000000000000000000010110100000000000
000000000000001111000000000001000000101001010001000000
000000000000101000000010110101111001001000000000000000
000001000000010111000010000101111011000001000000000000
000000000000000000000111100111100000010110100000000000
000000000000000000000000000000100000010110100010000000
000000000000000000000010000000000000010110100000000000
000010000010000000000000001111000000101001010001000000
000000000000010111000000001011100000000000000000000000
000000000000000000100010001111100000010110100000000000
000000100000100000000111110001101001100010000000000000
000011100000010000000111101011011010001000100000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110010000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000110000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
111000001110101000000110000101001100010100001100100000
100010000000000001000000000101010000000001010001000000
000000000000000001100000010101001000010100001110000000
000000000000000001000010000111100000000001010001000100
000001000010100001100000000000001000000100101100000001
000000100101000000000000000101001001001000010001000000
000000000000000000000000010000001001000100101110000100
000000000000000000000010100111001000001000010000000000
000000101111000000000000010101101000010100001100000100
000001000000100000000010000101000000000001010000000101
000000000000000001000000010000001001000100101110000110
000000000000000000100010100111001101001000010001000000
110001000000000000000000000000001001000100101100000100
100000100000000000000000000101001001001000010000000100

.logic_tile 21 9
000000101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000000000000000000000000000000001100000011000100000000
000000000000000000000000000000001101000011000011000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000001111000001000011101011101100111011110100000000
000000001010000000000100001101111011010111110000000100
111000000000000000000000000000000000001111000000000010
100000000000000000000000000000001111001111000000000000
000011100100000111100010100101111110100000010000000000
000000000000000000100000000011101110100000100000000000
000000000001010001000110000011011011110010110000000000
000000000000001001100011100011101100010010110000000000
000001000000001011100110010111111011100000010000000000
000000000000101111000011110111001100010100000000000000
000000000001001001000011110111011111101001000000000000
000000000000100011100111010001001110100000000000100000
000000001110000001000000010000000000010110100000000100
000000000000000000100011110101000000101001010000000000
000000000000001111000000001011101110100000000000000000
000000000000001011000000000111101001111000000000000000

.logic_tile 2 10
000000000100000000000000000001111101110110110110000000
000000000100000000000011101011111001111110110000000000
111000100000000000000110011111011100101011010000000000
100001000000001111000010000011101110000111100000000000
000010000000000000000111100011101110101011010000000000
000000000000000000000100001111011001001011010000000000
000100000000100001000111001101011010110000010000000000
000000000001000000100100000111111100100000000000000000
000010100000001111010010011111111111110000010000000000
000000001010001011000111111111011110010000000000000000
000000001101001011100110000000011010000011110000000100
000000000000101111110100000000000000000011110000000000
000000000000010011100010000111101100100000000000000000
000000000000000001100110010011001110110100000000000000
000000000000000111000011111001101110101111000000000000
000000000000001001000011000011011101010110100000000000

.logic_tile 3 10
000001000001000000000110100001100000000000000000000000
000000100000100000000000001011000000111111110000000000
111000000000000011100010100011011010110111110100000000
100000000110001111000000001101011001111001110010000000
000000100100000011100000011111011101111110000000000000
000000000100000001100010001011111010011110000000000000
000000000000001011100011100011100001011001100000000000
000000000000000101000100000000001001011001100000000100
000011000101011001000110001101111111101011110110000000
000010100000000001100011110111011011101111110010000000
000000001100000000000010000001100000000000000000000000
000000000000000011010111000101000000111111110000000001
000001000000000000000111100101011101110110100000000000
000000000000100000000111111111011101111100000000000000
000001000000000001100000010101001100000010000000000000
000010101010000000000010001011001100000000000000100000

.logic_tile 4 10
000100000001010001000000010000000000000000001000000000
000000000000000000000011010000001010000000000000001000
000000000000000000000000000011000000000000001000000000
000010100000000101000000000000101000000000000000000000
000100100000000001000010000001001001001100111000000100
000000000000000000000000000000001101110011000000000000
000000001001010001000000000011101000001100111000000000
000000000000000000000000000000001000110011000000000010
000011100000000000000000010001001001001100111000000000
000001001000100000000010110000001000110011000000000100
000001000001000000000000010101001000001100111000000010
000000100000100011000010110000101000110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000001010110011000000000010
000000000000010000000000000001001000001100111000000000
000000000000100000000000000000101000110011000000100000

.logic_tile 5 10
000000001010001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000110000
111000000001110000000000000111001000001100111100000100
100000000001010000000000000000000000110011000000000000
010000000000000000000110000000001000001100111110000000
100000000000000000000000000000001101110011000000000000
000000100000000001100110000101001000001100111100000000
000001001110000000000000000000100000110011000000000010
000000000110000000000000010111101000001100111100000000
000000000001010000000010000000000000110011000000000100
000010100000100000000000010101101000001100111100000000
000001000000010000000010000000000000110011000000100000
000000000000000001100000000000001001001100111100000000
000010100000000000000000000000001101110011000010000000
110001000000001000000000000101101000001100111100000000
100010001000000001000000000000100000110011000010000000

.ramt_tile 6 10
000000101000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000100000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000011100010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 7 10
000000000000100000000000000000001000001100111100000000
000000100001000000000000000000001100110011000000010100
111000000001000001100000000101001000001100111100000000
100000000110100000000000000000000000110011000001000000
000010101110000001100000010101001000001100111100000000
000011000001010000000010000000100000110011000000000100
000000000000001000000110010000001000001100111100000000
000000000000000001000010000000001101110011000000100000
000011100000011000000110000101101000001100111110000000
000010100100000001010000000000000000110011000000000000
000000000000000000010000000000001001001100111100000000
000001000000000000000000000000001000110011000000000000
000101001010100000000000000101101000001100111100000000
000000100000010000000000000000100000110011000000000000
110010101110100000000000000101101000001100111100000010
100000000001000000000000000000100000110011000000000000

.logic_tile 8 10
000000000000000000000010010111111100010000110000000000
000010001010000101000110000000001000010000110000000000
111000000000011101100111011101101100101100000000000000
100000000000001011000111011001111110001100000010000000
010010000000000000000110001101111000010111100000000000
000011000111110011000110011011001100001011100000000000
000100001111010000000111101111101110100000110000000000
000100000000001001000000000101011101000000110000000000
000010000000011111100010010101000000000000000101000010
000001001110000111000011100000100000000001000000000001
000010101110000001000000000111001000100001010000000000
000000000001010000000010011011011100000010100000100000
000000000000001011100010001101001000000110100000000000
000000000000000001100000001001011011001111110000000000
110000001110011001000000010000011001000000110000000000
100000000001010011000010000000001111000000110000000001

.logic_tile 9 10
000011000000000101000111100001011100010100000000000010
000000001110000111000000000000000000010100000000000000
111000000000011001100111111111100000001001000000000000
100000001000001011100010000101101100010110100000000000
010000000000000111000010001001111111010000100000000010
110000000000001111000100000001101001000000100000000000
000010000000001101100011111011001111000010000000000010
000000000001010011100111000001011011000000000000000000
000000000101000111100011100001001110000110100000000100
000000000100100001000110101011111010101001010000000000
000001100000000101100000000101111010111000000100000000
000011000000101001010000001011011010111101000010000000
000000000000101000000011000001001111010111100000000000
000000000001011011000010010001001111000111010000000000
000000000000000011100111000111111100111000000100000000
000001000000000001100100001011001010111101000001000010

.logic_tile 10 10
000000001001010000000111000111111110010100000000000000
000000000000000000000000000101011100001000000010000000
111010000000000011100000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
010001000000000001000011100001101111010000000000000000
110000101010000000000000000000011001010000000000000001
000000000001010001100000011111101100000110100000000000
000000000000001001000011000011001101001111110000000000
000000001010001001100111011101101110011110100000000100
000000001010001111100111010111001101101110000000000000
000000000000000111000000000000011010110000000100000000
000000000000000000000000000000001100110000000000000000
000000000001011000000000001101101001000110100000000000
000010100001001001000011101111111110001111110000000000
110000000100000011100010010000000000000000000000000000
100000000000000111000110000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000111101000111100001000000100
000001000110000000000000000000000000111100000000000000
000011101000100000000011100111100000000000001000000000
000010000001010000000000000000000000000000000000000000
000100100000000000000000000111101000111100001000000000
000000000010001001000000000000000000111100000000000000
000001100001000000000000000000000001000000001000000000
000010100110100000000000000000001100000000000000000000
000000000000000000000000000111101000111100001000000000
000000000000000111000000000000000000111100000000000000
000001000010000000000000000101100000000000001000000000
000010000000000000000000000000000000000000000000000000
000000000000000011100000000111101000111100001000000000
000000000000001101000000000000000000111100000000000010

.logic_tile 12 10
000011000001010000000000000000000000000000000000000000
000001000110011111000011110000000000000000000000000000
111000000000001101100000010000000000000000000000000000
100000000000001111000011100000000000000000000000000000
010000001100001111000110100111001010111000100100000000
010000000000001111000000000101101110101110000000000010
000000000000000111000111100001111101101101110100100000
000000000000000000000110111111001000001000010001000010
000000000000010101000110010011011010100101010100000000
000000001010000111100110111111111101010101100010000011
000000000000001011100000000101111011101101110110000000
000000000000000011100000001111011111001000010000000010
000010000000000001100011110011001110101001100110000000
000000000110000000100110110011011000010101100001000010
000000000000000000000000001101011000110000000110000000
000000000000000000000010000011111111111111000000100000

.logic_tile 13 10
000000100111000000000000000101000000000000000100000000
000001000110000000000010100000000000000001000000000000
111000000001010101110000001001011111000000000000000010
100000000000100000000000000001111111100000000000000010
110000000000000000000000011000011100100000000000000000
010000000000000101000010101111011001010000000000000101
000000000000000001100011100000011010000100000100000000
000000000110000000000100000000000000000000000000000000
000000100000001000000000011001101010000000000000000000
000011100000000001000011001111011001000000100010000000
000000000000000000000110000000001100000100000100000000
000000000000110000000000000000000000000000000000000000
000000001110000000000000000000001011110000000000000000
000000000100000000000000000000011011110000000000000000
110000000001010000000110010000011011010000000000000000
100000000000000000000110001101011000100000000000000000

.logic_tile 14 10
000010100001000000000000000001100000010110100000000000
000001001000000000000000001101001110001001000000000000
111000100000000111010000000101100000000000000100000000
100000000000000000000000000000100000000001000011000000
110000000111010111000110000101001100100000000000000100
110000001100100111000000000000001010100000000001000000
000000000001000000000111001000000000010000100000000000
000000000000000001000000000111001100100000010000000000
000100000001010011100010000011100000000000000100000000
000000000000100000100000000000100000000001000010000001
000000100001010000000010000000000001000000100100000001
000001000000100001000000000000001010000000000010000000
000010000001010011100111000000001100000110100000000000
000001000110000000000100001101011110001001010000000000
110000100000000000000000000011100000010110100000000000
100001000000001001000000000000000000010110100000000000

.logic_tile 15 10
000000000000000111000000000011000000000000001000000000
000000000000000000100000000000001011000000000000010000
000000000001011111000000000101100000000000001000000000
000000000000001101100000000000001000000000000000000000
000000000000000101100011110101100001000000001000000000
000000000000000000000111100000001000000000000000000000
000010000000001101100110110011100000000000001000000000
000000001000000101000011110000101011000000000000000000
000000000000000011100000000111100000000000001000000000
000000000000100000000000000000001010000000000000000000
000010100001001000000111010011100001000000001000000000
000000000000100011000111010000001101000000000000000000
000010100000000001000000000001100001000000001000000000
000000000000000000000000000000001011000000000000000000
000010100001001000000000000111000001000000001000000000
000000000000001011000000000000001011000000000000000000

.logic_tile 16 10
000001000000001111100011100001100000000000001000000000
000000000000000111000111100000001010000000000000010000
000000000000000111000011100101100001000000001000000000
000000000000000000000111100000101101000000000000000000
000000000000000111100110100001100000000000001000000000
000000000000000111100100000000101011000000000000000000
000000100001000000000011100011100000000000001000000000
000000001000100000000000000000001001000000000000000000
000000000000010000000000000101000001000000001000000000
000000000010100000000000000000001111000000000000000000
000010000001000000000010000001000000000000001000000000
000001001010100001000000000000001111000000000000000000
000000101000100000000000000001000001000000001000000000
000000000011000000000010000000001001000000000000000000
000000100001010000000010000001000001000000001000000000
000001000000000000000010000000101111000000000000000000

.logic_tile 17 10
000100000001011000000000000011100000000000001000000000
000000000001011011000000000000001000000000000000010000
000000000000001000000000000001100001000000001000000000
000000000100000011000000000000001101000000000000000000
000000000110001000000000010101000000000000001000000000
000000000000001001000011010000001110000000000000000000
000000000000011000000000010111000001000000001000000000
000000000000001001000011000000101111000000000000000000
000000000000000000000111000101100001000000001000000000
000000000000001111000011110000001110000000000000000000
000000001001010001000010000111100000000000001000000000
000000000100000000100100000000101101000000000000000000
000000000000000001000010000101000000000000001000000000
000001000000100000100100000000101100000000000000000000
000000000000000001000010010011000001000000001000000000
000010101000000000100110100000101011000000000000000000

.logic_tile 18 10
000000000110000011100010101001111100100000000000000000
000000000000001111000100001101101011000000000000000001
111010100111001000000010110001011000100010000000000000
100000000010101011000011100011011000000100010010000000
110000000001101111100010100000011010000011110000000000
010000000000010011100000000000010000000011110001000000
000000000000000000000011110000011000000011110000000000
000000000000000000000111010000000000000011110001000000
000000000000000001000000010000000000000000100100000000
000000000000001111000011000000001010000000000011100000
000000100000000001100000000111100000100000010000000000
000001000110000000000000001001101111000000000000000000
000000000000000000000000000101000000010110100010000000
000000001110000000000011100000000000010110100000000000
110001000001000000000110011001101101100010000000000000
100010001001100000000011001111001011001000100000000000

.ramt_tile 19 10
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000001000000110011000001000000100101110100001
000000000000000001000010000001001000001000010000010000
111000000001000001100000001000001000000100101110000000
100000000001101001000000000101001100001000010011000000
000000000000000000000000001000001000000100101110000000
000000000000000000000000000001001001001000010000000100
000001000000000000000000011000001000000100101110000000
000000100010011001000010000101001001001000010000100100
000000000000000001100000001000001001000100101110000100
000000000000000000000000000001001100001000010000000000
000001001110101000000000001000001001000100101100000100
000000000000010001000000000101001000001000010000000000
000000000000000000000000001101101000010100001100000100
000000000000000000000000000001100000000001010001000000
110001000000000000000110001111101000010100001110000000
100000101000000000000000000101100000000001010001000000

.logic_tile 21 10
000000000000000000000000000111000000010110100010000000
000000000000000000000000000000000000010110100000100000
000000001100000101100000000000000000001111000000000000
000000000000001101000000000000001101001111000001000000
000000000000000000000110000000011110000011110001000001
000000000000000000000000000000000000000011110000000000
000010100000000000000000011111101111100010000000000000
000010000000000000000010000001111100000100010000000000
000000000000000000000010100000001110000011110000100000
000000000000000000010100000000010000000011110000000000
000000001110000111100111101101011001001000000000000000
000000000000000000100000001011101011000000000001000000
000000001010001000000010001111000000000000000000000000
000000000000001111000010110111000000101001010000000000
000000000000001101000010100000011110000011110000000000
000000000000000111100100000000010000000011110001000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000001001001000011100000000001001111000000000000
000000001010100011000000000000001101001111000000000001
111000000000000000000000000000000000001111000000000000
100000000110000000000000000000001001001111000000000000
000000000000100101000000000000011100000011110000000000
000000000000000000100000000000010000000011110000000100
000000000000000000000000001001000000111111110100000000
000000000110001001000000001111000000010110100000000001
000000000000000101000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000010000000000000000111000000001110000011110000000000
000000000000000000000110010000010000000011110000000001
000000000001000011100011000101101100101000010000000000
000000000110100000000000000101001110001000000000000000
000000000000000011100000010111100000010110100000000000
000000000000000000100010000000000000010110100000000000

.logic_tile 2 11
000000101101000111100000001001001110101111010100000000
000000000000100000100010101111011001011111110010000000
111000000001010101000010000011001010110011110100000000
100000000000000000100110111111101011111011110010000000
000000000000001101000000010000000001001111000000000000
000000000000000111000011100000001101001111000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000001000000000000000000001111000000000000
000000000000000000100010100000001110001111000000000000
000000000000001000000000000011111111101000000000000000
000000000000000011000010010011001000100000010010000000
000000000000000001000000000101000000010110100000000100
000000001010000000100010010000000000010110100000000000
000010000000000101000110000001111101100000000000000000
000000000000000000100010110011101111111000000000000000

.logic_tile 3 11
000010001110000001100000001101011110110100010100000000
000000000000000000000011111011101100010000100001000010
111000000000000000000000000101111100101001000100000001
100000000001000000000000000111011011101010000000000000
000000000000000111100000000011101011100001010110000000
000000000100001001000010001011111101100010010001000000
000010100000001001000000000101001110000010000000000000
000000000000001111100000001011001110000000000000000010
000000000001011000000110111101001010111000100100000000
000000000000101011000010101011101110010100000010000000
000000000000001000000011100001011100101000100110000000
000000000000000001000111101101111101101000010010000000
000000100000001101100000001000011110010101010010000000
000001000000000101000000001111010000101010100000100000
110010100001011001100111011111111100000010000000000001
100000000110000101000010110101001000000000000000000000

.logic_tile 4 11
000000100000000101100000000001001001001100111000000000
000000000000000000000000000000001100110011000000010000
000000100000000011100111100011101001001100111000000000
000000000000000000000100000000001010110011000000000000
000001000000001000000000010101001001001100111010000000
000010101000000101000010100000101100110011000000000000
000000000000001000000000010011101001001100111000000000
000000000000000101000011010000001001110011000000000000
000000000000000000000000000101001001001100111000000000
000001000000100000000000000000001100110011000000000010
000000000000000000000000000011101000001100111000000000
000000000000000001000000000000001110110011000000100000
000000000000001000000000000001101001001100111000000000
000010100000101101000000000000001100110011000000100000
000010000000000000000000000011101001001100111000000000
000000000000000000000000000000001011110011000000000010

.logic_tile 5 11
000000000001010000000000000101001000001100111100000000
000000000100100000000000000000000000110011000010010000
111000000000001000000000010000001000001100111100000000
100000000000000001000010000000001100110011000010000000
010000100000101000000000000111001000001100111100000001
100000000110010001000000000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000001100000000000000000000001101110011000010000000
000000100001010001100110000000001001001100111100000001
000000000000000000000000000000001000110011000000000000
000000001000000000000110000111101000001100111100000001
000000000000000000000000000000000000110011000000000000
000000000001010000000000010000001001001100111100000000
000000000000100000000010000000001001110011000000000010
110010100000000001100000000000001001001100111100000001
100001000000000000000000000000001101110011000000000000

.ramb_tile 6 11
000000000000100000000000000000000000000000
000000100111010000000000000000000000000000
000010000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001010000000000000000000000000000000
000010101110100000000000000000000000000000
000000001010010000000000000000000000000000
000001001010000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000110000000000000000000000000000000

.logic_tile 7 11
000000101000000001100000000101001000001100111100000000
000001000110000000000000000000000000110011000000010000
111000000000101000000000000000001000001100111100000000
100000001001000001000000000000001000110011000000000000
000000100000001000000110000000001000001100111100000000
000001000000000001000000000000001101110011000000000001
000010100000000000000000010101001000001100111100000000
000000000110000000000010000000100000110011000000000100
000000000000000000000000010000001001001100111100000100
000000000001000000000010000000001000110011000000000000
000010000000000001110110000000001001001100111100000000
000000000110000000000000000000001100110011000010000000
000000000000000000000000000101101000001100111110000000
000000000000000000000000000000100000110011000000000000
110000000000000000000000000000001001001100110100000000
100000000000000000000000000000001101110011000000000000

.logic_tile 8 11
000010100001010111000010101001011100110000100000000000
000010000000000000000000000001001010100000010000000000
111000000000001111100000001111101010010111100000000000
100000000000000011100000001111111110001011100000000000
110010100000011011100010001101101100010111100000000000
010001000000001011100110011101001011000111010000000000
000000001110000001100111100101011011100001010000000000
000001000000000111000111110101001011000001010001000000
000001000000000111100111000000011110000100000100000000
000000000000000101000010000000000000000000001000000000
000001001110100111100000010111000001001001000000000000
000010100001000000000010001111001010101001010000000000
000000000000001001100111101101011000010111100000000000
000000000001010111000011110111101100000111010000000000
110010000000101001000010010111011100000100000000000000
100000000001000011000010011011111001001100000010000000

.logic_tile 9 11
000010100000010000000000001101111101000010000000000000
000001001010001101000011101111101010000000000000000000
111000001010001111100000011111111100101000010000000000
100000000000000101000011010001011110000000100000000000
010000000000010000000000000111101011100000000000000001
010000000000100001000010010011101011000000000000000000
000000000000000001100010010001111110010100000000000010
000000000000000000100010000000110000010100000000000000
000000000001011000000000001001101011101000010000000000
000000001010100001000000000011011101001000000000000000
000000001110001001100000001001000000101001010100000001
000000000000111011000011100011000000000000000000000000
000010000000001000000000001101100000101001010100000000
000000001100000101000000000001100000000000000000000000
110000001110000111000110000111111000101000000100000000
100000000000000000000011000000110000101000000000000001

.logic_tile 10 11
000000000000000001000011111000001100001111010100000000
000000000000000111100011010101001011001111100000000000
111000000000000101000010000011000000101001010000000001
100001000100001001000100000101101001011001100001000000
000000000000011000000110001001111110100000010000000000
000000000000000001000000001011111100010000010000000000
000000100000100011100111001001111110000000000000000000
000000000001000111100100000111001101001001010000000000
000000000001000001100011100001101000101001010000000000
000000000000001111100011111111110000101010100000000010
000000100000001000000000001001001000010111100000000010
000001000000000111000010010101011000000111010000000000
000000000000010001000010000101011111100000010000000000
000001000000000000100100000111011011010000010000000000
110000100000000111000000000001011101010111100000000000
100000000001011111000011100001001000000111010000000001

.logic_tile 11 11
000000000000000000000000000001100000000000001000000000
000000000100000000000000000000100000000000000000010000
000000000000000000000010000000001000111100001000000000
000000000000000000000100000000001010111100000000000000
000000000001000000000000000011100000000000001000000000
000001000000100111000000000000000000000000000000000000
000100000000000000000000000000001000111100001000000000
000000000000000000000000000000001010111100000000100000
000010000000000000000000000000000001000000001000000000
000000000110000000000000000000001110000000000000000000
000000000001000001000000000000001000111100001000000000
000000000000000000100010010000001010111100000000000000
000000000000000000000000000000000001000000001000000000
000000001010100000000000000000001101000000000000000000
000000000000000101000000000000001000111100001000000000
000000000000000000000000000000001010111100000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000100000000011100000000000000000000000000000
100000000001010000000110110000000000000000000000000000
110000000000000011100000000000000000000000000000000000
010000001110001101100010110000000000000000000000000000
000000001010000011100111100101001001111111110110000000
000000000010000000000000001111011110101111111000000000
000101000010000000000000000000000000000000000000000000
000000100100000000000011110000000000000000000000000000
000000000000000000000011000101111000000010000000000000
000000000000000000000000001101011010000000000000000000
000000000001010000000000011001111100111101010000000000
000000001010000000000011101101110000010100000000100000
110000000000000001000000000000000000000000000000000000
110000000000001111100000000000000000000000000000000000

.logic_tile 13 11
000001000000100000000111100000000000000000100100000000
000010100101000101000100000000001000000000000000000000
111000000000000000000000000000011010000100000100000000
100000000000000101000000000000000000000000000000000000
110000100001010101000010101001000000010110100000000000
010001000110000000100000001011100000000000000000000000
000000000000100101000000000000000000000000100100000000
000000000001001101000000000000001100000000000000000000
000000000000000001000011111101101100100000000000000001
000000000110000000000011010001011010000000000000100000
000000000000000000000110011000001110010100000000000000
000000000000000000000010011011000000101000000000000000
000000000001010111000010000000000000000000100100000000
000000000100000000100000000000001011000000000000000000
110000000000000000000000000111000000000000000100000000
100000000000000000000000000000100000000001000000000000

.logic_tile 14 11
000000000000000000000000001101101111010110100010000000
000000000000000101000010010111101000100000000000000000
111010000000000111100111010000000000010110100000000000
100000000111010101000110101011000000101001010000000000
110000000000001111100000000001100000000000000100000000
110000000100000101000010100000100000000001000000000001
000001001101000000000010100101001111111001110000000000
000010100000101111000110101101001000111110110011000010
000000000000000000000111100000000001001001000000000000
000000000000000001000011111001001001000110000000000000
000000000000000000000011101011011011100010000000000000
000000000110000000000000000101111101000100010000100000
000000000000000111100111000111011110000010110000000001
000000000000001101000100000001001100000001010000000000
110001000011011001000000000000001000001100000000000000
100000101010000011000000000000011010001100000000000001

.logic_tile 15 11
000000000000000101100000000011000000000000001000000000
000000001000000000000000000000001011000000000000010000
000010001100100000000000010111000000000000001000000000
000001000001001101000011100000001010000000000000000000
000000000000000101000010100101100000000000001000000000
000000000000001101100100000000101010000000000000000000
000010000000000101000000000001100001000000001000000000
000000000000000000100010000000001101000000000000000000
000000000000000111100010000001000000000000001000000000
000000000000000000000100000000001111000000000000000000
000010100001010000000010000101100000000000001000000000
000000001010000000000100000000001101000000000000000000
000000000000000111100111100111000001000000001000000000
000000000000000001100000000000001001000000000000000000
000000100000010000000000000000001000111100001000000000
000001000000000000000000000000000000111100000000000010

.logic_tile 16 11
000000000001010000000010100101100000000000001000000000
000000000110000000000110110000001001000000000000010000
000000000000100000000000000101100001000000001000000000
000000000000010000000000000000001011000000000000000000
000000000001000101000011100101000000000000001000000000
000000001000010000100111100000101010000000000000000000
000000001100001101000011110111100000000000001000000000
000000000000001011100111010000001001000000000000000000
000000000000000000000000000011100001000000001000000000
000001000010100000000000000000101111000000000000000000
000000000001110001000010000101100000000000001000000000
000000001111010000000100000000101110000000000000000000
000000000000011001000000000011100000000000001000000000
000010001000001011000000000000001011000000000000000000
000001000000000001000010000111000001000000001000000000
000010100001001001000000000000001110000000000000000000

.logic_tile 17 11
000000000001000111000000000111000001000000001000000000
000000001000000000100000000000101111000000000000010000
000000000001010000000000000011000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000100000000000000010101100000000000001000000000
000000000000000000000011100000101110000000000000000000
000010000000000001000010000101100000000000001000000000
000000000000000000100010000000101000000000000000000000
000000000000001000000000010111100001000000001000000000
000000001000000111000010100000001110000000000000000000
000000000001000101100010100011100000000000001000000000
000000000010100000000110010000101011000000000000000000
000000000000000001000000010011100001000000001000000000
000000000010100000100011100000101010000000000000000000
000001000001101001000110100011000001000000001000000000
000000100011110101100011110000001100000000000000000000

.logic_tile 18 11
000000000000000111100000000000000000010110100000000000
000000000010000000100000000101000000101001010010000000
000000000000000000000000001111011110110011000000000000
000000000000000111000000001011011010000000000000000001
000000100000000111000011100000000000010110100010000000
000000000000000111000000001101000000101001010000000000
000001001000000000000000011011111101100010010000000000
000010000000000101000011101101101100000110010000000000
000000100000000000000000001000000000010110100010000000
000000000110000000000000000001000000101001010000000000
000000000001001111000010000000000001001111000010000000
000000000110101011100010000000001010001111000000000000
000000000000000111100000001000000000010110100000000000
000000000000000000000000000011000000101001010010000000
000001000000000000000011100000000000010110100000000000
000000100000000000000100000001000000101001010000000001

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000101001000010100001100000000
000000000000000000000000001011000000000001010011010000
111000000100000000000000010101001000010100001100000000
100000000110000000000010001111000000000001010011000000
000000000000001001100000010101001000010100001100000000
000000000000000001000010001011100000000001010000000100
000001001100000000000000000000001000000100101100000000
000010100000000000000000001111001101001000010001000101
000000000000000000000110000000001001000100101100000000
000000000000000000000010101011001100001000010001000100
000001101101011001100000000000001001000100101100000000
000011100001010001000000001111001100001000010001000101
000000000000000000000000000000001001000100101110000100
000000000000000000000010101011001001001000010010000000
110000001010100000000110000111101000010100001100000000
100000000001010000000000001111100000000001010001000000

.logic_tile 21 11
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000001101110100010000000000000
000000000000000000000000001111001001001000100000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000001010000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000001010000000000000000000000110000110000001000
000000101010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000010100001000000000110010111100000000000001000000000
000000000110101111000110010000001101000000000000001000
000000000000001011000000000111001001001100111000000000
000000000110001001100000000000001010110011000000000000
000110000000000101000000000011101000001100111000100000
000100000000000000000000000000101000110011000000000000
000000000000000000000010110001101001001100111000000001
000000000000000101000011100000001011110011000000000000
000000000000100000000011110011101000001100111000000000
000001000001000000000010110000001010110011000000000010
000000000001000011100011000001001001001100111000000000
000000000110100000000000000000101000110011000000000000
000100000000000111000011100001001000001100111000000000
000100000110000000000100000000101111110011000000000000
000010000000001000000000000101101000001100111000000000
000000000000001011000000000000101101110011000000000100

.logic_tile 2 12
000110000001000001000010000011100001000000001000000000
000101000110100000000010000000101011000000000000000000
000001000000011111100000000001101000001100111000000000
000010000000101011000011010000001110110011000000000000
000000000000000000000011100001101000001100111000100000
000000000000000000000100000000001011110011000000000000
000010100000000000000111010011001001001100111000100000
000000000000001001000111100000001010110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000001000010000000101110110011000000100000
000000100000000000000110100001101000001100111000000000
000001000000000000000100000000101001110011000000000000
000000000000100001000000000111001000001100111000000000
000000000001000001000010000000101101110011000000000000
000000000000000000000000000001001000001100111000000100
000000000000000000000000000000101000110011000000000000

.logic_tile 3 12
000100000000000001100011111111001010110101100000100000
000000000000000000000011101011011110111001100000000000
111000000000010000000110111101111110111111100000000000
100000000100001001000111010111011111010110000000000000
000001100001000001000000000000001100001100110000000010
000001000110000000100010000000001111001100110000000000
000000000000001111000011100111001000110101110000100000
000010000000000001000010110001011011100101010000000000
000000000000001101100000001001011100111110000000000000
000000001010001011100010001101111101101101000000000000
000000000000000001000010011001111001101111010100000001
000100000000000000000010001101101010011111110000000000
000010000000000111000111001111111100101011110000000000
000000000000101001000011111111001100001011100000000000
000000000000000000000011100101001111111101000000000000
000000001110000001000100001101001001010111010000000100

.logic_tile 4 12
000001000000010001000000010011101000001100111000000010
000010100000000000000011100000101010110011000000010001
000000000000000000000000000101001000001100111000000010
000000001010000000000000000000001100110011000000000001
000000000001000001000000000111001001001100111000000100
000000000100100000000000000000001101110011000001000000
000000000000000000000000010101001000001100111000000010
000000000000000000000011010000001111110011000010000000
000100000001000011100000000111001000001100111000000000
000000000110000000100000000000001001110011000000000100
000010000000000000000010000101001000001100111000000000
000001000000000000000110000000001000110011000000000001
000110000101101000000000010111101000001100111000000011
000000000000101111000011000000101010110011000000000000
000000000000000000000000000101001001001100111000000100
000000000000000000000011000000001011110011000001000000

.logic_tile 5 12
000000000100001000000000000000001000001100111110000000
000000000110000001000000000000001000110011000000010000
111000000000000000000000000111001000001100111100000000
100010000001000000000000000000000000110011000000000001
010000000101000000000000010101001000001100111110000000
100000000100000000000010000000100000110011000000000000
000000000000100000000000010111001000001100111100000000
000000100001000000000010000000100000110011000000000100
000000000001010000000000000111101000001100111100000100
000000000000010000000000000000000000110011000000000000
000001101100000001100000000000001001001100111100000001
000010000000000000010000000000001100110011000000000000
000010100011110001100110000101101000001100111100000000
000000000100010000000000000000100000110011000000000001
110000100000001000000110000111101000001100111100000001
100001000000100001000000000000100000110011000000000000

.ramt_tile 6 12
000000000001110000000000000000000000000000
000010000100010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000010000000000000000000000000000
000010100001000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000010000000000000000000000000000
000000100000100000000000000000000000000000
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101010000000000000000000000000000
000000000000010000000000000000000000000000
000011000000000000000000000000000000000000
000011101010000000000000000000000000000000

.logic_tile 7 12
000010100000001101000111100111101010001001010000000000
000000000000001011000111100000111110001001010000000000
000001000000001000000111111001001101000110100000000000
000010100000001011000111011101001110001111110000000000
000000000000000001100111000000001000001001010000000000
000000100110000101000110000101011011000110100000000000
000010001100011000000010110001001110110100000000000010
000000000000100011000011000111111001101000000000000000
000010100000001000000000000001111011000110100000000000
000000000000001111000000000111111011001111110000000000
000000000000001000010000001111011110010111100000000000
000000000000001111000000001101011010000111010000000000
000010100000001111000011101101111111000110100000000000
000000000000000001100000000001001100001111110000000000
000000000101010000000010010111011001010111100000000000
000000000001101111000010000001011011000111010000000000

.logic_tile 8 12
000010000000100000000011100111000000011111100010000000
000000000110010101000110100000001110011111100000000000
111000000000000111100000011111011100010111100000000000
100000001100000101000010000111111100000111010000000000
110011100000000011000111100001111011101001000000000000
010010000100000111000010110011001111000110000000000000
000001000000000000000111101101001010101001010110000100
000000100000001101000011101111100000010101010001000000
000010100011000011100011101101001011100010110000100000
000000001010101111100011110011011011101011110000000000
000000000001000000000010000001011001010100000000000000
000000000000101111000011001101011000000100000000000001
000000100000010001100111001001011101010111100000000000
000001000000000001000000000111111000000111010000000000
000000000000000111100010000000001001011100000000000000
000000000000000011100011101011011011101100000000000000

.logic_tile 9 12
000110000001000000000000010000011000000100000100000000
000000000100001001000011110000010000000000001000000000
111001000000100101000010100000000001010000100000000000
100000100001010101000110100101001000100000010000000100
010000000000001101000011101111011101010111100000000000
010000001100000001000100000111101111001011100000000000
000000000000000000000000001001001111100000000000000000
000000000010000001000010001011001011110000100000000000
000100000000011000000110100111011110101111010000000000
000010100000100101000000000101001011111111100001000001
000000000000001011100010010001111100000001010000000100
000000000110001001100011010000100000000001010000000000
000000100000000011100011101011011111111110110000000000
000001001110000111000110001011101000110110110011000000
110000100000001001000110101011001110000110100000000001
100001001010000011100100000101011111010110100000000000

.logic_tile 10 12
000010000001111000000110100111111001101000000000000000
000001000000011111000011101111111010100000010000000000
000000100000000111100011100000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000001111110000000000000000001001111101000010000000
000001000000101001000011110001011011111110000000000001
000000001100000111000010001001011110010110100000000000
000000000000000000100010100011000000000001010000000000
000111000000000011100000001001111010111100000010000000
000000000000000000100000001101010000111101010000000000
001000000000010001000110110011111110010111100000000100
000000000100000000000110010101111011000111010000000000
000000000000011000000111000011011101111001000000000001
000000000000001101000100000000011001111001000000000000
000000000000000111000010001111101000000110100000000000
000000000000000000000011010001011110001111110010000000

.logic_tile 11 12
000000000000000000000011100011000000000000001000000000
000000000000000000000100000000100000000000000000010000
000000000000000111100000000011101000111100001000000000
000010100001010000100000000000100000111100000000000000
000100000001010000000000000001000000000000001000000000
000010000100000000000000000000100000000000000000000000
000000000001010000000000000011101000111100001000000000
000000000000000000000000000000100000111100000000000010
000000000000000000000011000001100000000000001000000000
000000000110000000000100000000000000000000000000000000
000000000000010000000000000011101000111100001000000000
000000000000000000000011110000100000111100000000000000
001000000000000000000000000111000000000000001000000000
000000000000001001000000000000000000000000000000000000
000100000000000000000000000011101000111100001000000000
000000000000000000000000000000100000111100000000000000

.logic_tile 12 12
000000000000000101100110101001111110111000100100100000
000000000000010001000110111011011100011101000010000010
111000000000010101100000010101101100000001010000000000
100000000000000000000011100000010000000001010000000000
010010100001110101000110001001011111111000100110000100
010010000100010000100000001011001001011101000000100010
000000000001000101000110110101111100110000000110000000
000000000000000000000011011001111110110011110000000010
000000000000100111000000001011111011111000100110000000
000000000000000111000010001011011110011101000000100010
000000000000001001100110000001011110101000110000000000
000000000000001011100111010000011111101000110000000010
000010000000000000000000001011101101111000100100100001
000000000000000001000010011011101100011101000000000111
000000000000100011000111000101001010000010100000000000
000000000000011111000111100000100000000010100000000000

.logic_tile 13 12
000000000001001101000010101000001000100000000000000000
000000000000001111000110100001011111010000000000000000
111001000001001000000111110111101001010000000000000000
100000100000001011000011100111011010000000000000000000
110000000000000000000111000111111001101001100110100000
010000000000000000000010110001111001010101100000000010
000000000000101000000110101101001001010000000000000000
000000000001000101000000000101111100000000000000000001
000010000000000000000000001011101010001000000000000000
000001000001000000000010111101011011000000000000000000
000000000001010001100110000101101001100000000000000000
000000000000000101100000001101111101000000000000000000
000000000000000000000110000001000001010000100000000000
000000000000001101000000000000001100010000100000000000
000000000000000101000000001111100000000000000000000000
000000000000000000100011010101001110001001000000000000

.logic_tile 14 12
000010000000000000000010000000000000000000000100000000
000001000110000000000000000011000000000010000010100010
111010100000000111000011110000011000100000110000000000
100000000000001101000111111011001100010000110000000000
110010000000000001100111100101101101001011100000000000
110000000000000000000100001101101111101011010000000000
000001000000000000000111111000011101110110100000000000
000000100010000101010010101011001001111001010010000010
000000000010001101000110001011011011011110100000000000
000000000100000011100100001001001111101110000000000000
000000000000101001100111000111111011010110110000000000
000000000001000011100000000011111100010001110000000000
000000100001000000000110000001000001010110100000000000
000001000000000000000000000101101111001001000000000000
110000000001000000000010100000000001000000100100000001
100000000100100000000100000000001000000000000010000011

.logic_tile 15 12
000010100000000000000110101000000000010110100000000000
000000000000000000000111110001000000101001010000000000
111000000000011000000000000000000000001111000000000000
100000000000000111000000000000001001001111000000000000
010000000001010111100110110011100000010110100000100000
110000000000100000100011010000100000010110100000000000
000000001110000000000111100000001010000011110000000000
000000000000000000000000000000000000000011110000000000
000000001100000000000000000000000000001111000000000000
000000000000000000000000000000001001001111000000000000
000001000000010000000010000000011010000011110000000000
000010100000000000000000000000010000000011110000000000
000010000001010000000000000000001110000011110000000000
000001000000000001000000000000000000000011110000100000
110000100001010000000000000000000000000000000100000000
100001000000000000000000001101000000000010000010100001

.logic_tile 16 12
000000000000100000000011110001001001011100000000000000
000000000011000000000111110101101000111100000010010000
111000000001001111000000000000000000010110100000000000
100000000000101111100000000011000000101001010000000000
010000100000011001000000000000000000010110100000000000
010000000100000001000000001111000000101001010000000000
000000100000000111100000000000000001001111000000000000
000001000000000000000000000000001000001111000000000000
000010100000000111000000000000000001000000100100000000
000001001000000000000000000000001100000000000000100101
000000000000001000000000000000000001001111000000000000
000000000000000011000000000000001110001111000000000000
000010000000000000000010001101000001101111010000000000
000001000000000000000100000101001110001111000001100000
110000000000010001000000010000000001001111000000000100
100000000100101001000011100000001111001111000000000000

.logic_tile 17 12
000000100000000101100110110011100000000000001000000000
000001000000000000000010100000001001000000000000010000
000000000000000001000000000101100001000000001000000000
000000000110010000100010110000001101000000000000000000
000000000000000000000000000001000000000000001000000000
000000000010000000000000000000001110000000000000000000
000000000000010101100000000111000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000001001011100000010001100000000000001000000000
000000000000000111100011000000001101000000000000000000
000001000000000001010010000111100001000000001000000000
000000001110100000100100000000101110000000000000000000
000000000000000001000010000111100001000000001000000000
000000000010000000100100000000101001000000000000000000
000000000000100000000010000011000000000000001000000000
000000000110001101000111110000001100000000000000000000

.logic_tile 18 12
000000000001000001100110000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000110000000000000000000011110001100111100000001
100000000001000000000000000000001000110011000000000000
000000000001010000000000010101001000001100111100000001
000000001000000000000010000000100000110011000000000100
000010101010001001100000000000001000001100111100000001
000000000000000001000000000000001001110011000000000000
000010100000000000000000000101101000001100111100000000
000001000000000000000000000000000000110011000000100000
000000100001010101000110010101101000001100111100000000
000001000110000000100010000000000000110011000000100000
000011100000000000000000000000001001001100111100000000
000011000000000000000000000000001101110011000010000010
010000000000000101000000000000001001001100111100000000
000000000000000000100000000000001101110011000000000010

.ramt_tile 19 12
000000000001100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000100000010000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000001100000010000001000000100101100000000
000000000000000000000010001011001100001000010011010000
111000000000011000000000000000001000000100101100000000
100001000000000001000000001111001000001000010011000000
000001000000000000000000000000001000000100101111000000
000010000000000000000000001011001001001000010010000000
000001000000100000000000000111001000010100001110000000
000010100001000000000000001111100000000001010001000000
000000000000001000000000010000001001000100101100000100
000000000000000001000010101011001000001000010001000000
000000000111010000000110010111101000010100001110000100
000000000001010000000010001111000000000001010000000000
000000001010000000000110010000001001000100101110000100
000000000100000000000010101011001101001000010000000000
110000001010000001100000000011001001000100100100000000
100000000000010000000000000000101101000100100011000000

.logic_tile 21 12
000000000000000111100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000010011000000000000000100100000
100000000000000000100011100000100000000001001000100001
010000000000001000000110001101100000000000000000100000
110000000000001011000000001011000000010110100000100000
000000000001010000000111100000011110110110100000000000
000000000000001101000110111001011000111001010000000000
000000000000000000000000000101111000000010100010000000
000000000000000000000011110000000000000010100000000000
000000000000000000000000011000000001001001000000000000
000000000100000000000010000001001011000110000000000000
000000000000000000000000001001111011010001110000000000
000010000000000000000000001101011001111001110000000000
110010100000010001100111000011111110011111110000000000
100000001010000000000100001001101010101001010000100000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.logic_tile 1 13
000001000001000011100111000011001000001100111000000000
000000100100000000100110000000001011110011000000010100
000000000000001000000000000101101001001100111001000000
000000000000001111000000000000001110110011000000000000
000000000000111111000010000101101000001100111001000000
000001000101010011100000000000001010110011000000000000
000000000000001001000010000001001000001100111010000000
000000000000001011000000000000101000110011000000000000
000010000000000001000010000001001000001100111000000000
000000000000000000000000000000101111110011000000100000
000000000000000011000000000111101000001100111000000000
000000000100000000000000000000001010110011000001000000
000000000000000000000010000011001001001100111000000000
000000000110000000000000000000101011110011000010000000
000000000000000011100000000001101001001100111000000000
000000000000000001100000000000001100110011000000100000

.logic_tile 2 13
000010000000000000000111000101101000001100111000000000
000000001000000000000110010000101011110011000000110000
000000000000001111100000000101101001001100111000000000
000000000000000111000000000000001111110011000010000000
000000000000100000000111000111001001001100111000000000
000000000110000000000011100000001000110011000000000000
000000000000000011100011110101101000001100111000000000
000000000000000000000011010000101111110011000000000000
000000000000011000000000000011101001001100111000000100
000010000000001111000011100000101111110011000000000000
000000000000000000000010000011001001001100111000000000
000000000000000000000100000000001000110011000000000000
000000000110000000000000010001001000001100111000000000
000000000000000001000011000000101101110011000000000000
000000100000000000000010010001001000001100111000000000
000001000000000000000111000000101011110011000010000000

.logic_tile 3 13
000010100001010001100110110001101111100000000000000000
000000000110001101000010101011111001111000000000000100
111000000000000101100111100011101100101000010000000000
100000000000000111000011001111111001000000100000000000
000000000000000101100000010011011110101011010000000000
000000000000001011100010000011011111000111100000000000
000000000000000000000111110001001110110111110100000000
000000000001000000000110101101001000111001110011000000
000010100001001011000011100101001110101000000000000001
000000000010001111000011001001011101100100000000000000
000000000000001000000000011001101010000010000010000001
000000000000000111000011110111001101000000000010000010
000110000000000001000111001111011000101000010000000000
000000000010000000000011101101101101001000000000000000
000000000000001000000000001011101100100000010000000100
000000000000000011000010001101011111100000100000000000

.logic_tile 4 13
000010100001000111100000000111001001001100111000000000
000001001010100000000011100000001110110011000001010000
000000000001010000000000000001001000001100111000000010
000000000000000000000000000000101110110011000000000000
000010000001000111100000000001001001001100111000000010
000000000000000000000000000000001111110011000000000000
000000000000100000000011100101001000001100111000000000
000000000001010000000000000000001101110011000000000010
000000000000010000000010010111001000001100111000000100
000000000000000000000011000000101010110011000000000000
000000000000001000000000000011101000001100111000000010
000000101010000011000000000000001110110011000000000000
000001100000000000000000000111001001001100111000000000
000001000000011001000010000000001011110011000000000010
000000000000000001000111000011001000001100110000000000
000010000000000000100000000000101110110011000000000100

.logic_tile 5 13
000100100000000000000000000111001000001100111100000000
000001000000000000000000000000000000110011000010010000
111000000100001001100000000000001000001100111110000000
100000000000000001000000000000001100110011000000000000
010001100000100000000110000111001000001100111100000000
100001000100010000000000000000100000110011000010000000
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000010000000010001100000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000100000000000010000000001000110011000010000000
000011100000001000000000010000001001001100111100000000
000000000110000001000010000000001101110011000000000001
110001000000000000000000000101101000001100110100000000
100010100010000000000000000000100000110011000010000000

.ramb_tile 6 13
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110010000000000000000000000000000
000000000000100000000000000000000000000000
000000001101110000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000101000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000010001010010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000100000000001111100000001111100001001001000000000000
000000000000100001100010011101101001010110100000000000
000010100000000101000110001111001100110000100000000000
000000000001000000000110011001011100100000010000000100
000000000000001000000000001011111110000110100000000000
000000000000001011000010100111001110001111110000000000
000000000000100000000010100111001101010000110000000000
000000100001000101000000000000001000010000110000000000
000000000000000001000110010001001010100000110000000000
000010000000001111100011101111011001000000110000000010
000000000000010001000000011011101110000001010000000000
000001000110100000000011100101100000010110100000000000
000000001000000001000010010111001100110100000000000100
000000000000000000100111110001101110101000000000000000
000000100000000111000000010001011000100000000000000010
000001001000001111000010111011111010101001010000000000

.logic_tile 8 13
000000000101000000000110001001011111000001010000100000
000000000000101001000000000111111111000010010000000010
111000000000000001100000010000000000000000000100000000
100010100000000000000010000111000000000010000000000000
000000000001010111000000010111101101000100000000100000
000001000000100101100010010111111111010100100010000000
000010100000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000100000000000000000111110111111100000000100000000001
000000000000000000000011000101111101010100100000100010
000001000000000011000111111011101110101111010010000000
000010000000000000100010100011111011111111010000000000
000000000000001001100011000001100000000000000100000100
000000000000010101000000000000000000000001000000000000
000010000000000111000111101001011001001000000010000000
000000000000000000100010011011011111001101000010000000

.logic_tile 9 13
000111100000011000000110000011001110111111110000000000
000010100000000111000010000001001010110110100001000000
111010100000000101000111001011001111010111100000000000
100000000001011111000011100001001110000111010000000000
010010100000001111000011100111001001010100000010000000
110001000000001011000011111011111111001000000000000000
000000000000000101000010110111101111010111100000000000
000000000000000111100111111011011001001011100000000000
000000000000000001100011010101101011101001000000000000
000000000000001001000110011001101001100000000010000000
000000000000001000000010001101111100101001010110000000
000000000000001111000011111011110000101010100000000010
000000000001010111000010011101111011101001000000000000
000000000001110111100011100001101001100000000000000000
000010000000001111000010001011111010010000000000000000
000001000010000111100011101111001011101001000010000000

.logic_tile 10 13
000000000000000000000000001011011011100001010000000000
000001001110100000000000000011111010100000000000000000
111000000000000000000000001000000000000000000100000000
100000000000000111000011110011000000000010000000000110
010000000000001000000110000000000000000000000110000000
000010000110000001000000001101000000000010000000000110
000011000000010111100000001000001111110100110000000000
000010100000000101000011101111011101111000110000000001
000010000000000111100011110011001100101001010010000000
000001001110000000100011001011010000010101010000000010
000000000000001001100110000001100001101001010010000000
000000000000001101000010000101001111011111100000000000
000010100000000000000010000000011010000100000100000001
000000000000000000000000000000000000000000000000100000
110000000000000000000000001001111100100000000000000000
100000000000000000000010011101111101110000010000000000

.logic_tile 11 13
000000000011000111100000000011100000000000001000000000
000000000000000000100000000000100000000000000000010000
000000001111000000000000000011101000111100001000000000
000000100000100000000000000000000000111100000000000000
000101000000000000000000000011100000000000001000000000
000110000000000000000000000000000000000000000000000000
000000101100100000000000000011101000111100001000000000
000000000001000000000000000000000000111100000000000000
000000000001010000000000000111100000000000001000000000
000001001000000000000000000000100000000000000000000000
000000000000000111100011000011101000111100001000000000
000000000000000111100100000000000000111100000000000000
000000000000000000000000000001000000000000001000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000011101000111100001000000000
000000000000000000000010000000000000111100000000000001

.logic_tile 12 13
000110000000000101100110100011001101100101010100000000
000001000000000000000011101001011110101010010000100000
111000000000000000000111100111011110101001100100100000
100000000100000000000100000001001010101010010001000010
110100000000001000000000000111111000010100000010100000
010000000000000111000000000000110000010100000000100000
000000000000001101100000000101111110101001100110100000
000000000000000111000011100111001111010101100000000010
000100000000100011000010111001011011100101010110000000
000000000110000000100110001011111110010101100000100010
000000000000100101000000011111011111101001100100000000
000000000011000000100011110101101100010101100000000000
000000000000001011100011100000000000000000000000000000
000000000000000011100110000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000001000000000000100010010000000000000000000000000000

.logic_tile 13 13
000000000000000011100110100000000000000000100100000000
000000000000010000000010100000001010000000001000000000
111000000000101101000000001111001011100000000000100000
100000000000010101000011100001011100000000000000000000
110000000000011101000010111111101000000010000000000000
110000000000000101100110000001011001000000000000000000
000000001100000101100011110000001011110000000000000000
000000000000000000000110000000011011110000000000000000
000000000000000000000000001000011101101101010010000000
000000000000000000000000001001011100011110100000000000
000001000000010011000110000000011011111111000000000000
000000100000000001000000000000011111111111000001100010
000000000000000001100011101101001011000000010000000000
000000000000010000100100000101101111000000000000000000
110000000000000000000110001111001010100000000000000000
100000000000001101000110000001011000000000000000000000

.logic_tile 14 13
000000000000000101100000001001011111011110100000000000
000000000000000101000000001001001011101110000000000000
111010000000101111000010111011111010000111010000000000
100000000001001011000111100001011000101011010000000000
000000001100000111100000010001011111011110100000000000
000000000000000000100011111011001011101110000000000000
000000001100000000000110101001011010000111010000000000
000000000000001101000010000111011000010111100000000000
000000001110000000000000011101011001111001110100000001
000000000000000000000011010001111100101001110010000010
000000000000001000000000001000011100011110100100000000
000010101000000001000011011111011111101101010011000000
000000000000100000000000001001011010011110100000000000
000000001101010000000010011101001010101110000000000000
110000000001011000000000001011111010000111010000000000
100000000000000001000010001101011000101011010000000000

.logic_tile 15 13
000000100000000000000000010111111100000010110000000000
000001000000000000000010101001101111000001010010000000
000010000000011111000110101101011010000010100000000000
000001000000101001000110011111011010010010100010000000
000000001100000111100011101001111110001110000000000000
000000000000000001100000001011011010001001000000000001
000000000000001111000110101001111110001011100000000000
000000000000000101100000000101011111010111100000000000
000000000000000000000000010111111101000010110000000001
000000000000000000000010011011101010000001010000000000
000001000001001111000000011011101011001110000000000000
000000100000101001000010011111011100000110000010000000
000001000000010111000010000001101111110110100000000001
000010101010100000100010110000111001110110100000100000
000000000110000001100010101111101111010110100010000000
000000000000000000100110110011001111100000000000000000

.logic_tile 16 13
000000000000000000000000001111011010110110100000000000
000000000000100011000000001111111011110100010000000000
000000000000001001100000011001101101110000000000000000
000000000000000111000011100101111000010000000000000000
000000000001001101000111111111011101100110000000000000
000000000000000001100110001101001000011000100000000000
000000000000011000000111011001011100111110100000100100
000000000000100011000011100111010000010110100000000000
000000000000000000000000010000000000001111000000000000
000000000000010101000010100000001100001111000000100000
000000000000001101100000000101011110110011110000000000
000000000000000101000010001111101110010010100000000000
000000000001000000000000001101001010101000000000000000
000000000000000011000011000011100000000000000000000000
000000000001010101100110100101000000010110100000000000
000000000000000011000100000000000000010110100000000010

.logic_tile 17 13
000000000000001000000111101000001000010100000000000000
000000000000000011000100001001000000101000000000010001
111000000111001001100110011001001011110011110000000000
100000000100101011100111001001001000000000000000000000
000000000000000011100000011011011110110011000000000000
000000000000000000100011001011001100010010000000000000
000001000100011001100000000001101111100010000000000000
000010100000001001100000000111011111001000100000000000
000000000001010101000010101011001101100110000000000000
000000000000100101000000001011101100100100010000000000
000000001000000000000000010000011110000011110100000000
000001000000001111000011110000000000000011110000000010
000000000000001000000110100000001000000011110000000100
000000000000001011000000000000010000000011110000000000
010000000000001001100000010101101011100110000000000000
000000001010001001000010101101001010011000100000000000

.logic_tile 18 13
000000000000000000000110010000001000001100111100100000
000000000000000000000010000000001100110011000000010000
111010000000000001100000000111001000001100111100100000
100001001100000000000000000000000000110011000000000000
000000000001010000000000000000001000001100111100100000
000000000000000000000000000000001001110011000001000000
000010100001010000000000010000001000001100111100100000
000001000000000000000010000000001001110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001100110011000000100000
000000100000001000000000000000001001001100111100000000
000001001000100001000000000000001000110011000000100000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000100000110011000000000010
010000000000010000000110000111101000001100111100000000
000000000000100000000000000000100000110011000000000010

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
001000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100001000000000000000000000000000000
000010100000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 13
000000000000001111000010110011100000001001000000000000
000000000000000001000011110000101001001001000000000000
000001000001111000000011100001101011100010000000000000
000000000000001111000010101111101111000100010000000000
000000001010001101000000000001001110001000000000000000
000000000000000011000000000111101000000010000000000000
000000000000000000000110010001111100110011110000000000
000000000001000000000011110101001000010010100000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000011000000010001111100000101001010000000000
000000101010001101000000000111000000000000000001000000
000000000000001001100010010101101101100000000000000100
000000000000000011000011001011111011000000000000000000
000000000000001011100000010001101111110011110000000000
000000000000000101100011010101011001100001010000000000

.logic_tile 21 13
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001101000000000000001000
111010100000000000000000000111100000000000001000000000
100000000000000101000000000000100000000000000000000000
010000000000000000000111001000001000001000011100000000
110000000000000000000000000001001001000100100000000000
000000000000000000000000000001101000001000010100000000
000000000000000000000000000000001101001000010000000000
000010000000000000000110001011101100000000000000000000
000000000000000000000000001011111001001000000000000000
000000000000001001100110010111101000000010100000000000
000000000000000001000010001011110000000000000000000000
000000000000000000000000000011011101001111000100000000
000000000000000000000000001001111101000111000000000000
110000000100000000000110001011111101110100000100000000
100000000110000000000000001011011100110010000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000010100001000000000000000111001000001100111000000001
000001000000001111000010010000101000110011000000010000
000000000000000011100111000111101001001100111000000000
000000000000000000100100000000001000110011000000100000
000000000000001000000000000101001000001100111000000000
000000000100000111000000000000001110110011000001000000
000000000000000000000011100101101000001100111000000000
000000000000000111000000000000101110110011000000000001
000000010000000000000000010011101001001100111000000001
000000010110010000000011010000101111110011000000000000
000000010000010111000011100011001001001100111000000000
000000111100000000000000000000101001110011000010000000
000000010000001111000111100101101000001100111000000000
000000010010001111000010010000001111110011000010000000
000000010000000011100010000001001001001100111000000100
000000010000000000100100000000101100110011000000000000

.logic_tile 2 14
000100001000000000000000000101101000001100111000000000
000000000100000000000000000000001101110011000010010000
000000000000011111000011100011101001001100111010000000
000000000000001011000000000000101000110011000000000000
000000000000000000000000000101001000001100111000000000
000001001000000111000000000000001111110011000000000000
000000100000000011100000000001101001001100111000000000
000001000001011111100000000000001001110011000000000001
000000010000100000000000000011101001001100111000000000
000000011001011111000011100000101010110011000000000100
000010110000000001000011100011001000001100111000000000
000001010000000000100010010000001110110011000000000000
000000010001000011100010000111101001001100111000000000
000000010010000001100100000000101110110011000000000000
000000010001000111100000010111001001001100111000000100
000000010000100000100011110000001100110011000000000000

.logic_tile 3 14
000000101100000000000110110101100000000000000000000000
000001000000100000010110100101100000111111110000000000
000000000000001000000010011001011001101001000000000000
000000000000000111000110101011101110010000000000100000
000000000001000011000110100000000001001111000010000000
000001000010000000000100000000001111001111000000000000
000000000000000101100111111011001011100011110000000000
000000000000000000000111011111011001010110100000000000
000000010000000000000000010000000001001111000010000000
000000010110100001000011100000001011001111000000000000
000010110000101000000111001011111001110000010000000001
000000010001010111000000000111011101100000000000000000
000010110001000000000000000001000000000000000000000000
000000010000100000000000000011100000111111110000000000
000000010000100000000010001011011011101000010000000100
000000010001010111000010011011101110000100000000000000

.logic_tile 4 14
000000000000010111000010110101101011000010000000000000
000000001000010101000011101111101010000000000000000000
111000000000000101000010100011111110000010000000000000
100010100000000101000010101011111110000000000000000000
110000000000001101000010001001111001000010000000000000
010000001010000011000010101001101000000000000000000000
000000000000011001000111001000011101101100010110100000
000000000000000001000111100111001100011100100000000000
000000010000001000000010000101001000000010000000000000
000000011010000001000010000101111000000000000000000000
000000010001010011000000010111001100101000000000000000
000000010000001011100011000000000000101000000000000000
000001110100001001100010010001011111000010000000000000
000011110100001101000010001001011011000000000000000000
000000010001000001100111111101011110100000000010000000
000000010000100101000011110101101111000000000000000000

.logic_tile 5 14
000100000000100001100000000011111110010111100000000000
000000000111000111000000001101001110001011100010000000
000010000000001000000000001111101010000001010000000000
000000000000010011000000001111100000101001010000000000
000000000000000001000010100001001010110000100000000000
000000000000001001100010000111001101010000100000000001
000000000000000000000000011001001110000110100000000000
000000000001010101000011110111001111001111110000000000
000000010001100011100010000011111010100001010000000100
000010010110000001000010000111111100000001010000000000
000011010000000011000010010011101100110100000000000010
000010010000000111000010000011111011010100000000000000
000100010000000011100000001011011111010111100000000000
000000010000000000000010000011101000000111010000000000
000000010000101111000110001111111101010111100000000000
000010110001000011100011110101001110000111010000000000

.ramt_tile 6 14
000010101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001111000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100110000000000000000000000000000
000010000000110000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000
000000011010000000000000000000000000000000
000000111010100000000000000000000000000000
000000010000010000000000000000000000000000
000010111110000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000100000011100011101011101111000000010000000100
000000000000000000100010100101111001000001110000100010
000011000000100101000000000011101110100000000010000000
000011000000011001000010111001011011010110100000000000
000000000010000000000111001001011011100000000000000010
000000000100000000000010000111101000101001010000000000
000000000001101011000000001111001110110000100000000010
000010100000100111000010010001101001100000010000000000
000000010001000000000010000000001110001001010000000000
000000011000001111010011110011001011000110100000000000
000000110000101000000111011111000000001001000000000000
000010010000010001000010111111101101010110100000000000
000000010000001101100010010101101111000110100000000000
000000010110101011100011101011101101001111110000000000
000000110000000001100000010001001110000001010000000000
000001010000000000000010000001110000101001010001000000

.logic_tile 8 14
000001000000000101000010110011011011000001010000000000
000000000000001101100011100101111110000001100000000000
111000001101000111100111110000011011111001000110000000
100000000000000000100110110101001100110110000010000000
010010100000101101000010000011111000110100010111100000
110000000000010111000000000000001111110100010001000010
000000001100011101000111111001000001100000010110000100
000000000000000111100010110011101101111001110001000010
000000010000101000000011100111011100101001010110000000
000000011010000001000100000011000000010101010000100000
000010010000000111100110001000011010110100010110100000
000000010000000000100000000011011000111000100000100000
000010010000001000000010000001111100101001010110000000
000000010000000111000100000001100000010101010001100000
000000010000000011100000000001111111000000100000000000
000000011110000000100000001001101010010100100000000000

.logic_tile 9 14
000010100100000111000110001001011101111110110000000000
000001000000000000100000001001011101111101010010000001
111000000001010111100000010011111000001001000000000100
100000000000001111000010001001001101000101000000000010
000000000000000011000010010011011001010111100000000000
000000001010000000000110001011001110001011100000000000
000000000001000000000010010000000000000000000100000000
000000000000100000000011110111000000000010000000000000
000100010000000001000111010000001011001111110010000000
000000010000000000000111000000011011001111110001000000
000000010000000000000110100111000000000000000100000000
000000010000001111000011100000100000000001000000000000
000000010001011000000010001101101110000110100000000000
000000010000000001000111000111111011001111110000000000
000000010110000001000111100101011111000100000000000000
000000010100000000000110011001011111010100100000000000

.logic_tile 10 14
000000000001000101000000000000001101110001110010000011
000000000000000000100000000111011110110010110000000000
111000000000000011100000001000011011111000100000000001
100000000110000111100000001111011110110100010000000000
010000000010000000000000001001111011100000010000000000
000000001100000000000000001101001101100000100000000000
000000000000000011100010000011100000000000000100000001
000000000010001111100100000000000000000001000001000000
000000110001001000000010010111101100101001010000000001
000001010000100001000110001011010000010111110000000010
000001010001111000000000011001111100111000000000000000
000010110000010001000011000101011000100000000000000000
000001110000010001000000000000000000000000100110000000
000011010000000000100011010000001100000000000000000100
110000010000000001100000010101111011101000010000000000
100000010000000001000011001111011010000100000000000000

.logic_tile 11 14
000000000000000000000000000111000000000000001000000000
000000000000001001000000000000000000000000000000010000
000000100000100000000000000111001000111100001000000000
000001001011010000000000000000000000111100000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000100000000010000111001000111100001000000000
000000001011000000000000000000000000111100000000000000
000010110000001000000000000000000001000000001000000000
000000011100000011000000000000001011000000000000000000
000000010000100000000000000111001000111100001000000000
000000010001010000000000000000000000111100000000000000
000000010000011011100000000000000000000000001000000000
000000010000000111100000000000001100000000000000000000
000000011010000000000000000111001000111100001000000000
000000010000000000000000000000000000111100000000000000

.logic_tile 12 14
000010000000011101100000000001111110111000100100000000
000000000000100001000010101011111110011101000000000000
111000000001010000000110100000000000010110100000000000
100000000000101111000000001101000000101001010000000010
010010100010000000000000011011001111110000000100000000
010000000000000000000010000001011100110011110000000000
000000000000000101000000000000011010000011110000100000
000000000000000000000010010000000000000011110000000000
000000010000101101000010101001001110101001100100000000
000000011010010011100111011011011100010101100000100010
000000010000000000000111011011011111110100010100000000
000000010000001001000111011011111011100010110000000000
000000010001000001000111001111001100101101110100000000
000000010000100000000011010111111111000100100000000000
000010011100100011100010100001000000010110100000000000
000000010001010000100110010000000000010110100000100000

.logic_tile 13 14
000000100000001000000010110101111110010000000000000000
000001000000000101000110101001101011000000000011000001
111000000000000000000111000011100000010110100000000100
100001000000000000000110100101000000111111110000000010
110000000000000101000010111101011100100000000000000000
010000000000000101100111001001111111000000000010000000
000000001110000000000000011001001000000000100000100000
000000000000100000000010101101011001000000000000000000
000000010000000011100000010111011100000000000000000000
000000011010000000100010010101001000000000100000000000
000100011100100001100010001000000000010110100000000000
000000010001010001110000001101000000101001010000100000
000000011110001000000110000111011100100000000000000000
000000010000001001000000001111001010000000000010100001
000000010000001001000111001111111110110100010100000000
000000010000000001000100001001011100100010110000000000

.logic_tile 14 14
000000000001010011100010110001000000000000000100000000
000000000010000000100010100000000000000001000000000000
111000000000001000000111010101111100010110100000000000
100000000110000111000111001001111111010000000000000000
110000000000000111000110100111111001100000000010100000
010000000000000000000010001101111110000000000010000000
000000000000100000000111100111000000000000000100000000
000000000001000101000100000000100000000001000000000000
000000010000001000000000000101100000000000000000000000
000000010110000001000011100011000000101001010000000000
000000010000000000000000010101011110010100000000000000
000000010000000000000010000111011011110100000000000000
000000010001001000000111011000000000100000010000000000
000000011000101001000110110001001001010000100000000000
110000010000000011100110011101011001100000000000000000
100000010000000000100010011111111001000000000000000101

.logic_tile 15 14
000000001110001011100010110001101011000110100000000000
000000000000000011100011010001111001001111110000000010
000010100000101111000110100011001111000010100000000000
000000000011011111000011100001101011010010100000000000
000000000000000000000000010111011000000110000000000000
000000000000000000000010100011101111010110000000000100
000000000000000001000111111011111110001111110000000000
000000000100000111000010101001011011001001010000000000
000000010000000000000000010001011010010110100000000000
000000010001001101000011101011101100100000000000000001
000000010000001000000000000001011011000111010000000000
000000010000001001000000001101101001101011010000000000
000000010000001001100110010101111111000010100000000000
000000010000001001100011101011111000100001010000000000
000000010000000000000010010101101101000010110000000000
000000010000000000000010010111111011000001010000000100

.logic_tile 16 14
000000000000000001100111000011111111000010000000000100
000000000000001111100010000011111111000000000001000000
111000000000010111000000000000000001000000100100100000
100000000000101111000010100000001000000000000001000000
010001000000000101000111011001001101100000000000000000
010010100000001101000011110101011001000000000000000000
000000000001011001100011110001101011100010010000000000
000000000000000111000010001101011010000110010000000000
000000010000001000000110010000001010000011110000000000
000000010000001011000010000000000000000011110000000010
000000110000000000000111000001011010100010100000000000
000000010000000000000010101101011001101000100000000000
000000010000100000000110110000000000100000010000000000
000000010001000000000010101111001010010000100000000000
110010110001000000000011110011011101011111110000000000
100000011010100000000011011111111011111111110000100000

.logic_tile 17 14
000000000000001101100010100000011010000100000100000000
000000000000001001010110000000010000000000000000100001
111000000111000011100110010101011110100010000000000000
100001001010001101000111101011011010000100010000000000
010010100000000001100010101011111111100000000000000000
010001000000000001100010000101011110001000000000000000
000010100001001001100010111011101101110000000000000000
000000000000001001100011110001001101000000000000000000
000010110000000001100010000001011110100010000010000000
000000010000001111000010000001001111001000100000000000
000000010000000001100110000000011001100100000000000000
000000010000000001000000001101001010011000000000000000
000000010000000000000110110001101111100010000000000000
000000010000000000000110101011111001000100010000000000
110000110001000001000110110101011010100000000000000000
100000010000100101000010001001111100000000000000000000

.logic_tile 18 14
000000000000000001100000010111001000001100111100000001
000000000000000000000010000000000000110011000000010000
111010000000100001100000010000001000001100111100000001
100001000000010000000010000000001000110011000000000000
000000100000010000000000000000001000001100111100100000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000111001000001100111100000000
000000001000000001000000000000100000110011000000100000
000000010000000000000000000101101000001100111110000000
000000010000000000000000000000000000110011000000100000
000010010001010000000110000000001001001100111100000000
000000010100100000000000000000001000110011000011000000
000000010000001000000110000000001001001100111110000100
000000010000000001000000000000001001110011000000000000
010000110000000000000000000000001001001100111100000000
000010111000000000000000000000001101110011000000000010

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000011000000000000000000100000010
000000000000000000000011111111000000000010000000000000
111000000000100000000000000000000000000000000100000001
100000000000000000010000001111000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000100
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000010001011000000000010000000000100
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000100001010000000010100011001001001100111000000000
000000000000000000000110110000001000110011000000010000
000010100000000000000000000101101000001100111000000000
000000000000001101000010110000101001110011000000000000
000001000001000101000011100111101001001100111000000000
000000000000100000100000000000101110110011000000000000
000000000000000000000111000101001001001100111000000000
000000000000001001000110010000001011110011000000000000
000000010000000011100000000101101001001100111000000000
000000010000000111100000000000001001110011000000000000
000000010000000011100000000001001001001100111000000000
000000010000000000000000000000101100110011000000000000
000010111111000000000000010111101000001100111000000000
000010011010100000000011000000001011110011000000000000
000010110000001111100000010011001000110011000000000000
000000011010001011000011001111000000001100110001000000

.logic_tile 2 15
000010000000100000000000000001101001001100111000000000
000000001010010000000000000000001101110011000000010000
000001000000001001000000000101001000001100111000000000
000010100000001111100000000000001101110011000000000000
000000000001010001000000000011001001001100111000000000
000000000000000000100000000000001011110011000000000000
000000000001010000000010010111101001001100111000000000
000000000000000000000111100000101111110011000000000000
000000110000010111000111000111101000001100111000000100
000000011010010000100000000000001111110011000000000000
000000010000000000010000000011101001001100111000000000
000000011010000011000010010000001011110011000000000000
000000010000000001000011100111001001001100111000000000
000000010110000001100111100000001000110011000000000000
000000010000011000000010010111001000001100110000000000
000000010000100011000111001111000000110011000000000000

.logic_tile 3 15
000110001100000111100010110101111110000010000000000000
000100000000000101100011010001101110000000000000000000
111000000000000000000111110011111011100000010000000000
100000000000001001000010001101111001010100000000000000
000000000011011001000111000101011111111111010110000000
000000000110001011000111101011001001101111010000000000
000000000000001000000110100000011000100001000000000000
000000000000001011000010100111001111010010000000000000
000100010000000000000010000001000000011001100000000000
000011010000000000000111100000001001011001100000000000
000000010000001000000000011101011101000000000000000000
000000010100000101000010110101101111001000000000000000
000000010000001101000000010001001101110110100000000000
000000010000000001000011101001011110111100000000000000
000000010000001101100000011101001100101111010100000000
000000010000000001100010101101011001101111110010000000

.logic_tile 4 15
000100000001010101100110000001011001100000000000000000
000000000000001001000011100101101001000000000000000010
111010001110000001100010100101111101000010000000000000
100000000000001111000110100111011001000000000000000000
000000000001000001100011110011011100100011110000000000
000000001010000000000111100001101001101001010000000000
000010000001010101000111000101111110000010000000000000
000000100000000000100010110011101111000000000000000000
000000010000000111000111011111101010100010000000000000
000000011010000000000110000001011011000100010000000000
000000010001011011100111101111101111000010000000000000
000000010000001011100010011011111011000000000000000000
000100010000000000000011100011100000000000000000000000
000000011000001001000010010001000000111111110000000000
000000110000000001000111011011011100110111110110000000
000001010000000011000110001111101000110110110000000000

.logic_tile 5 15
000001000000011011000010101001101010010000000000100000
000000000000000111000000000011101110010110000000000000
000000000000101101000111001000001101010000110000000000
000000000001000011100100000101011101100000110000000000
000000000000001111000111000001011001010000100000000100
000000000000001111000000000111001101010100000000000010
000000000001011000000011101001101100010111100000000000
000000000000001011000100000101001100001011100000000000
000000010000001011100000001111101011010000000000000000
000000110000001101100010000111101011010110000000100000
000011011110010101000110001001001111001001000000000000
000010110000100101000010100011001001001010000000000100
000000010000000111000011100001001100001001010000000000
000000010000001111000000000000101111001001010000000000
000000010000000001000000000101001010010111100000000000
000000010000000000100011010111101100000111010000000000

.ramb_tile 6 15
000001000000000000000000000101111100010000
000010010110000000000011110000110000000000
111000001000010101100000000111011110000000
100000000000000000100000000000010000000000
010000000000000000000111100101111100000000
110000000010010000000110010000010000000000
000000000110000111100011110011011110000000
000000000000001001000111100111110000010000
000001010000000000000000010101011100000000
000010010001001001000011001111110000000000
000000010001010001000010001101111110000000
000000010000000000000000001111110000010000
000001010000001011100011100011111100001000
000010010000001111000000001001010000000000
010010010000000000000010001011011110001000
110000011110010000000111100001010000000000

.logic_tile 7 15
000100100010000101100000000000011100000100000100000000
000011100000000000000000000000000000000000000001000000
111000000001011011000010011001111010000001010000100000
100010001000100101000110001011001101000001100001000000
000000001100000111100000001011011001000001110000000000
000000000000011001100000001101101111000000100000000010
000010000000100011000110000101111110010000100000000001
000000001010010000000000001011001000010100000000000000
000000010000000000000111000000000000000000000100000000
000000010000000101000011100101000000000010000001000000
000010010000000011100110101001101100000100000000000000
000000011010000001100000001001111010101000010000000010
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001100000000000000000000
000000010000000101000010100011000000000000000100000000
000000010100000000000100000000000000000001000000000000

.logic_tile 8 15
000000100000011000000000010111001110000000100000000000
000001000000101111000010000011101101101000010000000000
111001000000000111100000000011011111010100000000000000
100010100000000011100000000111001101010000100000000000
000100000010000000000110000000000001000000100100000000
000110000100000000000000000000001101000000000000000000
000001001110001000000000000000000001000000100100000000
000010100000000111000000000000001000000000000000000000
000000110001010000000000010111111110010000000000000000
000001010110001001000011000001101011010010100000000010
000000010000001000000110001101001100000001010000000000
000000010000110011000010100101101110000010010000000000
000000010000001000000000010111111111000000100000000000
000000010110000011000010001001101000010100100000000010
000000011110001111000000000011100000000000000100000000
000000010000000111100010000000000000000001000000000000

.logic_tile 9 15
000010000000010111100000001001011111111011110000000000
000000000000001001000011100111001011110011110001000000
111000000110000101000111110101101011101001000000000000
100000000000000000000011011011011111100000000000000000
010010100000011111100010000001100000101001010101000000
010000000110001011100000001111101101011001100001000010
000001000000000111100110010001001101000000010000000000
000010100000000111100011000011001000000010110000000000
000000010000001011100110101101111101001011100000000000
000000010000001011000011101011101001101011010000000000
000000011000000001000000001011111101010110110000000000
000000010000000011000010010011101010010001110000000000
000000010000010000000110001111101011101000000000000000
000010011100100000000000000101101111010000100000000000
000000010000001011100011100101001011101000000000000000
000000011010000101100110011011101111100100000000000000

.logic_tile 10 15
000000000000000111000010000111111001010111110100000100
000000000000000000100010010101101110110111110000100000
111000000001100101100111011001011111011111100100100000
100001000000010000000011011001101010111111010000000000
000000000000000111100011100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000100001111100000010000011110011110100100000000
000000001010000101000011000111001000101101010000000000
000000010000010000000110001111011011010111100000000000
000000010000100000000000001001111010001011100000000000
000010111110000000000000000101011010110100010000000000
000000010000000000000010000000101101110100010000000010
000000010001000111100000011101001000010111100000000000
000000010000100001100011001011011110001011100000000000
110000110001100111100000010000000000000000000000000000
100001010001010000000010000000000000000000000000000000

.logic_tile 11 15
000000000001010000000000000000000000000000001000000000
000000000010000000000000000000001100000000000000010000
000010000000000000000000000000001001111100001000000000
000000001011000000000000000000001010111100000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000000001001111100001000000000
000000000000000111000000000000001010111100000000000000
000000010000001000000000000000000001000000001000000000
000000010110000111000000000000001101000000000000000000
000000010110010000000000000000001001111100001010000000
000000011010000000000010000000001010111100000000000000
000010010000000000000111000000000000000000001000000000
000000010000000000000100000000001111000000000000000000
000000010000000000000000000000001001111100001000000000
000000010000000000000010010000001010111100000000000000

.logic_tile 12 15
000010100000010000000010100001000000000000001000000000
000000000100000000010000000000100000000000000000001000
000000000000100001100000000101100000000000001000000000
000000000001010000100000000000100000000000000000000000
000000000001010101000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000010001000000000010100111000000000000001000000000
000000010110100000010100000000000000000000000000000000
000000010000100000000000000111100000000000001000000000
000000010001010000000000000000000000000000000000000000
000010110001011000000000000011000000000000001000000000
000001010000000101000000000000100000000000000000000000
000000010000000101100000000000001000111100001000000001
000000010000000000000000000000000000111100000000000000

.logic_tile 13 15
000000000000010001000010000001100000010110100000100000
000000000000100000100000000000100000010110100001000000
111001000000001000000010100011011010000001000000000000
100010100000001011000000000000111001000001000000000000
000000100000010111000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000110101000001011000010000000000000
000000000000000000000000001001001100000001000000000000
000000010000001000000000010000000000000000000000000000
000000010110001011000011010000000000000000000000000000
000100011100100001100000000000000001001111000000000000
000000010001000000100000000000001100001111000000100001
000000110000000000000000001001000000001111000110000100
000000010000000000000000000001001100011111100000000100
110000011110000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000001000000111000101101110101000000010000100
000000000000000011000100000000110000101000000000100001
000000001100010000000010101001001010010111100000000000
000000000000100000000000001001011011001011100000000001
000000000000000001000010100000000000000000000000000000
000000000110000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010001000000000000000001101010001111110000000000
000000010000100000000010000101111101000110100000000000
000010010000001000000000000000000000000000000000000000
000001010000000001000000000000000000000000000000000000
000010010000101000000000011001001111000110000000000000
000000010001010001000010010111101100101001000000100000
000001010000100001000000000000000000000000000000000000
000010111011000000000000000000000000000000000000000000

.logic_tile 15 15
000001001111001011100000010111001011000000000010000000
000010100000100011000011110011101110000010000000000000
111000000000100111000000010101111001001011000000000000
100000000001010111000010000101111000000011000000000000
110000000000001101000000000001011011000111010000000000
000000000000000101100011111011011111101011010000000000
000010000000000101000010001101101000010110100000000000
000000000000000000000011100001011010100000000000000000
000000010000000000000000010000000000000000100100000000
000000010000000101000010010000001010000000000000000000
000000110000000000000010100000000000000000100100000000
000001010000000000000000000000001011000000000000000000
000000010000000001100000011001001110001111110000000000
000000010000000000100010011111011000001001010000000000
000000010000000001100110011001101111110000010010000011
000000010000000000100110101111001101110000110001000000

.logic_tile 16 15
000000000000010000000000000001100000000000000100100000
000000000000000001000010000000000000000001000000100001
111000000000001111100000000001100000010110100000000000
100000000000000111000000001101001100001001000000000000
110000000000000001000110001000000000000000000100100000
110000000000000000000010000011000000000010000000000100
000000000000000000000000010000011100000110100000000000
000000000000000000000010001011011100001001010000000000
000010110000000101000111100000000000000000000100000000
000000010000000000000000001001000000000010000010000011
000000010000000101100010101111001011110000010010000101
000000010000001001000010101101001101110000110000000100
000000010000000001100011101011000000101001010000000000
000000010000000000100100000001000000000000000000000000
110010110000000000000000011001001011000010000010000000
100000010000100000000010011111011100000110000001000000

.logic_tile 17 15
000000000000000101000000010111111000110011000000000000
000000000000000101100010101101101111000000000000000000
111000000001001111100011100000000001000000100100000000
100000001010100101000010110000001011000000000000000000
110000000000001111000111100011001111100100000000000000
000000000000000101100011100000001000100100000000000000
000010101110001000000000000001011110100010000000000000
000010100010000111000011110101111111000100010000000000
000000110000101101100000010101011000100010000000000000
000000010000010101000010000011111010001000100000000000
000000010000000101100000000111011000010000000000000000
000001010000000000000000000000011000010000000000000000
000000010000001001100110110011100000110000110000000000
000000010000000001000010100001001101000000000000000000
000010110001010000000110110001100001000110000000000000
000001010000000000000010100001101010001111000000000000

.logic_tile 18 15
000000000000000000000110000111001000001100111100100000
000000000000000000000000000000000000110011000000010000
111000000001010000000110000111001000001100111100100000
100000000000100000000000000000000000110011000000000000
000000000000000000000000000000001000001100111100100000
000000000000000000000000000000001101110011000000000000
000001000000000000000000010000001000001100111100100000
000000100000100000000010000000001001110011000000000000
000000010000000000000000010000001001001100111100000100
000000010000000000000010000000001100110011000000000000
000000010100001001100000000000001001001100111100000000
000000010000000001000000000000001100110011000000100000
000000010000001001100000000101101000001100111100000000
000000010000000001000000000000100000110011000000000010
010000010000000000000000001000001000001100110100000000
000000010000000000000000001001000000110011000000000010

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000001010000000000010000011010000100000100100000
000000000000100000000011110000010000000000000011100000
111000000100000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
010000000000001000000000000000000001000000100100100001
010100000000001101000000000000001010000000000001000010
000000000000000111000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000100000100
100000010000000000000000000101000000000010000001100100

.logic_tile 21 15
000000000001010000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
111010100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000101000000000000000100000100
000000010000000000000000000000000000000001000000000000
000011111111010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100001000000000000000000000000110000110000001000
000000001000110000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000100000001011000000000000000000000001111000000100000
000110000000000111000000000000001000001111000000000000
000000000000000111100000000000011110000011110000000000
000000001100000101100000000000000000000011110000000000
000000100001000000000000000111100000010110100000000000
000001000110100000000000000000100000010110100000000000
000010100000001001000000010011100000010110100000000000
000000000110001011100011010000100000010110100000000000
000010100000000000000000000101100000010110100000000000
000000000000000000000010000000100000010110100000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000010000000100000010110100000100000
000001000000010000000000000001100000010110100000000000
000000100000000000000000000000000000010110100000000000
000010100000000011000000011001111011110000010000000010
000000000000000101100011010101001110100000000000000000

.logic_tile 2 16
000001000000000101000010101111111001110000010000000000
000000000000000101000000000111001000010000000000000100
000000000001010101000000001001011000100000000000000000
000000000000001101000010100111001110111000000000000000
000000000000001011100000001001011110100001010000000000
000000000000000011000010100001101111010000000000000100
000000000000000000000111001011111001110000010000000000
000000000000001101000100000111111010100000000000000001
000000000000000000000000010001011111100000010000000000
000000001000000000000010010111001000010000010000000100
000000000000000000000010011101111001111000000000000000
000000000000000000000010010111101101100000000000000001
000010100001011001100110001111101010100000010000000000
000000000000001001100100000001011101010100000000000100
000000000001010001100000000001101011101001000000000000
000000000110000001100000000101001110100000000000000001

.logic_tile 3 16
000100000100000001000010111011011010110110110100000000
000101000000000000000011111111011011111110110000000001
111000000000101101000110010001011011110110100000000000
100000000000001101100010001011111111110000110000000000
000010100001000000000111011001011011110110110110000000
000000000110100000000111000011001101111101110000000000
000000000000001101000010010001000000000000000010000000
000000000000000001000011111011100000111111110000000000
000110100100001001100110101000011100010101010000000000
000000001010100011000100000111000000101010100000000010
000000000000001001000010011101101111100000000000000000
000000000000000101000011100001001001000000000000000000
000000101010001111100110001011101010000000100000000000
000001000000000101000000000001111100010000000000000000
000000000000000011100111000111011000000000000000000000
000000000000000000000010001001111110010000000000000000

.logic_tile 4 16
000011101101011001000111000101011000100010000000000000
000000000000000011100111110001001010001000100000000000
111000000000000111000011100111000001011001100000000000
100000000000000000000111100000101101011001100000000000
000000000000000101000000000000000000000010000011000010
000000000100000111100000000000000000000000000011100011
000001000000010011100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000100011001000010001001011001110110100000000000
000000000100001011000000000101111001110000110000000000
000000000110000000000111100011011100101001000100000000
000000000000000001000000000001001100010101000000100000
000000000000010000000111001011011010110100010100000000
000000000000000000000000000011011001010000100000000010
110010100000000000000111000111111100101000100100000100
100000000000000000000000000011101101101000010000100000

.logic_tile 5 16
000000000001000111000110010001011111101100100000000000
000001000100001111100011101001011001011110110001000000
111000000000110000000000011011001100101001000000000010
100000000001110000000011110101101001001001000000000000
000011100000000101000010110111111101110110100000000000
000010000100000000000010000001001011110101010000000000
000000000001011000000111000111001011011100000000000000
000000000000000011000010100000011101011100000000000000
000000000001010001000011101101001110110101110010000000
000000000110000001100110001011111001011010100000000000
000000000000000101100110110111100000000000000100000000
000000000001000000100111100000100000000001000000000000
000000000100000111100000010011000000010000100000000100
000000000100000000100011000111001010110000110000000000
000010000000000000000010011011001110100000000000000000
000000000000001111000011101101101101101001010000000000

.ramt_tile 6 16
000000000000011000000010000011001010000000
000000001010000111000111110000110000000100
111000000000000011100011100001001100000001
100000000000001111000000000000110000000000
010001100000000011100010000011101010000001
110011000000000000100110000000110000000000
000001001111010111000000000101001100000000
000000100000000000100000000111010000000001
000000100000000000000010001001101010000000
000001001010000000000010010001010000000000
000000001010000000000010001111101100000000
000000001110001111000100001111010000000000
000000000000001000000000001001101010000000
000000100000000011000000000101110000000000
110000000000000011100000000001001100000000
010000000000000000000010001001010000000000

.logic_tile 7 16
000010101001010000000000011001100001101001010101000100
000011000100000000000011111001101000100110010001100000
111000000001001000000110001111011110000000010000000000
100000000000001011000011110011011101000001110000000000
010000000100000001100000000111011111111001000101100100
010010100000011111000000000000011000111001000000000000
000001101010000000000010110001101011111000100110100000
000000000001110000000011010000001101111000100000000010
000000000001010001000111101101101111001101000010000000
000000000000000000000110110011111101000100000000000000
000000000001001001000011100111111011010000000010000000
000010100000100101000111110101111100010110000000000010
000100000000000101000010111011101100010000100000000000
000000100010000001100110011111001111101000000000000000
000010000000001000000010011111101101010100000000000000
000000000000000101000010000011111110010000100000000000

.logic_tile 8 16
000010000000010000000010100011001111111001110000000000
000001000000001001000100001111111111111110110001000001
111000000000100111000111101101111111000000010000000001
100000000001011001000010010001001011000010110000000000
000010100001010000000010011001101010101011110000000000
000010001010001101000111011001111000000111010001000000
000000000000001011100000011101011100100000000000000000
000000000000001101100010000101111110110100000000000000
000010100110001000000011100000001000000100000100000000
000001000000000011000100000000010000000000000000000000
000000100000000000000000000000000000000000000100000000
000010100000000101000011100101000000000010000010000000
000000000000000000000110001000000000000000000100000000
000000000000000001000011000011000000000010000000100000
000000000001101001000110011001101101111001010000000000
000000000001111011000011101111001110110000100000000000

.logic_tile 9 16
000000000101010111000000000011111011110001110000000001
000000000110000000100010010000011001110001110010000000
111000000000001111100000000011011010101011110000000001
100000000000000011000010100001101100111011110001100000
010000100001001000000011110011011111100000000000000000
000001100000100001000110001111111000111000000000000000
000000000000001001100000010111101001000111010000000000
000000000000000011000011100111011110010111100000000000
000010100000001111000010110000001010000100000100000000
000001000000001011000010100000000000000000000010100000
000000001010010011100000010011101011000110100000000000
000000100000100000100011101111111000001111110000000000
000000000001001101100111010011001010111110110000000100
000000000000001101000011010111011100111101010000000010
110001000000000111100111100111101111100001010000000000
100010000100001111000111101011111010100000000000000001

.logic_tile 10 16
000000000000000000000110100101011101101000000000000000
000000000000000000000011111111101000100000010000000000
111001000011001101000111011101101011010111100000000000
100000100000010001100111011001111010000111010000000000
000010000000000000000011111011111010101000000000000000
000101100000000000000111100001011111100100000000000000
000000000110000000000111010011101111011111110100000000
000000000101001111000010111001001101101011110000000010
000010100000001001100010001000011001100011110100000000
000000000000000001100000001011001001010011110000000000
000000000010001011110111000011000000111001110010000010
000000000000000111100010001011001110101001010000000100
000000000100010101100111000111001011110001010010000000
000000000000001011100100000000011000110001010000000000
110010101100000000000000000000001000110100110010000001
100000000000000000000000001011011100111000110000000001

.logic_tile 11 16
000010100000000001100000000000000000000000001000000000
000000000000000000000010010000001110000000000000010000
111000000000000000000111101101001000100101010100000000
100000000101010000000100000011101100101010010001000000
010010000000000111100010000000000000000000000000000000
010001001100000000100100000000000000000000000000000000
000000000001000000000000000000000000010110100000000000
000000000000100000000000000001000000101001010000000010
000100000000100001000010100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000001000000100001010000000000001011101100010000000000
000010100001010000100000001011001001011100100000100000
000010000000010101100000000000000000000000000000000000
000001100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
100010100110100000000011110000000000000000000000000000
010010100000000000000000001101000001100000010100000100
000000001100000000000010001111101100111001110000000010
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001111010000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000011001001100000100000010110000000
000000000000001001000100001011101101111001110000000001
000000000111000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000001000000000011000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 13 16
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000111000000000000000000000000000000000000000000

.logic_tile 14 16
000100001101010000000000000000000001010000100000000000
000000000000000000000000000111001000100000010000000000
111000001100001111100000000000000000000000000000000000
100000000000000111100000000000000000000000000000000000
000011001110001000000000000000000000000000000000000000
000010100000010001000000000000000000000000000000000000
000000001110000001000000000011100001100000010000000000
000000000001001101100000001111001101110000110000000100
000001000001000011000000001011011001001011110100100000
000010100110100000100000001111001101101011110000000000
000000000000001000000110000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000001110000111000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000000000000010100000011011010010100000000000
100000000000000000000000000101001010100001010000000000

.logic_tile 15 16
000010000000000111100010110101001010000010110000000000
000000000000000000100011001001101100000010100000000000
111000000000000111100111111000000000000000000100000000
100000000000000000000111000001000000000010000000000000
010010100000001001100010000101101111101001010010000001
110001001011011011100010101111101001010100100000000100
000000000001010011100111010000000000000000000000000000
000000000000100000100110010000000000000000000000000000
000000000000001000000010000001011110000011000000000000
000000000101001001000010100101101101000111000000000001
000011100000000000000000011111011011101001010000000000
000011100000000000000010101001001011101000010000000001
000000000000000101100010101001011011110000010000000000
000000000100000001000000001101011101110000110001000001
000000000000001000000000000000000000000000100100000000
000000000000000101000000000000001101000000000000000000

.logic_tile 16 16
000000000000001000000000000000001110000010100000000000
000000000000000101000000000101000000000001010000000000
000000100001001000000000000011111110001110000000000000
000000001010001111000011100011101110001111000000000000
000000000000000001000000000011101111000010000000000011
000000001110000000000000000001001011000010100001100000
000000100000000001100110001101101110000110000010000010
000001000000001101000100000101001110001000000000000000
000000000001100101100000001111001101000110100000000000
000000001011111101000000000001001101010110100000000000
000000000000001101100000010000011001000011100000000000
000000000000001001000010100011011111000011010000000000
000000001000000001100000001011001111000011110000000000
000010000000000101100000000011001101000011100000000000
000000000000000001100000010011101100010110100000000000
000000000000000000100010100111101100101001000000000000

.logic_tile 17 16
000000000000010001100000011011101010000000010000000001
000000000000100111000010001011001001000001110000000100
111000000000100000000010010101101010000000000000000100
100000000000010000000110000011011111100001010000000100
110000000000000000000010010101000000000000000100000000
000000000000001101000011110000100000000001000000000000
000000000000000111100011101011001101000010110000000010
000000000110001101100110000101101001000001010000000000
000000000000001011100111111101001110000010000010000100
000000000000000111100111000011001110000110000000000001
000001000001001101100000011000011110000000010000000000
000010100000100111000010011111011000000000100000000000
000000000010001101100010000011011010100000000000000010
000000000000000101000010001111111000000000000000000001
000000000000000000000110110001111010001110000000000000
000000000000000000000010000001111010001111000000000000

.logic_tile 18 16
000000000000010101100000001001011000000010100000000000
000000000000100111000000001001000000000011110000000000
111000000001000011100111110001100000000000000000000000
100010000001010000100110100101101000100000010000000000
110000000000001111000000000001011011000011100000000000
000000000000000111100000000000001001000011100000000000
000000000001011111100000000000001111100011110010000000
000000000000001011100011100011011001010011110010000101
000000000000000011100000000001000001010110100000000000
000000000000000000100000000001001001001001000000000000
000000000001000000000000001101111100000010100000000000
000000000000001101000000001101001100100001010000000000
000000000000000000000111000000011110000100000100000000
000000000000000000000100000000000000000000000001000000
000000000001000000000000000101000000000000000100000000
000000000000101111000000000000000000000001000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000001000000100000000000000011000000000000000100000000
000010000001000000010000000000000000000001000001000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000011100000000000011000000100000100000000
000000000000000000100000000000010000000000000000000000
111000000000000011100111101000000000000000000100000000
100000000000000000100000000111000000000010000000000000
010000000000000001000111000000000000000000000100000000
110000001110000000000100001011000000000010000001000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000100000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000001000000000000000000000001000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000001000000000000000000000001001111000000100000
000000000100000000000011100000001110001111000000000000
000000000000000000000000000111101011100000000000000000
000000000000000000000000001011111110110000100000000000
000010100001010000000111000101100000010110100000000100
000000000010000000000100000000000000010110100000000000
000000000000001000000000001001011110100001010000000000
000000000000001101000000000111111111010000000000000000
000000100000000000000010000000000000010110100000000000
000001000000001111000000000011000000101001010000100000
000000000000001000000000000000000000001111000000000000
000000000000000011000000000000001110001111000000100000
000000100000001000000000010000000001001111000000000000
000001000000001011000011010000001100001111000000100000
000000000000001111000011100000000001001111000000000000
000000001010000101100111110000001111001111000000100000

.logic_tile 2 17
000010000000000000000000000101011010001100110000000000
000000001010000000000011000000101111110011000000000000
111000000000001001100000011101011001100000000000000000
100000000000000001000011010111101101111000000000000000
000010100010110111000011110000000000001111000000000100
000000000110001101000010000000001110001111000000000000
000000000000001001100011100111011010000011000000000000
000000000000001111100011010111101111000000110000000000
000110000000000111100000001101111111000000000000000000
000010100010000000100010001101111110100000000000100001
000000000000001111000111001011101100101111000000000000
000000000000000011100000000011011100010110100000000000
000000000000101001000010010111111000111011110100000001
000000001000000001000010110101101001010111110000000000
000010001100001111000000000101111000000011110100000000
000000000000000111100010000101110000101011110010000000

.logic_tile 3 17
000010000000000001100110000101011011101100000000000000
000000000010000000100011101001101001110100000000000000
111001001100000111100000011011001010111110100101000000
100000100000000000100011011101111000111110110000000000
000110100000011000000111010111001101101011010000000000
000100000110000001000111100011101101000111100000000000
000000001100101101000000001000000001011001100000000000
000000000000010001000011100001001100100110010000000000
000110000000001011100110111111001010110010110000000000
000000000110011111100010001001111100100001110000000000
000101001110000101100000000111101110000010000000000000
000000100000001101000010001011011001000000000000000000
000011100010100001100011001111011111001001100000000000
000000000100000001100010010011011010001001010000000000
000000000000000101000000010111000000101111010100000000
000000000000000000100010110000001010101111010010000000

.logic_tile 4 17
000001100000000001000000011111111100101100010000000000
000001000000000000100010000111001100101100100000000000
111000000000001101000111000001111010001000010110000010
100000000000011111000000000001011010111111110001000111
110000000000111001000000010001111100111100010000000000
110000000010010001100010000011101010101000100000000000
000000000000100000000110010000011111001100110001000000
000000000001011001000011110000011011001100110000000000
000111100001011000000011000011011000101000000000000000
000010000000001011000010000000100000101000000000000000
000000000000001111000000001001101001001000010110000001
000000000000001011000000000101011111111111110000100100
000000001010011001100010000111001010010100100000000000
000000000000000011000111111011011110000000100000000000
000000000000000001000111010011011100010100100000000000
000000000000000001100010001111001010000100000000000000

.logic_tile 5 17
000000000000000001100011010000001100000000110000000000
000000000100000000000011110000001111000000110010000000
111010000000011101000010101111101100000000010000000000
100000000000100101000000001101011110000001110000000000
010000000000100000000010001001001100111101010101000000
110000000100000000000000000101010000101000000000000001
000000000000001111000011110111111011101000110110000000
000000000000000111000011100000101110101000110000000011
000100000001000001000011100001011011000110110000000000
000001000000100000100111010000001100000110110000000010
000000000001000000000000001101111001000010100000000001
000000000100101001000010101001101111000001000000000000
000000100001011000000111101000001001000110110000000001
000001000001011011000111011111011100001001110000000000
000001000000100101000110000001011101010100000000000000
000010100001011111000010011111111000100000010000000000

.ramb_tile 6 17
000000001010101000000000010101011110100000
000000010010010111000011000000010000000000
111010000000000001000000010001011110000000
100000000000000000100011100000010000000000
110000001000000000000000010101111110000000
010000000000001111000011110000010000000000
000000000000000111000000001001011110000000
000001000000000001100000000111110000000000
000000000010000000000010011011111110001000
000000000000000001000111101001010000000000
000000000000101111100000001101111110000000
000000000011000111000000000001010000010000
000000000000000000000000001101011110000000
000000001000100000000000000011110000100000
110000000001001111000010000011011110000000
110000000000100011100010011011010000000100

.logic_tile 7 17
000101000001000011100011110111000001000000001000000000
000010100100000000100111110000001001000000000000000000
000001100110100000000111010101001001001100111000000100
000010000001010000000011100000001001110011000000000000
000010000000001111000011100001001001001100111000000000
000000000010000011100000000000101111110011000000000100
000000000110000000000000000001001000001100111010000000
000000100000000000000011110000101010110011000000000000
000000000000000000000111000001001001001100111000000010
000000000001000000000000000000001101110011000000000000
000000000000000000010000000111101000001100111000000000
000000001100000000000010010000001101110011000000000010
000000000000010011100000000101101000001100111000000010
000000000000000001000000000000101110110011000000000000
000000000000000001000111000101001001001100111010000000
000000000100000000000010000000101111110011000000000000

.logic_tile 8 17
000000000001010111100000000111101010101011110000000000
000001000001111101000000000101101000110111110001000000
000000001010000111100111000001011111101011110010000000
000000000000001111000100001111001011110111110001000000
000001000001011111000000000111001101111110110010100000
000010000000001111100000000001001010110110110000000000
000001000001011001100000011001011111111110110010000000
000010000000001101000010000101011110111101010000000000
000000100001010111000110101001111101101000000000000001
000001000100110000000000000001101101100100000000000000
000000001010000011100111000011101111100000000000000000
000000000000000000000010001011111000110100000000000000
000000000000001001000111010011100000001100110000000000
000000001010000101000110100000101110110011000000000000
000000000001010101100110000111011101100001010000000000
000000000000001001000010010001111001100000000000000000

.logic_tile 9 17
000000000000011111100011100011011111010111100000000000
000000001100000111000110011111001000001011100000000000
111010000000000000000111100111101001000010000000000000
100000000001001111000000000101011100000000000000000000
000000000001011111000000001011011110100001010000000000
000000000111100111100000000101111110010000000000000000
000101000000000111100010011000001010010011110100000000
000010000000000000100010001011001111100011110010000010
000000000101000111100111101101101000111110110000000001
000000000001111101100111001011111100111110100001000000
000000000100001101100110110001011100010111100000000000
000000000000000111100111010011001110000111010000000000
000000000001010001000110101001001100010111100000000000
000000000000001001000111100011001101000111010000000000
110010000000001001000010001111111011101000010000000000
100000000100000111000110001001111111001000000000000000

.logic_tile 10 17
000000000000110111100000001101011110010111100001000000
000010100100100000000010000001001001001011100000000000
111001000000000111000000000001101111100000000000000000
100000000000001111000011100011111101110000100000000000
000000000110000111000010000101101010010111100000000000
000000000000011111100011111101111110000111010000000000
000000000000000011100000010101101010111111100100000000
000010100100000000000011010000001111111111100000000000
000000000000010101100010101001101011000110100000000000
000000000000001001000111100001001111001111110001000000
000001000000000000000011100011011100001001000000000000
000010000000000001000011001011011000000010000000000000
000010000000001001000111010101111111000000100000000000
000000000000100111000110001011111100000000110010000000
110000000000001000000010000111011000100000010000000000
100100000000001101000111110011111110100000100010000000

.logic_tile 11 17
000000100000001001100110000101011000010111100000000000
000001000000001111000010000001001011000111010000000000
111000001100000011100000010101000000010110100100000000
100000000000000111000011010011001101111001110000000000
000000000001010111000011111001011101100000000000000000
000000000100001011100011000001111110110000010001000000
000001000000000111100000000001101100010111110100000000
000010000000000000100000001101101101111011110000000000
000000000000011001010011100000001001111000100000000011
000000001010100001000000001001011111110100010000000000
000001100000000000000010000101101000101001010000000000
000011100000000000000000000001010000010101010000000010
000000000001000000000000000111111110101100010000000000
000001000000100000000000000000101001101100010000000010
110000000100000111100011100001101001100000000000000000
100000000000000101100011111001011101110100000000000000

.logic_tile 12 17
000000100001000011100000010000000000000000000000000000
000001000000100000000010000000000000000000000000000000
111101000000001000000000000011001000101000000000000100
100010100000001011000000001111110000111101010000100000
000010000000000000000000000001001111011110100100100000
000001000000000000000000000000001000011110101010000000
000000001000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000011001000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100010001011000000000000000000000000000000000000000000

.logic_tile 13 17
000000000001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000001101000000001001111011000110100000000000
000000000000000001100000001001111010001111110000000000
111000001101001000000010111011011000001011110100100000
100000000000101011000110011011101100010111110000000001
000000100000000101000010000101100000010000100000000000
000000000100000000100100000101001000010110100001000000
000001000000000101000000011111111100101100000000000000
000010100000001101100011010101011000010100000010000000
000000000000100101000000000101111101010111100000000000
000000000001000000000010101101101001111111010000000000
000000001100100001000010001000001011001101000000000000
000000000001000000000111001111001010001110000000100000
000000000000000000000000010101111110010100000000000000
000000000000000000000010100101000000010110100001000000
110001000000101101100000000101011101110100000010000000
100010000001010101000010101111011010110000000000000000

.logic_tile 15 17
000000000000000111100000000101100000000000000100000000
000000000000000000000011110000000000000001000000000000
111001000000011011100111101111111000100000000000000000
100010100000101111100000000001001010110000010000000000
110000001110000111000110001011111001010111100000000000
000000000000000111000100001011111010001011100000000000
000000000000000101000010110101100000000000000100000000
000000000000001101000011010000100000000001000000000000
000010101110100000000111001011111101010111100000000000
000000000101000000000000000111011000001011100000000000
000000000000000101000010111011101011000110100000000000
000000000000000000100111011111111101001111110000000000
000000000000100001100111000001011100101001110000000000
000000000001000000000000000101011111101011110000000000
000000000000000101100000001111001000001011100000000000
000000000000000000000010011101011101010111100000000000

.logic_tile 16 17
000000000000001001100000001011111010001110000000000000
000000000000000111100000000011101000001001000000000000
000000000000000000000000010011000001010110100000000000
000000001110001101000011110001101011000110000000000000
000010000000000001000110100111000000100000010000000000
000000000000000000000000000000001111100000010000000000
000000000001011111100000010011011001010110100000000000
000000000000001011100010010001001011010110000000000000
000000000000001000000000000001011010000000000000000000
000000000000000101000010001101010000101000000000000000
000000000000011000000010001101101110110000010000000100
000000000100000101000010001111001111110000110000000001
000000001110001101000010110001011010000111000000000000
000000000110000101000010100000011010000111000000000000
000010100001011000000000001011111000010110100000000000
000001000110100101000010000111110000000010100000000000

.logic_tile 17 17
000000000000001101000000010101011100000000000010100010
000000000000000111100010010001100000010100000000000101
111000000000001000000111100101011000010110100000000000
100000000000001001000110100101011100100001010000000000
110000000000001101000010010001001011000010110000000000
110000000000000001000011100000001010000010110000000000
000010000000000111100000000011100000000000000100000000
000000000110000000000010100000100000000001000000000100
000000000000000111000000010000011111001011000000000000
000010000000000001100010100011001110000111000000000000
000010000000000101100000011011011000000010000010000100
000000000000000000000010111001101010000110000000000000
000000000110001000000110100101100000010110100000000000
000000000000000101000100001101101010001001000000000000
000000001010000111000011100001011110000110000000000110
000000000000001111000100000101111110001000000010000010

.logic_tile 18 17
000000000000001111000010101011000001000000000000000000
000000000000000101000100000001001101100000010000000000
111000000000101000000000011101111010010110100000000000
100000000001010111000010100101011000010000000000000000
010000000000001000000111101111001100000000000000000000
110000000000000111000111111011100000010100000000000000
000000000000001111000011110000000000000000000000000000
000000000000000101000011110000000000000000000000000000
000000000000000001100000001011001010001110000000000000
000000000001000000100010001011011000001111000000000000
000000000000000000000000010000000000000000100100000000
000000000000000001000010010000001010000000001010000000
000000000000000000000000000001011111010010100000000110
000000000000000000000011111011101001000010100001000000
110000001000001000000000000001011101010110100000000000
010010000000000001000000000011011011010010100000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000001110000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000010000000
111000000000000000000110000000000000000000000000000000
100000100001010000000100000000000000000000000000000000
110000000000001000000111000000011000000100000100000000
000000000000001001000000000000010000000000000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010101000000110100000001010000100000110000000
000000000000000101000000000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000011000000000010000010000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000001000000

.logic_tile 21 17
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000000000000000000101000000000000000100000000
000001000000000000000000000000100000000001000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000101101000010101011101100100011110000000000
000000000001010001000000000111001101101001010000000000
111000000000000001100000000111000000010110100000000001
100000000000000000000000000000000000010110100000000000
000000000000010001000000010001111110101000010000000000
000000000100000000100010000101011111100001010000000000
000000000000000000000000000000000000101111010110000000
000000000000000000000000000001001011011111100000000001
000100000000000111000000010011101000111111010100000000
000010000000000000000011000000111000111111010010000000
000000000000000111000110001101011100100011110000000000
000000000000000000000011100011011111010110100000000000
000000000001000001000111110000000001001111000000000000
000000000000100000000011000000001111001111000000100000
000000000001000001000011000111011110000100100000000000
000000000000100000000011100000101100000100100000000000

.logic_tile 2 18
000000000000001000000011100011111010010100000000000001
000000000100001011000110011001111011100100000000000000
111000000001000000000000011001111011111111110100000000
100000000000100000000011110101111111010110110000000001
000001000000001000000010101111011101111110000000000000
000000000000000011000010111111101101011110000000000000
000000000000001000000010010011111111110110100010000000
000000000000001011000010011011011100110000110000000000
000001000000100000000011110011101000000010000000000000
000000001001010000000010001111111001000000000000000000
000000000000001011100111000000011100010101010000000000
000000000000000111100010011111010000101010100000000000
000000000000001000000011000000001010101011110100000000
000000001010001111000111100001010000010111110000000100
000000000000000001100010010011011110110110110101000000
000000000000000000000110100111101010111110110000000100

.logic_tile 3 18
000000000001000000000010110101101100000000000000100000
000000001010001101000010001001101000000000100000000000
111000000110001000000111100011101110010101010000000000
100000000000000001000000000000110000010101010000000000
000110000001000000000111100111001111100010000000000000
000110000110100000000011101011101100000100010000000000
000000000000100001100010011101111011110010110000000000
000000000001011111100110001001101111100001110000000000
000100000001000001100110000011111111111110000000000000
000000000110100000000011101111111101101101000000000000
000000000000001111000011100001101010111111110100000001
000000000000000111000010101101011100010110110000000000
000011100000110001100011100101111100010101010000000000
000000001000000101100011010000000000010101010000000000
000000000000100000000000000101001110111110100100000000
000000000001000000000010011011101001111101110000100000

.logic_tile 4 18
000000100001110101000011000001011011101001000000000000
000001000110010000000100000011011111110110010000000000
111000001100000111100000000011111000111000100100000100
100000000000001111000000000011001110101000000000000010
000000100010101000000110100011001101110000000101000000
000000000111010001000100001111011100110110000000000010
000001000000000001000000000011111100101101010100100000
000010100000000000100010111001011100000100000000000000
000001000000001001000011101101011100010100000000000000
000010001010001011100000001111001011001001000000000000
000000000000000011100111010011111111110100010100000100
000000000000001001100110110011001101100000010000000010
000000000000001101100010001001101100101001110100000000
000000000100001101100010000011001110000000010010100000
110000000000001011110111101011111010100000010100000000
100000000000001101000000000111001111100010110000000011

.logic_tile 5 18
000000000010000101100000010101001100010000100000000000
000000001010100000000011110101011110000000100000000001
111010000000000000000000001111111010010111100000000000
100000000000001001000000001101101000000111010000000000
110000000000000111100110100000000000000000000100000000
110000000100000111100000001001000000000010000010000000
000000000000000101100010001111111000110100000010000000
000000000000001011100010010101001101010100000000000000
000100000000010000000010010000000000000000000000000000
000000100101000000000110110000000000000000000000000000
000000000000000000000111000011011011010000100000000000
000000000000001001000000001111111111000000100000000000
000100100100000001100010000011111011010111100000000000
000001000110000000000010001101111100001011100000000000
000000000001010001100111010000000000000000000000000000
000000000000100000000010000000000000000000000000000000

.ramt_tile 6 18
000000000100000000000010000001011010000000
000001000001010000000100000000110000000001
111000000001111000000011110001101100000000
100000000001111111000011100000110000001000
010000001010000000000010000011101100000010
110000000110011111000011000000110000000000
000000000000000001000000000111101100000000
000000000000000000100010010101010000000001
000000000000001000000010000001101100000000
000001000000001111000110001111110000000100
000000001100000000000010001011001100000000
000000000000000000000000001111010000000000
000001000000000000010011101111011010000000
000010001010100000000010011111110000000000
010010100000000011100011100001101100000010
110000000000000000000010011101010000000000

.logic_tile 7 18
000000000001000011100111100001001000001100111000000000
000000000000100011100011110000001001110011000000010010
000101000000000011100011000101101001001100111000000001
000010101000000000000010010000101000110011000000000000
000000100000100111000000010101101000001100111000000000
000011000101000000000011100000001100110011000000100000
000000001100000000000011100101001000001100111000000100
000000000000011111000100000000001110110011000000000000
000001000001011000000000000111101000001100111000000010
000010000000101111000000000000001111110011000000000000
000000000000000000000000000001101000001100111010000000
000000000000000000000000000000101001110011000000000000
000000000000000000000111000001101001001100111000000001
000000000000001011000000000000101110110011000000000000
000000001110000001000000000001001000001100111000000000
000000000000001001000000000000001011110011000000000010

.logic_tile 8 18
000000000000000000000011101000001100010100000000100111
000000000000000000000100001001010000101000000010000010
111000000000000011000110000011100000000000000101000000
100000001010001011000011100000000000000001001001000000
110000000000000000000000000000000000001111000000000000
010010000100000000000000000000001110001111000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000100000001000000000111111011111001100000110000000000
000000001000110000000111000001111011000000110000000001
000010100111011001100010010111000000100000010000000000
000001000000001011000110000000101001100000010000000000
000011001010000111100010001101100001101001010000000000
000010000000100000100100000101101111111001110000000000
110000001110000011100111001111111101000010100000000000
100000000000100000100100000011011000000001000000000000

.logic_tile 9 18
000010100000001101000010010011111000010100000000000010
000000000000001101000011010000110000010100000000000000
111000000000010111100110011001011010100000000000000000
100000001100000000100010000001001011000000000010000000
110110100000001001000000011001011111100000000000000000
010000001100000001000010000011011001000000000000000000
000011100000101001100011100111111110010111100000000000
000011000000010001000011111011101001001011100000000000
000111100001001011000011110111101101000000000000000000
000001001110101101000111011001001101000001000000000000
000000000000001011100111101101001111010000100000000000
000000000000100011000110000011001010010000000000000000
000000001000000001000000000101011011000010000000000000
000000000000100000000000000011011011000000000000000000
110001100000011111000111111000000001100000010100000010
100000000000101011100010111001001101010000100000000001

.logic_tile 10 18
000010101000001101000000000011100000000000000100000000
000000000000001111000000000000000000000001000000100001
111000000000000000000110000000011010000100000100000100
100000100000000000000000000000010000000000000000100000
010010100001000000000000010000001010000100000110000000
000001000001100000000011000000010000000000000000000010
000000000000000000000010000111000000000000000110000000
000000000000000000000000000000100000000001000000000100
000000000000100000000010001111011111101000010100000000
000001001000010000000100001011011100111101110000000001
000001000000101001100000000111000000101001010010000001
000010000001000101000010000001001101011111100000000000
000010000000010011100110100000011000000100000100000100
000001000000000011000000000000010000000000000010000000
110000100000000000000110010001011110111100000000000001
100000000001000000000110101011010000111101010010000000

.logic_tile 11 18
000000000000010001000010001001011000101001010000000000
000000000000000000100011100101000000101010100000000000
111000000000001111000010100101111000100010110000000000
100000000001010111100100001001001110111001110000000000
010000000000001001100010000000001011101100010100000000
000001000000000011000100000101001100011100100000100010
000100001110001101000010100101101110101001010000000100
000000000000000111100010111011110000101011110000000101
000010000000100000000010100001111001100000010000000000
000001000000000000000100001101011101010100000000000000
000000001100000011100000000111111101101000110100000000
000000000000001111000010010000101100101000110001100000
000010100001011101100111000101111000010000100000000000
000000000000000001000100001101011001101000000000000000
110000001010100000000110001111011000101011010000000000
100100000001010000000000001101001001100111010000000000

.logic_tile 12 18
000000000000001000000010001011001100101001010100000000
000000000010001111000100001101010000010101010000100001
111100000000000001100011111001000001100000010000000000
100000000000100000000010001111001110110110110000000000
010010100000000000000110001101001001000010000000000000
000001000110000000000010010111111101000011010000000000
000000001000000000000010110111101101010100000000000000
000000001100000000000111110111001011100100000000000000
000000000001000011100011001001101110000001000100000000
000000000000101001000111101011111011010111100001000001
000000000000000000000011110011001111000001000000000000
000000000000000000000011101001101011010010100000000000
000000000000000101000000010101011100000010100000000000
000000001010001001100010000011111110001001000000000000
110000000000101111000011101001111111010100000110000000
100000001001001011000010111001111000101110000000000000

.logic_tile 13 18
000000000110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000010100101100001010000100000000000
000000000000000000000100000111001001010110100001000000
000001000001011011100000001000000001001001000000000000
000010100000100111100010111101001000000110000000000000
000000101010010101000011101101101010101100000000000000
000000000001000001100010011011011110101000000000000100
000001000000001000000000001000001111010100100000000000
000010101110000001000010000101001110101000010001000000
000100000000010101000000000101101100000001010000000000
000000000000100000000000000000100000000001010010000000
000100001010000111100000000001100000100000010000000001
000000000000000000100010100000001010100000010000000000
000000000001010001100000000000001000110000100000000000
000000000000100000000000001101011010110000010000100000
000000000000100000000000000001100001000110000010000000
000000000001000101000000000101001100101111010000000000

.logic_tile 15 18
000000001100001000000111110101111011011111110000000000
000000000000000111000011111111011100001011110000000000
111000000000101000000110110001101001001011100000000000
100000000001010111000011011111111100010111100000000000
010000100000010000000111100001111011111101110000000000
110001000000000000000110000001101001010110100000000000
000000000000101101100010110111111010110100000010000000
000000000101010011000111010000011101110100000000000000
000000100000011000000010110101000000000000000100000000
000001000000000001000111000000100000000001000000000000
000001000000000001100111100111111001101000010000000000
000000100000000001000100001001101010000100000000000000
000000000000100000000010001001111101010111100000000000
000000000000010000000010110101111000001011100000000000
000000000000100101100111100011001101001100000000000000
000000000001000111000100001001011110011100000000000010

.logic_tile 16 18
000001000000000001100000010011100000000000000100000000
000010100000000101100011010000000000000001000000000000
111000000000000111100000000001001110010000000000000000
100000000000000111000000000101001110100001010011000100
110000000000001011100111000101011011001011000000000000
000000000000011001100110001001101101000011000000000000
000000001110001011100010101101101010000010110000000000
000000000000001001000010100101011011000001010000000000
000000000000000011100000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000001010001000000000101101111010000000000000010
000001000100100000000010000101101000100001010000000000
000000000000001101100000000011011010000110100000000000
000000000000000001000000000000001010000110100000000000
000000001000000000000110100001111111000010100000000000
000000000000000001000000000001011011000001110010000100

.logic_tile 17 18
000000000000001000010000001011011000010010100000000010
000000000000001111000011001001111110000001010001000000
111000000000000000000110010000011110101000000000000000
100000000000000101000110001101000000010100000010000100
010000000000000000000110110000000000000000100100000000
110000000000000101000111010000001000000000000000000000
000000000000001011100111000000011100000100000100000000
000000000110000011000100000000000000000000000000000000
000001000000000001000011111111101101010110100000000000
000010100000000000000010000001001011010000000000000000
000000000001010101000000000001101001000010110000000000
000000000000100001000000000011011010000010100000000000
000000000000000001100000000101000000100000010000000000
000000000000000000100000000000001101100000010000000000
010000000000001001000000001000000000100000010000000000
110000000000000011000000000011001010010000100000000000

.logic_tile 18 18
000000000000001101100111111111111100001110000000000000
000000000000000011000111110001001000000110000000000000
111000001100001001100111010101001000001000000000000000
100000000000000011000111110001011110001101000011100100
010000000000000101000010001111101101000010110000000000
110000000000000000000000000001001010000010100000000000
000000000000000001000011100000000001100000010000000000
000000000000000000000100000111001000010000100000000000
000000000110000111000111101111111001010110100000000000
000000000000001111100000001011011000100000000000000000
000001000011011011100000001000000000000000000100000000
000000000000100111000010001111000000000010000000000000
000000000001011000000000001000001000101000010001000010
000000000000101001000000001101011100010100100001000000
110000000000001000000000000001111001000011010000000000
010000000000001001000011011011011110000011000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000110000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000000000000000001000000100100000000
000000000000000000000000000000001100000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000001100000000000000100000000
010000000000000000000010010000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000001010000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000001
100000000000000000000000001111000000000010000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000001010000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000011100000000000001000000100000111000010
100000000000000000100000000000010000000000000011100011
110000100000000001100010000101100000010110100000000000
010001001010010000000100000101100000000000000010000100
000000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100001000000000000010111111001001000000000000000
000000001000100000000011110000101010001000000000000001
000000000001010000000111100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000100000000000000000000011010000000110100000101
000000000000000000000000000000011010000000110010000010
110010000000000000000000000101011101001011110000000000
100000000000000000000010000000101101001011110001000000

.logic_tile 2 19
000010000000001001000111001101100001111111110000000000
000000000000101111100100001001101100101111010001000000
111000000000011000000011100001111010111100100100000100
100000000000100001000010110000001100111100100000000100
110000000000000000000010100111111111100000110000000000
010000001010000000000100000001101110110000010000000000
000010100000000101000000010011101011101000000000000000
000001000000000000100010101001011101001000000000000000
000000001010001001100000000000011001000000110000000000
000000000000100011000011110000011001000000110000000000
000000001000001001000110000001001101111110000000000000
000000000000001011100000000001001110011110000000000000
000000100000000000000110100011100001100000010000000110
000000000010000000000100001111001111101001010000000000
110000001000001001100110101000011000101000000000000000
100000001100000011000110011101010000010100000000100000

.logic_tile 3 19
000011100100000101000110011001011111100010000000000000
000000000111010000100011000111011111000100010000000000
111000000001010101000000001111101011100011110000000000
100000000000000000100010110101101100010110100000000000
000001001110000101000000000001001011000000100000000000
000000100000000001100010000011101011000001110000000000
000000000000000000000010101111001100101001000000000000
000000000000001001000100000001111010111001100000000000
000100000001011000000000000101001111101000000000000000
000100000000000101000010001111011001110110110000000000
000001000000000011000110011000001000111110100100000000
000010101010000000100010101011010000111101010000000100
000000000001110001100110111101001010111001100000000000
000001000001011001000110101011011111110000100000000000
000000000000000011100010010111101110111100000000000000
000000001000000000000011010001101110110000000000000000

.logic_tile 4 19
000000000000001000000110110001111010011001110110000100
000000000000001011000010101101111100111001100011000010
111000000001100111000111110111100001100000010010000010
100000000000110101000010100011001111010110100011000001
110000000000000000000110010001101000011001110110000001
110000001010000101000010001001111110111001100011000000
000000000000000011100111110001011001000100000000000000
000000000000000111000010101101011010000110100000000000
000000101000101111100110100001101110101000000000000000
000001000110000101100011110001001101111001110000000000
000000100000001101000000001001111100011101010111000000
000001000000000101100000001001001010111010100011000001
000000000000101101100010001111101101011101010110000001
000010100000010001000000001101011111111010100000000000
000010000000001011100110001001011011000000100000000000
000000000100000001100010010011001110000110100000000000

.logic_tile 5 19
000001000110001000000011110001101010110001110000000000
000000100001001111000111101001111100100111010000000000
111000000000000000000011110011011001101100000000000000
100000000000001111000011101111001011101111110000000000
110001000010101111000010100101011000110101100000100000
110000000000010111100110111101011100111001100000000000
000000000000000111000010101011001111111001110000000000
000000000000000000100110111001001100001011100000000000
000000000000000111000000000001101001111001110000000000
000000001010001111100000000011111001000111010000000000
000010000000000111100000011001011010110001110000000000
000001000010000000010010001001011110011011100000100000
000001000000100001000010011111100001001001000101000000
000010100001001111100111101011101110000000000011000100
110010000000000001000000000101101011111110100000000000
100000000000000000000010010011001111111001010000000001

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001000000010000000000000000000000000000
000010000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000001010010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000001000101000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 7 19
000000000000001000000111100011001001001100111000000000
000000000000000111000100000000001000110011000001010000
000000000000000111100111100001001001001100111000000000
000000001010001111000100000000001010110011000001000000
000000000000010111100111100001101000001100111010000000
000010100000000000100000000000001010110011000000000000
000000000000001000000011100101001001001100111000000000
000000001000000111000000000000101101110011000001000000
000101000000101111100000000001101000001100111000000000
000110000000010011000000000000101100110011000001000000
000010000000000111000111100111001001001100111000000000
000000000000000000000100000000001100110011000010000000
000000000001000111100000000001001001001100111000000000
000000100000100000100011100000101011110011000000000010
000000001000000111100000000111101000001100111010000000
000000000000100000100000000000001111110011000000000000

.logic_tile 8 19
000000000000001000000000000111100000000000001000000000
000001001100001111000011110000001001000000000000000000
000010000001001000000000000111001000001100111000000001
000001000000000111000000000000101011110011000000000000
000011001000110000000000000000001000001100111000000000
000010000110000000000010100000001000110011000000000010
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000010
000000000000000001000000000011101000001100111000000000
000100000010000000100000000000100000110011000000000001
000000000000001000000011100001101000001100111000000001
000000001000001011000100000000000000110011000000000000
000000101010010000000111100011001000001100111000000100
000001001100000000000000000000000000110011000000000000
000000000000000000000110100011101000001100111000000000
000000000000001001000100000000000000110011000000000010

.logic_tile 9 19
000000101100001000000000000101100000000000001000000000
000000000000000111000000000000001000000000000000000000
000000000000000000000000000111101000001100111000100000
000001000000100000000010010000101111110011000000000000
000000000000000001100000000101101000001100111000000100
000000000001000000100000000000101111110011000000000000
000000000000000011000000000001101001001100111000000000
000000000000000011100010000000101100110011000000000001
000000000001000111000000000111001001001100111000000001
000000000000100000100000000000001110110011000000000000
000000000000000111000000000101001001001100111000000010
000000001010000000100000000000001111110011000000000000
000000000001001001000010000011001000001100111000000000
000000000000100011100011110000001110110011000000000010
000000000000000001000011110101101001001100111000000010
000000000000100001000111100000001110110011000000000000

.logic_tile 10 19
000000000000000001100110010111100000111001110000000000
000000000000000111000111011001101011010110100011000000
111001000110011000000011101000011001111100100000000000
100000100000000111000110111111001001111100010010000001
010010000000100111000011100111111010111100000010000001
000000000000010000100100000001110000111110100000000000
000001000000000000000010110001111010111001010100000001
000010101110100000000110001001111111110110010000000000
000000000001010000000000010000001110000100000110000000
000000000000100000000010000000000000000000000000000000
000001000100000111000000000011000000000000000110000000
000000100000100000100011100000100000000001000001000010
000000000000001000000000011111111100111000000000000000
000000000000000001000011101011001010100000000000000000
110000001100000000000000000000000000000000000100000000
100000000000010111000010000001000000000010000000000010

.logic_tile 11 19
000000000000001000000000010101000000000000001000000000
000000000000100011000011010000101110000000000000000000
000000000100101000000000000011001001001100111000000000
000000000001001011000000000000101110110011000000000000
000010000000000000000000010000001001001100111000000000
000001000000000111000010100000001100110011000000000000
000000000110100000000111000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000010100000000000000000000000001000001100111000000000
000000000000000000000010010000001001110011000000000000
000100000001000000000000000001101000001100111000000000
000001000000000001000000000000000000110011000000000000
000000000000000001000000000101001000001100111000000000
000000000000000000100000000000000000110011000000000000
000000000000101000000000000101101000001100111000000000
000001000001000101000000000000100000110011000000000000

.logic_tile 12 19
000010000000010000000010101101111100111011110000000000
000000000000000000000110111001111011010010100000000010
111000000000001000000000010001000000111001110000000000
100000000010000101000010000111101011100000010000000000
010010000000000001100110111101101110101001010000000000
000001001100000000000010100001000000101010100000000000
000000100000000000000000011001101101101110000000100000
000000000000001101000011011101011101111101010000000000
000000000000010111000000010011000000010110100000000000
000000000000000101000010000000000000010110100000000000
000010100000000001000010000111001101111100100100000000
000000000000000000000000000000001100111100100001000010
000010000001001001000000000001001110101000110000000000
000000001100000111100000000000101011101000110000000000
110000000000000001000000000111101011101110000000000000
100000000000000000000000001101001101111110100000000000

.logic_tile 13 19
000100000000000111000010000001100000001100110000000000
000001000000000001000000000000001111110011000000000000
111000000000000111000000001000011010000111000000000000
100000000000000000100000000111011011001011000000000000
010000000001001111000000011101011110101000010000000000
000000001011110001000010000101001000000100000000000000
000000000000000111000111001111000001111001110100000001
000000000000000000000110111011001100010000100001000000
000000000001100000000010000011011000001100110000000000
000000000100110000000100000000100000110011000000000000
000000000000100111100110000111011111110100010110000000
000000000001010000000000000000011011110100010001100000
000000000000000111000011000000001001001110100000000000
000000000000000000000100000101011110001101010000000000
110000000000001011100111111101111010010010100000000000
100000000000000001100010001111011000111011110000000000

.logic_tile 14 19
000000100000000111100010010000000000000000000000000000
000001000000000000100110000000000000000000000000000000
000000001100001101000010110001111110000011110000000000
000000000000000001000011100111000000000001010000000000
000000000000010111100010010011101110010110100000100000
000000000000100000100011000111101011111011110000000001
000000000000000000000000001000001010010100100000000000
000000000000000000000010111001011000101000010010000010
000100000000000111100000000111001100011111110000000000
000000000000100000000011110101101011001111100000000000
000000000000100000000010000001000000010000100000000000
000000001101000000000100000000101011010000100000000000
000000101101010001000000011001111000010111100000000000
000001000000001001100011101001011101001011100000000000
000000001110000001100000001000000000010000100010000001
000000000000000000000000001101001001100000010000100000

.logic_tile 15 19
000001000000001011100110110111101001101110000000000000
000010100000000001000010101001111010011110100000000000
000000001110001001100000001001001100101001010000000000
000000001100001111000000000001000000000001010000100000
000000000000001111100111010101101010011111100000000000
000000000000000111000010100111101010010111110000000000
000000000000010111000000010001100000001001000000000000
000000000000100000100011000000001011001001000000000000
000000000001010000000000010011101011010111100000000000
000000000000000111000010000101101110000111010000000000
000000000000000000000110000101001110010111100000000000
000000000000000000000100000001101111111111100000000000
000000000000000111000110011001001111000110100000000100
000000000000000111000010100111011111001111110000000000
000010000000010001100110010011001110000011110000000000
000001000000100000100110100111110000000001010000000000

.logic_tile 16 19
000000000000001111000111100001001111010000100100000100
000000000010000001100110000001001011010100100001100000
111010000000000001100000000101001100000010100000000000
100001000001010000100000000000010000000010100000000000
010000000000000001100010100111011100010000000000000000
010000000000001001100000001101111010010110000000100001
000000000000000111100110001011001011010000000000000010
000000000100000000000010100001001110010010100000100101
000000000000000000000010011011001010110000000000000000
000000000000000001000011100101101111110100000000000000
000000000000011000000110100011111110010000000100100000
000000000110000001000011110001001110101001010000100100
000000000000000000000011100101101000010000000000000000
000000000000000101000011110011111010101001000011000000
000001101000001001100000000000011100000000110000000000
000011000000000101000000000000011010000000110000000000

.logic_tile 17 19
000000000000001101000000010111011000001000000000000010
000000000000001011000011100101101000001101000001000000
111001000001010111000111100011101100000111010000000000
100000100110000000100000000101011000101011110000000000
110000000000001101000011111001000000000000000000000000
000000000000001011000110000101000000010110100010000000
000000000010010001000000011000000000000000000100000000
000010101010000000000011111111000000000010000000000000
000000000000000000000000010000011010000100000100000000
000000000001000000000010100000010000000000000000000000
000000000000000000000000000001000000101001010000000100
000000001010001111000000001101100000000000000000100000
000000000000000000000000010001001010000011110000000000
000000000000000000000010011101000000000010100000000000
000000000000000000000000000000000001000000100100000000
000001000000000000000010000000001001000000000000000000

.logic_tile 18 19
000100000000001000000000010011011010001101000000000000
000000001010000111000011101101001010000100000001000101
111000000000001000000010101001001010000001010010000000
100000000000010111000000000111001100000010010011000100
110000000000000011100110100111000000000000000100000000
110000000000000101100010100000000000000001000000000000
000000000000010111000010100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000001100010001011001010001101000010000100
000000000000000000100000000001011010000100000001000100
000000000101010000000000000000000000000000000100000000
000000001010100000000000001011000000000010000000000000
000000000000001000000011000011011000010100000000000110
000000000000001101000000000101011001100000010001000100
010000000000001000000000000101101010000001010010000010
110010000000001001000000000101101100000010010001100000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000111000000000000011110000100000100000000
000000000000000000000000000000010000000000000001000000
111000001100100000000000010000001100000100000100000000
100000000000010000000011110000000000000000000001000000
110000000000000000000010001000000000000000000100000000
000000000000000000000100001101000000000010000001000000
000000000000001000000010000001100000000000000100000000
000000000000001001000000000000100000000001000001000000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001110000000000001000000
000010100000000011100000000101000001110110110000000000
000000000000000000100000000001101100010110100000100000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000101100110110111100000000000000100000000
000000000000010000000110100000100000000001000010000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
100000000010000000000011000000000000000000000000000000
010000000000001000000011100000000000000000000000000000
110000000000001011000000000000000000000000000000000000
000000000000000000000000000000011000000100000110000000
000000001000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000010100001010000000111000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111010100000000111000111100001111100000001010000000000
100000000000001111100110110000110000000001010001000001
010001000100000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000000111000111110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000001000011001001011100110000000
000001000000000000000000000001001100000111010000100000
000000000000001001100000011111111011110110100000000000
000000000000000001000010001001001011111100000000000000
000000000001011101000000000000001000000011000000000000
000000001000001011000000000000011110000011000000000000
000010100000000001000000000101111111100000110000000000
000000001100000000000000000111101100110000100000000000

.logic_tile 2 20
000000000000100101100000011011100000010000100000000000
000000001001000000000011000101001111000000000000000100
111000000001010000000000001111001000101000110000000000
100000000000000111000000001011011110011000110000000000
000000001100001101000010110101101101010100100010000000
000000000000000001100011011001001011000000010000000000
000000000000001001000111111101011100101001010110000000
000000000000000111000010101101110000111101010000000010
000001000000100001100000001001001111101001110101000100
000010101011010000000010011111011100111111110000000100
000000000000001001000010100101011011010000000000000000
000000000000000001100010111101001111000000000000000001
000000000100000001000011110111101010010100000000000000
000000000000001111000011011011000000000000000000000000
000000000000001000000110000001101011100000010000000000
000000000000000001000011101101001111100000000000000000

.logic_tile 3 20
000100000000100101100010101001111100010100100000000000
000000001011010000000111110101011010000100000000000000
111000000010000111100010010000001010010110110101100100
100000000000000111100110011101011001101001110001000000
010000000001001101000110011101101101000100000000000000
010010000000100001100011111001011011001101000000000000
000000100001000001100111111101101100000001000000000000
000000000000100101100010111111101100101001000000000000
000110100000000001000010111001111100000001000010000110
000001000000000001100010001011101111101001010001100000
000000100000000001000010110111101101001000010100000000
000000000000000000100011010111011010111111110010000110
000010100000001111100011000101001111001100110100000000
000000000100000011000100000101001111111100110010000011
000000000000010101100110100111011001001100110110000100
000000000000000000000010100001001011111100110010100000

.logic_tile 4 20
000011100010000000000111100111001010000001000000000000
000000001010001101000010010001101010101001000000000000
111001000000000111000011110000000001011111100000000000
100000100000000000100011010111001100101111010000000010
000000000000000101100110000000000000000000000100000000
000010001010001111000010000011000000000010000000000001
000000000000001000000000011011101001111111100000000000
000000000000001011000011001001011010010110000000000000
000000100001010111100111010001001010000010100000000000
000001000110001111100111101011110000010111110001000000
000000100000001101000000011011101111110101100000000000
000001000000000011000010000001101011111010100000000000
000001000000000111100010000001101101101011110000000000
000000001000001001100111111001111001001011100000000000
110000000110100111100000000101001111110101110000000000
110000000001000000100000000011111011011010100000000000

.logic_tile 5 20
000000000010100101100010001111101111110000000100100001
000000000110000000100011110101101100111001000000000000
111010000010100001000111001101001000111101100001000000
100001000001010111100100000011111011101001100000000000
000000000000000111100010010111101111110110100000000000
000000100100000000000011100101011110110110010000000000
000000000000000011100010000111011110110110100000000000
000000000000001111000000000001001111111010100000000000
000010100000000000000000010000000001001001000011000001
000011100100000111000011000011001011000110000010000001
000010000000000011100000001101001001101011000000000000
000000000000010011000000000001111010111111000001000000
000000000000000111000000001001001111101110000000000000
000000000111000001000011010111111000011111100000000000
110010000000000011000000001011011110110110100000000000
100000000000001111100010001001101111111010100000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000111010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010100110000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000111010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000101000000000000000000000000000000
000000100110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 20
000010000010000111000000000111101000001100111010000000
000000000000000111000011010000101010110011000000010000
000000000000000111100111000101001000001100111000000000
000000000000000111000100000000101000110011000001000000
000001000000000011000111100001101001001100111000000001
000010000110000000100100000000101100110011000000000000
000000001101000000000000010001101000001100111000000001
000000000000100000000011110000001111110011000000000000
000001100000000111000000010011101000001100111010000000
000011000000000000100011000000001000110011000000000000
000000000000000111000000000111101000001100111000000000
000000000000001001100000000000101100110011000000000000
000000001001110000000000000101101000001100111010000000
000000001100000000000011100000101001110011000000000000
000110000000000000000011110011001001001100110000000001
000000000110000000000011100000101000110011000000000000

.logic_tile 8 20
000000000001010000000010010001001000001100111000000000
000000001100001001000011110000100000110011000000010010
000000000001000000000111100000001001001100111000000000
000000000000100000000000000000001001110011000000000010
000000100000000001000000000000001000001100111000100000
000000000000000000100000000000001010110011000000000000
000000000000000000000000010011001000001100111000000100
000000000000010000000010110000000000110011000000000000
000000000001000000000000000000001000001100111000000000
000000001010100001000000000000001001110011000000000010
000000001100000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000010
000010000000000000000000000000001001001100111000000001
000001100100000000000000000000001110110011000000000000
000000001110010011100000000000001001001100111000000000
000000000001010000100000000000001011110011000000000001

.logic_tile 9 20
000001001000001000000000000101101001001100111000100000
000000000000001011000000000000001100110011000000010000
000000000000001000000110010111001000001100111000000000
000000000000001001000111110000101010110011000000000010
000000000001010000000000000111001000001100111000000100
000000000100101001000011110000101100110011000000000000
000000000000100000000000000001101001001100111000000000
000000000001010001000011100000101110110011000000000010
000101000000000111100000000101101000001100111000000010
000010000101001111000000000000101000110011000000000000
000010000000000000000000000111101001001100111000000000
000001000000001111000010000000001001110011000000000010
000001000000100000000111000101001001001100111000000000
000010000000010000000011110000101101110011000000000010
000001000000000111000000000001101000001100111000000000
000000100100000001100000000000001100110011000000000010

.logic_tile 10 20
000000000000000111100110000001111101001000000000000000
000000001000000000000011100011011111001001010000000000
111001100000000111100011100001100000000000000101000000
100010100000000000000010010000100000000001000000000000
010000000000001000000011000001101110000110000000000000
000000000000100001000010111101001101000010100000000000
000000000000000111100000000000001111001001010000000000
000000001000000000000000001101011001000110100000000000
000000000000011000000000011111001010010000100110000010
000001000000000101000010110111101101100010110000000000
000000000000001101100010000000011100100000110000000000
000000000010000111000010000001001001010000110010000000
000000000000001000000010011001111100010000000000000000
000000101100000101000010001011001011010110000000000000
110000000000100001000010001101101001101001000000000000
100000000111010000100000000011011101100000000000000000

.logic_tile 11 20
000010000000100000000111000101001000001100111000000000
000000000001010000000000000000100000110011000000010000
000001000000000000000111000000001000001100111010000000
000010100000010000000000000000001001110011000000000000
000001000000100000000000000001101000001100111000000001
000000100101000000000010000000100000110011000000000000
000000000110100000000000000000001001001100111010000000
000000000001000000000000000000001100110011000000000000
000010001110001000000000010000001000001100111000000000
000001000000001001000010110000001110110011000010000000
000100000011000111000000000011001000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000010001100000000000001000001100111010000000
000000000000100000100000000000001100110011000000000000
000001000000000000000000010000001001001100111000000000
000010001000000000000011000000001111110011000010000000

.logic_tile 12 20
000011100000000011100111100001100001000000001000000000
000010000000000000000000000000101001000000000000000000
000000000000001000000111100101101000001100111000000000
000000000110001111000010010000101111110011000000100000
000010100000001001000111010001001001001100111000000000
000000000110001111100111110000001000110011000000000000
000001000000000000000011110011001000001100111000000000
000010100000000000000011110000101001110011000000000000
000010100000011011100000000101101000001100111000000000
000001000110000011100010000000101011110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000001011110011000000100000
000000000000000000000000000101001001001100111000000000
000000100000000000000010000000001111110011000000100000
000000001110100000000010000101001000001100111000000000
000000000001010000000100000000001100110011000000100000

.logic_tile 13 20
000001000001110000000110001011111011101000000000000000
000000001100111111000011110001111101111000000000000000
111000000000100000000000000011101101101100010000000000
100000000001011111000000000000001100101100010000000000
010011101011001101000011100101101001000001000100000001
000001001100100111000100001111111010010111100001100000
000000000000000001100000000001011110000001000000000000
000000000000011111000011100011011111101001000000000000
000110000001011101000010100000011110010100110100000000
000000000000010111100111110101001101101000110001000000
000000000000000001000110010111001011000010100000000000
000000000000001101000011111111111010000010010000000000
000000000001001001100011110111001010101011010000000000
000000000000100111000111110111001001010111010000000000
110000000000001000000010001101011100100000010000000000
100000000000100011000000000011111101101000000000000000

.logic_tile 14 20
000010000000001000000000000000000000000000000000000000
000000000110001101000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001000000000000001000011011011111000100000000
000100000000100000000000001011001011101111000000100100
000000000000000000000111000000000000000000000000000000
000001000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000010000010000010000000000000000000000000000
000000100000100000000010100000000000000000000000000000
000000000001000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
110000000000000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000

.logic_tile 15 20
000000100001010000000110000000000000000000000000000000
000001000100000000000100000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000011001110100001010000000000
000000000100000000000000001111101101110011110000100000
000000000000000011100110000111111011000011010000000000
000000000000000000000010000000011110000011010000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000001000000001001000000001101111100011110100000000000
000010100000000011000000000011001001101111110000000000
000000000000001000000110100101101100110000010000000000
000000000100000101000010000000111011110000010000000000
000001000000101001100000000011000000010000100000000000
000010100001011111000000000000101111010000100000000000

.logic_tile 16 20
000001000000000001110111010101111010111000000000000000
000010000000001111100010001011011110111100000001000001
111000000000001001100000000000000001001001000000000000
100000001010000001000011100111001000000110000000000000
110001000000001101000011110101001100010100000100100000
110010000000000011000111100011101001010100100010000010
000000000001011001000000010001101010111111110000000000
000000000000001011100010010001101001000100000000000000
000000000000001001100110100111011110000001010000000000
000000000000000101000110000000010000000001010000000000
000010000000000000000110000101101010011101000000000000
000000000100000000000000001011011010001101000000000000
000000000000000001000011100011001011001001110000000000
000000000000000101100100000001101010000010110000000000
000000000000100000000000010001101101010000000110000000
000000000111000000000010001101001101101001010000100000

.logic_tile 17 20
000000000010000000000111001000000000000110000000100000
000000000000001101000000000101001000001001000000000000
111000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000100000001
000000000100000000000000001001000000000010000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000100000000000000000000001100000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000110000000
110000001100000000100000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000001101000000001101011010101001000000000000
000000000100010001000000000011011111001001000000000000
111000000000000000000000000001011110010111100110000000
100000000000000000000010100111011000011111100000100110
000100000000000000000000000011001101000110100000000000
000101000110001101000000000000101010000110100000000000
000000000000000011100010111011000000101001010000000000
000000000000000000100010000111001100010000100000000000
000000000001001011100110011000011100011110100000000000
000001000110101011100010101001011101101101010000000000
000000000000001101100110011000011010101011110100000000
000000000000000001100010100011010000010111110000000001
000000001101010000000110110111000001111001110000000000
000001000000000101000010001011101101010110100000000000
000000000000001000000110100011111010010111100000000000
000000000100001011000000000011101101011111100000000000

.logic_tile 2 21
000110000000000011100111000001011111001110000000000000
000100000000000000100110010000001100001110000000000001
111000000000101000000111001000000000010110100100000000
100000000000000111000100001011000000101001010000000000
010000000000000101100000000000011100100000000000000000
010000001000000000000000000111001111010000000000000100
000000000001010000000111100000011010010100000000000000
000000000000000111000000001111010000101000000000000000
000000000000001101000111110001011100010100000000000000
000001001010101011000111111011101010011000000000000000
000010000000001011100010011000000001001001000000000000
000001000000000001100111001001001010000110000000000000
000000001010100011100111010011101100101001010000000000
000000000001010000100011010011010000101000000000000100
110000000000000000000000000011111001110000000000000000
100000000000000111000000000011101100100000000000000000

.logic_tile 3 21
000000100100001111000000000111011010000000100000000000
000001000110000001000010111011101100000001110000000000
111000001100010101100110001101111111101100010000000000
100000000000000101000000001001011010101100100000000000
110000000111000111000000001101111011101000000000000000
110000000010000011100010111111011011110110110000000000
000000000000001101000010100101011110101001000000000000
000000000000001101000010101011011011001001000000000000
000000000101001000000110101101111101111000110000000000
000001000010000101000010011101011111011000100000000000
000001001100000001000110101000001001011100000000000000
000010100000000000100000000011011001101100000000000000
000010100000000000000011111001011001101000000000000010
000000000100100000000010000001001110010110000000000000
000000000000000011000011000001001010001100110111000010
000000000000000000100100001111001010111100110010100001

.logic_tile 4 21
000000000000010001100000000101111001001111000110000100
000000001000000000000000000101001111001111100011000000
111000100000001101100011111101111000010100100000000000
100000000000000101000111010011101100000000100000000000
110000000000010111100000001101001111010110100000000000
110001000100000101100010010101101001010110110001000000
000010100000001001000110110001101010001100110110000000
000000000000000001100110000001001101111100110001000000
000000000000000001100110101011111010000001000000000000
000001000000000111100000001101111100010010100000000000
000000000000001001100110011101111101000000100010000000
000000001000000101100010010111111111000110100000000000
000000100001000000000010000101011001010011110111000000
000001000100101111000111110000011110010011110001100001
000000000000000101000110101101011100011101010110000000
000000000000001101100010111111001111110101010011000001

.logic_tile 5 21
000000000100000101000111000011101101101110000000000001
000000100110000000100100001011101100011111100000000000
111001000000010111100111111011011011100100010100000100
100010100000100000100111010111011010101000010010100000
000000101010100000000000000111101101101100000001000000
000001100001011101000000000111111101011111110000000000
000000100000000000000111000111011111111101100000000000
000000000110001101000010110001011000101001100000000000
000011101010101011000111001101011000100100110000000000
000010100000001111110111011111011110011110110000000000
000000000000101011100010010000000000100000010000000001
000000000001001011100010000111001001010000100000000100
000010001100101111000000011011001110110011110000000000
000000000001011011100011101001011101100011010000000000
110000000000000000000111001111101111111110110000000000
100000000000000111000110010011101011101000010000000000

.ramb_tile 6 21
000000000001100000000000000000000000000000
000000001000010000000000000000000000000000
000011100000000000000000000000000000000000
000010100000000000000000000000000000000000
000001001001010000000000000000000000000000
000000100000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000001010000000000000000000000000000
000011101101000000000000000000000000000000
000010000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000101001100000000001101111000001000000000000
000010000110110001000010011001101010001001000000000000
111001000000100101000110001001101101010111100000000000
100000100001010111000011111111111110000111010000000000
110010000000010000000011111001011100000000000000000000
110010100010100001000111010111011100001001010010000000
000000000000000001000011100000000000000000100100000001
000000000000000001000010110000001010000000001000000000
000000001000011000000011000101011010010110110000000000
000010000000000011000111101101101000010001110010000000
000001000000000000000011001111011011101111010000000000
000000100000000000000100001101011000101110000001000000
000010101100011011100010010011000000000000000100000000
000011100000000011100111100000100000000001001010000001
110000001110000101100000001001101100010111100000000000
100000000100001111100011110111011111000111010000000000

.logic_tile 8 21
000110000001000111000000000111101000001100111000000010
000000000100100000100000000000000000110011000000010000
000000001001000000000011100101101000001100111000000000
000000000000100000000100000000000000110011000000000100
000011000000000000000110100000001001001100111000000010
000010000100000000000100000000001111110011000000000000
000001000000000011100111000000001001001100111000000000
000010000000000000100100000000001001110011000000000100
000000000000000000000000000000001001001100111000000000
000000000101010000000000000000001011110011000000000000
000001000001110001000000000101001000001100111000000001
000010100000100000000000000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000001000000000000000000000000000000110011000000000100
000000000100000000000010000000001001001100111000000010
000000000000001001000000000000001100110011000000000000

.logic_tile 9 21
000000001001010111100000000111001000001100111000000000
000000000110100001100000000000001010110011000000010000
000000000000000111100011100011101001001100111000000000
000000000000001111000110010000001010110011000000000000
000000000001000001100000010111101000001100111000000000
000000100001100000100011110000001000110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000001001000000000000001100110011000000000001
000010100101010000000000000101001000001100111000000001
000001001100000101000010010000101101110011000000000000
000000000000000111100000000111101001001100111000000000
000000000000000111000000000000001001110011000000000000
000000001111000000000000000001101001001100111000000000
000000000001100001000000000000001001110011000000000000
000000000000000101000000000001101000001100111000000000
000000000100000101000000000000001000110011000000000000

.logic_tile 10 21
000000000000001101100000011111111101010111100000000000
000000000000000001000010100011011001000111010000000000
111000000000000000000111111001001000000000000000000000
100000100000000000000011111001011011001001010000000000
000000001100001001100011101101101011010111100000000000
000010100000000101000111101111111100000111010000000000
000000000000000101100111110101001110010110110100000000
000000000001000000000110100000001111010110110000000001
000000100001001001000000001111111101000000000001000000
000010000010111011100000001101111110001001010000000000
000000000001001000000111100011101100010111100010000000
000001000010001111000100001101001000000111010000000000
000100000000000111100000011101001101010111100000000000
000100000000000000100011110011101010001011100000000000
110000100000000111100010010011101010010111100010000000
100010100000000111000110000101011011000111010000000000

.logic_tile 11 21
000010000001000000010000000000001000001100111000000000
000010001010100000000000000000001011110011000001010000
000000000000000111100010000000001001001100111000000000
000000001100101111100100000000001000110011000000000001
000000000100000000000111100000001001001100111000000000
000000000000000000000100000000001000110011000000000100
000000100000000000000000000011101000001100111000000000
000000000000000111000000000000000000110011000000000001
000000000000010011000000000111101000001100111010000000
000000000001000000000000000000100000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000011000000000000001001110011000010000000
000010000000100000000000000011001000001100111000000100
000001000011000000000000000000000000110011000000000000
000000000000100000000000000000001001001100111000000100
000000000001010000000010110000001010110011000000000000

.logic_tile 12 21
000010000000000000000111110001101001001100111010000000
000000000001010001000111000000101010110011000000010000
000001001000001111100111100101101000001100111000000000
000010000010001111000000000000101111110011000000000000
000000000001000000000000000011001001001100111000000000
000000000000100000000000000000101101110011000000000010
000000000110000101100111010001001001001100111000000000
000000000000000000100111110000001110110011000000000000
000010100000000011100010010101101000001100111000000000
000100000000000000000111100000101110110011000000000000
000000001000000000000000000001001000001100111010000000
000000000000000000000010000000101001110011000000000000
000010100000010001000000000011001001001100111000000000
000001000000000000100010000000001000110011000000000010
000001000000000000000000000011001001001100111000000000
000010100000001111000000000000101000110011000000000000

.logic_tile 13 21
000000100000000000000000001000001011010111000000000000
000001001100000111000000001101001101101011000000000000
111000000000100000000010100000011100000100000110100000
100001000010010000000100000000000000000000001000000000
010010000000000000000000001000000000000000000111000000
000001000000000001000000000101000000000010000000000000
000000001100000001010110101001000000100000010000000100
000000000000000000100000001001001111110110110000000001
000010000000000000000000011111011111011011100000000000
000000000100000000000011101011011110010111100000000000
000000000000001101000011100111101101000110100000000000
000000000000001011110010010000111111000110100000000000
000000000001011000000000010000011100000100000100000000
000000000110100001000010100000010000000000000010000000
110000000000000011100110001111101100101000010000000000
100000000010000000100011100011011010001000000000000000

.logic_tile 14 21
000010000000000001100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111001001100000111100000000001101111110100000000000000
100010100000000000100010111001101000101000000000000000
000000100001000111100000000011111110111110100100000000
000001000100100011100010101011010000111111110001000000
000000000000100000000000001111001010101001000010000000
000000000001000000000010111101101001001001000000000000
000000000000000000000000001111100000010110100100000000
000000000110000000000011111111001110111001110000000100
000000000000001111100000000011100000010110100000000000
000000001110001001100000001101001111100110010000000000
000000000000000001000010000000000000000000000000000000
000000000000100000100111100000000000000000000000000000
110000001100001000000011110000000000101111010100000000
100000000000000101000010100001001010011111100000100000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
111000000000100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011000000000000000000000000000000
000000000000010000000000001000000000000000000110000001
000000000000100000000000000111000000000010000000000000
000011100000000000000010101000001101011100000000000000
000010100000100000000100001011011111101100000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000010110000000000000000000000000000
000000000000000000000011101011001010110000100000000000
000010000110000000000000001011111111010000100000000000
000000000000001000000111000000000000000000000000000000
000000100000000011000100000000000000000000000000000000

.logic_tile 16 21
000000000000000011100010000001111111101100010010000000
000000000000000000100000000000101000101100010000000000
000000100000000000000110010101111001101000110010000001
000001000110000111000011110000101111101000110000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000010001000001011000111010000000000
000000000000000000000000000111001001001011100000000000
000000000000010101000000001111111000001001000000000000
000000000000000000100000000011011010000010100000000000
000000000000000000000000000001001101010011100000000000
000000000000000000000000000000011110010011100000000000
000000000001001001000000011101011110000010000000000000
000000000100100001100010000011101001101001000000000000

.logic_tile 17 21
000000000000010000000000000111101011100000000000100000
000000001010110000000011100000111000100000000001000000
111000000000101000000000000101000001101001010000000000
100000000000011111000000000111101010100110010000000001
000000000000000001100110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000100011000000000000000001010000100000100000000
000000000000100001000000000000000000000000000000000000
000000000000000000000011000000000000000000100100000000
000000000000001111000000000000001001000000000000000000
000000000000000111000000001011011110000010100010000000
000000001100010000000000000011001101010000100000000000
000001000001000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000101100000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000010001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000000000000011000001100000010000001
000001000100000000000000000000001101001100000010000110
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000010000000000000000011100000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 20 21
000000000000000001000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000111101000011010000110100000000000
100000000000000000000000000011001001001001010000000000
000000000000000001100011101001011110101111110000000001
000000000000000000000000001111001010111111110000000000
000000001110000101000000010000001000000100000100000000
000000000000000000100011100000010000000000000000000000
000000000000000000000010010001100000101001010000000000
000000000000000000000110101001100000111111110000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000101001101000000000000000000
000000100000001111000100001011111011001000000000000000

.logic_tile 21 21
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110100011011101001011010100100000
100000000000001111000000000111101010001010000010100100
010010100010000000000010001111000000010110100010000000
110001000000000000000000000011100000000000000000000000
000000000000100001100110001101101110011111010000000000
000000000000011101000000000111001000101111010000000000
000000000000000111100110001001001101010110100000000000
000000000000000000000010101101001010000000010000000000
000001001110000011100000000011111111001111000000000000
000010100000000101100000001111001001001100000000000000
000000000000000111100111101111001100011100000000000000
000010000000001101000110100011111111111100000001000000
010000000000001111000000001011101110000000000000000000
010000000000000011000000000011011111100000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000101110000000000111011011111010101011110000000000
000000000000000000000110010111100000010110100000000000
111000000000000000000000001001101000101001000000000000
100000000000000101000000001101011011101001010000100001
010000000001000001100000000000000000000000000100000000
100000000100000000100010100101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000001010111100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000010000011001000100001010000000000
000000100001000000000100001111011101100000000001000000
110000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000001000000000101000011100111111011010110100000000000
000000100100000111000010101111001011000000010000000000
111000000001001000000111110001111110000000100000000000
100000000000100011000111100101011110000000000000000000
000010000000001101100000010000001100000100000100000000
000000000000001011000010100000000000000000000000000000
000000000000000000000111100011111100111110110000000000
000000000000001111000110110000011001111110110000000010
000010000000000101100000000001001010000000000010000000
000010000100000000000010101011010000000010100000000000
000000000000000001000000001101001001101001010000000000
000000000000000001100010100011011011101001000001100000
000000000000001000000010000001101010000000000000000000
000000100000010011000010010001100000101000000000000000
110000000000001111100110100000011000000000110000000000
110000000000000111000000000000011111000000110000000000

.logic_tile 3 22
000010100000000000000011110101001100010100000010000001
000000000110000001000111110000100000010100000001000100
111000101110101111000010000000011101000000110000000000
100010000001010001000111100000001001000000110000000000
110001000101101101100110011001101100000010100000000000
110000001010011001000110100001011101000011010000000000
000000000000001000000000000101001111001001000000000000
000000000000001111000011110111001111001001010000000010
000001000000000011100111100101111110111110100110000000
000000000000000000100011011001000000101001010010100010
000000000000000000000000010001011001110000100000000000
000000000000001001000011011111011110100000010000000000
000000000100010111000011010011001010111000110000000000
000001001010000101000010001101101000011000100000000000
000001000000001001100000000011111111000000000000000000
000010100000001011100011101001101011000010000000000000

.logic_tile 4 22
000110000001001000000000000111101110000000000000000000
000001000000101111000010010001111100000100000000100000
111000000000000000000111100011111100010111100000000000
100000000000000111000000001101011111011111100000100000
000000100000010000000011110000011100000000110000000000
000001000100000001000011000000001011000000110000000000
000000000000000111100000011011001001100001010100100000
000000000000000000000011111001111110010001100000000000
000000000000000001000010010101111110101000100100000000
000000000000001111100110111001101110101000010010100000
000000000000000011100111110001011010110000000100000001
000000000000001001100011100101101101110010100000100000
000000000101000101100110110011011111110000000100000100
000000000000000000100110001111001111110010100000100000
110000000000001000000010001001011001110100010100000000
100000000000000101000010110111101101010000100000100000

.logic_tile 5 22
000000000011000001000000010111111100110011110000000000
000000000000100000000011110101111110100011010000000000
000000000000100111000011101001001111111111000000000000
000000000011010000100000001111101001010111000000000000
000001100001000111100000001101101100110011110000000000
000010001000000000100010110111111110100011010000000010
000001000000000111100110110101100001100000010010000000
000010100000000000000010110000101100100000010000000000
000000000101000011000111000001011100101000000010000110
000000000000110000100111110000000000101000000000000000
000000101100000111000010010101111111111010100000000000
000000000000001001000111101101011110110110100001000000
000000000000000011000000001111101101111111000000000000
000000101010000000100000001011101100101011000000000000
000000001110000111100010101011001111101110100000000000
000000000000001111100111001111101000011110100000100000

.ramt_tile 6 22
000010101010100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001010000000000000000000000000000
000000100000000000000000000000000000000000
000010101010110000000000000000000000000000
000000001010010000000000000000000000000000
000010100000100000000000000000000000000000
000001000000010000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000100000000000000000000000000000000

.logic_tile 7 22
000010000001011000000111101111101101000110000000000000
000010000000101101000010000101101101000010000000000001
111000000000100001100111111111111110000100000000000000
100000000101001111000011010111101101001100000010000000
010000000010100000000010100001011010111111110010000000
010000000100000000000011001111101100111001010001000000
000000000000001011100111000001001111000110100000000000
000000000000001001100100001111001101001111110000000000
000110100000010111000010011001101011101110000010000000
000010101000010001100011001101111000101111010000000000
000000000000000000000110011000001010101000000110000100
000000000000000000000010110001010000010100000000000000
000001100001010111100110000101011001101110100000000000
000001001110000000000010001011111001101101010000000000
110001000000100001000011110000001011000000110010000000
100000100001001001100011110000011000000000110000000000

.logic_tile 8 22
000000000110001000000111100000001000001100111000000010
000001000000100111000000000000001111110011000000010000
000000000000000000000000000000001000001100111000000010
000010001000000000000000000000001001110011000000000000
000010000001010000000000000011101000111100001000000010
000000000100000000000000000000000000111100000000000000
000000001010000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100011001000001100111000000000
000000000000000000000100000000100000110011000000000100
000011001010000001000000000111001000001100111000000000
000010100000100000000000000000000000110011000000000001
000000000000000001000010000000001001001100111000000010
000000000000000111000000000000001110110011000000000000
000000000000000111000000000000001000001100110000000010
000000001100000000100000000000001110110011000000000000

.logic_tile 9 22
000001100000000001000000000011001000001100111000000000
000010000000000000000000000000001011110011000000010010
000000000001000111100000010011101001001100111000000000
000000000000000111100011110000101111110011000000000001
000000000000000000000111100011001001001100111000000000
000010100000000000000100000000101001110011000000000000
000000000110000001000000000011101001001100111000000000
000000000001000000100010000000001000110011000000000001
000010000000000101100011000101101001001100111000000000
000001001010000000000000000000101000110011000000000001
000000000001001001000000000111001000001100111000000000
000000000010001011100010100000101111110011000000000000
000000000000100000000010100011101001001100111000000100
000000000010010000000010000000001010110011000000000000
000000000111000011000000010111101000001100110000000000
000001000110100000000011010001000000110011000000000001

.logic_tile 10 22
000000100000000111000111000000000000000000100110000000
000001000000000000100100000000001110000000000000000000
111000000000000000000000010000000000000000000110000000
100000101000000000000011110011000000000010000000000000
010000000001000000000011101011011111010111100000000000
000000000110010000000100001111101010000111010010000000
000001001010100111000000000101011001100000000000000000
000000101011000000100000001001111111111000000000000000
000000100000000011000111000000000001000000100110000000
000001001100000000000000000000001100000000000000100000
000000000000001001000000010000011100000100000110000000
000000001100000111000010000000010000000000000000100000
000000000000110001000110000001011100110001110011000000
000000000000110000100000000000001111110001110000000000
110000000100011111100110001101011110101000000000000000
100000001100100011000111001111101001011000000001000000

.logic_tile 11 22
000000001010010001000000000000001000001100111000000000
000000000110000111100000000000001000110011000000010010
111000001110000000000000000011101000001100111000000000
100000000000000000000000000000100000110011000000100000
010010100001110000000000000101001000001100111000000010
000001000000011001000000000000000000110011000000000000
000100100000001000000000000111001000001100111000000010
000001000000001011000000000000100000110011000000000000
000011100100110000000000000101101000001100111000000000
000000001010110000000000000000000000110011000000000001
000000001111010000000000010000001000001100111000000010
000000000000100000000011100000001000110011000000000000
000001100100100000000111001000001000001100110010000000
000011000110010000000000001111000000110011000000000000
110000000000000000000111000011100000000000000100000000
100000000000000000000000000000100000000001000001000000

.logic_tile 12 22
000000101000000111100000010001101001001100111000000000
000010100000000000100011110000001110110011000000010001
000000000000000111100000010001001000001100111000000000
000000000000000000000011100000101000110011000000000000
000000000110000000000111100011001001001100111000000000
000000000000101111000100000000001010110011000000000000
000001000000000001000000010001101001001100111000000000
000010101010000000100011100000101111110011000000000000
000000000001010111100111000101001001001100111000000000
000000000110000000000000000000001001110011000000000010
000001000000100000000000000111001001001100111000000000
000000100001000000000000000000101011110011000000000000
000010100000010000000010100011001001001100111000000100
000000000000000000000100000000101001110011000000000000
000000001010000001000000000101001001001100111000000000
000000000100000000000010100000101011110011000000000100

.logic_tile 13 22
000000000000000011100011010111011010101001010010000000
000000100000000000100010000101110000101010100000000000
111000001110001001100000011001100001111001110000100100
100000001110001001000010001101001000100000010000000000
010000000001011111000110001001011100111001010101000000
000000000110100111000000001001111011110101010001000000
000010100000000101000110011111101110100000000000000000
000001001000000101000111010011011000111000000000000000
000000000000101000000111011101100000111001110000000000
000000000110000011000111101101101001010000100000100001
000000000000000001000011100101100000011001100110000000
000000000000000000100000000111001010010110100001000000
000000000000000000000111011011001000001101000000000000
000000001011010001000010100111111100000100000000000000
110000000000000011100000001011000000101001010100000100
100000000000000000100000000101101010011001100000000010

.logic_tile 14 22
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111001000000000000000011100001000001111111110100000000
100000100000000111000000001111101001011111100010000001
000000000001000000000000010000001111111111000100000001
000000000000100000000011000000001111111111000000000000
000001000000000000000000000001100000001111000000000000
000000001100000000000000000011001011000110000000000100
000110100000001001010000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000110100000101000000000000111001100101011110110000000
000001001011000111000000000000000000101011110000000000
000010000000011101100000011111111111000010000000000100
000000001110000101000010100001101100000000000000000000
110001001010001000000010010000000000000000000000000000
100010100000001111000011110000000000000000000000000000

.logic_tile 15 22
000000000001010000000110111011101001100001010000000000
000000000000100111000011111011011001000010100000000000
111001000000000000000000010011111000101001000000000000
100000100000000000000010100011111001001001000000000000
010010100001010000000000000101101001100000110000000000
010001000000100000000000000001111100000000110000000000
000001001110001000000000010000000000000000000000000000
000010100000001111000010100000000000000000000000000000
000000100000010101100000000000000000000000000000000000
000001000100000000100000000000000000000000000000000000
000000000000001001000000011111100001000110000010000101
000000000000000011100011000111001010000000000010000000
000000000000010000000010000000000000000000100110000000
000000000000000000000000000000001111000000000010000000
000000000000001001100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000

.logic_tile 16 22
000010100010000000000111000000001100000100000100000000
000010100000000000000000000000010000000000000000000000
111000000000010001100010100000000000000000100100000000
100000000000100000100000000000001010000000000010000000
110000000000001000000000000001000000000000000100000001
110000000000001011000000000000100000000001000000000000
000010000000010101000111000000011010000100000100000000
000000000000100000000000000000010000000000000000000001
000000000000000001000010001001111101010100000010000100
000000000000000011000110101111111010101110000010000100
000000001100000000000110000011000000000000000100000100
000000000000000000000000000000000000000001000000000000
000000000000001000000010100001101111011100100010000111
000001000000000001000000001011001111001100000010100101
000000000000000000000010100000000000000000000100000000
000000000000000000000000000011000000000010000000000000

.logic_tile 17 22
000000000100000000000000001101001111001101000000000000
000000100000000111000000001101011111000100000000000010
111000000000000001100000000000000000000000000100000000
100000000000100000100000000011000000000010000000000010
010000001001011000000010101111011001000000000000000000
110000000000101011000110011011001100000001000000000100
000000000000001001000010000000001100000100000100000010
000000000100000011000000000000000000000000000000000000
000000000000000001000000000000000000000000100100000000
000000000000000001000000000000001000000000000000000000
000000000011011000000000010101100000000000000100000000
000000000000000111000010100000000000000001000000000000
000000000000001000000000000000011010000100000100000010
000000000000000101000011000000000000000000000000000000
000000100000000000000110100000000000000000000100000010
000011000000000000000100001101000000000010000000000000

.logic_tile 18 22
000000000000000111000110010111111011000000010000000000
000000000000000000100010001001101010000000000000000000
111000000000001101000000000000001010111101110010000000
100001000000000111000000001011011000111110110000000000
110000000000000111100010001000000000000000000100000001
110000000000000000100000000001000000000010000000000000
000000000000001001100110010111111010101000000000000000
000000000000001011000011011111100000000000000000000000
000000000000000111000110101001011011100000000000000001
000000000000000000100100001101111100000000000000000000
000000001110001000010000010111000000000000000100000100
000000001110000011000010000000000000000001000000000000
000000000000000011100111010011000000000000000100000000
000000000000000000000110000000000000000001000000000010
000010000001010000000011101011101011000000000000000000
000011100000000000000110000001101010010000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 22
000000000000001000000111100000000000001001000000000000
000000000000000001000110110111001011000110000000100100
111000000000000000000111111001011111000000010000000000
100000000010000101000111001001111100010000100000100000
110000000000000000000110010101111011101001110000000000
010000000000001001000010010001011110101001010000000000
000000000001000001100000001111101000000011110000000000
000000000001010101000011101111110000000001010000000000
000010100000000000000000010101101010000010100000000000
000001000000000001000010000000100000000010100000000010
000000001100000101100000000000000000000000000100000000
000000000000100000000000001111000000000010000000000000
000000000000000001000000011101011010101000000000000000
000000000000000000100011111001110000101001010000100100
010000000000000101100110010011011010010000000000000000
010000100000000000000010000000001001010000000000000010

.logic_tile 21 22
000010000000001000000000000001101110101011110000000000
000001000000000101000010010000010000101011110000000001
111000000000000001100000001001101010101001000000000000
100000000000000101000011100001011111101001010000000010
010000000000000000000110100000000000000000100110000001
010000000000000000000010100000001000000000000001100100
000000000000001001000110101001101100001100000000000000
000000000000000101000000000101101011001000000000000000
000000000000001000000110011000000001010000100000000000
000000000000001011000010101001001011100000010000000000
000000000000001000000000000011001101001000000000000000
000000000000000101000000000000101110001000000000000000
000001000000001000000000011111001100000011100000000000
000000100000000011000011100011011101000011110001000100
010000000000001000000000000000000000001111000000000100
110000000000000101000000000000001111001111000001000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000010000000000000000000000000000
100000000000001111000011010000000000000000000000000000
010000000001010000000111011101101011010010100100000000
110000000000100000000010001001011000010000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001101011011000001110100000000
000000000000000000000000000001101001000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000001110000000000000010000001110000011110000000000
000001000110000000000010000000010000000011110000000001
111000000000000000000000000000000001001111000000000000
100000000000000000000000000000001111001111000000000001
000000100001000000000111000000000001000000100100000000
000001000000100000000000000000001111000000000000000000
000000000000000111000000000000011100000011110000000000
000000001110000000000000000000000000000011110000000100
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000000001010000011110000000000
000000000000000011000000000000010000000011110010000000
000000000000000000000000010111101111100000000000000000
000000000000000000000011001001111100000000000000000000
010000000000000000000110010000001000000011110000000100
110000000000000000000011000000010000000011110000000001

.logic_tile 2 23
000010100000100000000000001000011010000100000000000000
000000000111000001000000001101011111001000000000100000
111000000000001000000000001001111101111110100000000000
100000000000000011000010010111011010111001010000000000
110000000000001000000000000011011100010100100000000000
010000000000000111000000000000101111010100100000000000
000000000000001000000010001001011101100000010000000000
000000000000001011000010100011011110010000000000000000
000000000000000000000110011000001111001000000000000000
000001000000101001000010001001011011000100000000000000
000000000000000101000000010000011111110000000100000000
000000000000000000000010100000001100110000000010000000
000010000001000000000111100101011110010100000000000000
000000000000100000000010010000000000010100000000000011
110000000000001111100000000011000001100000010100000000
100000000000001011000000000000001100100000010000000001

.logic_tile 3 23
000000101110000101000000011000001100000000010000000000
000011100110000000100011001001001011000000100000000000
111001000000000001100110111000001000111110100100000000
100010100000001001000110000001010000111101010000100000
000010101110100101000010100101111101011101000100000000
000000001011010000000100000101011111011110000000100001
000000001110001111100111101101111001111110000000000000
000000000000000101000010110011101001011110000000000000
000000000101110111000110001001011011000010000000000000
000000000000000000100000001011011110111111010000000000
000000000000000011000111000101111010101000010000000000
000000000000000000000110101011011110010010100000000000
000001000100000000000000000000001111000000110000000110
000000000000001001000010000000011101000000110000000100
000000000000000101100110100000011101000011000011000000
000000000000000000000010110000011111000011000010000001

.logic_tile 4 23
000000100000000000000000000000011100000100000100000010
000001000000000101000011110000000000000000001001000010
111000001100001000000111100001011100111101010000000000
100000000000001011000100000000000000111101010010000000
010000001100000000000110110101001010101001010000000000
010000000000010001000110101101100000010100000000000010
000000000000001011100010001001111100100011110000000000
000000000000000111000000000111011111010110100000000000
000000001100100000000110001011001111101000010000000000
000000000001010000000000001011101000101001000001000000
000000000000000001000000010111111010000000100000000000
000000001010001101100010110101111011000010100000000000
000001000001000001000010100001111010001001010000000000
000000000000100111100111100000101110001001010000000000
010000000000100101000011100111101110000010100010000000
110000001111011011100100000000010000000010100011100010

.logic_tile 5 23
000000001110000111000000010000001010100000110000000000
000010000000000111000011110101011110010000110000000000
111001000000000101000000010011101111010111100000000000
100010000000001001100010000111111101001011100000000000
010000000000000011100010101111111101101110000000000000
010000000100000000100110000001101110101111010000000000
000000000000000000000000010000011001110000000010000001
000000000000000001000010100000011000110000000010000100
000000001111100111100111001101101101000010000000000000
000000000000111111000110000011101111000000000000000000
000000000000000011000111010101001101111000000000000000
000000000000000001000111001011111010110000000001000000
000000000000011001100110010111111010010110100100000000
000000000110101011000111010011001101110110101010000010
110000000000001111000011100001000000000110000000000000
100000001100000001000111001111001000000000000010000010

.ramb_tile 6 23
000000000110100000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000001010000000000000000000000000000
000010000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000010100111000011100111100101001011100000110000000000
000000000000000000000110110101101010000000110010000000
111000000000001000000010111000000001100000010010000000
100000000000000011000111111111001011010000100001000001
000000001011011101000111101001011000010100000010000000
000001000000001111100111101111011011000100000000000000
000000000000000111000010011101111000101001010000000001
000000000000100000000011000111110000010101010010100001
000000000110011011100000000011101010010111100000000000
000000000110001111100000001001011100001011100000000000
000000000000001111100000001000011000000001010011100111
000000000000000001100000000111010000000010100010000010
000010100000101000000110101000001110101011110111000000
000001001011000111000100000001000000010111110000000000
000000000000001000000011110111011100010100000000000000
000000000000000111000011101001101100000100000000000000

.logic_tile 8 23
000000000000100111100110010011111111100000000000000000
000010101010011101000011000111111011110000010000000000
111010100000010101000110101011011101001011100000000000
100000001010000000100000001001101000010111100001000000
110010001001011000000111111101001001101011110000000001
110001000001111111000011101111111101111011110000000001
000010100000000101100011111011001001010111100000000000
000000000000001001000111010111011010000111010000000000
000010001010000000000000001001001110101000000110100000
000000000000000111000010010111000000111101010000100000
000000000000000001100011110001001001010111100000000000
000000000000000001000011100101011110000111010000000000
000010000000001001000010001111111100101000010000000000
000000000000001111100000000101111110000100000000000000
000000000000001111100110101101011111101111010000000100
000000000000000111000110011101111100111111010000000110

.logic_tile 9 23
000000000000000000000111011011101101010111100000000000
000000000001000000000111001011101010000111010000000000
111000000000001101000110010001111101011110100000000000
100000000000001011000011010011001000101110000000000001
010000000001001001000111000000011010000100000100000000
000010100010100101000000000000000000000000000000100000
000000000001101001000111011101101011111110110000000000
000010000001110001000010001101111100111001110001000100
000000100111010111000010110111101011111100100000000001
000000000000101111100111010000101001111100100010000000
000000000001011101100010000011101101000000100010000000
000000000100101111000010001001101001000000110000000000
000001100000000000000000001111101110000110100000000000
000011000000000000000010011111011001001111110000000000
110001000000000000000110100101001100000110100000000000
100010101110000111000111110011011101001111110000000000

.logic_tile 10 23
000000100000000000000000001001101110101000010000000000
000000000000001111000011110001101000000000100000000000
111000000000001000000011110111101011100000010000000000
100000000000001111000011010111101011101000000001000000
010001101010101001000000001111001011010111100000000000
000001000000010111100010011001111110001011100000000001
000000000001001000000000000000000001000000100110000000
000000000000100001000010000000001110000000000001000000
000010000000100000000000000111011011100000000000000000
000100000110000000000000000101011000110000100000000000
000000000000000000000000001001011110101000000000000000
000000100000000000000000001001011110011000000000000000
000010101000000000000111110101000000000000000100000000
000010100100001001000110010000000000000001000011000000
110000000000000011100111101001001110101001010000000001
100000000000000011100100000101110000010111110000000001

.logic_tile 11 23
000010100000011111000000000101011010110000010000000000
000011100110001111100011001111101000100000000000000000
111000100000000111000000000001111110001001110100000000
100000000000001111000011110000001100001001111011000000
010000000001111000000110010101111000000000100000000000
000000001000000101000110010001001100101000010000000000
000110000000101111000000000001100001111001110010000000
000001000010011011000010000101101100010110100000000010
000000001100000011100000010011101110101000000000000000
000000100000001101100010001101111111011000000000000000
000000000000000111000010001000011011000111000000000000
000000000000000000000000001011001110001011000000000000
000000001010001000000111000101101110111001110110000000
000000001010100001000110001011101100111000100000000000
110000000001001001100011101001011110101000000000000000
100000001000000001000111101111111000100000010001000000

.logic_tile 12 23
000010000000010000000111000111001001001100111000000000
000000000000100000000111100000001101110011000000010100
000000000000000001000011100011101001001100111000000000
000000001010100000100000000000101110110011000000000000
000001000000001101000000000011001001001100111000100000
000010000000001111000000000000101101110011000000000000
000010000001010000000000000011101000001100111000000000
000000000000100000000000000000101111110011000000000100
000000000110110000000011000101001001001100111000000100
000100000000010000000000000000001101110011000000000000
000000100000000000000000010011101001001100111000000000
000001001010000000000011000000101001110011000000100000
000000000000001000000011101000001000001100110000000000
000001000000000111000110001011001111110011000000000000
000001000000010000000000000101001001101000000000000000
000010000000000111000000001001011000100100000000000000

.logic_tile 13 23
000011000100000101100110011001101000100001010000000001
000010001010001011000111111001111110000001010000000000
111000000000001001100111011011111011110000000100100000
100000000000000011100110010101001110110110100000000001
010010100001000111100000010011011000101000000010000000
010001101110101111000010010101100000111101010000000000
000000000000100111100010001101111000101001000010000000
000000000001001111000011101001111001000110000000000000
000001000000011000000010111011111010100000010000000100
000010000110101111000111011111111101110000100000000000
000000000000000001100011100001001110101000010000000000
000000000000100111000100000101011011000000100000000000
000000000001010111100011100011111111101001110010000000
000000101010100000000000000000011000101001110000100000
000000000000000011100110001111101100100000000000000000
000000000000000001000011111011001000110100000000000000

.logic_tile 14 23
000000000000001001100010100000001110110000010000000000
000010100000000001000010001001001011110000100000000000
111001000000100111000000001000001000101000010000000000
100000000000000000000010101101011110010100100000000000
110010000001010000000010000011111010111101010100100100
110000000000100000000100000001001100111110110000000000
000000000000011000000000000001101110101100000000000000
000000000000100111000011111011101001001100000001000000
000010000000001000000010000011101110101000010000000000
000000000000000011000000000000101001101000010000000000
000001001100001001000010010001101111110100000000000000
000000100000000001100111011001101000101000000000000000
000010000000000001000011101111111010111101010100000000
000001001100001001000100000011001100111110110000000011
110010000000001000000000000011101101111001110110000000
000001000000001011000000000001101010111110110001000100

.logic_tile 15 23
000010000100000011100000000101001111100010010010000000
000000000000000000000000000111011001010111100010000000
111100000010000000000111111111011000011101010000000000
100000000000000000000111111011111000001001010000000000
110001000000000000000010011101100000100000010000000000
110010001010000001000011110011101100110110110011000100
000000000000000001100010010111011010000111010000000000
000000000000001001000011110000111101000111010000000000
000000000000001000000111000000001010000111010000000000
000000001010000101000010011111011011001011100000000000
000010100000001101000111101011000001010110100000000000
000001000000000001000000000101101001011001100000000000
000000000000000001100111100000011100000100000100000000
000000001100000000000011110000000000000000000010000000
000001000000000000000110101111111010111101010000000000
000000000000000000000000001101100000101000000000000010

.logic_tile 16 23
000000000000000000000011100111111101000010100000000000
000000000000000000000011110111101100000010010000000000
111000000000000111100000000011111111000010110000000000
100000101101010000100011110101001010000000010000000000
110000000000001000000000001001101001001110000000000000
110001000000001111000010000011011110000100000000000000
000000000000001000000010010000000000000000000100000000
000000001010000011000010101101000000000010000000000000
000000100000000001000010000111011111010000100000000000
000000000001000000000100001001101110010000010000000000
000000100000010001100000001111111000000010100000000000
000000000000000101100000000111011100000110000000000010
000000000000100101100110111101001101000000100000000000
000000000000010000100011010011111110010000110000000000
000010000000000001100000011101111111000010000000000000
000000000000000101100010010111101011000011100000000000

.logic_tile 17 23
000000000000001011100000010101101100101000000000100100
000000000000000101000011110000010000101000000010000000
111000000000000111100110010001111111010100000000000000
100000000001010101100011100001111010100100000000000000
110000000000001001100111000101011011010000100000000000
110001000000001111100111111011101111100000100000000000
000000000110000101000011111001001010100000010000000000
000000000000001101000111010001101010101000010000000000
000010000000000001100010011001111100111110110000000101
000001000000000000000010110101111011101000010010000010
000000000000010000000110101000000000000000000100000100
000000000000000000000000001101000000000010000000000000
000000000000000000000110000001101101010000100000000000
000000000001010000000010010001101000010001110011100110
000000000000100000000111000101100000000110000000000110
000000000001010000000100000000101111000110000000000000

.logic_tile 18 23
000000000000000111100000001111101111101000000000000000
000000001100000000000011100001001001010000100000000000
000000000001001000000011101001111011000100000000000000
000000000000001111000010011001011110010100100000000000
000001100000001001000011111011011110010000000000000000
000010000000001011000011110001001011100001010000000000
000000000001010000000010001011011101101000110000000000
000000000000000000000000001001001100011000110000000100
000000000000001111000111000101011111100000010000000000
000000000000001001000000000101001000100000100000000000
000001000101000001100000010111111001101101010000000000
000000100000101101000011100001111110100100010000000000
000001000000001000000000000000001011110000000000000000
000000000000001001000000000000011101110000000000000000
000000001110100000000010001001011110011100000000000000
000000000000011101000100000111111101000100000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000100000000000000000000000000000000
000000001011010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000001000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111001000000101111100010001101101100000001000000000000
100010101001001111100100001111111010000000000001000000
110000000000000111100010111000011100000100000000000000
110000000000001111100111110001001001001000000000000000
000001000000100101000111100000000001000000100110000000
000000100000000000100110000000001110000000000001000000
000000000000000000000110000000011100110010100000000000
000000000000000000000010011101011010110001010000000000
000001000100000111100010000111011111000000000000000100
000000100000000000000000001011001011001000000000000000
000000000000010001000010001101011000000010000000000000
000000000000100000100000000101111011000000000000000000
000000000000001001000000011101100001110110110000000000
000000000000001011100010001011001000010000100000000000

.logic_tile 21 23
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000001000000000010110100000000000
000000000010000000000000000001000000101001010000000000
000000100000000101000000000000000000001111000000000000
000001000000001101100000000000001110001111000000000100
000000100000000000000000001101111001100000000000000000
000000001000000000000000000001101011000000000000000000
000000000001010000000010100000000000010110100000000000
000000000010000000000110111111000000101001010000000100
000011100001000000000000000001100000010110100000000000
000010100000000000000000000000000000010110100000000000
000000000000000000000000011000000000010110100000000000
000000000000000000000011001101000000101001010000000000
000000000000001000000000011111001111100000000010000000
000000000000001011000011000111101101000000000000000000
000010100000000011100000000101100000010110100000000000
000001000001010000100000000000100000010110100000000000

.logic_tile 2 24
000000100000100111000111000001001100010100100000000000
000001000001010000100111111111001100101001010000000000
111000000000000000000000011000000001100000010000000000
100000000000000000000010011101001100010000100000000000
010000000000000001100111110101101110111001010000000000
010000001010000101000110101111111011110000000000000000
000000000001001011100000001101001100010000110000000000
000000000000101001000010111111111110010000100000000000
000001000000001101100110011011001010111101010000000000
000000100000001011000011100011100000111111110000100000
000000000000001101100000010101011000000000000000000000
000000000000000101000010011001010000101000000000000000
000000100000001101000110111011011010010100000100000100
000000000110000001000111100011001110001001011010000001
010000000000001000000000000011100001100000010000000000
110000000000000011000010101101101110000000000010100000

.logic_tile 3 24
000001000010001000000111011011101110111011110100000000
000000100110000001000010101101001000010111110001000000
111000000010000101000000010111100000000000000111100100
100000000000000000100011101001000000101001010011100001
000000000000100000000110011011001010000010100000000000
000000000001000101000011101001000000000011110000000000
000010000000000101100010101101000000101111010100000000
000000000000000000000100001011101111001111000000100000
000000001100100001000000010000000001101111010000000000
000000100001000011100011111011001101011111100000000000
000001100000000101000110001111111010111101010111000100
000010000110000000000010110001101011111110110010100000
000001000000001001100000010001001100111000100111000100
000000100000000101100010000011101001010100100011100100
000000100001000101100110011111001100000010000000000000
000000000000100000000010101111011001000110100000000000

.logic_tile 4 24
000101100000000000000110100101100000010110100000000000
000111100100000000000010110111101111000110000000000000
111000000000001111100111101011101000010100100000000000
100000000000000101000111101001111001011100000000000000
010000000001010000000111100101001100010100000000000000
110000000110000000000110100000100000010100000000000000
000000000000001011100000000000011101000000010000000000
000000000000000111100010111001011000000000100000000000
000100000001010011000000011101011110000000000000000000
000000001000000000000010010101111101000000100000000000
000000001000001001100000011011100000100000010000000000
000000000000000001000010010101001100000000000000000000
000000100001011011000110001111000000010110100100000000
000001000000000111100000001001000000000000000000100000
010000001100000000000000000001100001111001110000000000
010000000000000000000010000000001100111001110010000000

.logic_tile 5 24
000000000110000001100111000111111110000110000000000000
000010000110000001000011100011101101000111000000000000
111000000000001111000000000001001110000000000000000000
100000000000001011000000000011011011010000000000000000
010000001111110000000111011001101001010111100010000000
010000101010010101000110100111011011000111010000000000
000000000000001000000111000000000000001001000010000000
000000000000001111000011000011001101000110000010000001
000000000010001111100011000101101110000001000000000000
000000000100001111000011110111011011000001010010000000
000000000000000000000000010000000000101111010100000001
000001000000001111000011000001001110011111100010000001
000000000001111111100010011011001011101111000000000000
000010100000000001100010111011011000001111000000000001
110000000000001011100000010111011101110000100000000000
100000001000000011100010010101001011100000010001000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000001010100000000000000000000000000000
000000101100010000000000000000000000000000
000010100000000000000000000000000000000000
000000101110100000000000000000000000000000
000010100000000000000000000000000000000000
000001000001000000000000000000000000000000
000000001100000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000100000010000000010000000000000000000000000000000
000011000001000000000100000000000000000000000000000000
111000000000001111000000000000000000000000000100000000
100000001010001111100000001011000000000010001000000000
110000101010100011100110000000011010000100000100000000
110001000100011111100000000000000000000000001000000000
000000001110010001000000001101011100010100000000000000
000000000000000111000000001011001100000100000000000000
000000001001110111000111101001001010010111100000000000
000000000110111111000000001011101100000111010000000000
000010100000001000000111001101011000001111110010000000
000000000000000001000111010001101110001001010000000000
000000001000100011100111100000000001000000100100000000
000010100001000111000100000000001010000000001010100000
110000000000000000000000000011001111010111100000000000
100000000000000000000011000101001111001011100000000000

.logic_tile 8 24
000000000000101000000000010000000000001001000000000000
000000100000011011000010101111001010000110000000000000
111000100001011000000000000001000000000000000000000000
100001000000100111000010101101000000010110100000000000
110000000001010101100000010101000000101001010100000000
010000001010000000000010000001100000000000000000100000
000000100001010001100000000111001010101000000100000000
000001000000100000000000000000100000101000000000000000
000010001010000101100011001011001101111111110010000000
000000000110000000000010001001011100110110100010000000
000001000110001000000000000001011010101000000100000000
000000100110001101000000000000100000101000000000000000
000000000000001000000110001111011111111111110010000001
000000000000000101000000000001001100110110100000000000
110000000000001000000000000101101000000001010000000000
100000001100001011000000000000010000000001010000000000

.logic_tile 9 24
000011100110000101100011111011001110010110100000000000
000011001101010101000111011001100000000010100000000000
111000000000010101100011110101101100010111100000000000
100001000000001111000011101001101000001011100000000000
010000001000000000000110100001011011010010100000100000
010001000000001011000000001111001100000000000000000000
000000000000001000000010000011111011010000000000000000
000000000110000001000000000000011010010000000000000000
000000001000100000000110000000011011110000000100000000
000000101110010111000000000000001100110000000000000010
000010000001001000000010011101011110000010000000000000
000000000010000111000011110001111111000000000000000000
000001000000110011100011011001111110010000100000000000
000010000000010111000110111011101000000000010010000000
110000000000000000000111000111011001010111100000000000
100000000100001001000000000101001101001011100000000000

.logic_tile 10 24
000000000110000111000000010101111111111101000010000001
000000000110000000100011100000101101111101000000000000
111000000000100001000000010011011010101000010000000000
100000000000011111100011110001001011000000100000000000
000010100001000111100110100001101011110000010000000000
000001000000100000000110000011011111010000000001000000
000001000000000001000000011101011110111110100100000010
000010000000000000100010011111000000101001010001000000
000010000001010001100110100111011000100000010000000000
000100000000001111000000001101101001100000100000000000
000000000001110000000111110111101011101000010000000000
000000000110010000000011111111111000001000000000000100
000000001000000000000000011011101111001100000000000000
000000100000001101000011111001101000000100000000000000
110010100001001111100010010011100000111001110000000001
100001001000000001100110000011101101010110100000100000

.logic_tile 11 24
000000100000001001000111010001101010111000100000000100
000011100000001011100111110000111011111000100000000000
111000000000000001100111100011100001110000110000000100
100000000000101111000110100011101000110110110001000010
010011000001011000000110010001011100000001010000000000
000010100101010111000011000111111000000010010000000100
000000000000001000000110100101100001110000110100000000
000000000000000001000010001111101111111001110001000000
000010100110000101100000000101101000101000010000000000
000010100100000000000011111011111001000100000000000000
000010100001000000000111101001111110100001010000000000
000001000000000000000011101001011000010000000000000000
000000001000000101000010000001101011111000100000000000
000000000000000000100110100000101001111000100000000010
110100000001001000000011111111001111111101010100000000
100000000000101011000110100111101010110100010001000000

.logic_tile 12 24
000010000000000101100000001111011101100000000000000000
000000000000000000000000001001011000110100000000000000
111000000000000000000010110101101101111001010100000000
100000000000000111000011100001101111110110010000100000
010000000111010001100000001011001110010000100000000000
000000000110000000000000000011001111010000010000000000
000000001010000001100110011101111110010100000100000000
000000001010000000000011111111001111101110000001000000
000000001000001001000010010101100000111001110000000000
000000001100000001000011101011101010100000010000100000
000000000000000000000111101111111100000110100000000000
000000000010000001000011100111001101000000010000000000
000010100010010000000111111001101101100000010000000000
000000000110000001000110001011111111110000010000000000
110000001010001001000010010001101110000001110000000000
100000000000001111100011011011111000000000010000000000

.logic_tile 13 24
000010101001010101100111010001100000101111010101000000
000001000000100000100111110000001010101111010001000000
111000000001000001100011111101111000101000010000000000
100000000010100000100110000111111001101000000000000100
000011100000010111100000000000000000000000000000000000
000011000110100000100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000100100000000010100000000000000000000000000000
000000000000000001000000011111101101001111110000000000
000000000000000000000010011001111100001001010000000000
000000000000000101000000000011111111100000010000000000
000010001100000000000000001001001101010100000000000000
110000000000001000000011000111011111011110100000000000
100000000000000011000100000001011100011101000000000000

.logic_tile 14 24
000010100000000000000010100111101010000000000000000000
000000000000001001000100000011100000000010100001000100
111001000001011101000110101111111001000010100000000000
100010100000101111100010010011001110000011010000000000
110000000001011001100111101101011101000010000000000000
010000000000001111000010011011101100000000000010000000
000001000100100101100000000001101011101111000100100001
000000100001011001000000000011111001111111000000000000
000000000000001111100000010001100000101111010100000000
000100001110001111000011110001001010001111000000000101
000000001111010001000010000001011110111101110110000100
000000000000100001000010001001011111111100110000000000
000000100000000000000000011101101101101111010100100000
000001000000000000000011101001001010101111000000100000
110000000000100011000110001000011101111000000000000000
000000000001011011100010101011001110110100000000000000

.logic_tile 15 24
000000000000001111100000000101011011001011100000000000
000000000100001111000000000000001100001011100000000000
000000000000000001000010101000011110110110000000000001
000000000000000000100000000101001010111001000000000000
000000100101001001100010110101101011101011000000000000
000001001110101111100010010000101010101011000000100000
000000000010011011100010011001001100101000000000000000
000000000000101011100011100001011101010000100000000000
000010000000000000000010000001101010111000100010000000
000001000110000000000110000000011011111000100000000000
000010100000010000000000000000001011111001000000000000
000001000000100001000000000111001000110110000000000000
000010000000001001000000000001001011001110100000000000
000000000100000001000000000000001011001110100000000000
000000000000100001100000001000001110100011010000000000
000000000000000000000000001001001010010011100000000010

.logic_tile 16 24
000000000000000101000010100001001011011100100000000010
000000000000000000000010101111011011001100000011000100
000010000000010011100010100011111111010100110000000000
000000000100000101000000001011101110011000110000000000
000001001010000011100111001111111101010100000000000000
000000100000001001000011100111001010100000010000000000
000000000001010111000110000011101011010100000000000000
000000000100100000000110100111011110011000000000000000
000000000000000000000111101001011010000001000000000101
000000000000000000000010011101111001101011010010000101
000000100000011001000010011101111001000001000010000110
000001000000101101000010111011101001010111100010000001
000000000001010000000110001101011110010000000000000000
000000000000000101000000000111001010100001010000000000
000001000001011011100000001111101101100000010000000000
000000100110000101000000000111011000101000000000000000

.logic_tile 17 24
000000000000000111000111011000001110000010100000000000
000000000000000111100011001011010000000001010011000000
000000000000000001000000010001100001010110100000000000
000000000000001101100011101001001010100110010000000000
000001000110100000000011111011111010101000010000000000
000010000001000000000011011101101011000000100000000000
000000000001011000000010011000011010101000110010000000
000000000001110001000110011111011100010100110001000000
000001000000000001100000001101011010111100110010000101
000010000000000000000000000111111000111100010011100001
000000001000000000000110111001111000011100000000000000
000000000000000000000110000101011001000100000000000000
000000000000000001000000010001111011001001000000000000
000000000000000000000010000111001011000101000000000000
000010100000000001000000011001101000000110000000000010
000000000000000000100010100101111000000010100000000000

.logic_tile 18 24
000001000100000101000000000000011000000100000100000000
000000101010000101000010100000000000000000000000000100
111010000000000111000000010101011001110110000000000000
100000000000100101000011100000111010110110000000000000
110000001010100000000010101000000000000000000100000000
110000001100010101000111100111000000000010000000000100
000000100000001011100010100001101000000010000010000000
000001001100000101000100000001011010000000000000000000
000000000000000000000000000000000001000110000000000000
000000000010000000000010011001001000001001000011000000
000000000000000000000000000001000000000110000000000000
000000000010000000000000000000001000000110000000000101
000000000001010000000110000101011011010010100000000000
000000000000100001000100001011101010100000000000000000
000000000000100101100000000000011011100011010000000000
000000000001000000100000000111011010010011100000000000

.ramt_tile 19 24
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010100110000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000010100111011000101000000000000000
000000000000000000000110110000000000101000000000000000
111000000000000111100010111011011111000101000000000000
100000000000000101000010001101101110001001000000000000
000000000000001001100111110101101100101001010110000000
000000000000000001000111110101001100110110100001100000
000000100001000000000010100001111001111111110101000000
000000000000001101000111111001101111010111100000000100
000000000000001011100000010101011010001000000000000000
000010000000001011100010000000101011001000000000000000
000000000000000111100000001011101001010110110110000000
000000000000001001100010101001111010000000110001000101
000000000000000111000010100101011010000111000000000000
000000000000001111100000000111001111001111000000000000
000000100000001111100000001101111101000000100000000000
000000001000000001100010100111101100001001010000000000

.logic_tile 21 24
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000100000000000000000000000101100000000000001000000000
000100001010000101000000000000100000000000000000001000
111000000000000101000000010011011110110011001100100000
100000000000000000000011010000011100001100110000000000
000010100000010000000000000011101001110011001100100000
000000000000000000000000000000001001001100110000000000
000000000000000000000010100011001000110011001100100000
000000000000000101000011100000001101001100110000000000
000000000000000001000010000111001000110011001100000000
000000000000100111000000000000001000001100110000000000
000000000000000011100000000011001001110011001100000000
000000000000000000100000000000001010001100110000000000
000000001100000000000000000001101000110011001100000000
000001000000100111000000000000001100001100110000000000
110000000000000111100010000101101000110011001100000000
110000000000000000100000000000101110001100110000000000

.logic_tile 2 25
000010000000000000000000000111100000000000001000000000
000000000000001101000000000000001000000000000000000000
111000000000000000000110000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000110001101000000000000100000110011000000000000
000000000000010000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000111101000001100110100000000
000000000000010001000000000000000000110011000000000000
000000000000000001100000010001101010100000000011000101
000000000000000000000010000000101110100000000010100001
000000000000001001100000000111111100100000000000000000
000000000000000101000000001011001111000000000000000000

.logic_tile 3 25
000000001110000000000000000000000001000000100100100000
000000000000000000000000000000001001000000001010000001
111000000000000000000010111111000001000110000000000000
100000000000000101000110111011101001001111000000000000
010010000001001101000110010101101010000000000000000001
110000000000100001100010000111000000000010100000000000
000000000000000000000000010000011000111100110000000000
000000000000000111000010100000001011111100110000000000
000010101110110000000010010101100000010110100000000001
000000000001010000000111100000100000010110100000000000
000000000000000011100010011011101100000000000000000000
000000000000000000100011011001110000010100000000000000
000000100000000001100010000011111000101001000000000000
000000001010000000100000000101011111010110100000000000
110000000000000001000000000000000000100000010000000000
110000000000000000000000001101001101010000100000000000

.logic_tile 4 25
000000000000010101000111101000000000100000010000000000
000000000000001001000000000001001011010000100000000000
111000000000001000000111000111011000000010100000000010
100000000000000001000100001001100000000000000000000000
110001000000001001100010101101011011010000100000000000
010000100110100101000000000111011011100010110000000000
000000000000000000000111000101001110101000000000000000
000000000000000000000010110000110000101000000000000000
000000100000011000000110010111011000010000000100000000
000000000000000111000111010001011100000000000000000000
000000000000000000000000000111100000101001010000000000
000000000000000011000000000001100000000000000000000000
000001000000011000000111001000011110101000000000000001
000000101010011111000000001101000000010100000001100000
000000100000001001100110001011101010001001000000000000
000000000000000111100000000111001101000110100000000000

.logic_tile 5 25
000000000000000001000111110101011110111101010100100101
000000001100000111000111000001010000101000000000000000
111000000000001001100010100101011110000100000010000110
100000000000000011000100000000011100000100000011000000
010000000110000111100111000000011100111001000100000001
110010000000011101100010001111001000110110000000000010
000010100000101111000000000001101101010000100000000000
000001000001001111100000001111001000000000100010000000
000010100001011011100010001001101110000010100000000000
000000001100001011100111100101101001000010000000000000
000000001110001001000011100011011011000110100000000000
000000000001010001100000001011101010001111110000000000
000000101000000011100010011011101010100000000000000000
000001000110100001000011000011111100101001010001000000
000000000000100000000110000111000000000110000000000000
000000000000010000000010010001001001000000000000000000

.ramb_tile 6 25
000001000001100000000000000000000000000000
000000100101110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000011000000010000000000000000000000000000
000010101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000001000000111100011001000011010101100010100100100
000000000000001001000000000101011011011100100001000000
111000000000000111100111101001101111010111100000000000
100000000000000000000010110011111111000111010000000000
110000101011010001100111100000001100110100010101000100
010010100100000000000100001101011110111000100001100000
000000101110000001000000000101011110111101010110100000
000000000000000000100011110111110000010100000000000000
000000000000001011100111010001000000101001010110000010
000000000001010011000011100001101011011001100000100000
000000000000000111000000001011001111010111100000000000
000000001100001011100011000001011100000111010000000000
000000100000010001000011101011011000000000100001000000
000011000000001011100100000011011010000000110000000000
000000000000000001100010010111111100000001000000000000
000000000000000000000111100011011000000001010010000000

.logic_tile 8 25
000010100000000001000011100101001100000001010000000000
000000000100000101100010010000110000000001010000100000
111000000000001000000010101101011000101011110010000010
100000000000000001000000000111101110110111110000000000
110001000001001000000011110011001010101000000100100000
010000100000000001000010000000110000101000000000000000
000000001001101001000011101011111111100000110000000000
000000000001110111100100001011101010000000110000000000
000100000000000000000010101001101111010111100000000000
000000001100000111000111101101111010000111010000000000
000000000000000000000010110111011100000110100000000000
000000100000000011000111100001101001001111110000000000
000000000000001000000111010001011110010111100000000000
000000000000000011000011001111111100000111010000000000
110000100000001011100000011001001000000100000000000000
100001001100000101100010111001011010000000000000100000

.logic_tile 9 25
000110000000010011100010110001001000010111100000000000
000001000111110000100111011001011111001011100000000000
000000000000000101000010111001001101000110100000000000
000000001010000101000110001001111100001111110000000000
000010000001000111000110111111011010000000000000000000
000000000010100000000010101101001001000110100010000000
000000000000000111000010110101011010010000100000000000
000000000000001001000011101011101100000000100010000000
000000000110000001100011100111111011111000000000000000
000000000110100000000110000101011111100000000000000000
000010000000001001000110001011111001100000000000000010
000000000010001011000010011011111000000000000000000000
000000000000001001000010011001101000000010000000000000
000000000000001111100010010111111110000000000000000000
000000000000001111000010000001111100000010000000000000
000000100001011111100000001111001011000000000000000000

.logic_tile 10 25
000001000000001000000011100000011100000100000100100000
000010100000001011000100000000010000000000000000100000
111000000110000011100110001000011110111101000000000101
100000000000001111100100001001001101111110000000000000
010001000101010111000010000101111001000111010000000000
000000000000100000000000000101101100101011010000000000
000000001010001000000010101101011001010111100000000000
000000000000000011000111110001101010000111010000000000
000001000000000101100010000000000001000000100110000100
000010000000000000000100000000001011000000000010000000
000000000000011001000110100001011110101000000000000000
000000000100000111000110010011011110100100000000000000
000001000000100000000000000001011100011100000000000000
000000100001000001000000000000101011011100000010000000
110000000110000001100011100011100000000000000100000000
100000000000000000000000000000100000000001000000100000

.logic_tile 11 25
000010100000000000000111011111001001010111100000000000
000000000000000000000010101001011000000111010000000000
111000000000001001000010100000001000110111110100000000
100000000000001111100011111111011010111011110000000000
000000001011001001000110101011101001010111100000000000
000000000000100111000010011001111010000111010000000000
000000000000100111100110011101011111001001000000000000
000000000001000011000011110101111000000001000000000000
000001000000001000000110000011101011110001010010000000
000010000000000001000000000000011011110001010000100000
000001000001010101000010000101011000111110100100000000
000000101110100000000000001011010000101001010000000001
000000000000000001100111010001101010110001010000000000
000001000100100111000010000000111110110001010000000010
110000101000000000000111001011001110111110100100000000
100000000000000000000100001101010000111111110000000100

.logic_tile 12 25
000000000001010111000000001111101010110110110100000000
000100000000000111000000001111011111111110110000000000
111010100000011000000000000000011100111111000100000000
100001000000100001000000000000001100111111000010000000
000010000000001111000110000011100001100000010010000101
000000000000001011000011101011101101110000110000000000
000000001100011000000000001000001010001011100000000000
000000000000100011000000001111001010000111010000000000
000100100000000111100111100101111110100001010000000000
000000000000000000100111101011011000010000000000000000
000101000100011000000010010101001101010111010000000000
000000101110100101000111000001111101010111100000000000
000001000000010000000110110011001110111110100100000000
000000000100000000000010100000110000111110100010000000
110000000110001000000111111000011001000011100000000000
100000000000000111000011100101001101000011010000000000

.logic_tile 13 25
000000000000000000000000001011011010101001000000000000
000000000000000000000000000011011011000110000001000000
111000000000001000000000010000000000000000000110100100
100000001010001111000011110111000000000010000001100100
000000000001010011000010001111101100101001000000000000
000010100100001101000000001001001011001001000000000000
000011100000001011100010010101011100110100000000000000
000011100000001011100011011111101100010100000000000000
000010100000000001000000001011011110101100000000000000
000001001000000000000000001101001011001100000000000000
000000000000101000000111101101011010010111100010000000
000000001001011011000111011011001010000111010000000000
000000100110000000000000000000011111001100110000000000
000001000000000001000010000000011101001100110000000000
010000000000101000000000001011101010100001010000000100
010010100000001011000010100101011100000001010000000000

.logic_tile 14 25
000010100000010111000000000000011111000011000000000000
000000000000000000000000000000011010000011000000000000
111000000000001101000000001000011100100010110110000000
100100000000001001100010011111001000010001110000000000
010000000001011000000010101011111110101010100100000000
110000000000000001000100001001010000101001010000000001
000000000000001001100000000000000001111001110100000001
000000000000000001100000000101001000110110110000000000
000000000000000000000000001000011110000010100000000000
000000000000000000000000000001010000000001010000000000
000000001110000111000000001000001110111101010100000000
000000001110000001000000000001000000111110100000100000
000000000000000101000000000001111010111101010100000000
000000000000000000000000000000000000111101010000000010
000000001110000101100000000111100001111001110100000000
000000000000000000000010100000001000111001110000100000

.logic_tile 15 25
000000000001000001100000001001001110101010000000000000
000001000010100000100011101011001010101011010001000100
111000000000000011100111000001100000101001010010000000
100000000000000000000010101011101110100110010000000000
010000001000000111100010110011101110110110000100000000
010001001010000000100010010000111110110110000001100000
000000000000000000000110010101000001000110000010000001
000000000000000000000110010000101011000110000000000000
000000101100000000000010100000011100000110110100000000
000001000000000111000000000011001110001001110001100000
000010000000000101000110000111000001000110000000000000
000001000000000000000010000000001000000110000000000000
000001000000000011100011100000011000011100000000000000
000000100000000001000011101111011110101100000000000000
000000000000100000000000000000011010000010100000000000
000000000001010000000000001101010000000001010010000000

.logic_tile 16 25
000000000000100000000000010101011001000010000000000000
000000000001000000000010011001111001000000000000000000
000000100000001000000010110101111001101000010000000000
000001000110001001000010010011101010000000010000000000
000000000000100001100011101011001101000110000000000000
000000000001011111000010100001101101000010100000000000
000010000000000000000010000001101010000010100000000000
000001000000000111000010101011011110001001000000000000
000001000000000011100011101011001011000010100000000000
000000100000000000100011000001101110000110000000000000
000000000000001001000000001111001011000000100000000000
000010100001001011000010001111101011000001010000000000
000000000000001000000110010111001101010100000000000000
000000000000001011000111101011111000100100000000000000
000000000000110101100000010001111101000001010000000000
000000000000100000100010101011001100000110000000000000

.logic_tile 17 25
000000100000000101100111101001000000110110110100000000
000000000000000000000100000111101111010000100001000000
111010100100000111000011111001101011000010000000000000
100000000000000101000110010111001101001011000000000100
000000001010001111000000001001101011000000010000000000
000010000000001111100011101111101000000110100000000100
000000000000001101000011100011100000010110100010000000
000000000000000011000011100001100000000000000010000000
000000100000100000000010000101100001100110010110000000
000000000001000001000000000111001110101001010000000000
000000000000010000000011111001111011000010100000000000
000000000000000000000110001011011000001001000000000000
000010101000000111100010001011001110000000010000000000
000011001100100000000010000001111100000001110000000000
000001000001001101000011101001111010010000100010000001
000010000000101101000100001101101011100010110010000001

.logic_tile 18 25
000000000000000101000011111101100000000110000010000000
000000000000000000000011011001001101000000000000000000
111000000100000001000010100111101101000000010000000000
100000000000000000100010110101101110001001010000000000
000000000000100111000111100101111111110010100000000000
000000100000000111000000000000101011110010100010000000
000000001010001101000010000000011010110010100110000000
000000000000001111100011110001001001110001010001000000
000000001010001001000000000111101101010000110000000000
000000000000001101000010111101001111000000010000000000
000010100000000000000000000111101011000001000000000000
000001001000000000000000001111101110100001010000000000
000000000000000000000000011111111000000010100000000000
000000000000100000000010111111001001001001000000000000
000000001010001000000010001000011010110010100100000001
000000000000001001000000001001001001110001010001000100

.ramb_tile 19 25
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000111100010100011100000100000010000000000
000000000001000111100110110000101110100000010000000000
111001100001011101000010101011001000000111000000000000
100011100000100001100100001001011011001111000000000000
000000000000000111000000000001111111000001000000000000
000000000000000101000011110000011111000001000000000000
000000000000000111000010101011111000101000000000000000
000000000000000000000000000011101000010000000000000000
000000000000001001100000001000000000001001000010000000
000000000000001111000010010011001000000110000010000001
000000000000100111100010011101101110111101110100000000
000000000000010111100011100111011100111100110010100100
000000000000001111000110100111001010101001010000000000
000000000000000001000000001011001010010100100000000000
000000001000001111000110101101111110101001010100100000
000000000000000101100010001011101001111001010000000100

.logic_tile 21 25
000000000000000000000000000101011110111001010110100000
000000000000000000000010111101101110111111110000000111
111000001110000000000010100011111111101110000000000000
100000000000000000000100000000001001101110000000000000
000000000000001000000110011011001111010110100000000000
000000001111000101000010001111011010000110100000000000
000000000000001111000000001000001100100000000000000000
000000000000000101100000000101011010010000000000000000
000000000000000111100000010000000000010000100000000000
000000001010001111100011010011001111100000010000000000
000000001110001000000000001001011100101010100000000000
000000000000001011000000001111100000010110100000000000
000000000000000001000010101000001111100000000000000000
000000001010001001100110111111011010010000000000000000
000000100001001001000010110011001100101001010000000000
000000000000000001100111100101101110000000010000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010001001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000010000000000000000011000101001000001100111100000000
000000000000000000000100000000001011110011000000010000
111000000000000000000000000101001001110011001100100000
100000000000000000000000000000101011001100110000000000
000000000000001000000011010001001000001100111100000000
000000000010000001000111010000101101110011000000000000
000000000000000001100000010111001000110011001100100000
000000000000000000000011010000001001001100110000000000
000100010000000000000000010101001000110011001100000000
000100010000000000000010000000101011001100110000100000
000000010000001000000000010101101000001100111100000000
000000010000000011000010000000001001110011000000000000
000000010000000101100000000001001001001100111100000000
000000010000000000000000000000101101110011000000000000
110000010000000000000110000111101000001100111100000000
010000010000000000000000000000101001110011000000000000

.logic_tile 2 26
000100000000101000000010110101100000001100110100000000
000100000001000001000110100000001000110011000000000000
111000000000001101000010100101000000010110100000000000
100000000000000001100110100000100000010110100000000000
000010000000001111100110111011011001100000000000100000
000000000000000101000011000111011000000000000000000000
000000000000001101100110111111101010001001010110100101
000000000000001001000010100111101110000111010010000010
000000011110000001000110000111111011000010000000000000
000000011010101111100000001111111011000000000000000000
000000010000000000000010101001011010000000000000000000
000000010000000000000111011011101010000010000000000000
000000010000001000000010100001011001111101110100000001
000000010000000101000100000000101101111101110000000000
000000010000000001100110000001101100000000000000000000
000000010000001111000010111101101101100000000000000000

.logic_tile 3 26
000000000001001001100110010101111110101001010000000000
000000000100000011000011100001110000010111110000000000
111000000000000000000010101000000001001001000000000000
100000000000000000000100000111001001000110000000000000
000000100001000000000000010000000001000110000000000000
000001000000100000000010001011001100001001000000000000
000000000000000001100111100000011101100000000000000000
000000000000000000000010000001011011010000000000000000
000010110000001000000010000101001101001000000000000000
000000010000000011000010011111111011000000000000000010
000000010000000000000000010101100000010110100100000000
000000010000001001000010010000000000010110100000000100
000000010001000000000110000101001000000000000000000000
000000010000100000000000001001111100001000000000000000
010000010000001000000000011011100000000000000000000000
100000010000000101000010001001000000101001010000000000

.logic_tile 4 26
000000000001000000000010110011111010111110100000000000
000000000000000101000010000000110000111110100011100000
111001000000000101000000000101001100111000000000000000
100110100000000000000000000000111101111000000000000000
000011100001110000000111000111011110101001010000000000
000000001001010000000000001011000000010100000000000000
000000000010000001100110000001001111101101010110000100
000000000000000000000010000011011000111111110000000010
000000111110000001100010110000001111000000110000000000
000001010110000000000110010000011111000000110000000010
000000010000000101000011101000001010000010000000000000
000000010000000000100100000011011101000001000000000000
000000010000000000000110011111101110000000000000000000
000000010000001101000011000101000000000010100000000000
000000010000000000000010001101101000111100110100000000
000000010000001101000000000001111001111101110010000100

.logic_tile 5 26
000010000000001101000011101001001111010100000000000000
000010000000100101000100001011001110010000100000000000
111000000000001111000000000001000000010110100000000000
100000000000000011000000001011000000000000000000000000
110000000001001001100010000001101010101110100000000000
110000000100101111000100000101001101101101010000000100
000000000000010000000000011001101100011011110000000000
000000000000100000000011001101011101010111110000000000
000000011010000000000111111011101000001001000000000000
000000010000000000000111110111011011000101000010100000
000000010000000001000111000000000000000000000110000000
000011010000000000100010011011000000000010000010000110
000000010000010001000110000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
110010110000000111000000000000001111110000000000000000
100000010000000000000000000000001101110000000000000000

.ramt_tile 6 26
000010100001010000000000000000000000000000
000001000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000011000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000100000000000000000000000000000
000000010000100000000000000000000000000000
000000010000010000000000000000000000000000
000010010001010000000000000000000000000000
000000111110100000000000000000000000000000

.logic_tile 7 26
000100000000010001100000001111000000101001010010100001
000100000001000000000000000001100000000000000000000100
111010000000001000000011111011101111000010000000000000
100001000000000001000011100011001111000000000000000000
110010000001110101100000000001101100101100010000000000
110001000010110000100000000000101010101100010000100000
000000000000000000000000001000000000000000000100100000
000000000000000000000010000111000000000010001000000000
000000010001000111000011011001011011100010110000000000
000000010000000000100111011001011111010110110000000000
000000010000001111000000000011000000000000000111000000
000000010000001011000000000000100000000001001010000000
000000010001011111100111110000001100000100000100000000
000000010100000111000011110000010000000000001010000001
110001010110000000000111000000000000000000100101000000
100010010000000001000111100000001110000000001000000000

.logic_tile 8 26
000010101010001000000000000001100000010110100000000000
000000000000000111000010110001000000111111110001000001
111000000000011101000111000000011101001111110000000010
100001000000000111000011110000001011001111110001000000
110000000000000111000011111000011010110100010101100000
010000000000001001100111101001001001111000100000000000
000000001110001000000010100101111001101000110111000010
000000000000001111000110100000111100101000110000000000
000001010000001001000000001011001011000010110000000000
000010010010001101000010001011011110000011110000000000
000010010000001001000000000011011001111110110010000000
000000010000000001100011000111001111111101010000000000
000000110000001000000000000001101110111111110010000000
000000010000000101000011001101111100110110100000000000
000010110000010011100011110101011110101011110000000000
000000110000000000100110110101010000000011110001000110

.logic_tile 9 26
000000000000100111000000010001001100010111100000000000
000000001111000111100011001001001000001011100000000000
111000100110000011100000000000011010001100000000000000
100000000000000000100000000000011011001100000000000000
110000000000000001100000000111011111101110000000000000
010000001110000000000011000111101100101101010000100000
000001000000010001100110010111000001100000010100000000
000010000000010000000011000000101000100000010000000000
000010110000000001100000011011111110000000000000000010
000011110000000000000011010101111010000001000000000000
000000010001010000000110101000011100010100000000000000
000000010000001001000110011101010000101000000000000000
000000010000000001000110010001100000000000000000000100
000000010000000000100011101111000000010110100000000010
110010010001011000000000000101100000100000010100000000
100000111110000111000010010000101011100000010000000000

.logic_tile 10 26
000010100000000001100110100111101011000011110000000000
000001000000000111100111000101011011000011100001000000
111000000001011101100000000111111110101000000000000000
100000100000100111000000000111101000100000010001000000
010000000100000011000111010111001111110000010000000000
110010100001000111000111000001011111010000000001000000
000000000000000101100111100011001100111000000000000000
000000000000001111100000000101011111010000000000000000
000010011110001000000110011011111011100001010100000000
000001110000001111000011010011101010010001110000100001
000000110001010001000111001101101001000110100010000000
000000010000101001000100000001111100001111110000000000
000000010010001011100000000001011011100001010110000000
000001010001001111100010010111101100010001110000100000
110000010000001111000010001001100000110000110000000001
000010110000001011000010001111001101111001110010100000

.logic_tile 11 26
000000000000001111000111111001101001101111000101000100
000000000100001001000011111111011110101111010000000001
111001000000000111100110001011111101111000100100100000
100010000000100000000011100111101010101000010000000100
010000000000010111000000010101001111110000000110100001
010000000000101111000011100111001100111001010000000000
000001000000000000000011110001011011101000000000000000
000000100000001111000010010001011111011000000001000000
000000010000001000000110110001101101101101010000000000
000000010000000111000010100000111001101101010000000010
000001111010001000000010010011011101101001000100000010
000011010010001011000011111101001110011101000000000010
000010010001010001000000000101111100101000110000000000
000000010000101001000000000000111101101000110000000010
110001010000000111000011101001001011100000000000000000
000010111000000001000111111111001101110000010000000000

.logic_tile 12 26
000000000001010101000000000001101110101100010100000001
000000001000000101000010100000011001101100010001000000
111000000000001101000111000111100001101001010000000100
100000000000000101000100000001101001011001100000000000
010000000000000000000000000101000001111001110100000000
000000000000000000000010101011101101010110100001000000
000000000000000001000010100101111000111101010101000000
000000001110000000000000001101000000101001010000000000
000010110001000101000110000000011100010101010000000000
000000011110100000000010001111000000101010100000000000
000000010001011101000000010101100001010000100110000000
000000011100100001000011101101101110110110110000000000
000000010000000000000010011111101101111111110000000100
000000010000000000000011100011101110011110110000000000
110001010001010001000010111001000000111001110000000000
100010110001000001100110101001001101100000010000000010

.logic_tile 13 26
000010000000000000000010110000000001111001110100000000
000000000000010000000110000011001110110110110000100000
111000000000001000000000001001100001110110110100000000
100010000000001111000000001111001110100000010001100000
110000000000001000000110000001001100010000010000000000
110000000000000111000000000111101111101111100000000000
000000000111010001100000000000000000000000000100000000
000000000000100000000010101111000000000010000000000000
000010010000001101000000000001001100111001000000000100
000001010000000101000000000000101111111001000000000010
000000011110000011100000000111001010111101010000000000
000001010001010000100000001111110000010100000000000011
000010110001000011000110100101111101010010000000000000
000000010000000000100010101001101010000000000000000000
000001011100010101100000010101000000000110000000000100
000010110000100001000011011001101010000000000000000000

.logic_tile 14 26
000000000000000001100000011000011010000010100000000000
000000000110000000100011101011000000000001010000000000
111010100010000000000111101101101100110000000100100000
100010100000000101000011111001011100111001010000000011
010000000000010111100110001000000001010000100000000000
010000000000100101000000000011001000100000010000000000
000000000000001011100000011101011001000000000011000001
000000000010001111100010011111011011000100000001100011
000001010000000111000000011001000000010110100000000000
000010010000000000000010101011000000000000000000000000
000010010000000000000111010000011101110000000000000000
000000011110000101000010100000011101110000000000000000
000000010110001101000000000111101110111100110000000000
000000010110000101000000000111001011011100100001000010
110000010001001000000000000000011100000001010000000000
000000010000000101000010000101000000000010100000000000

.logic_tile 15 26
000000000100000101000010100000011010101011110100000000
000000000000100000000000000101000000010111110001000000
111001000000000101000000010101111000000010100000000000
100010000000001101000010000000010000000010100000000000
010001000001010101000110111111101010000010100100000000
110000000100000001100011111001010000010111110001000000
000000001010001001000000010001111110000111010101000000
000000000000000001100011100000101001000111010000000010
000000110000000000000011101001100001001111000000000000
000001010000000000000000000001001111000110000000000000
000010010000000000000000001001100000000110000100000001
000001010100000000000000001101101000101111010001000000
000000010001001000000111000011001010010111110001000000
000000010000101011000000000000100000010111110011100111
000000010000011111000110100001101110010111110110000000
000000010001110101100000000111110000000001010001000000

.logic_tile 16 26
000000000000000000000010110101011001100000000000000000
000000000000000111000011000011001010000000000000000000
000010000000110101000110000101101100100000000000000000
000001000000110101000100000000001010100000000010000000
000000000000000000000111100011101110110010100000000000
000000001010000101000000000000001110110010100000000000
000010100000000001000010101000001010010011100000000000
000001000000000001100010100101011110100011010000000000
000000010000001101000010001101101101111010100000000100
000001010000001001000010100111111000111001010010000000
000000010000011101100000000001011010111110110011000101
000000010000000001000000001011111001010100100000000001
000000110001000101100110100011011001000100000000000000
000001010000000001000010010001011100001001000000000000
000000010110000001000000000011001110000001010000000000
000000010100000000000000001111110000000000000000000000

.logic_tile 17 26
000000100000100001100011100101111001101111010010000000
000000000000000000100010111101101100011101000010000100
111001001000000001100010100101011011101111010000000000
100010000000000000100010110011101111101110000000100100
000010000000000111000111011000000000100000010010000000
000000000000000000000110101001001001010000100010000001
000000000000101101000011111011001010111010100000000000
000000001100001001000010010101011111110110100011000001
000000010000000011100010000001100000000110000000000111
000000010000000001000000000000101010000110000010000101
000000010001000000000000000111100000101111010110000000
000000010000100001000010101001001011000110000000100000
000000010000100000000000011001001100100011010001000100
000000010001010000000010011101011011110011110010100101
000001010000001101100000011011100000101001010010000000
000000010000000001000010110111100000000000000011000000

.logic_tile 18 26
000000000000001111000000000000011001100000000010000000
000000000000000101000000000101001110010000000000000000
000000000000000101000000011101101010101000010000000000
000000001000000000100011101011111101101000000001000000
000001000100000101100010110101111100000110100000000000
000000000010101111000110000000111111000110100000000001
000000000110001000000111000011000000100110010000000000
000000000000000101000110110101101000101001010010000000
000000111010000000000010100101001110010100000010000000
000001010000000000000111100000110000010100000000000001
000000110011010000000010100000011001110000000000000000
000001010000000000000100000000011110110000000000000000
000000011010000111000010100101111010000001010010000000
000000010000000000100110110000010000000001010000000000
000001010000001011100000000001001110010000000000000000
000000010000001011000000000000001111010000000001000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000001010000000000000000000000000000000000
000010010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000010011001110101001000000000000
000000000000000000000011110000111011101001000000000000
111000000000000000000011011111101111011110100000000000
100000000000000101000010011011111010011101000000000000
000000000000000001100011000001100001000000000000000000
000000001110000000000011001001101000100000010000000101
000000000000001000000000000111011000101000000000000000
000001000000101011000010100000000000101000000001000100
000000010000000111000011111000011111111110000110000100
000000010000000000000111011001011101111101000010000100
000001010010000000000011100011001011011111010000000000
000000110000100000000111111101111101011111100000000000
000010010000000001000111101000011010101001000000000000
000001010000000000000110000001011010010110000000000000
000000110001100000000010010000000001110110110000000000
000000010000111111000110000011001110111001110000000000

.logic_tile 21 26
000000000000011101000110101001111100010111100000000000
000000000000100101000000000011111000101011110000000000
111100000010000101000011100111100001101111010000000000
100000000000001101000000000111001110001001000000000000
000000001010000000000000001000011000001111100100100000
000000000000001101000000000001001100001111010001100101
000000000001000011100010110000011010010000000000000000
000000000000001111100110000101001001100000000000000000
000000010000001101000110001001001100111101010110000000
000000010000000001100000001101111000111110110001100100
000000011110001000000010000000011101010000000000000000
000001010000101001000000000011001010100000000000000000
000000010001011111100000001101100000100000010000000000
000000010000101011000000000011001110000000000000000000
000001010000001011100000001001101100101111110110000000
000000110000100001000000001101001000010111110001100100

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000001000000000000000101101000110011001100100000
000000000000000111000000000000001000001100110000010000
111000000000000011100110000011001001110011001100000000
100000000000000111100000000000101000001100110000000000
000000000000000000000000000001101000110011001100000000
000000000000100000000000000000001110001100110000000000
000000000000001000000000000111001001001100111100000000
000000000000000011000000000000101000110011000000000000
000000010000000000000000010011101000110011001100000000
000000010000000000000010100000001000001100110000000000
000000010000000101000000000001001001110011001100000000
000000010000000000000000000000001110001100110000000000
000000010000000101100110000111101000001100111100000000
000000010000000000000000000000101000110011000000000000
010000010000001000000000011000001001001100110100000000
010000010000000101000010001001001000110011000000000000

.logic_tile 2 27
000000000000000101100000010111001100000000000100000100
000000000000000000000010101101001100000000010000000010
111000000000000000000000000000001000000011110000000000
100000000000000000000000000000010000000011110000000000
110000000001001000000010000001000000010110100000000000
010000001000000111000000000000000000010110100000000000
000000000000001101100000000101001101000000000100000000
000000000000000101000000000011101110000000010000000000
000000010001001001000010011000000000010110100000000000
000000010000000111100111000101000000101001010000000000
000000010000000000000000000101001100000000000100000000
000000010000000000000000001011101110000000100000000000
000000010000000000000000000111001010101000000100000000
000000010000001001000000000000000000101000000010100000
110000010000001000000000000001011011100000000000000000
100000010000001011000000000001101010000000000000000000

.logic_tile 3 27
000010100000101001000011100001000000100000010100000000
000000000001010101000100000000001110100000010000000100
111000000000001000000000000111101110101000000100000000
100000000000001001000010110000100000101000000000000010
010000000000000000000011100011011101000010000000000000
110001000000000000000000000001001010000000000000000000
000010000000010101100000010011001110000000000100100000
000001000000100000000010011001011000000000010000000000
000100010000001111000000000001001001000001000100000000
000100010000000011100010101111011110000000000000000000
000000010000000001100000000111011110000000000100000000
000000010000000000000000001001101000000000100000000010
000000010000000001000111010111011011100000000000000000
000000010000000000100110000000111001100000000000000000
000000010000000111100010011011011000101000000000000000
000000010000000000100110001111100000000000000010000000

.logic_tile 4 27
000100100000000111000000000101100001000000000010000000
000101000000001111000011100001101010010000100001000001
111000000000000000000000010000000000000000000000000000
100000000000000000000010110000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000010100000000001000000011001011110000100000000000000
000000000000000000100011100111111000000000000000000000
000100011100000000000110100011011110101001010110000000
000100010000000000000000000101110000101010100000100000
000000010000001000000000000000000000000000000000000000
000000010001010101000000000000000000000000000000000000
000000010000000000000010001000011111101000110110000000
000000010000000000000000000011011001010100110001100000
000000010000001000000010010000000000000000000000000000
000000010000000011000111010000000000000000000000000000

.logic_tile 5 27
000000000000000001000010001000000000000000000100100000
000000000010000000100011111101000000000010001010000000
111000000000000000000000000011101010010000000000100000
100000000000000000000000000001101011010010100000000000
010000000000000111000010011111011110010000000010100000
010000000000000000100111101011001010101001000000000000
000000000000000000000110011111101010010000000000000000
000000000001010000000011111111011011100001010000000000
000000010101000001100000001111101000000000100000000000
000000010100000000000000000011111111010100100000000000
000010010000000000000000000000000000000000000100000100
000001010000001011000010000011000000000010001001000010
000000110001001000000010101111111110000001010000000000
000000010000000111000010011111011011000010010000000010
110000010000001101100010100011101011010000000000000000
100000010000001011000011001111101011010010100000100000

.ramb_tile 6 27
000000000000000000000000000011101110000000
000000011000000000000000000000100000000000
111000000000000111000000010011101100000000
100000000000000000100011110000100000000000
110000000001000011000000010001101110000000
110010100000001111000010010000000000100000
000010000001010111000000000101101100000000
000000000110100111000000000101000000100000
000000010000000000000000000011101110000000
000000010000000101000000000101000000100000
000000010000000111000111000111101100000000
000000010000000001100111111101100000000000
000000011110000111000010001101101110000010
000000010000000101000000001001000000000000
110000010001011000000011101111001100000000
010000010000100101000000000111000000000000

.logic_tile 7 27
000000100001010101100000001011101100001101000000000001
000001001110000000000000001001101111000100000000000000
111000000000000000000110100000000001000000100100000000
100000000000000000000010010000001011000000000001000000
000000000000100000000000011001111100001001000000000000
000001000010010000000011110011111111000101000000000010
000001000000000000000111111111101110000001110000000000
000010000000001111000010011011111000000000010000000000
000000010000000101000010100101011011111001000000000000
000000010010010000100000000000101011111001000000100000
000000011010100101000111101011101110000000010000000000
000000010001011001100010111011111111000001110000000010
000000010001000101000111000011111100010100000000000010
000010011000000000000010101111101110100000010000000000
000000010000000000000110000000000000000000100100000000
000000010000000000000000000000001101000000000001000000

.logic_tile 8 27
000000000000001000000110100001111001000001110000000000
000000000000000111000000000001011100000000010000000000
111001001010000101000010000011000001111001110111000000
100010000001001101100100000101101100010000100000000010
110001001100001000000000001001101110010000000000000000
110000000000000001000000001011111000010110000000000000
000000000000101000000000000000001101110001010100100100
000000000001011111000000001011011110110010100000100000
000000011000001000000110110001111110000100000000000000
000000010000000111000011110111111000010100100000000000
000001010000000101100010001001011001010000100000000000
000010010000001111000110001001001010101000000000000010
000010010110000001000010001001000000101001010100000010
000001010010000000100011101111101101100110010001100000
000000010000001000000110101001001101010100000000000000
000000010000000001000011111001001101100000010000000000

.logic_tile 9 27
000010000000000000000000011011011011111110110110000100
000001000000000000000011110101011100101001010000000000
111000000110100011100000011101111100110110110100000101
100000000000000000000010001101001011110110100000000000
010000000000000000000000001111111001000110100000000000
010000000000001111000011111001001110001111110000000000
000000000110011111100111001011111011101011110100100000
000010100000000111000010010101001011010011110000100000
000000010000001001000000001111011110111110110000000000
000000010000000111100010101101111110110110110001000000
000001010000110000000011100101111101111110110110000000
000010010000011001000000000101001011010110100000000010
000000010000000101100000010000000000001001000000000010
000000010000000000000010001011001100000110000000000000
110000010000100001000000011011111011101011110100000000
000000010000010111100011001011001011010011110000000010

.logic_tile 10 27
000000000000000000000000000111000001101001010000000101
000000000000000000000000000101001011100110010000000000
111001001010100000000110001011011011101001000000000000
100010000000010000000011111101101101100000000000000000
110000000000000111100010000111101101101001110010000100
110000000100001001100100000000111110101001110000000010
000000000000000111000011101011101100101011110100100000
000000000000000000000010000111101010100011110001000000
000000010000000000000010000011011000111100000000000100
000000010000001111000010000101110000111110100000100010
000000010111000000000010001001101100101011110100100000
000000010000000000000111110111101010100011110000100000
000010010000000000000010001101111101100001010000000000
000000010000001101000000001101111010010000000000000000
110000010000001111000000010101101011101001000000000000
000000011001011011000010000111111101100000000000000000

.logic_tile 11 27
000000000000010111100000010001011110101000000000000100
000000000000000000000011101001010000111101010001000000
111000000000000001100000000101111100101100010000000100
100010101010000000000011100000011011101100010000000001
010000000000000001000110000111001101100000010000000000
000000000001000000000010000111111011101000000000000000
000000001010000111000010000111011001000000100000000000
000000000000000000000010001111111100101000010000000000
000000010000000101100011010011001111000001010000000000
000000011100001101100010000011011001000010010000000000
000011110000001001000000010101001110101000010000000000
000010110110000001000010001111001100000000100000000000
000000010000000011100011000001111011111001010100000000
000000010000000101000010000011011100111010100000100000
110000010110000000000000000101001101111001010100000000
100000011111010000000010100111111011110110010000000000

.logic_tile 12 27
000000000000000001100000001111001111111010000000000000
000000000000000001000000001101011001100011100000000000
111001001010101000000110011001101011010010100010000000
100010100001000111000010000011011010100010110000000000
110000000000000000000111100101100000000000000110000100
110000001010000000000000000000100000000001000001000000
000000100001000000000111100001011011111110010000000000
000000001000101111000110110001011001000010010000000000
000000010000000000000000010000000000000000000100100000
000000010000000000000010101011000000000010000011000000
000001010001110101000110101111111101110011000000000000
000010011001110000000010011011111111000000000000000000
000010110000001000000111100111000000000000000110000000
000000010000000101000010010000000000000001000000100100
000001010000000000000010010000000000000000100100000000
000010010000000000000010100000001000000000000000000101

.logic_tile 13 27
000000100000001101000110000001111100110100110000000000
000001000110001001100110110000011000110100110001000000
111000000000001101000010100000011111111000100000000000
100010100001001001100100001001001001110100010000000011
010000000000000111100110010101101101111001110000000000
110000000000000000000110000101001000111000110000000000
000001000100001111100000000000001110000100000100000000
000010000000000111100000000000000000000000000000000000
000110110000001101000000000000000001101111010100000010
000000010000000101000000001001001100011111100001000000
000000011010000000000010000011011100111000100000100001
000000010000000101000010101001011000110110110000000000
000010010001010101100000000001001011111000100000000000
000001010000000000000000000000111010111000100001000000
000000010100001101000000001001011100101001110000100000
000000010000000001000000000111101001100110110000000100

.logic_tile 14 27
000000000000000000000000010111111010010100100000000000
000001000000000000000011110000011001010100100000000000
111000100000010011100111001111111010111110100000000000
100001000000100000000100001011111110111101110000000000
010000000000000000000010100101001101111101010000000000
110000000000000000000010101011111111111111010000000000
000001000000001011100010111000000000000000000110100101
000010000000000111100010010111000000000010000001100000
000000010000000000000110100111011010101010100100000101
000000010000000001000010101001110000101001010000000000
000000010000000000000110101000011011101110000110000001
000010110000000000000000001101001010011101000000000000
000000010000001000000000000101111000000010100000000000
000000010000000101000010000000100000000010100000000000
000010110000101000000010101000001101100010110100000000
000001010000000101000000001101001001010001110000100010

.logic_tile 15 27
000000000000000101000000010000000001001001000000000000
000000000000001101000011110001001010000110000000000000
000000000100001000000000000001011100100001010000000000
000000000000000001000010100011011110100000010000000000
000000000000001000000000001000011100010100000000000000
000000000000001001000000000101010000101000000000000100
000000000110001001100000011011001001100001010000000000
000000000000000111100010011101111101010110100000000000
000000010000000101100000000101011101001000000000000000
000000010000000000000010100111001001000000000000000000
000010110000001001000110101111101101010110000000000000
000000010000000101000010100111111010001001000000000000
000000010001011101000000011001000000010110100000000000
000000010000100101000010000001000000000000000000000000
000010110100001000000110100011011101000011000000000000
000000010100000101000000001111101010000011010000000000

.logic_tile 16 27
000000000000000000000010101011100000000000000000000000
000000000000000000000000001101001011000110000000000000
000000000100001000000110000101000000000000000000000000
000000000110001001000111101011100000010110100000000000
000000000000001001100110001111111000101101010000000000
000000000000001001100100001101011110011101000000000000
000000100100000000000110010000011000101000000000000000
000001101011010000000010011001010000010100000000000000
000000010000000101100110100011000001100000010000000000
000000010000000000000000000000001000100000010000000000
000000010000000101000000000000011111000000010010000000
000010110100000000000000000101001011000000100000000100
000000010000000101000000010111001101001000000000000100
000000010000000000000010101101111110000000000001000000
000000010000011101000000001101000000100000010000000001
000000010000110001000000001101001010000000000010000001

.logic_tile 17 27
000000000000000101000000000011100000010110100000000000
000000000000000101000000001101000000000000000000000001
000001000100000000000010100001011000000001010010000000
000010000111000000000010100000010000000001010000000000
000000000000100000000010101101100000000000000000000001
000000000001000000000000001111000000010110100011000101
000000001010001001000110000001011000001000000010000000
000000000000000011000100000000011000001000000011000001
000000010000000000000000000001011001010111100000000100
000000010000000000000000000111011011001011100000000000
000010010100000001100000001101011011100000000000000001
000000010000000000100000000011101110000000000000000000
000000010000000001000000001001000000010110100000000001
000000010000000000000000001001000000000000000011000000
000000010000001000000010000101000001010000100000000000
000000010000001001000000000000101100010000100000000000

.logic_tile 18 27
000001000000000101100000001001101011101001010000000000
000010000000000000000011101101111000101000010000000000
111001000000000101000010100011101010101001010000000000
100010000000001101000111110101110000101000000000000000
000000000000001001100010110001111101111001110110000000
000000000000000001000111110101001001111110110011000011
000000000000000101100110101111011010000000000010000001
000000000100000000000000001011000000010100000000000000
000000010000001001100000001001100001100000010000000000
000000010000001001100000000111101011000000000010000000
000000010100000111000110010001000000100000010000000000
000000010000000000000011000000101000100000010000000000
000000011110000101000000000011000000101001010010000000
000001010000010000100000000011000000000000000010000010
000000011010000101000000011000001100000000100000000000
000000010000000000100010011111001100000000010000000000

.ramb_tile 19 27
000011100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000010100000001000000110000001111110100011010000000000
000000000000000001000010100000011101100011010000000000
000000000000000111100011110001100001010110100000000000
000000001000000000000111111111101100100000010000000000
000000000110000000000011100001100000000110000000000000
000010100000000000000110111101101000000000000000000000
000001000000000000000010110001111110010100000000000000
000000000000001111000110000000100000010100000000000000
000000010110000000000111111011011011010111100000000000
000000010000000000000011101111101101000111010000000000
000000010000000111000000011000000000010000100000000000
000000011000001111000011111101001011100000010001000000
000000010000000000000000010000001111101110000000000000
000000010000000111000010001011001100011101000000000000
000000011110000001000010010001011011001111000010000000
000010110000000000100010101001111011001110000000000000

.logic_tile 21 27
000010100000001101000000011001011010001101010000000000
000001000000000101000010000111011101001110000000000000
111000000000001101000000000001101011101001000000000000
100000000000010101000000001011011111010110100000000000
000000000000001101000110001011111110101000000000000000
000000001100000101100000001101000000111100000000000000
000000000000000101000011111101000000101001010000000000
000000001000001101100111011101001010001001000000000000
000000011010000000000110001011101110000100000000000000
000000011110000000000110110101111111000000000000000000
000000010000000111100010111001011100110000110000000000
000001010000010000000110101111111101110000010000000000
000000010000000001100010110001111010111011110110000000
000000011110000000000110010001001110111001110011000100
000000110000000011100010100111011110010110000000000000
000000010010000001000110110001111111101001010000000000

.logic_tile 22 27
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000000101000000001000011110100000110000000000
000000010000000000100000001011011110010000110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010110000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000001000000000000000000001000000001000000000
000000000000000011000000000000001111000000000000001000
111000000000000011100000010111011111001100111100000000
100000000110000000000010000000011000110011000000000000
000000000000000000000000000001101000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000001001100000000111001001001100111100000000
000000000000000001000000000000101000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000001000110011000000000000
000000000001000000000110000101101001001100111100000000
000000000000100000000000000000001000110011000000000000
000100000000000001100110000001101001001100111100000000
000100001000000000000000000000001001110011000000000000
010000000000000000000011100001001001001100111100000000
100000000000000000000100000000001101110011000000000000

.logic_tile 2 28
000000000000000101100010110000000000000000000000000000
000000000000100000000010100000000000000000000000000000
111000000000001101100110110001001010000010000000000000
100000000000000101000010101101111000000000000000000100
000000000000000000000110100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001111100000001001111001000010000000000000
000000000000000001000000000001011001000000000000000001
000000000000000000000000000001011111000010000000000000
000000000000000101000000000011111100000000000010000000
000000000000000000000000001000000000010110100000000000
000000000000000111000000000111000000101001010000000000
000000000000100000000000000000011011110011110100000000
000000000001010000000000000000001111110011110000000100
010000000000001000000010010000000000000000000000000000
110000000000001001000011010000000000000000000000000000

.logic_tile 3 28
000000000000000000000000001000000000001001000100100100
000000000000001111000010111011001000000110000000000000
111010100000000101000010101000000001000110000000000100
100001000000001101100111111001001000001001000001100011
010000000000001000000111000101011011100000000100000000
110000000000001001000110010000001010100000000000000000
000000000000001001000110010001100000100000010100000100
000000000000000111100011100101101011000000000000000000
000000001100100000000110010111001101000010000000000010
000000000001000000000010000111111000000000000000000110
000000000010000000000000001101101100000010000000000000
000000000000000000000010001001111101000000000000000000
000000000000000011100000011111111110100000000000000000
000000000000000000000010000111101001000000000000000000
000000000000001001100000000101100001100000010100000000
000000000000000011000010100000001011100000010000100000

.logic_tile 4 28
000000000000000111000011100000011000110000000100100000
000000000000000000000110010000011011110000000000000010
111000000000000000000111100101111111000000000100100000
100000000000000000000000001001111010000100000000000000
010000000000000111000010110011101110000000010000000000
010000001000000000000011100011011101000000000000000000
000000000000000000000011100111011101001000000110000001
000000000000001111000100000001011111000000000000000010
000000000000001101100000001001111011000001000100000000
000000001000000111000011101111101011000000000000100010
000000000000001011000000000000011100000000110110000000
000000000000000101000010000000001011000000110000100000
000100000000000101100000000111101101000000000110000110
000100000000000000000010000101101101100000000010000010
000000000000000000000010100101000000101001010100000000
000000000000000000000010001001100000000000000010000010

.logic_tile 5 28
000000000000000000000000000001100000000000000100000001
000000000000000001000000000000000000000001001000000000
111001000000000101000000001001111100000000000000000000
100010100000000000100011110101111110000100000000000000
010000000001000000000111111011100001001001000000000000
110000000000000111000111101011001001000000000001000000
000000000000001000000010110011011110000000000000000000
000000000000001101000110000101101101001000000001000000
000000000000101000000011110011111010010110100010000000
000000000001011001000010001111011100001001010000000000
000000000000000001100000010101100001000000000000000000
000000000000000000000010000111101010001001000000000000
000000000001010000000110000101000000010110100000000000
000000000000001001000000000001100000000000000000000000
110000000000000001000000001001011000000000000010000000
100000000000000000000000000011011011000100000000000000

.ramt_tile 6 28
000000000000010000000000010111001110000000
000000000000100000000011110000100000000000
111000000000001000000111100011101100000000
100000000000000011000011110000100000000000
110000000000001111100000000011001110000000
110001000000001111100000000000000000010000
000000000000010001000000010001001100000000
000000001100100000000011000101100000000000
000000001010001011100000001001101110000001
000000000000100101100000001001100000000000
000010000000000001000000011001101100000000
000000000000000000000011011111000000000000
000000100000001000000111001101101110000000
000000001110100101000110000111100000000000
010010100000000001000000001101001100000000
110001000000000000000010000011000000000000

.logic_tile 7 28
000000000000001000000000000000000000001111000010100100
000000000000001011000010110000001000001111000000000100
111000000000000000000010111011011111001001000000100000
100000000111000000000111100011111011000101000000000100
110000001010000001100000001111011011000001110000100100
110000000000000000000000001111111110000000010000000000
000000000000010000000000010000001010000100000100000100
000000000000000000000011100000000000000000001010000100
000000000000000101100111001011001101010000000010000010
000000001110000000000110111001101111101001000000000010
000010000000000101100000001111101111010100000000000000
000000000000000000000000001101101110100000010000100100
000010100110010011100111110000000000000000100100000100
000001000000100000100110100000001001000000001000000011
110010100000001011100010000000000001000000100100000010
100001000000000101100000000000001001000000001000000010

.logic_tile 8 28
000000000000000111100111011111101000101111010000000001
000000000000000000000011001011011101111111010001000000
111000000000011001000000001000000000000000000100000000
100000000000101001100000000001000000000010000000000000
000000000000001000000000010000000000000000100100000000
000000000000001111000011110000001001000000000000000000
000000000110000000000000000111011100111110110000000001
000000101100000000000000000111011011110110110000000100
000000000000000001000000000000001100000100000100000000
000000000000000011000010100000000000000000000000000000
000001001010001101100000010000011000000100000100000000
000000000000001101000011000000000000000000000000000000
000000000000001111000000001011111111101011110010000000
000000000000001101100000000011011101111011110000000000
000000001000001000000000010011011100011110100000000100
000000000000000101000010100101011000111001010010000000

.logic_tile 9 28
000000000000000011000111100001101000111111100100000000
000000001000000000100000000000111111111111100000000000
111000000000000000000111001111111101000010000000000000
100000000000010111000000001011101111000000000000000010
000010100000001011000111101001001100010111100000000000
000001000000000111100110010001001110001011100001000000
000000000100001101000010000101111101000110100000000000
000010000001001011100000000111101010001111110000000000
000001000000001011100010001011001010101000010000000000
000010000001000001100010000111101011000000100000000000
000001000010000000000111000111101100101000010000000000
000010000000000101000000001111001010001000000000000000
000000000000001111000110011011001010000110100000000000
000000000000000011100011110101011010001111110000000000
110000001011000111000110100011001010100000010000000001
100000000100100000000010100101111101101000000000000000

.logic_tile 10 28
000000000000000001000000000011001111101001110000000100
000001000000000000100011010000111001101001110001000000
111000000000000000000010111101000000101001010010000000
100000000000000000000110011011001111011111100000000010
010000001110000111100111110000000000100000010100100000
110000000000000000000111011111001101010000100000000010
000000000000000111100110010011011011100001010000000000
000000100000000000100110001101001110010000000000000000
000000000000000000000110010001101111000010100000000000
000000000000000001000010001001101011000010000001000000
000000000000000000000111001101111101111000000000000000
000000100000001001000000000111001111010000000001000000
000000000000001000000111100001011010101000000100000100
000000000000000101000110010000010000101000000010100000
110010000000000111000110000111111110101000000100000000
100001000000010001000011000000010000101000000000100000

.logic_tile 11 28
000000000110000111100111000011101011101001000000000000
000000000000000000100100001111111111010000000000000000
111000000101011000000110001101111110000001010000000000
100000000001101011010011000011000000000000000010000000
010000000000000101100000010001111111001001100110000000
000000000000000000000011100101101001000110100000000000
000000000000000111000010000101100001001001000000000000
000000000000000000100010000000001100001001000001000000
000000000110001000000010011011001111000000100000000000
000000000000000101000110000001111011010000110000000000
000010100000000001000010001000001100101100010000000000
000001000000000000000000001101011000011100100000000010
000010101000000000000011100000000000000000000100000001
000000000000000000000011000011000000000010000001000000
110010100000001001000111000101011010000011100000000000
100001000000000001000000001001011111000010000000000000

.logic_tile 12 28
000000000001010000000010100111011100110100110000100100
000000000000100101000010100000111110110100110000000000
111000001000101001000111001011011001101000010000000000
100000001100011111100110010101011001000000010000000000
110000000001010101000010100101101101111001010100000100
010000000000001111100110111101101110111111110000000010
000000000100001101000011101001011101100011100000000000
000000000000000111000110110001101111111010000000000000
000000000000000111000110000101001101110110100110000000
000000000000000111100011100000101111110110100000100000
000001000000000101100110010001011010011111110000000000
000000000000000101000110101001001101111111110000000000
000000000000000001100000011011101011010110000000000000
000000000000000000000011000001001011011101000000000000
110000001000100111000111011101011100111001010100000000
000000000000010000000010001101011100111111110000100010

.logic_tile 13 28
000000000000001111000000001000011010100010110100000100
000000000000001111100000000011011000010001110001000000
111000000000000000000110001000000000101111010100000000
100000000001010000000011101111001010011111100000000000
110000000000001000000111100011001111100001010000000000
110000000110001001000000000011011111010000100000000000
000001000000100000000010010001101111000001000010100110
000010000001010000000011100000101001000001000001000000
000000000000000101100000001001000001100110010110000000
000000001100010001000000001101001100010110100000100000
000000000000000101100000000101011110000010000000000000
000000000000001111000000001111111100000010100000000000
000000000000000001100111010000000001000000100100000100
000000001010000000000110100000001011000000000000000000
000000000000100000000110111000000000000000000100000000
000100000000000000000010100011000000000010000000000000

.logic_tile 14 28
000000100000001000000010100000000001001111000100000100
000000000100001111000111100000001001001111000000100010
101000001100010001100011101111001100101000000000000000
101000000000000000100110111011100000111100000000000000
000000000000011000000111110000001100001100000000000000
000000000100000111000010110000001111001100000000000000
000000000000000111100000000000000000001111000100000100
000000000000000000100010100000001001001111000001000000
000010100000001101000000000011111010000010000000000000
000000001000000101000000000001011011000011000000000000
000001000000010101100111010000011100111111010000000000
000000100000000000000110101111011011111111100000000000
000000100000001011100110101001101110000110000000000000
000001000000000101100010001111001001001110000000000000
010000000000000000000110100000000001001001000000000000
110000000000000000000000000101001001000110000000000000

.logic_tile 15 28
000000000000001101000000010000000000010000100010000011
000000000000001001100011101101001100100000010000000000
000110000000000000000000001101101000100000110000000000
000101000000000000000000001011011010100000010000100000
000000100000001001100011100101001110000001010000000000
000000000000000001100000000000000000000001010000000000
000000000100001001100110000011001110010100000000000000
000000000001010111000100000000100000010100000000000000
000000000000000111100110110001000000001111000000000000
000000000010000001000011100101001000001001000000000000
000000000000001000000110010000001110010100000010000000
000000001000000101000010100011010000101000000000000100
000000100000000111000110010101101111000000000000000000
000001000000000001100010101001011011100001010000000000
000000000000000000000000000011111101000011010000000000
000010000000000000000010011011101111000011110000000000

.logic_tile 16 28
000000000000000001100110010000011000000000010000000001
000000000000001101000110011001011011000000100001000000
000011101010001001100110000011001100000010000000000000
000000000000001011100100000011101110000000000000000000
000000000000000000000110001001111010000011000000000000
000000000000000000000110100111111011000011100000000000
000000100000000000000010111001101110000000000000000000
000011000000010000000010010001001000010000000000000010
000000000000001001000000011000000001010000100000000000
000000000000001101000010110111001011100000010000000000
000000000010000000000000000001011111100001010000000000
000000001101010000000000001001101001000000000000000000
000010100000000101100110101001000001010110100000000000
000000000000000011000000000111001000100000010000000000
000000001100000101100000010001001111000000100001000000
000000000000000000000010011101011111000000000000000000

.logic_tile 17 28
000000000000000000000010110001011001100000000000000000
000000000001000000000011010000111010100000000001000000
000000000010000000000111010111011111111010100010000000
000000100000000000000010010111101111111001010001000000
000001000000000000000110000101100001010000100000000000
000000100000000101000110100000001001010000100000000000
000000000000000001100110000000001010001000000000000000
000000000000010111000110011101011111000100000000000100
000000000000000000000110100000001100010100000010000000
000000000000000000000011001001010000101000000010000000
000000000000000000000000001011011110101001010010000001
000000100000000000000000001101100000010101010011000101
000000000000001000000110001000001111001110000000000000
000000000000001101000110111101011001001101000000000000
000010000100100101100110110101111110010000000000000000
000010000000010000100010110000011010010000000001100000

.logic_tile 18 28
000000000000000111000010111101001111010110000000000000
000000000000000000000011001011111011101110000000000011
000000000010001101000010100001111111010111100010000000
000000000000000011000000000001001000000111010000000000
000000000000011101100111010111011110110000100000000000
000000000001100011000011011001001111010000100001000000
000000000000000101100111100111000000000000000010000000
000000001010000000000000001101000000101001010000000000
000000000000001000000110011000001110010000000000000000
000000000000001011000110010101001011100000000000000000
000000100000000001100000010011101100000110100000000000
000001000000000000100010010101101001001111110010000000
000000000000011001100110010011111000111100000010000000
000000000000001001100110010101010000010100000010100000
000000000000001101000000000000001100101000000010000000
000000000000000001100000001011010000010100000000000000

.ramt_tile 19 28
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000111101111111001011110100000000000
000000001110000000000100000101001100101110000000000000
000001000000000001000000000111111100101001010000000000
000000000000000000100010011011110000101000000000000000
000001000000001111100000001000000001001001000000000000
000000101100000001100000001111001001000110000000000000
000000000000001011100000000111000000000000000000000000
000000000001010111000011111111000000101001010000000000
000000000000000000000111000101100001010110100000000000
000000100000000000000000001111101111001001000000000000
000000000000001111000000010000000001001001000000000000
000000001000000111100011110101001010000110000000000000
000000000000000011100110001001000001010110100000000000
000000000000000000100011101111101100101111010000000000
000000000000001011100111100101011111100000110000000000
000000000000001011000100000000001100100000110000000000

.logic_tile 21 28
000000000000000101100110111011101110001001000000000000
000000000000000000000010101001101110101001000000000000
111001100000001101000110100000001000110000000000000000
100000000100100011000011110000011101110000000000000000
000010000000000011100111110111111001111111010111000011
000001000000000000000110001111001101111110100000000000
000000100000000011100000010001111100101001010000000000
000000000100000111100011100001011001000000010000000000
000001000000000000000011110001100001010000100000000000
000010000000000000000011100000101010010000100000000000
000001000000000000000111110101001000101000000000000000
000000001010000000000110000000110000101000000000000000
000000000000000001100110000101101010100011010000000000
000000000000001101000000000000011010100011010000000000
000000000000001000000000001011000001100000010000000000
000000000000000001000010001111101011110000110000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000011101001110011001100000000
000000000000000000000000000000001100001100110000010000
111000000000001000000000000111101000110011001100000000
100000000000000001000000000000001101001100110000000000
000000000000000000000000000111101000110011001100000000
000000000000100000000000000000001101001100110000000000
000000000000000001100000000111101000110011001100000000
000000000000000000000000000000001100001100110000000000
000000000000000101100110110011101001001100111100000000
000000000010000000000010100000001000110011000000000000
000000000000001111000000010101101001001100111100000000
000000000000000101000010000000001110110011000000000000
000000000000000000000000000111101001001100111100000000
000000001000000000000000000000001101110011000000000000
010000000000001111000110000111101001001100111100000000
100000000000001011000000000000101100110011000000000000

.logic_tile 2 29
000000000000001000000110100101001000100000000000000000
000001000000100101000010110101111000000000000000000000
111000000000000111000110110000000000001111000000000000
100000000001000000000010100000001001001111000000000000
000000000000001101100000010101000000010110100000000000
000000000000000101000010100000100000010110100000000000
000000000000001101100000000101000000010110100000000000
000000000000000101000000000000000000010110100000000000
000000000001000000000000000101000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000101000000000001101111001000010000000000000
000000000001010101000000000101011001000000000000000000
000000000000000000000000001000001000111101110100000000
000000000000000000000000000001011110111110110000100010

.logic_tile 3 29
000000000000000000000011000011101101001000000100000000
000001000000000000000010001101111010000000000000000000
111010000000000001100000000111100001100000010100100100
100001000000000000000000001111101100000000000001000000
010000000000000000000011001001111011000010000000000000
010000000000000000000000001011011100000000000000000000
000000000000000101100000010111011010100000000100000100
000000000000000000100010001011101001000000000000000000
000000000000000000000111011000000000100000010100000000
000000000000000000000010100111001101010000100000000000
000010100000001011100010000101101100100000000100000000
000001000000000001100010101001011101000000000000000000
000000000001000000000010001011100001100000010100000000
000001001000000000000010100111001111000000000000100100
110010000000000011100111100101101011100000000100000000
100001000000000000000100001011011101000000000000000000

.logic_tile 4 29
000000000001000011100111111101101001111100110100000000
000000001000001111100010010011111011111100010000000000
111000000000000000000000000000001010101000000100000000
100000000000001101000010110011000000010100000000100000
110000100000000111000110110000001010101000000000000001
110000001000001101100011101001010000010100000000000000
000000000000000001000111001011111011000000000100100100
000000000000000011000110010101101011000000010000000000
000000000000001001000111001000000001000110000010000010
000000001000000001000000000001001001001001000001100000
000010100000000000000000000000000000110110110010000000
000000000000001111000010000001001101111001110000100101
000000000000000101100010000001001010000010000000000000
000000000000100000000000001101101000000000000000000000
000000001000000000000000000111001100000010100010000011
000000000000000000000000000000000000000010100010100010

.logic_tile 5 29
000100000000001000000000000000011000000100000100000010
000100000000000001000000000000010000000000000000000000
111000000000000000000111100101100000000000000110000101
100000000001000000000000000000100000000001000000000000
000000000000000111100111100000000000000000000000000000
000000000000100111100000000000000000000000000000000000
000000000000011000000011111001001111001101000000000000
000000000000101101000111101101011110001000000000100100
000100100000000000000000000000011100000100000100000000
000100001000000000000000000000010000000000000000100000
000000000000001000000010001011101011010000000000000000
000000000000000101000000000111011011101001000000000010
000000000001000000000010100101000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000000000000000000000000001011000011000000000000
000000000000001001000000000000001010000011000000000000

.ramb_tile 6 29
000000000000000000000111100001101010000000
000000011000001111000000000000100000001000
111000000000001000000111010001111110000000
100000000000001111000111100000100000000100
110000101100001111000000000011001010000000
110000000000001001000011110000100000000000
000000001010000111100011101001111110000000
000000100000000000100000000011000000000000
000010001010000111000111001111101010000000
000001100000100000000100000101000000000000
000000000000000001000000000101111110000000
000000000000001001000000001101100000000100
000000000000000000000010000011001010000000
000001000000000000000100000001000000000000
110000000000000001000000000101011110000000
010000000000001001000000001001000000000000

.logic_tile 7 29
000011100000000011100110110011011100000001010000000001
000000001000100000100011110111111101000010010000000010
111001000000000011100110111011001010000001010000000000
100010000000000011000010100011011010000001100000000000
010000000000001000000111001001111100000001010010100000
010000000000001111000000001011111101000001100000000000
000010000001010111000111101011011110010000100000100001
000001001110100000100100001011101110101000000000000000
000000000001001001100110101001111110001000000000000000
000000000000001001000010001101001011001101000010000000
000000000001010101100010010000011000110100010110000010
000000100100100000000110100001001100111000100000100010
000010100000000101000000001001011100000001010000000010
000001000000101101100000000101111101000001100011000000
000001000110001101100000001011011001010100000000000000
000010000000000101000000001011111110100000010000100100

.logic_tile 8 29
000000000000100000000000000000001010000100000110000001
000000000001000000000000000000000000000000000000000000
111001001000000111100000000000011000000100000100000000
100010000000010111000010100000000000000000000000100000
000000000000000000000000010001101011001001000000100000
000000000000000101000011010111011111000101000001000000
000000001000000000000010100000000001000000100100100000
000010000000000000000000000000001111000000000000000000
000001000000100000000000000000000001000000100100000000
000010100001000000000000000000001001000000000000000000
000000000001000000000000000000000000000000100100000000
000000000000100000000000000000001111000000000000000000
000000000000000001100000000000000001000000100100000000
000000000000000000000011000000001110000000000000100000
000000001000000011000111000000011010000100000100000000
000000000001010000000110000000010000000000000001000010

.logic_tile 9 29
000000000000000000000010110001101000000001010000000010
000001000000000000000111100000010000000001010000000000
111000000000011101100111101101001110100010110000100000
100000001110100001100000001111111100101001110000000000
110000100001000000000111101011111110010110100000000000
010000000000000000000100000001000000000001010000000000
000000000000000111100000000000001000110100010100000100
000010000001010111100000001011011110111000100001000000
000000000000000111100111110101101111001000000000000000
000000000000000000100111110000011010001000000000000000
000001001010101011100000000011100001001001000000000000
000010000000010101000000000000001001001001000000000010
000000000001001000000010110000000000000000000000000000
000000000000000111000110100000000000000000000000000000
000000000000000000000000010000000000010110100001000000
000010000000001001000010101001000000101001010000000000

.logic_tile 10 29
000000000001000000000011110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111100000000001111000000001000000001010000100010000000
100110100001011101100000000111001000100000010000000000
110000000000000111000000010101001000101000000100100000
010000000000000000100010000000110000101000000000000010
000000000000100000000111010001101010111101010010000000
000000000000010000000010000111000000111111110000000000
000000100000000000000000011000001110101000000100000000
000000000000000000000011010011010000010100000000000000
000000000000001000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000101100000100000010100000000
000001001110000001000011110000101001100000010000000100
110000001010000000000000000101101001000000010000000000
100000000001011001000000000000111011000000010000000000

.logic_tile 11 29
000000100000000111010000001111011100101001010000000000
000000001000000111100000001101100000101000000000000000
111000000110000111100011101011111011101111010100100000
100000000001000000000100000011011101101111000001000000
010000000000000111000010000001001111111101110100000000
110000000000000001100100001111001101111100110000100100
000001000000000000000011101111111011111110110100100101
000010000000000000000100001011011100101001010000000000
000000000000000000000000000011111001111110100110000000
000000000000000000000000000001101011110110100000000100
000001001010000001000110110111101011101111000100000000
000010000000001001000010100000101110101111000000100100
000000000000001001000011110001111100100011110110100000
000000000000000001000011010001111110110011110000100000
110000001000101001000111001001011010110110110110000000
000000100000010101000100001011011010111001010000100000

.logic_tile 12 29
000000000000001000000000000101011101101000010000000000
000000000000000011000000000000001001101000010000000000
111000001000001111000111010001101010101000010000000000
100000000000001101100011010000001011101000010000000000
000000000000001111100000010111111000000010100000000000
000000000000000111100011110111100000101001010000000000
000001001000001101000000001101000000101001010000000000
000010000000000111000010110111001011010000100000000000
000000000000001000000111100000011110010110000000000000
000000000000000001000000000011011000101001000000000000
000000000000001001000000010000011100000100000110000001
000000000000000011000010000000000000000000000000100100
000000000000000101000000000011011010000001010000000101
000000000000000000000000000000110000000001010000000001
010000001000001000000000011011100001010110100000000000
110000100000001111000010101001101010000110000000000100

.logic_tile 13 29
000000000000001011100000001001011111000001010100100000
000000000000001001000000001011011011000010110001000000
111000000000101000000111011011101011001010000100000100
100000000000010111000011101101101111000110000001100100
110000000000001011100110001111111000111001110000000000
010000001100000111000111110101111110010001110000000000
000000000000100011100111110001001010101000000000000100
000010100000000000100011110000010000101000000000000100
000000000000000000000000010111101011000110000110000000
000000000000000000000010000101111101010100001000100011
000100000000000000000000001001101010000000000110000110
000100000000000000000011011111100000101000000001000001
000000000000000001000000001000011111000010000000000010
000001000000000000000000001111001000000001000000100000
110001000000001000000010001101000000000000000100000110
100010000000000101000010001111001010100000010000100010

.logic_tile 14 29
000000000000010111100010100011001010010000000010000000
000000001110100101100000000000001110010000000000000000
111000000110000111100000000011011011111001110100000000
100010100000000000000010111111011011111101110001000000
110000000000001111000010101111111101101001010111100101
010000000000001001100100001001101101111001010001000110
000001000010100000000110010001000000010000100011000000
000000000000000000000011100000001001010000100000000000
000000000000001101100000001111011100101001010110000100
000000000000000001000010011111001011111001010000000000
000001000000000101000110000101001011111001010100100010
000000000001010000000011110000011101111001010011000011
000000000000000011100000000001000000010110100000000000
000000000000000101100010100001100000000000000010000000
000000000000100111000011101111100000000000000000000000
000000100000010000000110000001001000100000010000000000

.logic_tile 15 29
000000000000100001100000010101011101001011100100000000
000000000001000101100011000001111000000110100001000000
111100000000000001100110000000001010000000110000000000
100100000000000101100000000000001000000000110000000000
010000000000000001000011110011000000010110100100000000
010000000000000001000011110011001110110110110001000000
000000001100000001000010001101101011111110110100000000
000010100000000000000000001001111000111100110001000000
000000000000000101100000000101011001101011010100000000
000000000000000001000000001101011010000011000000000010
000000000000000101100110101101001010101110000110000000
000000000000000000000000001001101111101001000000000000
000000000000000001100000000001011100001000000100100010
000000000000000000000010010101001100000000000001000000
000000000000100111000010110111111111000100000000000000
000000100001010000100010100000011111000100000000000000

.logic_tile 16 29
000000000000100011100111011000001110010000000000000000
000000000001010000000010011011001001100000000000000000
000000000000000101000111010001011010000111000000000000
000000000000010000000110010000101010000111000000000000
000000001100001101000111000001011100000000000000000000
000000000000000001000100000101010000000010100000000000
000000000110000001000011100011001111010111100010000000
000000000001000101000000001111001100000111010000000000
000000000000000011100000000101101110101000000000000000
000000000000000001000000000000000000101000000000000000
000000000010000001100010011101101010000001010000000000
000010000001010001100010101001110000000000000000000000
000000000000101001000000011001100001111001110000000000
000000000001011001000010011001001100101001010000000000
000000000000000000000000000001101000000111000000000000
000000000001010000000000000011111001101011010000000000

.logic_tile 17 29
000001000000000101000000001011101010111001110000000001
000010100000000111000010100011111001111000100000000000
111001000000000000000000011101000000001001000000000000
100000000000001101000010011011001011000000000000000000
110000000000000111100010010011101011000000010000000000
010000000000000001100010100000011001000000010001000000
000001000010000000000111111111011010000110000000000000
000000000000000101000010100101011010000001000010000000
000000000000100001100110001011001100101000000000000000
000000000001000000000111111111010000010110100000000000
000001100110000001000010000101001000101000000000000000
000010000000001101000000000000010000101000000010100000
000000000000000011100000000001000000101001010000000000
000000000000000000000000001101000000000000000000000000
000000000000001000000010101001011001010111110100000000
000000000000000001000100001101001110010111100010000000

.logic_tile 18 29
000000000000001000000000011101111001101000010000000000
000000000000001011000011000011111010110100010010000000
111000000001010000000111011111000001100110010000000000
100010100000000000000111001011101110101001010000000000
000000000000000011100000000101011111000000010000000000
000000000000000101100000000000001011000000010000000000
000000000111000111100010101000001000000011010010000000
000000000000101101100110100011011101000011100000000000
000000000000000000000010111011101100001111100000000000
000100000000000000000111110111011010101111110000000000
000000000010101001100110011001001100101011110000000000
000000000000010001100010000111010000000001010010000000
000000000000100001100111101111001010001110000000000000
000000000001010000000011111001101110001111000000000000
000000000000001001100000011001111101111100010110000100
000000100000000011000011111111111010111101010000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 20 29
000000000000000001100010111011001110101011110000000000
000000000000000000000011000011110000000001010010000000
111001001000001001100010100001011011001001010000000000
100000000000001001000000000011101110001001000000000000
000000000000000011100111010001101000010110000000000000
000000001100000000000010001011111010101001010000000000
000000000000100101000011100101000000101001010111000000
000000000000000101000111101101101110110110110001000010
000010000110001001000010010001111011011101000000000000
000001000000000001100011100111001011101101010000000000
000000000000000000000000000011111101000111010000000000
000000000010001001000010010000011111000111010000000000
000000000000000001000000011001011000101011110110100000
000000000000001111000010100001000000101001010010100100
000000100000001000000111110111101101011110100000000000
000000000000000001000110001001101011011101000000000000

.logic_tile 21 29
000000000000001001100011101000011000000011010000000000
000000000000000011000100001111001000000011100000000000
111000000000000111100010110001111010110110000000000000
100000000000000101000010000000111111110110000000000000
000001000001010101000000000000001110111100100101000000
000010000000100101000000001111001101111100010011100010
000000001001001000000010000011111101110000100000000000
000000000000000001000000000101011110010000100000000000
000000000000000111000110001011111101011111110000000000
000000000000001101000111100011011101010110100000000000
000000000000001001100110010111101100000000010000000000
000000000000000011000010011011001000000001010000000000
000000000000001001100110010011011011101110000100000000
000000001100000001000011010111001000101001000011100000
000000000001000011100110000111001011000011000000000000
000000000000001101100100001001001001001011000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000001000000000010111001000001100111100000000
000001000000000001000010000000001000110011000000010000
111000000000001000000000000111001000001100111100000000
100000000000000001000000000000001100110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000101110110011000000000000
000100000000000001100000000111001001001100111100000000
000100000000000000000000000000001000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000001110110011000000000000
000000000000001011100110000101101000001100111100000000
000000000000001011000000000000101110110011000000000000
010000000000000001100000000000001001001100110100000000
100000000000000000000000000111001101110011000000000000

.logic_tile 2 30
000000000000001000000110110000000000000000000000000000
000000001000000101000011010000000000000000000000000000
111000000000001101100000000000000000000000000000000000
100000000000000101000010100000000000000000000000000000
110000000000000101100000010111111011000000000100000000
010000000000000101000010101111001101010000000000100000
000000000000001000000110111001111011000010000000000000
000000000000000111000010101101011000000000000000000000
000000000000000000000110001011101101100000000000000000
000000000000100000000011100111111001000000000000000000
000000000000001000000010000001001010000010000000000000
000000000000000001000010001001001011000000000000000000
000000000000000000000010000101000001100000010000000000
000000000000000000000100001001001100000000000001000000
110000000000000001100000001111011101010000000100000010
100000000000001001000000000111111010000000000000100000

.logic_tile 3 30
000000000000000101000000001101001101000001000100000000
000000000000000000000000000011111001000000000000000000
111000000000000000000000010011000000100000010100000000
100000000000000000000011010000101011100000010000000000
110000000001001000000000010001001011000010000000100000
110000000000000001000010010111001010000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011111101000000010110100010000000
000000000000000000000010101111000000000000000000100010
000000000000000000000000001001111110010000000100000000
000000000000000111000000000111101011000000000000100000
000000000000000001100010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
110000000000000011100110100000000000000000000000000000
100000000000000111100000000000000000000000000000000000

.logic_tile 4 30
000000000000000111000000000001001111000000000100000000
000000000000100000100010101101001001100000000001000000
111000000000000111000000010011111111000010000000000000
100000000000000000100011111011011100000000000000100000
110000000000000000000011101111000000000110000000100000
110000000000100000000100001001001011000000000000000000
000000000000000000000000010011000000100000010100000000
000000000000000000000011110000101000100000010000000000
000000100000000000000110011001101110001000000100000000
000000000000000000000010001001001011000000000000000000
000000000000001001100000001000001100101000000100000000
000000000000000001000000000001010000010100000000000000
000000000000000000000011100101101110001000000100000000
000000001000001001000000001001101011000000000000000000
110000000000000000000110001001101010000000000100000000
100000000000000000000000000001111110000000100000000000

.logic_tile 5 30
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000001011100000000111011100000000
000000000000001111100000000000100000000000
111000001000001111100011100101001100000000
100000000000000111000100000000000000000000
010000000000001111100111000001011100000001
110000000000001011100100000000000000000000
000000000000000001000000001011101100000000
000000000000000000100000001001000000000000
000000000000000000000000001101011100000000
000000000000000001000000000111000000000001
000000000000000011100000000001001100000000
000000000000001111000010010111000000000001
000000000000000000000000001111111100000000
000000000000001001000010011011100000000001
010000000000000001000000011001101100000000
110000000000000000100011000001000000000001

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 8 30
000001000000000000000111100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
111000001010000111000000000111111100000011000000000000
100000000001000000000000001001001010010010000000000000
110000000000001000000110000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000010100000000000000101000001100000010100000100
000010100000010000000000000000101000100000010010000010
000000000000100000000000000000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001000000111000000000011111110001010000000000000
100000000000000000000000000101001001100101100000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000010000000000010100000000000000000000000000000
100000100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010100000000000000000000001000000100100000000
000010100000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000111011100001101000000000000
000000000000000000000000001111001100011100000001000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000001000000000011000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000011000000000000000000000000000000
000000100000001101000000000000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000001010000000000001011100000101001010000000000

.logic_tile 12 30
000000000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000001000000100010010000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101101010000000000010000000
000000000000000000000000000101110000000001010001100000
000000001000000000000000000000000000000000000001100010
000000000000000000000000000000000000000000000001000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000001000000000000001100000101001010000000000
100010000010001111000000000011001010100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000000000000110000101100000010110100000000000
000010000000000000000000000000100000010110100001000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000111100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000001110000011110100000000
000000000000000000000000000000000000000011110000000000

.logic_tile 14 30
000000000000000000000011100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
111000000000000011100111001001001110111001010110000000
100000000000000000100000000001001111101001010001000110
110000000000001000000110000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000000000000000000011000000001001001000000000000
000000000000000000000011001111001011000110000000000000
000000000000000000000000010001001010101000000110000010
000000000000000000000011001101100000000000000011000011
000000000010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000000101100010010000011000000001010000000000
000001001000000000000010101011010000000010100000000000
000000001000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 15 30
000000000000100001100010011111111110101000000000000000
000000000001000001000010000011010000000000000000000000
111000000000000001100011100001000000000000000000000000
100000000000000111000000001111000000010110100000000000
110000000000000000000010001001000000000110000000000000
110000000011010000000000000001101100000000000000000000
000001001010000000000000001000000001110110110000000000
000010000000000000000000001011001001111001110000000000
000000001100000000000000000001100000101001010110000101
000000000000000001000000001101001001110110110011000000
000000000000001000000111000111000000101001010000000000
000000000000000101000000000001000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000011000010000000000000000000000000000000

.logic_tile 16 30
000000000000001000000000010000000000000000000000000000
000000000110000011000011110000000000000000000000000000
111000000000000001100000010001001011111111110100000000
100000000001000101100011011011001100111101110011000100
010000000000000011100000010000000000000000000000000000
010000000000000000100010100000000000000000000000000000
000000000110000000000000010001111101000010000000000000
000000000000000000000010010000011111000010000000000000
000000000000000000000110000000011010000001010000000000
000001000000000000000000000111010000000010100000000000
000000000000000001100000000000001110100000000000000000
000000000000000000000010000111011011010000000000000000
000000000000001001100110100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000001000000000000000000010001111001000001000000000000
000010000000000000000010100000101000000001000000000000

.logic_tile 17 30
000000000000000000000011110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000001000000000000000000000000110000000000000
000000000000000101000010100011001001001001000001000000
000000000000000011100000000101101010011100000000000000
000000000000000000100000000000001010011100000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001000000110000011111010101001010000000000
000000000000001101000000001101111111001001010000000000
000000001010000000000000000000001000101000000010000000
000000000000000000000000000111010000010100000000000000

.logic_tile 18 30
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111000000000101000000010000100000000000
000000000000000000000010100011101111010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111110101000000000000000
000000000000000111000000001011100000000000000000000000
000000000000000000000111111101001100111110100000000000
000000000000000000000011001001000000101000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000001001100111000111111110000011100110000000
000000000000000011000100001111101000101011110010000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 20 30
000000000000000000000110000011101100000001110000000000
000000000000000000000000000000111011000001110000000000
111000000100000001100010100101000001000000000000000000
100000000000001001000000001001001010010000100000000000
000000000000000001000111100000000000000000000000000000
000000000000000000100110010000000000000000000000000000
000000000000001000000000011011011001011110100110100000
000000000000001111000010001101101000001101010000000000
000000000000000000000010001001111100101001010000000000
000000000000000000000011101111111011000001000000000000
000000000000000000000110000000001111000001110000000000
000000000000000000000000000111001111000010110000000000
000000000000000001100000000001001110111110100000000000
000000000000001001000000000101100000010100000000000000
000000000000000000000111000000000001100000010000000000
000000000000000111000010011101001110010000100000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000011000000100
000000001000000000
000000011000000000
000000001000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000001110000000000
000000001000000000
000000000000100010
000011110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000011000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000111110
000000000000111100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000001110000000001
000000011000000010
000011010000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000000000000000100
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000100000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010110
000000000000111000
001000000000000100
000001110000000000
000010000000000000
100111110000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk$SB_IO_IN_$glb_clk
.sym 5 UART_TX_SB_DFFESS_Q_E_$glb_sr
.sym 6 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 7 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 8 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 9 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 10 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 11 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12 clk$SB_IO_IN_$glb_clk
.sym 13 iomem_wdata[11]
.sym 14 iomem_wdata[7]
.sym 17 iomem_wdata[9]
.sym 18 iomem_wdata[14]
.sym 19 iomem_wdata[4]
.sym 20 iomem_wdata[8]
.sym 21 iomem_wdata[0]
.sym 22 iomem_wdata[7]
.sym 25 iomem_wdata[12]
.sym 26 iomem_wdata[0]
.sym 27 iomem_wdata[4]
.sym 29 iomem_wdata[3]
.sym 32 iomem_wdata[1]
.sym 33 iomem_wdata[15]
.sym 34 iomem_wdata[2]
.sym 35 iomem_wdata[6]
.sym 36 iomem_wdata[5]
.sym 37 iomem_wdata[10]
.sym 38 iomem_wdata[13]
.sym 39 iomem_wdata[3]
.sym 40 iomem_wdata[1]
.sym 42 iomem_wdata[2]
.sym 43 iomem_wdata[6]
.sym 44 iomem_wdata[5]
.sym 45 iomem_wdata[0]
.sym 46 iomem_wdata[8]
.sym 47 iomem_wdata[0]
.sym 48 iomem_wdata[1]
.sym 49 iomem_wdata[9]
.sym 50 iomem_wdata[1]
.sym 51 iomem_wdata[2]
.sym 52 iomem_wdata[10]
.sym 53 iomem_wdata[2]
.sym 54 iomem_wdata[3]
.sym 55 iomem_wdata[11]
.sym 56 iomem_wdata[3]
.sym 57 iomem_wdata[4]
.sym 58 iomem_wdata[12]
.sym 59 iomem_wdata[4]
.sym 60 iomem_wdata[5]
.sym 61 iomem_wdata[13]
.sym 62 iomem_wdata[5]
.sym 63 iomem_wdata[6]
.sym 64 iomem_wdata[14]
.sym 65 iomem_wdata[6]
.sym 66 iomem_wdata[7]
.sym 67 iomem_wdata[15]
.sym 68 iomem_wdata[7]
.sym 101 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 102 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 103 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 105 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 106 soc.memory.ram00_WREN
.sym 107 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 108 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 116 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 117 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 118 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 119 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 120 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 122 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 131 soc.memory.rdata_1[0]
.sym 132 soc.memory.rdata_1[1]
.sym 133 soc.memory.rdata_1[2]
.sym 134 soc.memory.rdata_1[3]
.sym 135 soc.memory.rdata_1[4]
.sym 136 soc.memory.rdata_1[5]
.sym 137 soc.memory.rdata_1[6]
.sym 138 soc.memory.rdata_1[7]
.sym 142 $PACKER_GND_NET
.sym 158 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 203 iomem_wdata[11]
.sym 204 soc.memory.rdata_1[10]
.sym 205 soc.memory.rdata_1[5]
.sym 206 soc.memory.wen[0]
.sym 209 soc.memory.rdata_1[7]
.sym 215 soc.memory.rdata_1[1]
.sym 226 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 229 soc.memory.rdata_1[0]
.sym 234 iomem_wdata[2]
.sym 236 iomem_wdata[5]
.sym 237 soc.memory.rdata_1[2]
.sym 238 iomem_wdata[3]
.sym 240 iomem_wdata[3]
.sym 246 iomem_wdata[14]
.sym 247 soc.memory.wen[0]
.sym 249 soc.memory.rdata_1[4]
.sym 250 iomem_wdata[7]
.sym 255 iomem_wdata[15]
.sym 256 soc.memory.rdata_1[6]
.sym 257 soc.memory.rdata_1[9]
.sym 259 iomem_wdata[10]
.sym 260 iomem_wdata[13]
.sym 266 soc.memory.rdata_1[13]
.sym 267 soc.memory.rdata_1[3]
.sym 268 soc.memory.rdata_1[14]
.sym 269 soc.memory.rdata_0[0]
.sym 271 soc.memory.rdata_0[1]
.sym 272 iomem_addr[5]
.sym 273 soc.memory.rdata_0[2]
.sym 276 iomem_wdata[8]
.sym 278 soc.memory.rdata_0[4]
.sym 279 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 280 iomem_addr[16]
.sym 281 soc.memory.rdata_0[8]
.sym 282 soc.memory.rdata_0[6]
.sym 283 soc.memory.rdata_0[9]
.sym 284 $PACKER_VCC_NET
.sym 287 soc.cpu.reg_sh[0]
.sym 288 soc.memory.ram00_WREN
.sym 291 iomem_addr[7]
.sym 292 soc.memory.rdata_0[13]
.sym 293 soc.memory.rdata_0[3]
.sym 303 iomem_wdata[9]
.sym 304 iomem_wdata[0]
.sym 305 iomem_wdata[4]
.sym 307 iomem_wdata[0]
.sym 312 iomem_wdata[12]
.sym 318 iomem_addr[8]
.sym 327 soc.cpu.resetn_SB_LUT4_I3_O
.sym 328 iomem_addr[13]
.sym 329 $PACKER_VCC_NET
.sym 331 iomem_wdata[6]
.sym 334 iomem_addr[10]
.sym 335 soc.memory.rdata_0[10]
.sym 336 iomem_addr[7]
.sym 337 iomem_wdata[1]
.sym 338 iomem_addr[13]
.sym 339 iomem_addr[12]
.sym 340 iomem_addr[10]
.sym 347 soc.memory.rdata_1[10]
.sym 350 iomem_addr[15]
.sym 357 soc.memory.wen[0]
.sym 359 clk$SB_IO_IN_$glb_clk
.sym 369 iomem_addr[6]
.sym 371 iomem_addr[8]
.sym 372 iomem_addr[15]
.sym 373 iomem_wdata[15]
.sym 374 iomem_wdata[12]
.sym 375 iomem_addr[12]
.sym 377 iomem_addr[9]
.sym 378 iomem_addr[13]
.sym 379 iomem_wdata[11]
.sym 380 iomem_addr[7]
.sym 381 iomem_addr[11]
.sym 382 iomem_addr[14]
.sym 384 iomem_addr[2]
.sym 385 iomem_wdata[10]
.sym 386 iomem_wdata[13]
.sym 387 iomem_addr[3]
.sym 388 iomem_wdata[14]
.sym 389 iomem_addr[5]
.sym 390 iomem_wdata[8]
.sym 391 iomem_addr[10]
.sym 392 iomem_addr[2]
.sym 393 iomem_wdata[9]
.sym 394 iomem_addr[4]
.sym 395 iomem_addr[3]
.sym 396 iomem_addr[10]
.sym 397 iomem_addr[2]
.sym 398 iomem_wdata[8]
.sym 399 iomem_addr[11]
.sym 400 iomem_addr[3]
.sym 401 iomem_wdata[9]
.sym 402 iomem_addr[12]
.sym 403 iomem_addr[4]
.sym 404 iomem_wdata[10]
.sym 405 iomem_addr[13]
.sym 406 iomem_addr[5]
.sym 407 iomem_wdata[11]
.sym 408 iomem_addr[14]
.sym 409 iomem_addr[6]
.sym 410 iomem_wdata[12]
.sym 411 iomem_addr[15]
.sym 412 iomem_addr[7]
.sym 413 iomem_wdata[13]
.sym 414 iomem_addr[2]
.sym 415 iomem_addr[8]
.sym 416 iomem_wdata[14]
.sym 417 iomem_addr[3]
.sym 418 iomem_addr[9]
.sym 419 iomem_wdata[15]
.sym 456 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 457 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 458 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 466 soc.memory.rdata_1[8]
.sym 467 soc.memory.rdata_1[9]
.sym 468 soc.memory.rdata_1[10]
.sym 469 soc.memory.rdata_1[11]
.sym 470 soc.memory.rdata_1[12]
.sym 471 soc.memory.rdata_1[13]
.sym 472 soc.memory.rdata_1[14]
.sym 473 soc.memory.rdata_1[15]
.sym 476 iomem_addr[15]
.sym 488 iomem_wdata[12]
.sym 514 iomem_wdata[0]
.sym 515 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 516 iomem_wdata[4]
.sym 520 soc.memory.rdata_1[15]
.sym 522 soc.memory.rdata_1[8]
.sym 523 iomem_wdata[15]
.sym 528 iomem_addr[6]
.sym 531 soc.memory.rdata_1[12]
.sym 536 iomem_wdata[9]
.sym 537 iomem_addr[12]
.sym 538 iomem_wdata[13]
.sym 542 iomem_addr[14]
.sym 544 iomem_addr[2]
.sym 545 iomem_wdata[10]
.sym 546 iomem_addr[4]
.sym 548 iomem_wdata[12]
.sym 549 iomem_wdata[14]
.sym 550 iomem_addr[11]
.sym 556 iomem_addr[3]
.sym 557 iomem_addr[9]
.sym 558 soc.memory.rdata_1[11]
.sym 559 iomem_wdata[11]
.sym 560 iomem_wdata[9]
.sym 563 soc.memory.rdata_0[14]
.sym 564 soc.memory.rdata_0[5]
.sym 565 soc.memory.rdata_0[15]
.sym 567 $PACKER_GND_NET
.sym 568 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 569 iomem_addr[6]
.sym 572 $PACKER_GND_NET
.sym 573 soc.memory.rdata_0[11]
.sym 582 iomem_addr[14]
.sym 592 iomem_addr[16]
.sym 593 iomem_addr[7]
.sym 594 soc.memory.wen[1]
.sym 595 iomem_addr[13]
.sym 596 iomem_addr[12]
.sym 599 iomem_addr[10]
.sym 601 iomem_addr[8]
.sym 602 soc.memory.wen[1]
.sym 605 iomem_addr[6]
.sym 607 soc.memory.ram00_WREN
.sym 609 iomem_addr[15]
.sym 610 soc.memory.wen[0]
.sym 611 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 616 iomem_addr[11]
.sym 617 soc.memory.ram00_WREN
.sym 618 soc.memory.wen[0]
.sym 619 iomem_addr[14]
.sym 620 iomem_addr[5]
.sym 621 iomem_addr[4]
.sym 622 iomem_addr[9]
.sym 623 soc.memory.wen[0]
.sym 624 iomem_addr[12]
.sym 625 iomem_addr[4]
.sym 626 soc.memory.wen[0]
.sym 627 iomem_addr[13]
.sym 628 iomem_addr[5]
.sym 629 soc.memory.wen[1]
.sym 630 iomem_addr[14]
.sym 631 iomem_addr[6]
.sym 632 soc.memory.wen[1]
.sym 633 iomem_addr[15]
.sym 634 iomem_addr[7]
.sym 635 soc.memory.wen[0]
.sym 636 soc.memory.ram00_WREN
.sym 637 iomem_addr[8]
.sym 638 soc.memory.wen[0]
.sym 639 soc.memory.ram00_WREN
.sym 640 iomem_addr[9]
.sym 641 soc.memory.wen[1]
.sym 642 iomem_addr[16]
.sym 643 iomem_addr[10]
.sym 644 soc.memory.wen[1]
.sym 645 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 646 iomem_addr[11]
.sym 681 soc.cpu.reg_sh[1]
.sym 684 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 693 soc.memory.rdata_0[0]
.sym 694 soc.memory.rdata_0[1]
.sym 695 soc.memory.rdata_0[2]
.sym 696 soc.memory.rdata_0[3]
.sym 697 soc.memory.rdata_0[4]
.sym 698 soc.memory.rdata_0[5]
.sym 699 soc.memory.rdata_0[6]
.sym 700 soc.memory.rdata_0[7]
.sym 704 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 742 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 747 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 750 iomem_addr[16]
.sym 752 soc.memory.wen[1]
.sym 753 iomem_addr[8]
.sym 762 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 765 soc.memory.rdata_0[7]
.sym 767 soc.memory.ram00_WREN
.sym 768 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 781 iomem_addr[5]
.sym 787 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 794 iomem_addr[11]
.sym 796 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 797 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 799 iomem_addr[4]
.sym 800 iomem_addr[9]
.sym 807 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 812 soc.cpu.resetn_SB_LUT4_I3_O
.sym 834 $PACKER_VCC_NET
.sym 842 $PACKER_VCC_NET
.sym 843 $PACKER_GND_NET
.sym 848 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 906 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 909 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 910 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 911 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 912 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 920 soc.memory.rdata_0[8]
.sym 921 soc.memory.rdata_0[9]
.sym 922 soc.memory.rdata_0[10]
.sym 923 soc.memory.rdata_0[11]
.sym 924 soc.memory.rdata_0[12]
.sym 925 soc.memory.rdata_0[13]
.sym 926 soc.memory.rdata_0[14]
.sym 927 soc.memory.rdata_0[15]
.sym 969 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 970 iomem_wdata[6]
.sym 971 iomem_addr[10]
.sym 973 soc.cpu.irq_mask[0]
.sym 980 iomem_addr[7]
.sym 983 soc.cpu.irq_pending[0]
.sym 985 soc.memory.rdata_0[12]
.sym 991 iomem_addr[12]
.sym 995 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 1002 iomem_addr[13]
.sym 1003 $PACKER_VCC_NET
.sym 1011 iomem_addr[10]
.sym 1013 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 1016 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 1017 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 1020 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 1023 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 1024 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 1025 iomem_addr[5]
.sym 1028 $PACKER_VCC_NET
.sym 1031 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 1034 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 1130 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 1131 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 1132 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 1133 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[1]
.sym 1134 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 1135 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 1136 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[1]
.sym 1137 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 1146 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 1183 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 1187 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 1201 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 1204 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 1205 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 1223 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 1225 iomem_addr[15]
.sym 1229 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 1230 soc.cpu.cpu_state[2]
.sym 1231 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[1]
.sym 1233 soc.cpu.cpu_state[4]
.sym 1234 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 1235 soc.cpu.reg_sh[0]
.sym 1237 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 1336 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 1337 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 1338 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 1339 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 1340 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 1341 soc.cpu.alu_out_q[12]
.sym 1342 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 1343 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 1349 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 1386 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 1387 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[1]
.sym 1388 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 1389 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 1393 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[1]
.sym 1398 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 1400 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 1402 UART_RX_SB_LUT4_I1_I0[3]
.sym 1407 soc.cpu.pcpi_rs2[10]
.sym 1418 iomem_addr[14]
.sym 1431 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 1432 soc.cpu.instr_sub
.sym 1433 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 1435 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 1436 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 1437 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 1438 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 1440 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 1441 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 1442 $PACKER_GND_NET
.sym 1443 iomem_addr[6]
.sym 1544 soc.cpu.alu_out_SB_LUT4_O_31_I3[2]
.sym 1545 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 1546 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 1547 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[3]
.sym 1548 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 1549 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 1550 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[2]
.sym 1551 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 1562 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 1573 soc.cpu.reg_pc[5]
.sym 1592 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 1596 soc.cpu.pcpi_rs2[17]
.sym 1598 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 1601 soc.cpu.pcpi_rs2[22]
.sym 1603 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 1638 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 1639 soc.cpu.reg_pc[5]
.sym 1640 soc.cpu.pcpi_rs2[15]
.sym 1642 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 1643 iomem_addr[9]
.sym 1644 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 1645 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 1646 soc.cpu.alu_out_q[12]
.sym 1647 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 1648 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 1649 iomem_addr[11]
.sym 1651 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 1658 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 1663 soc.cpu.resetn_SB_LUT4_I3_O
.sym 1753 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 1754 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 1755 soc.cpu.alu_out_SB_LUT4_O_23_I2[3]
.sym 1756 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 1757 soc.cpu.alu_out_q[8]
.sym 1758 soc.cpu.alu_out_q[2]
.sym 1759 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 1760 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 1783 soc.cpu.pcpi_rs2[25]
.sym 1804 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 1812 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 1818 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 1819 soc.cpu.mem_la_wdata[2]
.sym 1835 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 1844 soc.cpu.cpu_state[4]
.sym 1845 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 1846 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 1847 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 1849 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 1850 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 1852 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 1853 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 1856 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 1858 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 1859 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 1860 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 1861 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 1863 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 1864 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 1865 soc.cpu.cpu_state[4]
.sym 1866 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 1868 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 1871 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 1872 $PACKER_VCC_NET
.sym 1965 soc.cpu.alu_out_q[15]
.sym 1966 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 1967 soc.cpu.alu_out_SB_LUT4_O_23_I2[2]
.sym 1968 soc.cpu.alu_out_SB_LUT4_O_16_I2[3]
.sym 1969 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 1970 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 1971 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 1972 soc.cpu.alu_out_SB_LUT4_O_16_I2[2]
.sym 1992 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 1998 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 2029 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 2030 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 2031 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 2040 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 2053 soc.cpu.alu_out_q[2]
.sym 2071 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 2072 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 2073 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 2074 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 2076 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 2077 soc.cpu.reg_sh[0]
.sym 2078 soc.cpu.cpu_state[4]
.sym 2079 soc.cpu.cpu_state[2]
.sym 2080 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 2081 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 2083 soc.cpu.mem_la_wdata[4]
.sym 2084 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 2085 soc.cpu.alu_out_q[15]
.sym 2086 soc.cpu.irq_mask[2]
.sym 2087 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 2190 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 2191 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 2192 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 2193 soc.cpu.alu_out_q[1]
.sym 2194 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 2195 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 2196 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 2197 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 2238 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 2248 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 2251 soc.cpu.mem_la_wdata[5]
.sym 2260 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 2263 soc.cpu.pcpi_rs2[15]
.sym 2272 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 2282 soc.cpu.mem_la_wdata[3]
.sym 2286 soc.cpu.instr_sub
.sym 2287 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 2288 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 2289 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 2290 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 2291 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 2292 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 2293 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 2294 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 2295 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 2296 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 2297 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 2397 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 2398 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 2399 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 2400 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 2401 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 2402 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 2403 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 2445 soc.cpu.timer[10]
.sym 2451 soc.cpu.cpuregs_rs1[11]
.sym 2489 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 2492 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 2493 soc.cpu.mem_la_wdata[7]
.sym 2494 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 2495 soc.cpu.pcpi_rs2[10]
.sym 2496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 2497 soc.cpu.cpu_state[3]
.sym 2498 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 2499 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 2501 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 2503 soc.cpu.pcpi_rs2[15]
.sym 2507 soc.cpu.resetn_SB_LUT4_I3_O
.sym 2604 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 2605 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 2606 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 2607 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 2608 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 2609 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 2610 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 2611 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 2614 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 2624 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 2658 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 2669 soc.cpu.mem_la_wdata[2]
.sym 2675 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 2700 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 2701 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 2703 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 2704 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 2705 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 2706 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 2707 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 2708 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 2709 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 2710 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 2711 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 2712 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 2714 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 2716 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 2718 $PACKER_VCC_NET
.sym 2719 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 2720 soc.cpu.cpu_state[4]
.sym 2721 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 2813 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 2814 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 2815 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 2816 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 2817 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 2818 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 2819 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 2820 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 2826 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 2846 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 2862 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 2864 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 2869 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 2884 soc.cpu.alu_out_q[11]
.sym 2886 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 2904 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 2905 soc.cpu.cpuregs_rs1[9]
.sym 2908 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 2909 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 2910 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 2911 soc.cpu.cpu_state[4]
.sym 2912 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 2913 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 2914 soc.cpu.reg_sh[0]
.sym 2915 soc.cpu.irq_mask[2]
.sym 2916 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 2917 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 2918 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 2919 soc.cpu.cpu_state[2]
.sym 2920 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 2929 soc.cpu.alu_out_q[11]
.sym 3025 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 3026 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 3027 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 3028 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 3029 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 3030 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 3031 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 3032 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 3062 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 3088 soc.cpu.pcpi_rs2[21]
.sym 3089 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 3102 soc.cpu.pcpi_rs2[22]
.sym 3103 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 3106 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 3110 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 3126 soc.cpu.mem_la_wdata[7]
.sym 3136 soc.cpu.instr_sub
.sym 3137 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 3138 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 3139 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 3140 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 3141 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 3142 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3143 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 3144 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 3145 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 3146 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 3147 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 3250 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 3251 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 3252 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 3253 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 3254 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 3255 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 3256 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 3257 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 3299 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 3315 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 3321 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 3327 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 3346 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 3348 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 3350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 3351 soc.cpu.cpu_state[3]
.sym 3352 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 3355 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 3356 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 3365 soc.cpu.resetn_SB_LUT4_I3_O
.sym 3456 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 3457 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 3458 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 3459 soc.cpu.alu_out_SB_LUT4_O_14_I1[0]
.sym 3460 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 3461 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 3462 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 3463 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 3484 $PACKER_VCC_NET
.sym 3511 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 3527 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 3549 $PACKER_VCC_NET
.sym 3550 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 3552 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 3553 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 3554 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 3555 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 3557 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 3558 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 3559 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 3560 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 3561 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 3563 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 3566 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 3568 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 3572 soc.cpu.cpu_state[4]
.sym 3575 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 3664 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 3665 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 3666 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 3667 soc.cpu.alu_out_q[23]
.sym 3668 soc.cpu.alu_out_q[17]
.sym 3669 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 3670 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 3671 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 3674 soc.cpu.cpuregs_raddr2[1]
.sym 3684 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 3691 soc.cpu.mem_la_wdata[2]
.sym 3693 soc.cpu.alu_out_q[21]
.sym 3694 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 3716 soc.cpu.instr_sub
.sym 3717 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 3720 soc.cpu.pcpi_rs2[17]
.sym 3721 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 3722 soc.cpu.instr_sub
.sym 3723 soc.cpu.pcpi_rs2[18]
.sym 3724 $PACKER_VCC_NET
.sym 3735 soc.cpu.alu_out_q[11]
.sym 3740 soc.cpu.irq_pending[1]
.sym 3755 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 3760 $PACKER_VCC_NET
.sym 3761 soc.cpu.cpu_state[4]
.sym 3762 soc.cpu.irq_mask[2]
.sym 3763 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 3765 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3766 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 3767 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 3768 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3769 soc.cpu.reg_sh[0]
.sym 3770 soc.cpu.cpu_state[2]
.sym 3771 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 3874 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 3875 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 3877 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 3879 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3880 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 3883 soc.cpu.decoded_imm[14]
.sym 3886 soc.cpu.cpuregs_rs1[17]
.sym 3895 soc.cpu.alu_out_q[25]
.sym 3901 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 3922 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 3924 soc.cpu.alu_out_q[23]
.sym 3925 soc.cpu.pcpi_rs2[27]
.sym 3929 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 3936 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 3944 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 3969 soc.cpu.instr_sub
.sym 3971 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 3974 soc.cpu.pcpi_rs2[17]
.sym 3975 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 3976 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 3977 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 3978 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 3979 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 3980 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 4086 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 4089 soc.cpu.reg_sh[0]
.sym 4090 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 4091 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 4092 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 4122 soc.cpu.decoded_imm[7]
.sym 4133 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 4149 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 4159 soc.cpu.cpu_state[4]
.sym 4160 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 4164 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 4173 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 4176 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 4177 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 4193 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 4194 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 4196 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 4197 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 4200 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 4201 soc.cpu.cpu_state[3]
.sym 4202 soc.cpu.cpu_state[1]
.sym 4204 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 4205 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 4206 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 4215 soc.cpu.resetn_SB_LUT4_I3_O
.sym 4312 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 4313 soc.cpu.cpu_state[1]
.sym 4314 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 4315 soc.cpu.irq_active_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 4316 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 4317 soc.cpu.alu_out_q[28]
.sym 4318 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 4319 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 4338 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[3]
.sym 4349 soc.cpu.decoded_imm[24]
.sym 4356 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 4375 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 4377 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 4378 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 4379 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 4380 soc.cpu.reg_sh[0]
.sym 4391 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 4418 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 4423 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 4424 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 4425 display.second_timer_state_SB_LUT4_O_4_I3
.sym 4427 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 4429 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I1[3]
.sym 4430 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 4431 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 4432 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 4434 soc.cpu.cpu_state[1]
.sym 4443 soc.cpu.cpu_state[4]
.sym 4446 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 4539 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 4540 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I1[3]
.sym 4541 soc.cpu.irq_delay
.sym 4545 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 4565 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 4581 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[3]
.sym 4606 soc.cpu.cpu_state[4]
.sym 4612 soc.cpu.cpu_state[2]
.sym 4613 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 4621 soc.cpu.alu_out_q[23]
.sym 4647 soc.cpu.cpu_state[1]
.sym 4650 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 4651 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 4652 soc.cpu.cpu_state[2]
.sym 4655 soc.cpu.cpu_state[4]
.sym 4657 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 4658 $PACKER_VCC_NET
.sym 4659 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 4661 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 4766 display.second_timer_state[1]
.sym 4767 display.second_timer_state[3]
.sym 4768 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 4769 display.second_timer_state[2]
.sym 4771 display.second_timer_state[16]
.sym 4772 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 4773 display.second_timer_state[0]
.sym 4829 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 4833 soc.cpu.cpu_state[3]
.sym 4834 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 4836 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 4839 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 4842 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 4856 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 4877 soc.cpu.instr_sub
.sym 4879 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 4880 display.second_timer_state_SB_LUT4_O_14_I3
.sym 4881 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 4882 display.second_timer_state_SB_LUT4_O_13_I3
.sym 4884 display.second_timer_state_SB_LUT4_O_12_I3
.sym 4885 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 4886 soc.cpu.pcpi_rs2[17]
.sym 4887 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 4888 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 4991 display.second_timer_state[4]
.sym 4992 display.second_timer_state[12]
.sym 4993 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 4994 display.second_timer_state[9]
.sym 4995 display.second_timer_state[5]
.sym 4996 display.second_timer_state[6]
.sym 4997 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 4998 display.second_timer_state[7]
.sym 5001 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 5002 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 5020 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 5040 soc.cpu.resetn_SB_LUT4_I3_O
.sym 5042 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 5044 soc.cpu.instr_lh
.sym 5048 soc.cpu.cpu_state[3]
.sym 5088 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 5089 display.second_timer_state[2]
.sym 5090 display.second_timer_state_SB_LUT4_O_7_I3
.sym 5092 soc.cpu.cpu_state[3]
.sym 5094 display.second_timer_state_SB_LUT4_O_6_I3
.sym 5096 display.second_timer_state_SB_LUT4_O_5_I3
.sym 5097 display.second_timer_state[0]
.sym 5098 display.second_timer_state[12]
.sym 5198 display.second_timer_state_SB_LUT4_O_14_I3
.sym 5199 display.second_timer_state_SB_LUT4_O_13_I3
.sym 5200 display.second_timer_state_SB_LUT4_O_12_I3
.sym 5201 display.second_timer_state_SB_LUT4_O_11_I3
.sym 5202 display.second_timer_state_SB_LUT4_O_10_I3
.sym 5203 display.second_timer_state_SB_LUT4_O_9_I3
.sym 5204 display.second_timer_state_SB_LUT4_O_8_I3
.sym 5226 soc.cpu.cpu_state[2]
.sym 5247 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 5249 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 5254 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 5256 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 5286 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 5290 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 5292 soc.cpu.cpu_state[4]
.sym 5294 display.second_timer_state_SB_LUT4_O_4_I3
.sym 5295 display.second_timer_state[9]
.sym 5296 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 5297 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 5298 display.second_timer_state[16]
.sym 5405 display.second_timer_state[8]
.sym 5406 display.second_timer_state_SB_LUT4_O_7_I3
.sym 5407 display.second_timer_state[10]
.sym 5408 display.second_timer_state_SB_LUT4_O_6_I3
.sym 5409 display.second_timer_state_SB_LUT4_O_5_I3
.sym 5410 display.second_timer_state[13]
.sym 5411 display.second_timer_state[14]
.sym 5412 display.second_timer_state[15]
.sym 5415 UART_RX_SB_LUT4_I1_I0[3]
.sym 5416 $PACKER_GND_NET
.sym 5479 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 5487 UART_RX_SB_LUT4_I1_I0[3]
.sym 5502 $PACKER_VCC_NET
.sym 5505 $PACKER_VCC_NET
.sym 5506 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 5509 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 5512 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 5614 display.second_timer_state_SB_LUT4_O_4_I3
.sym 5615 display.second_timer_state_SB_LUT4_O_3_I3
.sym 5616 display.second_timer_state_SB_LUT4_O_2_I3
.sym 5617 display.second_timer_state[19]
.sym 5618 display.second_timer_state_SB_LUT4_O_1_I3
.sym 5619 display.second_timer_state_SB_LUT4_O_I3
.sym 5620 display.second_timer_state[22]
.sym 5621 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 5632 $PACKER_VCC_NET
.sym 5662 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 5696 soc.cpu.cpu_state[2]
.sym 5714 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 5716 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 5721 soc.cpu.instr_sub
.sym 5827 display.refresh_timer_state[1]
.sym 5828 display.refresh_timer_state[2]
.sym 5829 display.refresh_timer_state[3]
.sym 5830 display.refresh_timer_state[4]
.sym 5831 display.refresh_timer_state[5]
.sym 5832 display.refresh_timer_state[6]
.sym 5833 display.refresh_timer_state[7]
.sym 5935 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 5938 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 6053 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 6054 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 6055 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 6056 display.refresh_timer_state_SB_LUT4_O_I3
.sym 6057 display.refresh_timer_state[12]
.sym 6058 display.refresh_timer_state[13]
.sym 6059 display.refresh_timer_state[14]
.sym 6060 display.refresh_timer_state[15]
.sym 6126 display.refresh_timer_state[0]
.sym 6280 display.refresh_timer_state[16]
.sym 6281 display.refresh_timer_state[17]
.sym 6282 display.refresh_timer_state[18]
.sym 6283 display.refresh_timer_state[19]
.sym 6284 display.refresh_timer_state[20]
.sym 6285 display.refresh_timer_state[21]
.sym 6286 display.refresh_timer_state[22]
.sym 6287 display.refresh_timer_state[23]
.sym 6323 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 6345 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 6362 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 6391 $PACKER_VCC_NET
.sym 6400 $PACKER_VCC_NET
.sym 6583 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 6675 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 6676 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6677 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 6678 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 6679 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 6680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 6689 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 6696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6697 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 6716 soc.memory.rdata_1[2]
.sym 6720 soc.memory.rdata_0[14]
.sym 6721 soc.memory.rdata_1[13]
.sym 6722 flash_clk_SB_LUT4_I1_I2[3]
.sym 6724 soc.memory.wen[1]
.sym 6726 soc.memory.wen[0]
.sym 6728 soc.memory.rdata_1[4]
.sym 6729 soc.memory.rdata_1[9]
.sym 6730 soc.memory.rdata_1[1]
.sym 6731 soc.memory.rdata_1[14]
.sym 6732 soc.memory.rdata_0[4]
.sym 6734 soc.memory.rdata_0[1]
.sym 6736 soc.memory.rdata_1[0]
.sym 6737 soc.memory.rdata_0[9]
.sym 6740 soc.memory.rdata_0[0]
.sym 6742 iomem_addr[16]
.sym 6744 soc.memory.rdata_0[2]
.sym 6745 soc.memory.rdata_0[13]
.sym 6748 soc.memory.rdata_1[1]
.sym 6749 flash_clk_SB_LUT4_I1_I2[3]
.sym 6750 iomem_addr[16]
.sym 6751 soc.memory.rdata_0[1]
.sym 6754 flash_clk_SB_LUT4_I1_I2[3]
.sym 6755 soc.memory.rdata_0[2]
.sym 6756 soc.memory.rdata_1[2]
.sym 6757 iomem_addr[16]
.sym 6760 iomem_addr[16]
.sym 6761 soc.memory.rdata_0[4]
.sym 6762 soc.memory.rdata_1[4]
.sym 6763 flash_clk_SB_LUT4_I1_I2[3]
.sym 6766 soc.memory.rdata_0[13]
.sym 6767 soc.memory.rdata_1[13]
.sym 6768 flash_clk_SB_LUT4_I1_I2[3]
.sym 6769 iomem_addr[16]
.sym 6772 soc.memory.rdata_1[14]
.sym 6773 soc.memory.rdata_0[14]
.sym 6774 iomem_addr[16]
.sym 6775 flash_clk_SB_LUT4_I1_I2[3]
.sym 6779 soc.memory.wen[0]
.sym 6781 soc.memory.wen[1]
.sym 6784 iomem_addr[16]
.sym 6785 flash_clk_SB_LUT4_I1_I2[3]
.sym 6786 soc.memory.rdata_0[0]
.sym 6787 soc.memory.rdata_1[0]
.sym 6790 soc.memory.rdata_1[9]
.sym 6791 iomem_addr[16]
.sym 6792 flash_clk_SB_LUT4_I1_I2[3]
.sym 6793 soc.memory.rdata_0[9]
.sym 6825 soc.cpu.reg_sh[2]
.sym 6826 soc.cpu.reg_sh[3]
.sym 6827 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 6828 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 6829 soc.cpu.reg_sh[4]
.sym 6831 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 6832 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 6833 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6835 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 6837 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 6838 soc.memory.wen[1]
.sym 6840 iomem_wdata[3]
.sym 6841 iomem_wdata[3]
.sym 6842 soc.memory.rdata_0[5]
.sym 6843 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 6844 soc.memory.rdata_0[14]
.sym 6845 iomem_wdata[5]
.sym 6846 flash_clk_SB_LUT4_I1_I2[3]
.sym 6848 iomem_wdata[2]
.sym 6854 soc.memory.rdata_1[12]
.sym 6860 iomem_wdata[1]
.sym 6865 iomem_addr[14]
.sym 6866 soc.memory.rdata_0[7]
.sym 6869 soc.memory.ram00_WREN
.sym 6870 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 6871 soc.cpu.reg_sh[2]
.sym 6879 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 6880 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 6881 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 6885 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 6886 soc.cpu.reg_sh[1]
.sym 6887 soc.memory.rdata_0[12]
.sym 6888 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 6891 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 6894 soc.memory.rdata_0[10]
.sym 6904 soc.memory.rdata_1[3]
.sym 6905 flash_clk_SB_LUT4_I1_I2[3]
.sym 6908 iomem_addr[16]
.sym 6910 soc.memory.rdata_1[6]
.sym 6913 soc.memory.rdata_1[11]
.sym 6916 iomem_addr[16]
.sym 6918 soc.memory.rdata_0[6]
.sym 6920 soc.memory.rdata_0[3]
.sym 6922 soc.cpu.reg_sh[0]
.sym 6925 soc.memory.rdata_0[15]
.sym 6926 soc.cpu.reg_sh[2]
.sym 6927 soc.memory.rdata_0[8]
.sym 6929 soc.memory.rdata_1[15]
.sym 6931 soc.memory.rdata_1[8]
.sym 6933 soc.memory.rdata_0[11]
.sym 6935 soc.memory.rdata_0[3]
.sym 6936 flash_clk_SB_LUT4_I1_I2[3]
.sym 6937 soc.memory.rdata_1[3]
.sym 6938 iomem_addr[16]
.sym 6941 soc.memory.rdata_1[6]
.sym 6942 soc.memory.rdata_0[6]
.sym 6943 flash_clk_SB_LUT4_I1_I2[3]
.sym 6944 iomem_addr[16]
.sym 6947 soc.memory.rdata_1[11]
.sym 6948 iomem_addr[16]
.sym 6949 soc.memory.rdata_0[11]
.sym 6950 flash_clk_SB_LUT4_I1_I2[3]
.sym 6955 soc.cpu.reg_sh[2]
.sym 6961 soc.cpu.reg_sh[0]
.sym 6965 iomem_addr[16]
.sym 6966 soc.memory.rdata_0[8]
.sym 6967 flash_clk_SB_LUT4_I1_I2[3]
.sym 6968 soc.memory.rdata_1[8]
.sym 6971 iomem_addr[16]
.sym 6972 flash_clk_SB_LUT4_I1_I2[3]
.sym 6973 soc.memory.rdata_1[15]
.sym 6974 soc.memory.rdata_0[15]
.sym 7008 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[1]
.sym 7009 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[0]
.sym 7010 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[1]
.sym 7011 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[0]
.sym 7012 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 7013 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 7014 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 7015 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[1]
.sym 7020 iomem_wdata[10]
.sym 7021 iomem_wdata[15]
.sym 7022 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 7023 flash_clk_SB_LUT4_I1_I2[3]
.sym 7024 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 7025 iomem_addr[4]
.sym 7026 iomem_wdata[13]
.sym 7027 iomem_addr[2]
.sym 7028 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 7029 iomem_addr[3]
.sym 7031 iomem_wdata[14]
.sym 7033 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 7035 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 7036 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 7037 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 7039 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 7040 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 7043 soc.cpu.reg_sh[1]
.sym 7052 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 7053 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 7055 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 7056 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 7057 soc.cpu.reg_sh[2]
.sym 7060 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 7064 $PACKER_VCC_NET
.sym 7075 soc.cpu.reg_sh[1]
.sym 7080 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 7081 $nextpnr_ICESTORM_LC_40$O
.sym 7084 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 7087 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 7089 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 7093 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 7095 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 7096 $PACKER_VCC_NET
.sym 7099 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 7101 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 7105 $nextpnr_ICESTORM_LC_41$I3
.sym 7107 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 7111 $nextpnr_ICESTORM_LC_41$COUT
.sym 7113 $PACKER_VCC_NET
.sym 7115 $nextpnr_ICESTORM_LC_41$I3
.sym 7119 soc.cpu.reg_sh[2]
.sym 7120 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 7121 $nextpnr_ICESTORM_LC_41$COUT
.sym 7124 soc.cpu.reg_sh[1]
.sym 7155 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 7156 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 7157 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 7158 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 7159 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 7160 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 7161 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 7162 soc.cpu.irq_pending[0]
.sym 7167 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 7168 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[3]
.sym 7169 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 7170 iomem_addr[16]
.sym 7175 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 7176 iomem_wdata[8]
.sym 7178 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 7179 UART_RX_SB_LUT4_I1_I0[3]
.sym 7181 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 7183 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 7186 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 7188 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 7189 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 7190 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 7197 soc.cpu.reg_sh[0]
.sym 7199 soc.cpu.cpu_state[4]
.sym 7202 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 7207 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 7218 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 7223 soc.cpu.reg_sh[1]
.sym 7247 soc.cpu.cpu_state[4]
.sym 7248 soc.cpu.reg_sh[1]
.sym 7249 soc.cpu.reg_sh[0]
.sym 7250 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 7266 soc.cpu.cpu_state[4]
.sym 7267 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 7275 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 7276 clk$SB_IO_IN_$glb_clk
.sym 7313 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 7315 soc.cpu.reg_sh[0]
.sym 7317 soc.cpu.cpu_state[4]
.sym 7319 soc.cpu.irq_pending[0]
.sym 7320 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 7322 soc.cpu.cpu_state[4]
.sym 7324 iomem_addr[7]
.sym 7325 $PACKER_VCC_NET
.sym 7326 soc.cpu.reg_sh[2]
.sym 7328 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 7334 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 7336 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 7337 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 7345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 7350 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 7351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 7364 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 7372 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 7382 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 7400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 7406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 7414 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 7420 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 7463 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 7464 $PACKER_GND_NET
.sym 7465 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 7466 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 7468 soc.cpu.is_lui_auipc_jal
.sym 7470 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 7472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 7474 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 7475 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 7476 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 7477 soc.cpu.mem_la_wdata[2]
.sym 7479 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 7481 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 7483 soc.cpu.cpu_state[3]
.sym 7484 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 7492 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 7494 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 7502 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 7505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 7506 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 7507 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 7513 soc.cpu.mem_la_wdata[0]
.sym 7514 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 7516 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 7518 UART_RX_SB_LUT4_I1_I0[3]
.sym 7519 soc.cpu.cpu_state[2]
.sym 7523 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 7529 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 7538 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 7541 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 7542 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 7543 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 7544 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 7547 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 7555 UART_RX_SB_LUT4_I1_I0[3]
.sym 7556 soc.cpu.cpu_state[2]
.sym 7560 soc.cpu.mem_la_wdata[0]
.sym 7561 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 7565 soc.cpu.mem_la_wdata[0]
.sym 7566 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 7606 $PACKER_GND_NET
.sym 7610 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 7611 iomem_addr[4]
.sym 7615 soc.cpu.timer[6]
.sym 7617 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 7619 soc.cpu.timer[5]
.sym 7620 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 7621 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 7622 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7623 soc.cpu.mem_la_wdata[0]
.sym 7624 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 7625 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7627 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 7628 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 7629 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 7631 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 7637 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 7640 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7641 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7643 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 7645 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 7648 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 7651 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 7654 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 7655 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 7656 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 7657 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 7659 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7660 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 7661 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 7662 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 7667 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7670 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7671 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 7672 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 7673 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 7676 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7677 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 7678 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 7682 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7683 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7684 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 7685 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 7689 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 7697 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 7701 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 7702 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 7703 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 7706 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 7707 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 7708 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7709 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7714 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 7717 clk$SB_IO_IN_$glb_clk
.sym 7750 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 7753 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 7754 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 7755 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 7756 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 7757 soc.cpu.alu_out_q[12]
.sym 7758 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 7759 soc.cpu.pcpi_rs2[25]
.sym 7762 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 7763 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 7764 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 7765 iomem_addr[5]
.sym 7767 UART_RX_SB_LUT4_I1_I0[3]
.sym 7769 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 7770 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 7771 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 7772 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 7773 soc.cpu.pcpi_rs2[16]
.sym 7774 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 7775 soc.cpu.alu_out_SB_LUT4_O_31_I3[2]
.sym 7776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 7777 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 7785 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7786 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 7787 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[3]
.sym 7788 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[1]
.sym 7789 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 7790 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[2]
.sym 7791 $PACKER_VCC_NET
.sym 7796 soc.cpu.instr_sub
.sym 7799 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 7800 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 7803 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7806 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7807 soc.cpu.mem_la_wdata[0]
.sym 7809 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7810 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 7812 soc.cpu.mem_la_wdata[2]
.sym 7813 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7815 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 7817 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[1]
.sym 7818 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[3]
.sym 7819 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[2]
.sym 7820 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7823 soc.cpu.mem_la_wdata[2]
.sym 7824 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7825 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7826 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 7829 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7831 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 7832 $PACKER_VCC_NET
.sym 7835 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7836 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 7837 soc.cpu.mem_la_wdata[0]
.sym 7838 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7844 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 7847 soc.cpu.mem_la_wdata[0]
.sym 7853 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 7854 soc.cpu.instr_sub
.sym 7855 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7856 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 7862 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 7891 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[31]
.sym 7892 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[0]
.sym 7893 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 7894 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[1]
.sym 7895 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[0]
.sym 7896 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[1]
.sym 7897 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 7903 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7904 soc.cpu.instr_rdinstrh
.sym 7905 soc.cpu.irq_mask[2]
.sym 7907 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 7908 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 7910 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 7911 $PACKER_VCC_NET
.sym 7912 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 7913 soc.cpu.cpuregs_rs1[15]
.sym 7914 soc.cpu.alu_out_q[8]
.sym 7915 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 7917 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 7919 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 7920 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 7921 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 7922 soc.cpu.reg_sh[2]
.sym 7923 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 7924 soc.cpu.irq_pending[1]
.sym 7925 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 7932 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 7934 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 7935 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 7936 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 7939 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 7940 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 7941 soc.cpu.alu_out_SB_LUT4_O_23_I2[2]
.sym 7943 soc.cpu.pcpi_rs2[15]
.sym 7945 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7946 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7947 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 7948 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 7949 soc.cpu.alu_out_SB_LUT4_O_23_I2[3]
.sym 7950 soc.cpu.mem_la_wdata[4]
.sym 7952 soc.cpu.mem_la_wdata[2]
.sym 7953 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 7955 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 7956 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 7958 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 7959 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7962 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 7964 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 7967 soc.cpu.mem_la_wdata[2]
.sym 7970 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 7973 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 7976 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 7977 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7978 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7979 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 7982 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 7984 soc.cpu.pcpi_rs2[15]
.sym 7988 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 7989 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7990 soc.cpu.alu_out_SB_LUT4_O_23_I2[3]
.sym 7991 soc.cpu.alu_out_SB_LUT4_O_23_I2[2]
.sym 7994 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7995 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 7996 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 7997 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 8000 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 8001 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 8002 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 8003 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 8006 soc.cpu.mem_la_wdata[4]
.sym 8008 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 8011 clk$SB_IO_IN_$glb_clk
.sym 8037 soc.cpu.alu_out_q[4]
.sym 8038 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 8039 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 8040 soc.cpu.alu_out_SB_LUT4_O_24_I2[2]
.sym 8041 soc.cpu.alu_out_SB_LUT4_O_28_I1[2]
.sym 8042 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 8043 soc.cpu.alu_out_SB_LUT4_O_27_I2[2]
.sym 8044 soc.cpu.alu_out_SB_LUT4_O_27_I2[3]
.sym 8048 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 8051 soc.cpu.alu_out_q[2]
.sym 8052 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 8053 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 8054 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 8055 soc.cpu.is_lui_auipc_jal
.sym 8056 iomem_addr[6]
.sym 8057 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 8059 soc.cpu.alu_out_q[8]
.sym 8061 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 8062 soc.cpu.mem_la_wdata[2]
.sym 8063 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 8064 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8065 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 8066 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 8067 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8068 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 8069 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 8070 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 8071 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 8079 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 8081 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 8087 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 8089 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 8090 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 8091 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 8092 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 8093 soc.cpu.alu_out_SB_LUT4_O_16_I2[2]
.sym 8094 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 8095 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8096 soc.cpu.pcpi_rs2[15]
.sym 8097 soc.cpu.alu_out_SB_LUT4_O_16_I2[3]
.sym 8098 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 8099 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8100 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 8101 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 8103 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8104 soc.cpu.pcpi_rs2[15]
.sym 8106 soc.cpu.instr_sub
.sym 8107 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 8111 soc.cpu.alu_out_SB_LUT4_O_16_I2[2]
.sym 8112 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 8113 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 8114 soc.cpu.alu_out_SB_LUT4_O_16_I2[3]
.sym 8119 soc.cpu.pcpi_rs2[15]
.sym 8123 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 8124 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 8125 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8126 soc.cpu.instr_sub
.sym 8129 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8130 soc.cpu.pcpi_rs2[15]
.sym 8131 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8132 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 8135 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8136 soc.cpu.instr_sub
.sym 8137 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 8138 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 8141 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 8142 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8143 soc.cpu.instr_sub
.sym 8144 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 8147 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 8153 soc.cpu.instr_sub
.sym 8154 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 8155 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 8156 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8158 clk$SB_IO_IN_$glb_clk
.sym 8184 soc.cpu.alu_out_q[6]
.sym 8185 soc.cpu.alu_out_q[5]
.sym 8186 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 8187 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 8188 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 8189 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 8190 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 8191 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 8196 soc.cpu.alu_out_q[3]
.sym 8197 soc.cpu.alu_out_q[12]
.sym 8198 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 8200 soc.cpu.mem_la_wdata[7]
.sym 8201 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 8202 soc.cpu.cpu_state[3]
.sym 8203 soc.cpu.alu_out_q[4]
.sym 8204 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 8206 iomem_addr[11]
.sym 8207 iomem_addr[9]
.sym 8208 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 8209 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8210 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 8211 soc.cpu.mem_la_wdata[0]
.sym 8212 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 8213 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8214 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 8215 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 8216 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 8217 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8218 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 8219 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 8225 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 8226 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 8228 soc.cpu.mem_la_wdata[4]
.sym 8234 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 8237 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8242 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 8247 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 8248 soc.cpu.pcpi_rs2[10]
.sym 8250 soc.cpu.instr_sub
.sym 8252 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 8254 soc.cpu.mem_la_wdata[7]
.sym 8255 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 8260 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 8266 soc.cpu.mem_la_wdata[4]
.sym 8273 soc.cpu.pcpi_rs2[10]
.sym 8276 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 8277 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 8283 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 8291 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 8294 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 8295 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8296 soc.cpu.instr_sub
.sym 8297 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 8301 soc.cpu.mem_la_wdata[7]
.sym 8305 clk$SB_IO_IN_$glb_clk
.sym 8332 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 8333 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 8334 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 8335 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 8336 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 8337 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 8338 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 8341 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 8347 soc.cpu.timer[11]
.sym 8349 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 8350 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 8352 soc.cpu.cpuregs_rs1[10]
.sym 8353 soc.cpu.timer[12]
.sym 8355 UART_RX_SB_LUT4_I1_I0[3]
.sym 8356 soc.cpu.alu_out_SB_LUT4_O_31_I3[2]
.sym 8357 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 8358 soc.cpu.alu_out_q[1]
.sym 8359 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 8360 soc.cpu.pcpi_rs2[16]
.sym 8361 soc.cpu.pcpi_rs2[15]
.sym 8362 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 8363 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 8364 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 8365 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 8366 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 8372 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 8374 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 8375 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 8376 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 8377 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 8381 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 8384 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 8386 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 8387 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 8390 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 8391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 8393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 8395 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 8397 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 8399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 8400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 8404 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 8406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 8407 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 8410 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 8412 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 8413 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 8414 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 8416 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 8418 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 8419 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 8420 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 8422 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 8424 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 8425 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 8426 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 8428 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 8430 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 8431 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 8432 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 8434 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 8436 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 8437 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 8438 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 8440 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 8442 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 8443 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 8444 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 8446 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 8448 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 8449 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 8450 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 8478 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 8479 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 8480 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 8481 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 8482 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 8483 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 8484 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 8485 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 8486 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 8487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 8491 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 8493 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 8494 soc.cpu.reg_pc[12]
.sym 8495 soc.cpu.mem_la_wdata[4]
.sym 8497 $PACKER_VCC_NET
.sym 8498 soc.cpu.mem_la_wdata[4]
.sym 8499 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 8500 soc.cpu.alu_out_q[15]
.sym 8502 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 8503 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 8505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 8506 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 8507 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 8508 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 8509 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 8510 soc.cpu.reg_sh[2]
.sym 8511 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 8512 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 8513 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8514 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 8520 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 8521 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 8522 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 8523 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 8527 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 8528 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 8530 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 8531 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 8532 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 8534 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 8536 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 8538 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 8540 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 8546 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 8547 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 8548 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 8551 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 8553 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 8554 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 8555 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 8557 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 8559 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 8560 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 8561 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 8563 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 8565 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 8566 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 8567 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 8569 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 8571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 8572 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 8573 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 8575 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 8577 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 8578 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 8579 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 8581 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 8583 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 8584 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 8585 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 8587 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 8589 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 8590 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 8591 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 8593 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 8595 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 8596 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 8597 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 8625 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 8626 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 8627 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 8628 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 8629 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 8630 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 8631 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 8632 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 8636 soc.cpu.pcpi_rs2[22]
.sym 8637 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 8638 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 8641 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 8642 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 8644 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 8648 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 8649 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 8650 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 8651 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8652 soc.cpu.irq_mask[1]
.sym 8653 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 8655 soc.cpu.pcpi_rs2[14]
.sym 8656 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 8657 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 8659 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8660 soc.cpu.pcpi_rs2[21]
.sym 8661 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 8666 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 8668 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 8671 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 8673 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 8674 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 8678 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 8681 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8684 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 8687 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 8689 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 8690 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 8691 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 8692 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 8693 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 8695 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 8697 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 8698 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 8700 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 8701 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 8702 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 8704 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 8706 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 8707 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 8708 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 8710 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 8712 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 8713 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 8714 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 8716 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 8718 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8719 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 8720 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 8722 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 8724 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 8725 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 8726 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 8728 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 8730 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 8731 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 8732 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 8734 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 8736 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 8737 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 8738 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 8740 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 8742 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 8743 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 8744 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 8772 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 8773 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 8774 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 8775 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 8776 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 8777 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 8778 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 8779 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 8781 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 8782 soc.cpu.pcpi_rs2[27]
.sym 8784 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 8786 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 8787 soc.cpu.timer[28]
.sym 8788 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 8791 soc.cpu.pcpi_rs2[15]
.sym 8792 soc.cpu.mem_la_wdata[7]
.sym 8793 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 8794 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 8795 soc.cpu.pcpi_rs2[10]
.sym 8796 soc.cpu.irq_pending[1]
.sym 8797 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8798 soc.cpu.pcpi_rs2[25]
.sym 8799 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 8800 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 8801 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 8802 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 8803 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 8804 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 8805 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8806 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 8807 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 8808 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 8815 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 8816 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 8817 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 8819 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 8822 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 8824 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8825 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 8827 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 8828 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 8829 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 8830 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 8834 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8839 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 8841 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 8842 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 8843 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 8845 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 8847 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 8848 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 8849 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 8851 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 8853 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 8854 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 8855 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 8857 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 8859 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 8860 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 8861 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 8863 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 8865 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 8866 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 8867 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 8869 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 8871 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 8872 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 8873 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 8875 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 8877 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 8878 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8879 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 8881 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 8883 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 8884 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8885 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 8888 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 8889 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 8891 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 8919 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 8920 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 8921 soc.cpu.alu_out_SB_LUT4_O_4_I2[2]
.sym 8922 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 8923 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 8924 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 8925 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 8926 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 8928 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 8933 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 8935 soc.cpu.timer[16]
.sym 8936 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 8939 $PACKER_VCC_NET
.sym 8940 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 8942 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 8943 UART_RX_SB_LUT4_I1_I0[3]
.sym 8944 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 8945 soc.cpu.alu_out_SB_LUT4_O_31_I3[2]
.sym 8946 soc.cpu.alu_out_q[1]
.sym 8947 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 8948 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 8949 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 8950 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 8952 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 8953 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 8954 soc.cpu.alu_out_SB_LUT4_O_31_I3[1]
.sym 8960 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 8964 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 8965 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 8972 soc.cpu.instr_sub
.sym 8973 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 8974 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 8978 soc.cpu.pcpi_rs2[21]
.sym 8982 soc.cpu.pcpi_rs2[25]
.sym 8988 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8989 soc.cpu.pcpi_rs2[27]
.sym 8990 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 8995 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 9002 soc.cpu.pcpi_rs2[27]
.sym 9006 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 9012 soc.cpu.pcpi_rs2[25]
.sym 9018 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 9024 soc.cpu.pcpi_rs2[21]
.sym 9030 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 9035 soc.cpu.instr_sub
.sym 9036 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 9037 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 9038 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 9066 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[31]
.sym 9067 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 9068 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 9069 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 9070 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 9071 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 9072 soc.cpu.alu_out_q[26]
.sym 9073 soc.cpu.alu_out_q[0]
.sym 9074 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 9076 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9078 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9079 $PACKER_VCC_NET
.sym 9082 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 9088 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 9089 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 9090 soc.cpu.alu_out_SB_LUT4_O_4_I2[2]
.sym 9091 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 9092 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9093 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 9094 soc.cpu.reg_sh[2]
.sym 9095 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 9096 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 9097 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 9098 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 9099 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 9100 soc.cpu.irq_mask[2]
.sym 9101 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 9109 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 9118 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 9119 soc.cpu.mem_la_wdata[2]
.sym 9123 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 9126 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 9127 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 9131 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 9133 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 9135 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 9136 soc.cpu.pcpi_rs2[17]
.sym 9137 soc.cpu.pcpi_rs2[18]
.sym 9138 soc.cpu.instr_sub
.sym 9142 soc.cpu.pcpi_rs2[17]
.sym 9146 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 9147 soc.cpu.instr_sub
.sym 9148 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 9149 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 9153 soc.cpu.mem_la_wdata[2]
.sym 9158 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 9159 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 9160 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 9161 soc.cpu.instr_sub
.sym 9164 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 9172 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 9178 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 9184 soc.cpu.pcpi_rs2[18]
.sym 9213 soc.cpu.alu_out_SB_LUT4_O_31_I3[0]
.sym 9214 soc.cpu.alu_out_q[27]
.sym 9215 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 9216 soc.cpu.alu_out_SB_LUT4_O_4_I2[3]
.sym 9217 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 9218 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 9219 soc.cpu.alu_out_q[29]
.sym 9220 soc.cpu.alu_out_q[25]
.sym 9228 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 9230 soc.cpu.alu_out_q[0]
.sym 9236 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 9237 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 9238 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9239 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9240 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 9242 soc.cpu.alu_out_q[29]
.sym 9243 soc.cpu.instr_bge
.sym 9244 soc.cpu.alu_out_q[25]
.sym 9247 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9248 soc.cpu.irq_mask[1]
.sym 9254 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 9255 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 9257 soc.cpu.alu_out_SB_LUT4_O_14_I1[0]
.sym 9259 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 9263 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 9264 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 9271 soc.cpu.pcpi_rs2[17]
.sym 9272 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9275 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9276 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 9277 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 9279 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 9280 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9281 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 9283 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 9284 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 9285 soc.cpu.pcpi_rs2[22]
.sym 9287 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 9288 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9289 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9290 soc.cpu.pcpi_rs2[17]
.sym 9294 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 9299 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 9300 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 9301 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 9302 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 9305 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 9307 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 9312 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 9313 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 9314 soc.cpu.alu_out_SB_LUT4_O_14_I1[0]
.sym 9317 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9318 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 9319 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9320 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 9325 soc.cpu.pcpi_rs2[22]
.sym 9330 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 9331 soc.cpu.pcpi_rs2[17]
.sym 9332 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 9334 clk$SB_IO_IN_$glb_clk
.sym 9360 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 9361 soc.cpu.irq_pending[1]
.sym 9362 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 9363 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 9364 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9365 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 9366 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 9367 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9369 soc.cpu.cpuregs_waddr[0]
.sym 9370 $PACKER_GND_NET
.sym 9375 soc.cpu.alu_out_SB_LUT4_O_4_I2[3]
.sym 9376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 9380 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 9382 soc.cpu.alu_out_q[17]
.sym 9385 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9386 soc.cpu.cpu_state[1]
.sym 9387 soc.cpu.alu_out_q[23]
.sym 9388 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9389 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 9390 soc.cpu.pcpi_rs2[25]
.sym 9391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 9392 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9393 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 9394 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9395 soc.cpu.irq_pending[1]
.sym 9403 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 9406 soc.cpu.cpu_state[4]
.sym 9410 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9412 soc.cpu.cpu_state[1]
.sym 9414 soc.cpu.reg_sh[2]
.sym 9415 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9419 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 9421 UART_RX_SB_LUT4_I1_I0[3]
.sym 9424 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 9431 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9443 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 9446 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9447 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9459 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9460 soc.cpu.reg_sh[2]
.sym 9461 soc.cpu.cpu_state[4]
.sym 9472 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9473 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9477 soc.cpu.cpu_state[1]
.sym 9478 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 9479 UART_RX_SB_LUT4_I1_I0[3]
.sym 9480 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 9481 clk$SB_IO_IN_$glb_clk
.sym 9482 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 9507 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 9508 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 9509 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 9510 soc.cpu.irq_pending[2]
.sym 9511 soc.cpu.cpu_state[0]
.sym 9512 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9513 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9514 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 9520 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 9521 soc.cpu.cpu_state[1]
.sym 9523 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9525 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 9526 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 9528 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 9531 UART_RX_SB_LUT4_I1_I0[3]
.sym 9532 soc.cpu.cpu_state[0]
.sym 9533 soc.cpu.is_sltiu_bltu_sltu
.sym 9534 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 9536 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 9537 soc.cpu.alu_out_SB_LUT4_O_31_I3[1]
.sym 9538 soc.cpu.cpu_state[3]
.sym 9539 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 9540 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 9541 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 9542 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 9550 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 9551 soc.cpu.irq_mask[2]
.sym 9552 soc.cpu.cpu_state[4]
.sym 9553 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 9554 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 9555 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 9561 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9562 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9563 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 9568 soc.cpu.reg_sh[0]
.sym 9569 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 9570 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 9572 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 9573 soc.cpu.irq_active
.sym 9577 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 9588 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 9590 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 9605 soc.cpu.cpu_state[4]
.sym 9607 soc.cpu.reg_sh[0]
.sym 9608 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 9611 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 9612 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 9613 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9614 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9619 soc.cpu.irq_active
.sym 9620 soc.cpu.irq_mask[2]
.sym 9623 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 9624 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 9625 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 9626 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 9627 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 9628 clk$SB_IO_IN_$glb_clk
.sym 9654 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 9655 soc.cpu.irq_active
.sym 9656 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9657 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 9658 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9659 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 9660 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9661 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 9666 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 9667 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 9668 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 9669 soc.cpu.irq_pending[2]
.sym 9670 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 9671 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9672 soc.cpu.cpu_state[4]
.sym 9673 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 9674 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 9676 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 9677 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 9678 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 9679 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 9680 soc.cpu.reg_next_pc[0]
.sym 9681 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 9682 soc.cpu.cpu_state[0]
.sym 9683 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9685 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 9686 soc.cpu.mem_do_rinst
.sym 9687 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 9688 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 9689 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 9695 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 9696 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 9701 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 9703 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 9708 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 9709 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 9710 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 9711 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 9712 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 9713 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9714 soc.cpu.irq_active_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 9715 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9716 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 9717 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9718 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 9719 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 9721 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9722 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 9723 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 9726 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 9728 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9729 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 9730 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 9731 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 9734 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 9735 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 9736 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 9737 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 9741 soc.cpu.irq_active_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 9742 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 9743 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 9746 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 9747 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 9748 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 9752 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 9754 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9755 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 9758 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 9761 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 9764 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9765 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9766 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9770 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 9771 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9772 soc.cpu.irq_active_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 9773 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 9775 clk$SB_IO_IN_$glb_clk
.sym 9801 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 9802 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 9803 soc.cpu.decoder_pseudo_trigger
.sym 9804 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 9805 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 9806 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 9807 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9808 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[0]
.sym 9809 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 9813 soc.cpu.instr_maskirq
.sym 9814 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I3_O[2]
.sym 9815 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9816 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 9817 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 9818 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 9821 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 9823 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 9824 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 9825 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9826 UART_RX_SB_LUT4_I1_I0[3]
.sym 9828 soc.cpu.alu_out_q[25]
.sym 9829 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 9830 soc.cpu.instr_bge
.sym 9832 soc.cpu.alu_out_q[28]
.sym 9833 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 9834 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 9835 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I1[3]
.sym 9836 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 9844 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9845 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 9846 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9851 soc.cpu.irq_active
.sym 9852 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9854 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 9856 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9859 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 9860 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 9865 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[0]
.sym 9869 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 9871 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 9875 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 9876 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[0]
.sym 9878 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 9881 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9882 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9883 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9884 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9887 soc.cpu.irq_active
.sym 9911 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 9912 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 9913 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 9914 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 9921 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 9922 clk$SB_IO_IN_$glb_clk
.sym 9923 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 9948 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 9949 soc.cpu.mem_do_prefetch_SB_LUT4_I2_I3[3]
.sym 9950 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 9951 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9952 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 9953 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 9954 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 9955 soc.cpu.latched_is_lb
.sym 9960 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 9961 soc.cpu.cpu_state[1]
.sym 9962 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9963 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 9964 soc.cpu.cpuregs_rs1[31]
.sym 9965 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 9969 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 9970 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 9971 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9973 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9974 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9976 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9977 soc.cpu.pcpi_rs2[25]
.sym 9979 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 9980 display.second_timer_state[1]
.sym 9982 display.second_timer_state[3]
.sym 9991 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 10000 display.second_timer_state_SB_LUT4_O_4_I3
.sym 10002 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10009 display.second_timer_state_SB_LUT4_O_13_I3
.sym 10015 display.second_timer_state_SB_LUT4_O_14_I3
.sym 10019 display.second_timer_state_SB_LUT4_O_12_I3
.sym 10020 display.second_timer_state[0]
.sym 10025 display.second_timer_state_SB_LUT4_O_14_I3
.sym 10030 display.second_timer_state_SB_LUT4_O_12_I3
.sym 10036 display.second_timer_state[0]
.sym 10043 display.second_timer_state_SB_LUT4_O_13_I3
.sym 10055 display.second_timer_state_SB_LUT4_O_4_I3
.sym 10058 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 10059 display.second_timer_state_SB_LUT4_O_12_I3
.sym 10060 display.second_timer_state_SB_LUT4_O_13_I3
.sym 10061 display.second_timer_state_SB_LUT4_O_14_I3
.sym 10067 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 10069 clk$SB_IO_IN_$glb_clk
.sym 10070 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10095 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[3]
.sym 10096 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[2]
.sym 10097 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[1]
.sym 10098 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 10099 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 10100 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 10101 soc.cpu.mem_do_rinst
.sym 10102 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10107 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 10108 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I1[3]
.sym 10109 display.second_timer_state[16]
.sym 10110 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 10114 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 10115 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 10119 UART_RX_SB_LUT4_I1_I0[3]
.sym 10121 soc.cpu.is_sltiu_bltu_sltu
.sym 10122 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 10124 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 10125 soc.cpu.alu_out_SB_LUT4_O_31_I3[1]
.sym 10126 soc.cpu.cpu_state[3]
.sym 10128 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 10130 display.second_timer_state[0]
.sym 10140 display.second_timer_state_SB_LUT4_O_11_I3
.sym 10141 display.second_timer_state_SB_LUT4_O_10_I3
.sym 10150 display.second_timer_state_SB_LUT4_O_9_I3
.sym 10151 display.second_timer_state_SB_LUT4_O_8_I3
.sym 10158 display.second_timer_state_SB_LUT4_O_6_I3
.sym 10160 display.second_timer_state_SB_LUT4_O_5_I3
.sym 10162 display.second_timer_state_SB_LUT4_O_7_I3
.sym 10165 display.second_timer_state_SB_LUT4_O_4_I3
.sym 10169 display.second_timer_state_SB_LUT4_O_11_I3
.sym 10177 display.second_timer_state_SB_LUT4_O_5_I3
.sym 10181 display.second_timer_state_SB_LUT4_O_11_I3
.sym 10182 display.second_timer_state_SB_LUT4_O_9_I3
.sym 10183 display.second_timer_state_SB_LUT4_O_8_I3
.sym 10184 display.second_timer_state_SB_LUT4_O_10_I3
.sym 10187 display.second_timer_state_SB_LUT4_O_7_I3
.sym 10194 display.second_timer_state_SB_LUT4_O_10_I3
.sym 10199 display.second_timer_state_SB_LUT4_O_9_I3
.sym 10205 display.second_timer_state_SB_LUT4_O_4_I3
.sym 10206 display.second_timer_state_SB_LUT4_O_7_I3
.sym 10207 display.second_timer_state_SB_LUT4_O_6_I3
.sym 10208 display.second_timer_state_SB_LUT4_O_5_I3
.sym 10212 display.second_timer_state_SB_LUT4_O_8_I3
.sym 10243 reset_cnt[1]
.sym 10244 reset_cnt[2]
.sym 10245 reset_cnt[3]
.sym 10246 reset_cnt[4]
.sym 10247 reset_cnt[5]
.sym 10248 UART_RX_SB_LUT4_I1_I0[3]
.sym 10249 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 10250 soc.cpu.cpu_state[4]
.sym 10255 soc.cpu.mem_do_rinst
.sym 10256 soc.cpu.cpu_state[2]
.sym 10258 soc.cpu.cpu_state[6]
.sym 10259 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10260 soc.cpu.cpu_state[4]
.sym 10262 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 10264 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 10270 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 10271 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 10274 soc.cpu.mem_do_rinst
.sym 10275 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 10283 display.second_timer_state[4]
.sym 10288 display.second_timer_state[6]
.sym 10289 display.second_timer_state[2]
.sym 10295 display.second_timer_state[5]
.sym 10297 display.second_timer_state[0]
.sym 10298 display.second_timer_state[7]
.sym 10299 $PACKER_VCC_NET
.sym 10300 display.second_timer_state[1]
.sym 10302 display.second_timer_state[3]
.sym 10304 $PACKER_VCC_NET
.sym 10307 $PACKER_VCC_NET
.sym 10312 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10314 display.second_timer_state[0]
.sym 10315 $nextpnr_ICESTORM_LC_2$O
.sym 10317 display.second_timer_state[0]
.sym 10321 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10323 $PACKER_VCC_NET
.sym 10324 display.second_timer_state[1]
.sym 10325 display.second_timer_state[0]
.sym 10327 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10329 $PACKER_VCC_NET
.sym 10330 display.second_timer_state[2]
.sym 10331 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10333 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10335 $PACKER_VCC_NET
.sym 10336 display.second_timer_state[3]
.sym 10337 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10339 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10341 $PACKER_VCC_NET
.sym 10342 display.second_timer_state[4]
.sym 10343 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10345 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10347 $PACKER_VCC_NET
.sym 10348 display.second_timer_state[5]
.sym 10349 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10351 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10353 display.second_timer_state[6]
.sym 10354 $PACKER_VCC_NET
.sym 10355 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10357 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10359 display.second_timer_state[7]
.sym 10360 $PACKER_VCC_NET
.sym 10361 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10363 clk$SB_IO_IN_$glb_clk
.sym 10364 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10389 reset_cnt[0]
.sym 10390 display.second_timer_state[11]
.sym 10391 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 10392 soc.cpu.cpu_state[3]
.sym 10393 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 10394 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 10395 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 10396 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 10397 soc.cpu.pcpi_rs2[22]
.sym 10402 UART_RX_SB_LUT4_I1_I0[3]
.sym 10403 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 10404 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 10408 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 10410 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 10411 soc.cpu.pcpi_rs2[17]
.sym 10412 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 10413 soc.cpu.instr_bge
.sym 10416 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 10417 soc.cpu.alu_out_q[25]
.sym 10421 UART_RX_SB_LUT4_I1_I0[3]
.sym 10425 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10433 $PACKER_VCC_NET
.sym 10438 display.second_timer_state[8]
.sym 10440 display.second_timer_state[12]
.sym 10441 $PACKER_VCC_NET
.sym 10443 display.second_timer_state[13]
.sym 10444 display.second_timer_state[9]
.sym 10448 display.second_timer_state[10]
.sym 10450 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10452 display.second_timer_state[14]
.sym 10455 display.second_timer_state[11]
.sym 10461 display.second_timer_state[15]
.sym 10462 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10464 display.second_timer_state[8]
.sym 10465 $PACKER_VCC_NET
.sym 10466 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10468 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10470 $PACKER_VCC_NET
.sym 10471 display.second_timer_state[9]
.sym 10472 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10474 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10476 $PACKER_VCC_NET
.sym 10477 display.second_timer_state[10]
.sym 10478 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10480 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10482 display.second_timer_state[11]
.sym 10483 $PACKER_VCC_NET
.sym 10484 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10486 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10488 display.second_timer_state[12]
.sym 10489 $PACKER_VCC_NET
.sym 10490 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10492 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10494 display.second_timer_state[13]
.sym 10495 $PACKER_VCC_NET
.sym 10496 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10498 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10500 $PACKER_VCC_NET
.sym 10501 display.second_timer_state[14]
.sym 10502 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10504 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10506 display.second_timer_state[15]
.sym 10507 $PACKER_VCC_NET
.sym 10508 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10510 clk$SB_IO_IN_$glb_clk
.sym 10511 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10536 soc.cpu.instr_bne
.sym 10537 display.second_timer_state[18]
.sym 10538 display.second_timer_state[17]
.sym 10539 soc.cpu.instr_slti
.sym 10540 display.second_timer_state[21]
.sym 10541 soc.cpu.instr_blt
.sym 10542 soc.cpu.instr_bge
.sym 10543 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10545 soc.cpu.pcpi_rs2[27]
.sym 10551 soc.cpu.cpu_state[3]
.sym 10556 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10561 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 10563 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10564 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 10569 soc.cpu.pcpi_rs2[25]
.sym 10572 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10577 $PACKER_VCC_NET
.sym 10581 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10582 $PACKER_VCC_NET
.sym 10584 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 10589 display.second_timer_state[16]
.sym 10595 display.second_timer_state[17]
.sym 10598 display.second_timer_state[20]
.sym 10602 display.second_timer_state[18]
.sym 10604 display.second_timer_state[19]
.sym 10605 display.second_timer_state[21]
.sym 10607 display.second_timer_state[22]
.sym 10609 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 10611 display.second_timer_state[16]
.sym 10612 $PACKER_VCC_NET
.sym 10613 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10615 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 10617 display.second_timer_state[17]
.sym 10618 $PACKER_VCC_NET
.sym 10619 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 10621 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 10623 $PACKER_VCC_NET
.sym 10624 display.second_timer_state[18]
.sym 10625 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 10627 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 10629 display.second_timer_state[19]
.sym 10630 $PACKER_VCC_NET
.sym 10631 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 10633 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 10635 display.second_timer_state[20]
.sym 10636 $PACKER_VCC_NET
.sym 10637 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 10639 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 10641 $PACKER_VCC_NET
.sym 10642 display.second_timer_state[21]
.sym 10643 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 10645 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 10647 display.second_timer_state[22]
.sym 10648 $PACKER_VCC_NET
.sym 10649 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 10652 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 10654 $PACKER_VCC_NET
.sym 10655 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 10657 clk$SB_IO_IN_$glb_clk
.sym 10658 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10684 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 10686 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 10687 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 10688 display.second_timer_state[20]
.sym 10689 soc.cpu.alu_out_SB_LUT4_O_31_I3[1]
.sym 10692 soc.cpu.decoded_imm[20]
.sym 10696 soc.cpu.instr_bge
.sym 10702 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 10706 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 10707 soc.cpu.is_alu_reg_imm
.sym 10709 soc.cpu.is_sltiu_bltu_sltu
.sym 10712 soc.cpu.alu_out_SB_LUT4_O_31_I3[1]
.sym 10716 soc.cpu.instr_bltu
.sym 10718 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 10724 $PACKER_VCC_NET
.sym 10729 $PACKER_VCC_NET
.sym 10730 display.refresh_timer_state[6]
.sym 10736 display.refresh_timer_state[4]
.sym 10737 display.refresh_timer_state[5]
.sym 10742 display.refresh_timer_state[2]
.sym 10747 display.refresh_timer_state[7]
.sym 10749 display.refresh_timer_state[1]
.sym 10751 display.refresh_timer_state[3]
.sym 10755 display.refresh_timer_state[0]
.sym 10756 $nextpnr_ICESTORM_LC_1$O
.sym 10759 display.refresh_timer_state[0]
.sym 10762 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10764 display.refresh_timer_state[1]
.sym 10765 $PACKER_VCC_NET
.sym 10766 display.refresh_timer_state[0]
.sym 10768 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10770 $PACKER_VCC_NET
.sym 10771 display.refresh_timer_state[2]
.sym 10772 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10774 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10776 display.refresh_timer_state[3]
.sym 10777 $PACKER_VCC_NET
.sym 10778 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10780 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10782 display.refresh_timer_state[4]
.sym 10783 $PACKER_VCC_NET
.sym 10784 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10786 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10788 display.refresh_timer_state[5]
.sym 10789 $PACKER_VCC_NET
.sym 10790 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10792 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10794 $PACKER_VCC_NET
.sym 10795 display.refresh_timer_state[6]
.sym 10796 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10798 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10800 $PACKER_VCC_NET
.sym 10801 display.refresh_timer_state[7]
.sym 10802 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10804 clk$SB_IO_IN_$glb_clk
.sym 10805 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10830 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 10831 display.refresh_timer_state[11]
.sym 10832 display.refresh_timer_state[10]
.sym 10833 display.refresh_timer_state[9]
.sym 10834 display.refresh_timer_state[8]
.sym 10836 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 10837 soc.cpu.is_sltiu_bltu_sltu
.sym 10839 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 10842 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10844 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 10856 soc.cpu.instr_slt
.sym 10862 soc.cpu.instr_sltu
.sym 10866 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10875 display.refresh_timer_state[12]
.sym 10884 display.refresh_timer_state[13]
.sym 10888 display.refresh_timer_state[11]
.sym 10889 display.refresh_timer_state[10]
.sym 10890 display.refresh_timer_state[9]
.sym 10891 display.refresh_timer_state[8]
.sym 10892 $PACKER_VCC_NET
.sym 10893 display.refresh_timer_state[14]
.sym 10899 $PACKER_VCC_NET
.sym 10900 $PACKER_VCC_NET
.sym 10902 display.refresh_timer_state[15]
.sym 10903 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10905 $PACKER_VCC_NET
.sym 10906 display.refresh_timer_state[8]
.sym 10907 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10909 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10911 $PACKER_VCC_NET
.sym 10912 display.refresh_timer_state[9]
.sym 10913 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10915 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10917 $PACKER_VCC_NET
.sym 10918 display.refresh_timer_state[10]
.sym 10919 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10921 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10923 $PACKER_VCC_NET
.sym 10924 display.refresh_timer_state[11]
.sym 10925 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10927 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10929 $PACKER_VCC_NET
.sym 10930 display.refresh_timer_state[12]
.sym 10931 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10933 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10935 display.refresh_timer_state[13]
.sym 10936 $PACKER_VCC_NET
.sym 10937 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10939 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10941 $PACKER_VCC_NET
.sym 10942 display.refresh_timer_state[14]
.sym 10943 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10945 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10947 display.refresh_timer_state[15]
.sym 10948 $PACKER_VCC_NET
.sym 10949 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10951 clk$SB_IO_IN_$glb_clk
.sym 10952 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10979 soc.cpu.instr_sltu
.sym 10980 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 10981 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10982 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 10983 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 10984 soc.cpu.instr_slt
.sym 10985 soc.cpu.decoded_imm[23]
.sym 10986 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 10991 soc.cpu.instr_sub
.sym 10993 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 10996 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 11013 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11018 display.refresh_timer_state[16]
.sym 11020 display.refresh_timer_state[18]
.sym 11022 display.refresh_timer_state[20]
.sym 11032 display.refresh_timer_state[22]
.sym 11035 display.refresh_timer_state[17]
.sym 11041 display.refresh_timer_state[23]
.sym 11042 $PACKER_VCC_NET
.sym 11043 $PACKER_VCC_NET
.sym 11045 display.refresh_timer_state[19]
.sym 11047 display.refresh_timer_state[21]
.sym 11050 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11052 $PACKER_VCC_NET
.sym 11053 display.refresh_timer_state[16]
.sym 11054 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11056 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11058 $PACKER_VCC_NET
.sym 11059 display.refresh_timer_state[17]
.sym 11060 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11062 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11064 $PACKER_VCC_NET
.sym 11065 display.refresh_timer_state[18]
.sym 11066 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11068 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11070 display.refresh_timer_state[19]
.sym 11071 $PACKER_VCC_NET
.sym 11072 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11074 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11076 $PACKER_VCC_NET
.sym 11077 display.refresh_timer_state[20]
.sym 11078 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11080 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 11082 display.refresh_timer_state[21]
.sym 11083 $PACKER_VCC_NET
.sym 11084 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11086 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 11088 display.refresh_timer_state[22]
.sym 11089 $PACKER_VCC_NET
.sym 11090 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 11093 $PACKER_VCC_NET
.sym 11095 display.refresh_timer_state[23]
.sym 11096 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 11098 clk$SB_IO_IN_$glb_clk
.sym 11099 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 11133 $PACKER_GND_NET
.sym 11136 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 11137 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 11154 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 11231 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 11233 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 11235 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 11244 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 11248 soc.cpu.reg_sh[2]
.sym 11252 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 11253 iomem_addr[14]
.sym 11272 soc.cpu.reg_sh[3]
.sym 11274 iomem_addr[16]
.sym 11275 soc.cpu.reg_sh[4]
.sym 11277 soc.memory.rdata_0[5]
.sym 11279 soc.cpu.reg_sh[2]
.sym 11280 $PACKER_VCC_NET
.sym 11281 flash_clk_SB_LUT4_I1_I2[3]
.sym 11284 soc.memory.rdata_1[12]
.sym 11286 soc.memory.rdata_0[10]
.sym 11287 soc.memory.rdata_0[7]
.sym 11289 soc.memory.rdata_1[5]
.sym 11291 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 11293 soc.memory.rdata_1[7]
.sym 11296 soc.memory.rdata_1[10]
.sym 11298 soc.memory.rdata_0[12]
.sym 11300 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 11301 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11303 $nextpnr_ICESTORM_LC_42$O
.sym 11305 soc.cpu.reg_sh[2]
.sym 11309 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 11311 $PACKER_VCC_NET
.sym 11312 soc.cpu.reg_sh[3]
.sym 11316 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 11317 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11318 soc.cpu.reg_sh[4]
.sym 11319 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 11322 iomem_addr[16]
.sym 11323 soc.memory.rdata_1[12]
.sym 11324 flash_clk_SB_LUT4_I1_I2[3]
.sym 11325 soc.memory.rdata_0[12]
.sym 11328 soc.memory.rdata_0[5]
.sym 11329 flash_clk_SB_LUT4_I1_I2[3]
.sym 11330 soc.memory.rdata_1[5]
.sym 11331 iomem_addr[16]
.sym 11334 soc.cpu.reg_sh[3]
.sym 11335 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 11336 soc.cpu.reg_sh[2]
.sym 11337 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 11340 soc.memory.rdata_0[10]
.sym 11341 flash_clk_SB_LUT4_I1_I2[3]
.sym 11342 soc.memory.rdata_1[10]
.sym 11343 iomem_addr[16]
.sym 11346 flash_clk_SB_LUT4_I1_I2[3]
.sym 11347 soc.memory.rdata_1[7]
.sym 11348 iomem_addr[16]
.sym 11349 soc.memory.rdata_0[7]
.sym 11357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[1]
.sym 11358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[1]
.sym 11359 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[1]
.sym 11360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[0]
.sym 11361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 11362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[0]
.sym 11363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3[3]
.sym 11364 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 11365 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 11371 soc.cpu.reg_sh[1]
.sym 11382 $PACKER_VCC_NET
.sym 11397 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 11399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 11401 soc.cpu.cpu_state[4]
.sym 11406 soc.cpu.cpu_state[4]
.sym 11407 iomem_addr[16]
.sym 11409 soc.cpu.cpu_state[4]
.sym 11410 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 11412 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 11413 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3]
.sym 11414 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11416 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 11419 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 11421 soc.cpu.reg_sh[0]
.sym 11422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 11436 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 11437 soc.cpu.reg_sh[0]
.sym 11439 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 11444 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 11447 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 11450 soc.cpu.reg_sh[2]
.sym 11451 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 11452 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 11454 soc.cpu.reg_sh[4]
.sym 11455 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 11456 soc.cpu.cpu_state[4]
.sym 11459 soc.cpu.reg_sh[3]
.sym 11460 soc.cpu.cpu_state[4]
.sym 11461 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 11462 soc.cpu.reg_sh[4]
.sym 11464 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 11465 soc.cpu.reg_sh[1]
.sym 11467 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 11468 soc.cpu.cpu_state[4]
.sym 11469 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 11474 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 11475 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 11476 soc.cpu.cpu_state[4]
.sym 11479 soc.cpu.reg_sh[2]
.sym 11480 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 11481 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 11482 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 11486 soc.cpu.reg_sh[3]
.sym 11491 soc.cpu.cpu_state[4]
.sym 11492 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 11494 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 11503 soc.cpu.reg_sh[3]
.sym 11504 soc.cpu.reg_sh[4]
.sym 11505 soc.cpu.reg_sh[1]
.sym 11506 soc.cpu.reg_sh[0]
.sym 11512 soc.cpu.reg_sh[4]
.sym 11514 clk$SB_IO_IN_$glb_clk
.sym 11516 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[0]
.sym 11517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 11518 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[0]
.sym 11519 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 11520 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 11521 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[0]
.sym 11522 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[1]
.sym 11523 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 11527 soc.cpu.pcpi_rs2[21]
.sym 11529 iomem_wdata[1]
.sym 11530 iomem_wdata[13]
.sym 11533 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 11536 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[2]
.sym 11538 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 11539 iomem_wdata[9]
.sym 11542 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 11544 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 11546 soc.cpu.mem_la_wdata[6]
.sym 11547 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 11550 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 11560 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[0]
.sym 11561 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 11563 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 11564 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 11565 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[1]
.sym 11568 soc.cpu.cpu_state[4]
.sym 11569 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 11571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 11572 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[1]
.sym 11574 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[0]
.sym 11575 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 11576 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 11577 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 11578 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 11579 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3]
.sym 11581 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 11582 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 11584 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 11585 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[3]
.sym 11587 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 11588 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 11590 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 11591 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 11592 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 11593 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 11596 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 11597 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 11598 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 11599 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[1]
.sym 11602 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 11603 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 11604 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 11605 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 11608 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 11609 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 11610 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[1]
.sym 11611 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 11614 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[1]
.sym 11615 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[0]
.sym 11616 soc.cpu.cpu_state[4]
.sym 11617 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[3]
.sym 11620 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[1]
.sym 11621 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3]
.sym 11622 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[0]
.sym 11623 soc.cpu.cpu_state[4]
.sym 11626 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 11632 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 11633 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 11634 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 11635 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 11636 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 11637 clk$SB_IO_IN_$glb_clk
.sym 11647 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 11650 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 11653 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 11654 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 11656 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[1]
.sym 11658 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 11660 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 11661 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 11663 soc.cpu.mem_la_wdata[5]
.sym 11664 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 11665 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 11666 soc.cpu.mem_la_wdata[7]
.sym 11667 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 11668 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 11669 soc.cpu.mem_la_wdata[3]
.sym 11670 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 11671 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[3]
.sym 11672 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 11673 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 11674 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 11681 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 11682 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 11685 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 11687 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 11690 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 11691 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 11692 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 11695 soc.cpu.irq_pending[0]
.sym 11699 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 11705 UART_RX_SB_LUT4_I1_I0[3]
.sym 11709 soc.cpu.irq_mask[0]
.sym 11710 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 11714 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 11721 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 11725 UART_RX_SB_LUT4_I1_I0[3]
.sym 11727 soc.cpu.irq_pending[0]
.sym 11733 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 11737 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 11743 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 11752 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 11755 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 11756 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 11757 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 11758 soc.cpu.irq_mask[0]
.sym 11760 clk$SB_IO_IN_$glb_clk
.sym 11777 soc.cpu.cpu_state[3]
.sym 11778 soc.cpu.mem_la_wdata[2]
.sym 11779 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 11781 soc.cpu.cpu_state[4]
.sym 11783 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 11784 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 11787 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 11788 soc.cpu.pcpi_rs2[17]
.sym 11789 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 11790 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 11792 soc.cpu.cpu_state[4]
.sym 11793 soc.cpu.pcpi_rs2[22]
.sym 11794 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 11796 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 11797 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 11807 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 11808 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 11809 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 11811 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 11812 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 11813 soc.cpu.mem_la_wdata[0]
.sym 11814 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 11815 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 11817 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 11818 soc.cpu.mem_la_wdata[6]
.sym 11819 soc.cpu.mem_la_wdata[2]
.sym 11823 soc.cpu.mem_la_wdata[5]
.sym 11826 soc.cpu.mem_la_wdata[7]
.sym 11829 soc.cpu.mem_la_wdata[3]
.sym 11833 soc.cpu.mem_la_wdata[4]
.sym 11834 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 11835 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 11837 soc.cpu.mem_la_wdata[0]
.sym 11838 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 11841 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 11843 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 11844 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 11847 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 11849 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 11850 soc.cpu.mem_la_wdata[2]
.sym 11853 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 11855 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 11856 soc.cpu.mem_la_wdata[3]
.sym 11859 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 11861 soc.cpu.mem_la_wdata[4]
.sym 11862 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 11865 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 11867 soc.cpu.mem_la_wdata[5]
.sym 11868 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 11871 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 11873 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 11874 soc.cpu.mem_la_wdata[6]
.sym 11877 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 11879 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 11880 soc.cpu.mem_la_wdata[7]
.sym 11895 soc.cpu.cpu_state[3]
.sym 11898 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 11901 soc.cpu.mem_la_wdata[0]
.sym 11906 soc.cpu.mem_la_wdata[6]
.sym 11908 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 11909 soc.cpu.pcpi_rs2[14]
.sym 11910 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 11911 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3]
.sym 11912 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 11913 soc.cpu.reg_sh[0]
.sym 11915 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 11916 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 11917 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 11918 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 11919 soc.cpu.mem_la_wdata[4]
.sym 11920 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 11921 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 11928 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 11930 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 11932 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 11933 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 11934 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 11935 soc.cpu.pcpi_rs2[14]
.sym 11937 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 11940 soc.cpu.pcpi_rs2[15]
.sym 11941 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 11943 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 11945 soc.cpu.pcpi_rs2[10]
.sym 11946 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 11947 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 11954 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 11956 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 11957 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 11958 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 11960 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 11961 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 11964 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 11966 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 11967 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 11970 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 11972 soc.cpu.pcpi_rs2[10]
.sym 11973 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 11976 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 11978 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 11979 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 11982 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 11984 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 11985 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 11988 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 11990 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 11991 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 11994 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 11996 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 11997 soc.cpu.pcpi_rs2[14]
.sym 12000 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 12002 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 12003 soc.cpu.pcpi_rs2[15]
.sym 12017 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 12018 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[31]
.sym 12021 UART_RX_SB_LUT4_I1_I0[3]
.sym 12023 soc.cpu.count_instr[7]
.sym 12024 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 12025 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 12026 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 12028 soc.cpu.pcpi_rs2[15]
.sym 12029 soc.cpu.pcpi_rs2[16]
.sym 12030 soc.cpu.cpuregs_rs1[6]
.sym 12031 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 12032 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 12035 soc.cpu.pcpi_rs2[18]
.sym 12037 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 12038 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 12039 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 12040 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 12041 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 12044 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 12049 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 12051 soc.cpu.pcpi_rs2[18]
.sym 12053 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 12055 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 12059 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 12060 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 12061 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 12064 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 12066 soc.cpu.pcpi_rs2[22]
.sym 12067 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 12072 soc.cpu.pcpi_rs2[21]
.sym 12073 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 12074 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 12075 soc.cpu.pcpi_rs2[16]
.sym 12077 soc.cpu.pcpi_rs2[17]
.sym 12079 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 12081 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 12083 soc.cpu.pcpi_rs2[16]
.sym 12084 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 12087 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 12089 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 12090 soc.cpu.pcpi_rs2[17]
.sym 12093 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 12095 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 12096 soc.cpu.pcpi_rs2[18]
.sym 12099 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 12101 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 12102 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 12105 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 12107 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 12108 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 12111 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 12113 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 12114 soc.cpu.pcpi_rs2[21]
.sym 12117 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 12119 soc.cpu.pcpi_rs2[22]
.sym 12120 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 12123 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 12125 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 12126 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 12131 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 12132 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[0]
.sym 12133 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 12134 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 12135 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[1]
.sym 12136 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 12137 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 12138 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 12142 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 12144 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 12145 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 12148 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 12149 soc.cpu.irq_pending[1]
.sym 12150 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 12151 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 12152 soc.cpu.reg_pc[10]
.sym 12153 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 12154 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 12155 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 12156 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 12157 soc.cpu.pcpi_rs2[27]
.sym 12158 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 12159 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 12160 soc.cpu.mem_la_wdata[3]
.sym 12161 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 12162 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[3]
.sym 12163 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[1]
.sym 12164 soc.cpu.is_sltiu_bltu_sltu
.sym 12165 soc.cpu.mem_la_wdata[7]
.sym 12166 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 12167 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 12173 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 12174 soc.cpu.pcpi_rs2[25]
.sym 12175 soc.cpu.pcpi_rs2[27]
.sym 12176 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 12182 $PACKER_VCC_NET
.sym 12183 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 12187 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 12189 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 12191 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 12192 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 12195 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 12196 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12199 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 12201 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 12202 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 12204 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 12206 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 12207 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 12210 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 12212 soc.cpu.pcpi_rs2[25]
.sym 12213 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 12216 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 12218 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 12219 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 12222 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 12224 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 12225 soc.cpu.pcpi_rs2[27]
.sym 12228 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 12230 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 12231 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 12234 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[29]
.sym 12236 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 12237 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 12240 $nextpnr_ICESTORM_LC_6$I3
.sym 12242 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12243 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 12246 $nextpnr_ICESTORM_LC_6$COUT
.sym 12249 $PACKER_VCC_NET
.sym 12250 $nextpnr_ICESTORM_LC_6$I3
.sym 12254 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 12255 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[1]
.sym 12256 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[0]
.sym 12257 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 12258 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[3]
.sym 12259 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[0]
.sym 12260 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 12261 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 12263 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 12264 soc.cpu.irq_pending[1]
.sym 12265 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12266 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 12268 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 12270 soc.cpu.count_instr[42]
.sym 12273 soc.cpu.mem_la_wdata[2]
.sym 12274 soc.cpu.count_instr[46]
.sym 12276 soc.cpu.cpu_state[4]
.sym 12277 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 12278 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 12279 soc.cpu.instr_bne
.sym 12280 soc.cpu.alu_out_SB_LUT4_O_I1[2]
.sym 12281 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 12282 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 12283 soc.cpu.cpu_state[4]
.sym 12284 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 12285 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 12286 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12287 soc.cpu.cpuregs_rs1[11]
.sym 12288 soc.cpu.instr_bgeu
.sym 12290 $nextpnr_ICESTORM_LC_6$COUT
.sym 12296 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 12297 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12299 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[1]
.sym 12300 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[0]
.sym 12301 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 12302 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 12303 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 12305 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 12306 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 12307 soc.cpu.cpu_state[4]
.sym 12308 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 12313 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[0]
.sym 12315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[3]
.sym 12316 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 12318 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 12319 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 12320 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 12322 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3]
.sym 12323 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 12325 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[1]
.sym 12326 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 12327 $nextpnr_ICESTORM_LC_7$I3
.sym 12329 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 12330 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 12337 $nextpnr_ICESTORM_LC_7$I3
.sym 12340 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 12341 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[1]
.sym 12342 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 12343 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 12346 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[1]
.sym 12347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[0]
.sym 12348 soc.cpu.cpu_state[4]
.sym 12349 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3]
.sym 12352 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 12353 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 12354 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 12355 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 12358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 12359 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[1]
.sym 12360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 12361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 12364 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 12365 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 12366 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 12367 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 12370 soc.cpu.cpu_state[4]
.sym 12371 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[3]
.sym 12372 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[0]
.sym 12373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[1]
.sym 12374 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12375 clk$SB_IO_IN_$glb_clk
.sym 12377 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 12378 soc.cpu.alu_out_q[7]
.sym 12379 soc.cpu.alu_out_SB_LUT4_O_24_I2[3]
.sym 12380 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 12381 soc.cpu.alu_out_q[3]
.sym 12382 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[0]
.sym 12383 soc.cpu.alu_out_SB_LUT4_O_28_I1[3]
.sym 12384 soc.cpu.alu_out_SB_LUT4_O_I1[2]
.sym 12388 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 12389 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 12390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 12394 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 12396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 12398 soc.cpu.alu_out_q[2]
.sym 12399 soc.cpu.reg_pc[11]
.sym 12401 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 12402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3]
.sym 12403 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[3]
.sym 12404 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 12405 soc.cpu.pcpi_rs2[14]
.sym 12406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[3]
.sym 12407 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12408 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3]
.sym 12409 soc.cpu.reg_sh[0]
.sym 12410 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 12411 soc.cpu.mem_la_wdata[4]
.sym 12412 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 12420 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 12422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 12424 soc.cpu.alu_out_SB_LUT4_O_27_I2[2]
.sym 12425 soc.cpu.alu_out_SB_LUT4_O_27_I2[3]
.sym 12429 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 12431 soc.cpu.pcpi_rs2[14]
.sym 12433 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 12434 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 12435 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12436 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 12437 soc.cpu.mem_la_wdata[4]
.sym 12438 soc.cpu.mem_la_wdata[5]
.sym 12439 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 12441 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 12442 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 12443 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 12444 soc.cpu.mem_la_wdata[6]
.sym 12445 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12446 soc.cpu.instr_sub
.sym 12447 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12448 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 12449 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 12451 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 12452 soc.cpu.alu_out_SB_LUT4_O_27_I2[3]
.sym 12453 soc.cpu.alu_out_SB_LUT4_O_27_I2[2]
.sym 12454 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 12457 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 12458 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12459 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 12460 soc.cpu.mem_la_wdata[5]
.sym 12463 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12464 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 12465 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 12466 soc.cpu.mem_la_wdata[6]
.sym 12469 soc.cpu.instr_sub
.sym 12470 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 12471 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12472 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 12475 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 12476 soc.cpu.instr_sub
.sym 12477 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12478 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 12484 soc.cpu.pcpi_rs2[14]
.sym 12487 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 12488 soc.cpu.instr_sub
.sym 12489 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 12490 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12493 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 12494 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 12495 soc.cpu.mem_la_wdata[4]
.sym 12496 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12498 clk$SB_IO_IN_$glb_clk
.sym 12500 soc.cpu.timer[12]
.sym 12501 soc.cpu.timer[8]
.sym 12502 soc.cpu.timer[10]
.sym 12503 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 12504 soc.cpu.timer[9]
.sym 12505 soc.cpu.timer[11]
.sym 12506 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 12507 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 12511 soc.cpu.reg_sh[2]
.sym 12513 UART_RX_SB_LUT4_I1_I0[3]
.sym 12518 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 12524 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 12525 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 12526 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 12527 soc.cpu.pcpi_rs2[18]
.sym 12528 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 12529 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 12530 soc.cpu.mem_la_wdata[6]
.sym 12531 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12532 soc.cpu.instr_sub
.sym 12533 soc.cpu.cpuregs_rs1[12]
.sym 12535 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12542 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 12543 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 12546 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 12547 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 12548 soc.cpu.mem_la_wdata[6]
.sym 12549 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 12550 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 12551 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 12558 soc.cpu.instr_sub
.sym 12559 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 12561 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12563 soc.cpu.mem_la_wdata[5]
.sym 12566 soc.cpu.mem_la_wdata[3]
.sym 12567 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 12570 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 12571 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 12572 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 12574 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 12575 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 12576 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 12577 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 12580 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 12581 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 12582 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 12583 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 12588 soc.cpu.mem_la_wdata[5]
.sym 12592 soc.cpu.mem_la_wdata[6]
.sym 12600 soc.cpu.mem_la_wdata[3]
.sym 12604 soc.cpu.instr_sub
.sym 12605 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12606 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 12607 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 12611 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 12616 soc.cpu.instr_sub
.sym 12617 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 12618 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 12619 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12621 clk$SB_IO_IN_$glb_clk
.sym 12623 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3]
.sym 12624 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 12625 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 12626 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3]
.sym 12627 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 12628 soc.cpu.alu_out_q[13]
.sym 12629 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 12630 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[3]
.sym 12635 soc.cpu.alu_out_q[6]
.sym 12636 soc.cpu.alu_out_q[8]
.sym 12637 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 12639 soc.cpu.alu_out_q[5]
.sym 12644 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 12645 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 12646 soc.cpu.timer[10]
.sym 12647 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 12648 soc.cpu.is_sltiu_bltu_sltu
.sym 12649 soc.cpu.mem_la_wdata[5]
.sym 12650 soc.cpu.mem_la_wdata[7]
.sym 12651 soc.cpu.pcpi_rs2[10]
.sym 12652 soc.cpu.mem_la_wdata[3]
.sym 12653 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 12654 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[3]
.sym 12655 soc.cpu.cpu_state[3]
.sym 12656 soc.cpu.reg_pc[9]
.sym 12657 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 12658 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 12665 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 12666 soc.cpu.mem_la_wdata[7]
.sym 12667 soc.cpu.mem_la_wdata[5]
.sym 12668 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 12669 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 12670 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 12675 soc.cpu.mem_la_wdata[2]
.sym 12676 soc.cpu.mem_la_wdata[3]
.sym 12678 soc.cpu.mem_la_wdata[4]
.sym 12679 soc.cpu.mem_la_wdata[0]
.sym 12680 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 12682 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 12687 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 12688 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 12689 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 12690 soc.cpu.mem_la_wdata[6]
.sym 12696 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 12698 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 12699 soc.cpu.mem_la_wdata[0]
.sym 12702 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12704 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 12705 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 12706 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 12708 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 12710 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 12711 soc.cpu.mem_la_wdata[2]
.sym 12712 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12714 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 12716 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 12717 soc.cpu.mem_la_wdata[3]
.sym 12718 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 12720 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 12722 soc.cpu.mem_la_wdata[4]
.sym 12723 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 12724 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 12726 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 12728 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 12729 soc.cpu.mem_la_wdata[5]
.sym 12730 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 12732 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 12734 soc.cpu.mem_la_wdata[6]
.sym 12735 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 12736 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 12738 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 12740 soc.cpu.mem_la_wdata[7]
.sym 12741 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 12742 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 12746 soc.cpu.alu_out_SB_LUT4_O_22_I2[2]
.sym 12747 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 12748 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 12749 soc.cpu.alu_out_q[11]
.sym 12750 soc.cpu.alu_out_SB_LUT4_O_21_I2[2]
.sym 12751 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 12752 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 12753 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 12754 iomem_addr[14]
.sym 12761 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 12762 soc.cpu.irq_mask[1]
.sym 12763 soc.cpu.mem_la_wdata[2]
.sym 12769 soc.cpu.mem_la_wdata[2]
.sym 12770 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 12771 soc.cpu.instr_bne
.sym 12772 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 12774 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 12775 soc.cpu.cpu_state[4]
.sym 12776 soc.cpu.alu_out_SB_LUT4_O_13_I2[2]
.sym 12777 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12778 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 12779 soc.cpu.alu_out_SB_LUT4_O_22_I2[2]
.sym 12780 soc.cpu.alu_out_SB_LUT4_O_I1[2]
.sym 12781 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 12782 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 12789 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 12790 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 12791 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 12792 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 12797 soc.cpu.pcpi_rs2[15]
.sym 12798 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 12800 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 12801 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 12802 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 12803 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12805 soc.cpu.pcpi_rs2[14]
.sym 12810 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 12811 soc.cpu.pcpi_rs2[10]
.sym 12813 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 12817 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 12818 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 12819 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 12821 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 12822 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 12823 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 12825 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 12827 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 12828 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 12829 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 12831 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 12833 soc.cpu.pcpi_rs2[10]
.sym 12834 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 12835 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 12837 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 12839 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 12840 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 12841 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 12843 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 12845 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 12846 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 12847 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 12849 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 12851 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12852 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 12853 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 12855 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 12857 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 12858 soc.cpu.pcpi_rs2[14]
.sym 12859 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 12861 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 12863 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 12864 soc.cpu.pcpi_rs2[15]
.sym 12865 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 12869 soc.cpu.alu_out_SB_LUT4_O_20_I2[1]
.sym 12870 soc.cpu.alu_out_SB_LUT4_O_13_I2[2]
.sym 12871 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 12872 soc.cpu.alu_out_SB_LUT4_O_21_I2[3]
.sym 12873 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 12874 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 12875 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 12876 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 12880 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 12882 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 12883 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 12885 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 12888 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 12889 soc.cpu.irq_pending[1]
.sym 12891 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 12893 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 12894 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[3]
.sym 12895 soc.cpu.irq_pending[2]
.sym 12896 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 12897 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 12898 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12899 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12900 soc.cpu.cpu_state[6]
.sym 12901 soc.cpu.reg_sh[0]
.sym 12902 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[3]
.sym 12903 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 12904 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 12905 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 12914 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 12915 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 12917 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12918 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 12922 soc.cpu.pcpi_rs2[16]
.sym 12923 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 12926 soc.cpu.pcpi_rs2[21]
.sym 12928 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 12931 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 12932 soc.cpu.pcpi_rs2[17]
.sym 12933 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 12934 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 12935 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 12937 soc.cpu.pcpi_rs2[18]
.sym 12939 soc.cpu.pcpi_rs2[22]
.sym 12940 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 12942 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 12944 soc.cpu.pcpi_rs2[16]
.sym 12945 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 12946 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 12948 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 12950 soc.cpu.pcpi_rs2[17]
.sym 12951 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 12952 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 12954 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 12956 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 12957 soc.cpu.pcpi_rs2[18]
.sym 12958 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 12960 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 12962 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 12963 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12964 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 12966 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 12968 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 12969 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 12970 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 12972 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 12974 soc.cpu.pcpi_rs2[21]
.sym 12975 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 12976 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 12978 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 12980 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 12981 soc.cpu.pcpi_rs2[22]
.sym 12982 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 12984 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 12986 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 12987 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 12988 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 12992 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[2]
.sym 12993 soc.cpu.alu_out_SB_LUT4_O_I2[2]
.sym 12994 soc.cpu.alu_out_q[9]
.sym 12995 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 12996 soc.cpu.alu_out_SB_LUT4_O_22_I1[0]
.sym 12997 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 12998 soc.cpu.alu_out_SB_LUT4_O_22_I2[3]
.sym 12999 soc.cpu.alu_out_q[10]
.sym 13000 soc.cpu.pcpi_rs2[10]
.sym 13003 soc.cpu.pcpi_rs2[21]
.sym 13004 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 13005 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 13006 soc.cpu.pcpi_rs2[16]
.sym 13008 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 13009 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 13010 soc.cpu.pcpi_rs2[16]
.sym 13011 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 13012 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 13013 soc.cpu.pcpi_rs2[15]
.sym 13014 soc.cpu.alu_out_q[1]
.sym 13015 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 13016 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 13017 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 13018 soc.cpu.pcpi_rs2[17]
.sym 13019 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 13020 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 13021 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 13022 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 13023 soc.cpu.pcpi_rs2[18]
.sym 13024 soc.cpu.instr_sub
.sym 13026 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 13027 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13028 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 13037 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 13038 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 13042 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 13047 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13048 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 13050 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 13052 soc.cpu.pcpi_rs2[25]
.sym 13053 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13055 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13057 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 13058 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 13059 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 13060 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 13061 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 13063 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 13064 soc.cpu.pcpi_rs2[27]
.sym 13065 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 13067 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 13068 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13069 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 13071 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 13073 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 13074 soc.cpu.pcpi_rs2[25]
.sym 13075 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 13077 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 13079 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 13080 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 13081 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 13083 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 13085 soc.cpu.pcpi_rs2[27]
.sym 13086 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 13087 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 13089 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 13091 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 13092 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 13093 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 13095 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 13097 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13098 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13099 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 13101 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 13103 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 13104 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 13105 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 13108 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 13109 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 13111 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 13115 soc.cpu.alu_out_q[14]
.sym 13116 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 13117 soc.cpu.alu_out_q[22]
.sym 13118 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 13119 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 13120 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 13121 soc.cpu.alu_out_SB_LUT4_O_17_I1[3]
.sym 13122 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 13123 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 13126 soc.cpu.instr_bne
.sym 13128 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 13130 soc.cpu.irq_mask[2]
.sym 13131 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 13132 soc.cpu.alu_out_q[10]
.sym 13133 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 13135 soc.cpu.alu_out_q[31]
.sym 13137 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13138 soc.cpu.alu_out_q[9]
.sym 13139 soc.cpu.cpu_state[3]
.sym 13140 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[3]
.sym 13141 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13142 soc.cpu.pcpi_rs2[22]
.sym 13143 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 13144 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 13145 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13146 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 13147 soc.cpu.is_sltiu_bltu_sltu
.sym 13148 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 13149 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13150 soc.cpu.pcpi_rs2[27]
.sym 13156 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 13157 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 13159 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 13160 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13161 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 13162 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 13164 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 13165 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 13166 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 13168 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13171 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 13174 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 13178 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 13179 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 13180 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 13181 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 13183 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 13184 soc.cpu.instr_sub
.sym 13185 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 13189 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 13190 soc.cpu.instr_sub
.sym 13191 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13192 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 13195 soc.cpu.instr_sub
.sym 13196 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 13197 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 13198 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13201 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13202 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 13203 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 13204 soc.cpu.instr_sub
.sym 13207 soc.cpu.instr_sub
.sym 13208 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 13209 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13210 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 13213 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 13214 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 13215 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13216 soc.cpu.instr_sub
.sym 13219 soc.cpu.instr_sub
.sym 13220 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 13221 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 13222 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13225 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13226 soc.cpu.instr_sub
.sym 13227 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 13228 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 13231 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 13232 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13233 soc.cpu.instr_sub
.sym 13234 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 13238 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 13239 soc.cpu.alu_out_q[21]
.sym 13240 soc.cpu.alu_out_SB_LUT4_O_10_I2[3]
.sym 13241 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 13242 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 13243 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 13244 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 13245 soc.cpu.alu_out_q[24]
.sym 13250 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13253 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 13255 soc.cpu.cpu_state[4]
.sym 13256 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 13259 soc.cpu.pcpi_rs2[14]
.sym 13261 soc.cpu.alu_out_q[22]
.sym 13262 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13263 soc.cpu.instr_bne
.sym 13264 soc.cpu.alu_out_q[16]
.sym 13265 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 13266 soc.cpu.alu_out_q[26]
.sym 13267 soc.cpu.alu_out_SB_LUT4_O_31_I3[0]
.sym 13268 soc.cpu.alu_out_SB_LUT4_O_13_I2[2]
.sym 13269 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 13270 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 13271 soc.cpu.cpu_state[4]
.sym 13272 soc.cpu.cpu_state[6]
.sym 13273 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 13281 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 13283 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13284 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 13285 soc.cpu.alu_out_SB_LUT4_O_31_I3[2]
.sym 13287 soc.cpu.alu_out_SB_LUT4_O_31_I3[0]
.sym 13288 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 13289 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 13290 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 13291 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 13292 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 13293 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13294 soc.cpu.alu_out_SB_LUT4_O_31_I3[1]
.sym 13296 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 13297 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13299 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 13300 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13302 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 13303 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[31]
.sym 13304 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 13305 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[31]
.sym 13306 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 13307 soc.cpu.instr_sub
.sym 13308 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13309 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13313 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 13314 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 13315 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 13318 soc.cpu.instr_sub
.sym 13319 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 13320 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 13321 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13326 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 13330 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[31]
.sym 13331 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 13332 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[31]
.sym 13333 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 13336 soc.cpu.alu_out_SB_LUT4_O_31_I3[1]
.sym 13337 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13338 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13339 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13342 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13343 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 13344 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 13345 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13348 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 13349 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13350 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 13351 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 13354 soc.cpu.alu_out_SB_LUT4_O_31_I3[0]
.sym 13355 soc.cpu.alu_out_SB_LUT4_O_31_I3[1]
.sym 13357 soc.cpu.alu_out_SB_LUT4_O_31_I3[2]
.sym 13359 clk$SB_IO_IN_$glb_clk
.sym 13361 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[3]
.sym 13362 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 13363 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 13364 soc.cpu.alu_out_SB_LUT4_O_15_I2[3]
.sym 13365 soc.cpu.alu_out_SB_LUT4_O_13_I2[3]
.sym 13366 soc.cpu.alu_out_q[18]
.sym 13367 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 13368 soc.cpu.alu_out_q[16]
.sym 13371 soc.cpu.cpu_state[3]
.sym 13375 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13376 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13377 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 13378 soc.cpu.alu_out_q[24]
.sym 13379 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13380 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13381 soc.cpu.irq_pending[1]
.sym 13383 soc.cpu.pcpi_rs2[16]
.sym 13385 soc.cpu.cpu_state[6]
.sym 13388 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 13389 soc.cpu.cpu_state[2]
.sym 13390 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13391 soc.cpu.irq_pending[2]
.sym 13392 soc.cpu.reg_sh[0]
.sym 13393 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 13394 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13395 soc.cpu.alu_out_q[27]
.sym 13396 soc.cpu.cpu_state[6]
.sym 13402 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 13404 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 13405 soc.cpu.is_sltiu_bltu_sltu
.sym 13408 soc.cpu.alu_out_SB_LUT4_O_4_I2[3]
.sym 13410 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 13412 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 13413 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 13414 soc.cpu.alu_out_SB_LUT4_O_4_I2[2]
.sym 13416 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 13417 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13420 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 13421 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 13422 soc.cpu.pcpi_rs2[27]
.sym 13423 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13424 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 13425 soc.cpu.instr_bge
.sym 13426 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13428 soc.cpu.pcpi_rs2[25]
.sym 13429 soc.cpu.instr_bne
.sym 13431 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 13432 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 13433 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13435 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 13436 soc.cpu.instr_bge
.sym 13437 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 13438 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 13441 soc.cpu.alu_out_SB_LUT4_O_4_I2[2]
.sym 13442 soc.cpu.alu_out_SB_LUT4_O_4_I2[3]
.sym 13443 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 13444 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13447 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13448 soc.cpu.pcpi_rs2[25]
.sym 13449 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 13450 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13453 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 13454 soc.cpu.pcpi_rs2[27]
.sym 13455 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13456 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13459 soc.cpu.instr_bne
.sym 13460 soc.cpu.instr_bge
.sym 13461 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 13462 soc.cpu.is_sltiu_bltu_sltu
.sym 13465 soc.cpu.pcpi_rs2[25]
.sym 13468 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 13471 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 13474 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 13477 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13478 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 13479 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 13480 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 13482 clk$SB_IO_IN_$glb_clk
.sym 13484 soc.cpu.alu_out_SB_LUT4_O_4_I1[3]
.sym 13485 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 13486 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 13487 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 13488 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 13489 soc.cpu.alu_out_q[30]
.sym 13490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 13491 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 13493 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 13500 soc.cpu.pcpi_rs2[16]
.sym 13501 soc.cpu.is_sltiu_bltu_sltu
.sym 13504 soc.cpu.cpu_state[3]
.sym 13505 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 13506 soc.cpu.alu_out_q[1]
.sym 13508 soc.cpu.instr_sub
.sym 13509 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 13510 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 13511 soc.cpu.alu_out_q[30]
.sym 13512 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 13513 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 13514 soc.cpu.pcpi_rs2[17]
.sym 13515 soc.cpu.pcpi_rs2[18]
.sym 13516 soc.cpu.cpu_state[4]
.sym 13517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 13518 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 13519 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13525 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13526 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13528 soc.cpu.irq_mask[2]
.sym 13529 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13531 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13532 soc.cpu.irq_mask[1]
.sym 13536 soc.cpu.irq_pending[2]
.sym 13538 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13539 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13541 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13542 soc.cpu.irq_pending[1]
.sym 13543 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 13545 UART_RX_SB_LUT4_I1_I0[3]
.sym 13546 soc.cpu.cpu_state[4]
.sym 13548 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13552 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13553 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13554 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 13555 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13556 soc.cpu.reg_sh[2]
.sym 13558 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13559 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13560 UART_RX_SB_LUT4_I1_I0[3]
.sym 13565 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13566 soc.cpu.irq_pending[1]
.sym 13567 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13570 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13571 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13572 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 13573 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13576 soc.cpu.irq_mask[2]
.sym 13577 UART_RX_SB_LUT4_I1_I0[3]
.sym 13578 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13579 soc.cpu.irq_pending[2]
.sym 13584 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13585 soc.cpu.irq_mask[1]
.sym 13588 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13589 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13590 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13591 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13594 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13595 soc.cpu.cpu_state[4]
.sym 13596 soc.cpu.reg_sh[2]
.sym 13600 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13603 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13604 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 13605 clk$SB_IO_IN_$glb_clk
.sym 13606 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 13607 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 13608 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 13609 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 13610 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 13611 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13612 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 13613 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 13614 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 13619 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 13621 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 13623 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 13625 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 13626 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 13628 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 13629 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 13630 soc.cpu.reg_next_pc[0]
.sym 13631 soc.cpu.is_sltiu_bltu_sltu
.sym 13632 soc.cpu.cpu_state[4]
.sym 13633 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13634 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 13635 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 13636 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13637 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 13639 soc.cpu.pcpi_rs2[22]
.sym 13640 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 13641 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 13642 soc.cpu.cpu_state[3]
.sym 13649 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 13650 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 13652 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13656 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 13657 soc.cpu.irq_active
.sym 13658 soc.cpu.irq_mask[1]
.sym 13659 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 13660 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 13661 soc.cpu.cpu_state[2]
.sym 13662 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 13663 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13665 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 13666 soc.cpu.cpu_state[3]
.sym 13668 soc.cpu.cpu_state[0]
.sym 13669 soc.cpu.cpu_state[4]
.sym 13670 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 13671 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13672 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 13673 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 13674 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 13675 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 13676 soc.cpu.cpu_state[0]
.sym 13678 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 13679 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 13681 soc.cpu.cpu_state[2]
.sym 13682 soc.cpu.cpu_state[4]
.sym 13683 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 13687 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13688 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 13689 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 13690 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 13693 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 13694 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 13695 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13696 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 13699 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 13700 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 13702 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 13705 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 13706 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 13707 soc.cpu.cpu_state[0]
.sym 13708 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 13711 soc.cpu.irq_mask[1]
.sym 13712 soc.cpu.irq_active
.sym 13713 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 13714 soc.cpu.cpu_state[2]
.sym 13717 soc.cpu.cpu_state[3]
.sym 13718 soc.cpu.cpu_state[0]
.sym 13720 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 13723 soc.cpu.irq_mask[1]
.sym 13724 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13725 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 13726 soc.cpu.irq_active
.sym 13728 clk$SB_IO_IN_$glb_clk
.sym 13730 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 13731 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 13732 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 13733 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 13734 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 13735 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 13736 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 13737 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13738 soc.cpu.cpu_state[0]
.sym 13742 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 13743 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 13744 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 13746 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 13747 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 13748 soc.cpu.alu_out_q[29]
.sym 13750 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13751 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 13752 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 13754 UART_RX_SB_LUT4_I1_I0[3]
.sym 13755 soc.cpu.cpu_state[4]
.sym 13756 soc.cpu.cpu_state[6]
.sym 13757 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 13758 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13759 soc.cpu.instr_bne
.sym 13760 soc.cpu.alu_out_SB_LUT4_O_31_I3[0]
.sym 13761 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13762 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 13763 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 13765 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13772 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13773 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 13774 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13775 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I3_O[2]
.sym 13778 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 13780 soc.cpu.cpu_state[1]
.sym 13783 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 13786 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 13787 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 13788 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 13789 soc.cpu.cpu_state[2]
.sym 13790 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 13791 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13792 UART_RX_SB_LUT4_I1_I0[3]
.sym 13793 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 13794 soc.cpu.cpu_state[2]
.sym 13796 soc.cpu.mem_do_rinst
.sym 13797 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 13798 soc.cpu.reg_next_pc[0]
.sym 13799 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 13805 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13806 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13807 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 13810 soc.cpu.cpu_state[2]
.sym 13816 soc.cpu.mem_do_rinst
.sym 13818 soc.cpu.reg_next_pc[0]
.sym 13819 UART_RX_SB_LUT4_I1_I0[3]
.sym 13822 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 13825 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 13828 soc.cpu.cpu_state[2]
.sym 13829 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13830 soc.cpu.cpu_state[1]
.sym 13831 UART_RX_SB_LUT4_I1_I0[3]
.sym 13834 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 13836 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 13840 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 13841 UART_RX_SB_LUT4_I1_I0[3]
.sym 13843 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 13846 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 13847 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 13848 UART_RX_SB_LUT4_I1_I0[3]
.sym 13849 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I3_O[2]
.sym 13850 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 13851 clk$SB_IO_IN_$glb_clk
.sym 13852 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 13853 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 13854 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 13855 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 13856 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 13857 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 13858 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 13859 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 13860 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 13861 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13865 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 13867 soc.cpu.alu_out_q[23]
.sym 13868 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13869 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 13870 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13871 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13872 soc.cpu.cpuregs_rs1[27]
.sym 13873 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 13875 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 13877 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 13878 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 13879 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 13880 soc.cpu.cpu_state[2]
.sym 13881 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 13883 soc.cpu.alu_out_q[19]
.sym 13884 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13885 soc.cpu.decoder_trigger
.sym 13886 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 13887 soc.cpu.alu_out_q[27]
.sym 13888 soc.cpu.cpu_state[6]
.sym 13894 soc.cpu.cpu_state[0]
.sym 13895 soc.cpu.irq_active
.sym 13896 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13897 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 13898 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 13900 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 13901 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13902 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 13903 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I1[3]
.sym 13904 soc.cpu.irq_delay
.sym 13906 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 13908 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 13909 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13911 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 13912 soc.cpu.decoder_trigger
.sym 13914 UART_RX_SB_LUT4_I1_I0[3]
.sym 13915 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 13916 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 13918 UART_RX_SB_LUT4_I1_I0[3]
.sym 13920 soc.cpu.cpu_state[2]
.sym 13921 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13922 soc.cpu.cpu_state[3]
.sym 13923 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 13925 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 13927 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13928 soc.cpu.cpu_state[3]
.sym 13929 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13930 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 13933 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 13934 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 13935 UART_RX_SB_LUT4_I1_I0[3]
.sym 13936 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 13942 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 13946 UART_RX_SB_LUT4_I1_I0[3]
.sym 13947 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 13948 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 13951 soc.cpu.decoder_trigger
.sym 13952 soc.cpu.irq_active
.sym 13954 soc.cpu.irq_delay
.sym 13957 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 13958 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I1[3]
.sym 13959 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 13960 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13963 soc.cpu.cpu_state[0]
.sym 13964 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13966 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 13971 soc.cpu.cpu_state[2]
.sym 13972 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 13974 clk$SB_IO_IN_$glb_clk
.sym 13975 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 13976 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3[2]
.sym 13977 soc.cpu.alu_out_q[19]
.sym 13978 soc.cpu.decoder_trigger
.sym 13979 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 13980 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 13981 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 13982 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 13983 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 13985 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 13988 soc.cpu.cpu_state[0]
.sym 13991 soc.cpu.cpu_state[3]
.sym 13993 soc.cpu.reg_pc[28]
.sym 13994 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 13995 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 13996 UART_RX_SB_LUT4_I1_I0[3]
.sym 13997 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 13998 soc.cpu.reg_pc[30]
.sym 13999 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 14000 soc.cpu.cpu_state[4]
.sym 14001 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 14002 soc.cpu.instr_slli
.sym 14003 soc.cpu.alu_out_q[30]
.sym 14004 soc.cpu.instr_sub
.sym 14005 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 14006 soc.cpu.cpu_state[2]
.sym 14007 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14008 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 14009 soc.cpu.instr_lb
.sym 14010 soc.cpu.cpu_state[5]
.sym 14011 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 14017 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 14021 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14023 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14025 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 14029 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14031 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14032 soc.cpu.alu_out_SB_LUT4_O_31_I3[0]
.sym 14033 soc.cpu.instr_lb
.sym 14035 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 14036 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 14038 soc.cpu.cpu_state[6]
.sym 14039 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 14043 soc.cpu.cpu_state[3]
.sym 14044 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14045 UART_RX_SB_LUT4_I1_I0[3]
.sym 14046 soc.cpu.instr_lh
.sym 14050 soc.cpu.alu_out_SB_LUT4_O_31_I3[0]
.sym 14052 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14053 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14056 UART_RX_SB_LUT4_I1_I0[3]
.sym 14057 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14058 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14059 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 14063 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 14064 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14065 soc.cpu.cpu_state[6]
.sym 14068 soc.cpu.cpu_state[6]
.sym 14069 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 14070 UART_RX_SB_LUT4_I1_I0[3]
.sym 14071 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 14074 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14076 soc.cpu.alu_out_SB_LUT4_O_31_I3[0]
.sym 14077 soc.cpu.cpu_state[3]
.sym 14082 soc.cpu.cpu_state[6]
.sym 14083 soc.cpu.instr_lh
.sym 14087 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 14089 UART_RX_SB_LUT4_I1_I0[3]
.sym 14093 soc.cpu.instr_lb
.sym 14094 soc.cpu.cpu_state[6]
.sym 14096 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 14097 clk$SB_IO_IN_$glb_clk
.sym 14098 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 14099 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 14100 soc.cpu.cpu_state[2]
.sym 14101 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 14102 soc.cpu.cpu_state[5]
.sym 14103 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 14104 soc.cpu.cpu_state[6]
.sym 14105 soc.cpu.cpu_state[4]
.sym 14106 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 14111 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 14113 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 14115 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 14116 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 14119 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 14120 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 14121 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 14123 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14124 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 14125 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 14126 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 14127 soc.cpu.is_sltiu_bltu_sltu
.sym 14128 soc.cpu.cpu_state[4]
.sym 14129 soc.cpu.cpu_state[3]
.sym 14130 soc.cpu.instr_sll
.sym 14131 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 14132 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 14133 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 14134 soc.cpu.latched_is_lb
.sym 14141 soc.cpu.cpu_state[4]
.sym 14142 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 14143 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I1[3]
.sym 14146 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 14148 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 14149 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[2]
.sym 14150 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 14151 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 14152 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14153 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 14154 UART_RX_SB_LUT4_I1_I0[3]
.sym 14156 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14157 soc.cpu.cpu_state[2]
.sym 14158 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 14159 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 14160 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 14161 soc.cpu.cpu_state[6]
.sym 14162 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 14164 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[3]
.sym 14165 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 14166 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 14167 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 14168 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 14170 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[1]
.sym 14173 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 14174 soc.cpu.cpu_state[4]
.sym 14175 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14176 soc.cpu.cpu_state[2]
.sym 14179 UART_RX_SB_LUT4_I1_I0[3]
.sym 14181 soc.cpu.cpu_state[6]
.sym 14185 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 14186 UART_RX_SB_LUT4_I1_I0[3]
.sym 14187 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 14188 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 14191 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[1]
.sym 14192 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 14193 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[3]
.sym 14194 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 14197 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 14198 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 14200 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 14203 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I1[3]
.sym 14204 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[2]
.sym 14206 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 14209 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 14210 soc.cpu.cpu_state[2]
.sym 14211 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 14212 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14215 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 14216 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 14217 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 14219 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 14220 clk$SB_IO_IN_$glb_clk
.sym 14221 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 14222 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 14223 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 14224 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 14225 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 14226 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14227 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 14228 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[1]
.sym 14229 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 14231 soc.cpu.cpu_state[6]
.sym 14235 soc.cpu.cpu_state[4]
.sym 14237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 14238 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 14239 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14240 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 14241 soc.cpu.instr_jalr
.sym 14242 soc.cpu.alu_out_q[28]
.sym 14243 soc.cpu.cpu_state[2]
.sym 14244 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 14246 soc.cpu.instr_bne
.sym 14247 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14248 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14250 UART_RX_SB_LUT4_I1_I0[3]
.sym 14252 soc.cpu.cpu_state[6]
.sym 14253 soc.cpu.instr_lh
.sym 14254 soc.cpu.cpu_state[4]
.sym 14255 soc.cpu.mem_do_rinst
.sym 14257 soc.cpu.cpu_state[3]
.sym 14263 reset_cnt[0]
.sym 14270 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 14271 reset_cnt[0]
.sym 14282 reset_cnt[3]
.sym 14283 reset_cnt[4]
.sym 14288 reset_cnt[1]
.sym 14289 reset_cnt[2]
.sym 14291 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14292 reset_cnt[5]
.sym 14295 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 14297 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14298 reset_cnt[0]
.sym 14301 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14303 reset_cnt[1]
.sym 14305 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 14307 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 14309 reset_cnt[2]
.sym 14311 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14313 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 14316 reset_cnt[3]
.sym 14317 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 14319 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 14322 reset_cnt[4]
.sym 14323 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 14327 reset_cnt[5]
.sym 14329 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 14333 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 14334 reset_cnt[1]
.sym 14335 reset_cnt[0]
.sym 14338 reset_cnt[3]
.sym 14339 reset_cnt[5]
.sym 14340 reset_cnt[2]
.sym 14341 reset_cnt[4]
.sym 14343 clk$SB_IO_IN_$glb_clk
.sym 14345 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 14346 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3[0]
.sym 14347 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_I1_O[2]
.sym 14348 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_I1_O[1]
.sym 14349 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 14350 display.refresh_timer_state[0]
.sym 14351 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 14352 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_LUT4_I3_O[1]
.sym 14353 soc.cpu.decoded_imm[17]
.sym 14355 soc.cpu.instr_slt
.sym 14367 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 14370 soc.cpu.is_sll_srl_sra
.sym 14371 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 14372 display.refresh_timer_state[0]
.sym 14373 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 14375 soc.cpu.alu_out_q[27]
.sym 14376 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14377 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14378 UART_RX_SB_LUT4_I1_I0[3]
.sym 14379 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14386 reset_cnt[0]
.sym 14388 display.second_timer_state[10]
.sym 14389 soc.cpu.instr_slti
.sym 14390 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14391 soc.cpu.instr_blt
.sym 14392 UART_RX_SB_LUT4_I1_I0[3]
.sym 14393 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14394 display.second_timer_state[8]
.sym 14395 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 14396 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 14397 display.second_timer_state_SB_LUT4_O_6_I3
.sym 14398 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14399 display.second_timer_state[13]
.sym 14400 display.second_timer_state[14]
.sym 14401 display.second_timer_state[15]
.sym 14402 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14403 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14405 soc.cpu.cpu_state[3]
.sym 14408 soc.cpu.instr_slt
.sym 14409 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14410 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 14413 display.second_timer_state[19]
.sym 14414 soc.cpu.cpu_state[2]
.sym 14415 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14416 display.second_timer_state[22]
.sym 14417 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 14420 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14421 reset_cnt[0]
.sym 14426 display.second_timer_state_SB_LUT4_O_6_I3
.sym 14431 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14432 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14433 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14434 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14437 soc.cpu.cpu_state[2]
.sym 14438 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 14439 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 14440 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 14443 display.second_timer_state[19]
.sym 14444 display.second_timer_state[22]
.sym 14445 display.second_timer_state[15]
.sym 14446 display.second_timer_state[14]
.sym 14449 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14450 display.second_timer_state[10]
.sym 14451 display.second_timer_state[8]
.sym 14452 display.second_timer_state[13]
.sym 14456 soc.cpu.instr_slti
.sym 14457 soc.cpu.instr_slt
.sym 14458 soc.cpu.instr_blt
.sym 14461 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 14462 UART_RX_SB_LUT4_I1_I0[3]
.sym 14463 soc.cpu.cpu_state[3]
.sym 14464 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14466 clk$SB_IO_IN_$glb_clk
.sym 14468 soc.cpu.instr_lb
.sym 14469 soc.cpu.instr_sb
.sym 14470 soc.cpu.instr_lbu_SB_LUT4_I1_O[1]
.sym 14471 soc.cpu.instr_lh
.sym 14472 soc.cpu.instr_lbu
.sym 14473 soc.cpu.instr_lw
.sym 14474 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 14475 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 14476 soc.cpu.pcpi_rs2[21]
.sym 14484 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 14488 soc.cpu.cpu_state[3]
.sym 14489 UART_RX_SB_LUT4_I1_I0[3]
.sym 14490 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14491 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 14493 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14494 soc.cpu.instr_slli
.sym 14495 soc.cpu.instr_sub
.sym 14498 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 14500 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 14501 soc.cpu.instr_lb
.sym 14502 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 14503 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14510 display.second_timer_state_SB_LUT4_O_3_I3
.sym 14511 display.second_timer_state_SB_LUT4_O_2_I3
.sym 14517 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14520 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14521 display.second_timer_state_SB_LUT4_O_1_I3
.sym 14522 display.second_timer_state_SB_LUT4_O_I3
.sym 14525 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14526 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 14527 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14528 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 14533 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14537 soc.cpu.is_alu_reg_imm
.sym 14542 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14543 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14544 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14545 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 14551 display.second_timer_state_SB_LUT4_O_2_I3
.sym 14555 display.second_timer_state_SB_LUT4_O_3_I3
.sym 14560 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 14561 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14562 soc.cpu.is_alu_reg_imm
.sym 14563 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14566 display.second_timer_state_SB_LUT4_O_I3
.sym 14572 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 14573 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14574 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14575 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14579 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14581 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14584 display.second_timer_state_SB_LUT4_O_3_I3
.sym 14585 display.second_timer_state_SB_LUT4_O_2_I3
.sym 14586 display.second_timer_state_SB_LUT4_O_1_I3
.sym 14587 display.second_timer_state_SB_LUT4_O_I3
.sym 14588 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14589 clk$SB_IO_IN_$glb_clk
.sym 14590 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 14591 soc.cpu.is_sll_srl_sra
.sym 14592 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 14593 soc.cpu.instr_srli
.sym 14594 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 14595 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 14596 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 14597 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 14598 soc.cpu.instr_slli
.sym 14600 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 14603 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 14608 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 14609 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 14612 soc.cpu.irq_mask[26]
.sym 14613 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14615 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14616 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 14618 soc.cpu.is_sltiu_bltu_sltu
.sym 14619 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14620 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 14624 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 14626 soc.cpu.instr_sll
.sym 14633 display.refresh_timer_state[1]
.sym 14634 display.refresh_timer_state[2]
.sym 14635 soc.cpu.instr_slti
.sym 14636 display.refresh_timer_state[4]
.sym 14637 display.refresh_timer_state[5]
.sym 14638 display.refresh_timer_state[6]
.sym 14639 display.refresh_timer_state[7]
.sym 14642 display.refresh_timer_state[0]
.sym 14643 display.refresh_timer_state[3]
.sym 14644 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 14645 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14648 soc.cpu.instr_sltiu
.sym 14652 soc.cpu.instr_sltu
.sym 14660 display.second_timer_state_SB_LUT4_O_1_I3
.sym 14662 soc.cpu.instr_slt
.sym 14663 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14671 display.refresh_timer_state[0]
.sym 14672 display.refresh_timer_state[2]
.sym 14673 display.refresh_timer_state[1]
.sym 14674 display.refresh_timer_state[3]
.sym 14683 display.refresh_timer_state[5]
.sym 14684 display.refresh_timer_state[4]
.sym 14685 display.refresh_timer_state[7]
.sym 14686 display.refresh_timer_state[6]
.sym 14689 soc.cpu.instr_sltiu
.sym 14690 soc.cpu.instr_slti
.sym 14691 soc.cpu.instr_sltu
.sym 14692 soc.cpu.instr_slt
.sym 14695 display.second_timer_state_SB_LUT4_O_1_I3
.sym 14703 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14704 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 14712 clk$SB_IO_IN_$glb_clk
.sym 14713 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14714 soc.cpu.instr_sltiu
.sym 14715 soc.cpu.instr_sub
.sym 14716 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 14717 soc.cpu.instr_bgeu
.sym 14718 soc.cpu.instr_srl
.sym 14719 soc.cpu.instr_and
.sym 14720 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14721 soc.cpu.instr_andi
.sym 14727 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 14729 soc.cpu.alu_out_q[25]
.sym 14730 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 14731 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 14732 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 14736 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 14740 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14741 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 14742 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14743 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14755 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 14757 soc.cpu.instr_sltu
.sym 14758 display.refresh_timer_state_SB_LUT4_O_I3
.sym 14760 soc.cpu.instr_bltu
.sym 14761 display.refresh_timer_state[14]
.sym 14762 display.refresh_timer_state[15]
.sym 14763 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 14764 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 14765 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 14767 display.refresh_timer_state[12]
.sym 14768 display.refresh_timer_state[13]
.sym 14779 soc.cpu.instr_sltiu
.sym 14788 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 14789 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 14790 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 14791 display.refresh_timer_state_SB_LUT4_O_I3
.sym 14796 display.refresh_timer_state_SB_LUT4_O_I3
.sym 14801 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 14807 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 14813 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 14824 display.refresh_timer_state[13]
.sym 14825 display.refresh_timer_state[12]
.sym 14826 display.refresh_timer_state[14]
.sym 14827 display.refresh_timer_state[15]
.sym 14830 soc.cpu.instr_bltu
.sym 14832 soc.cpu.instr_sltiu
.sym 14833 soc.cpu.instr_sltu
.sym 14835 clk$SB_IO_IN_$glb_clk
.sym 14837 soc.cpu.instr_xor
.sym 14838 soc.cpu.instr_add
.sym 14839 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 14841 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 14842 soc.cpu.instr_sll
.sym 14849 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 14852 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 14853 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14854 soc.cpu.pcpi_rs2[25]
.sym 14855 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14857 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 14862 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14878 display.refresh_timer_state[16]
.sym 14880 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14881 display.refresh_timer_state[19]
.sym 14882 display.refresh_timer_state[20]
.sym 14883 display.refresh_timer_state[21]
.sym 14884 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 14886 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14887 display.refresh_timer_state[17]
.sym 14888 display.refresh_timer_state[18]
.sym 14890 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 14892 display.refresh_timer_state[22]
.sym 14893 display.refresh_timer_state[23]
.sym 14896 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14897 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14898 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14900 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14901 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 14905 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14906 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 14907 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 14923 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14924 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 14925 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14926 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 14929 display.refresh_timer_state[22]
.sym 14930 display.refresh_timer_state[20]
.sym 14931 display.refresh_timer_state[21]
.sym 14932 display.refresh_timer_state[23]
.sym 14935 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 14936 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 14937 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 14938 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14941 display.refresh_timer_state[19]
.sym 14942 display.refresh_timer_state[16]
.sym 14943 display.refresh_timer_state[18]
.sym 14944 display.refresh_timer_state[17]
.sym 14947 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14948 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14949 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14953 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 14954 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14955 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 14956 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14957 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14958 clk$SB_IO_IN_$glb_clk
.sym 14959 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 14969 soc.cpu.is_alu_reg_imm
.sym 14978 soc.cpu.instr_bltu
.sym 14981 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14987 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14988 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 15075 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 15077 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 15083 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 15084 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15103 $PACKER_VCC_NET
.sym 15111 $PACKER_VCC_NET
.sym 15117 soc.cpu.reg_sh[1]
.sym 15126 soc.cpu.reg_sh[2]
.sym 15127 soc.cpu.reg_sh[3]
.sym 15131 soc.cpu.reg_sh[0]
.sym 15134 $nextpnr_ICESTORM_LC_36$O
.sym 15137 soc.cpu.reg_sh[0]
.sym 15140 $nextpnr_ICESTORM_LC_37$I3
.sym 15142 soc.cpu.reg_sh[1]
.sym 15143 $PACKER_VCC_NET
.sym 15146 $nextpnr_ICESTORM_LC_37$COUT
.sym 15148 $PACKER_VCC_NET
.sym 15150 $nextpnr_ICESTORM_LC_37$I3
.sym 15152 $nextpnr_ICESTORM_LC_38$I3
.sym 15154 $PACKER_VCC_NET
.sym 15155 soc.cpu.reg_sh[2]
.sym 15158 $nextpnr_ICESTORM_LC_38$COUT
.sym 15160 $PACKER_VCC_NET
.sym 15162 $nextpnr_ICESTORM_LC_38$I3
.sym 15164 $nextpnr_ICESTORM_LC_39$I3
.sym 15166 soc.cpu.reg_sh[3]
.sym 15167 $PACKER_VCC_NET
.sym 15174 $nextpnr_ICESTORM_LC_39$I3
.sym 15193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[0]
.sym 15225 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15230 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15237 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 15238 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[3]
.sym 15242 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15247 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 15249 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15250 iomem_addr[13]
.sym 15253 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[3]
.sym 15254 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 15266 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 15267 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15268 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[0]
.sym 15269 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 15270 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 15271 soc.cpu.cpu_state[4]
.sym 15272 soc.cpu.cpu_state[4]
.sym 15274 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 15276 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[2]
.sym 15277 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15278 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15279 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3[3]
.sym 15281 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 15282 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[1]
.sym 15283 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[1]
.sym 15285 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 15286 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[0]
.sym 15293 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 15294 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[3]
.sym 15295 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 15298 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 15299 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 15300 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15301 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 15304 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15305 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 15306 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 15307 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15310 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15311 soc.cpu.cpu_state[4]
.sym 15312 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 15313 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 15316 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[1]
.sym 15317 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15318 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 15319 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 15322 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[2]
.sym 15323 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[0]
.sym 15324 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[1]
.sym 15328 soc.cpu.cpu_state[4]
.sym 15329 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 15330 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3[3]
.sym 15331 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15334 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 15335 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 15336 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15337 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 15340 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[1]
.sym 15341 soc.cpu.cpu_state[4]
.sym 15342 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[0]
.sym 15343 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[3]
.sym 15344 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15345 clk$SB_IO_IN_$glb_clk
.sym 15347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 15348 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 15349 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[0]
.sym 15350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[2]
.sym 15351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3[3]
.sym 15352 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[0]
.sym 15353 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 15354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[2]
.sym 15357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 15359 iomem_addr[6]
.sym 15360 iomem_wdata[15]
.sym 15369 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15371 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 15374 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 15377 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 15381 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[3]
.sym 15389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 15390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[1]
.sym 15391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 15393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 15395 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 15396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[1]
.sym 15398 soc.cpu.cpu_state[4]
.sym 15400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15401 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[0]
.sym 15402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[1]
.sym 15403 soc.cpu.cpu_state[4]
.sym 15404 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[0]
.sym 15407 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[3]
.sym 15408 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15409 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[0]
.sym 15410 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[1]
.sym 15411 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 15412 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 15413 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[3]
.sym 15414 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[0]
.sym 15415 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15417 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 15418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[3]
.sym 15419 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 15421 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[1]
.sym 15422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 15423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15424 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 15427 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[3]
.sym 15428 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[0]
.sym 15429 soc.cpu.cpu_state[4]
.sym 15430 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[1]
.sym 15433 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15434 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 15435 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 15436 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[1]
.sym 15439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[0]
.sym 15440 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[3]
.sym 15441 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[1]
.sym 15442 soc.cpu.cpu_state[4]
.sym 15445 soc.cpu.cpu_state[4]
.sym 15446 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[0]
.sym 15447 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[1]
.sym 15448 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[3]
.sym 15451 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15452 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[1]
.sym 15453 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 15454 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15457 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15458 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 15459 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 15460 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 15463 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[1]
.sym 15464 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[0]
.sym 15467 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15468 clk$SB_IO_IN_$glb_clk
.sym 15470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 15471 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 15472 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 15473 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 15474 soc.cpu.timer[0]
.sym 15475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 15477 soc.cpu.timer[1]
.sym 15480 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 15481 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 15482 soc.cpu.cpu_state[4]
.sym 15483 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 15484 soc.memory.wen[1]
.sym 15486 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 15487 soc.cpu.reg_pc[1]
.sym 15489 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 15490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 15491 soc.cpu.cpu_state[4]
.sym 15492 iomem_addr[16]
.sym 15493 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[2]
.sym 15495 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15496 soc.cpu.pcpi_rs2[10]
.sym 15499 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 15501 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 15502 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 15503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 15504 soc.cpu.pcpi_rs2[21]
.sym 15511 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 15514 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 15515 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 15516 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 15517 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 15518 soc.cpu.mem_la_wdata[2]
.sym 15521 soc.cpu.mem_la_wdata[6]
.sym 15522 soc.cpu.mem_la_wdata[4]
.sym 15524 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 15528 soc.cpu.mem_la_wdata[5]
.sym 15532 soc.cpu.mem_la_wdata[0]
.sym 15536 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 15537 soc.cpu.mem_la_wdata[7]
.sym 15538 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 15541 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 15542 soc.cpu.mem_la_wdata[3]
.sym 15543 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[0]
.sym 15545 soc.cpu.mem_la_wdata[0]
.sym 15546 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 15549 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[1]
.sym 15551 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 15552 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 15555 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[2]
.sym 15557 soc.cpu.mem_la_wdata[2]
.sym 15558 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 15561 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[3]
.sym 15563 soc.cpu.mem_la_wdata[3]
.sym 15564 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 15567 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[4]
.sym 15569 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 15570 soc.cpu.mem_la_wdata[4]
.sym 15573 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[5]
.sym 15575 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 15576 soc.cpu.mem_la_wdata[5]
.sym 15579 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[6]
.sym 15581 soc.cpu.mem_la_wdata[6]
.sym 15582 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 15585 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[7]
.sym 15587 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 15588 soc.cpu.mem_la_wdata[7]
.sym 15593 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 15594 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15595 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15596 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[3]
.sym 15597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 15598 soc.cpu.mem_la_wdata[0]
.sym 15599 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 15600 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[3]
.sym 15603 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 15604 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 15608 soc.cpu.mem_la_wdata[4]
.sym 15609 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15611 soc.cpu.irq_mask[0]
.sym 15612 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[2]
.sym 15614 soc.cpu.irq_pending[0]
.sym 15617 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 15618 soc.cpu.pcpi_rs2[15]
.sym 15619 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 15620 soc.cpu.mem_la_wdata[0]
.sym 15621 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 15623 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 15624 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15625 soc.cpu.reg_pc[5]
.sym 15626 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 15628 soc.cpu.cpuregs_rs1[0]
.sym 15629 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[7]
.sym 15634 soc.cpu.pcpi_rs2[15]
.sym 15639 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 15640 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 15642 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 15646 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 15647 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 15651 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 15652 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 15653 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 15654 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 15656 soc.cpu.pcpi_rs2[10]
.sym 15659 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 15660 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 15661 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 15662 soc.cpu.pcpi_rs2[14]
.sym 15664 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 15666 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[8]
.sym 15668 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 15669 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 15672 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[9]
.sym 15674 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 15675 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 15678 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[10]
.sym 15680 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 15681 soc.cpu.pcpi_rs2[10]
.sym 15684 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[11]
.sym 15686 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 15687 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 15690 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[12]
.sym 15692 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 15693 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 15696 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[13]
.sym 15698 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 15699 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 15702 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[14]
.sym 15704 soc.cpu.pcpi_rs2[14]
.sym 15705 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 15708 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[15]
.sym 15710 soc.cpu.pcpi_rs2[15]
.sym 15711 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 15716 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 15717 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 15718 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]
.sym 15719 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15720 soc.cpu.timer[6]
.sym 15721 soc.cpu.timer[7]
.sym 15722 soc.cpu.timer[5]
.sym 15723 soc.cpu.timer[2]
.sym 15726 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15727 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 15728 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 15729 soc.cpu.count_cycle[33]
.sym 15730 soc.cpu.reg_pc[7]
.sym 15731 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15732 soc.cpu.mem_la_wdata[6]
.sym 15735 soc.cpu.reg_pc[2]
.sym 15736 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 15738 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 15741 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 15742 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[3]
.sym 15743 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 15744 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 15745 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 15746 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 15747 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15749 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15750 soc.cpu.cpu_state[4]
.sym 15752 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[15]
.sym 15758 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 15761 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 15765 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 15767 soc.cpu.pcpi_rs2[16]
.sym 15768 soc.cpu.pcpi_rs2[22]
.sym 15769 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 15770 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 15771 soc.cpu.pcpi_rs2[17]
.sym 15772 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 15773 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 15775 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 15776 soc.cpu.pcpi_rs2[21]
.sym 15777 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 15780 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 15781 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 15788 soc.cpu.pcpi_rs2[18]
.sym 15789 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[16]
.sym 15791 soc.cpu.pcpi_rs2[16]
.sym 15792 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 15795 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[17]
.sym 15797 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 15798 soc.cpu.pcpi_rs2[17]
.sym 15801 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[18]
.sym 15803 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 15804 soc.cpu.pcpi_rs2[18]
.sym 15807 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[19]
.sym 15809 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 15810 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 15813 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[20]
.sym 15815 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 15816 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 15819 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[21]
.sym 15821 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 15822 soc.cpu.pcpi_rs2[21]
.sym 15825 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[22]
.sym 15827 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 15828 soc.cpu.pcpi_rs2[22]
.sym 15831 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[23]
.sym 15833 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 15834 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 15839 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 15840 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 15841 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 15842 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[1]
.sym 15843 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 15844 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3]
.sym 15845 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[0]
.sym 15846 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 15849 soc.cpu.instr_sub
.sym 15850 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 15851 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 15852 soc.cpu.mem_la_wdata[5]
.sym 15853 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 15855 soc.cpu.reg_pc[6]
.sym 15856 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 15858 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 15859 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 15860 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 15862 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]
.sym 15864 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 15865 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15866 soc.cpu.cpuregs_rs1[10]
.sym 15867 soc.cpu.cpuregs_rs1[7]
.sym 15868 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 15870 soc.cpu.count_cycle[42]
.sym 15871 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 15872 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 15873 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 15874 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 15875 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[23]
.sym 15884 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 15885 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 15887 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 15891 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 15892 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 15893 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 15894 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 15895 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 15897 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 15898 soc.cpu.pcpi_rs2[25]
.sym 15899 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 15900 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 15901 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 15905 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 15909 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15910 soc.cpu.pcpi_rs2[27]
.sym 15912 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[24]
.sym 15914 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 15915 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 15918 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[25]
.sym 15920 soc.cpu.pcpi_rs2[25]
.sym 15921 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 15924 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[26]
.sym 15926 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 15927 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 15930 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[27]
.sym 15932 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 15933 soc.cpu.pcpi_rs2[27]
.sym 15936 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[28]
.sym 15938 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 15939 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 15942 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[29]
.sym 15944 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 15945 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 15948 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[30]
.sym 15950 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 15951 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15954 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 15956 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 15957 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 15962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 15963 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 15964 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 15965 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[3]
.sym 15966 soc.cpu.timer[14]
.sym 15967 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15968 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15969 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 15972 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 15974 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 15975 soc.cpu.pcpi_rs2[22]
.sym 15976 soc.cpu.pcpi_rs2[17]
.sym 15978 soc.cpu.count_instr[13]
.sym 15979 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 15981 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 15983 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 15985 soc.cpu.cpu_state[4]
.sym 15987 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15988 soc.cpu.pcpi_rs2[10]
.sym 15989 soc.cpu.mem_la_wdata[3]
.sym 15990 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 15991 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 15992 soc.cpu.cpuregs_rs1[4]
.sym 15993 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 15994 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 15995 soc.cpu.pcpi_rs2[21]
.sym 15996 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[1]
.sym 15997 soc.cpu.timer[7]
.sym 15998 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 16004 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[0]
.sym 16008 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 16011 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 16014 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[3]
.sym 16016 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 16019 soc.cpu.is_sltiu_bltu_sltu
.sym 16020 soc.cpu.cpu_state[4]
.sym 16021 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 16022 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 16023 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[1]
.sym 16024 soc.cpu.instr_bne
.sym 16025 soc.cpu.instr_bgeu
.sym 16026 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 16028 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 16029 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 16030 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 16031 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 16033 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16036 soc.cpu.instr_bgeu
.sym 16037 soc.cpu.instr_bne
.sym 16038 soc.cpu.is_sltiu_bltu_sltu
.sym 16039 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 16042 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16043 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 16044 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 16045 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[1]
.sym 16048 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[1]
.sym 16049 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[0]
.sym 16050 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[3]
.sym 16051 soc.cpu.cpu_state[4]
.sym 16057 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 16060 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 16061 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 16062 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 16063 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 16066 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 16075 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 16078 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 16082 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 16083 clk$SB_IO_IN_$glb_clk
.sym 16085 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 16086 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 16087 soc.cpu.timer[13]
.sym 16088 soc.cpu.timer[15]
.sym 16089 soc.cpu.timer[4]
.sym 16090 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16091 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 16092 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 16094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 16095 soc.cpu.instr_bgeu
.sym 16096 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 16100 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[3]
.sym 16101 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 16102 soc.cpu.count_cycle[32]
.sym 16105 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 16108 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 16109 soc.cpu.timer[12]
.sym 16110 soc.cpu.pcpi_rs2[15]
.sym 16111 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 16112 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16113 soc.cpu.timer[14]
.sym 16114 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 16115 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16116 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 16117 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 16118 soc.cpu.reg_pc[15]
.sym 16119 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 16120 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 16127 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 16128 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 16129 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 16130 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 16131 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[0]
.sym 16132 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 16133 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 16134 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 16135 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 16136 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[0]
.sym 16138 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 16139 soc.cpu.reg_pc[11]
.sym 16141 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 16142 soc.cpu.cpuregs_rs1[11]
.sym 16143 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[3]
.sym 16144 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 16146 soc.cpu.cpu_state[4]
.sym 16148 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[3]
.sym 16149 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 16150 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 16151 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[1]
.sym 16152 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 16154 soc.cpu.is_lui_auipc_jal
.sym 16156 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[1]
.sym 16157 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 16159 soc.cpu.cpu_state[4]
.sym 16160 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[3]
.sym 16161 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[1]
.sym 16162 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[0]
.sym 16165 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 16166 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 16167 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 16168 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 16171 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 16172 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 16173 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[1]
.sym 16174 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 16177 soc.cpu.is_lui_auipc_jal
.sym 16178 soc.cpu.cpuregs_rs1[11]
.sym 16179 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 16180 soc.cpu.reg_pc[11]
.sym 16183 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 16184 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 16185 soc.cpu.cpu_state[4]
.sym 16186 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 16189 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[1]
.sym 16190 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 16191 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 16192 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 16198 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 16201 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[1]
.sym 16202 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[3]
.sym 16203 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[0]
.sym 16204 soc.cpu.cpu_state[4]
.sym 16205 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 16206 clk$SB_IO_IN_$glb_clk
.sym 16210 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 16211 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 16212 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 16213 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 16214 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 16215 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 16218 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 16221 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 16222 soc.cpu.count_instr[25]
.sym 16223 soc.cpu.timer[15]
.sym 16231 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 16232 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 16233 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 16234 soc.cpu.timer[15]
.sym 16235 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 16236 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 16237 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 16238 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 16239 soc.cpu.timer[8]
.sym 16240 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 16241 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 16242 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 16243 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 16252 soc.cpu.alu_out_SB_LUT4_O_24_I2[2]
.sym 16253 soc.cpu.mem_la_wdata[3]
.sym 16254 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 16256 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 16257 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 16258 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[1]
.sym 16259 soc.cpu.alu_out_SB_LUT4_O_24_I2[3]
.sym 16261 soc.cpu.alu_out_SB_LUT4_O_28_I1[2]
.sym 16262 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 16264 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16265 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 16266 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 16267 soc.cpu.mem_la_wdata[7]
.sym 16268 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 16269 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16271 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16272 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16275 soc.cpu.mem_la_wdata[7]
.sym 16276 soc.cpu.mem_la_wdata[3]
.sym 16278 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[0]
.sym 16279 soc.cpu.alu_out_SB_LUT4_O_28_I1[3]
.sym 16282 soc.cpu.mem_la_wdata[7]
.sym 16283 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 16288 soc.cpu.alu_out_SB_LUT4_O_24_I2[3]
.sym 16289 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 16290 soc.cpu.alu_out_SB_LUT4_O_24_I2[2]
.sym 16291 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16294 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16295 soc.cpu.mem_la_wdata[7]
.sym 16296 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 16297 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16301 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16302 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 16306 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[0]
.sym 16307 soc.cpu.alu_out_SB_LUT4_O_28_I1[2]
.sym 16308 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16309 soc.cpu.alu_out_SB_LUT4_O_28_I1[3]
.sym 16312 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 16313 soc.cpu.mem_la_wdata[3]
.sym 16318 soc.cpu.mem_la_wdata[3]
.sym 16319 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 16320 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16321 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16324 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 16325 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[1]
.sym 16326 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 16327 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 16329 clk$SB_IO_IN_$glb_clk
.sym 16331 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 16332 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 16333 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 16334 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 16335 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 16336 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 16337 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 16338 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 16342 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 16343 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 16345 soc.cpu.pcpi_rs2[27]
.sym 16346 soc.cpu.mem_la_wdata[7]
.sym 16347 soc.cpu.alu_out_q[7]
.sym 16349 soc.cpu.mem_la_wdata[3]
.sym 16351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 16352 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16353 soc.cpu.alu_out_q[3]
.sym 16354 soc.cpu.cpu_state[3]
.sym 16355 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 16356 soc.cpu.cpuregs_rs1[9]
.sym 16357 soc.cpu.timer[23]
.sym 16358 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16359 soc.cpu.cpuregs_rs1[8]
.sym 16360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 16361 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 16362 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[0]
.sym 16363 soc.cpu.is_lui_auipc_jal
.sym 16364 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 16365 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 16373 soc.cpu.timer[8]
.sym 16374 soc.cpu.cpuregs_rs1[11]
.sym 16380 soc.cpu.cpuregs_rs1[9]
.sym 16381 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 16382 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16384 soc.cpu.timer[10]
.sym 16385 soc.cpu.cpuregs_rs1[8]
.sym 16388 soc.cpu.cpuregs_rs1[12]
.sym 16390 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 16391 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 16392 soc.cpu.timer[9]
.sym 16394 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16395 soc.cpu.cpuregs_rs1[10]
.sym 16396 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 16397 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 16400 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 16401 soc.cpu.timer[11]
.sym 16402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 16403 soc.cpu.mem_la_wdata[6]
.sym 16405 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16406 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16407 soc.cpu.cpuregs_rs1[12]
.sym 16408 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 16411 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 16412 soc.cpu.cpuregs_rs1[8]
.sym 16413 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16414 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16417 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 16418 soc.cpu.cpuregs_rs1[10]
.sym 16419 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16420 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16423 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 16424 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 16425 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 16426 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 16429 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16430 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16431 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 16432 soc.cpu.cpuregs_rs1[9]
.sym 16435 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16436 soc.cpu.cpuregs_rs1[11]
.sym 16437 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 16438 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16441 soc.cpu.mem_la_wdata[6]
.sym 16444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 16447 soc.cpu.timer[10]
.sym 16448 soc.cpu.timer[11]
.sym 16449 soc.cpu.timer[8]
.sym 16450 soc.cpu.timer[9]
.sym 16452 clk$SB_IO_IN_$glb_clk
.sym 16453 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 16454 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 16455 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 16456 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 16457 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 16458 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 16459 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 16460 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 16461 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 16467 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 16468 soc.cpu.timer[11]
.sym 16470 soc.cpu.cpuregs_rs1[11]
.sym 16476 soc.cpu.timer[9]
.sym 16477 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 16478 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 16479 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 16480 soc.cpu.alu_out_q[13]
.sym 16481 soc.cpu.timer[19]
.sym 16482 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 16483 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16484 soc.cpu.timer[25]
.sym 16485 soc.cpu.mem_la_wdata[3]
.sym 16486 soc.cpu.timer[17]
.sym 16487 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 16488 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 16489 soc.cpu.timer[30]
.sym 16496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 16497 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 16498 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16499 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16501 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 16502 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 16504 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 16505 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 16507 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 16508 soc.cpu.cpuregs_rs1[12]
.sym 16509 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 16510 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16511 soc.cpu.reg_pc[9]
.sym 16512 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 16513 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 16516 soc.cpu.cpuregs_rs1[9]
.sym 16517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 16518 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16519 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 16520 soc.cpu.cpu_state[4]
.sym 16521 soc.cpu.reg_pc[12]
.sym 16522 soc.cpu.mem_la_wdata[5]
.sym 16523 soc.cpu.is_lui_auipc_jal
.sym 16526 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 16528 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 16529 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 16530 soc.cpu.cpu_state[4]
.sym 16531 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 16534 soc.cpu.is_lui_auipc_jal
.sym 16535 soc.cpu.cpuregs_rs1[12]
.sym 16536 soc.cpu.reg_pc[12]
.sym 16537 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 16542 soc.cpu.mem_la_wdata[5]
.sym 16543 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 16546 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 16547 soc.cpu.cpu_state[4]
.sym 16548 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 16549 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 16552 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16553 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16554 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 16555 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16558 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 16559 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 16560 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 16561 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16564 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 16565 soc.cpu.is_lui_auipc_jal
.sym 16566 soc.cpu.reg_pc[9]
.sym 16567 soc.cpu.cpuregs_rs1[9]
.sym 16570 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 16571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 16572 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 16573 soc.cpu.cpu_state[4]
.sym 16575 clk$SB_IO_IN_$glb_clk
.sym 16577 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 16578 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 16579 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 16580 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 16581 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 16582 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 16583 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 16584 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 16588 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 16589 soc.cpu.pcpi_rs2[14]
.sym 16591 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 16592 soc.cpu.mem_la_wdata[4]
.sym 16594 soc.cpu.irq_pending[2]
.sym 16595 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 16601 soc.cpu.alu_out_SB_LUT4_O_21_I2[2]
.sym 16602 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 16603 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 16604 soc.cpu.timer[31]
.sym 16605 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 16606 soc.cpu.timer[29]
.sym 16607 soc.cpu.timer[26]
.sym 16608 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 16609 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 16611 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 16612 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 16618 soc.cpu.alu_out_SB_LUT4_O_20_I2[1]
.sym 16619 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 16620 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 16621 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 16622 soc.cpu.cpu_state[3]
.sym 16623 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 16624 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 16625 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 16626 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 16627 soc.cpu.cpu_state[2]
.sym 16628 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 16632 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 16633 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 16634 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16635 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16636 soc.cpu.instr_sub
.sym 16637 soc.cpu.cpu_state[6]
.sym 16638 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 16640 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 16643 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16644 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16645 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 16646 soc.cpu.cpu_state[4]
.sym 16648 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 16651 soc.cpu.instr_sub
.sym 16652 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 16653 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 16654 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16657 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16658 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 16659 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 16660 soc.cpu.instr_sub
.sym 16663 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16664 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16665 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 16666 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 16669 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 16670 soc.cpu.alu_out_SB_LUT4_O_20_I2[1]
.sym 16671 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 16672 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16675 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 16676 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 16677 soc.cpu.instr_sub
.sym 16678 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16681 soc.cpu.cpu_state[4]
.sym 16682 soc.cpu.cpu_state[3]
.sym 16683 soc.cpu.cpu_state[6]
.sym 16684 soc.cpu.cpu_state[2]
.sym 16687 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 16688 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16689 soc.cpu.instr_sub
.sym 16690 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 16693 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 16694 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 16695 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16696 soc.cpu.instr_sub
.sym 16698 clk$SB_IO_IN_$glb_clk
.sym 16700 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 16701 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 16702 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 16703 soc.cpu.mem_la_wdata[3]
.sym 16704 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 16705 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 16706 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 16707 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 16709 soc.cpu.cpu_state[2]
.sym 16710 soc.cpu.cpu_state[2]
.sym 16714 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 16716 soc.cpu.mem_la_wdata[6]
.sym 16717 soc.cpu.cpuregs_rs1[12]
.sym 16719 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16720 soc.cpu.alu_out_q[11]
.sym 16724 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 16725 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 16726 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 16727 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 16728 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 16729 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 16730 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16731 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 16732 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 16733 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 16734 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 16735 soc.cpu.timer[20]
.sym 16743 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 16744 soc.cpu.pcpi_rs2[10]
.sym 16745 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 16747 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 16748 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16750 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 16752 soc.cpu.pcpi_rs2[10]
.sym 16754 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 16755 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 16756 soc.cpu.pcpi_rs2[16]
.sym 16757 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 16759 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 16761 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 16764 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16769 soc.cpu.instr_sub
.sym 16771 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16772 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 16774 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 16775 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 16780 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16781 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 16782 soc.cpu.instr_sub
.sym 16783 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 16788 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 16792 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16793 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 16794 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16795 soc.cpu.pcpi_rs2[10]
.sym 16800 soc.cpu.pcpi_rs2[16]
.sym 16804 soc.cpu.instr_sub
.sym 16805 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 16806 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16807 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 16810 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 16811 soc.cpu.pcpi_rs2[10]
.sym 16816 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16817 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 16818 soc.cpu.instr_sub
.sym 16819 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 16823 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 16824 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 16825 soc.cpu.alu_out_SB_LUT4_O_I2[3]
.sym 16826 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 16827 soc.cpu.alu_out_SB_LUT4_O_I1[3]
.sym 16828 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 16829 soc.cpu.alu_out_SB_LUT4_O_I1[1]
.sym 16830 soc.cpu.alu_out_q[31]
.sym 16835 soc.cpu.pcpi_rs2[10]
.sym 16836 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 16838 soc.cpu.mem_la_wdata[3]
.sym 16839 soc.cpu.mem_la_wdata[7]
.sym 16840 soc.cpu.mem_la_wdata[5]
.sym 16842 soc.cpu.count_cycle[60]
.sym 16843 soc.cpu.count_cycle[28]
.sym 16845 soc.cpu.reg_pc[9]
.sym 16848 soc.cpu.pcpi_rs2[22]
.sym 16849 soc.cpu.timer[23]
.sym 16850 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[0]
.sym 16851 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 16852 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 16853 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 16854 soc.cpu.is_lui_auipc_jal
.sym 16855 $PACKER_VCC_NET
.sym 16856 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 16857 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16858 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 16864 soc.cpu.alu_out_SB_LUT4_O_20_I2[1]
.sym 16865 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 16866 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 16867 soc.cpu.alu_out_SB_LUT4_O_21_I2[3]
.sym 16868 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 16870 soc.cpu.alu_out_SB_LUT4_O_22_I2[3]
.sym 16871 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 16872 soc.cpu.alu_out_SB_LUT4_O_22_I2[2]
.sym 16873 soc.cpu.alu_out_SB_LUT4_O_21_I2[2]
.sym 16874 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16875 soc.cpu.alu_out_SB_LUT4_O_I1[2]
.sym 16876 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 16878 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 16879 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 16882 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16883 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16884 soc.cpu.alu_out_SB_LUT4_O_I1[3]
.sym 16886 soc.cpu.instr_sub
.sym 16888 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[2]
.sym 16889 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 16890 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 16892 soc.cpu.alu_out_SB_LUT4_O_22_I1[0]
.sym 16893 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16894 soc.cpu.alu_out_SB_LUT4_O_I1[1]
.sym 16897 soc.cpu.alu_out_SB_LUT4_O_20_I2[1]
.sym 16898 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 16899 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 16900 soc.cpu.alu_out_SB_LUT4_O_22_I1[0]
.sym 16903 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16904 soc.cpu.instr_sub
.sym 16905 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 16906 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 16909 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16910 soc.cpu.alu_out_SB_LUT4_O_22_I2[2]
.sym 16911 soc.cpu.alu_out_SB_LUT4_O_22_I2[3]
.sym 16912 soc.cpu.alu_out_SB_LUT4_O_22_I1[0]
.sym 16915 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[2]
.sym 16917 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 16918 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 16922 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 16923 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 16927 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 16928 soc.cpu.alu_out_SB_LUT4_O_I1[2]
.sym 16929 soc.cpu.alu_out_SB_LUT4_O_I1[1]
.sym 16930 soc.cpu.alu_out_SB_LUT4_O_I1[3]
.sym 16933 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 16934 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 16935 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16936 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16939 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 16940 soc.cpu.alu_out_SB_LUT4_O_21_I2[2]
.sym 16941 soc.cpu.alu_out_SB_LUT4_O_21_I2[3]
.sym 16942 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16944 clk$SB_IO_IN_$glb_clk
.sym 16946 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 16947 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 16948 $PACKER_VCC_NET
.sym 16950 soc.cpu.alu_out_SB_LUT4_O_9_I2[3]
.sym 16951 soc.cpu.timer[20]
.sym 16952 soc.cpu.timer[18]
.sym 16953 soc.cpu.timer[23]
.sym 16954 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 16956 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 16957 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 16958 soc.cpu.count_cycle[51]
.sym 16959 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 16964 soc.cpu.cpu_state[6]
.sym 16965 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 16966 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 16970 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16971 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 16972 soc.cpu.pcpi_rs2[21]
.sym 16973 soc.cpu.timer[19]
.sym 16974 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 16975 soc.cpu.timer[25]
.sym 16976 soc.cpu.cpuregs_rs1[23]
.sym 16977 soc.cpu.timer[17]
.sym 16978 soc.cpu.alu_out_q[14]
.sym 16979 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 16980 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 16981 soc.cpu.timer[30]
.sym 16988 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16989 soc.cpu.pcpi_rs2[14]
.sym 16990 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 16991 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 16992 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 16993 soc.cpu.alu_out_SB_LUT4_O_17_I1[3]
.sym 16994 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 16997 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 16998 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 16999 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 17000 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 17001 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 17002 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17003 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[3]
.sym 17004 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 17006 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 17007 soc.cpu.alu_out_SB_LUT4_O_9_I2[3]
.sym 17008 soc.cpu.pcpi_rs2[22]
.sym 17009 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 17010 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[0]
.sym 17011 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 17012 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 17014 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 17016 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 17017 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17018 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17020 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17021 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 17022 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 17023 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 17026 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 17027 soc.cpu.pcpi_rs2[14]
.sym 17028 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17029 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17032 soc.cpu.alu_out_SB_LUT4_O_9_I2[3]
.sym 17033 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17034 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 17035 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 17038 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 17039 soc.cpu.pcpi_rs2[14]
.sym 17044 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 17047 soc.cpu.pcpi_rs2[22]
.sym 17050 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 17051 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 17052 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 17053 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 17056 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 17057 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[0]
.sym 17058 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[3]
.sym 17059 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 17062 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 17063 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 17064 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 17065 soc.cpu.alu_out_SB_LUT4_O_17_I1[3]
.sym 17067 clk$SB_IO_IN_$glb_clk
.sym 17069 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 17070 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17071 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[1]
.sym 17072 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 17073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 17074 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 17075 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[0]
.sym 17076 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 17077 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 17079 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17080 soc.cpu.is_sll_srl_sra
.sym 17081 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[3]
.sym 17082 soc.cpu.cpu_state[6]
.sym 17083 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 17086 soc.cpu.count_cycle[20]
.sym 17087 soc.cpu.reg_pc[13]
.sym 17088 $PACKER_VCC_NET
.sym 17089 soc.cpu.cpuregs_wrdata[9]
.sym 17090 soc.cpu.irq_pending[2]
.sym 17091 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[3]
.sym 17092 $PACKER_VCC_NET
.sym 17093 soc.cpu.timer[29]
.sym 17094 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17095 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 17096 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 17097 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 17098 soc.cpu.timer[26]
.sym 17099 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 17100 soc.cpu.timer[31]
.sym 17101 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 17102 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17103 soc.cpu.timer[23]
.sym 17104 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17111 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 17112 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17113 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 17115 soc.cpu.pcpi_rs2[16]
.sym 17116 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17118 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 17120 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 17121 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 17122 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 17123 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 17124 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17126 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17127 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 17128 soc.cpu.alu_out_SB_LUT4_O_10_I2[3]
.sym 17129 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 17130 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 17131 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 17132 soc.cpu.pcpi_rs2[21]
.sym 17134 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 17135 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 17136 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17137 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 17139 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 17140 soc.cpu.instr_bgeu
.sym 17143 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17144 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 17145 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17146 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 17149 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17150 soc.cpu.alu_out_SB_LUT4_O_10_I2[3]
.sym 17151 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 17152 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 17155 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17156 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17157 soc.cpu.pcpi_rs2[21]
.sym 17158 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 17161 soc.cpu.pcpi_rs2[16]
.sym 17163 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 17167 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17168 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17169 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17170 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 17173 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 17174 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 17175 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 17176 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 17179 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 17180 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 17181 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 17182 soc.cpu.instr_bgeu
.sym 17186 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 17187 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 17190 clk$SB_IO_IN_$glb_clk
.sym 17192 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 17193 soc.cpu.timer[22]
.sym 17194 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 17195 soc.cpu.timer[17]
.sym 17196 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 17197 soc.cpu.timer[28]
.sym 17198 soc.cpu.timer[29]
.sym 17199 soc.cpu.timer[16]
.sym 17200 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 17202 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17203 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 17204 soc.cpu.cpuregs_wrdata[11]
.sym 17205 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 17206 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 17207 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 17208 soc.cpu.pcpi_rs2[17]
.sym 17209 soc.cpu.decoded_imm[2]
.sym 17210 soc.cpu.decoded_imm[1]
.sym 17213 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17214 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 17215 soc.cpu.cpu_state[4]
.sym 17216 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17217 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 17218 soc.cpu.alu_out_q[18]
.sym 17220 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 17221 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 17222 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17223 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 17224 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 17225 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17226 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 17227 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 17233 soc.cpu.alu_out_SB_LUT4_O_4_I1[3]
.sym 17235 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 17236 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 17237 soc.cpu.alu_out_SB_LUT4_O_13_I2[3]
.sym 17240 soc.cpu.pcpi_rs2[16]
.sym 17243 soc.cpu.alu_out_SB_LUT4_O_13_I2[2]
.sym 17244 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17245 soc.cpu.pcpi_rs2[27]
.sym 17246 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 17247 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 17248 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17250 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 17251 soc.cpu.pcpi_rs2[17]
.sym 17252 soc.cpu.alu_out_SB_LUT4_O_15_I2[3]
.sym 17253 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17254 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 17255 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 17256 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17257 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 17258 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 17259 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 17260 soc.cpu.pcpi_rs2[18]
.sym 17263 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17266 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 17267 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 17268 soc.cpu.alu_out_SB_LUT4_O_4_I1[3]
.sym 17269 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 17273 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 17275 soc.cpu.pcpi_rs2[18]
.sym 17278 soc.cpu.pcpi_rs2[17]
.sym 17279 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 17280 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17281 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 17284 soc.cpu.pcpi_rs2[16]
.sym 17285 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17286 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17287 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 17290 soc.cpu.pcpi_rs2[18]
.sym 17291 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17292 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 17293 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17296 soc.cpu.alu_out_SB_LUT4_O_13_I2[2]
.sym 17297 soc.cpu.alu_out_SB_LUT4_O_13_I2[3]
.sym 17298 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 17299 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17303 soc.cpu.pcpi_rs2[27]
.sym 17305 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 17308 soc.cpu.alu_out_SB_LUT4_O_15_I2[3]
.sym 17309 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17310 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 17311 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 17313 clk$SB_IO_IN_$glb_clk
.sym 17315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 17316 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 17317 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 17318 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[0]
.sym 17319 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 17320 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 17322 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 17323 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 17324 soc.cpu.irq_mask[22]
.sym 17325 soc.cpu.instr_sub
.sym 17327 soc.cpu.cpuregs_rs1[29]
.sym 17328 soc.cpu.timer[29]
.sym 17329 soc.cpu.pcpi_rs2[27]
.sym 17330 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17331 soc.cpu.cpuregs_waddr[0]
.sym 17332 soc.cpu.cpu_state[3]
.sym 17333 soc.cpu.pcpi_rs2[27]
.sym 17334 soc.cpu.cpuregs_wrdata[2]
.sym 17338 soc.cpu.pcpi_rs2[22]
.sym 17339 soc.cpu.reg_pc[23]
.sym 17340 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17341 soc.cpu.reg_pc[22]
.sym 17342 soc.cpu.cpuregs_rs1[28]
.sym 17343 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 17344 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17345 soc.cpu.timer[28]
.sym 17346 soc.cpu.cpuregs_rs1[21]
.sym 17347 soc.cpu.pcpi_rs2[22]
.sym 17349 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17350 soc.cpu.is_lui_auipc_jal
.sym 17357 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17358 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 17359 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 17361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 17362 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17364 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17365 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17366 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 17368 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17371 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 17372 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 17374 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17377 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17378 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 17379 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 17380 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17381 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 17382 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 17383 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17385 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 17386 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17387 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 17389 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 17390 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17391 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 17392 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17395 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17396 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 17397 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17398 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17401 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 17402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 17403 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 17404 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17407 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 17408 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17409 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17410 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17413 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17414 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17415 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17416 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 17419 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 17422 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 17425 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 17426 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17427 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17428 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 17431 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17432 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 17433 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17434 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 17436 clk$SB_IO_IN_$glb_clk
.sym 17438 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 17439 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 17440 soc.cpu.do_waitirq
.sym 17441 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 17442 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 17443 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[3]
.sym 17444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 17445 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[3]
.sym 17446 soc.cpu.reg_next_pc[0]
.sym 17447 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17448 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17450 soc.cpu.cpu_state[4]
.sym 17451 UART_RX_SB_LUT4_I1_I0[3]
.sym 17452 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 17453 soc.cpu.alu_out_q[26]
.sym 17454 soc.cpu.cpu_state[4]
.sym 17455 soc.cpu.alu_out_q[16]
.sym 17456 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 17457 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 17459 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 17461 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 17462 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17463 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 17464 soc.cpu.decoder_trigger
.sym 17465 soc.cpu.cpu_state[2]
.sym 17466 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17467 soc.cpu.cpuregs_rs1[23]
.sym 17468 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17469 soc.cpu.timer[19]
.sym 17470 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 17471 soc.cpu.timer[25]
.sym 17472 soc.cpu.cpuregs_rs1[22]
.sym 17473 soc.cpu.timer[30]
.sym 17480 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 17481 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 17482 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 17483 soc.cpu.cpu_state[4]
.sym 17484 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17485 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 17486 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17487 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 17488 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 17489 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 17490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 17491 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 17492 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17493 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[3]
.sym 17494 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17495 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 17497 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 17498 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 17500 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 17501 soc.cpu.cpu_state[6]
.sym 17502 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 17503 soc.cpu.cpu_state[4]
.sym 17504 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 17506 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 17508 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[3]
.sym 17509 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17510 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[3]
.sym 17512 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17513 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17514 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 17515 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 17518 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 17520 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 17521 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 17524 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 17525 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 17526 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17527 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 17530 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17531 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17532 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 17533 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17536 soc.cpu.cpu_state[6]
.sym 17537 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17538 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 17539 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 17542 soc.cpu.cpu_state[4]
.sym 17543 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[3]
.sym 17544 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 17545 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 17548 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 17549 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 17550 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[3]
.sym 17551 soc.cpu.cpu_state[4]
.sym 17554 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 17555 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 17556 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[3]
.sym 17557 soc.cpu.cpu_state[4]
.sym 17558 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 17559 clk$SB_IO_IN_$glb_clk
.sym 17561 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 17562 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 17563 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I3_O[2]
.sym 17564 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 17565 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 17566 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 17567 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17568 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 17571 soc.cpu.instr_bgeu
.sym 17572 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17573 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 17575 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 17577 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 17578 soc.cpu.cpu_state[6]
.sym 17579 soc.cpu.cpuregs_rs1[17]
.sym 17585 soc.cpu.timer[26]
.sym 17586 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 17587 soc.cpu.timer[31]
.sym 17588 soc.cpu.timer[23]
.sym 17589 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 17590 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17591 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 17592 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 17593 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 17594 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17595 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 17596 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17602 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 17603 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 17604 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17606 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 17607 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 17609 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17610 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[3]
.sym 17611 soc.cpu.cpu_state[4]
.sym 17612 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17614 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17615 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 17616 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17617 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 17618 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 17620 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17621 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 17623 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17625 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 17628 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 17629 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 17631 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17633 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17635 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17636 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 17637 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 17638 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17641 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17642 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 17643 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17644 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17647 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17648 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17649 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 17650 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17653 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 17654 soc.cpu.cpu_state[4]
.sym 17655 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17656 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17659 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 17660 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17661 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17662 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 17665 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17667 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17668 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17671 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 17672 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 17673 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17674 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 17677 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 17678 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 17679 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[3]
.sym 17680 soc.cpu.cpu_state[4]
.sym 17681 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 17682 clk$SB_IO_IN_$glb_clk
.sym 17684 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 17685 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 17686 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 17687 soc.cpu.timer[19]
.sym 17688 soc.cpu.timer[25]
.sym 17689 soc.cpu.timer[30]
.sym 17690 soc.cpu.timer[26]
.sym 17691 soc.cpu.timer[31]
.sym 17696 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 17697 soc.cpu.cpu_state[4]
.sym 17698 soc.cpu.cpuregs_rs1[24]
.sym 17699 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 17700 soc.cpu.pcpi_rs2[17]
.sym 17701 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 17702 soc.cpu.cpu_state[4]
.sym 17703 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 17704 soc.cpu.pcpi_rs2[18]
.sym 17705 soc.cpu.cpu_state[2]
.sym 17708 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 17709 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17710 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 17712 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17713 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 17714 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17715 soc.cpu.alu_out_q[18]
.sym 17716 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 17717 soc.cpu.instr_rdinstrh
.sym 17718 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17719 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17725 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17727 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 17728 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17729 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 17730 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 17731 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 17732 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17733 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 17734 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 17735 soc.cpu.decoder_pseudo_trigger
.sym 17736 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 17737 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 17739 soc.cpu.instr_sll
.sym 17742 soc.cpu.decoder_trigger
.sym 17743 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17744 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17745 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 17747 soc.cpu.instr_slli
.sym 17749 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 17750 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 17751 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17752 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 17753 soc.cpu.cpu_state[4]
.sym 17754 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 17755 soc.cpu.cpu_state[5]
.sym 17759 soc.cpu.decoder_pseudo_trigger
.sym 17761 soc.cpu.decoder_trigger
.sym 17766 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17767 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 17770 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 17771 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 17772 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17773 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17776 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 17777 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 17778 soc.cpu.cpu_state[5]
.sym 17779 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 17782 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 17783 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 17785 soc.cpu.cpu_state[4]
.sym 17788 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17789 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17790 soc.cpu.cpu_state[4]
.sym 17791 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 17794 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 17795 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17796 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17797 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 17800 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17801 soc.cpu.instr_slli
.sym 17802 soc.cpu.instr_sll
.sym 17803 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 17804 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 17805 clk$SB_IO_IN_$glb_clk
.sym 17807 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 17808 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 17809 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 17810 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 17811 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 17812 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 17813 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 17814 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 17819 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 17821 soc.cpu.latched_is_lb
.sym 17822 soc.cpu.cpuregs_rs1[25]
.sym 17823 soc.cpu.cpuregs_rs1[19]
.sym 17824 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17825 soc.cpu.cpu_state[4]
.sym 17826 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 17827 soc.cpu.instr_sll
.sym 17829 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 17830 soc.cpu.pcpi_rs2[22]
.sym 17831 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 17832 soc.cpu.cpu_state[1]
.sym 17833 soc.cpu.timer[28]
.sym 17834 soc.cpu.cpuregs_rs1[28]
.sym 17835 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 17836 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17837 soc.cpu.cpu_state[1]
.sym 17838 soc.cpu.pcpi_rs2[22]
.sym 17839 soc.cpu.timer[26]
.sym 17840 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17841 soc.cpu.instr_jalr
.sym 17842 soc.cpu.is_lui_auipc_jal
.sym 17849 soc.cpu.cpu_state[2]
.sym 17850 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 17852 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17853 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 17854 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 17855 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 17857 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 17859 soc.cpu.cpu_state[5]
.sym 17860 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 17861 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 17862 soc.cpu.cpu_state[4]
.sym 17863 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17865 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I1[3]
.sym 17867 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 17869 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17870 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 17871 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 17872 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17874 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17877 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 17878 soc.cpu.mem_do_rinst
.sym 17879 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 17881 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 17883 soc.cpu.cpu_state[5]
.sym 17884 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I1[3]
.sym 17887 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 17890 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 17893 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 17894 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 17895 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 17896 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 17899 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17900 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17901 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 17902 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17905 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 17906 soc.cpu.cpu_state[2]
.sym 17907 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 17908 soc.cpu.cpu_state[4]
.sym 17911 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 17912 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 17913 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17914 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17919 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 17920 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17925 soc.cpu.mem_do_rinst
.sym 17926 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 17928 clk$SB_IO_IN_$glb_clk
.sym 17930 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 17931 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 17932 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 17933 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 17934 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 17935 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 17936 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 17937 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 17938 soc.cpu.instr_waitirq
.sym 17942 soc.cpu.cpu_state[3]
.sym 17943 soc.cpu.alu_out_SB_LUT4_O_31_I3[0]
.sym 17944 soc.cpu.cpu_state[3]
.sym 17947 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 17948 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 17951 soc.cpu.cpu_state[6]
.sym 17952 soc.cpu.mem_do_rinst
.sym 17953 soc.cpu.cpu_state[4]
.sym 17954 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 17955 soc.cpu.decoder_trigger
.sym 17956 soc.cpu.instr_lhu
.sym 17957 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17958 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 17959 soc.cpu.cpuregs_rs1[23]
.sym 17960 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17961 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 17962 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 17963 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 17964 soc.cpu.cpu_state[2]
.sym 17965 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 17971 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 17973 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[1]
.sym 17974 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 17976 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 17977 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17979 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3[2]
.sym 17981 soc.cpu.cpu_state[6]
.sym 17982 soc.cpu.cpu_state[5]
.sym 17984 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 17986 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 17987 soc.cpu.is_sll_srl_sra
.sym 17988 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 17989 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17992 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 17993 UART_RX_SB_LUT4_I1_I0[3]
.sym 17994 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 17995 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 17996 soc.cpu.mem_do_prefetch_SB_LUT4_I2_I3[3]
.sym 17997 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 18000 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 18001 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 18002 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 18004 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 18005 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 18006 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 18007 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 18010 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 18011 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 18016 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18017 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 18019 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3[2]
.sym 18022 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 18023 soc.cpu.cpu_state[5]
.sym 18024 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 18028 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 18030 UART_RX_SB_LUT4_I1_I0[3]
.sym 18034 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 18035 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 18036 soc.cpu.cpu_state[6]
.sym 18037 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 18040 soc.cpu.is_sll_srl_sra
.sym 18041 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 18042 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[1]
.sym 18043 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 18046 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 18047 soc.cpu.mem_do_prefetch_SB_LUT4_I2_I3[3]
.sym 18048 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 18049 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 18051 clk$SB_IO_IN_$glb_clk
.sym 18053 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 18054 soc.cpu.instr_sh_SB_LUT4_I1_O[3]
.sym 18055 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 18056 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 18057 soc.cpu.instr_sh
.sym 18058 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 18059 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 18060 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 18065 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 18066 UART_RX_SB_LUT4_I1_I0[3]
.sym 18067 soc.cpu.cpu_state[6]
.sym 18069 soc.cpu.cpu_state[2]
.sym 18070 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 18071 soc.cpu.cpuregs_rs1[19]
.sym 18072 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 18073 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 18074 soc.cpu.alu_out_q[19]
.sym 18075 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18076 soc.cpu.decoder_trigger
.sym 18077 soc.cpu.resetn_SB_LUT4_I3_O
.sym 18078 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 18079 soc.cpu.instr_sb
.sym 18081 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18083 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18085 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 18086 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 18087 soc.cpu.instr_lw
.sym 18088 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18098 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18100 $PACKER_GND_NET
.sym 18101 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_LUT4_I3_O[1]
.sym 18102 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 18103 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3[0]
.sym 18104 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18105 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 18106 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 18108 UART_RX_SB_LUT4_I1_I0[3]
.sym 18112 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 18113 soc.cpu.instr_lw
.sym 18115 soc.cpu.is_sll_srl_sra
.sym 18116 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 18117 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18119 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[2]
.sym 18121 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 18123 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18129 $PACKER_GND_NET
.sym 18133 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18134 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 18135 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_LUT4_I3_O[1]
.sym 18139 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[2]
.sym 18140 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 18142 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 18147 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18148 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18152 UART_RX_SB_LUT4_I1_I0[3]
.sym 18157 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_LUT4_I3_O[1]
.sym 18158 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 18160 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 18163 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3[0]
.sym 18164 soc.cpu.is_sll_srl_sra
.sym 18165 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 18166 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_LUT4_I3_O[1]
.sym 18169 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18171 soc.cpu.instr_lw
.sym 18173 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 18174 clk$SB_IO_IN_$glb_clk
.sym 18175 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18176 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18177 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 18178 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 18179 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 18180 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 18181 soc.cpu.instr_lhu_SB_LUT4_I2_1_O[2]
.sym 18182 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 18183 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 18188 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 18189 soc.cpu.cpu_state[2]
.sym 18190 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 18194 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 18197 soc.cpu.cpu_state[4]
.sym 18198 soc.cpu.alu_out_q[30]
.sym 18200 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 18201 soc.cpu.instr_rdinstrh
.sym 18202 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 18203 soc.cpu.instr_rdcycle
.sym 18205 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 18206 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 18207 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 18208 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 18209 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 18211 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 18217 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 18218 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3[0]
.sym 18219 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18220 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_I1_O[1]
.sym 18224 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 18227 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_I1_O[2]
.sym 18230 display.refresh_timer_state[0]
.sym 18231 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 18232 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 18233 soc.cpu.is_sll_srl_sra
.sym 18235 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 18236 soc.cpu.cpu_state[2]
.sym 18237 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18239 UART_RX_SB_LUT4_I1_I0[3]
.sym 18244 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_I1_O[1]
.sym 18245 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 18247 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 18250 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 18251 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 18253 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 18256 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 18258 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 18262 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 18264 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18268 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3[0]
.sym 18270 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 18271 UART_RX_SB_LUT4_I1_I0[3]
.sym 18274 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_I1_O[1]
.sym 18275 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_I1_O[2]
.sym 18276 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 18277 soc.cpu.cpu_state[2]
.sym 18281 display.refresh_timer_state[0]
.sym 18286 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18287 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_I1_O[2]
.sym 18288 soc.cpu.is_sll_srl_sra
.sym 18289 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_I1_O[1]
.sym 18292 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 18293 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18297 clk$SB_IO_IN_$glb_clk
.sym 18298 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 18299 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18302 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18303 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 18305 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 18313 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18314 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 18315 soc.cpu.latched_stalu
.sym 18316 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 18322 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 18323 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18325 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18326 soc.cpu.cpuregs_rs1[28]
.sym 18328 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 18329 soc.cpu.is_lui_auipc_jal
.sym 18330 soc.cpu.instr_sw
.sym 18331 UART_RX_SB_LUT4_I1_I0[3]
.sym 18332 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 18333 soc.cpu.instr_jalr
.sym 18334 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18340 soc.cpu.instr_bne
.sym 18341 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18343 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18344 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 18346 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 18351 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18353 soc.cpu.instr_blt
.sym 18354 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 18356 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18357 soc.cpu.instr_bge
.sym 18358 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[2]
.sym 18361 soc.cpu.instr_lw
.sym 18365 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18366 soc.cpu.instr_lbu_SB_LUT4_I1_O[1]
.sym 18367 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18369 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18370 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 18371 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18374 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18375 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18380 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18382 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18385 soc.cpu.instr_bne
.sym 18386 soc.cpu.instr_bge
.sym 18387 soc.cpu.instr_blt
.sym 18388 soc.cpu.instr_lw
.sym 18391 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18392 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18393 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18394 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18397 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18398 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18399 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18400 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18403 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18404 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18405 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18406 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18410 soc.cpu.instr_lbu_SB_LUT4_I1_O[1]
.sym 18411 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 18412 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 18415 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 18416 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[2]
.sym 18418 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 18419 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18420 clk$SB_IO_IN_$glb_clk
.sym 18422 soc.cpu.instr_rdinstrh
.sym 18423 soc.cpu.instr_rdcycle
.sym 18424 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[2]
.sym 18425 soc.cpu.instr_maskirq
.sym 18426 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 18427 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 18428 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 18429 soc.cpu.instr_rdcycleh
.sym 18431 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 18438 soc.cpu.mem_do_rinst
.sym 18439 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18441 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18443 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 18444 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 18448 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 18449 soc.cpu.is_alu_reg_imm
.sym 18450 soc.cpu.is_alu_reg_imm
.sym 18451 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18452 soc.cpu.instr_lhu
.sym 18453 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18454 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 18456 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 18457 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18463 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18465 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 18467 soc.cpu.instr_srl
.sym 18468 soc.cpu.instr_and
.sym 18469 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18470 soc.cpu.instr_andi
.sym 18471 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18473 soc.cpu.is_alu_reg_imm
.sym 18474 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18475 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 18476 soc.cpu.is_alu_reg_imm
.sym 18477 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 18478 soc.cpu.instr_slli
.sym 18481 soc.cpu.instr_srli
.sym 18482 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18485 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18488 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 18489 soc.cpu.instr_srli
.sym 18491 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 18492 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 18493 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 18496 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18498 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18502 soc.cpu.instr_andi
.sym 18504 soc.cpu.instr_and
.sym 18509 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18510 soc.cpu.is_alu_reg_imm
.sym 18511 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 18514 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18515 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18516 soc.cpu.is_alu_reg_imm
.sym 18520 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 18521 soc.cpu.instr_srli
.sym 18522 soc.cpu.instr_srl
.sym 18523 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18526 soc.cpu.instr_andi
.sym 18527 soc.cpu.instr_slli
.sym 18528 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18529 soc.cpu.instr_srli
.sym 18532 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 18533 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 18534 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 18535 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 18539 soc.cpu.is_alu_reg_imm
.sym 18540 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 18542 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18543 clk$SB_IO_IN_$glb_clk
.sym 18545 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18546 soc.cpu.instr_lhu
.sym 18547 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18548 soc.cpu.instr_sw
.sym 18549 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 18550 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18551 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 18552 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 18553 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 18557 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18558 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 18560 soc.cpu.instr_maskirq
.sym 18561 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18562 soc.cpu.instr_rdcycleh
.sym 18565 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18566 soc.cpu.alu_out_q[27]
.sym 18567 UART_RX_SB_LUT4_I1_I0[3]
.sym 18571 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18572 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18575 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 18577 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 18588 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18589 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18591 soc.cpu.instr_and
.sym 18597 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18599 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18600 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 18604 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18605 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18606 soc.cpu.instr_srl
.sym 18607 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18608 soc.cpu.instr_or
.sym 18609 soc.cpu.is_alu_reg_imm
.sym 18612 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18613 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18615 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18617 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18619 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18620 soc.cpu.is_alu_reg_imm
.sym 18621 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18622 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18625 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18626 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18627 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18631 soc.cpu.instr_or
.sym 18632 soc.cpu.instr_and
.sym 18633 soc.cpu.instr_srl
.sym 18634 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 18637 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18638 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18639 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18640 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18643 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18645 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18649 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18650 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18651 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18652 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18655 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18656 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18657 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18661 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18662 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18663 soc.cpu.is_alu_reg_imm
.sym 18664 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18665 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18666 clk$SB_IO_IN_$glb_clk
.sym 18667 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18668 soc.cpu.instr_bltu
.sym 18669 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 18670 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18671 soc.cpu.instr_beq
.sym 18672 soc.cpu.instr_ori
.sym 18673 soc.cpu.instr_addi
.sym 18674 soc.cpu.instr_or
.sym 18675 soc.cpu.instr_xori
.sym 18676 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 18680 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18682 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18685 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 18688 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18691 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18710 soc.cpu.instr_sub
.sym 18715 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18717 soc.cpu.instr_xor
.sym 18719 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18722 soc.cpu.instr_sll
.sym 18727 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18728 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18729 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18734 soc.cpu.instr_add
.sym 18736 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18737 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18738 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18740 soc.cpu.instr_xori
.sym 18742 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18743 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18744 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18745 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18749 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18750 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18754 soc.cpu.instr_add
.sym 18755 soc.cpu.instr_sub
.sym 18756 soc.cpu.instr_sll
.sym 18757 soc.cpu.instr_xor
.sym 18766 soc.cpu.instr_xori
.sym 18767 soc.cpu.instr_xor
.sym 18772 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18773 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18774 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18775 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18788 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18789 clk$SB_IO_IN_$glb_clk
.sym 18790 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18799 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18802 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18810 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 18818 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18907 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 18910 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 18912 soc.cpu.timer[13]
.sym 18913 soc.cpu.timer[1]
.sym 18914 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 18915 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 18925 soc.cpu.resetn_SB_LUT4_I3_O
.sym 19029 soc.cpu.timer[2]
.sym 19031 iomem_wdata[11]
.sym 19032 iomem_wdata[7]
.sym 19035 iomem_wdata[14]
.sym 19036 soc.memory.wen[0]
.sym 19039 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 19061 soc.cpu.cpuregs_rs1[1]
.sym 19065 soc.cpu.is_lui_auipc_jal
.sym 19068 soc.cpu.cpuregs_rs1[3]
.sym 19070 soc.cpu.decoded_imm[0]
.sym 19078 soc.cpu.instr_maskirq
.sym 19079 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 19081 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19082 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19085 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19096 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 19108 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19111 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 19117 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 19159 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 19160 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 19161 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19162 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 19178 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[1]
.sym 19180 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[2]
.sym 19181 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[1]
.sym 19182 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1]
.sym 19183 soc.cpu.count_instr[0]
.sym 19184 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[1]
.sym 19185 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[3]
.sym 19188 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19189 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 19191 iomem_wdata[12]
.sym 19192 iomem_wdata[4]
.sym 19193 iomem_wdata[11]
.sym 19194 iomem_addr[9]
.sym 19196 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19197 iomem_wdata[9]
.sym 19199 iomem_addr[12]
.sym 19201 iomem_wdata[0]
.sym 19204 soc.cpu.reg_next_pc[0]
.sym 19205 soc.cpu.is_lui_auipc_jal
.sym 19208 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 19209 soc.cpu.instr_rdcycleh
.sym 19210 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 19213 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 19221 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 19222 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 19223 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19224 soc.cpu.cpu_state[4]
.sym 19227 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 19229 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[0]
.sym 19230 soc.cpu.reg_next_pc[0]
.sym 19231 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3[3]
.sym 19232 soc.cpu.cpu_state[4]
.sym 19233 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 19234 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 19235 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[1]
.sym 19236 soc.cpu.decoded_imm[0]
.sym 19239 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 19240 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19242 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 19243 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[1]
.sym 19246 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[2]
.sym 19247 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19248 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[0]
.sym 19250 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[2]
.sym 19252 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[0]
.sym 19253 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[1]
.sym 19258 soc.cpu.decoded_imm[0]
.sym 19259 soc.cpu.reg_next_pc[0]
.sym 19264 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19265 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 19266 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 19267 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 19270 soc.cpu.cpu_state[4]
.sym 19271 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[2]
.sym 19272 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19273 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[1]
.sym 19276 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 19277 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 19278 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 19279 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19282 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3[3]
.sym 19283 soc.cpu.cpu_state[4]
.sym 19284 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 19285 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19288 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[2]
.sym 19289 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[0]
.sym 19290 soc.cpu.cpu_state[4]
.sym 19294 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 19296 soc.cpu.decoded_imm[0]
.sym 19298 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 19299 clk$SB_IO_IN_$glb_clk
.sym 19301 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[1]
.sym 19302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 19303 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19304 soc.cpu.count_cycle[0]
.sym 19305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 19306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 19308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19311 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19312 soc.cpu.cpuregs_raddr2[4]
.sym 19313 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 19316 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 19317 soc.cpu.mem_la_wdata[0]
.sym 19318 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[3]
.sym 19319 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19321 iomem_addr[8]
.sym 19322 soc.cpu.cpuregs_rs1[0]
.sym 19325 soc.cpu.timer[0]
.sym 19327 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 19329 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 19331 soc.cpu.count_instr[0]
.sym 19333 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 19334 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 19342 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 19343 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19346 soc.cpu.timer[0]
.sym 19348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 19349 soc.cpu.timer[1]
.sym 19350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 19352 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 19354 soc.cpu.timer[0]
.sym 19356 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 19357 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 19360 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19361 soc.cpu.cpu_state[3]
.sym 19362 $PACKER_VCC_NET
.sym 19363 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19364 soc.cpu.irq_pending[0]
.sym 19365 soc.cpu.cpuregs_rs1[0]
.sym 19369 soc.cpu.cpu_state[4]
.sym 19370 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 19373 soc.cpu.cpuregs_rs1[1]
.sym 19375 soc.cpu.cpu_state[4]
.sym 19376 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19377 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 19378 soc.cpu.cpu_state[3]
.sym 19381 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 19387 $PACKER_VCC_NET
.sym 19388 soc.cpu.timer[0]
.sym 19390 soc.cpu.timer[1]
.sym 19394 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 19399 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19400 soc.cpu.cpuregs_rs1[0]
.sym 19401 soc.cpu.timer[0]
.sym 19402 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19405 soc.cpu.timer[1]
.sym 19407 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 19411 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 19413 soc.cpu.irq_pending[0]
.sym 19414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 19417 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19418 soc.cpu.cpuregs_rs1[1]
.sym 19419 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 19420 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19422 clk$SB_IO_IN_$glb_clk
.sym 19423 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 19425 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19426 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 19427 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[3]
.sym 19428 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[1]
.sym 19429 soc.cpu.irq_mask[1]
.sym 19430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 19431 soc.cpu.irq_mask[2]
.sym 19435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]
.sym 19436 iomem_addr[12]
.sym 19437 iomem_addr[13]
.sym 19439 soc.cpu.count_cycle[0]
.sym 19442 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 19443 iomem_addr[10]
.sym 19444 iomem_addr[7]
.sym 19445 iomem_wdata[6]
.sym 19446 iomem_addr[10]
.sym 19447 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19448 soc.cpu.count_instr[6]
.sym 19449 soc.cpu.timer[5]
.sym 19450 soc.cpu.cpuregs_rs1[5]
.sym 19452 iomem_addr[16]
.sym 19453 soc.cpu.cpuregs_rs1[3]
.sym 19454 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[3]
.sym 19455 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 19456 soc.cpu.decoded_imm[0]
.sym 19457 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19458 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19459 soc.cpu.cpuregs_rs1[1]
.sym 19465 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 19467 soc.cpu.decoded_imm[0]
.sym 19468 soc.cpu.cpuregs_rs1[5]
.sym 19469 soc.cpu.timer[0]
.sym 19470 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 19471 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 19472 soc.cpu.timer[1]
.sym 19473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 19474 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 19475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]
.sym 19478 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 19479 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 19480 soc.cpu.timer[2]
.sym 19481 soc.cpu.is_lui_auipc_jal
.sym 19483 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 19484 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 19486 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 19487 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 19488 soc.cpu.instr_maskirq
.sym 19489 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 19490 soc.cpu.reg_pc[5]
.sym 19491 soc.cpu.count_instr[0]
.sym 19492 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19494 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 19495 soc.cpu.cpu_state[4]
.sym 19496 soc.cpu.irq_mask[2]
.sym 19498 soc.cpu.is_lui_auipc_jal
.sym 19499 soc.cpu.cpuregs_rs1[5]
.sym 19500 soc.cpu.reg_pc[5]
.sym 19501 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 19504 soc.cpu.instr_maskirq
.sym 19505 soc.cpu.timer[2]
.sym 19506 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 19507 soc.cpu.irq_mask[2]
.sym 19510 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 19512 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 19516 soc.cpu.cpu_state[4]
.sym 19517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 19518 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 19519 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 19523 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 19525 soc.cpu.count_instr[0]
.sym 19528 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 19529 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 19531 soc.cpu.decoded_imm[0]
.sym 19534 soc.cpu.timer[0]
.sym 19535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]
.sym 19536 soc.cpu.timer[2]
.sym 19537 soc.cpu.timer[1]
.sym 19540 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 19541 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 19542 soc.cpu.cpu_state[4]
.sym 19543 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19544 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 19545 clk$SB_IO_IN_$glb_clk
.sym 19548 soc.cpu.count_instr[1]
.sym 19549 soc.cpu.count_instr[2]
.sym 19550 soc.cpu.count_instr[3]
.sym 19551 soc.cpu.count_instr[4]
.sym 19552 soc.cpu.count_instr[5]
.sym 19553 soc.cpu.count_instr[6]
.sym 19554 soc.cpu.count_instr[7]
.sym 19556 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 19557 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 19560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 19561 soc.cpu.mem_la_wdata[0]
.sym 19562 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[3]
.sym 19563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19565 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 19566 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 19567 soc.cpu.cpuregs_rs1[7]
.sym 19568 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 19570 iomem_addr[15]
.sym 19571 soc.cpu.timer[6]
.sym 19572 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 19573 soc.cpu.count_instr[15]
.sym 19574 soc.cpu.instr_maskirq
.sym 19575 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 19576 soc.cpu.instr_rdinstrh
.sym 19577 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 19578 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19579 $PACKER_VCC_NET
.sym 19581 soc.cpu.irq_mask[2]
.sym 19582 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19590 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19592 soc.cpu.timer[6]
.sym 19593 soc.cpu.timer[7]
.sym 19594 soc.cpu.timer[5]
.sym 19597 soc.cpu.timer[0]
.sym 19598 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19599 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 19600 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 19601 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 19602 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19603 soc.cpu.reg_pc[6]
.sym 19604 soc.cpu.cpuregs_rs1[7]
.sym 19605 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19606 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19608 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 19609 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19610 soc.cpu.cpuregs_rs1[5]
.sym 19612 soc.cpu.cpuregs_rs1[6]
.sym 19613 soc.cpu.cpuregs_rs1[3]
.sym 19614 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 19616 soc.cpu.timer[4]
.sym 19617 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19618 soc.cpu.is_lui_auipc_jal
.sym 19619 soc.cpu.cpuregs_rs1[2]
.sym 19621 soc.cpu.timer[6]
.sym 19622 soc.cpu.timer[7]
.sym 19623 soc.cpu.timer[5]
.sym 19624 soc.cpu.timer[4]
.sym 19627 soc.cpu.cpuregs_rs1[6]
.sym 19628 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 19629 soc.cpu.is_lui_auipc_jal
.sym 19630 soc.cpu.reg_pc[6]
.sym 19633 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 19634 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19635 soc.cpu.cpuregs_rs1[3]
.sym 19636 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19639 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 19640 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 19641 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 19642 soc.cpu.timer[0]
.sym 19645 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19646 soc.cpu.cpuregs_rs1[6]
.sym 19647 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19648 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19651 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19652 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19653 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19654 soc.cpu.cpuregs_rs1[7]
.sym 19657 soc.cpu.cpuregs_rs1[5]
.sym 19658 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19659 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19660 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19663 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19664 soc.cpu.cpuregs_rs1[2]
.sym 19665 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19666 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 19668 clk$SB_IO_IN_$glb_clk
.sym 19669 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19670 soc.cpu.count_instr[8]
.sym 19671 soc.cpu.count_instr[9]
.sym 19672 soc.cpu.count_instr[10]
.sym 19673 soc.cpu.count_instr[11]
.sym 19674 soc.cpu.count_instr[12]
.sym 19675 soc.cpu.count_instr[13]
.sym 19676 soc.cpu.count_instr[14]
.sym 19677 soc.cpu.count_instr[15]
.sym 19679 soc.cpu.count_instr[5]
.sym 19680 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 19681 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 19683 iomem_addr[14]
.sym 19684 soc.cpu.timer[7]
.sym 19685 soc.cpu.count_cycle[23]
.sym 19688 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 19691 soc.cpu.mem_la_wdata[3]
.sym 19693 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 19694 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 19695 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19696 soc.cpu.instr_rdcycleh
.sym 19697 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 19698 soc.cpu.count_instr[4]
.sym 19700 soc.cpu.reg_next_pc[0]
.sym 19701 soc.cpu.cpuregs_raddr2[3]
.sym 19702 soc.cpu.timer[4]
.sym 19703 soc.cpu.instr_rdcycleh
.sym 19704 soc.cpu.is_lui_auipc_jal
.sym 19705 soc.cpu.cpuregs_rs1[2]
.sym 19711 soc.cpu.is_lui_auipc_jal
.sym 19712 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 19713 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 19715 soc.cpu.cpu_state[4]
.sym 19717 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19718 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 19719 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 19721 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 19722 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 19725 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 19726 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 19728 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 19730 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[1]
.sym 19731 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 19732 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3]
.sym 19733 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[0]
.sym 19736 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 19737 soc.cpu.cpuregs_rs1[10]
.sym 19738 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19739 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 19742 soc.cpu.reg_pc[10]
.sym 19745 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 19750 soc.cpu.cpuregs_rs1[10]
.sym 19751 soc.cpu.is_lui_auipc_jal
.sym 19752 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 19753 soc.cpu.reg_pc[10]
.sym 19758 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 19762 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 19763 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 19765 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 19768 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[0]
.sym 19769 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3]
.sym 19770 soc.cpu.cpu_state[4]
.sym 19771 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[1]
.sym 19774 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 19775 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 19777 soc.cpu.cpu_state[4]
.sym 19780 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19781 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 19782 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 19783 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[1]
.sym 19789 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 19790 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 19791 clk$SB_IO_IN_$glb_clk
.sym 19793 soc.cpu.count_instr[16]
.sym 19794 soc.cpu.count_instr[17]
.sym 19795 soc.cpu.count_instr[18]
.sym 19796 soc.cpu.count_instr[19]
.sym 19797 soc.cpu.count_instr[20]
.sym 19798 soc.cpu.count_instr[21]
.sym 19799 soc.cpu.count_instr[22]
.sym 19800 soc.cpu.count_instr[23]
.sym 19803 soc.cpu.timer[22]
.sym 19804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 19805 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 19806 soc.cpu.count_instr[14]
.sym 19808 soc.cpu.count_instr[11]
.sym 19812 soc.cpu.cpuregs_rs1[0]
.sym 19813 soc.cpu.reg_pc[5]
.sym 19814 soc.cpu.count_instr[9]
.sym 19815 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 19817 soc.cpu.timer[0]
.sym 19818 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19819 soc.cpu.timer[5]
.sym 19821 soc.cpu.timer[6]
.sym 19822 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19823 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 19824 soc.cpu.count_instr[23]
.sym 19825 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 19827 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 19828 soc.cpu.count_instr[37]
.sym 19836 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 19837 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 19838 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19839 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19840 soc.cpu.count_cycle[32]
.sym 19841 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 19842 soc.cpu.cpuregs_rs1[14]
.sym 19843 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 19844 soc.cpu.count_instr[10]
.sym 19845 soc.cpu.count_cycle[42]
.sym 19846 soc.cpu.instr_rdinstrh
.sym 19847 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 19848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 19849 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 19850 soc.cpu.cpu_state[4]
.sym 19851 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 19852 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19854 soc.cpu.cpuregs_rs1[15]
.sym 19855 soc.cpu.reg_pc[15]
.sym 19856 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 19857 soc.cpu.cpuregs_raddr2[4]
.sym 19858 soc.cpu.count_instr[32]
.sym 19859 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 19860 soc.cpu.count_instr[42]
.sym 19861 soc.cpu.cpuregs_raddr2[3]
.sym 19863 soc.cpu.instr_rdcycleh
.sym 19864 soc.cpu.is_lui_auipc_jal
.sym 19865 soc.cpu.instr_rdinstrh
.sym 19867 soc.cpu.count_cycle[32]
.sym 19868 soc.cpu.instr_rdinstrh
.sym 19869 soc.cpu.instr_rdcycleh
.sym 19870 soc.cpu.count_instr[32]
.sym 19874 soc.cpu.cpuregs_raddr2[3]
.sym 19875 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 19876 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 19879 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 19881 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 19882 soc.cpu.cpuregs_raddr2[4]
.sym 19885 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 19886 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19887 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 19888 soc.cpu.cpu_state[4]
.sym 19891 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 19892 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19893 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19894 soc.cpu.cpuregs_rs1[14]
.sym 19898 soc.cpu.instr_rdcycleh
.sym 19899 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 19900 soc.cpu.count_cycle[42]
.sym 19903 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 19904 soc.cpu.count_instr[42]
.sym 19905 soc.cpu.instr_rdinstrh
.sym 19906 soc.cpu.count_instr[10]
.sym 19909 soc.cpu.reg_pc[15]
.sym 19910 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 19911 soc.cpu.is_lui_auipc_jal
.sym 19912 soc.cpu.cpuregs_rs1[15]
.sym 19914 clk$SB_IO_IN_$glb_clk
.sym 19915 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19916 soc.cpu.count_instr[24]
.sym 19917 soc.cpu.count_instr[25]
.sym 19918 soc.cpu.count_instr[26]
.sym 19919 soc.cpu.count_instr[27]
.sym 19920 soc.cpu.count_instr[28]
.sym 19921 soc.cpu.count_instr[29]
.sym 19922 soc.cpu.count_instr[30]
.sym 19923 soc.cpu.count_instr[31]
.sym 19924 soc.cpu.timer[14]
.sym 19927 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 19928 soc.cpu.cpuregs_rs1[14]
.sym 19929 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 19933 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 19935 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 19937 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 19939 soc.cpu.count_instr[18]
.sym 19940 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 19941 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19942 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19943 soc.cpu.timer[12]
.sym 19944 soc.cpu.count_instr[32]
.sym 19945 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 19947 soc.cpu.decoded_imm[0]
.sym 19948 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 19949 soc.cpu.cpuregs_rs1[3]
.sym 19950 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 19958 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 19959 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 19960 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 19961 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 19962 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19963 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19964 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 19965 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19966 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 19967 soc.cpu.cpuregs_rs1[4]
.sym 19968 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 19969 soc.cpu.timer[14]
.sym 19970 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19972 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19973 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 19974 soc.cpu.timer[12]
.sym 19975 soc.cpu.timer[13]
.sym 19977 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 19978 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 19980 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 19981 soc.cpu.cpuregs_rs1[15]
.sym 19982 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19983 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 19984 soc.cpu.timer[15]
.sym 19986 soc.cpu.cpuregs_rs1[13]
.sym 19987 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 19988 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19990 soc.cpu.timer[15]
.sym 19991 soc.cpu.timer[12]
.sym 19992 soc.cpu.timer[13]
.sym 19993 soc.cpu.timer[14]
.sym 19996 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 19997 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 19998 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 19999 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 20002 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20003 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20004 soc.cpu.cpuregs_rs1[13]
.sym 20005 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 20008 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 20009 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20010 soc.cpu.cpuregs_rs1[15]
.sym 20011 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20014 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20015 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20016 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 20017 soc.cpu.cpuregs_rs1[4]
.sym 20020 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 20021 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 20022 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 20023 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 20026 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 20027 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 20028 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 20029 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 20032 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 20033 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 20034 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 20035 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 20037 clk$SB_IO_IN_$glb_clk
.sym 20038 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20039 soc.cpu.count_instr[32]
.sym 20040 soc.cpu.count_instr[33]
.sym 20041 soc.cpu.count_instr[34]
.sym 20042 soc.cpu.count_instr[35]
.sym 20043 soc.cpu.count_instr[36]
.sym 20044 soc.cpu.count_instr[37]
.sym 20045 soc.cpu.count_instr[38]
.sym 20046 soc.cpu.count_instr[39]
.sym 20047 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 20049 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 20050 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 20051 soc.cpu.cpuregs_rs1[7]
.sym 20052 soc.cpu.count_cycle[42]
.sym 20054 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 20055 soc.cpu.cpuregs_rs1[10]
.sym 20056 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 20057 soc.cpu.timer[13]
.sym 20058 soc.cpu.count_instr[24]
.sym 20059 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 20060 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 20062 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 20063 $PACKER_VCC_NET
.sym 20064 soc.cpu.count_instr[36]
.sym 20066 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 20067 soc.cpu.cpuregs_rs1[15]
.sym 20068 soc.cpu.instr_rdinstrh
.sym 20069 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 20070 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20071 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 20072 soc.cpu.cpuregs_rs1[13]
.sym 20073 soc.cpu.instr_maskirq
.sym 20074 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 20081 $PACKER_VCC_NET
.sym 20082 soc.cpu.timer[7]
.sym 20084 soc.cpu.timer[4]
.sym 20089 soc.cpu.timer[0]
.sym 20091 soc.cpu.timer[5]
.sym 20093 soc.cpu.timer[6]
.sym 20098 soc.cpu.timer[1]
.sym 20100 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]
.sym 20102 soc.cpu.timer[2]
.sym 20112 $nextpnr_ICESTORM_LC_43$O
.sym 20115 soc.cpu.timer[0]
.sym 20118 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 20120 soc.cpu.timer[1]
.sym 20121 $PACKER_VCC_NET
.sym 20124 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 20126 $PACKER_VCC_NET
.sym 20127 soc.cpu.timer[2]
.sym 20128 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 20130 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 20132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]
.sym 20133 $PACKER_VCC_NET
.sym 20134 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 20136 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 20138 $PACKER_VCC_NET
.sym 20139 soc.cpu.timer[4]
.sym 20140 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 20142 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 20144 soc.cpu.timer[5]
.sym 20145 $PACKER_VCC_NET
.sym 20146 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 20148 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 20150 $PACKER_VCC_NET
.sym 20151 soc.cpu.timer[6]
.sym 20152 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 20154 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 20156 soc.cpu.timer[7]
.sym 20157 $PACKER_VCC_NET
.sym 20158 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 20162 soc.cpu.count_instr[40]
.sym 20163 soc.cpu.count_instr[41]
.sym 20164 soc.cpu.count_instr[42]
.sym 20165 soc.cpu.count_instr[43]
.sym 20166 soc.cpu.count_instr[44]
.sym 20167 soc.cpu.count_instr[45]
.sym 20168 soc.cpu.count_instr[46]
.sym 20169 soc.cpu.count_instr[47]
.sym 20170 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 20172 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 20173 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 20175 soc.cpu.count_instr[38]
.sym 20176 soc.cpu.pcpi_rs2[10]
.sym 20177 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 20179 soc.cpu.count_instr[39]
.sym 20180 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 20182 soc.cpu.mem_la_wdata[3]
.sym 20183 soc.cpu.cpuregs_rs1[4]
.sym 20184 soc.cpu.pcpi_rs2[21]
.sym 20185 soc.cpu.count_instr[34]
.sym 20186 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 20187 soc.cpu.instr_rdcycleh
.sym 20188 soc.cpu.timer[18]
.sym 20191 soc.cpu.reg_next_pc[0]
.sym 20192 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 20193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 20194 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20195 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 20196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 20197 soc.cpu.cpuregs_rs1[2]
.sym 20198 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 20204 soc.cpu.timer[8]
.sym 20208 soc.cpu.timer[14]
.sym 20210 soc.cpu.timer[11]
.sym 20211 soc.cpu.timer[12]
.sym 20213 soc.cpu.timer[10]
.sym 20215 soc.cpu.timer[9]
.sym 20217 soc.cpu.timer[15]
.sym 20223 $PACKER_VCC_NET
.sym 20227 soc.cpu.timer[13]
.sym 20235 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 20237 soc.cpu.timer[8]
.sym 20238 $PACKER_VCC_NET
.sym 20239 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 20241 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 20243 $PACKER_VCC_NET
.sym 20244 soc.cpu.timer[9]
.sym 20245 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 20247 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 20249 soc.cpu.timer[10]
.sym 20250 $PACKER_VCC_NET
.sym 20251 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 20253 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 20255 $PACKER_VCC_NET
.sym 20256 soc.cpu.timer[11]
.sym 20257 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 20259 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 20261 soc.cpu.timer[12]
.sym 20262 $PACKER_VCC_NET
.sym 20263 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 20265 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 20267 $PACKER_VCC_NET
.sym 20268 soc.cpu.timer[13]
.sym 20269 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 20271 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 20273 soc.cpu.timer[14]
.sym 20274 $PACKER_VCC_NET
.sym 20275 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 20277 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 20279 $PACKER_VCC_NET
.sym 20280 soc.cpu.timer[15]
.sym 20281 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 20285 soc.cpu.count_instr[48]
.sym 20286 soc.cpu.count_instr[49]
.sym 20287 soc.cpu.count_instr[50]
.sym 20288 soc.cpu.count_instr[51]
.sym 20289 soc.cpu.count_instr[52]
.sym 20290 soc.cpu.count_instr[53]
.sym 20291 soc.cpu.count_instr[54]
.sym 20292 soc.cpu.count_instr[55]
.sym 20295 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 20296 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 20300 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 20302 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 20303 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 20305 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 20306 soc.cpu.pcpi_rs2[15]
.sym 20307 soc.cpu.reg_pc[15]
.sym 20308 soc.cpu.timer[10]
.sym 20309 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 20310 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20311 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 20312 soc.cpu.count_instr[23]
.sym 20313 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 20314 soc.cpu.count_cycle[49]
.sym 20315 soc.cpu.timer[28]
.sym 20316 soc.cpu.count_cycle[52]
.sym 20317 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 20318 soc.cpu.mem_la_wdata[7]
.sym 20319 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 20320 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20321 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 20327 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 20328 soc.cpu.timer[20]
.sym 20335 $PACKER_VCC_NET
.sym 20340 soc.cpu.timer[23]
.sym 20343 soc.cpu.timer[17]
.sym 20348 soc.cpu.timer[18]
.sym 20349 soc.cpu.timer[16]
.sym 20350 $PACKER_VCC_NET
.sym 20352 soc.cpu.timer[19]
.sym 20356 soc.cpu.timer[22]
.sym 20358 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 20360 soc.cpu.timer[16]
.sym 20361 $PACKER_VCC_NET
.sym 20362 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 20364 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 20366 $PACKER_VCC_NET
.sym 20367 soc.cpu.timer[17]
.sym 20368 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 20370 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 20372 $PACKER_VCC_NET
.sym 20373 soc.cpu.timer[18]
.sym 20374 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 20376 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 20378 $PACKER_VCC_NET
.sym 20379 soc.cpu.timer[19]
.sym 20380 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 20382 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 20384 $PACKER_VCC_NET
.sym 20385 soc.cpu.timer[20]
.sym 20386 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 20388 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 20390 $PACKER_VCC_NET
.sym 20391 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 20392 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 20394 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 20396 soc.cpu.timer[22]
.sym 20397 $PACKER_VCC_NET
.sym 20398 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 20400 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 20402 $PACKER_VCC_NET
.sym 20403 soc.cpu.timer[23]
.sym 20404 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 20408 soc.cpu.count_instr[56]
.sym 20409 soc.cpu.count_instr[57]
.sym 20410 soc.cpu.count_instr[58]
.sym 20411 soc.cpu.count_instr[59]
.sym 20412 soc.cpu.count_instr[60]
.sym 20413 soc.cpu.count_instr[61]
.sym 20414 soc.cpu.count_instr[62]
.sym 20415 soc.cpu.count_instr[63]
.sym 20417 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 20418 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 20419 soc.cpu.decoded_imm[3]
.sym 20420 soc.cpu.timer[8]
.sym 20422 soc.cpu.timer[20]
.sym 20423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 20425 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 20427 soc.cpu.count_instr[48]
.sym 20428 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 20431 soc.cpu.count_instr[50]
.sym 20432 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 20433 soc.cpu.cpuregs_rs1[3]
.sym 20434 soc.cpu.count_instr[51]
.sym 20435 soc.cpu.timer[16]
.sym 20436 soc.cpu.count_instr[52]
.sym 20437 soc.cpu.count_cycle[62]
.sym 20439 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 20440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20441 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 20444 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 20450 $PACKER_VCC_NET
.sym 20451 soc.cpu.timer[25]
.sym 20458 $PACKER_VCC_NET
.sym 20464 soc.cpu.timer[30]
.sym 20467 soc.cpu.timer[31]
.sym 20468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 20469 soc.cpu.timer[29]
.sym 20473 $PACKER_VCC_NET
.sym 20475 soc.cpu.timer[28]
.sym 20478 soc.cpu.timer[24]
.sym 20480 soc.cpu.timer[26]
.sym 20481 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 20483 $PACKER_VCC_NET
.sym 20484 soc.cpu.timer[24]
.sym 20485 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 20487 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 20489 soc.cpu.timer[25]
.sym 20490 $PACKER_VCC_NET
.sym 20491 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 20493 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 20495 $PACKER_VCC_NET
.sym 20496 soc.cpu.timer[26]
.sym 20497 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 20499 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 20501 $PACKER_VCC_NET
.sym 20502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 20503 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 20505 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 20507 soc.cpu.timer[28]
.sym 20508 $PACKER_VCC_NET
.sym 20509 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 20511 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 20513 soc.cpu.timer[29]
.sym 20514 $PACKER_VCC_NET
.sym 20515 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 20517 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 20519 $PACKER_VCC_NET
.sym 20520 soc.cpu.timer[30]
.sym 20521 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 20525 soc.cpu.timer[31]
.sym 20526 $PACKER_VCC_NET
.sym 20527 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 20531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 20532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 20533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 20534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 20535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 20536 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2[2]
.sym 20537 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[2]
.sym 20538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 20543 soc.cpu.cpuregs_rs1[8]
.sym 20546 soc.cpu.is_lui_auipc_jal
.sym 20548 soc.cpu.count_instr[63]
.sym 20551 soc.cpu.cpuregs_rs1[9]
.sym 20552 soc.cpu.count_instr[57]
.sym 20554 $PACKER_VCC_NET
.sym 20555 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 20556 soc.cpu.cpuregs_rs1[13]
.sym 20557 soc.cpu.instr_maskirq
.sym 20558 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 20559 $PACKER_VCC_NET
.sym 20560 soc.cpu.instr_rdinstrh
.sym 20561 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 20562 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 20563 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20564 soc.cpu.timer[24]
.sym 20565 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 20566 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 20572 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 20573 soc.cpu.timer[29]
.sym 20574 soc.cpu.timer[30]
.sym 20575 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 20576 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 20577 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 20578 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20579 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 20580 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 20581 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 20582 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 20583 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 20584 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 20585 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 20586 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 20587 soc.cpu.timer[31]
.sym 20588 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 20590 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20591 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 20592 soc.cpu.decoded_imm[3]
.sym 20593 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 20594 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 20596 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 20597 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 20598 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 20599 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 20600 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 20601 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20602 soc.cpu.timer[28]
.sym 20603 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 20605 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 20606 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 20607 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 20608 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 20611 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 20612 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 20613 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 20614 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 20617 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20618 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 20619 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 20620 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 20623 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 20625 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 20626 soc.cpu.decoded_imm[3]
.sym 20629 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 20630 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 20631 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 20632 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 20636 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 20638 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 20641 soc.cpu.timer[30]
.sym 20642 soc.cpu.timer[29]
.sym 20643 soc.cpu.timer[31]
.sym 20644 soc.cpu.timer[28]
.sym 20647 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 20648 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 20649 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 20650 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20651 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20652 clk$SB_IO_IN_$glb_clk
.sym 20654 soc.cpu.cpuregs_rs1[3]
.sym 20655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 20656 soc.cpu.cpuregs_rs1[1]
.sym 20657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 20658 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 20659 soc.cpu.cpuregs_rs1[2]
.sym 20660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20661 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 20664 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20665 $PACKER_VCC_NET
.sym 20667 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 20668 soc.cpu.timer[30]
.sym 20669 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 20670 soc.cpu.alu_out_q[14]
.sym 20672 soc.cpu.pcpi_rs2[21]
.sym 20677 soc.cpu.alu_out_q[13]
.sym 20678 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20679 soc.cpu.timer[18]
.sym 20680 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20681 soc.cpu.cpuregs_rs1[2]
.sym 20682 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 20683 soc.cpu.reg_next_pc[0]
.sym 20684 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 20685 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 20686 soc.cpu.instr_rdcycleh
.sym 20687 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 20688 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 20689 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 20695 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 20696 soc.cpu.alu_out_SB_LUT4_O_I2[2]
.sym 20697 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20698 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 20699 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 20700 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 20701 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 20702 soc.cpu.timer[23]
.sym 20704 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 20705 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 20706 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 20708 soc.cpu.timer[20]
.sym 20709 soc.cpu.timer[18]
.sym 20710 soc.cpu.timer[26]
.sym 20712 soc.cpu.timer[25]
.sym 20713 soc.cpu.alu_out_SB_LUT4_O_I2[3]
.sym 20714 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20715 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 20716 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 20717 soc.cpu.timer[22]
.sym 20718 soc.cpu.timer[16]
.sym 20719 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 20721 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 20722 soc.cpu.timer[17]
.sym 20723 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 20724 soc.cpu.timer[24]
.sym 20725 soc.cpu.alu_out_SB_LUT4_O_I1[1]
.sym 20726 soc.cpu.timer[19]
.sym 20728 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 20729 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 20730 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 20731 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 20734 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 20735 soc.cpu.timer[20]
.sym 20736 soc.cpu.timer[23]
.sym 20737 soc.cpu.timer[22]
.sym 20740 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 20741 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20742 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20743 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 20746 soc.cpu.timer[25]
.sym 20747 soc.cpu.timer[26]
.sym 20748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 20749 soc.cpu.timer[24]
.sym 20752 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 20753 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 20754 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 20755 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 20758 soc.cpu.timer[16]
.sym 20759 soc.cpu.timer[19]
.sym 20760 soc.cpu.timer[18]
.sym 20761 soc.cpu.timer[17]
.sym 20764 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 20765 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 20770 soc.cpu.alu_out_SB_LUT4_O_I1[1]
.sym 20771 soc.cpu.alu_out_SB_LUT4_O_I2[3]
.sym 20772 soc.cpu.alu_out_SB_LUT4_O_I2[2]
.sym 20773 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 20775 clk$SB_IO_IN_$glb_clk
.sym 20777 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[3]
.sym 20778 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 20779 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 20780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 20781 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[3]
.sym 20782 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 20783 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 20784 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 20786 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 20787 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 20788 soc.cpu.cpuregs_raddr2[4]
.sym 20789 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 20791 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 20793 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 20794 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 20795 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 20796 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 20799 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 20801 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 20802 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20803 soc.cpu.timer[22]
.sym 20804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 20805 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 20806 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 20807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 20808 soc.cpu.count_cycle[52]
.sym 20809 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 20810 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 20811 soc.cpu.timer[28]
.sym 20812 soc.cpu.cpuregs_rs1[20]
.sym 20818 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 20819 soc.cpu.cpuregs_rs1[20]
.sym 20820 soc.cpu.cpuregs_rs1[18]
.sym 20821 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 20823 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 20824 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20825 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20826 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 20827 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20831 soc.cpu.pcpi_rs2[22]
.sym 20832 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 20834 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 20835 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20837 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 20838 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20841 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 20845 soc.cpu.pcpi_rs2[21]
.sym 20849 soc.cpu.cpuregs_rs1[23]
.sym 20851 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 20852 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 20853 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20854 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 20858 soc.cpu.pcpi_rs2[21]
.sym 20859 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 20875 soc.cpu.pcpi_rs2[22]
.sym 20876 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 20877 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20878 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20881 soc.cpu.cpuregs_rs1[20]
.sym 20882 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 20883 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20884 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20887 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20888 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20889 soc.cpu.cpuregs_rs1[18]
.sym 20890 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 20893 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20894 soc.cpu.cpuregs_rs1[23]
.sym 20895 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 20896 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20898 clk$SB_IO_IN_$glb_clk
.sym 20899 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20900 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 20901 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 20902 soc.cpu.mem_la_wdata[2]
.sym 20903 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 20904 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 20905 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20906 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20907 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 20910 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 20912 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 20913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 20915 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 20916 soc.cpu.cpuregs_rs1[18]
.sym 20918 $PACKER_VCC_NET
.sym 20920 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 20921 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20924 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 20925 $PACKER_VCC_NET
.sym 20926 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 20927 soc.cpu.timer[16]
.sym 20928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20929 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[3]
.sym 20930 soc.cpu.cpuregs_rs1[16]
.sym 20931 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 20932 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 20933 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 20934 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20935 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[3]
.sym 20942 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[3]
.sym 20943 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[1]
.sym 20945 soc.cpu.cpu_state[4]
.sym 20946 soc.cpu.timer[20]
.sym 20948 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 20949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 20950 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 20951 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[1]
.sym 20953 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[3]
.sym 20955 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 20956 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 20957 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 20959 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 20960 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 20961 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 20962 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 20965 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 20966 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20967 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 20968 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 20969 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 20970 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 20971 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[0]
.sym 20972 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 20974 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 20975 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 20976 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 20977 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 20980 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[3]
.sym 20981 soc.cpu.cpu_state[4]
.sym 20982 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 20983 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 20986 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 20987 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 20988 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 20989 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 20994 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 20995 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 20999 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 21001 soc.cpu.timer[20]
.sym 21004 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[3]
.sym 21005 soc.cpu.cpu_state[4]
.sym 21006 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[0]
.sym 21007 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[1]
.sym 21010 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 21011 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21012 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 21013 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[1]
.sym 21016 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 21017 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21018 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 21019 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21020 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 21021 clk$SB_IO_IN_$glb_clk
.sym 21023 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[1]
.sym 21024 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 21025 soc.cpu.latched_compr
.sym 21026 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[2]
.sym 21028 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[2]
.sym 21029 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2[3]
.sym 21033 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 21035 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21036 soc.cpu.cpuregs_raddr2[2]
.sym 21037 $PACKER_VCC_NET
.sym 21038 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 21039 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 21040 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21042 $PACKER_VCC_NET
.sym 21043 soc.cpu.alu_out_q[11]
.sym 21044 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21045 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 21047 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 21048 soc.cpu.timer[24]
.sym 21049 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 21050 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 21051 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21052 soc.cpu.instr_rdinstrh
.sym 21053 soc.cpu.instr_maskirq
.sym 21054 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 21055 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21056 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 21057 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 21058 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21065 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 21067 soc.cpu.cpuregs_rs1[17]
.sym 21068 soc.cpu.cpuregs_rs1[22]
.sym 21069 soc.cpu.cpuregs_rs1[29]
.sym 21072 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 21075 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 21077 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21078 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 21080 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21081 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21083 soc.cpu.cpuregs_rs1[21]
.sym 21084 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21085 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21086 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 21087 soc.cpu.cpuregs_rs1[28]
.sym 21088 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 21089 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 21090 soc.cpu.cpuregs_rs1[16]
.sym 21091 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 21092 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 21093 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 21095 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21097 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21098 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 21099 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21100 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 21103 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21104 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21105 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 21106 soc.cpu.cpuregs_rs1[22]
.sym 21109 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 21110 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21111 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21112 soc.cpu.cpuregs_rs1[21]
.sym 21115 soc.cpu.cpuregs_rs1[17]
.sym 21116 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21117 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21118 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 21121 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21122 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 21123 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 21124 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21127 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21128 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21129 soc.cpu.cpuregs_rs1[28]
.sym 21130 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 21133 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21134 soc.cpu.cpuregs_rs1[29]
.sym 21135 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 21136 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21139 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 21140 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21141 soc.cpu.cpuregs_rs1[16]
.sym 21142 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21144 clk$SB_IO_IN_$glb_clk
.sym 21145 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 21146 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[3]
.sym 21147 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[3]
.sym 21148 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[3]
.sym 21149 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[3]
.sym 21150 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[3]
.sym 21151 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[3]
.sym 21152 soc.cpu.reg_next_pc[0]
.sym 21153 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 21160 soc.cpu.pcpi_rs2[21]
.sym 21161 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[2]
.sym 21162 soc.cpu.alu_out_q[23]
.sym 21164 soc.cpu.cpuregs_rs1[22]
.sym 21165 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 21166 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 21167 soc.cpu.compressed_instr
.sym 21170 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21171 soc.cpu.timer[18]
.sym 21172 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 21173 soc.cpu.reg_pc[20]
.sym 21174 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 21175 soc.cpu.reg_next_pc[0]
.sym 21176 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 21177 soc.cpu.instr_rdcycleh
.sym 21178 soc.cpu.cpuregs_rs1[21]
.sym 21179 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 21180 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 21181 soc.cpu.timer[16]
.sym 21187 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21189 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 21190 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 21191 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 21192 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 21194 soc.cpu.cpu_state[4]
.sym 21195 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 21197 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 21198 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[0]
.sym 21199 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 21200 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 21201 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 21202 soc.cpu.cpu_state[4]
.sym 21203 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[3]
.sym 21204 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 21205 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21206 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[3]
.sym 21207 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[3]
.sym 21208 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 21211 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 21212 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[3]
.sym 21214 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 21215 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 21216 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 21217 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 21218 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 21220 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[0]
.sym 21221 soc.cpu.cpu_state[4]
.sym 21222 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[3]
.sym 21223 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 21226 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 21227 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 21228 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 21232 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 21233 soc.cpu.cpu_state[4]
.sym 21234 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[3]
.sym 21235 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 21238 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 21239 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21240 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 21241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 21244 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21245 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21246 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21247 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 21250 soc.cpu.cpu_state[4]
.sym 21251 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 21252 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 21253 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[3]
.sym 21256 soc.cpu.cpu_state[4]
.sym 21257 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 21258 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 21259 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[3]
.sym 21262 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 21263 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21264 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 21265 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 21266 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 21267 clk$SB_IO_IN_$glb_clk
.sym 21269 soc.cpu.timer[24]
.sym 21270 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[3]
.sym 21271 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 21272 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 21273 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 21274 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 21275 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 21276 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 21280 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 21281 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 21282 soc.cpu.reg_next_pc[0]
.sym 21283 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21284 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 21285 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 21286 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 21287 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 21288 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 21290 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 21291 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21292 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 21294 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 21295 soc.cpu.reg_pc[24]
.sym 21296 soc.cpu.cpuregs_rs1[20]
.sym 21297 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 21298 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 21299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 21300 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21301 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 21302 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 21303 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 21304 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 21310 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 21312 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 21313 soc.cpu.cpuregs_raddr2[0]
.sym 21315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 21316 soc.cpu.reg_pc[22]
.sym 21317 soc.cpu.is_lui_auipc_jal
.sym 21318 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21319 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21320 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 21321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 21322 soc.cpu.reg_pc[23]
.sym 21324 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21326 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 21327 soc.cpu.cpu_state[4]
.sym 21328 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 21329 soc.cpu.cpuregs_rs1[22]
.sym 21330 soc.cpu.cpuregs_rs1[23]
.sym 21331 soc.cpu.latched_compr_SB_DFFE_Q_E[3]
.sym 21332 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 21334 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 21335 soc.cpu.cpu_state[4]
.sym 21336 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21337 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 21339 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 21343 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 21344 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21345 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21346 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21349 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 21351 soc.cpu.latched_compr_SB_DFFE_Q_E[3]
.sym 21355 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 21361 soc.cpu.is_lui_auipc_jal
.sym 21362 soc.cpu.cpuregs_rs1[23]
.sym 21363 soc.cpu.reg_pc[23]
.sym 21364 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 21367 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 21368 soc.cpu.cpuregs_raddr2[0]
.sym 21370 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 21373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 21374 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 21375 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21376 soc.cpu.cpu_state[4]
.sym 21379 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 21380 soc.cpu.is_lui_auipc_jal
.sym 21381 soc.cpu.reg_pc[22]
.sym 21382 soc.cpu.cpuregs_rs1[22]
.sym 21385 soc.cpu.cpu_state[4]
.sym 21386 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 21387 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21388 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 21390 clk$SB_IO_IN_$glb_clk
.sym 21391 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 21392 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 21393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 21394 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[3]
.sym 21395 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 21396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 21397 soc.cpu.latched_compr_SB_DFFE_Q_E[3]
.sym 21398 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 21399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 21402 soc.cpu.instr_sw
.sym 21404 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21405 soc.cpu.instr_rdinstrh
.sym 21406 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 21407 soc.cpu.cpuregs_raddr2[0]
.sym 21409 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21411 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 21413 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 21415 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 21416 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 21417 soc.cpu.do_waitirq
.sym 21418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 21419 soc.cpu.latched_compr_SB_DFFE_Q_E[3]
.sym 21420 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 21421 soc.cpu.cpuregs_rs1[16]
.sym 21422 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 21423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 21424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 21425 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 21426 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21427 soc.cpu.cpuregs_rs1[26]
.sym 21434 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 21437 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 21438 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 21439 soc.cpu.decoder_trigger
.sym 21440 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 21441 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 21442 soc.cpu.cpu_state[4]
.sym 21443 soc.cpu.latched_compr_SB_DFFE_Q_E[3]
.sym 21445 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 21446 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 21447 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21448 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21449 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21450 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21452 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 21453 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 21454 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 21455 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21456 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 21457 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 21459 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 21460 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 21461 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 21462 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 21463 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 21464 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 21466 soc.cpu.cpu_state[4]
.sym 21467 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 21468 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 21469 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 21472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 21473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21474 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21475 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 21478 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 21479 soc.cpu.latched_compr_SB_DFFE_Q_E[3]
.sym 21480 soc.cpu.decoder_trigger
.sym 21481 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 21484 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 21485 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 21486 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 21487 soc.cpu.cpu_state[4]
.sym 21490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21491 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 21492 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21493 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 21497 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21498 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 21499 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 21504 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 21505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 21508 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 21509 soc.cpu.cpu_state[4]
.sym 21510 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 21511 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 21512 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 21513 clk$SB_IO_IN_$glb_clk
.sym 21515 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 21516 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 21517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 21518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21519 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21520 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 21521 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 21522 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 21526 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 21527 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 21528 soc.cpu.reg_pc[23]
.sym 21529 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 21532 soc.cpu.reg_pc[22]
.sym 21535 soc.cpu.cpuregs_rs1[21]
.sym 21536 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 21537 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 21539 soc.cpu.cpuregs_rs1[18]
.sym 21540 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 21541 soc.cpu.timer[30]
.sym 21542 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21543 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 21544 soc.cpu.instr_rdinstrh
.sym 21545 soc.cpu.instr_maskirq
.sym 21546 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 21547 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21548 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21549 soc.cpu.cpuregs_rs1[30]
.sym 21550 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 21556 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 21558 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21560 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 21563 soc.cpu.cpuregs_rs1[19]
.sym 21564 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 21566 soc.cpu.cpu_state[2]
.sym 21567 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 21569 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21570 soc.cpu.cpuregs_rs1[25]
.sym 21572 soc.cpu.cpu_state[0]
.sym 21573 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21574 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 21575 soc.cpu.cpuregs_rs1[30]
.sym 21576 UART_RX_SB_LUT4_I1_I0[3]
.sym 21577 soc.cpu.cpu_state[1]
.sym 21578 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 21579 soc.cpu.cpuregs_rs1[31]
.sym 21581 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 21582 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 21583 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 21584 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21586 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 21587 soc.cpu.cpuregs_rs1[26]
.sym 21589 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 21590 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 21591 soc.cpu.cpu_state[0]
.sym 21592 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 21595 soc.cpu.cpu_state[2]
.sym 21596 UART_RX_SB_LUT4_I1_I0[3]
.sym 21597 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 21598 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 21603 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 21604 soc.cpu.cpu_state[1]
.sym 21607 soc.cpu.cpuregs_rs1[19]
.sym 21608 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 21609 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21610 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21613 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21614 soc.cpu.cpuregs_rs1[25]
.sym 21615 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 21616 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21619 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 21620 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21621 soc.cpu.cpuregs_rs1[30]
.sym 21622 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21625 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 21626 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21627 soc.cpu.cpuregs_rs1[26]
.sym 21628 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21631 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21632 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 21633 soc.cpu.cpuregs_rs1[31]
.sym 21634 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 21636 clk$SB_IO_IN_$glb_clk
.sym 21637 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 21638 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21640 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21641 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 21642 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 21643 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 21644 soc.cpu.latched_store
.sym 21645 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 21648 soc.cpu.instr_sh_SB_LUT4_I1_O[3]
.sym 21649 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 21650 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21651 soc.cpu.cpuregs_wrdata[21]
.sym 21652 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 21653 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21656 soc.cpu.reg_pc[27]
.sym 21658 soc.cpu.cpuregs_rs1[22]
.sym 21659 soc.cpu.reg_pc[26]
.sym 21660 soc.cpu.timer[25]
.sym 21662 UART_RX_SB_LUT4_I1_I0[3]
.sym 21663 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 21664 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 21665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 21666 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21667 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 21668 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 21669 soc.cpu.instr_maskirq
.sym 21670 soc.cpu.cpuregs_rs1[21]
.sym 21671 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 21672 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 21673 soc.cpu.instr_rdcycleh
.sym 21679 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 21681 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 21683 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 21686 soc.cpu.cpu_state[3]
.sym 21687 soc.cpu.do_waitirq
.sym 21689 soc.cpu.decoder_trigger
.sym 21690 soc.cpu.instr_waitirq
.sym 21691 soc.cpu.alu_out_SB_LUT4_O_31_I3[0]
.sym 21692 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 21694 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 21698 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 21699 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 21700 $PACKER_GND_NET
.sym 21701 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 21703 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 21704 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21705 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 21706 soc.cpu.cpu_state[5]
.sym 21707 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 21708 soc.cpu.cpu_state[6]
.sym 21710 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 21715 $PACKER_GND_NET
.sym 21719 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 21721 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 21724 soc.cpu.instr_waitirq
.sym 21725 soc.cpu.decoder_trigger
.sym 21727 soc.cpu.do_waitirq
.sym 21730 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 21731 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 21732 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 21733 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 21736 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 21737 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 21738 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 21739 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 21742 soc.cpu.do_waitirq
.sym 21743 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 21744 soc.cpu.decoder_trigger
.sym 21745 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 21749 soc.cpu.cpu_state[3]
.sym 21750 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21751 soc.cpu.alu_out_SB_LUT4_O_31_I3[0]
.sym 21755 soc.cpu.cpu_state[6]
.sym 21757 soc.cpu.cpu_state[5]
.sym 21758 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 21759 clk$SB_IO_IN_$glb_clk
.sym 21760 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 21761 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 21762 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 21763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 21764 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 21765 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[1]
.sym 21766 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21767 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 21768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 21774 soc.cpu.latched_store
.sym 21776 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 21777 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 21778 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 21779 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21780 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 21782 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 21783 soc.cpu.timer[23]
.sym 21784 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 21785 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21786 $PACKER_GND_NET
.sym 21787 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 21788 soc.cpu.irq_mask[19]
.sym 21789 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 21790 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21791 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 21792 soc.cpu.cpu_state[1]
.sym 21793 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 21794 soc.cpu.cpuregs_rs1[31]
.sym 21795 soc.cpu.cpuregs_rs1[20]
.sym 21804 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 21805 soc.cpu.cpu_state[5]
.sym 21806 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 21807 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 21808 soc.cpu.instr_jalr
.sym 21809 soc.cpu.cpu_state[6]
.sym 21812 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 21813 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 21814 UART_RX_SB_LUT4_I1_I0[3]
.sym 21815 soc.cpu.cpu_state[1]
.sym 21816 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 21819 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 21820 soc.cpu.decoder_trigger
.sym 21822 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 21823 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 21824 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 21826 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 21827 soc.cpu.instr_sw
.sym 21829 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 21832 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 21835 soc.cpu.instr_sw
.sym 21836 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 21837 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 21841 soc.cpu.cpu_state[6]
.sym 21842 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 21843 soc.cpu.cpu_state[5]
.sym 21844 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 21848 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 21850 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 21853 soc.cpu.cpu_state[5]
.sym 21855 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 21856 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 21859 soc.cpu.cpu_state[1]
.sym 21860 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 21861 soc.cpu.decoder_trigger
.sym 21862 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 21865 UART_RX_SB_LUT4_I1_I0[3]
.sym 21866 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 21867 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 21871 soc.cpu.instr_jalr
.sym 21872 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 21878 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 21879 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 21881 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 21882 clk$SB_IO_IN_$glb_clk
.sym 21883 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 21884 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 21885 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21886 soc.cpu.pcpi_rs2[16]
.sym 21887 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[1]
.sym 21888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21889 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[3]
.sym 21890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 21891 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_O_I3[2]
.sym 21892 soc.cpu.decoded_imm[3]
.sym 21894 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 21896 soc.cpu.alu_out_q[18]
.sym 21899 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 21904 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 21905 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 21907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 21908 soc.cpu.cpuregs_raddr2[4]
.sym 21909 soc.cpu.irq_mask[30]
.sym 21911 soc.cpu.cpuregs_rs1[26]
.sym 21912 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 21913 soc.cpu.cpuregs_rs1[16]
.sym 21914 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 21916 soc.cpu.cpuregs_raddr2[1]
.sym 21917 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 21918 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 21919 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 21925 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 21926 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 21928 soc.cpu.instr_sw
.sym 21929 soc.cpu.instr_sh
.sym 21932 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21933 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 21934 soc.cpu.instr_sh_SB_LUT4_I1_O[3]
.sym 21936 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 21939 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 21940 soc.cpu.cpu_state[1]
.sym 21941 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21943 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21944 soc.cpu.cpu_state[5]
.sym 21945 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 21949 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 21952 soc.cpu.instr_sb
.sym 21953 UART_RX_SB_LUT4_I1_I0[3]
.sym 21954 soc.cpu.cpu_state[6]
.sym 21956 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21958 soc.cpu.instr_sh
.sym 21960 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 21964 soc.cpu.instr_sw
.sym 21965 soc.cpu.instr_sb
.sym 21967 soc.cpu.instr_sh
.sym 21970 soc.cpu.cpu_state[6]
.sym 21971 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 21972 soc.cpu.cpu_state[1]
.sym 21973 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 21977 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 21979 soc.cpu.instr_sb
.sym 21982 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 21983 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 21984 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21985 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21988 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 21989 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21994 soc.cpu.cpu_state[1]
.sym 21997 UART_RX_SB_LUT4_I1_I0[3]
.sym 22000 UART_RX_SB_LUT4_I1_I0[3]
.sym 22001 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 22002 soc.cpu.cpu_state[5]
.sym 22003 soc.cpu.instr_sh_SB_LUT4_I1_O[3]
.sym 22004 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22005 clk$SB_IO_IN_$glb_clk
.sym 22007 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 22008 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 22009 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 22010 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 22011 soc.cpu.cpuregs_rs1[31]
.sym 22012 soc.cpu.latched_stalu
.sym 22014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 22020 soc.cpu.pcpi_rs2[22]
.sym 22022 soc.cpu.instr_sw
.sym 22024 soc.cpu.timer[28]
.sym 22025 soc.cpu.cpuregs_raddr2[0]
.sym 22026 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 22027 soc.cpu.cpuregs_raddr2[2]
.sym 22028 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 22030 soc.cpu.timer[26]
.sym 22031 soc.cpu.instr_rdinstrh
.sym 22033 soc.cpu.cpuregs_rs1[30]
.sym 22034 soc.cpu.latched_stalu
.sym 22035 soc.cpu.cpuregs_rs1[18]
.sym 22037 soc.cpu.instr_maskirq
.sym 22038 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 22039 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 22041 soc.cpu.cpuregs_rs1[20]
.sym 22042 soc.cpu.cpu_state[2]
.sym 22048 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 22050 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 22051 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 22053 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 22059 soc.cpu.instr_lhu
.sym 22061 soc.cpu.instr_lhu_SB_LUT4_I2_1_O[2]
.sym 22062 soc.cpu.cpu_state[1]
.sym 22063 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 22065 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 22066 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22067 soc.cpu.instr_lh
.sym 22069 soc.cpu.instr_lw
.sym 22071 UART_RX_SB_LUT4_I1_I0[3]
.sym 22072 soc.cpu.instr_lb
.sym 22074 soc.cpu.instr_rdcycle
.sym 22075 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 22076 soc.cpu.instr_lbu
.sym 22079 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 22082 UART_RX_SB_LUT4_I1_I0[3]
.sym 22084 soc.cpu.cpu_state[1]
.sym 22088 soc.cpu.instr_lhu
.sym 22089 soc.cpu.instr_lh
.sym 22090 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22093 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22094 soc.cpu.instr_lb
.sym 22096 soc.cpu.instr_lbu
.sym 22099 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 22100 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 22101 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 22102 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 22107 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 22108 soc.cpu.instr_rdcycle
.sym 22111 soc.cpu.instr_lw
.sym 22113 soc.cpu.instr_lh
.sym 22114 soc.cpu.instr_lhu
.sym 22117 soc.cpu.instr_lhu_SB_LUT4_I2_1_O[2]
.sym 22118 soc.cpu.instr_lbu
.sym 22120 soc.cpu.instr_lb
.sym 22123 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 22124 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 22125 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 22126 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 22128 clk$SB_IO_IN_$glb_clk
.sym 22130 soc.cpu.irq_mask[30]
.sym 22131 soc.cpu.cpuregs_rs1[26]
.sym 22132 soc.cpu.cpuregs_rs1[16]
.sym 22133 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 22134 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 22135 soc.cpu.irq_mask[26]
.sym 22136 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 22137 soc.cpu.cpuregs_rs1[30]
.sym 22139 soc.cpu.irq_mask[31]
.sym 22142 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 22147 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 22148 soc.cpu.cpuregs_rs1[23]
.sym 22149 soc.cpu.cpu_state[2]
.sym 22151 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 22153 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22154 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 22155 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 22156 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 22157 soc.cpu.instr_rdcycleh
.sym 22158 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22160 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 22161 soc.cpu.cpuregs_rs1[21]
.sym 22162 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22163 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 22164 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 22165 soc.cpu.instr_maskirq
.sym 22171 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22172 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 22173 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 22177 soc.cpu.decoded_imm[20]
.sym 22180 soc.cpu.decoded_imm[26]
.sym 22184 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22185 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22190 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 22191 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 22198 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 22199 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 22201 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 22202 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 22204 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22205 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22206 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22222 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 22223 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 22224 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 22225 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 22228 soc.cpu.decoded_imm[26]
.sym 22229 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 22231 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 22240 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 22242 soc.cpu.decoded_imm[20]
.sym 22243 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 22250 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 22251 clk$SB_IO_IN_$glb_clk
.sym 22253 soc.cpu.irq_mask[27]
.sym 22254 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 22255 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 22256 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 22257 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22258 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 22259 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22260 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 22261 soc.cpu.cpuregs_raddr2[4]
.sym 22262 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 22265 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22266 soc.cpu.decoded_imm[26]
.sym 22268 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 22269 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 22272 soc.cpu.cpuregs_wrdata[27]
.sym 22273 soc.cpu.cpuregs_wrdata[30]
.sym 22274 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22276 soc.cpu.cpuregs_rs1[16]
.sym 22277 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 22278 $PACKER_GND_NET
.sym 22279 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22280 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 22281 soc.cpu.cpuregs_wrdata[16]
.sym 22282 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22283 soc.cpu.irq_mask[26]
.sym 22284 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22285 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22286 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 22287 soc.cpu.cpuregs_rs1[20]
.sym 22288 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 22295 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 22296 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22297 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22301 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 22303 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 22304 soc.cpu.is_alu_reg_imm
.sym 22305 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22306 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 22309 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 22310 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 22311 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 22312 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 22314 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22315 soc.cpu.instr_sh_SB_LUT4_I1_O[3]
.sym 22316 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 22319 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 22320 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 22324 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 22325 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 22329 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22330 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 22333 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22334 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 22335 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 22336 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 22339 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 22340 soc.cpu.instr_sh_SB_LUT4_I1_O[3]
.sym 22341 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 22342 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 22345 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 22346 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 22347 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 22348 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 22351 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 22352 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 22353 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 22354 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 22359 soc.cpu.is_alu_reg_imm
.sym 22360 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22363 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 22364 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 22365 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 22366 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 22369 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22370 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22373 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22374 clk$SB_IO_IN_$glb_clk
.sym 22376 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 22377 soc.cpu.is_lui_auipc_jal
.sym 22379 soc.cpu.cpuregs_rs1[20]
.sym 22380 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 22381 soc.cpu.cpuregs_rs1[27]
.sym 22382 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 22383 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 22385 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 22390 soc.cpu.is_alu_reg_imm
.sym 22393 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22394 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 22396 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 22397 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 22406 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 22407 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22417 soc.cpu.instr_waitirq
.sym 22418 UART_RX_SB_LUT4_I1_I0[3]
.sym 22419 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 22420 soc.cpu.instr_jalr
.sym 22421 soc.cpu.instr_ori
.sym 22423 soc.cpu.instr_or
.sym 22425 soc.cpu.instr_bltu
.sym 22426 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 22427 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 22428 soc.cpu.instr_bgeu
.sym 22429 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22430 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22431 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22432 soc.cpu.is_alu_reg_imm
.sym 22433 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 22434 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22436 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22437 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22439 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22442 soc.cpu.is_lui_auipc_jal
.sym 22444 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22450 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22451 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22452 soc.cpu.is_alu_reg_imm
.sym 22453 soc.cpu.instr_jalr
.sym 22456 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22459 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 22462 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 22465 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 22468 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22469 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22470 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22471 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22474 soc.cpu.instr_ori
.sym 22476 soc.cpu.instr_or
.sym 22480 UART_RX_SB_LUT4_I1_I0[3]
.sym 22482 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22486 soc.cpu.instr_bgeu
.sym 22487 soc.cpu.instr_jalr
.sym 22488 soc.cpu.instr_waitirq
.sym 22489 soc.cpu.instr_bltu
.sym 22493 soc.cpu.is_lui_auipc_jal
.sym 22495 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 22496 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22497 clk$SB_IO_IN_$glb_clk
.sym 22511 soc.cpu.instr_waitirq
.sym 22512 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 22513 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 22514 soc.cpu.instr_jalr
.sym 22515 soc.cpu.cpuregs_wrdata[20]
.sym 22516 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 22517 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 22520 soc.cpu.is_lui_auipc_jal
.sym 22522 soc.cpu.cpuregs_rs1[28]
.sym 22525 soc.cpu.cpuregs_rs1[20]
.sym 22530 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22541 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22542 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 22545 soc.cpu.is_alu_reg_imm
.sym 22546 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22551 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22554 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22558 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 22559 soc.cpu.instr_beq
.sym 22560 soc.cpu.instr_ori
.sym 22561 soc.cpu.instr_addi
.sym 22564 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22567 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22571 soc.cpu.instr_xori
.sym 22573 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22574 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22575 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22576 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22579 soc.cpu.instr_beq
.sym 22580 soc.cpu.instr_ori
.sym 22581 soc.cpu.instr_addi
.sym 22582 soc.cpu.instr_xori
.sym 22585 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22586 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22587 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22592 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 22593 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22597 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22598 soc.cpu.is_alu_reg_imm
.sym 22599 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22600 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22603 soc.cpu.is_alu_reg_imm
.sym 22606 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 22609 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 22610 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22611 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22612 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22615 soc.cpu.is_alu_reg_imm
.sym 22616 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22617 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22618 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22619 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22620 clk$SB_IO_IN_$glb_clk
.sym 22621 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 22631 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22632 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22634 soc.cpu.is_alu_reg_imm
.sym 22635 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22636 soc.cpu.cpuregs_wrdata[20]
.sym 22637 soc.cpu.is_alu_reg_imm
.sym 22646 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22697 SEG[3]$SB_IO_OUT
.sym 22717 SEG[3]$SB_IO_OUT
.sym 22732 soc.cpu.is_lui_auipc_jal
.sym 22744 soc.cpu.count_instr[33]
.sym 22753 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 22757 SEG[3]$SB_IO_OUT
.sym 22861 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 22862 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 22864 soc.memory.wen[1]
.sym 22865 iomem_wdata[3]
.sym 22866 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 22867 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 22868 flash_clk_SB_LUT4_I1_I2[3]
.sym 22870 iomem_wdata[5]
.sym 22873 iomem_wdata[2]
.sym 22877 $PACKER_GND_NET
.sym 22904 soc.cpu.cpu_state[4]
.sym 22905 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 22909 soc.cpu.cpu_state[4]
.sym 22911 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 22915 soc.cpu.cpu_state[2]
.sym 23020 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23022 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 23023 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 23024 flash_clk_SB_LUT4_I1_I2[3]
.sym 23025 iomem_addr[2]
.sym 23026 iomem_addr[4]
.sym 23027 iomem_wdata[10]
.sym 23028 iomem_wdata[15]
.sym 23029 iomem_wdata[14]
.sym 23030 iomem_addr[3]
.sym 23031 iomem_wdata[13]
.sym 23037 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 23039 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 23054 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1]
.sym 23056 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 23057 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 23059 soc.cpu.cpuregs_rs1[1]
.sym 23060 soc.cpu.cpuregs_rs1[0]
.sym 23061 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23064 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[1]
.sym 23065 soc.cpu.cpuregs_rs1[3]
.sym 23067 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[2]
.sym 23069 soc.cpu.reg_pc[1]
.sym 23070 soc.cpu.cpu_state[4]
.sym 23071 soc.cpu.count_instr[0]
.sym 23074 soc.cpu.cpu_state[4]
.sym 23076 soc.cpu.is_lui_auipc_jal
.sym 23077 soc.cpu.reg_next_pc[0]
.sym 23078 soc.cpu.reg_pc[3]
.sym 23079 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 23080 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 23083 soc.cpu.reg_next_pc[0]
.sym 23084 soc.cpu.cpuregs_rs1[0]
.sym 23085 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 23086 soc.cpu.is_lui_auipc_jal
.sym 23095 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23096 soc.cpu.cpu_state[4]
.sym 23097 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1]
.sym 23098 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 23101 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[1]
.sym 23102 soc.cpu.cpu_state[4]
.sym 23103 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[2]
.sym 23104 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23107 soc.cpu.cpuregs_rs1[3]
.sym 23108 soc.cpu.is_lui_auipc_jal
.sym 23109 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 23110 soc.cpu.reg_pc[3]
.sym 23115 soc.cpu.count_instr[0]
.sym 23119 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 23120 soc.cpu.is_lui_auipc_jal
.sym 23121 soc.cpu.cpuregs_rs1[1]
.sym 23122 soc.cpu.reg_pc[1]
.sym 23125 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 23126 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23127 soc.cpu.cpu_state[4]
.sym 23128 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 23129 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 23130 clk$SB_IO_IN_$glb_clk
.sym 23131 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23143 soc.cpu.count_instr[30]
.sym 23144 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 23146 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 23147 soc.cpu.is_lui_auipc_jal
.sym 23148 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 23149 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23153 iomem_wdata[8]
.sym 23157 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[2]
.sym 23162 UART_RX_SB_LUT4_I1_I0[3]
.sym 23164 soc.cpu.reg_pc[3]
.sym 23165 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 23174 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 23175 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 23176 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23177 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[1]
.sym 23178 soc.cpu.instr_maskirq
.sym 23179 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 23180 UART_RX_SB_LUT4_I1_I0[3]
.sym 23181 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 23182 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 23183 soc.cpu.count_cycle[1]
.sym 23184 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 23185 soc.cpu.timer[0]
.sym 23186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 23188 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 23189 soc.cpu.cpu_state[4]
.sym 23192 soc.cpu.cpu_state[2]
.sym 23193 soc.cpu.irq_mask[0]
.sym 23194 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[2]
.sym 23196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 23197 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 23199 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 23200 soc.cpu.count_cycle[0]
.sym 23201 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 23203 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 23204 soc.cpu.cpuregs_rs1[1]
.sym 23206 soc.cpu.cpu_state[4]
.sym 23207 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[2]
.sym 23208 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[1]
.sym 23209 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23212 soc.cpu.timer[0]
.sym 23213 soc.cpu.irq_mask[0]
.sym 23214 soc.cpu.instr_maskirq
.sym 23215 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 23219 UART_RX_SB_LUT4_I1_I0[3]
.sym 23221 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 23227 soc.cpu.count_cycle[0]
.sym 23230 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 23231 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 23232 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 23233 soc.cpu.cpu_state[2]
.sym 23236 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 23237 soc.cpu.cpuregs_rs1[1]
.sym 23238 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 23239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 23242 soc.cpu.count_cycle[0]
.sym 23243 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 23244 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 23245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 23248 soc.cpu.count_cycle[1]
.sym 23249 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 23250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 23251 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 23253 clk$SB_IO_IN_$glb_clk
.sym 23254 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23269 soc.cpu.count_cycle[1]
.sym 23270 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23272 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 23273 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23274 iomem_addr[7]
.sym 23275 soc.cpu.irq_pending[0]
.sym 23277 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 23278 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 23279 soc.cpu.cpuregs_rs1[1]
.sym 23280 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23281 soc.cpu.irq_mask[1]
.sym 23284 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 23285 soc.cpu.irq_mask[2]
.sym 23296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 23297 soc.cpu.cpuregs_rs1[1]
.sym 23299 soc.cpu.cpuregs_rs1[2]
.sym 23300 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 23301 soc.cpu.irq_mask[1]
.sym 23305 soc.cpu.count_instr[1]
.sym 23307 soc.cpu.cpuregs_rs1[7]
.sym 23308 soc.cpu.is_lui_auipc_jal
.sym 23309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 23310 soc.cpu.instr_rdcycleh
.sym 23311 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 23312 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 23313 soc.cpu.instr_rdinstrh
.sym 23314 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 23315 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23317 soc.cpu.count_instr[33]
.sym 23320 soc.cpu.cpu_state[4]
.sym 23321 soc.cpu.count_cycle[33]
.sym 23322 soc.cpu.reg_pc[7]
.sym 23323 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23325 soc.cpu.reg_pc[2]
.sym 23326 soc.cpu.cpu_state[2]
.sym 23327 soc.cpu.instr_maskirq
.sym 23329 soc.cpu.count_instr[1]
.sym 23330 soc.cpu.count_instr[33]
.sym 23331 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 23332 soc.cpu.instr_rdinstrh
.sym 23335 soc.cpu.instr_rdcycleh
.sym 23336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 23338 soc.cpu.count_cycle[33]
.sym 23341 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 23342 soc.cpu.reg_pc[7]
.sym 23343 soc.cpu.cpuregs_rs1[7]
.sym 23344 soc.cpu.is_lui_auipc_jal
.sym 23347 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 23349 soc.cpu.cpu_state[4]
.sym 23350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 23353 soc.cpu.reg_pc[2]
.sym 23354 soc.cpu.cpuregs_rs1[2]
.sym 23355 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 23356 soc.cpu.is_lui_auipc_jal
.sym 23361 soc.cpu.cpuregs_rs1[1]
.sym 23365 soc.cpu.instr_maskirq
.sym 23366 soc.cpu.cpu_state[2]
.sym 23367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 23368 soc.cpu.irq_mask[1]
.sym 23373 soc.cpu.cpuregs_rs1[2]
.sym 23375 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23376 clk$SB_IO_IN_$glb_clk
.sym 23377 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23388 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 23389 soc.cpu.cpuregs_rs1[1]
.sym 23391 iomem_wdata[30]
.sym 23392 soc.cpu.cpuregs_rs1[2]
.sym 23394 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 23395 soc.cpu.cpuregs_rs1[2]
.sym 23396 soc.cpu.is_lui_auipc_jal
.sym 23397 soc.cpu.count_instr[4]
.sym 23399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 23400 soc.cpu.count_cycle[8]
.sym 23401 soc.cpu.timer[4]
.sym 23405 soc.cpu.mem_la_wdata[2]
.sym 23406 soc.cpu.cpu_state[4]
.sym 23407 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 23409 soc.cpu.irq_mask[1]
.sym 23411 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 23412 soc.cpu.cpu_state[2]
.sym 23413 soc.cpu.irq_mask[2]
.sym 23420 soc.cpu.count_instr[1]
.sym 23423 soc.cpu.count_instr[4]
.sym 23426 soc.cpu.count_instr[0]
.sym 23432 soc.cpu.count_instr[5]
.sym 23433 soc.cpu.count_instr[6]
.sym 23434 soc.cpu.count_instr[0]
.sym 23442 soc.cpu.count_instr[7]
.sym 23445 soc.cpu.count_instr[2]
.sym 23446 soc.cpu.count_instr[3]
.sym 23451 $nextpnr_ICESTORM_LC_4$O
.sym 23453 soc.cpu.count_instr[0]
.sym 23457 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 23460 soc.cpu.count_instr[1]
.sym 23461 soc.cpu.count_instr[0]
.sym 23463 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 23465 soc.cpu.count_instr[2]
.sym 23467 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 23469 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 23471 soc.cpu.count_instr[3]
.sym 23473 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 23475 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 23478 soc.cpu.count_instr[4]
.sym 23479 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 23481 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 23483 soc.cpu.count_instr[5]
.sym 23485 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 23487 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 23489 soc.cpu.count_instr[6]
.sym 23491 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 23493 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 23496 soc.cpu.count_instr[7]
.sym 23497 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 23498 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 23499 clk$SB_IO_IN_$glb_clk
.sym 23500 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23511 soc.cpu.is_lui_auipc_jal
.sym 23513 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 23515 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 23516 iomem_addr[4]
.sym 23517 soc.cpu.count_cycle[21]
.sym 23518 soc.cpu.count_instr[37]
.sym 23519 soc.cpu.count_instr[2]
.sym 23521 soc.cpu.count_instr[3]
.sym 23524 soc.cpu.timer[5]
.sym 23525 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 23530 soc.cpu.count_instr[16]
.sym 23533 soc.cpu.count_instr[8]
.sym 23535 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 23536 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 23537 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 23545 soc.cpu.count_instr[11]
.sym 23550 soc.cpu.count_instr[8]
.sym 23554 soc.cpu.count_instr[12]
.sym 23555 soc.cpu.count_instr[13]
.sym 23564 soc.cpu.count_instr[14]
.sym 23567 soc.cpu.count_instr[9]
.sym 23568 soc.cpu.count_instr[10]
.sym 23573 soc.cpu.count_instr[15]
.sym 23574 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 23576 soc.cpu.count_instr[8]
.sym 23578 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 23580 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 23582 soc.cpu.count_instr[9]
.sym 23584 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 23586 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 23588 soc.cpu.count_instr[10]
.sym 23590 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 23592 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 23595 soc.cpu.count_instr[11]
.sym 23596 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 23598 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 23600 soc.cpu.count_instr[12]
.sym 23602 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 23604 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 23606 soc.cpu.count_instr[13]
.sym 23608 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 23610 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 23613 soc.cpu.count_instr[14]
.sym 23614 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 23616 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 23618 soc.cpu.count_instr[15]
.sym 23620 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 23621 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 23622 clk$SB_IO_IN_$glb_clk
.sym 23623 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23632 soc.cpu.count_cycle[30]
.sym 23634 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2[2]
.sym 23635 soc.cpu.count_cycle[30]
.sym 23636 iomem_addr[16]
.sym 23637 soc.cpu.cpuregs_rs1[3]
.sym 23638 soc.cpu.alu_out_q[12]
.sym 23639 soc.cpu.pcpi_rs2[25]
.sym 23640 soc.cpu.timer[12]
.sym 23641 soc.cpu.cpuregs_rs1[5]
.sym 23642 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 23643 iomem_addr[5]
.sym 23644 soc.cpu.timer[5]
.sym 23645 soc.cpu.count_instr[6]
.sym 23646 soc.cpu.count_instr[12]
.sym 23648 soc.cpu.count_cycle[17]
.sym 23649 soc.cpu.pcpi_rs2[15]
.sym 23650 soc.cpu.count_instr[21]
.sym 23652 soc.cpu.count_cycle[19]
.sym 23653 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 23654 soc.cpu.count_instr[35]
.sym 23656 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 23657 soc.cpu.count_instr[26]
.sym 23658 soc.cpu.count_instr[17]
.sym 23659 soc.cpu.pcpi_rs2[16]
.sym 23660 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 23671 soc.cpu.count_instr[22]
.sym 23674 soc.cpu.count_instr[17]
.sym 23675 soc.cpu.count_instr[18]
.sym 23677 soc.cpu.count_instr[20]
.sym 23684 soc.cpu.count_instr[19]
.sym 23689 soc.cpu.count_instr[16]
.sym 23694 soc.cpu.count_instr[21]
.sym 23696 soc.cpu.count_instr[23]
.sym 23697 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 23699 soc.cpu.count_instr[16]
.sym 23701 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 23703 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 23705 soc.cpu.count_instr[17]
.sym 23707 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 23709 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 23711 soc.cpu.count_instr[18]
.sym 23713 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 23715 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 23718 soc.cpu.count_instr[19]
.sym 23719 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 23721 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 23723 soc.cpu.count_instr[20]
.sym 23725 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 23727 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 23729 soc.cpu.count_instr[21]
.sym 23731 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 23733 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 23736 soc.cpu.count_instr[22]
.sym 23737 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 23739 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 23741 soc.cpu.count_instr[23]
.sym 23743 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 23744 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 23745 clk$SB_IO_IN_$glb_clk
.sym 23746 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23757 soc.cpu.count_instr[27]
.sym 23760 soc.cpu.timer[6]
.sym 23762 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 23763 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 23764 soc.cpu.count_instr[15]
.sym 23766 soc.cpu.count_instr[36]
.sym 23767 soc.cpu.cpuregs_rs1[15]
.sym 23770 soc.cpu.instr_rdinstrh
.sym 23771 soc.cpu.cpuregs_rs1[1]
.sym 23772 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23773 soc.cpu.count_instr[29]
.sym 23774 soc.cpu.count_instr[19]
.sym 23776 soc.cpu.count_instr[20]
.sym 23777 soc.cpu.reg_pc[10]
.sym 23778 soc.cpu.irq_mask[1]
.sym 23780 soc.cpu.count_instr[22]
.sym 23781 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 23782 soc.cpu.irq_mask[2]
.sym 23783 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 23792 soc.cpu.count_instr[28]
.sym 23794 soc.cpu.count_instr[30]
.sym 23799 soc.cpu.count_instr[27]
.sym 23803 soc.cpu.count_instr[31]
.sym 23805 soc.cpu.count_instr[25]
.sym 23806 soc.cpu.count_instr[26]
.sym 23809 soc.cpu.count_instr[29]
.sym 23812 soc.cpu.count_instr[24]
.sym 23820 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 23822 soc.cpu.count_instr[24]
.sym 23824 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 23826 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 23829 soc.cpu.count_instr[25]
.sym 23830 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 23832 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 23835 soc.cpu.count_instr[26]
.sym 23836 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 23838 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 23840 soc.cpu.count_instr[27]
.sym 23842 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 23844 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 23847 soc.cpu.count_instr[28]
.sym 23848 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 23850 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 23853 soc.cpu.count_instr[29]
.sym 23854 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 23856 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 23859 soc.cpu.count_instr[30]
.sym 23860 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 23862 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 23864 soc.cpu.count_instr[31]
.sym 23866 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 23867 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 23868 clk$SB_IO_IN_$glb_clk
.sym 23869 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23882 soc.cpu.instr_rdcycleh
.sym 23883 soc.cpu.cpuregs_raddr2[3]
.sym 23885 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 23886 iomem_addr[6]
.sym 23890 soc.cpu.alu_out_q[2]
.sym 23891 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 23892 soc.cpu.alu_out_q[8]
.sym 23894 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 23895 soc.cpu.count_instr[46]
.sym 23896 soc.cpu.cpu_state[2]
.sym 23897 soc.cpu.cpu_state[4]
.sym 23898 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 23899 soc.cpu.count_instr[28]
.sym 23900 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 23902 soc.cpu.irq_mask[1]
.sym 23903 soc.cpu.count_instr[42]
.sym 23904 soc.cpu.mem_la_wdata[2]
.sym 23905 soc.cpu.count_instr[31]
.sym 23906 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 23911 soc.cpu.count_instr[32]
.sym 23922 soc.cpu.count_instr[35]
.sym 23924 soc.cpu.count_instr[37]
.sym 23926 soc.cpu.count_instr[39]
.sym 23929 soc.cpu.count_instr[34]
.sym 23933 soc.cpu.count_instr[38]
.sym 23936 soc.cpu.count_instr[33]
.sym 23939 soc.cpu.count_instr[36]
.sym 23943 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 23946 soc.cpu.count_instr[32]
.sym 23947 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 23949 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 23951 soc.cpu.count_instr[33]
.sym 23953 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 23955 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 23958 soc.cpu.count_instr[34]
.sym 23959 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 23961 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 23963 soc.cpu.count_instr[35]
.sym 23965 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 23967 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 23969 soc.cpu.count_instr[36]
.sym 23971 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 23973 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 23975 soc.cpu.count_instr[37]
.sym 23977 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 23979 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 23982 soc.cpu.count_instr[38]
.sym 23983 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 23985 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 23987 soc.cpu.count_instr[39]
.sym 23989 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 23990 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 23991 clk$SB_IO_IN_$glb_clk
.sym 23992 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24003 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 24005 soc.cpu.count_cycle[52]
.sym 24006 soc.cpu.alu_out_q[4]
.sym 24007 soc.cpu.count_cycle[49]
.sym 24012 iomem_addr[11]
.sym 24013 iomem_addr[9]
.sym 24014 soc.cpu.cpu_state[3]
.sym 24015 soc.cpu.alu_out_q[3]
.sym 24016 soc.cpu.alu_out_q[12]
.sym 24017 soc.cpu.count_instr[44]
.sym 24018 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24019 soc.cpu.count_instr[45]
.sym 24021 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 24022 soc.cpu.count_instr[16]
.sym 24023 soc.cpu.count_instr[47]
.sym 24024 soc.cpu.irq_pending[1]
.sym 24026 soc.cpu.reg_pc[11]
.sym 24027 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 24028 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 24029 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 24038 soc.cpu.count_instr[44]
.sym 24040 soc.cpu.count_instr[46]
.sym 24042 soc.cpu.count_instr[40]
.sym 24051 soc.cpu.count_instr[41]
.sym 24053 soc.cpu.count_instr[43]
.sym 24057 soc.cpu.count_instr[47]
.sym 24060 soc.cpu.count_instr[42]
.sym 24063 soc.cpu.count_instr[45]
.sym 24066 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 24068 soc.cpu.count_instr[40]
.sym 24070 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 24072 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 24075 soc.cpu.count_instr[41]
.sym 24076 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 24078 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 24080 soc.cpu.count_instr[42]
.sym 24082 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 24084 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 24087 soc.cpu.count_instr[43]
.sym 24088 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 24090 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 24093 soc.cpu.count_instr[44]
.sym 24094 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 24096 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 24098 soc.cpu.count_instr[45]
.sym 24100 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 24102 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 24105 soc.cpu.count_instr[46]
.sym 24106 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 24108 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 24111 soc.cpu.count_instr[47]
.sym 24112 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 24113 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 24114 clk$SB_IO_IN_$glb_clk
.sym 24115 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24128 soc.cpu.count_instr[40]
.sym 24129 soc.cpu.decoded_imm[0]
.sym 24130 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 24132 soc.cpu.count_instr[41]
.sym 24133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24134 soc.cpu.count_cycle[62]
.sym 24135 soc.cpu.timer[11]
.sym 24136 soc.cpu.count_instr[43]
.sym 24137 soc.cpu.cpuregs_rs1[10]
.sym 24138 soc.cpu.alu_out_q[12]
.sym 24140 soc.cpu.count_cycle[19]
.sym 24141 soc.cpu.pcpi_rs2[16]
.sym 24142 soc.cpu.count_instr[53]
.sym 24143 soc.cpu.count_instr[17]
.sym 24145 soc.cpu.count_cycle[17]
.sym 24146 soc.cpu.count_instr[55]
.sym 24147 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 24148 soc.cpu.pcpi_rs2[15]
.sym 24149 soc.cpu.count_instr[26]
.sym 24150 soc.cpu.count_instr[49]
.sym 24151 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 24152 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 24157 soc.cpu.count_instr[48]
.sym 24167 soc.cpu.count_instr[50]
.sym 24171 soc.cpu.count_instr[54]
.sym 24178 soc.cpu.count_instr[53]
.sym 24182 soc.cpu.count_instr[49]
.sym 24184 soc.cpu.count_instr[51]
.sym 24185 soc.cpu.count_instr[52]
.sym 24188 soc.cpu.count_instr[55]
.sym 24189 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 24192 soc.cpu.count_instr[48]
.sym 24193 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 24195 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 24197 soc.cpu.count_instr[49]
.sym 24199 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 24201 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 24203 soc.cpu.count_instr[50]
.sym 24205 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 24207 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 24209 soc.cpu.count_instr[51]
.sym 24211 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 24213 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 24215 soc.cpu.count_instr[52]
.sym 24217 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 24219 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 24222 soc.cpu.count_instr[53]
.sym 24223 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 24225 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 24227 soc.cpu.count_instr[54]
.sym 24229 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 24231 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 24233 soc.cpu.count_instr[55]
.sym 24235 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 24236 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 24237 clk$SB_IO_IN_$glb_clk
.sym 24238 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24251 soc.cpu.cpuregs_rs1[15]
.sym 24252 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 24253 $PACKER_VCC_NET
.sym 24254 soc.cpu.alu_out_q[15]
.sym 24255 soc.cpu.reg_pc[12]
.sym 24256 soc.cpu.mem_la_wdata[4]
.sym 24257 soc.cpu.instr_rdinstrh
.sym 24261 soc.cpu.instr_maskirq
.sym 24263 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24264 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 24266 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 24267 soc.cpu.cpuregs_rs1[1]
.sym 24268 soc.cpu.reg_pc[10]
.sym 24269 soc.cpu.count_instr[20]
.sym 24270 soc.cpu.irq_mask[2]
.sym 24271 soc.cpu.irq_mask[1]
.sym 24272 soc.cpu.count_instr[54]
.sym 24274 soc.cpu.count_instr[19]
.sym 24275 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 24284 soc.cpu.count_instr[60]
.sym 24285 soc.cpu.count_instr[61]
.sym 24291 soc.cpu.count_instr[59]
.sym 24295 soc.cpu.count_instr[63]
.sym 24297 soc.cpu.count_instr[57]
.sym 24302 soc.cpu.count_instr[62]
.sym 24304 soc.cpu.count_instr[56]
.sym 24306 soc.cpu.count_instr[58]
.sym 24312 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 24314 soc.cpu.count_instr[56]
.sym 24316 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 24318 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 24321 soc.cpu.count_instr[57]
.sym 24322 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 24324 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 24326 soc.cpu.count_instr[58]
.sym 24328 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 24330 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 24332 soc.cpu.count_instr[59]
.sym 24334 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 24336 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 24339 soc.cpu.count_instr[60]
.sym 24340 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 24342 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 24345 soc.cpu.count_instr[61]
.sym 24346 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 24348 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 24351 soc.cpu.count_instr[62]
.sym 24352 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 24356 soc.cpu.count_instr[63]
.sym 24358 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 24359 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 24360 clk$SB_IO_IN_$glb_clk
.sym 24361 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 24373 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 24374 soc.cpu.count_instr[56]
.sym 24376 soc.cpu.count_instr[61]
.sym 24378 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24379 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 24380 soc.cpu.count_instr[58]
.sym 24381 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 24385 soc.cpu.instr_rdcycleh
.sym 24386 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 24387 soc.cpu.count_instr[28]
.sym 24388 soc.cpu.mem_la_wdata[2]
.sym 24389 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 24390 soc.cpu.cpuregs_wrdata[3]
.sym 24392 soc.cpu.cpu_state[2]
.sym 24393 soc.cpu.cpu_state[4]
.sym 24394 soc.cpu.cpuregs_wrdata[4]
.sym 24395 soc.cpu.count_instr[62]
.sym 24397 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 24403 soc.cpu.count_instr[52]
.sym 24404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 24407 soc.cpu.count_cycle[49]
.sym 24411 soc.cpu.count_instr[28]
.sym 24412 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 24413 soc.cpu.count_instr[17]
.sym 24414 soc.cpu.count_instr[59]
.sym 24415 soc.cpu.count_instr[60]
.sym 24417 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 24419 soc.cpu.count_instr[26]
.sym 24420 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 24421 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 24422 soc.cpu.count_instr[49]
.sym 24423 soc.cpu.instr_rdcycleh
.sym 24424 soc.cpu.count_instr[27]
.sym 24425 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[2]
.sym 24426 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 24428 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 24429 soc.cpu.count_instr[20]
.sym 24431 soc.cpu.instr_rdinstrh
.sym 24432 soc.cpu.count_cycle[60]
.sym 24433 soc.cpu.count_cycle[28]
.sym 24434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24436 soc.cpu.count_instr[59]
.sym 24437 soc.cpu.count_instr[27]
.sym 24438 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 24439 soc.cpu.instr_rdinstrh
.sym 24442 soc.cpu.count_cycle[28]
.sym 24443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24445 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 24448 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 24449 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 24450 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 24451 soc.cpu.count_instr[28]
.sym 24454 soc.cpu.instr_rdinstrh
.sym 24455 soc.cpu.count_instr[52]
.sym 24456 soc.cpu.count_instr[20]
.sym 24457 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 24460 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 24461 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 24462 soc.cpu.count_instr[26]
.sym 24463 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 24466 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 24467 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[2]
.sym 24468 soc.cpu.count_instr[17]
.sym 24469 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 24472 soc.cpu.instr_rdcycleh
.sym 24473 soc.cpu.count_instr[49]
.sym 24474 soc.cpu.count_cycle[49]
.sym 24475 soc.cpu.instr_rdinstrh
.sym 24478 soc.cpu.count_instr[60]
.sym 24479 soc.cpu.count_cycle[60]
.sym 24480 soc.cpu.instr_rdinstrh
.sym 24481 soc.cpu.instr_rdcycleh
.sym 24485 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 24486 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 24487 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 24488 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 24489 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 24490 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 24491 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 24492 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 24494 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24495 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24496 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24497 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24498 soc.cpu.pcpi_rs2[10]
.sym 24499 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24501 soc.cpu.count_instr[23]
.sym 24502 soc.cpu.mem_la_wdata[7]
.sym 24505 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 24507 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 24508 soc.cpu.pcpi_rs2[15]
.sym 24509 soc.cpu.cpuregs_wrdata[14]
.sym 24510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 24511 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24512 soc.cpu.cpuregs_wrdata[12]
.sym 24513 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 24514 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 24515 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 24516 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 24517 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 24518 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 24519 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 24520 soc.cpu.cpuregs_wrdata[1]
.sym 24526 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 24527 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24530 soc.cpu.count_cycle[62]
.sym 24531 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 24533 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24534 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 24535 soc.cpu.instr_rdinstrh
.sym 24537 soc.cpu.count_instr[51]
.sym 24538 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 24541 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24542 soc.cpu.count_instr[30]
.sym 24543 soc.cpu.instr_rdcycleh
.sym 24544 soc.cpu.count_instr[19]
.sym 24546 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 24547 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 24548 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 24549 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 24550 soc.cpu.count_cycle[51]
.sym 24551 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24553 soc.cpu.count_cycle[52]
.sym 24555 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 24556 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24559 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 24560 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24561 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24562 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 24565 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 24567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 24568 soc.cpu.count_instr[19]
.sym 24571 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24572 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24573 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 24574 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 24577 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 24578 soc.cpu.count_cycle[62]
.sym 24579 soc.cpu.instr_rdcycleh
.sym 24580 soc.cpu.count_instr[30]
.sym 24583 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 24584 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24585 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24586 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 24589 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 24590 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 24591 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24592 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24597 soc.cpu.count_cycle[52]
.sym 24598 soc.cpu.instr_rdcycleh
.sym 24601 soc.cpu.count_cycle[51]
.sym 24602 soc.cpu.count_instr[51]
.sym 24603 soc.cpu.instr_rdcycleh
.sym 24604 soc.cpu.instr_rdinstrh
.sym 24608 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 24609 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[1]
.sym 24610 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 24611 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 24612 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 24613 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 24614 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 24615 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 24620 $PACKER_VCC_NET
.sym 24621 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24622 soc.cpu.cpuregs_rs1[11]
.sym 24623 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 24625 soc.cpu.cpuregs_wrdata[15]
.sym 24628 $PACKER_VCC_NET
.sym 24629 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24630 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 24632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24633 soc.cpu.cpuregs_waddr[4]
.sym 24634 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 24635 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 24636 soc.cpu.cpuregs_wrdata[2]
.sym 24637 soc.cpu.pcpi_rs2[16]
.sym 24638 soc.cpu.count_cycle[17]
.sym 24639 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 24640 soc.cpu.count_cycle[19]
.sym 24641 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 24642 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 24643 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 24649 soc.cpu.cpuregs_rs1[13]
.sym 24650 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 24651 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 24652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 24655 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 24658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 24659 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 24660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24661 soc.cpu.instr_rdinstrh
.sym 24663 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24664 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 24665 soc.cpu.count_instr[62]
.sym 24666 soc.cpu.count_cycle[19]
.sym 24667 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 24668 soc.cpu.count_cycle[20]
.sym 24670 soc.cpu.is_lui_auipc_jal
.sym 24671 soc.cpu.cpu_state[4]
.sym 24672 soc.cpu.count_cycle[30]
.sym 24674 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 24675 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 24677 soc.cpu.reg_pc[13]
.sym 24679 soc.cpu.cpu_state[4]
.sym 24680 soc.cpu.cpuregs_wrdata[1]
.sym 24682 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 24683 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 24684 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 24685 soc.cpu.cpu_state[4]
.sym 24688 soc.cpu.instr_rdinstrh
.sym 24689 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 24690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 24691 soc.cpu.count_instr[62]
.sym 24694 soc.cpu.cpuregs_rs1[13]
.sym 24695 soc.cpu.reg_pc[13]
.sym 24696 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 24697 soc.cpu.is_lui_auipc_jal
.sym 24701 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 24702 soc.cpu.count_cycle[30]
.sym 24703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24706 soc.cpu.cpu_state[4]
.sym 24707 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 24708 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 24709 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 24713 soc.cpu.cpuregs_wrdata[1]
.sym 24718 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 24719 soc.cpu.count_cycle[19]
.sym 24720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 24724 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24725 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 24726 soc.cpu.count_cycle[20]
.sym 24727 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 24729 clk$SB_IO_IN_$glb_clk
.sym 24731 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 24732 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 24733 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 24734 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 24735 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 24736 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 24737 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 24738 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 24743 soc.cpu.cpuregs_rs1[13]
.sym 24744 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 24745 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 24747 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 24748 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 24751 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24752 soc.cpu.decoded_imm[14]
.sym 24753 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 24754 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24756 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 24757 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24758 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 24759 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24760 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 24761 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 24762 soc.cpu.latched_compr_SB_DFFE_Q_E[3]
.sym 24763 soc.cpu.irq_mask[1]
.sym 24764 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 24766 soc.cpu.cpuregs_wrdata[3]
.sym 24773 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 24774 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24775 soc.cpu.cpuregs_raddr2[1]
.sym 24776 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24777 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 24779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 24783 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24784 soc.cpu.cpuregs_raddr2[2]
.sym 24785 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 24786 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24787 soc.cpu.cpuregs_rs1[20]
.sym 24789 soc.cpu.irq_mask[1]
.sym 24790 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24791 soc.cpu.decoded_imm[2]
.sym 24792 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 24794 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 24796 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 24798 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24799 soc.cpu.irq_pending[1]
.sym 24800 soc.cpu.decoded_imm[1]
.sym 24801 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 24802 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 24803 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 24807 soc.cpu.irq_pending[1]
.sym 24808 soc.cpu.irq_mask[1]
.sym 24811 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24812 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 24813 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 24814 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24817 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 24818 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 24820 soc.cpu.decoded_imm[2]
.sym 24824 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 24825 soc.cpu.decoded_imm[1]
.sym 24826 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 24830 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 24831 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 24832 soc.cpu.cpuregs_raddr2[2]
.sym 24835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 24836 soc.cpu.cpuregs_rs1[20]
.sym 24837 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 24838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24841 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 24843 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 24844 soc.cpu.cpuregs_raddr2[1]
.sym 24847 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24848 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24849 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 24850 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 24851 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24852 clk$SB_IO_IN_$glb_clk
.sym 24854 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 24855 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 24856 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 24857 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 24858 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 24859 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 24860 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 24861 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 24864 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 24865 soc.cpu.instr_waitirq
.sym 24866 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 24867 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 24869 soc.cpu.alu_out_q[0]
.sym 24870 soc.cpu.reg_pc[20]
.sym 24871 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 24873 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 24874 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 24875 soc.cpu.cpuregs_wrdata[9]
.sym 24878 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 24879 soc.cpu.mem_la_wdata[2]
.sym 24880 soc.cpu.cpu_state[4]
.sym 24881 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 24882 soc.cpu.cpuregs_wrdata[4]
.sym 24883 soc.cpu.cpu_state[2]
.sym 24884 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 24885 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 24886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[1]
.sym 24887 soc.cpu.latched_store
.sym 24888 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 24889 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 24896 soc.cpu.timer[22]
.sym 24897 soc.cpu.compressed_instr
.sym 24899 soc.cpu.cpu_state[2]
.sym 24903 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24904 soc.cpu.cpuregs_rs1[22]
.sym 24906 soc.cpu.timer[17]
.sym 24907 soc.cpu.cpuregs_rs1[17]
.sym 24908 soc.cpu.irq_mask[22]
.sym 24909 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 24910 soc.cpu.count_cycle[17]
.sym 24913 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2[2]
.sym 24914 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 24915 soc.cpu.irq_mask[17]
.sym 24918 soc.cpu.instr_maskirq
.sym 24920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 24921 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 24922 soc.cpu.latched_compr_SB_DFFE_Q_E[3]
.sym 24924 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[2]
.sym 24925 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2[3]
.sym 24926 soc.cpu.instr_maskirq
.sym 24928 soc.cpu.cpuregs_rs1[22]
.sym 24929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24930 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 24931 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 24934 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 24935 soc.cpu.instr_maskirq
.sym 24936 soc.cpu.timer[22]
.sym 24937 soc.cpu.irq_mask[22]
.sym 24940 soc.cpu.compressed_instr
.sym 24946 soc.cpu.cpuregs_rs1[17]
.sym 24947 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[2]
.sym 24948 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 24949 soc.cpu.cpu_state[2]
.sym 24958 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 24959 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2[2]
.sym 24960 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2[3]
.sym 24961 soc.cpu.count_cycle[17]
.sym 24964 soc.cpu.timer[17]
.sym 24965 soc.cpu.instr_maskirq
.sym 24966 soc.cpu.irq_mask[17]
.sym 24967 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 24974 soc.cpu.latched_compr_SB_DFFE_Q_E[3]
.sym 24975 clk$SB_IO_IN_$glb_clk
.sym 24986 soc.cpu.is_lui_auipc_jal
.sym 24987 soc.cpu.is_lui_auipc_jal
.sym 24989 soc.cpu.is_lui_auipc_jal
.sym 24990 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 24991 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 24993 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 24994 soc.cpu.cpuregs_wrdata[6]
.sym 24995 soc.cpu.latched_compr
.sym 24996 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 24997 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 24999 soc.cpu.alu_out_q[17]
.sym 25000 soc.cpu.cpuregs_wrdata[0]
.sym 25001 soc.cpu.irq_mask[17]
.sym 25002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 25003 soc.cpu.alu_out_q[24]
.sym 25004 soc.cpu.decoded_imm[3]
.sym 25005 soc.cpu.cpuregs_rs1[24]
.sym 25006 soc.cpu.timer[24]
.sym 25007 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 25008 soc.cpu.cpuregs_waddr[3]
.sym 25010 soc.cpu.pcpi_rs2[16]
.sym 25011 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 25012 soc.cpu.cpuregs_waddr[1]
.sym 25018 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 25020 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 25021 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 25022 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25024 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 25025 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25026 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 25027 soc.cpu.cpu_state[1]
.sym 25028 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 25029 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 25031 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 25032 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 25033 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 25034 soc.cpu.cpu_state[4]
.sym 25035 UART_RX_SB_LUT4_I1_I0[3]
.sym 25039 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 25040 soc.cpu.reg_next_pc[0]
.sym 25042 soc.cpu.cpu_state[4]
.sym 25043 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 25044 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 25045 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 25047 soc.cpu.latched_store
.sym 25048 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25051 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 25052 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25053 soc.cpu.cpu_state[4]
.sym 25054 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 25057 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 25058 soc.cpu.cpu_state[4]
.sym 25059 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 25060 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25063 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 25064 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 25065 soc.cpu.cpu_state[4]
.sym 25066 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25069 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25070 soc.cpu.cpu_state[4]
.sym 25071 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 25072 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 25075 soc.cpu.cpu_state[4]
.sym 25076 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25077 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 25078 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 25081 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25082 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 25083 soc.cpu.cpu_state[4]
.sym 25084 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 25087 soc.cpu.reg_next_pc[0]
.sym 25088 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25089 soc.cpu.latched_store
.sym 25093 UART_RX_SB_LUT4_I1_I0[3]
.sym 25094 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 25095 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25096 soc.cpu.cpu_state[1]
.sym 25097 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 25098 clk$SB_IO_IN_$glb_clk
.sym 25099 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25112 $PACKER_VCC_NET
.sym 25113 soc.cpu.cpu_state[1]
.sym 25114 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 25115 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 25116 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 25117 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 25118 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25119 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 25120 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 25122 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 25123 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 25124 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 25125 UART_RX_SB_LUT4_I1_I0[3]
.sym 25126 soc.cpu.reg_pc[21]
.sym 25127 soc.cpu.reg_pc[18]
.sym 25128 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 25129 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 25130 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 25131 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 25132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25133 soc.cpu.pcpi_rs2[16]
.sym 25134 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25135 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 25142 soc.cpu.reg_pc[16]
.sym 25143 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25144 soc.cpu.reg_pc[21]
.sym 25145 soc.cpu.cpuregs_rs1[21]
.sym 25146 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 25148 soc.cpu.reg_pc[20]
.sym 25150 soc.cpu.reg_pc[17]
.sym 25151 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 25152 soc.cpu.cpu_state[4]
.sym 25153 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 25154 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25156 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 25157 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 25159 soc.cpu.cpuregs_rs1[20]
.sym 25161 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25162 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 25165 soc.cpu.cpuregs_rs1[24]
.sym 25166 soc.cpu.cpuregs_rs1[16]
.sym 25167 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25169 soc.cpu.cpuregs_rs1[17]
.sym 25170 soc.cpu.is_lui_auipc_jal
.sym 25171 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 25174 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25175 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 25176 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25177 soc.cpu.cpuregs_rs1[24]
.sym 25180 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 25181 soc.cpu.cpu_state[4]
.sym 25182 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 25183 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25186 soc.cpu.reg_pc[17]
.sym 25187 soc.cpu.cpuregs_rs1[17]
.sym 25188 soc.cpu.is_lui_auipc_jal
.sym 25189 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25192 soc.cpu.reg_pc[16]
.sym 25193 soc.cpu.cpuregs_rs1[16]
.sym 25194 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25195 soc.cpu.is_lui_auipc_jal
.sym 25198 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 25200 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 25204 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 25205 soc.cpu.cpu_state[4]
.sym 25206 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 25207 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25210 soc.cpu.is_lui_auipc_jal
.sym 25211 soc.cpu.reg_pc[21]
.sym 25212 soc.cpu.cpuregs_rs1[21]
.sym 25213 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25216 soc.cpu.reg_pc[20]
.sym 25217 soc.cpu.cpuregs_rs1[20]
.sym 25218 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25219 soc.cpu.is_lui_auipc_jal
.sym 25221 clk$SB_IO_IN_$glb_clk
.sym 25222 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25231 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 25232 soc.cpu.reg_pc[16]
.sym 25235 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 25236 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 25237 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 25238 soc.cpu.irq_pending[2]
.sym 25239 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25240 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 25241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 25242 soc.cpu.decoded_imm[28]
.sym 25243 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 25245 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 25246 soc.cpu.reg_pc[17]
.sym 25247 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 25249 soc.cpu.latched_compr_SB_DFFE_Q_E[3]
.sym 25250 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 25251 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 25252 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 25253 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 25255 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 25256 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 25257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25258 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 25265 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 25267 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 25269 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 25270 soc.cpu.reg_pc[24]
.sym 25271 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 25272 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 25276 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25278 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 25279 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 25280 soc.cpu.cpuregs_rs1[27]
.sym 25281 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25282 soc.cpu.is_lui_auipc_jal
.sym 25283 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25284 soc.cpu.cpuregs_rs1[18]
.sym 25285 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 25286 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 25287 soc.cpu.reg_pc[18]
.sym 25288 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 25289 soc.cpu.cpu_state[4]
.sym 25290 soc.cpu.cpuregs_rs1[24]
.sym 25292 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25294 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 25295 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25297 soc.cpu.is_lui_auipc_jal
.sym 25298 soc.cpu.reg_pc[18]
.sym 25299 soc.cpu.cpuregs_rs1[18]
.sym 25300 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25303 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25304 soc.cpu.cpuregs_rs1[27]
.sym 25305 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25306 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 25309 soc.cpu.cpu_state[4]
.sym 25310 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 25311 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 25312 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 25316 soc.cpu.cpu_state[4]
.sym 25317 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 25318 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25321 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25322 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 25323 soc.cpu.cpu_state[4]
.sym 25324 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 25327 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 25329 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 25333 soc.cpu.reg_pc[24]
.sym 25334 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25335 soc.cpu.is_lui_auipc_jal
.sym 25336 soc.cpu.cpuregs_rs1[24]
.sym 25339 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 25340 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25341 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 25342 soc.cpu.cpu_state[4]
.sym 25344 clk$SB_IO_IN_$glb_clk
.sym 25345 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25358 soc.cpu.instr_maskirq
.sym 25359 UART_RX_SB_LUT4_I1_I0[3]
.sym 25360 soc.cpu.timer[16]
.sym 25361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 25362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 25363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 25364 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25365 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 25366 soc.cpu.timer[18]
.sym 25367 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 25368 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25370 soc.cpu.cpu_state[2]
.sym 25371 soc.cpu.latched_store
.sym 25373 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 25374 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 25376 soc.cpu.cpu_state[4]
.sym 25377 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25379 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 25380 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 25381 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 25388 soc.cpu.cpu_state[2]
.sym 25389 soc.cpu.reg_pc[26]
.sym 25392 soc.cpu.reg_pc[19]
.sym 25394 soc.cpu.cpuregs_rs1[26]
.sym 25396 soc.cpu.reg_pc[27]
.sym 25397 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 25400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25401 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25402 soc.cpu.timer[31]
.sym 25404 soc.cpu.is_lui_auipc_jal
.sym 25405 soc.cpu.cpuregs_rs1[19]
.sym 25406 soc.cpu.cpuregs_rs1[30]
.sym 25407 soc.cpu.cpuregs_rs1[28]
.sym 25408 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25409 soc.cpu.reg_pc[28]
.sym 25410 soc.cpu.cpuregs_rs1[27]
.sym 25412 soc.cpu.is_lui_auipc_jal
.sym 25415 soc.cpu.cpu_state[4]
.sym 25416 soc.cpu.reg_pc[30]
.sym 25417 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25418 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25420 soc.cpu.reg_pc[27]
.sym 25421 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25422 soc.cpu.is_lui_auipc_jal
.sym 25423 soc.cpu.cpuregs_rs1[27]
.sym 25426 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25427 soc.cpu.reg_pc[26]
.sym 25428 soc.cpu.cpuregs_rs1[26]
.sym 25429 soc.cpu.is_lui_auipc_jal
.sym 25432 soc.cpu.reg_pc[30]
.sym 25433 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25434 soc.cpu.is_lui_auipc_jal
.sym 25435 soc.cpu.cpuregs_rs1[30]
.sym 25439 soc.cpu.timer[31]
.sym 25440 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25445 soc.cpu.cpu_state[2]
.sym 25447 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25450 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 25451 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25452 soc.cpu.cpu_state[4]
.sym 25453 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25456 soc.cpu.reg_pc[28]
.sym 25457 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25458 soc.cpu.cpuregs_rs1[28]
.sym 25459 soc.cpu.is_lui_auipc_jal
.sym 25462 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25463 soc.cpu.cpuregs_rs1[19]
.sym 25464 soc.cpu.reg_pc[19]
.sym 25465 soc.cpu.is_lui_auipc_jal
.sym 25479 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25481 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 25482 soc.cpu.cpuregs_rs1[31]
.sym 25483 soc.cpu.reg_pc[24]
.sym 25485 soc.cpu.irq_pending[21]
.sym 25486 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 25487 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25488 soc.cpu.reg_pc[19]
.sym 25489 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 25490 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 25491 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 25492 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 25493 soc.cpu.cpuregs_rs1[28]
.sym 25494 soc.cpu.timer[24]
.sym 25495 soc.cpu.alu_out_q[23]
.sym 25496 soc.cpu.cpuregs_rs1[27]
.sym 25497 soc.cpu.pcpi_rs2[16]
.sym 25498 soc.cpu.reg_pc[31]
.sym 25500 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 25501 soc.cpu.cpuregs_rs1[24]
.sym 25502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 25503 soc.cpu.cpuregs_rs1[27]
.sym 25504 soc.cpu.cpuregs_waddr[3]
.sym 25510 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 25511 soc.cpu.instr_rdinstrh
.sym 25512 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 25514 soc.cpu.reg_pc[31]
.sym 25515 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25516 soc.cpu.latched_store
.sym 25519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25520 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 25521 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 25522 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 25524 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 25526 soc.cpu.cpu_state[3]
.sym 25527 soc.cpu.cpu_state[4]
.sym 25528 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 25529 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 25530 soc.cpu.cpu_state[2]
.sym 25531 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25532 soc.cpu.instr_maskirq
.sym 25533 soc.cpu.irq_mask[19]
.sym 25534 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25536 soc.cpu.instr_rdcycleh
.sym 25537 soc.cpu.timer[19]
.sym 25538 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 25539 soc.cpu.cpuregs_rs1[31]
.sym 25540 soc.cpu.is_lui_auipc_jal
.sym 25541 soc.cpu.cpu_state[6]
.sym 25543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25545 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25546 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 25549 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25550 soc.cpu.instr_maskirq
.sym 25551 soc.cpu.irq_mask[19]
.sym 25552 soc.cpu.timer[19]
.sym 25555 soc.cpu.reg_pc[31]
.sym 25556 soc.cpu.is_lui_auipc_jal
.sym 25557 soc.cpu.cpuregs_rs1[31]
.sym 25558 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 25563 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25564 soc.cpu.latched_store
.sym 25567 soc.cpu.cpu_state[2]
.sym 25568 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 25569 soc.cpu.cpu_state[6]
.sym 25570 soc.cpu.cpu_state[4]
.sym 25573 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 25574 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 25575 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 25576 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 25579 soc.cpu.cpu_state[3]
.sym 25580 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 25581 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 25582 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 25585 soc.cpu.instr_rdcycleh
.sym 25586 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 25587 soc.cpu.instr_rdinstrh
.sym 25589 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 25590 clk$SB_IO_IN_$glb_clk
.sym 25591 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25600 soc.cpu.alu_out_q[20]
.sym 25604 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 25605 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 25606 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 25608 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 25609 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 25610 soc.cpu.alu_out_q[20]
.sym 25611 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 25612 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 25613 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25614 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 25615 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 25617 soc.cpu.cpu_state[3]
.sym 25618 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25619 soc.cpu.is_lui_auipc_jal
.sym 25620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25621 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 25623 soc.cpu.decoded_imm[16]
.sym 25624 soc.cpu.cpuregs_wrdata[21]
.sym 25625 soc.cpu.pcpi_rs2[16]
.sym 25626 soc.cpu.latched_stalu
.sym 25627 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 25633 soc.cpu.cpu_state[3]
.sym 25634 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 25635 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 25636 soc.cpu.timer[30]
.sym 25637 UART_RX_SB_LUT4_I1_I0[3]
.sym 25638 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25643 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 25644 soc.cpu.cpuregs_rs1[30]
.sym 25645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 25647 soc.cpu.cpu_state[2]
.sym 25648 soc.cpu.instr_maskirq
.sym 25649 soc.cpu.instr_jalr
.sym 25650 soc.cpu.decoder_trigger
.sym 25651 soc.cpu.cpu_state[2]
.sym 25652 soc.cpu.instr_waitirq
.sym 25653 soc.cpu.cpuregs_rs1[19]
.sym 25655 soc.cpu.cpu_state[1]
.sym 25657 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 25658 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 25659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 25660 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 25661 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25662 soc.cpu.irq_mask[30]
.sym 25663 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 25666 soc.cpu.instr_jalr
.sym 25667 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 25668 soc.cpu.cpu_state[2]
.sym 25669 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25672 soc.cpu.decoder_trigger
.sym 25673 soc.cpu.cpu_state[3]
.sym 25674 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 25675 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 25678 soc.cpu.irq_mask[30]
.sym 25679 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25680 soc.cpu.instr_maskirq
.sym 25681 soc.cpu.timer[30]
.sym 25684 soc.cpu.decoder_trigger
.sym 25686 soc.cpu.instr_waitirq
.sym 25690 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 25691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 25692 soc.cpu.cpuregs_rs1[30]
.sym 25693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 25696 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 25698 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 25702 soc.cpu.cpu_state[1]
.sym 25703 soc.cpu.decoder_trigger
.sym 25704 UART_RX_SB_LUT4_I1_I0[3]
.sym 25705 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 25708 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25709 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 25710 soc.cpu.cpu_state[2]
.sym 25711 soc.cpu.cpuregs_rs1[19]
.sym 25712 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 25713 clk$SB_IO_IN_$glb_clk
.sym 25714 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25727 soc.cpu.instr_maskirq
.sym 25728 soc.cpu.cpu_state[2]
.sym 25729 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25730 soc.cpu.cpuregs_rs1[20]
.sym 25731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 25732 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 25733 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 25734 soc.cpu.cpu_state[6]
.sym 25735 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 25736 soc.cpu.latched_stalu
.sym 25737 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[1]
.sym 25738 soc.cpu.mem_do_rinst
.sym 25739 soc.cpu.cpuregs_raddr2[3]
.sym 25741 soc.cpu.cpuregs_wrdata[22]
.sym 25742 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 25743 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 25744 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 25746 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25748 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 25749 soc.cpu.irq_mask[26]
.sym 25756 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 25757 soc.cpu.cpuregs_raddr2[3]
.sym 25758 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 25759 soc.cpu.cpuregs_raddr2[2]
.sym 25760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 25761 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[3]
.sym 25763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25764 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 25765 soc.cpu.cpuregs_raddr2[0]
.sym 25766 soc.cpu.cpuregs_rs1[27]
.sym 25767 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 25768 soc.cpu.timer[26]
.sym 25769 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25772 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 25773 soc.cpu.cpuregs_raddr2[1]
.sym 25774 soc.cpu.instr_maskirq
.sym 25775 soc.cpu.irq_mask[26]
.sym 25776 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25777 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 25779 soc.cpu.cpu_state[2]
.sym 25780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25781 soc.cpu.cpuregs_raddr2[4]
.sym 25782 soc.cpu.cpuregs_rs1[26]
.sym 25783 soc.cpu.decoded_imm[16]
.sym 25786 soc.cpu.decoded_imm[31]
.sym 25787 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_O_I3[2]
.sym 25789 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 25790 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 25792 soc.cpu.decoded_imm[31]
.sym 25796 soc.cpu.cpuregs_raddr2[0]
.sym 25797 soc.cpu.cpuregs_raddr2[1]
.sym 25798 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_O_I3[2]
.sym 25801 soc.cpu.decoded_imm[16]
.sym 25803 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 25804 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 25807 soc.cpu.cpuregs_rs1[26]
.sym 25808 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 25809 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[3]
.sym 25810 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 25813 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 25816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25819 soc.cpu.irq_mask[26]
.sym 25820 soc.cpu.instr_maskirq
.sym 25821 soc.cpu.timer[26]
.sym 25822 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25825 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25826 soc.cpu.cpu_state[2]
.sym 25827 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 25828 soc.cpu.cpuregs_rs1[27]
.sym 25831 soc.cpu.cpuregs_raddr2[3]
.sym 25832 soc.cpu.cpuregs_raddr2[4]
.sym 25833 soc.cpu.cpuregs_raddr2[2]
.sym 25835 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 25836 clk$SB_IO_IN_$glb_clk
.sym 25846 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 25849 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 25850 soc.cpu.pcpi_rs2[17]
.sym 25852 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 25853 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 25854 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25855 soc.cpu.instr_maskirq
.sym 25856 UART_RX_SB_LUT4_I1_I0[3]
.sym 25857 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[1]
.sym 25860 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 25861 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25863 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 25864 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25865 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 25867 soc.cpu.cpuregs_wrdata[18]
.sym 25869 soc.cpu.cpuregs_wrdata[17]
.sym 25870 soc.cpu.cpuregs_wrdata[25]
.sym 25871 soc.cpu.cpuregs_wrdata[28]
.sym 25872 soc.cpu.decoded_imm[31]
.sym 25873 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25879 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 25880 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25882 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25883 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25884 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 25887 soc.cpu.cpu_state[2]
.sym 25888 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 25890 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25893 soc.cpu.cpu_state[1]
.sym 25897 UART_RX_SB_LUT4_I1_I0[3]
.sym 25898 soc.cpu.cpu_state[3]
.sym 25900 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 25901 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25902 soc.cpu.instr_maskirq
.sym 25903 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 25904 soc.cpu.irq_mask[27]
.sym 25906 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 25908 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 25912 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25913 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25914 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 25915 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 25918 soc.cpu.cpu_state[3]
.sym 25919 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 25924 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 25925 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 25926 UART_RX_SB_LUT4_I1_I0[3]
.sym 25927 soc.cpu.cpu_state[2]
.sym 25930 soc.cpu.cpu_state[1]
.sym 25931 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25932 soc.cpu.cpu_state[3]
.sym 25933 UART_RX_SB_LUT4_I1_I0[3]
.sym 25936 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 25937 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 25938 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25939 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25942 soc.cpu.cpu_state[3]
.sym 25956 soc.cpu.instr_maskirq
.sym 25957 soc.cpu.irq_mask[27]
.sym 25958 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 25959 clk$SB_IO_IN_$glb_clk
.sym 25960 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25961 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 25962 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 25963 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 25964 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 25965 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 25966 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 25967 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 25968 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 25970 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 25973 soc.cpu.irq_mask[26]
.sym 25974 soc.cpu.cpuregs_raddr2[2]
.sym 25975 soc.cpu.latched_stalu
.sym 25976 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25977 soc.cpu.irq_mask[19]
.sym 25978 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25980 soc.cpu.cpuregs_wrdata[16]
.sym 25982 soc.cpu.cpu_state[3]
.sym 25983 soc.cpu.cpuregs_rs1[31]
.sym 25984 soc.cpu.cpuregs_waddr[4]
.sym 25985 soc.cpu.cpuregs_rs1[28]
.sym 25986 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 25987 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25990 soc.cpu.irq_mask[27]
.sym 25992 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 25993 soc.cpu.cpuregs_rs1[24]
.sym 25994 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25995 soc.cpu.cpuregs_rs1[27]
.sym 25996 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 26003 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 26004 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 26005 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 26011 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26012 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 26013 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 26016 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 26017 soc.cpu.cpuregs_rs1[30]
.sym 26019 soc.cpu.cpuregs_rs1[26]
.sym 26022 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 26024 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26026 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 26028 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 26029 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 26030 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 26031 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 26032 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 26033 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 26035 soc.cpu.cpuregs_rs1[30]
.sym 26041 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 26042 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26043 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 26044 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26047 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26048 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 26049 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26050 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 26053 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 26054 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 26055 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 26056 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 26059 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 26060 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 26061 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 26062 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 26065 soc.cpu.cpuregs_rs1[26]
.sym 26071 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 26072 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 26073 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 26074 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 26077 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 26078 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26079 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 26080 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26081 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 26082 clk$SB_IO_IN_$glb_clk
.sym 26083 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 26084 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 26085 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 26086 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 26087 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 26088 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 26089 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 26090 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 26091 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 26096 soc.cpu.irq_mask[30]
.sym 26097 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26098 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 26099 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 26100 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 26101 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 26102 soc.cpu.cpuregs_raddr2[1]
.sym 26104 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 26105 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 26106 soc.cpu.cpuregs_raddr2[4]
.sym 26107 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 26109 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 26111 soc.cpu.cpuregs_wrdata[31]
.sym 26113 soc.cpu.cpuregs_wrdata[24]
.sym 26114 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 26115 soc.cpu.is_lui_auipc_jal
.sym 26116 soc.cpu.cpuregs_wrdata[21]
.sym 26117 soc.cpu.cpuregs_wrdata[19]
.sym 26118 soc.cpu.cpuregs.wen
.sym 26119 soc.cpu.cpuregs_wrdata[26]
.sym 26125 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 26130 soc.cpu.cpuregs_rs1[27]
.sym 26131 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 26133 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 26135 soc.cpu.mem_rdata_q[29]
.sym 26136 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 26137 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 26139 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 26140 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 26141 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 26143 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 26144 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 26146 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 26147 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 26149 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 26152 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 26154 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 26159 soc.cpu.cpuregs_rs1[27]
.sym 26164 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 26165 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 26166 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 26167 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 26170 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 26171 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 26172 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 26176 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 26177 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 26178 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 26179 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 26182 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 26183 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 26184 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 26185 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 26188 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 26189 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 26190 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 26194 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 26195 soc.cpu.mem_rdata_q[29]
.sym 26200 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 26201 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 26202 soc.cpu.mem_rdata_q[29]
.sym 26203 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 26204 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 26205 clk$SB_IO_IN_$glb_clk
.sym 26206 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 26207 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 26208 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 26209 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 26210 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 26211 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 26212 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 26213 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 26214 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 26219 soc.cpu.cpuregs_rs1[18]
.sym 26221 soc.cpu.mem_rdata_q[29]
.sym 26223 soc.cpu.cpuregs_wrdata[19]
.sym 26224 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 26225 soc.cpu.cpuregs_wrdata[16]
.sym 26226 soc.cpu.cpuregs_waddr[4]
.sym 26227 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 26228 soc.cpu.cpuregs_wrdata[20]
.sym 26229 soc.cpu.latched_stalu
.sym 26230 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 26233 soc.cpu.cpuregs_wrdata[22]
.sym 26235 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 26236 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 26241 soc.cpu.cpuregs_wrdata[29]
.sym 26248 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 26255 soc.cpu.cpuregs_wrdata[20]
.sym 26256 soc.cpu.cpuregs_wrdata[16]
.sym 26257 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 26259 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 26260 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 26262 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26263 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 26268 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 26271 soc.cpu.cpuregs_wrdata[31]
.sym 26275 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 26276 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26284 soc.cpu.cpuregs_wrdata[20]
.sym 26288 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 26299 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26300 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 26301 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26302 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 26308 soc.cpu.cpuregs_wrdata[31]
.sym 26311 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26312 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 26313 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26314 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 26318 soc.cpu.cpuregs_wrdata[16]
.sym 26325 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 26326 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 26328 clk$SB_IO_IN_$glb_clk
.sym 26330 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 26331 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 26332 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 26333 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 26334 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 26335 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 26336 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 26337 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 26338 soc.cpu.instr_waitirq
.sym 26339 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 26343 soc.cpu.cpuregs_rs1[21]
.sym 26345 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 26346 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 26347 soc.cpu.cpuregs_wrdata[30]
.sym 26349 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 26350 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 26351 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 26352 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 26353 soc.cpu.cpuregs_wrdata[28]
.sym 26358 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 26359 soc.cpu.cpuregs_wrdata[25]
.sym 26361 soc.cpu.cpuregs_wrdata[17]
.sym 26362 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26461 soc.cpu.cpuregs_waddr[0]
.sym 26462 soc.cpu.cpuregs_wrdata[16]
.sym 26463 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 26464 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26466 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 26467 soc.cpu.cpuregs_wrdata[22]
.sym 26468 soc.cpu.cpuregs_wrdata[18]
.sym 26470 $PACKER_GND_NET
.sym 26527 soc.cpu.resetn_SB_LUT4_I3_O
.sym 26528 $PACKER_GND_NET
.sym 26547 soc.cpu.resetn_SB_LUT4_I3_O
.sym 26548 $PACKER_GND_NET
.sym 26554 soc.memory.wen[1]
.sym 26556 soc.memory.wen[0]
.sym 26679 $PACKER_GND_NET
.sym 26692 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 26711 soc.memory.wen[1]
.sym 26724 soc.cpu.irq_mask[0]
.sym 26769 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 26770 soc.cpu.irq_mask[0]
.sym 26774 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 26810 iomem_wdata[9]
.sym 26811 iomem_wdata[13]
.sym 26814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 26816 iomem_wdata[1]
.sym 26870 soc.cpu.count_cycle[1]
.sym 26871 soc.cpu.count_cycle[2]
.sym 26872 soc.cpu.count_cycle[3]
.sym 26873 soc.cpu.count_cycle[4]
.sym 26874 soc.cpu.count_cycle[5]
.sym 26875 soc.cpu.count_cycle[6]
.sym 26876 soc.cpu.count_cycle[7]
.sym 26911 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 26914 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 26917 iomem_wdata[3]
.sym 26918 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 26919 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 26920 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 26922 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 26930 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 26933 soc.cpu.count_cycle[11]
.sym 26934 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 26971 soc.cpu.count_cycle[8]
.sym 26972 soc.cpu.count_cycle[9]
.sym 26973 soc.cpu.count_cycle[10]
.sym 26974 soc.cpu.count_cycle[11]
.sym 26975 soc.cpu.count_cycle[12]
.sym 26976 soc.cpu.count_cycle[13]
.sym 26977 soc.cpu.count_cycle[14]
.sym 26978 soc.cpu.count_cycle[15]
.sym 27016 soc.cpu.cpu_state[2]
.sym 27017 soc.cpu.mem_la_wdata[2]
.sym 27019 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 27021 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 27024 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 27027 soc.cpu.reg_pc[1]
.sym 27029 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 27030 soc.cpu.cpuregs_rs1[4]
.sym 27031 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 27032 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 27033 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[2]
.sym 27034 soc.cpu.pcpi_rs2[22]
.sym 27036 soc.cpu.pcpi_rs2[17]
.sym 27073 soc.cpu.count_cycle[16]
.sym 27074 soc.cpu.count_cycle[17]
.sym 27075 soc.cpu.count_cycle[18]
.sym 27076 soc.cpu.count_cycle[19]
.sym 27077 soc.cpu.count_cycle[20]
.sym 27078 soc.cpu.count_cycle[21]
.sym 27079 soc.cpu.count_cycle[22]
.sym 27080 soc.cpu.count_cycle[23]
.sym 27116 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 27118 soc.cpu.mem_la_wdata[6]
.sym 27120 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 27122 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 27127 soc.cpu.count_cycle[10]
.sym 27128 soc.cpu.count_cycle[20]
.sym 27130 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 27131 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[2]
.sym 27134 soc.cpu.cpuregs_rs1[4]
.sym 27136 soc.cpu.count_cycle[16]
.sym 27175 soc.cpu.count_cycle[24]
.sym 27176 soc.cpu.count_cycle[25]
.sym 27177 soc.cpu.count_cycle[26]
.sym 27178 soc.cpu.count_cycle[27]
.sym 27179 soc.cpu.count_cycle[28]
.sym 27180 soc.cpu.count_cycle[29]
.sym 27181 soc.cpu.count_cycle[30]
.sym 27182 soc.cpu.count_cycle[31]
.sym 27217 soc.cpu.count_instr[35]
.sym 27219 soc.cpu.pcpi_rs2[16]
.sym 27220 soc.cpu.count_cycle[19]
.sym 27221 soc.cpu.count_instr[7]
.sym 27223 soc.cpu.reg_pc[3]
.sym 27224 soc.cpu.cpuregs_rs1[6]
.sym 27226 soc.cpu.count_cycle[17]
.sym 27228 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 27229 soc.cpu.count_cycle[18]
.sym 27232 soc.cpu.mem_la_wdata[6]
.sym 27234 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 27235 soc.cpu.count_cycle[33]
.sym 27236 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 27238 soc.cpu.count_cycle[24]
.sym 27239 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 27240 soc.cpu.reg_pc[7]
.sym 27277 soc.cpu.count_cycle[32]
.sym 27278 soc.cpu.count_cycle[33]
.sym 27279 soc.cpu.count_cycle[34]
.sym 27280 soc.cpu.count_cycle[35]
.sym 27281 soc.cpu.count_cycle[36]
.sym 27282 soc.cpu.count_cycle[37]
.sym 27283 soc.cpu.count_cycle[38]
.sym 27284 soc.cpu.count_cycle[39]
.sym 27319 soc.cpu.irq_pending[1]
.sym 27320 soc.cpu.irq_mask[2]
.sym 27321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 27322 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 27324 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 27326 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 27327 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 27328 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 27331 soc.cpu.count_cycle[26]
.sym 27332 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 27333 soc.cpu.cpu_state[3]
.sym 27334 soc.cpu.count_cycle[11]
.sym 27335 soc.cpu.count_cycle[28]
.sym 27337 soc.cpu.mem_la_wdata[5]
.sym 27338 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 27339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]
.sym 27340 soc.cpu.reg_pc[6]
.sym 27341 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 27342 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 27379 soc.cpu.count_cycle[40]
.sym 27380 soc.cpu.count_cycle[41]
.sym 27381 soc.cpu.count_cycle[42]
.sym 27382 soc.cpu.count_cycle[43]
.sym 27383 soc.cpu.count_cycle[44]
.sym 27384 soc.cpu.count_cycle[45]
.sym 27385 soc.cpu.count_cycle[46]
.sym 27386 soc.cpu.count_cycle[47]
.sym 27422 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 27424 soc.cpu.mem_la_wdata[2]
.sym 27425 soc.cpu.count_instr[46]
.sym 27426 soc.cpu.cpu_state[2]
.sym 27427 soc.cpu.irq_mask[2]
.sym 27428 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 27430 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 27433 soc.cpu.cpuregs_rs1[4]
.sym 27434 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 27435 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 27439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 27440 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 27441 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[2]
.sym 27442 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 27443 soc.cpu.count_cycle[51]
.sym 27444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 27481 soc.cpu.count_cycle[48]
.sym 27482 soc.cpu.count_cycle[49]
.sym 27483 soc.cpu.count_cycle[50]
.sym 27484 soc.cpu.count_cycle[51]
.sym 27485 soc.cpu.count_cycle[52]
.sym 27486 soc.cpu.count_cycle[53]
.sym 27487 soc.cpu.count_cycle[54]
.sym 27488 soc.cpu.count_cycle[55]
.sym 27523 soc.cpu.count_instr[47]
.sym 27525 soc.cpu.alu_out_q[2]
.sym 27526 soc.cpu.irq_pending[1]
.sym 27527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 27528 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 27531 soc.cpu.count_instr[44]
.sym 27533 soc.cpu.count_instr[45]
.sym 27534 soc.cpu.count_instr[8]
.sym 27536 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 27537 soc.cpu.count_cycle[20]
.sym 27540 soc.cpu.instr_rdcycleh
.sym 27542 soc.cpu.instr_rdcycleh
.sym 27543 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[2]
.sym 27544 soc.cpu.count_cycle[48]
.sym 27545 soc.cpu.count_cycle[16]
.sym 27546 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 27583 soc.cpu.count_cycle[56]
.sym 27584 soc.cpu.count_cycle[57]
.sym 27585 soc.cpu.count_cycle[58]
.sym 27586 soc.cpu.count_cycle[59]
.sym 27587 soc.cpu.count_cycle[60]
.sym 27588 soc.cpu.count_cycle[61]
.sym 27589 soc.cpu.count_cycle[62]
.sym 27590 soc.cpu.count_cycle[63]
.sym 27626 UART_RX_SB_LUT4_I1_I0[3]
.sym 27627 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 27628 iomem_wdata[17]
.sym 27632 soc.cpu.pcpi_rs2[16]
.sym 27635 soc.cpu.count_instr[53]
.sym 27636 soc.cpu.count_instr[21]
.sym 27637 soc.cpu.count_cycle[50]
.sym 27639 soc.cpu.count_instr[25]
.sym 27640 soc.cpu.mem_la_wdata[6]
.sym 27642 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 27643 soc.cpu.count_cycle[18]
.sym 27644 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 27646 soc.cpu.count_cycle[24]
.sym 27647 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 27648 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 27685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27686 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[2]
.sym 27689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27727 soc.cpu.alu_out_q[6]
.sym 27729 soc.cpu.alu_out_q[5]
.sym 27730 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 27731 soc.cpu.count_instr[22]
.sym 27733 soc.cpu.alu_out_q[8]
.sym 27734 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 27737 soc.cpu.count_instr[54]
.sym 27738 soc.cpu.count_instr[29]
.sym 27739 soc.cpu.count_cycle[28]
.sym 27741 soc.cpu.count_cycle[59]
.sym 27742 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 27743 soc.cpu.count_cycle[60]
.sym 27744 soc.cpu.pcpi_rs2[27]
.sym 27745 soc.cpu.mem_la_wdata[5]
.sym 27746 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 27747 soc.cpu.count_cycle[26]
.sym 27748 soc.cpu.reg_pc[6]
.sym 27749 soc.cpu.mem_la_wdata[7]
.sym 27750 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 27787 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 27789 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 27790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27791 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 27792 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 27794 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 27829 soc.cpu.cpu_state[2]
.sym 27831 soc.cpu.count_instr[31]
.sym 27832 soc.cpu.cpu_state[4]
.sym 27833 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 27835 soc.cpu.reg_pc[8]
.sym 27836 soc.cpu.cpuregs_wrdata[3]
.sym 27837 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 27838 soc.cpu.cpu_state[2]
.sym 27840 soc.cpu.cpuregs_wrdata[4]
.sym 27841 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 27842 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 27843 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 27844 soc.cpu.cpuregs_rs1[11]
.sym 27845 soc.cpu.cpuregs_rs1[4]
.sym 27846 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 27847 soc.cpu.count_cycle[51]
.sym 27848 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 27849 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 27852 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 27889 soc.cpu.cpuregs_rs1[4]
.sym 27890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 27891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 27892 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 27893 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27894 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27896 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 27932 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 27934 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 27935 soc.cpu.cpuregs_wrdata[12]
.sym 27936 soc.cpu.reg_pc[11]
.sym 27937 soc.cpu.count_instr[16]
.sym 27938 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 27939 soc.cpu.cpuregs_rs1[12]
.sym 27940 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 27942 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 27943 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[2]
.sym 27944 soc.cpu.cpuregs_wrdata[9]
.sym 27945 soc.cpu.count_cycle[20]
.sym 27946 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27947 soc.cpu.cpuregs_wrdata[7]
.sym 27948 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 27949 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 27950 soc.cpu.pcpi_rs2[14]
.sym 27951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 27952 soc.cpu.instr_rdcycleh
.sym 27953 soc.cpu.cpuregs_wrdata[7]
.sym 27954 soc.cpu.instr_rdcycleh
.sym 27991 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 27992 soc.cpu.cpuregs_rs1[11]
.sym 27993 soc.cpu.cpuregs_rs1[0]
.sym 27994 soc.cpu.cpuregs_rs1[14]
.sym 27995 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 27996 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 27997 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 27998 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 28033 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 28034 soc.cpu.count_instr[55]
.sym 28035 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 28036 soc.cpu.alu_out_q[1]
.sym 28037 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 28038 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 28039 soc.cpu.pcpi_rs2[15]
.sym 28040 soc.cpu.cpuregs_wrdata[2]
.sym 28041 soc.cpu.decoded_imm[6]
.sym 28042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28043 soc.cpu.decoded_imm[8]
.sym 28045 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 28046 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 28047 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 28048 soc.cpu.cpuregs_wrdata[11]
.sym 28049 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 28050 soc.cpu.cpuregs_wrdata[13]
.sym 28051 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 28052 soc.cpu.alu_out_q[11]
.sym 28053 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 28054 soc.cpu.cpuregs_wrdata[8]
.sym 28055 soc.cpu.cpuregs_waddr[2]
.sym 28056 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 28063 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 28066 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 28071 soc.cpu.cpuregs_wrdata[11]
.sym 28072 $PACKER_VCC_NET
.sym 28073 soc.cpu.cpuregs_wrdata[13]
.sym 28074 $PACKER_VCC_NET
.sym 28075 soc.cpu.cpuregs_wrdata[15]
.sym 28076 soc.cpu.cpuregs_wrdata[10]
.sym 28077 soc.cpu.cpuregs_wrdata[8]
.sym 28079 soc.cpu.cpuregs_wrdata[12]
.sym 28082 soc.cpu.cpuregs_wrdata[9]
.sym 28084 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28085 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 28086 soc.cpu.cpuregs_wrdata[14]
.sym 28088 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28091 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 28092 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28093 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 28094 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 28095 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 28096 soc.cpu.pcpi_rs2[14]
.sym 28097 soc.cpu.cpuregs_rs1[13]
.sym 28098 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 28099 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 28100 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 28101 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28102 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28103 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28104 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28105 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28106 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28107 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28108 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28109 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 28110 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 28112 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 28113 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28114 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 28120 clk$SB_IO_IN_$glb_clk
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28123 soc.cpu.cpuregs_wrdata[10]
.sym 28124 soc.cpu.cpuregs_wrdata[11]
.sym 28125 soc.cpu.cpuregs_wrdata[12]
.sym 28126 soc.cpu.cpuregs_wrdata[13]
.sym 28127 soc.cpu.cpuregs_wrdata[14]
.sym 28128 soc.cpu.cpuregs_wrdata[15]
.sym 28129 soc.cpu.cpuregs_wrdata[8]
.sym 28130 soc.cpu.cpuregs_wrdata[9]
.sym 28135 soc.cpu.alu_out_q[9]
.sym 28136 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 28138 soc.cpu.reg_pc[10]
.sym 28139 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 28141 soc.cpu.cpuregs_wrdata[3]
.sym 28142 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 28143 soc.cpu.alu_out_q[10]
.sym 28144 soc.cpu.cpuregs_wrdata[10]
.sym 28145 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 28146 soc.cpu.alu_out_q[31]
.sym 28147 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 28148 soc.cpu.cpuregs_wrdata[2]
.sym 28149 soc.cpu.cpuregs.wen
.sym 28150 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 28151 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 28152 soc.cpu.pcpi_rs2[27]
.sym 28153 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 28154 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 28155 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 28156 soc.cpu.cpuregs_waddr[0]
.sym 28157 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[1]
.sym 28158 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28163 soc.cpu.cpuregs_wrdata[0]
.sym 28165 soc.cpu.cpuregs_wrdata[6]
.sym 28166 soc.cpu.cpuregs_waddr[0]
.sym 28167 soc.cpu.cpuregs_waddr[3]
.sym 28168 soc.cpu.cpuregs_wrdata[3]
.sym 28170 soc.cpu.cpuregs_wrdata[1]
.sym 28172 soc.cpu.cpuregs_wrdata[4]
.sym 28173 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28174 soc.cpu.cpuregs.wen
.sym 28176 soc.cpu.cpuregs_waddr[1]
.sym 28181 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28182 soc.cpu.cpuregs_wrdata[7]
.sym 28183 $PACKER_VCC_NET
.sym 28186 soc.cpu.cpuregs_wrdata[5]
.sym 28187 soc.cpu.cpuregs_waddr[4]
.sym 28192 soc.cpu.cpuregs_wrdata[2]
.sym 28193 soc.cpu.cpuregs_waddr[2]
.sym 28196 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[2]
.sym 28197 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[2]
.sym 28198 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 28199 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 28200 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 28201 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 28202 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 28203 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28204 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28205 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28206 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28207 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28208 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28209 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28210 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28211 soc.cpu.cpuregs_waddr[0]
.sym 28212 soc.cpu.cpuregs_waddr[1]
.sym 28214 soc.cpu.cpuregs_waddr[2]
.sym 28215 soc.cpu.cpuregs_waddr[3]
.sym 28216 soc.cpu.cpuregs_waddr[4]
.sym 28222 clk$SB_IO_IN_$glb_clk
.sym 28223 soc.cpu.cpuregs.wen
.sym 28224 soc.cpu.cpuregs_wrdata[0]
.sym 28225 soc.cpu.cpuregs_wrdata[1]
.sym 28226 soc.cpu.cpuregs_wrdata[2]
.sym 28227 soc.cpu.cpuregs_wrdata[3]
.sym 28228 soc.cpu.cpuregs_wrdata[4]
.sym 28229 soc.cpu.cpuregs_wrdata[5]
.sym 28230 soc.cpu.cpuregs_wrdata[6]
.sym 28231 soc.cpu.cpuregs_wrdata[7]
.sym 28232 $PACKER_VCC_NET
.sym 28233 soc.cpu.reg_out[0]
.sym 28237 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 28238 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 28239 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 28240 soc.cpu.pcpi_rs2[14]
.sym 28241 soc.cpu.cpuregs_wrdata[6]
.sym 28242 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28243 soc.cpu.cpuregs_waddr[3]
.sym 28244 soc.cpu.cpuregs_waddr[1]
.sym 28246 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28247 soc.cpu.cpuregs_wrdata[0]
.sym 28248 soc.cpu.alu_out_q[22]
.sym 28249 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 28250 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 28251 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 28252 soc.cpu.cpuregs_wrdata[5]
.sym 28253 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28254 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 28255 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 28256 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 28257 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 28258 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 28259 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28265 soc.cpu.cpuregs_wrdata[14]
.sym 28267 soc.cpu.cpuregs_wrdata[12]
.sym 28270 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28271 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 28273 soc.cpu.cpuregs_wrdata[15]
.sym 28275 soc.cpu.cpuregs_wrdata[9]
.sym 28277 soc.cpu.cpuregs_wrdata[13]
.sym 28278 soc.cpu.cpuregs_wrdata[10]
.sym 28281 soc.cpu.cpuregs_wrdata[8]
.sym 28283 $PACKER_VCC_NET
.sym 28284 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28285 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28286 soc.cpu.cpuregs_wrdata[11]
.sym 28293 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 28294 $PACKER_VCC_NET
.sym 28295 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28296 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28297 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 28298 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 28299 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 28300 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 28301 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 28302 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 28303 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 28304 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 28305 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28306 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28307 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28308 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28309 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28310 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28311 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28312 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28313 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28314 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28316 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28317 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 28318 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 28324 clk$SB_IO_IN_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 soc.cpu.cpuregs_wrdata[10]
.sym 28328 soc.cpu.cpuregs_wrdata[11]
.sym 28329 soc.cpu.cpuregs_wrdata[12]
.sym 28330 soc.cpu.cpuregs_wrdata[13]
.sym 28331 soc.cpu.cpuregs_wrdata[14]
.sym 28332 soc.cpu.cpuregs_wrdata[15]
.sym 28333 soc.cpu.cpuregs_wrdata[8]
.sym 28334 soc.cpu.cpuregs_wrdata[9]
.sym 28335 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 28339 soc.cpu.cpuregs_wrdata[15]
.sym 28340 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28341 soc.cpu.cpuregs_wrdata[1]
.sym 28342 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 28343 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 28344 soc.cpu.decoded_imm[0]
.sym 28345 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 28346 soc.cpu.cpuregs_wrdata[10]
.sym 28347 soc.cpu.reg_out[1]
.sym 28348 soc.cpu.decoded_imm[3]
.sym 28349 soc.cpu.cpuregs_wrdata[14]
.sym 28351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[2]
.sym 28352 soc.cpu.instr_rdcycleh
.sym 28353 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 28354 $PACKER_VCC_NET
.sym 28355 $PACKER_VCC_NET
.sym 28356 soc.cpu.cpu_state[2]
.sym 28357 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 28358 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28360 soc.cpu.cpuregs_wrdata[7]
.sym 28361 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 28370 soc.cpu.cpuregs_wrdata[7]
.sym 28371 soc.cpu.cpuregs_wrdata[0]
.sym 28373 soc.cpu.cpuregs_wrdata[6]
.sym 28374 soc.cpu.cpuregs_wrdata[3]
.sym 28375 soc.cpu.cpuregs_waddr[4]
.sym 28377 soc.cpu.cpuregs_waddr[0]
.sym 28378 soc.cpu.cpuregs.wen
.sym 28380 $PACKER_VCC_NET
.sym 28381 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28383 soc.cpu.cpuregs_wrdata[2]
.sym 28385 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28386 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28390 soc.cpu.cpuregs_wrdata[5]
.sym 28393 soc.cpu.cpuregs_wrdata[1]
.sym 28394 soc.cpu.cpuregs_waddr[3]
.sym 28396 soc.cpu.cpuregs_wrdata[4]
.sym 28397 soc.cpu.cpuregs_waddr[2]
.sym 28398 soc.cpu.cpuregs_waddr[1]
.sym 28399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 28400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 28401 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 28402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 28403 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 28404 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 28405 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 28406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 28407 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28408 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28409 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28410 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28411 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28412 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28413 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28414 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28415 soc.cpu.cpuregs_waddr[0]
.sym 28416 soc.cpu.cpuregs_waddr[1]
.sym 28418 soc.cpu.cpuregs_waddr[2]
.sym 28419 soc.cpu.cpuregs_waddr[3]
.sym 28420 soc.cpu.cpuregs_waddr[4]
.sym 28426 clk$SB_IO_IN_$glb_clk
.sym 28427 soc.cpu.cpuregs.wen
.sym 28428 soc.cpu.cpuregs_wrdata[0]
.sym 28429 soc.cpu.cpuregs_wrdata[1]
.sym 28430 soc.cpu.cpuregs_wrdata[2]
.sym 28431 soc.cpu.cpuregs_wrdata[3]
.sym 28432 soc.cpu.cpuregs_wrdata[4]
.sym 28433 soc.cpu.cpuregs_wrdata[5]
.sym 28434 soc.cpu.cpuregs_wrdata[6]
.sym 28435 soc.cpu.cpuregs_wrdata[7]
.sym 28436 $PACKER_VCC_NET
.sym 28441 soc.cpu.cpuregs_waddr[4]
.sym 28442 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 28443 soc.cpu.irq_mask[22]
.sym 28444 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 28445 soc.cpu.cpu_state[3]
.sym 28447 soc.cpu.alu_out_q[1]
.sym 28448 UART_RX_SB_LUT4_I1_I0[3]
.sym 28449 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28451 soc.cpu.reg_pc[18]
.sym 28452 soc.cpu.cpu_state[3]
.sym 28453 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 28454 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 28455 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 28456 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 28457 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 28458 soc.cpu.decoded_imm[25]
.sym 28459 soc.cpu.cpuregs_wrdata[1]
.sym 28461 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 28462 soc.cpu.pcpi_rs2[17]
.sym 28463 soc.cpu.cpuregs_waddr[2]
.sym 28464 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 28501 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 28502 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 28503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 28504 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 28505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 28506 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[2]
.sym 28507 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 28508 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28543 soc.cpu.decoded_imm[18]
.sym 28544 soc.cpu.decoded_imm[17]
.sym 28545 soc.cpu.decoded_imm[20]
.sym 28546 soc.cpu.reg_pc[2]
.sym 28547 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 28548 soc.cpu.decoded_imm[5]
.sym 28549 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 28550 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 28551 soc.cpu.decoded_imm[22]
.sym 28552 soc.cpu.reg_pc[5]
.sym 28553 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 28554 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 28555 soc.cpu.timer[29]
.sym 28556 soc.cpu.cpuregs.wen
.sym 28558 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 28560 soc.cpu.pcpi_rs2[27]
.sym 28561 soc.cpu.decoded_imm[23]
.sym 28562 soc.cpu.cpuregs_rs1[29]
.sym 28563 soc.cpu.irq_mask[16]
.sym 28564 soc.cpu.decoded_imm[21]
.sym 28565 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 28566 soc.cpu.cpu_state[4]
.sym 28603 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 28604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[3]
.sym 28605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[0]
.sym 28606 soc.cpu.irq_mask[21]
.sym 28607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 28608 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 28609 soc.cpu.irq_mask[17]
.sym 28610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28645 soc.cpu.decoded_imm[31]
.sym 28647 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 28648 soc.cpu.decoded_imm[30]
.sym 28649 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28651 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 28652 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 28653 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 28654 soc.cpu.alu_out_q[29]
.sym 28656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[1]
.sym 28657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28658 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 28659 soc.cpu.reg_pc[29]
.sym 28660 soc.cpu.reg_pc[25]
.sym 28661 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28662 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 28663 soc.cpu.decoded_imm[27]
.sym 28664 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 28665 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 28666 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28667 soc.cpu.alu_out_q[26]
.sym 28668 soc.cpu.decoded_imm[29]
.sym 28705 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 28707 soc.cpu.cpuregs_wrdata[21]
.sym 28708 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 28709 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 28710 soc.cpu.irq_pending[21]
.sym 28711 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[1]
.sym 28712 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 28747 soc.cpu.decoded_imm[19]
.sym 28748 soc.cpu.irq_mask[17]
.sym 28751 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28752 soc.cpu.alu_out_q[24]
.sym 28753 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 28754 soc.cpu.cpuregs_waddr[1]
.sym 28755 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 28756 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 28758 soc.cpu.decoded_imm[3]
.sym 28760 soc.cpu.instr_rdcycleh
.sym 28761 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28762 soc.cpu.cpuregs_rs1[29]
.sym 28763 $PACKER_VCC_NET
.sym 28764 soc.cpu.cpuregs_rs1[17]
.sym 28765 soc.cpu.instr_maskirq
.sym 28767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28768 soc.cpu.cpu_state[2]
.sym 28769 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 28770 $PACKER_VCC_NET
.sym 28807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[2]
.sym 28808 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 28809 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]
.sym 28810 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 28811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28812 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 28813 soc.cpu.alu_out_q[20]
.sym 28814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 28849 soc.cpu.decoded_imm[16]
.sym 28850 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 28851 soc.cpu.reg_pc[21]
.sym 28852 soc.cpu.latched_stalu
.sym 28853 soc.cpu.is_lui_auipc_jal
.sym 28854 soc.cpu.reg_pc[28]
.sym 28855 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 28856 soc.cpu.reg_pc[30]
.sym 28858 soc.cpu.cpu_state[3]
.sym 28859 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 28860 soc.cpu.cpuregs_wrdata[21]
.sym 28861 soc.cpu.irq_mask[18]
.sym 28862 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 28863 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 28865 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 28866 soc.cpu.cpuregs_rs1[24]
.sym 28867 soc.cpu.irq_pending[21]
.sym 28868 soc.cpu.pcpi_rs2[18]
.sym 28869 soc.cpu.cpuregs_rs1[23]
.sym 28870 soc.cpu.pcpi_rs2[17]
.sym 28871 soc.cpu.cpuregs_waddr[2]
.sym 28872 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 28910 soc.cpu.irq_mask[20]
.sym 28911 soc.cpu.irq_mask[23]
.sym 28912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2]
.sym 28913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 28915 soc.cpu.irq_mask[18]
.sym 28916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28948 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 28951 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 28952 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 28953 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 28954 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 28955 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 28956 soc.cpu.cpuregs_wrdata[22]
.sym 28958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28959 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 28960 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 28961 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 28962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]
.sym 28963 soc.cpu.timer[29]
.sym 28964 soc.cpu.cpuregs.wen
.sym 28965 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 28966 soc.cpu.cpuregs_rs1[19]
.sym 28967 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 28968 soc.cpu.pcpi_rs2[27]
.sym 28969 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 28970 soc.cpu.irq_mask[16]
.sym 28971 soc.cpu.pcpi_rs2[22]
.sym 28972 soc.cpu.decoded_imm[21]
.sym 28973 soc.cpu.cpuregs_rs1[25]
.sym 28974 soc.cpu.cpuregs_rs1[29]
.sym 29011 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 29012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 29013 soc.cpu.pcpi_rs2[22]
.sym 29014 soc.cpu.pcpi_rs2[18]
.sym 29015 soc.cpu.pcpi_rs2[17]
.sym 29016 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 29017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 29018 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]
.sym 29053 soc.cpu.cpuregs_wrdata[17]
.sym 29054 soc.cpu.irq_mask[18]
.sym 29055 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 29056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 29057 soc.cpu.instr_jalr
.sym 29058 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 29059 soc.cpu.cpuregs_wrdata[18]
.sym 29061 soc.cpu.alu_out_q[28]
.sym 29063 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 29064 soc.cpu.cpu_state[4]
.sym 29065 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 29066 soc.cpu.irq_mask[24]
.sym 29067 soc.cpu.decoded_imm[22]
.sym 29068 soc.cpu.cpuregs_rs1[25]
.sym 29069 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 29070 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 29071 soc.cpu.decoded_imm[29]
.sym 29073 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 29074 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 29075 soc.cpu.decoded_imm[27]
.sym 29076 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 29113 soc.cpu.cpuregs.wen
.sym 29114 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 29115 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 29116 soc.cpu.irq_mask[16]
.sym 29117 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 29118 soc.cpu.irq_mask[19]
.sym 29119 soc.cpu.irq_mask[28]
.sym 29120 soc.cpu.irq_mask[31]
.sym 29155 soc.cpu.timer[24]
.sym 29156 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 29157 soc.cpu.cpuregs_waddr[3]
.sym 29158 soc.cpu.pcpi_rs2[18]
.sym 29159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 29160 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]
.sym 29161 soc.cpu.reg_pc[31]
.sym 29162 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 29163 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 29166 soc.cpu.alu_out_q[23]
.sym 29167 $PACKER_VCC_NET
.sym 29168 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29170 soc.cpu.cpuregs_rs1[29]
.sym 29171 $PACKER_VCC_NET
.sym 29172 soc.cpu.cpuregs_rs1[17]
.sym 29173 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 29174 $PACKER_VCC_NET
.sym 29175 soc.cpu.instr_rdcycleh
.sym 29176 soc.cpu.cpuregs.wen
.sym 29177 soc.cpu.instr_maskirq
.sym 29178 soc.cpu.cpuregs_rs1[19]
.sym 29215 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 29216 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 29217 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 29218 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I1_O[1]
.sym 29219 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 29220 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 29221 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 29222 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 29254 soc.cpu.irq_mask[19]
.sym 29257 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 29258 soc.cpu.irq_mask[28]
.sym 29259 soc.cpu.cpuregs_wrdata[24]
.sym 29260 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 29261 soc.cpu.cpuregs_wrdata[31]
.sym 29262 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 29263 soc.cpu.cpuregs_wrdata[26]
.sym 29264 soc.cpu.cpuregs.wen
.sym 29265 soc.cpu.cpu_state[3]
.sym 29266 UART_RX_SB_LUT4_I1_I0[3]
.sym 29267 soc.cpu.cpuregs_wrdata[19]
.sym 29268 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 29269 soc.cpu.cpuregs_waddr[0]
.sym 29270 soc.cpu.cpuregs_waddr[0]
.sym 29271 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 29272 soc.cpu.cpuregs_waddr[3]
.sym 29273 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 29274 soc.cpu.cpuregs_rs1[24]
.sym 29275 soc.cpu.cpuregs_wrdata[23]
.sym 29276 soc.cpu.cpuregs_rs1[23]
.sym 29277 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 29278 soc.cpu.cpuregs_waddr[1]
.sym 29279 soc.cpu.cpuregs_waddr[2]
.sym 29280 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 29290 soc.cpu.cpuregs_wrdata[29]
.sym 29291 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 29293 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 29294 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 29295 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 29297 soc.cpu.cpuregs_wrdata[25]
.sym 29298 soc.cpu.cpuregs_wrdata[28]
.sym 29301 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29305 $PACKER_VCC_NET
.sym 29306 soc.cpu.cpuregs_wrdata[27]
.sym 29307 soc.cpu.cpuregs_wrdata[30]
.sym 29308 soc.cpu.cpuregs_wrdata[31]
.sym 29309 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29310 soc.cpu.cpuregs_wrdata[24]
.sym 29312 $PACKER_VCC_NET
.sym 29313 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 29316 soc.cpu.cpuregs_wrdata[26]
.sym 29317 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29318 soc.cpu.cpuregs_rs1[29]
.sym 29319 soc.cpu.cpuregs_rs1[17]
.sym 29320 soc.cpu.irq_mask[29]
.sym 29321 soc.cpu.cpuregs_rs1[18]
.sym 29322 soc.cpu.cpuregs_rs1[19]
.sym 29323 soc.cpu.irq_mask[24]
.sym 29324 soc.cpu.irq_mask[25]
.sym 29325 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29326 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29327 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29328 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29329 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29330 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29331 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29332 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29333 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 29334 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 29336 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 29337 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 29338 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 29344 clk$SB_IO_IN_$glb_clk
.sym 29345 $PACKER_VCC_NET
.sym 29346 $PACKER_VCC_NET
.sym 29347 soc.cpu.cpuregs_wrdata[26]
.sym 29348 soc.cpu.cpuregs_wrdata[27]
.sym 29349 soc.cpu.cpuregs_wrdata[28]
.sym 29350 soc.cpu.cpuregs_wrdata[29]
.sym 29351 soc.cpu.cpuregs_wrdata[30]
.sym 29352 soc.cpu.cpuregs_wrdata[31]
.sym 29353 soc.cpu.cpuregs_wrdata[24]
.sym 29354 soc.cpu.cpuregs_wrdata[25]
.sym 29359 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 29360 soc.cpu.cpuregs_raddr2[3]
.sym 29361 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 29362 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 29363 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 29364 soc.cpu.irq_mask[26]
.sym 29365 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 29366 soc.cpu.cpuregs_wrdata[29]
.sym 29367 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 29368 soc.cpu.cpuregs_raddr2[0]
.sym 29369 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 29372 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 29373 soc.cpu.cpuregs_rs1[25]
.sym 29374 soc.cpu.cpuregs_rs1[19]
.sym 29379 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 29380 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29381 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 29382 soc.cpu.cpuregs_rs1[29]
.sym 29389 soc.cpu.cpuregs_wrdata[20]
.sym 29391 soc.cpu.cpuregs_wrdata[18]
.sym 29393 soc.cpu.cpuregs_waddr[3]
.sym 29394 soc.cpu.cpuregs_wrdata[19]
.sym 29395 soc.cpu.cpuregs_waddr[4]
.sym 29396 soc.cpu.cpuregs_wrdata[16]
.sym 29400 $PACKER_VCC_NET
.sym 29401 soc.cpu.cpuregs_wrdata[17]
.sym 29403 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29404 soc.cpu.cpuregs_wrdata[21]
.sym 29408 soc.cpu.cpuregs_waddr[0]
.sym 29409 soc.cpu.cpuregs_wrdata[22]
.sym 29411 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29413 soc.cpu.cpuregs_wrdata[23]
.sym 29414 soc.cpu.cpuregs.wen
.sym 29416 soc.cpu.cpuregs_waddr[1]
.sym 29417 soc.cpu.cpuregs_waddr[2]
.sym 29419 soc.cpu.cpuregs_rs1[22]
.sym 29420 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 29421 soc.cpu.cpuregs_rs1[24]
.sym 29422 soc.cpu.cpuregs_rs1[23]
.sym 29423 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 29424 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 29425 soc.cpu.cpuregs_rs1[28]
.sym 29426 soc.cpu.cpuregs_rs1[25]
.sym 29427 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29428 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29429 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29430 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29431 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29432 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29433 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29434 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29435 soc.cpu.cpuregs_waddr[0]
.sym 29436 soc.cpu.cpuregs_waddr[1]
.sym 29438 soc.cpu.cpuregs_waddr[2]
.sym 29439 soc.cpu.cpuregs_waddr[3]
.sym 29440 soc.cpu.cpuregs_waddr[4]
.sym 29446 clk$SB_IO_IN_$glb_clk
.sym 29447 soc.cpu.cpuregs.wen
.sym 29448 soc.cpu.cpuregs_wrdata[16]
.sym 29449 soc.cpu.cpuregs_wrdata[17]
.sym 29450 soc.cpu.cpuregs_wrdata[18]
.sym 29451 soc.cpu.cpuregs_wrdata[19]
.sym 29452 soc.cpu.cpuregs_wrdata[20]
.sym 29453 soc.cpu.cpuregs_wrdata[21]
.sym 29454 soc.cpu.cpuregs_wrdata[22]
.sym 29455 soc.cpu.cpuregs_wrdata[23]
.sym 29456 $PACKER_VCC_NET
.sym 29462 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 29464 soc.cpu.decoded_imm[31]
.sym 29466 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 29467 soc.cpu.cpuregs_wrdata[25]
.sym 29468 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29469 soc.cpu.cpuregs_waddr[3]
.sym 29470 soc.cpu.alu_out_q[25]
.sym 29471 soc.cpu.cpuregs_wrdata[28]
.sym 29474 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 29475 soc.cpu.irq_mask[29]
.sym 29476 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 29478 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 29480 soc.cpu.cpuregs_rs1[25]
.sym 29481 soc.cpu.irq_mask[24]
.sym 29489 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 29492 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 29493 soc.cpu.cpuregs_wrdata[28]
.sym 29495 soc.cpu.cpuregs_wrdata[30]
.sym 29496 soc.cpu.cpuregs_wrdata[31]
.sym 29497 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29498 soc.cpu.cpuregs_wrdata[24]
.sym 29499 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 29502 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 29504 soc.cpu.cpuregs_wrdata[26]
.sym 29506 soc.cpu.cpuregs_wrdata[25]
.sym 29508 soc.cpu.cpuregs_wrdata[29]
.sym 29509 $PACKER_VCC_NET
.sym 29510 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 29516 $PACKER_VCC_NET
.sym 29517 soc.cpu.cpuregs_wrdata[27]
.sym 29518 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29529 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29530 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29531 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29532 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29533 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29534 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29535 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29536 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29537 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 29538 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 29540 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 29541 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 29542 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 29548 clk$SB_IO_IN_$glb_clk
.sym 29549 $PACKER_VCC_NET
.sym 29550 $PACKER_VCC_NET
.sym 29551 soc.cpu.cpuregs_wrdata[26]
.sym 29552 soc.cpu.cpuregs_wrdata[27]
.sym 29553 soc.cpu.cpuregs_wrdata[28]
.sym 29554 soc.cpu.cpuregs_wrdata[29]
.sym 29555 soc.cpu.cpuregs_wrdata[30]
.sym 29556 soc.cpu.cpuregs_wrdata[31]
.sym 29557 soc.cpu.cpuregs_wrdata[24]
.sym 29558 soc.cpu.cpuregs_wrdata[25]
.sym 29560 gpio_in[0]
.sym 29563 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 29564 soc.cpu.cpuregs_rs1[28]
.sym 29565 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 29566 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 29567 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 29568 soc.cpu.pcpi_rs2[25]
.sym 29569 soc.cpu.irq_mask[27]
.sym 29570 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 29571 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 29572 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 29573 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 29574 soc.cpu.cpuregs_rs1[24]
.sym 29575 $PACKER_VCC_NET
.sym 29579 $PACKER_VCC_NET
.sym 29582 $PACKER_VCC_NET
.sym 29583 soc.cpu.cpuregs_wrdata[27]
.sym 29591 soc.cpu.cpuregs_wrdata[18]
.sym 29592 soc.cpu.cpuregs_wrdata[21]
.sym 29595 soc.cpu.cpuregs_wrdata[16]
.sym 29596 soc.cpu.cpuregs_waddr[0]
.sym 29598 soc.cpu.cpuregs_waddr[4]
.sym 29599 soc.cpu.cpuregs_wrdata[19]
.sym 29600 soc.cpu.cpuregs_wrdata[22]
.sym 29602 soc.cpu.cpuregs.wen
.sym 29604 $PACKER_VCC_NET
.sym 29607 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29611 soc.cpu.cpuregs_wrdata[20]
.sym 29612 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29613 soc.cpu.cpuregs_waddr[1]
.sym 29615 soc.cpu.cpuregs_waddr[2]
.sym 29617 soc.cpu.cpuregs_wrdata[23]
.sym 29620 soc.cpu.cpuregs_waddr[3]
.sym 29621 soc.cpu.cpuregs_wrdata[17]
.sym 29627 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29628 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29629 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29630 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29631 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29632 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29633 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29634 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29635 soc.cpu.cpuregs_waddr[0]
.sym 29636 soc.cpu.cpuregs_waddr[1]
.sym 29638 soc.cpu.cpuregs_waddr[2]
.sym 29639 soc.cpu.cpuregs_waddr[3]
.sym 29640 soc.cpu.cpuregs_waddr[4]
.sym 29646 clk$SB_IO_IN_$glb_clk
.sym 29647 soc.cpu.cpuregs.wen
.sym 29648 soc.cpu.cpuregs_wrdata[16]
.sym 29649 soc.cpu.cpuregs_wrdata[17]
.sym 29650 soc.cpu.cpuregs_wrdata[18]
.sym 29651 soc.cpu.cpuregs_wrdata[19]
.sym 29652 soc.cpu.cpuregs_wrdata[20]
.sym 29653 soc.cpu.cpuregs_wrdata[21]
.sym 29654 soc.cpu.cpuregs_wrdata[22]
.sym 29655 soc.cpu.cpuregs_wrdata[23]
.sym 29656 $PACKER_VCC_NET
.sym 29662 soc.cpu.is_alu_reg_imm
.sym 29670 soc.cpu.cpuregs_waddr[4]
.sym 29674 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 29675 soc.cpu.cpuregs_waddr[1]
.sym 29677 soc.cpu.cpuregs_waddr[2]
.sym 29678 soc.cpu.cpuregs_waddr[0]
.sym 29679 soc.cpu.cpuregs_wrdata[23]
.sym 29682 soc.cpu.cpuregs_waddr[3]
.sym 29697 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 29719 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 29728 SEG[6]$SB_IO_OUT
.sym 29731 SEG[2]$SB_IO_OUT
.sym 29747 SEG[2]$SB_IO_OUT
.sym 29752 SEG[6]$SB_IO_OUT
.sym 29754 SEG[3]$SB_IO_OUT
.sym 29755 SEG[2]$SB_IO_OUT
.sym 29756 SEG[4]$SB_IO_OUT
.sym 29760 SEG[6]$SB_IO_OUT
.sym 29764 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 29766 iomem_wstrb[1]
.sym 29809 iomem_wstrb[0]
.sym 29821 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 29824 iomem_wstrb[1]
.sym 29834 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 29835 iomem_wstrb[1]
.sym 29846 iomem_wstrb[0]
.sym 29848 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 29882 iomem_wdata[4]
.sym 29884 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 29886 iomem_wdata[12]
.sym 29892 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 29913 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 29924 soc.cpu.trap_SB_LUT4_I2_O
.sym 29929 soc.cpu.trap_SB_LUT4_I2_O
.sym 29930 iomem_wdata[4]
.sym 29932 soc.cpu.cpuregs_rs1[0]
.sym 29936 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 29944 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 29947 soc.cpu.reg_pc[4]
.sym 29949 iomem_wstrb[0]
.sym 30040 iomem_wdata[28]
.sym 30041 iomem_wdata[27]
.sym 30042 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 30043 iomem_wdata[0]
.sym 30044 iomem_wdata[11]
.sym 30045 iomem_wdata[8]
.sym 30046 iomem_wdata[3]
.sym 30047 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 30050 soc.cpu.count_cycle[31]
.sym 30051 soc.cpu.cpuregs_rs1[4]
.sym 30052 iomem_wdata[1]
.sym 30053 iomem_wdata[15]
.sym 30054 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 30056 iomem_wdata[25]
.sym 30058 iomem_addr[6]
.sym 30060 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30061 iomem_wdata[4]
.sym 30062 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 30064 iomem_wdata[7]
.sym 30065 iomem_wdata[11]
.sym 30066 soc.cpu.count_cycle[9]
.sym 30067 iomem_wdata[14]
.sym 30069 soc.cpu.mem_la_wdata[0]
.sym 30070 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 30072 iomem_wdata[24]
.sym 30073 iomem_wdata[28]
.sym 30085 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 30098 soc.cpu.cpuregs_rs1[0]
.sym 30100 soc.cpu.is_lui_auipc_jal
.sym 30101 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 30104 soc.cpu.cpuregs_rs1[4]
.sym 30108 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30112 soc.cpu.reg_pc[4]
.sym 30128 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 30134 soc.cpu.cpuregs_rs1[0]
.sym 30156 soc.cpu.is_lui_auipc_jal
.sym 30157 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 30158 soc.cpu.cpuregs_rs1[4]
.sym 30159 soc.cpu.reg_pc[4]
.sym 30160 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30161 clk$SB_IO_IN_$glb_clk
.sym 30162 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30163 iomem_wdata[20]
.sym 30164 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30165 iomem_wdata[24]
.sym 30166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30167 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 30168 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 30169 iomem_wdata[7]
.sym 30170 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 30174 soc.cpu.pcpi_rs2[22]
.sym 30176 iomem_wdata[3]
.sym 30178 iomem_wdata[0]
.sym 30181 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 30185 iomem_addr[16]
.sym 30186 soc.cpu.cpuregs_rs1[4]
.sym 30188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 30189 iomem_wdata[0]
.sym 30191 iomem_wdata[11]
.sym 30192 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 30193 soc.cpu.mem_la_wdata[3]
.sym 30194 soc.cpu.count_instr[39]
.sym 30195 iomem_wdata[3]
.sym 30196 soc.cpu.count_instr[34]
.sym 30197 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 30210 soc.cpu.count_cycle[6]
.sym 30214 soc.cpu.count_cycle[2]
.sym 30219 soc.cpu.count_cycle[7]
.sym 30221 soc.cpu.count_cycle[1]
.sym 30223 soc.cpu.count_cycle[3]
.sym 30224 soc.cpu.count_cycle[4]
.sym 30226 soc.cpu.count_cycle[0]
.sym 30233 soc.cpu.count_cycle[5]
.sym 30234 soc.cpu.count_cycle[0]
.sym 30236 $nextpnr_ICESTORM_LC_3$O
.sym 30238 soc.cpu.count_cycle[0]
.sym 30242 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30245 soc.cpu.count_cycle[1]
.sym 30246 soc.cpu.count_cycle[0]
.sym 30248 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30250 soc.cpu.count_cycle[2]
.sym 30252 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30254 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30257 soc.cpu.count_cycle[3]
.sym 30258 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30260 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30263 soc.cpu.count_cycle[4]
.sym 30264 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30266 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30268 soc.cpu.count_cycle[5]
.sym 30270 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30272 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30275 soc.cpu.count_cycle[6]
.sym 30276 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30278 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30280 soc.cpu.count_cycle[7]
.sym 30282 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30284 clk$SB_IO_IN_$glb_clk
.sym 30285 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30286 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[3]
.sym 30287 iomem_wdata[14]
.sym 30288 iomem_wdata[30]
.sym 30289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 30291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2]
.sym 30292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 30296 soc.cpu.count_cycle[25]
.sym 30297 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 30300 iomem_wdata[6]
.sym 30303 soc.cpu.irq_pending[0]
.sym 30305 iomem_wdata[20]
.sym 30306 soc.cpu.cpuregs_rs1[4]
.sym 30310 soc.cpu.cpuregs_rs1[0]
.sym 30311 soc.cpu.count_cycle[22]
.sym 30313 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 30314 soc.cpu.count_cycle[14]
.sym 30316 soc.cpu.mem_la_wdata[0]
.sym 30317 soc.cpu.trap_SB_LUT4_I2_O
.sym 30318 iomem_wdata[7]
.sym 30319 soc.cpu.count_cycle[6]
.sym 30321 soc.cpu.count_cycle[7]
.sym 30322 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30333 soc.cpu.count_cycle[14]
.sym 30335 soc.cpu.count_cycle[8]
.sym 30338 soc.cpu.count_cycle[11]
.sym 30339 soc.cpu.count_cycle[12]
.sym 30342 soc.cpu.count_cycle[15]
.sym 30344 soc.cpu.count_cycle[9]
.sym 30348 soc.cpu.count_cycle[13]
.sym 30353 soc.cpu.count_cycle[10]
.sym 30359 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30361 soc.cpu.count_cycle[8]
.sym 30363 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30365 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30368 soc.cpu.count_cycle[9]
.sym 30369 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30371 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30373 soc.cpu.count_cycle[10]
.sym 30375 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30377 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30379 soc.cpu.count_cycle[11]
.sym 30381 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30383 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30385 soc.cpu.count_cycle[12]
.sym 30387 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30389 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30392 soc.cpu.count_cycle[13]
.sym 30393 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30395 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30398 soc.cpu.count_cycle[14]
.sym 30399 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30401 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30403 soc.cpu.count_cycle[15]
.sym 30405 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30407 clk$SB_IO_IN_$glb_clk
.sym 30408 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 30410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 30411 iomem_wdata[16]
.sym 30412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 30416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30419 soc.cpu.count_cycle[55]
.sym 30420 soc.cpu.pcpi_rs2[17]
.sym 30421 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[2]
.sym 30424 soc.cpu.irq_pending[5]
.sym 30428 soc.cpu.reg_pc[2]
.sym 30429 soc.cpu.trap_SB_LUT4_I2_O
.sym 30430 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 30433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 30434 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 30435 soc.cpu.pcpi_rs2[14]
.sym 30436 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30437 soc.cpu.count_cycle[34]
.sym 30438 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30439 soc.cpu.count_cycle[35]
.sym 30440 soc.cpu.count_cycle[13]
.sym 30441 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30443 soc.cpu.count_cycle[37]
.sym 30444 soc.cpu.count_cycle[15]
.sym 30445 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30451 soc.cpu.count_cycle[17]
.sym 30455 soc.cpu.count_cycle[21]
.sym 30458 soc.cpu.count_cycle[16]
.sym 30462 soc.cpu.count_cycle[20]
.sym 30476 soc.cpu.count_cycle[18]
.sym 30477 soc.cpu.count_cycle[19]
.sym 30480 soc.cpu.count_cycle[22]
.sym 30481 soc.cpu.count_cycle[23]
.sym 30482 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30484 soc.cpu.count_cycle[16]
.sym 30486 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30488 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30491 soc.cpu.count_cycle[17]
.sym 30492 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30494 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30496 soc.cpu.count_cycle[18]
.sym 30498 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30500 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 30502 soc.cpu.count_cycle[19]
.sym 30504 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30506 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 30508 soc.cpu.count_cycle[20]
.sym 30510 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 30512 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 30515 soc.cpu.count_cycle[21]
.sym 30516 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 30518 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 30520 soc.cpu.count_cycle[22]
.sym 30522 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 30524 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 30526 soc.cpu.count_cycle[23]
.sym 30528 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 30530 clk$SB_IO_IN_$glb_clk
.sym 30531 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 30534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30535 iomem_wdata[19]
.sym 30536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 30539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30542 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[2]
.sym 30543 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 30545 iomem_wdata[13]
.sym 30546 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 30548 iomem_wdata[10]
.sym 30549 soc.cpu.cpu_state[3]
.sym 30552 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30553 soc.cpu.pcpi_rs2[22]
.sym 30554 iomem_wdata[18]
.sym 30555 iomem_wdata[16]
.sym 30556 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 30557 soc.cpu.cpuregs_rs1[7]
.sym 30558 soc.cpu.count_cycle[29]
.sym 30559 soc.cpu.count_cycle[39]
.sym 30560 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 30562 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 30563 soc.cpu.count_cycle[9]
.sym 30566 soc.cpu.count_cycle[45]
.sym 30567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 30568 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 30573 soc.cpu.count_cycle[24]
.sym 30579 soc.cpu.count_cycle[30]
.sym 30580 soc.cpu.count_cycle[31]
.sym 30583 soc.cpu.count_cycle[26]
.sym 30585 soc.cpu.count_cycle[28]
.sym 30590 soc.cpu.count_cycle[25]
.sym 30600 soc.cpu.count_cycle[27]
.sym 30602 soc.cpu.count_cycle[29]
.sym 30605 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 30608 soc.cpu.count_cycle[24]
.sym 30609 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 30611 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 30614 soc.cpu.count_cycle[25]
.sym 30615 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 30617 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 30619 soc.cpu.count_cycle[26]
.sym 30621 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 30623 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 30625 soc.cpu.count_cycle[27]
.sym 30627 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 30629 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 30631 soc.cpu.count_cycle[28]
.sym 30633 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 30635 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 30637 soc.cpu.count_cycle[29]
.sym 30639 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 30641 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 30644 soc.cpu.count_cycle[30]
.sym 30645 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 30647 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 30650 soc.cpu.count_cycle[31]
.sym 30651 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 30653 clk$SB_IO_IN_$glb_clk
.sym 30654 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 30661 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30662 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30665 iomem_wstrb[1]
.sym 30668 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 30669 soc.cpu.reg_pc[1]
.sym 30670 iomem_wdata[19]
.sym 30671 soc.cpu.count_instr[13]
.sym 30675 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 30679 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 30681 soc.cpu.count_instr[39]
.sym 30682 soc.cpu.count_cycle[27]
.sym 30683 soc.cpu.count_instr[34]
.sym 30684 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 30685 soc.cpu.count_instr[38]
.sym 30686 soc.cpu.mem_la_wdata[3]
.sym 30687 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 30688 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 30689 soc.cpu.count_cycle[23]
.sym 30690 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_I3[2]
.sym 30691 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 30697 soc.cpu.count_cycle[33]
.sym 30702 soc.cpu.count_cycle[38]
.sym 30712 soc.cpu.count_cycle[32]
.sym 30714 soc.cpu.count_cycle[34]
.sym 30715 soc.cpu.count_cycle[35]
.sym 30716 soc.cpu.count_cycle[36]
.sym 30725 soc.cpu.count_cycle[37]
.sym 30727 soc.cpu.count_cycle[39]
.sym 30728 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 30731 soc.cpu.count_cycle[32]
.sym 30732 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 30734 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 30737 soc.cpu.count_cycle[33]
.sym 30738 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 30740 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 30743 soc.cpu.count_cycle[34]
.sym 30744 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 30746 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 30749 soc.cpu.count_cycle[35]
.sym 30750 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 30752 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 30755 soc.cpu.count_cycle[36]
.sym 30756 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 30758 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 30760 soc.cpu.count_cycle[37]
.sym 30762 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 30764 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 30767 soc.cpu.count_cycle[38]
.sym 30768 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 30770 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 30772 soc.cpu.count_cycle[39]
.sym 30774 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 30776 clk$SB_IO_IN_$glb_clk
.sym 30777 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30778 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[3]
.sym 30780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30781 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30783 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 30784 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30785 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30790 soc.cpu.count_cycle[32]
.sym 30791 soc.cpu.count_cycle[10]
.sym 30797 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 30800 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30802 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30803 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 30804 soc.cpu.timer[10]
.sym 30805 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 30806 soc.cpu.cpuregs_rs1[0]
.sym 30807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30808 soc.cpu.count_instr[9]
.sym 30810 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 30811 soc.cpu.count_cycle[22]
.sym 30812 soc.cpu.count_instr[11]
.sym 30814 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 30823 soc.cpu.count_cycle[44]
.sym 30830 soc.cpu.count_cycle[43]
.sym 30835 soc.cpu.count_cycle[40]
.sym 30836 soc.cpu.count_cycle[41]
.sym 30842 soc.cpu.count_cycle[47]
.sym 30845 soc.cpu.count_cycle[42]
.sym 30848 soc.cpu.count_cycle[45]
.sym 30849 soc.cpu.count_cycle[46]
.sym 30851 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 30854 soc.cpu.count_cycle[40]
.sym 30855 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 30857 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 30860 soc.cpu.count_cycle[41]
.sym 30861 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 30863 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 30865 soc.cpu.count_cycle[42]
.sym 30867 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 30869 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 30871 soc.cpu.count_cycle[43]
.sym 30873 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 30875 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 30878 soc.cpu.count_cycle[44]
.sym 30879 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 30881 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 30883 soc.cpu.count_cycle[45]
.sym 30885 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 30887 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 30889 soc.cpu.count_cycle[46]
.sym 30891 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 30893 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 30896 soc.cpu.count_cycle[47]
.sym 30897 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 30899 clk$SB_IO_IN_$glb_clk
.sym 30900 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30902 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 30903 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 30904 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 30905 soc.cpu.reg_pc[4]
.sym 30906 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_I3[2]
.sym 30907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 30908 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30911 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 30912 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 30916 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 30917 soc.cpu.timer[15]
.sym 30920 soc.cpu.reg_pc[7]
.sym 30921 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 30922 soc.cpu.count_cycle[18]
.sym 30923 soc.cpu.cpu_state[4]
.sym 30925 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30926 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 30927 soc.cpu.pcpi_rs2[14]
.sym 30928 soc.cpu.count_instr[18]
.sym 30929 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30930 soc.cpu.instr_rdinstrh
.sym 30931 soc.cpu.instr_rdinstrh
.sym 30932 soc.cpu.cpuregs_rs1[14]
.sym 30933 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 30934 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30935 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 30937 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 30947 soc.cpu.count_cycle[53]
.sym 30951 soc.cpu.count_cycle[49]
.sym 30952 soc.cpu.count_cycle[50]
.sym 30954 soc.cpu.count_cycle[52]
.sym 30956 soc.cpu.count_cycle[54]
.sym 30957 soc.cpu.count_cycle[55]
.sym 30958 soc.cpu.count_cycle[48]
.sym 30961 soc.cpu.count_cycle[51]
.sym 30974 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 30977 soc.cpu.count_cycle[48]
.sym 30978 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 30980 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 30982 soc.cpu.count_cycle[49]
.sym 30984 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 30986 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 30988 soc.cpu.count_cycle[50]
.sym 30990 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 30992 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 30995 soc.cpu.count_cycle[51]
.sym 30996 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 30998 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 31000 soc.cpu.count_cycle[52]
.sym 31002 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 31004 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 31007 soc.cpu.count_cycle[53]
.sym 31008 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 31010 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 31012 soc.cpu.count_cycle[54]
.sym 31014 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 31016 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 31018 soc.cpu.count_cycle[55]
.sym 31020 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 31022 clk$SB_IO_IN_$glb_clk
.sym 31023 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31024 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31025 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31026 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31027 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31028 soc.cpu.irq_mask[8]
.sym 31029 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 31030 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 31031 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[1]
.sym 31033 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 31034 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 31035 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 31036 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 31038 soc.cpu.alu_out_q[7]
.sym 31039 soc.cpu.alu_out_q[3]
.sym 31040 soc.cpu.count_cycle[11]
.sym 31041 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 31042 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 31043 soc.cpu.cpu_state[3]
.sym 31044 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 31047 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]
.sym 31049 soc.cpu.cpuregs_rs1[7]
.sym 31050 soc.cpu.cpuregs_rs1[9]
.sym 31051 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 31052 soc.cpu.is_lui_auipc_jal
.sym 31053 soc.cpu.cpuregs_rs1[8]
.sym 31054 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 31056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31057 soc.cpu.cpuregs_rs1[10]
.sym 31058 soc.cpu.count_cycle[29]
.sym 31059 soc.cpu.count_instr[24]
.sym 31060 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 31066 soc.cpu.count_cycle[57]
.sym 31069 soc.cpu.count_cycle[60]
.sym 31073 soc.cpu.count_cycle[56]
.sym 31076 soc.cpu.count_cycle[59]
.sym 31079 soc.cpu.count_cycle[62]
.sym 31083 soc.cpu.count_cycle[58]
.sym 31086 soc.cpu.count_cycle[61]
.sym 31088 soc.cpu.count_cycle[63]
.sym 31097 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 31099 soc.cpu.count_cycle[56]
.sym 31101 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 31103 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 31106 soc.cpu.count_cycle[57]
.sym 31107 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 31109 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 31112 soc.cpu.count_cycle[58]
.sym 31113 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 31115 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 31117 soc.cpu.count_cycle[59]
.sym 31119 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 31121 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 31124 soc.cpu.count_cycle[60]
.sym 31125 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 31127 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 31130 soc.cpu.count_cycle[61]
.sym 31131 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 31133 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 31135 soc.cpu.count_cycle[62]
.sym 31137 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 31142 soc.cpu.count_cycle[63]
.sym 31143 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 31145 clk$SB_IO_IN_$glb_clk
.sym 31146 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31147 soc.cpu.cpuregs_wrdata[7]
.sym 31148 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 31149 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 31150 soc.cpu.mem_la_wdata[4]
.sym 31151 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 31152 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 31153 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31154 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31157 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[2]
.sym 31158 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 31160 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 31161 soc.cpu.count_cycle[61]
.sym 31164 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[1]
.sym 31169 soc.cpu.timer[9]
.sym 31171 soc.cpu.cpuregs_rs1[4]
.sym 31172 soc.cpu.count_cycle[58]
.sym 31173 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 31174 soc.cpu.count_cycle[27]
.sym 31175 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 31176 soc.cpu.pcpi_rs2[10]
.sym 31177 soc.cpu.pcpi_rs2[21]
.sym 31178 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_I3[2]
.sym 31179 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 31180 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 31181 soc.cpu.count_cycle[23]
.sym 31182 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 31188 soc.cpu.count_cycle[48]
.sym 31189 soc.cpu.count_cycle[57]
.sym 31190 soc.cpu.count_cycle[18]
.sym 31191 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 31192 soc.cpu.count_cycle[50]
.sym 31194 soc.cpu.count_instr[25]
.sym 31195 soc.cpu.count_instr[31]
.sym 31196 soc.cpu.count_cycle[56]
.sym 31197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31198 soc.cpu.count_instr[18]
.sym 31199 soc.cpu.count_cycle[16]
.sym 31200 soc.cpu.instr_rdcycleh
.sym 31202 soc.cpu.instr_rdcycleh
.sym 31203 soc.cpu.count_cycle[63]
.sym 31204 soc.cpu.count_instr[48]
.sym 31208 soc.cpu.count_instr[50]
.sym 31212 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31213 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 31215 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 31216 soc.cpu.instr_rdinstrh
.sym 31218 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31219 soc.cpu.count_instr[24]
.sym 31222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31223 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 31224 soc.cpu.count_instr[18]
.sym 31227 soc.cpu.instr_rdcycleh
.sym 31228 soc.cpu.count_cycle[48]
.sym 31229 soc.cpu.instr_rdinstrh
.sym 31230 soc.cpu.count_instr[48]
.sym 31233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31235 soc.cpu.count_cycle[16]
.sym 31236 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 31239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31240 soc.cpu.count_cycle[18]
.sym 31241 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 31242 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 31245 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 31246 soc.cpu.count_instr[31]
.sym 31247 soc.cpu.count_cycle[63]
.sym 31248 soc.cpu.instr_rdcycleh
.sym 31251 soc.cpu.instr_rdcycleh
.sym 31252 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 31253 soc.cpu.count_cycle[56]
.sym 31254 soc.cpu.count_instr[24]
.sym 31257 soc.cpu.count_cycle[50]
.sym 31258 soc.cpu.instr_rdcycleh
.sym 31259 soc.cpu.count_instr[50]
.sym 31260 soc.cpu.instr_rdinstrh
.sym 31263 soc.cpu.count_cycle[57]
.sym 31264 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 31265 soc.cpu.instr_rdcycleh
.sym 31266 soc.cpu.count_instr[25]
.sym 31270 soc.cpu.cpuregs_rs1[7]
.sym 31271 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 31272 soc.cpu.cpuregs_rs1[8]
.sym 31273 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 31274 soc.cpu.cpuregs_rs1[10]
.sym 31275 soc.cpu.cpuregs_wrdata[12]
.sym 31276 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 31277 soc.cpu.cpuregs_rs1[12]
.sym 31281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31282 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 31285 soc.cpu.mem_la_wdata[4]
.sym 31286 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 31287 soc.cpu.irq_pending[2]
.sym 31289 soc.cpu.cpuregs_wrdata[7]
.sym 31294 soc.cpu.pcpi_rs2[15]
.sym 31295 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 31296 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 31297 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 31298 soc.cpu.cpuregs_rs1[0]
.sym 31299 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 31300 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 31301 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 31302 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 31303 soc.cpu.reg_pc[15]
.sym 31304 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 31305 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 31311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31312 soc.cpu.count_instr[16]
.sym 31313 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 31316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31317 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 31318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31319 soc.cpu.count_cycle[24]
.sym 31321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31327 soc.cpu.count_instr[56]
.sym 31328 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 31329 soc.cpu.count_instr[61]
.sym 31330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31332 soc.cpu.count_cycle[58]
.sym 31333 soc.cpu.count_instr[63]
.sym 31336 soc.cpu.instr_rdinstrh
.sym 31337 soc.cpu.count_instr[57]
.sym 31338 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 31339 soc.cpu.count_instr[58]
.sym 31340 soc.cpu.instr_rdcycleh
.sym 31341 soc.cpu.count_cycle[25]
.sym 31344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31345 soc.cpu.count_cycle[25]
.sym 31346 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 31350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31351 soc.cpu.instr_rdinstrh
.sym 31352 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 31353 soc.cpu.count_instr[61]
.sym 31356 soc.cpu.instr_rdcycleh
.sym 31357 soc.cpu.count_cycle[58]
.sym 31358 soc.cpu.instr_rdinstrh
.sym 31359 soc.cpu.count_instr[58]
.sym 31363 soc.cpu.instr_rdinstrh
.sym 31364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31365 soc.cpu.count_instr[56]
.sym 31368 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 31369 soc.cpu.count_instr[16]
.sym 31370 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 31371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31375 soc.cpu.count_instr[63]
.sym 31377 soc.cpu.instr_rdinstrh
.sym 31380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31381 soc.cpu.count_instr[57]
.sym 31382 soc.cpu.instr_rdinstrh
.sym 31383 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 31386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31387 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 31388 soc.cpu.count_cycle[24]
.sym 31389 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 31393 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 31394 soc.cpu.mem_la_wdata[5]
.sym 31395 soc.cpu.pcpi_rs2[10]
.sym 31396 soc.cpu.mem_la_wdata[7]
.sym 31397 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 31398 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 31399 soc.cpu.pcpi_rs2[15]
.sym 31400 soc.cpu.reg_op2_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 31403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31404 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 31405 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 31406 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 31407 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 31409 soc.cpu.mem_la_wdata[6]
.sym 31410 soc.cpu.cpuregs_rs1[12]
.sym 31411 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 31412 soc.cpu.cpu_state[4]
.sym 31413 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 31415 soc.cpu.cpuregs_wrdata[8]
.sym 31417 soc.cpu.cpuregs_wrdata[4]
.sym 31418 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 31419 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31420 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31421 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 31422 soc.cpu.instr_rdinstrh
.sym 31423 soc.cpu.pcpi_rs2[14]
.sym 31424 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 31425 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 31426 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 31427 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 31428 soc.cpu.cpuregs_rs1[14]
.sym 31435 soc.cpu.count_cycle[26]
.sym 31436 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 31437 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 31438 soc.cpu.instr_rdinstrh
.sym 31439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31440 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 31444 soc.cpu.count_cycle[27]
.sym 31445 soc.cpu.count_cycle[59]
.sym 31446 soc.cpu.count_instr[55]
.sym 31447 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31448 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 31450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31452 soc.cpu.count_instr[23]
.sym 31453 soc.cpu.count_cycle[23]
.sym 31454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31456 soc.cpu.count_cycle[55]
.sym 31457 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 31458 soc.cpu.instr_rdcycleh
.sym 31459 soc.cpu.count_cycle[31]
.sym 31460 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31461 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 31463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31464 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31467 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31468 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 31469 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 31470 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31473 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 31474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31475 soc.cpu.count_cycle[27]
.sym 31476 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 31479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31480 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 31481 soc.cpu.instr_rdinstrh
.sym 31482 soc.cpu.count_instr[55]
.sym 31485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31486 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 31487 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 31488 soc.cpu.count_cycle[31]
.sym 31491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31493 soc.cpu.count_cycle[59]
.sym 31494 soc.cpu.instr_rdcycleh
.sym 31497 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31498 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 31499 soc.cpu.count_cycle[23]
.sym 31503 soc.cpu.count_instr[23]
.sym 31504 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 31505 soc.cpu.count_cycle[55]
.sym 31506 soc.cpu.instr_rdcycleh
.sym 31509 soc.cpu.count_cycle[26]
.sym 31510 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 31512 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 31516 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 31517 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 31518 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 31519 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 31520 soc.cpu.cpuregs_rs1[5]
.sym 31521 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 31522 soc.cpu.cpuregs_rs1[15]
.sym 31523 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 31527 soc.cpu.decoded_imm[11]
.sym 31528 soc.cpu.cpuregs_wrdata[2]
.sym 31529 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 31530 soc.cpu.decoded_imm[15]
.sym 31531 soc.cpu.mem_la_wdata[7]
.sym 31532 soc.cpu.decoded_imm[11]
.sym 31533 soc.cpu.reg_pc[6]
.sym 31534 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[1]
.sym 31535 soc.cpu.reg_pc[9]
.sym 31537 soc.cpu.mem_la_wdata[5]
.sym 31538 soc.cpu.decoded_imm[10]
.sym 31539 soc.cpu.pcpi_rs2[10]
.sym 31540 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 31541 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31542 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 31543 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 31544 soc.cpu.decoded_imm[12]
.sym 31545 soc.cpu.cpuregs_wrdata[11]
.sym 31546 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31547 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 31548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31549 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 31550 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 31551 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31558 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 31561 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 31562 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31563 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 31564 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31565 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31566 soc.cpu.cpuregs_wrdata[3]
.sym 31570 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31572 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 31573 soc.cpu.cpuregs_wrdata[0]
.sym 31575 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 31576 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31577 soc.cpu.cpuregs_wrdata[4]
.sym 31578 soc.cpu.cpuregs_wrdata[2]
.sym 31580 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 31586 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31588 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 31593 soc.cpu.cpuregs_wrdata[2]
.sym 31596 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 31597 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 31598 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31599 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31602 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 31603 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31604 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 31605 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31608 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31609 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31610 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 31611 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31614 soc.cpu.cpuregs_wrdata[3]
.sym 31620 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31621 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 31622 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31623 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 31628 soc.cpu.cpuregs_wrdata[4]
.sym 31633 soc.cpu.cpuregs_wrdata[0]
.sym 31637 clk$SB_IO_IN_$glb_clk
.sym 31639 soc.cpu.cpuregs_wrdata[0]
.sym 31640 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 31641 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 31642 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 31643 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31644 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31645 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 31646 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 31650 soc.cpu.pcpi_rs2[22]
.sym 31651 soc.cpu.cpu_state[6]
.sym 31652 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 31655 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 31657 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 31658 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 31660 soc.cpu.reg_out[12]
.sym 31661 soc.cpu.cpuregs_wrdata[5]
.sym 31663 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 31664 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31666 soc.cpu.alu_out_q[13]
.sym 31667 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 31668 soc.cpu.pcpi_rs2[21]
.sym 31669 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 31670 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_I3[2]
.sym 31671 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 31672 soc.cpu.decoded_imm[5]
.sym 31673 soc.cpu.decoded_imm[7]
.sym 31674 soc.cpu.reg_pc[8]
.sym 31682 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31684 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 31686 soc.cpu.decoded_imm[13]
.sym 31687 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 31688 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 31689 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 31694 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31695 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 31697 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 31698 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 31699 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31700 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31701 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31702 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31703 soc.cpu.decoded_imm[14]
.sym 31704 soc.cpu.decoded_imm[12]
.sym 31705 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 31706 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 31707 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 31708 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31710 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 31711 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31713 soc.cpu.decoded_imm[13]
.sym 31714 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 31715 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 31719 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31720 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 31721 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31722 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31726 soc.cpu.decoded_imm[12]
.sym 31727 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 31728 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 31732 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 31733 soc.cpu.decoded_imm[14]
.sym 31734 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 31737 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31738 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31739 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31740 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 31743 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 31744 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31745 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31746 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 31749 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31750 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31751 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 31752 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 31755 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31756 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31757 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31758 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 31759 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31760 clk$SB_IO_IN_$glb_clk
.sym 31762 soc.cpu.cpuregs_wrdata[14]
.sym 31763 soc.cpu.cpuregs_wrdata[1]
.sym 31764 soc.cpu.cpuregs_wrdata[11]
.sym 31765 soc.cpu.cpuregs_wrdata[13]
.sym 31766 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[2]
.sym 31767 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 31768 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 31769 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 31771 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 31772 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 31773 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 31774 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 31775 soc.cpu.cpu_state[6]
.sym 31776 soc.cpu.cpuregs_wrdata[9]
.sym 31778 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 31779 soc.cpu.irq_pending[2]
.sym 31780 soc.cpu.cpu_state[2]
.sym 31781 soc.cpu.instr_rdcycleh
.sym 31782 soc.cpu.decoded_imm[13]
.sym 31784 soc.cpu.reg_pc[13]
.sym 31785 $PACKER_VCC_NET
.sym 31786 soc.cpu.reg_next_pc[0]
.sym 31787 soc.cpu.reg_pc[15]
.sym 31788 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 31789 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 31790 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 31791 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 31792 soc.cpu.reg_pc[1]
.sym 31793 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 31794 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 31795 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 31796 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 31797 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 31804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 31805 soc.cpu.decoded_imm[3]
.sym 31806 soc.cpu.decoded_imm[2]
.sym 31809 soc.cpu.decoded_imm[0]
.sym 31810 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 31811 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 31812 soc.cpu.decoded_imm[1]
.sym 31814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 31817 soc.cpu.decoded_imm[6]
.sym 31822 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 31825 soc.cpu.decoded_imm[4]
.sym 31827 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 31828 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 31832 soc.cpu.decoded_imm[5]
.sym 31833 soc.cpu.decoded_imm[7]
.sym 31834 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 31835 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31837 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 31838 soc.cpu.decoded_imm[0]
.sym 31841 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31843 soc.cpu.decoded_imm[1]
.sym 31844 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 31845 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31847 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 31849 soc.cpu.decoded_imm[2]
.sym 31850 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 31851 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31853 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 31855 soc.cpu.decoded_imm[3]
.sym 31856 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 31857 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 31859 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 31861 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 31862 soc.cpu.decoded_imm[4]
.sym 31863 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 31865 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 31867 soc.cpu.decoded_imm[5]
.sym 31868 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 31869 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 31871 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 31873 soc.cpu.decoded_imm[6]
.sym 31874 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 31875 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 31877 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 31879 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 31880 soc.cpu.decoded_imm[7]
.sym 31881 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 31885 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31886 soc.cpu.irq_mask[22]
.sym 31887 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 31889 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 31890 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 31891 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 31892 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 31896 soc.cpu.pcpi_rs2[17]
.sym 31897 soc.cpu.alu_out_q[11]
.sym 31898 soc.cpu.decoded_imm[1]
.sym 31899 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 31900 soc.cpu.cpuregs_wrdata[13]
.sym 31902 soc.cpu.decoded_imm[2]
.sym 31904 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 31905 soc.cpu.decoded_imm[6]
.sym 31906 soc.cpu.cpuregs_wrdata[1]
.sym 31907 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 31908 soc.cpu.cpuregs_wrdata[11]
.sym 31909 soc.cpu.instr_rdinstrh
.sym 31910 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 31911 soc.cpu.decoded_imm[4]
.sym 31912 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 31914 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 31915 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31916 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 31917 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 31918 soc.cpu.cpuregs_rs1[18]
.sym 31919 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 31920 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 31921 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 31926 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 31927 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 31928 soc.cpu.decoded_imm[8]
.sym 31929 soc.cpu.decoded_imm[13]
.sym 31931 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 31932 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 31933 soc.cpu.decoded_imm[14]
.sym 31935 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 31936 soc.cpu.decoded_imm[15]
.sym 31938 soc.cpu.decoded_imm[10]
.sym 31941 soc.cpu.decoded_imm[9]
.sym 31942 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 31950 soc.cpu.decoded_imm[11]
.sym 31953 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 31954 soc.cpu.decoded_imm[12]
.sym 31955 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 31958 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 31960 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 31961 soc.cpu.decoded_imm[8]
.sym 31962 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 31964 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[10]
.sym 31966 soc.cpu.decoded_imm[9]
.sym 31967 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 31968 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 31970 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[11]
.sym 31972 soc.cpu.decoded_imm[10]
.sym 31973 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 31974 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[10]
.sym 31976 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[12]
.sym 31978 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 31979 soc.cpu.decoded_imm[11]
.sym 31980 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[11]
.sym 31982 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[13]
.sym 31984 soc.cpu.decoded_imm[12]
.sym 31985 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 31986 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[12]
.sym 31988 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[14]
.sym 31990 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 31991 soc.cpu.decoded_imm[13]
.sym 31992 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[13]
.sym 31994 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[15]
.sym 31996 soc.cpu.decoded_imm[14]
.sym 31997 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 31998 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[14]
.sym 32000 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[16]
.sym 32002 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 32003 soc.cpu.decoded_imm[15]
.sym 32004 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[15]
.sym 32009 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 32010 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 32011 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 32012 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 32013 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 32014 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 32015 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 32019 soc.cpu.cpuregs_rs1[17]
.sym 32022 soc.cpu.decoded_imm[15]
.sym 32023 soc.cpu.decoded_imm[13]
.sym 32024 soc.cpu.decoded_imm[8]
.sym 32025 soc.cpu.cpu_state[4]
.sym 32026 soc.cpu.decoded_imm[10]
.sym 32027 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 32028 soc.cpu.cpu_state[3]
.sym 32029 soc.cpu.decoded_imm[9]
.sym 32032 soc.cpu.cpuregs_rs1[22]
.sym 32033 soc.cpu.cpuregs_rs1[21]
.sym 32034 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 32035 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 32036 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32037 soc.cpu.irq_pending[16]
.sym 32038 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32040 soc.cpu.decoded_imm[12]
.sym 32041 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 32042 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 32043 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 32044 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[16]
.sym 32049 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 32052 soc.cpu.decoded_imm[22]
.sym 32053 soc.cpu.decoded_imm[16]
.sym 32054 soc.cpu.decoded_imm[18]
.sym 32056 soc.cpu.decoded_imm[20]
.sym 32058 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 32060 soc.cpu.decoded_imm[19]
.sym 32061 soc.cpu.decoded_imm[17]
.sym 32064 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 32065 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 32066 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 32070 soc.cpu.decoded_imm[21]
.sym 32072 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 32074 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 32075 soc.cpu.decoded_imm[23]
.sym 32078 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 32081 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[17]
.sym 32083 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 32084 soc.cpu.decoded_imm[16]
.sym 32085 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[16]
.sym 32087 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[18]
.sym 32089 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 32090 soc.cpu.decoded_imm[17]
.sym 32091 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[17]
.sym 32093 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[19]
.sym 32095 soc.cpu.decoded_imm[18]
.sym 32096 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 32097 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[18]
.sym 32099 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[20]
.sym 32101 soc.cpu.decoded_imm[19]
.sym 32102 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 32103 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[19]
.sym 32105 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[21]
.sym 32107 soc.cpu.decoded_imm[20]
.sym 32108 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 32109 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[20]
.sym 32111 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[22]
.sym 32113 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 32114 soc.cpu.decoded_imm[21]
.sym 32115 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[21]
.sym 32117 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[23]
.sym 32119 soc.cpu.decoded_imm[22]
.sym 32120 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 32121 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[22]
.sym 32123 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[24]
.sym 32125 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 32126 soc.cpu.decoded_imm[23]
.sym 32127 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[23]
.sym 32131 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 32132 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 32133 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 32134 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 32135 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 32136 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 32137 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 32138 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 32140 iomem_wstrb[1]
.sym 32141 soc.cpu.irq_mask[29]
.sym 32144 soc.cpu.reg_pc[6]
.sym 32145 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 32146 soc.cpu.decoded_imm[19]
.sym 32147 soc.cpu.decoded_imm[1]
.sym 32148 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 32149 soc.cpu.decoded_imm[16]
.sym 32150 soc.cpu.reg_pc[3]
.sym 32151 soc.cpu.alu_out_q[16]
.sym 32152 soc.cpu.reg_pc[1]
.sym 32153 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 32154 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 32155 soc.cpu.reg_pc[8]
.sym 32156 soc.cpu.reg_pc[18]
.sym 32157 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 32158 soc.cpu.reg_pc[21]
.sym 32159 soc.cpu.decoded_imm[5]
.sym 32160 soc.cpu.pcpi_rs2[21]
.sym 32161 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 32162 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 32163 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 32164 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 32165 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[2]
.sym 32166 soc.cpu.irq_mask[21]
.sym 32167 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[24]
.sym 32172 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 32173 soc.cpu.decoded_imm[25]
.sym 32174 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 32176 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 32177 soc.cpu.decoded_imm[31]
.sym 32179 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 32181 soc.cpu.decoded_imm[24]
.sym 32183 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 32186 soc.cpu.decoded_imm[30]
.sym 32189 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 32190 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 32192 soc.cpu.decoded_imm[26]
.sym 32193 soc.cpu.decoded_imm[28]
.sym 32198 soc.cpu.decoded_imm[27]
.sym 32202 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 32203 soc.cpu.decoded_imm[29]
.sym 32204 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[25]
.sym 32206 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 32207 soc.cpu.decoded_imm[24]
.sym 32208 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[24]
.sym 32210 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[26]
.sym 32212 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 32213 soc.cpu.decoded_imm[25]
.sym 32214 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[25]
.sym 32216 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[27]
.sym 32218 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 32219 soc.cpu.decoded_imm[26]
.sym 32220 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[26]
.sym 32222 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[28]
.sym 32224 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 32225 soc.cpu.decoded_imm[27]
.sym 32226 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[27]
.sym 32228 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[29]
.sym 32230 soc.cpu.decoded_imm[28]
.sym 32231 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 32232 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[28]
.sym 32234 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[30]
.sym 32236 soc.cpu.decoded_imm[29]
.sym 32237 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 32238 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[29]
.sym 32240 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[31]
.sym 32242 soc.cpu.decoded_imm[30]
.sym 32243 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 32244 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[30]
.sym 32248 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 32249 soc.cpu.decoded_imm[31]
.sym 32250 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[31]
.sym 32254 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 32255 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 32256 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 32257 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 32258 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 32259 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 32260 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 32261 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 32264 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32265 soc.cpu.cpuregs_rs1[18]
.sym 32266 soc.cpu.decoded_imm[10]
.sym 32267 soc.cpu.cpu_state[2]
.sym 32268 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 32269 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 32270 soc.cpu.reg_pc[10]
.sym 32271 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 32272 soc.cpu.decoded_imm[8]
.sym 32273 soc.cpu.decoded_imm[13]
.sym 32274 soc.cpu.cpu_state[6]
.sym 32275 soc.cpu.reg_pc[13]
.sym 32277 soc.cpu.decoded_imm[15]
.sym 32278 soc.cpu.decoded_imm[26]
.sym 32279 soc.cpu.reg_pc[15]
.sym 32280 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 32281 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32282 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 32283 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 32284 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32285 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 32286 soc.cpu.cpuregs_rs1[16]
.sym 32287 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 32288 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 32289 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 32295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 32296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[3]
.sym 32297 soc.cpu.cpuregs_rs1[16]
.sym 32299 soc.cpu.irq_mask[16]
.sym 32300 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[2]
.sym 32301 soc.cpu.irq_mask[18]
.sym 32302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32303 soc.cpu.cpuregs_rs1[21]
.sym 32305 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 32306 soc.cpu.cpu_state[2]
.sym 32307 soc.cpu.irq_pending[16]
.sym 32308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32309 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[1]
.sym 32310 soc.cpu.cpu_state[4]
.sym 32311 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32313 soc.cpu.instr_maskirq
.sym 32314 soc.cpu.cpuregs_rs1[17]
.sym 32318 soc.cpu.cpuregs_rs1[18]
.sym 32319 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32320 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 32321 soc.cpu.timer[16]
.sym 32322 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32323 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 32324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[2]
.sym 32325 soc.cpu.timer[18]
.sym 32328 soc.cpu.cpuregs_rs1[16]
.sym 32329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32331 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32334 soc.cpu.timer[18]
.sym 32335 soc.cpu.irq_mask[18]
.sym 32336 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 32337 soc.cpu.instr_maskirq
.sym 32340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[2]
.sym 32341 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[3]
.sym 32342 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32343 soc.cpu.cpuregs_rs1[18]
.sym 32348 soc.cpu.cpuregs_rs1[21]
.sym 32352 soc.cpu.cpu_state[2]
.sym 32353 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 32354 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 32355 soc.cpu.irq_pending[16]
.sym 32358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[1]
.sym 32359 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 32360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[2]
.sym 32361 soc.cpu.cpu_state[4]
.sym 32365 soc.cpu.cpuregs_rs1[17]
.sym 32370 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 32371 soc.cpu.irq_mask[16]
.sym 32372 soc.cpu.timer[16]
.sym 32373 soc.cpu.instr_maskirq
.sym 32374 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32375 clk$SB_IO_IN_$glb_clk
.sym 32376 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32377 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 32378 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 32379 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 32381 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 32382 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 32383 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 32384 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 32385 soc.cpu.reg_pc[22]
.sym 32388 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 32389 soc.cpu.irq_pending[21]
.sym 32391 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 32392 soc.cpu.decoded_imm[25]
.sym 32393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 32394 soc.cpu.cpu_state[2]
.sym 32395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[0]
.sym 32397 soc.cpu.irq_mask[18]
.sym 32398 soc.cpu.cpu_state[2]
.sym 32399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 32400 soc.cpu.cpu_state[4]
.sym 32402 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 32403 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 32404 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32405 soc.cpu.cpuregs_rs1[18]
.sym 32406 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32407 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 32408 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32410 soc.cpu.irq_mask[17]
.sym 32411 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32412 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 32418 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 32420 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32421 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 32422 soc.cpu.cpuregs_rs1[25]
.sym 32423 soc.cpu.irq_pending[21]
.sym 32424 soc.cpu.reg_pc[29]
.sym 32425 soc.cpu.is_lui_auipc_jal
.sym 32428 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 32429 soc.cpu.irq_mask[21]
.sym 32430 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 32431 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32433 soc.cpu.reg_pc[25]
.sym 32434 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 32435 soc.cpu.cpuregs_rs1[31]
.sym 32436 soc.cpu.cpuregs_rs1[29]
.sym 32437 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[2]
.sym 32440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32441 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 32443 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32444 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32445 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 32446 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[0]
.sym 32447 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[3]
.sym 32448 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32449 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 32451 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32454 soc.cpu.cpuregs_rs1[31]
.sym 32457 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[0]
.sym 32458 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 32459 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[2]
.sym 32460 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[3]
.sym 32463 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 32464 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 32465 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 32466 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 32469 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32470 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 32471 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 32472 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32475 soc.cpu.reg_pc[25]
.sym 32476 soc.cpu.is_lui_auipc_jal
.sym 32477 soc.cpu.cpuregs_rs1[25]
.sym 32478 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 32481 soc.cpu.irq_pending[21]
.sym 32484 soc.cpu.irq_mask[21]
.sym 32487 soc.cpu.cpuregs_rs1[29]
.sym 32488 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 32489 soc.cpu.reg_pc[29]
.sym 32490 soc.cpu.is_lui_auipc_jal
.sym 32495 soc.cpu.irq_pending[21]
.sym 32496 soc.cpu.irq_mask[21]
.sym 32497 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32498 clk$SB_IO_IN_$glb_clk
.sym 32499 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32500 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[2]
.sym 32501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 32502 soc.cpu.cpuregs_wrdata[16]
.sym 32503 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 32504 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 32505 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 32506 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 32507 soc.cpu.cpuregs_wrdata[20]
.sym 32508 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 32510 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 32512 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 32513 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 32515 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 32516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 32518 soc.cpu.cpuregs_rs1[25]
.sym 32519 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 32520 soc.cpu.latched_is_lb
.sym 32521 soc.cpu.decoded_imm[23]
.sym 32522 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 32523 soc.cpu.pcpi_rs2[22]
.sym 32524 soc.cpu.cpuregs_rs1[22]
.sym 32525 soc.cpu.cpuregs_rs1[21]
.sym 32526 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 32527 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 32528 soc.cpu.reg_pc[31]
.sym 32529 soc.cpu.irq_pending[16]
.sym 32530 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32531 soc.cpu.cpuregs_wrdata[20]
.sym 32532 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[0]
.sym 32533 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[3]
.sym 32534 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 32542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32543 soc.cpu.irq_mask[23]
.sym 32544 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32545 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 32547 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 32548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32549 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32550 soc.cpu.irq_mask[20]
.sym 32551 soc.cpu.instr_maskirq
.sym 32552 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32554 soc.cpu.cpu_state[2]
.sym 32555 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 32556 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32557 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 32558 soc.cpu.cpuregs_rs1[23]
.sym 32561 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32562 soc.cpu.timer[23]
.sym 32565 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 32568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32569 soc.cpu.latched_store
.sym 32571 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 32572 soc.cpu.cpuregs_rs1[29]
.sym 32574 soc.cpu.irq_mask[20]
.sym 32575 soc.cpu.instr_maskirq
.sym 32576 soc.cpu.cpu_state[2]
.sym 32577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32580 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 32582 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 32586 soc.cpu.cpuregs_rs1[29]
.sym 32587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32588 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32592 soc.cpu.latched_store
.sym 32593 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32595 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 32598 soc.cpu.irq_mask[23]
.sym 32599 soc.cpu.timer[23]
.sym 32600 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 32601 soc.cpu.instr_maskirq
.sym 32604 soc.cpu.latched_store
.sym 32607 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 32610 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 32613 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 32616 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32617 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32618 soc.cpu.cpuregs_rs1[23]
.sym 32619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32621 clk$SB_IO_IN_$glb_clk
.sym 32623 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 32624 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 32625 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[0]
.sym 32626 soc.cpu.irq_pending[20]
.sym 32627 soc.cpu.cpuregs_wrdata[17]
.sym 32628 soc.cpu.irq_pending[23]
.sym 32629 soc.cpu.cpuregs_wrdata[18]
.sym 32630 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 32633 soc.cpu.irq_mask[25]
.sym 32634 soc.cpu.cpuregs_rs1[28]
.sym 32635 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[2]
.sym 32636 soc.cpu.cpu_state[3]
.sym 32637 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 32638 soc.cpu.alu_out_q[26]
.sym 32639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 32640 soc.cpu.reg_pc[29]
.sym 32641 soc.cpu.mem_do_rinst
.sym 32642 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 32643 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 32644 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32646 soc.cpu.reg_pc[25]
.sym 32647 soc.cpu.cpuregs_wrdata[21]
.sym 32648 soc.cpu.cpuregs_rs1[22]
.sym 32649 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 32650 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 32651 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 32652 soc.cpu.pcpi_rs2[21]
.sym 32653 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 32654 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 32655 soc.cpu.decoded_imm[5]
.sym 32656 soc.cpu.timer[25]
.sym 32657 soc.cpu.cpuregs_wrdata[20]
.sym 32658 soc.cpu.reg_out[17]
.sym 32667 soc.cpu.timer[25]
.sym 32668 soc.cpu.cpu_state[4]
.sym 32669 soc.cpu.cpu_state[2]
.sym 32672 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 32673 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2]
.sym 32676 soc.cpu.cpuregs_rs1[23]
.sym 32677 soc.cpu.cpuregs_rs1[18]
.sym 32680 soc.cpu.instr_maskirq
.sym 32681 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32683 soc.cpu.cpuregs_rs1[20]
.sym 32684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32686 soc.cpu.irq_mask[25]
.sym 32687 soc.cpu.cpuregs_rs1[25]
.sym 32688 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 32689 soc.cpu.timer[29]
.sym 32691 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32694 soc.cpu.irq_mask[29]
.sym 32703 soc.cpu.cpuregs_rs1[20]
.sym 32712 soc.cpu.cpuregs_rs1[23]
.sym 32715 soc.cpu.cpuregs_rs1[25]
.sym 32716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32717 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32718 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32721 soc.cpu.irq_mask[25]
.sym 32722 soc.cpu.timer[25]
.sym 32723 soc.cpu.instr_maskirq
.sym 32724 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 32727 soc.cpu.cpu_state[2]
.sym 32728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2]
.sym 32729 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 32730 soc.cpu.cpu_state[4]
.sym 32735 soc.cpu.cpuregs_rs1[18]
.sym 32739 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 32740 soc.cpu.instr_maskirq
.sym 32741 soc.cpu.irq_mask[29]
.sym 32742 soc.cpu.timer[29]
.sym 32743 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32744 clk$SB_IO_IN_$glb_clk
.sym 32745 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32746 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 32747 soc.cpu.cpuregs_wrdata[23]
.sym 32748 soc.cpu.irq_pending[16]
.sym 32749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 32750 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 32751 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[1]
.sym 32752 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[1]
.sym 32753 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 32758 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 32759 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 32760 soc.cpu.cpu_state[6]
.sym 32761 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 32762 soc.cpu.cpu_state[2]
.sym 32763 soc.cpu.reg_out[30]
.sym 32764 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 32765 soc.cpu.cpu_state[2]
.sym 32767 soc.cpu.alu_out_q[19]
.sym 32768 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 32769 UART_RX_SB_LUT4_I1_I0[3]
.sym 32770 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 32771 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 32772 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32773 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32774 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 32775 soc.cpu.cpuregs.wen
.sym 32777 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 32778 soc.cpu.cpuregs_rs1[16]
.sym 32780 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 32781 soc.cpu.decoded_imm[26]
.sym 32787 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 32788 soc.cpu.cpuregs_rs1[24]
.sym 32790 soc.cpu.decoded_imm[17]
.sym 32792 soc.cpu.timer[24]
.sym 32793 soc.cpu.irq_mask[28]
.sym 32794 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 32796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 32798 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 32800 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 32801 soc.cpu.decoded_imm[24]
.sym 32803 soc.cpu.irq_mask[24]
.sym 32804 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32805 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32806 soc.cpu.decoded_imm[22]
.sym 32807 soc.cpu.cpuregs_rs1[28]
.sym 32808 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 32809 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32811 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 32812 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 32814 soc.cpu.instr_maskirq
.sym 32816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32817 soc.cpu.timer[28]
.sym 32818 soc.cpu.decoded_imm[18]
.sym 32820 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 32822 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 32823 soc.cpu.decoded_imm[24]
.sym 32826 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 32827 soc.cpu.irq_mask[28]
.sym 32828 soc.cpu.timer[28]
.sym 32829 soc.cpu.instr_maskirq
.sym 32832 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 32834 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 32835 soc.cpu.decoded_imm[22]
.sym 32838 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 32839 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 32841 soc.cpu.decoded_imm[18]
.sym 32844 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 32845 soc.cpu.decoded_imm[17]
.sym 32846 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 32850 soc.cpu.timer[24]
.sym 32851 soc.cpu.irq_mask[24]
.sym 32852 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 32853 soc.cpu.instr_maskirq
.sym 32856 soc.cpu.cpuregs_rs1[28]
.sym 32857 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 32859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 32862 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 32863 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32864 soc.cpu.cpuregs_rs1[24]
.sym 32865 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32866 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32867 clk$SB_IO_IN_$glb_clk
.sym 32869 soc.cpu.cpuregs_wrdata[19]
.sym 32870 soc.cpu.cpuregs_wrdata[24]
.sym 32871 soc.cpu.pcpi_rs2[21]
.sym 32872 soc.cpu.pcpi_rs2[27]
.sym 32873 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[0]
.sym 32874 soc.cpu.cpuregs_wrdata[31]
.sym 32875 soc.cpu.cpuregs_wrdata[26]
.sym 32876 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32882 soc.cpu.cpu_state[2]
.sym 32883 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32886 soc.cpu.cpu_state[4]
.sym 32887 soc.cpu.alu_out_q[30]
.sym 32888 soc.cpu.irq_pending[28]
.sym 32889 soc.cpu.decoded_imm[24]
.sym 32890 soc.cpu.cpuregs_wrdata[23]
.sym 32891 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 32892 soc.cpu.cpuregs_rs1[24]
.sym 32893 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32894 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32895 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 32896 soc.cpu.cpuregs_wrdata[17]
.sym 32897 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 32898 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 32899 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32900 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32901 soc.cpu.cpuregs_rs1[18]
.sym 32903 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 32904 soc.cpu.decoded_imm[18]
.sym 32911 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32914 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 32916 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 32917 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 32919 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 32924 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 32927 soc.cpu.cpuregs_raddr2[2]
.sym 32928 soc.cpu.cpuregs_rs1[19]
.sym 32929 soc.cpu.cpuregs_rs1[28]
.sym 32930 soc.cpu.cpuregs_waddr[0]
.sym 32931 soc.cpu.cpuregs_waddr[1]
.sym 32934 soc.cpu.cpuregs_rs1[31]
.sym 32935 soc.cpu.cpuregs_waddr[4]
.sym 32936 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 32937 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32938 soc.cpu.cpuregs_rs1[16]
.sym 32940 soc.cpu.cpuregs_waddr[2]
.sym 32941 soc.cpu.cpuregs_waddr[3]
.sym 32943 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 32944 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 32949 soc.cpu.cpuregs_waddr[1]
.sym 32950 soc.cpu.cpuregs_waddr[0]
.sym 32951 soc.cpu.cpuregs_waddr[2]
.sym 32952 soc.cpu.cpuregs_waddr[4]
.sym 32956 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 32957 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 32958 soc.cpu.cpuregs_raddr2[2]
.sym 32961 soc.cpu.cpuregs_rs1[16]
.sym 32967 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 32968 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32969 soc.cpu.cpuregs_waddr[3]
.sym 32970 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 32974 soc.cpu.cpuregs_rs1[19]
.sym 32982 soc.cpu.cpuregs_rs1[28]
.sym 32987 soc.cpu.cpuregs_rs1[31]
.sym 32989 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32990 clk$SB_IO_IN_$glb_clk
.sym 32991 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32992 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 32993 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 32994 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 32995 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 32996 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 32997 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 32998 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32999 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 33000 soc.cpu.decoded_imm[11]
.sym 33001 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 33004 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 33005 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 33006 soc.cpu.irq_mask[19]
.sym 33007 soc.cpu.pcpi_rs2[27]
.sym 33008 soc.cpu.latched_stalu
.sym 33009 soc.cpu.decoded_imm[21]
.sym 33011 soc.cpu.latched_stalu
.sym 33012 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 33013 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 33015 soc.cpu.decoded_imm[21]
.sym 33016 soc.cpu.cpuregs_rs1[22]
.sym 33017 soc.cpu.irq_mask[24]
.sym 33019 soc.cpu.irq_mask[25]
.sym 33020 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33021 soc.cpu.cpuregs_rs1[21]
.sym 33023 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 33024 soc.cpu.cpuregs_wrdata[20]
.sym 33025 soc.cpu.irq_mask[28]
.sym 33026 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 33027 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33034 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 33039 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 33040 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 33043 soc.cpu.cpuregs_raddr2[0]
.sym 33045 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 33047 soc.cpu.cpuregs_wrdata[26]
.sym 33048 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 33050 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 33052 soc.cpu.cpuregs_wrdata[30]
.sym 33053 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 33054 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 33055 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 33056 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33058 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 33059 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 33060 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33064 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 33066 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 33067 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33068 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33069 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 33074 soc.cpu.cpuregs_wrdata[26]
.sym 33078 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 33079 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 33080 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33081 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33084 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33085 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 33086 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 33087 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33091 soc.cpu.cpuregs_raddr2[0]
.sym 33092 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 33093 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 33096 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33097 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 33098 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 33099 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33102 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33103 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33104 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 33105 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 33110 soc.cpu.cpuregs_wrdata[30]
.sym 33113 clk$SB_IO_IN_$glb_clk
.sym 33115 soc.cpu.cpuregs_wrdata[28]
.sym 33116 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 33117 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 33118 soc.cpu.cpuregs_wrdata[30]
.sym 33119 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 33120 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 33121 soc.cpu.cpuregs_wrdata[25]
.sym 33122 soc.cpu.cpuregs_wrdata[27]
.sym 33127 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 33129 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 33130 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 33131 soc.cpu.decoded_imm[29]
.sym 33132 soc.cpu.decoded_imm[22]
.sym 33133 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 33134 soc.cpu.mem_do_rinst
.sym 33135 soc.cpu.decoded_imm[27]
.sym 33136 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 33137 soc.cpu.irq_mask[29]
.sym 33138 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 33139 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 33140 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 33142 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 33144 soc.cpu.cpuregs_rs1[22]
.sym 33145 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 33146 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 33147 soc.cpu.cpuregs_wrdata[21]
.sym 33149 soc.cpu.cpuregs_wrdata[20]
.sym 33150 soc.cpu.cpuregs_rs1[23]
.sym 33156 soc.cpu.cpuregs.wen
.sym 33158 soc.cpu.cpuregs_rs1[24]
.sym 33162 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33163 soc.cpu.cpuregs_rs1[25]
.sym 33165 soc.cpu.cpuregs_rs1[29]
.sym 33170 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33173 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 33174 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 33175 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 33177 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 33181 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 33182 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 33183 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33184 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 33185 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 33187 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33191 soc.cpu.cpuregs.wen
.sym 33195 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 33196 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 33197 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33198 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33201 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33202 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 33203 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 33204 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33210 soc.cpu.cpuregs_rs1[29]
.sym 33213 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33214 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 33215 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33216 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 33219 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33220 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33221 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 33222 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 33227 soc.cpu.cpuregs_rs1[24]
.sym 33233 soc.cpu.cpuregs_rs1[25]
.sym 33235 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33236 clk$SB_IO_IN_$glb_clk
.sym 33237 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 33238 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 33239 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 33240 soc.cpu.cpuregs_rs1[21]
.sym 33241 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 33242 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 33243 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 33244 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 33245 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 33251 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 33252 soc.cpu.alu_out_q[27]
.sym 33254 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 33255 soc.cpu.cpuregs_wrdata[27]
.sym 33256 UART_RX_SB_LUT4_I1_I0[3]
.sym 33257 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1[1]
.sym 33258 soc.cpu.irq_mask[29]
.sym 33259 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 33264 soc.cpu.cpuregs_wrdata[30]
.sym 33271 soc.cpu.irq_mask[24]
.sym 33272 soc.cpu.cpuregs_wrdata[27]
.sym 33280 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 33281 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 33282 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 33283 soc.cpu.decoded_imm[23]
.sym 33284 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 33285 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 33286 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 33287 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33290 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33292 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 33294 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33295 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 33296 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 33297 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33298 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 33300 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 33301 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 33302 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33303 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 33304 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 33307 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 33308 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 33312 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 33313 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 33314 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33315 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33318 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 33319 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 33320 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33321 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33324 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 33325 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 33326 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33327 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33330 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33331 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33332 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 33333 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 33336 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33337 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 33338 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33339 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 33342 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 33344 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 33345 soc.cpu.decoded_imm[23]
.sym 33348 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 33349 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 33350 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33351 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33354 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33355 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33356 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 33357 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 33358 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 33359 clk$SB_IO_IN_$glb_clk
.sym 33362 SEG[5]$SB_IO_OUT
.sym 33364 soc.cpu.irq_pending[24]
.sym 33368 SEG[0]$SB_IO_OUT
.sym 33370 COLHI_SB_LUT4_O_I2[1]
.sym 33373 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 33374 soc.cpu.cpuregs_waddr[0]
.sym 33375 soc.cpu.cpuregs_waddr[0]
.sym 33376 soc.cpu.cpuregs_waddr[2]
.sym 33377 soc.cpu.cpuregs_waddr[3]
.sym 33378 soc.cpu.cpuregs_waddr[1]
.sym 33380 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 33381 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 33382 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33383 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 33384 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 33388 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33390 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33492 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33495 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 33499 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33500 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33503 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 33513 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33559 SEG[4]$SB_IO_OUT
.sym 33579 SEG[4]$SB_IO_OUT
.sym 33594 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 33600 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 33601 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 33611 soc.cpu.mem_la_wdata[4]
.sym 33615 soc.cpu.mem_la_wdata[7]
.sym 33627 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33629 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33634 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33635 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33637 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33655 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33665 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33666 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33667 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33668 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33671 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33672 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33673 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33674 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33677 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33678 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33679 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33680 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33701 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33702 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33703 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33704 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33712 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 33714 iomem_wdata[9]
.sym 33716 iomem_wdata[1]
.sym 33717 iomem_wdata[25]
.sym 33722 soc.cpu.pcpi_rs2[27]
.sym 33725 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33728 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 33729 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33732 iomem_wstrb[0]
.sym 33734 iomem_wdata[28]
.sym 33735 iomem_wdata[24]
.sym 33741 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 33747 SEG[3]$SB_IO_OUT
.sym 33750 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33754 iomem_wdata[28]
.sym 33764 COLHI$SB_IO_OUT
.sym 33767 iomem_wdata[1]
.sym 33774 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 33776 soc.cpu.instr_maskirq
.sym 33778 iomem_wdata[0]
.sym 33792 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 33797 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 33800 soc.cpu.trap_SB_LUT4_I2_O
.sym 33804 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 33807 soc.cpu.mem_la_wdata[4]
.sym 33808 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 33829 soc.cpu.mem_la_wdata[4]
.sym 33840 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 33841 soc.cpu.mem_la_wdata[4]
.sym 33842 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 33843 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 33852 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 33854 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 33855 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 33868 soc.cpu.trap_SB_LUT4_I2_O
.sym 33869 clk$SB_IO_IN_$glb_clk
.sym 33872 soc.cpu.irq_mask[3]
.sym 33873 soc.cpu.irq_mask[5]
.sym 33874 soc.cpu.irq_mask[4]
.sym 33877 soc.cpu.irq_mask[12]
.sym 33882 soc.cpu.reg_pc[4]
.sym 33885 iomem_wdata[12]
.sym 33887 iomem_wdata[4]
.sym 33889 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 33890 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33891 iomem_addr[9]
.sym 33892 iomem_addr[12]
.sym 33894 iomem_wdata[9]
.sym 33895 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 33896 iomem_wdata[7]
.sym 33897 iomem_wdata[2]
.sym 33898 soc.cpu.instr_rdcycleh
.sym 33899 iomem_wdata[3]
.sym 33900 iomem_wdata[20]
.sym 33901 iomem_wdata[25]
.sym 33902 iomem_wdata[5]
.sym 33903 soc.cpu.timer[4]
.sym 33905 iomem_wdata[27]
.sym 33906 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 33914 soc.cpu.trap_SB_LUT4_I2_O
.sym 33916 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 33919 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 33922 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 33923 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 33924 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 33925 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 33929 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 33930 soc.cpu.mem_la_wdata[3]
.sym 33932 soc.cpu.mem_la_wdata[0]
.sym 33933 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 33934 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 33941 soc.cpu.pcpi_rs2[27]
.sym 33942 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 33943 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 33945 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 33946 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 33947 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 33948 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 33951 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 33952 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 33953 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 33954 soc.cpu.pcpi_rs2[27]
.sym 33957 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 33958 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 33959 soc.cpu.mem_la_wdata[0]
.sym 33960 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 33966 soc.cpu.mem_la_wdata[0]
.sym 33970 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 33971 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 33972 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 33975 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 33977 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 33978 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 33983 soc.cpu.mem_la_wdata[3]
.sym 33987 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 33988 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 33989 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 33990 soc.cpu.mem_la_wdata[3]
.sym 33991 soc.cpu.trap_SB_LUT4_I2_O
.sym 33992 clk$SB_IO_IN_$glb_clk
.sym 33994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[2]
.sym 33995 iomem_wdata[6]
.sym 33996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 33997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 33998 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 33999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 34000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[1]
.sym 34001 iomem_wdata[2]
.sym 34004 soc.cpu.mem_la_wdata[4]
.sym 34005 iomem_wdata[30]
.sym 34006 iomem_wdata[28]
.sym 34008 iomem_wdata[8]
.sym 34010 iomem_wdata[27]
.sym 34011 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 34014 iomem_addr[8]
.sym 34015 iomem_wdata[4]
.sym 34016 iomem_wdata[11]
.sym 34019 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34020 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 34021 iomem_wdata[13]
.sym 34022 iomem_wdata[16]
.sym 34023 iomem_wdata[11]
.sym 34025 iomem_wdata[14]
.sym 34026 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34027 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[2]
.sym 34028 iomem_wdata[15]
.sym 34029 iomem_wdata[10]
.sym 34035 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 34036 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34037 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 34038 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34039 soc.cpu.count_cycle[4]
.sym 34041 soc.cpu.irq_pending[0]
.sym 34043 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34044 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34045 soc.cpu.count_cycle[2]
.sym 34046 soc.cpu.count_cycle[3]
.sym 34048 soc.cpu.count_cycle[5]
.sym 34049 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34050 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 34052 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34053 soc.cpu.mem_la_wdata[7]
.sym 34054 soc.cpu.irq_mask[0]
.sym 34055 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34057 soc.cpu.mem_la_wdata[4]
.sym 34059 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34060 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34061 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 34062 soc.cpu.trap_SB_LUT4_I2_O
.sym 34063 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34068 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 34069 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34070 soc.cpu.mem_la_wdata[4]
.sym 34071 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34076 soc.cpu.count_cycle[2]
.sym 34077 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34080 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34081 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34082 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 34083 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 34086 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34087 soc.cpu.count_cycle[5]
.sym 34088 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34089 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34092 soc.cpu.count_cycle[4]
.sym 34093 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 34095 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34098 soc.cpu.irq_mask[0]
.sym 34099 soc.cpu.irq_pending[0]
.sym 34106 soc.cpu.mem_la_wdata[7]
.sym 34110 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34111 soc.cpu.count_cycle[3]
.sym 34113 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34114 soc.cpu.trap_SB_LUT4_I2_O
.sym 34115 clk$SB_IO_IN_$glb_clk
.sym 34117 soc.cpu.irq_pending[7]
.sym 34118 soc.cpu.irq_pending[4]
.sym 34119 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 34120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 34121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[2]
.sym 34122 soc.cpu.irq_pending[6]
.sym 34123 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 34124 soc.cpu.irq_pending[12]
.sym 34129 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 34131 iomem_addr[13]
.sym 34134 iomem_addr[7]
.sym 34135 iomem_wdata[24]
.sym 34136 iomem_addr[10]
.sym 34138 iomem_wdata[6]
.sym 34139 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 34140 iomem_addr[12]
.sym 34141 soc.cpu.cpuregs_rs1[3]
.sym 34142 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 34143 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34144 soc.cpu.timer[12]
.sym 34145 iomem_wdata[18]
.sym 34147 iomem_wdata[19]
.sym 34148 soc.cpu.timer[5]
.sym 34149 soc.cpu.cpuregs_rs1[5]
.sym 34150 soc.cpu.irq_pending[7]
.sym 34151 iomem_wdata[14]
.sym 34152 soc.cpu.irq_pending[4]
.sym 34159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34164 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 34166 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[3]
.sym 34167 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34168 soc.cpu.instr_rdcycleh
.sym 34169 soc.cpu.trap_SB_LUT4_I2_O
.sym 34170 soc.cpu.count_cycle[12]
.sym 34171 soc.cpu.count_instr[34]
.sym 34172 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34174 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34175 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34176 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34177 soc.cpu.mem_la_wdata[6]
.sym 34178 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34179 soc.cpu.instr_rdinstrh
.sym 34180 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34181 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34182 soc.cpu.count_instr[4]
.sym 34183 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 34184 soc.cpu.count_cycle[35]
.sym 34186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 34187 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34188 soc.cpu.pcpi_rs2[14]
.sym 34189 soc.cpu.cpuregs_rs1[2]
.sym 34191 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34192 soc.cpu.mem_la_wdata[6]
.sym 34193 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34194 soc.cpu.pcpi_rs2[14]
.sym 34197 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[3]
.sym 34199 soc.cpu.pcpi_rs2[14]
.sym 34200 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34203 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34204 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34205 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34206 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[3]
.sym 34209 soc.cpu.count_cycle[35]
.sym 34211 soc.cpu.instr_rdcycleh
.sym 34212 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 34215 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34216 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 34217 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34218 soc.cpu.count_cycle[12]
.sym 34221 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34222 soc.cpu.cpuregs_rs1[2]
.sym 34223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34224 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 34227 soc.cpu.count_instr[34]
.sym 34228 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34229 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34230 soc.cpu.instr_rdinstrh
.sym 34233 soc.cpu.count_instr[4]
.sym 34234 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34235 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34237 soc.cpu.trap_SB_LUT4_I2_O
.sym 34238 clk$SB_IO_IN_$glb_clk
.sym 34240 iomem_wdata[18]
.sym 34241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34242 iomem_wdata[26]
.sym 34243 iomem_wdata[22]
.sym 34244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 34245 iomem_wdata[10]
.sym 34246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 34247 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3]
.sym 34250 soc.cpu.mem_la_wdata[7]
.sym 34252 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 34256 iomem_wdata[14]
.sym 34257 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 34258 iomem_wdata[30]
.sym 34259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34260 iomem_addr[15]
.sym 34265 soc.cpu.instr_rdinstrh
.sym 34266 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34267 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34268 iomem_addr[7]
.sym 34269 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34270 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34271 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2]
.sym 34272 soc.cpu.irq_pending[2]
.sym 34273 soc.cpu.instr_maskirq
.sym 34274 soc.cpu.irq_pending[0]
.sym 34281 soc.cpu.instr_rdinstrh
.sym 34282 soc.cpu.count_instr[5]
.sym 34283 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34284 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34288 soc.cpu.count_cycle[7]
.sym 34289 soc.cpu.instr_rdinstrh
.sym 34291 soc.cpu.mem_la_wdata[0]
.sym 34292 soc.cpu.trap_SB_LUT4_I2_O
.sym 34294 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34295 soc.cpu.count_instr[39]
.sym 34296 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34297 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34298 soc.cpu.count_instr[2]
.sym 34299 soc.cpu.pcpi_rs2[16]
.sym 34300 soc.cpu.count_instr[3]
.sym 34302 soc.cpu.count_cycle[34]
.sym 34303 soc.cpu.instr_rdcycleh
.sym 34304 soc.cpu.count_cycle[39]
.sym 34305 soc.cpu.count_instr[35]
.sym 34306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34307 soc.cpu.count_instr[7]
.sym 34308 soc.cpu.count_cycle[37]
.sym 34309 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34310 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34311 soc.cpu.count_instr[37]
.sym 34312 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34314 soc.cpu.instr_rdcycleh
.sym 34316 soc.cpu.count_cycle[37]
.sym 34317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34320 soc.cpu.count_cycle[7]
.sym 34321 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34326 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34327 soc.cpu.mem_la_wdata[0]
.sym 34328 soc.cpu.pcpi_rs2[16]
.sym 34329 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34332 soc.cpu.count_instr[37]
.sym 34333 soc.cpu.instr_rdinstrh
.sym 34334 soc.cpu.count_instr[5]
.sym 34335 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34338 soc.cpu.instr_rdcycleh
.sym 34339 soc.cpu.count_cycle[34]
.sym 34340 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34341 soc.cpu.count_instr[2]
.sym 34344 soc.cpu.count_cycle[39]
.sym 34345 soc.cpu.instr_rdcycleh
.sym 34346 soc.cpu.count_instr[7]
.sym 34347 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34350 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34351 soc.cpu.count_instr[3]
.sym 34352 soc.cpu.instr_rdinstrh
.sym 34353 soc.cpu.count_instr[35]
.sym 34356 soc.cpu.instr_rdinstrh
.sym 34357 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34358 soc.cpu.count_instr[39]
.sym 34359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34360 soc.cpu.trap_SB_LUT4_I2_O
.sym 34361 clk$SB_IO_IN_$glb_clk
.sym 34364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34365 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 34366 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 34367 soc.cpu.irq_mask[7]
.sym 34368 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 34369 soc.cpu.irq_mask[6]
.sym 34370 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34373 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 34374 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 34375 soc.cpu.pcpi_rs2[21]
.sym 34376 iomem_addr[14]
.sym 34379 iomem_wdata[29]
.sym 34380 iomem_wdata[3]
.sym 34381 iomem_wdata[16]
.sym 34383 soc.cpu.timer[7]
.sym 34387 soc.cpu.count_cycle[8]
.sym 34388 soc.cpu.instr_rdcycleh
.sym 34389 soc.cpu.instr_rdcycleh
.sym 34390 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 34391 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 34392 soc.cpu.cpuregs_rs1[7]
.sym 34393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34394 soc.cpu.instr_rdcycleh
.sym 34395 soc.cpu.cpuregs_rs1[7]
.sym 34397 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 34398 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 34404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34406 soc.cpu.trap_SB_LUT4_I2_O
.sym 34407 soc.cpu.count_cycle[14]
.sym 34408 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34410 soc.cpu.instr_rdcycleh
.sym 34411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34412 soc.cpu.count_cycle[6]
.sym 34414 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34415 soc.cpu.count_cycle[13]
.sym 34416 soc.cpu.count_instr[14]
.sym 34417 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 34418 soc.cpu.instr_rdcycleh
.sym 34419 soc.cpu.count_instr[13]
.sym 34420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34423 soc.cpu.mem_la_wdata[3]
.sym 34425 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34426 soc.cpu.count_cycle[38]
.sym 34427 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34430 soc.cpu.count_instr[6]
.sym 34431 soc.cpu.count_cycle[45]
.sym 34433 soc.cpu.count_instr[12]
.sym 34435 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34438 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34440 soc.cpu.count_cycle[14]
.sym 34443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34445 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34446 soc.cpu.count_cycle[13]
.sym 34449 soc.cpu.instr_rdcycleh
.sym 34450 soc.cpu.count_instr[6]
.sym 34451 soc.cpu.count_cycle[38]
.sym 34452 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34455 soc.cpu.mem_la_wdata[3]
.sym 34456 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 34457 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34458 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34461 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34462 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34464 soc.cpu.count_instr[14]
.sym 34467 soc.cpu.instr_rdcycleh
.sym 34468 soc.cpu.count_instr[13]
.sym 34469 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34470 soc.cpu.count_cycle[45]
.sym 34473 soc.cpu.count_instr[12]
.sym 34474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34476 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34479 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34481 soc.cpu.count_cycle[6]
.sym 34483 soc.cpu.trap_SB_LUT4_I2_O
.sym 34484 clk$SB_IO_IN_$glb_clk
.sym 34486 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[2]
.sym 34487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 34489 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 34490 soc.cpu.irq_mask[14]
.sym 34491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34492 soc.cpu.irq_mask[15]
.sym 34496 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 34499 soc.cpu.trap_SB_LUT4_I2_O
.sym 34500 soc.cpu.trap_SB_LUT4_I2_O
.sym 34501 soc.cpu.count_cycle[14]
.sym 34502 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34503 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34504 soc.cpu.count_instr[14]
.sym 34505 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 34508 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 34509 iomem_wdata[7]
.sym 34510 soc.cpu.cpu_state[3]
.sym 34511 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34512 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 34513 soc.cpu.count_cycle[21]
.sym 34514 soc.cpu.irq_mask[7]
.sym 34515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[2]
.sym 34516 soc.cpu.mem_la_wdata[7]
.sym 34517 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 34519 soc.cpu.pcpi_rs2[10]
.sym 34520 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34527 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34529 soc.cpu.count_cycle[15]
.sym 34530 soc.cpu.count_cycle[9]
.sym 34531 soc.cpu.count_cycle[36]
.sym 34534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34539 soc.cpu.count_cycle[10]
.sym 34541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34544 soc.cpu.count_cycle[41]
.sym 34545 soc.cpu.count_instr[9]
.sym 34546 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34547 soc.cpu.instr_rdinstrh
.sym 34548 soc.cpu.instr_rdcycleh
.sym 34549 soc.cpu.count_instr[15]
.sym 34550 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34551 soc.cpu.count_instr[36]
.sym 34552 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34553 soc.cpu.count_instr[46]
.sym 34554 soc.cpu.instr_rdcycleh
.sym 34555 soc.cpu.instr_rdinstrh
.sym 34557 soc.cpu.count_cycle[46]
.sym 34558 soc.cpu.count_instr[38]
.sym 34560 soc.cpu.instr_rdinstrh
.sym 34561 soc.cpu.count_instr[46]
.sym 34562 soc.cpu.instr_rdcycleh
.sym 34563 soc.cpu.count_cycle[46]
.sym 34566 soc.cpu.count_cycle[41]
.sym 34567 soc.cpu.instr_rdcycleh
.sym 34568 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34569 soc.cpu.count_instr[9]
.sym 34572 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34573 soc.cpu.count_cycle[10]
.sym 34574 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34575 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34578 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34579 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34581 soc.cpu.count_instr[15]
.sym 34584 soc.cpu.count_cycle[36]
.sym 34585 soc.cpu.instr_rdcycleh
.sym 34586 soc.cpu.instr_rdinstrh
.sym 34587 soc.cpu.count_instr[36]
.sym 34591 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34592 soc.cpu.count_cycle[9]
.sym 34593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34596 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34598 soc.cpu.count_cycle[15]
.sym 34602 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34603 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34604 soc.cpu.instr_rdinstrh
.sym 34605 soc.cpu.count_instr[38]
.sym 34609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2]
.sym 34610 soc.cpu.irq_mask[11]
.sym 34611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[1]
.sym 34612 soc.cpu.irq_mask[10]
.sym 34613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 34614 soc.cpu.irq_mask[13]
.sym 34615 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[3]
.sym 34625 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34629 soc.cpu.cpuregs_rs1[14]
.sym 34633 soc.cpu.cpuregs_rs1[11]
.sym 34634 soc.cpu.count_instr[43]
.sym 34635 soc.cpu.alu_out_q[12]
.sym 34636 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 34637 soc.cpu.timer[11]
.sym 34638 soc.cpu.irq_pending[7]
.sym 34639 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34641 soc.cpu.cpuregs_rs1[5]
.sym 34642 soc.cpu.count_instr[41]
.sym 34643 soc.cpu.pcpi_rs2[25]
.sym 34644 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 34652 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 34653 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 34654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34658 soc.cpu.count_cycle[40]
.sym 34659 soc.cpu.count_cycle[8]
.sym 34660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34661 soc.cpu.count_cycle[43]
.sym 34662 soc.cpu.count_cycle[44]
.sym 34663 soc.cpu.cpu_state[4]
.sym 34664 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 34665 soc.cpu.count_cycle[47]
.sym 34666 soc.cpu.count_instr[45]
.sym 34667 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[3]
.sym 34668 soc.cpu.instr_rdinstrh
.sym 34669 soc.cpu.count_instr[11]
.sym 34670 soc.cpu.cpu_state[3]
.sym 34671 soc.cpu.instr_rdcycleh
.sym 34672 soc.cpu.count_instr[44]
.sym 34674 soc.cpu.count_instr[47]
.sym 34675 soc.cpu.count_instr[8]
.sym 34676 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34677 soc.cpu.irq_pending[1]
.sym 34679 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34680 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34681 soc.cpu.instr_rdinstrh
.sym 34683 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34684 soc.cpu.count_instr[11]
.sym 34685 soc.cpu.count_cycle[43]
.sym 34686 soc.cpu.instr_rdcycleh
.sym 34689 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 34690 soc.cpu.cpu_state[4]
.sym 34691 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 34692 soc.cpu.irq_pending[1]
.sym 34695 soc.cpu.instr_rdinstrh
.sym 34696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34697 soc.cpu.count_instr[45]
.sym 34698 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34701 soc.cpu.instr_rdcycleh
.sym 34702 soc.cpu.count_instr[44]
.sym 34703 soc.cpu.count_cycle[44]
.sym 34704 soc.cpu.instr_rdinstrh
.sym 34707 soc.cpu.count_instr[8]
.sym 34708 soc.cpu.count_cycle[40]
.sym 34709 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34710 soc.cpu.instr_rdcycleh
.sym 34713 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 34714 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 34715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[3]
.sym 34716 soc.cpu.cpu_state[3]
.sym 34719 soc.cpu.count_cycle[8]
.sym 34720 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34721 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34725 soc.cpu.count_instr[47]
.sym 34726 soc.cpu.instr_rdinstrh
.sym 34727 soc.cpu.instr_rdcycleh
.sym 34728 soc.cpu.count_cycle[47]
.sym 34732 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 34733 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 34734 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 34735 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 34736 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 34737 iomem_wdata[23]
.sym 34738 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 34739 iomem_wdata[17]
.sym 34742 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 34743 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34746 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 34747 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 34748 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 34749 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 34751 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 34753 soc.cpu.timer[13]
.sym 34754 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 34756 soc.cpu.irq_pending[2]
.sym 34757 soc.cpu.cpuregs_rs1[15]
.sym 34758 soc.cpu.irq_mask[10]
.sym 34759 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 34761 soc.cpu.instr_rdinstrh
.sym 34762 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2]
.sym 34764 soc.cpu.cpuregs_rs1[13]
.sym 34765 soc.cpu.instr_maskirq
.sym 34766 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 34767 soc.cpu.instr_rdinstrh
.sym 34773 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34775 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 34776 soc.cpu.instr_maskirq
.sym 34777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 34778 soc.cpu.count_cycle[53]
.sym 34779 soc.cpu.timer[10]
.sym 34780 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34781 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 34783 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 34784 soc.cpu.irq_mask[10]
.sym 34785 soc.cpu.instr_rdinstrh
.sym 34788 soc.cpu.count_cycle[11]
.sym 34789 soc.cpu.count_instr[53]
.sym 34790 soc.cpu.count_instr[21]
.sym 34791 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34792 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34794 soc.cpu.count_instr[43]
.sym 34795 soc.cpu.instr_rdcycleh
.sym 34797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34798 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34800 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34801 soc.cpu.instr_rdinstrh
.sym 34802 soc.cpu.count_instr[41]
.sym 34803 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34807 soc.cpu.instr_rdinstrh
.sym 34808 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34809 soc.cpu.count_instr[43]
.sym 34812 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34813 soc.cpu.count_cycle[11]
.sym 34814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34815 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34818 soc.cpu.instr_rdcycleh
.sym 34819 soc.cpu.instr_rdinstrh
.sym 34820 soc.cpu.count_instr[53]
.sym 34821 soc.cpu.count_cycle[53]
.sym 34824 soc.cpu.instr_rdinstrh
.sym 34825 soc.cpu.count_instr[41]
.sym 34826 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34831 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 34836 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34837 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34838 soc.cpu.count_instr[21]
.sym 34839 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 34842 soc.cpu.timer[10]
.sym 34843 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 34844 soc.cpu.irq_mask[10]
.sym 34845 soc.cpu.instr_maskirq
.sym 34850 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 34852 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 34853 clk$SB_IO_IN_$glb_clk
.sym 34854 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34855 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 34856 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 34857 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 34858 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 34859 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 34860 soc.cpu.irq_pending[9]
.sym 34861 soc.cpu.irq_pending[8]
.sym 34862 soc.cpu.irq_pending[10]
.sym 34863 soc.cpu.reg_pc[4]
.sym 34866 soc.cpu.reg_pc[4]
.sym 34867 soc.cpu.pcpi_rs2[21]
.sym 34871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 34872 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 34874 soc.cpu.count_instr[34]
.sym 34879 soc.cpu.cpuregs_rs1[7]
.sym 34880 soc.cpu.pcpi_rs2[17]
.sym 34881 soc.cpu.instr_rdcycleh
.sym 34882 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 34883 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 34884 soc.cpu.reg_pc[4]
.sym 34885 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 34886 soc.cpu.alu_out_q[2]
.sym 34887 soc.cpu.cpuregs_rs1[10]
.sym 34888 soc.cpu.alu_out_q[8]
.sym 34889 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 34890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34897 soc.cpu.instr_rdinstrh
.sym 34899 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 34900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34901 soc.cpu.timer[9]
.sym 34904 soc.cpu.count_cycle[22]
.sym 34905 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34906 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 34907 soc.cpu.instr_rdcycleh
.sym 34908 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34909 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34910 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34911 soc.cpu.count_cycle[61]
.sym 34912 soc.cpu.irq_mask[9]
.sym 34913 soc.cpu.count_instr[29]
.sym 34914 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34915 soc.cpu.cpuregs_rs1[9]
.sym 34917 soc.cpu.count_instr[40]
.sym 34918 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 34920 soc.cpu.count_instr[54]
.sym 34921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34922 soc.cpu.count_instr[22]
.sym 34923 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 34924 soc.cpu.cpuregs_rs1[8]
.sym 34925 soc.cpu.instr_maskirq
.sym 34926 soc.cpu.count_cycle[54]
.sym 34927 soc.cpu.instr_rdinstrh
.sym 34929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34930 soc.cpu.instr_rdinstrh
.sym 34931 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34932 soc.cpu.count_instr[40]
.sym 34935 soc.cpu.count_cycle[54]
.sym 34936 soc.cpu.instr_rdinstrh
.sym 34937 soc.cpu.count_instr[54]
.sym 34938 soc.cpu.instr_rdcycleh
.sym 34941 soc.cpu.count_cycle[61]
.sym 34942 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34943 soc.cpu.instr_rdcycleh
.sym 34944 soc.cpu.count_instr[29]
.sym 34947 soc.cpu.count_cycle[22]
.sym 34948 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 34949 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 34950 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34956 soc.cpu.cpuregs_rs1[8]
.sym 34959 soc.cpu.count_instr[22]
.sym 34960 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34961 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 34965 soc.cpu.instr_maskirq
.sym 34966 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 34967 soc.cpu.irq_mask[9]
.sym 34968 soc.cpu.timer[9]
.sym 34971 soc.cpu.cpuregs_rs1[9]
.sym 34972 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 34973 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 34974 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 34975 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34976 clk$SB_IO_IN_$glb_clk
.sym 34977 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34978 soc.cpu.irq_mask[9]
.sym 34979 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 34980 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 34981 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[2]
.sym 34982 soc.cpu.cpuregs_wrdata[3]
.sym 34983 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 34984 soc.cpu.cpuregs_wrdata[4]
.sym 34985 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 34988 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 34990 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 34992 soc.cpu.next_pc[3]
.sym 34993 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 34994 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 34996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]
.sym 34998 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 35002 soc.cpu.alu_out_q[4]
.sym 35003 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 35004 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35005 soc.cpu.count_cycle[21]
.sym 35006 soc.cpu.pcpi_rs2[10]
.sym 35007 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35008 soc.cpu.mem_la_wdata[7]
.sym 35009 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35010 soc.cpu.alu_out_q[12]
.sym 35011 soc.cpu.alu_out_q[3]
.sym 35012 soc.cpu.latched_stalu
.sym 35013 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 35019 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 35021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35022 soc.cpu.timer[8]
.sym 35023 soc.cpu.irq_mask[8]
.sym 35024 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 35025 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 35027 soc.cpu.is_lui_auipc_jal
.sym 35028 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 35029 soc.cpu.cpuregs_rs1[8]
.sym 35030 soc.cpu.decoded_imm[4]
.sym 35031 soc.cpu.cpuregs_rs1[10]
.sym 35033 soc.cpu.count_cycle[29]
.sym 35034 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 35035 soc.cpu.cpu_state[2]
.sym 35036 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 35037 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35038 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 35039 soc.cpu.reg_pc[8]
.sym 35041 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35042 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 35043 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 35044 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 35046 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 35047 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35048 soc.cpu.instr_maskirq
.sym 35049 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 35050 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35053 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 35054 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 35058 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35059 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 35060 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 35061 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35064 soc.cpu.cpu_state[2]
.sym 35065 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 35066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35067 soc.cpu.cpuregs_rs1[10]
.sym 35070 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 35071 soc.cpu.decoded_imm[4]
.sym 35073 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 35076 soc.cpu.reg_pc[8]
.sym 35077 soc.cpu.is_lui_auipc_jal
.sym 35078 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 35079 soc.cpu.cpuregs_rs1[8]
.sym 35082 soc.cpu.cpuregs_rs1[8]
.sym 35083 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 35084 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 35085 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 35088 soc.cpu.instr_maskirq
.sym 35089 soc.cpu.timer[8]
.sym 35090 soc.cpu.irq_mask[8]
.sym 35091 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 35094 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 35096 soc.cpu.count_cycle[29]
.sym 35097 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35098 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35099 clk$SB_IO_IN_$glb_clk
.sym 35101 soc.cpu.cpuregs_wrdata[8]
.sym 35102 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 35103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 35104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 35105 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 35106 soc.cpu.mem_la_wdata[6]
.sym 35107 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 35108 soc.cpu.cpuregs_rs1[9]
.sym 35113 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 35114 soc.cpu.cpuregs_wrdata[4]
.sym 35116 soc.cpu.decoded_imm[4]
.sym 35117 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 35118 soc.cpu.timer[8]
.sym 35122 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35125 soc.cpu.cpuregs_rs1[10]
.sym 35126 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 35127 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 35128 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 35129 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 35130 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35131 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 35132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 35133 soc.cpu.cpuregs_rs1[5]
.sym 35134 soc.cpu.alu_out_q[12]
.sym 35135 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 35136 soc.cpu.cpuregs_rs1[11]
.sym 35142 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 35145 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 35147 soc.cpu.cpuregs_wrdata[12]
.sym 35148 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 35150 soc.cpu.cpuregs_wrdata[7]
.sym 35151 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 35152 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 35160 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 35161 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 35163 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 35164 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 35165 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35166 soc.cpu.cpuregs_wrdata[8]
.sym 35167 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 35169 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35171 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 35172 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35173 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35175 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 35176 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 35177 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35178 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35181 soc.cpu.cpuregs_wrdata[8]
.sym 35187 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 35188 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35189 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35190 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 35193 soc.cpu.cpuregs_wrdata[7]
.sym 35199 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 35200 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35201 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 35202 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35205 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 35206 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 35207 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 35208 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35212 soc.cpu.cpuregs_wrdata[12]
.sym 35217 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35218 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 35219 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35220 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 35222 clk$SB_IO_IN_$glb_clk
.sym 35224 soc.cpu.cpuregs_wrdata[6]
.sym 35225 soc.cpu.cpuregs_rs1[6]
.sym 35226 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[0]
.sym 35227 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 35228 soc.cpu.cpuregs_wrdata[2]
.sym 35229 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 35230 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 35231 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 35234 soc.cpu.pcpi_rs2[27]
.sym 35236 soc.cpu.next_pc[8]
.sym 35237 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 35239 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35240 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 35241 soc.cpu.cpuregs_rs1[9]
.sym 35242 soc.cpu.cpuregs_rs1[8]
.sym 35246 soc.cpu.next_pc[19]
.sym 35247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 35248 soc.cpu.irq_pending[2]
.sym 35249 soc.cpu.cpuregs_rs1[15]
.sym 35250 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 35251 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 35252 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 35253 soc.cpu.alu_out_q[15]
.sym 35254 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35255 soc.cpu.cpuregs_rs1[13]
.sym 35256 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2]
.sym 35257 soc.cpu.reg_pc[12]
.sym 35258 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35259 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 35265 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 35266 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 35267 soc.cpu.decoded_imm[7]
.sym 35268 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 35270 soc.cpu.decoded_imm[10]
.sym 35271 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35272 soc.cpu.decoded_imm[15]
.sym 35273 soc.cpu.decoded_imm[5]
.sym 35274 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 35276 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35277 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 35278 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 35279 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35280 soc.cpu.decoded_imm[11]
.sym 35281 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 35284 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 35286 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 35288 soc.cpu.reg_op2_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 35289 soc.cpu.decoded_imm[8]
.sym 35292 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 35294 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35298 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 35299 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 35300 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35301 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35304 soc.cpu.decoded_imm[5]
.sym 35306 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 35307 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 35311 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 35312 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 35313 soc.cpu.decoded_imm[10]
.sym 35316 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 35317 soc.cpu.decoded_imm[7]
.sym 35318 soc.cpu.reg_op2_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 35322 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 35323 soc.cpu.decoded_imm[8]
.sym 35325 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 35328 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 35330 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 35331 soc.cpu.decoded_imm[11]
.sym 35334 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 35335 soc.cpu.decoded_imm[15]
.sym 35337 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 35340 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 35341 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35342 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 35343 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35344 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35345 clk$SB_IO_IN_$glb_clk
.sym 35347 soc.cpu.cpuregs_wrdata[5]
.sym 35348 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[2]
.sym 35349 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 35350 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 35351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 35352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[3]
.sym 35353 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[2]
.sym 35354 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 35358 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35359 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35361 soc.cpu.decoded_imm[7]
.sym 35362 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 35363 soc.cpu.mem_la_wdata[5]
.sym 35365 soc.cpu.reg_pc[8]
.sym 35366 soc.cpu.alu_out_q[14]
.sym 35369 soc.cpu.decoded_imm[5]
.sym 35371 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 35372 soc.cpu.reg_pc[4]
.sym 35374 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 35375 soc.cpu.alu_out_q[0]
.sym 35376 soc.cpu.pcpi_rs2[17]
.sym 35377 soc.cpu.cpuregs_wrdata[9]
.sym 35378 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 35379 soc.cpu.reg_pc[7]
.sym 35380 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35381 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 35382 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 35388 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 35390 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 35392 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 35393 soc.cpu.cpuregs_wrdata[5]
.sym 35399 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 35400 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 35404 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35406 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 35408 soc.cpu.cpuregs_wrdata[11]
.sym 35410 soc.cpu.cpuregs_wrdata[15]
.sym 35411 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 35412 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35414 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 35416 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35417 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 35418 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35421 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35422 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 35423 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 35424 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35427 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35428 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35429 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 35430 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 35435 soc.cpu.cpuregs_wrdata[15]
.sym 35441 soc.cpu.cpuregs_wrdata[5]
.sym 35445 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 35446 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35447 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 35448 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35451 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 35452 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 35453 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35454 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35457 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 35458 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35459 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 35460 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35464 soc.cpu.cpuregs_wrdata[11]
.sym 35468 clk$SB_IO_IN_$glb_clk
.sym 35470 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 35471 soc.cpu.cpuregs_wrdata[9]
.sym 35472 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 35473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[3]
.sym 35474 soc.cpu.reg_pc[12]
.sym 35475 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 35476 soc.cpu.cpuregs_wrdata[15]
.sym 35477 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[2]
.sym 35478 iomem_wdata[30]
.sym 35486 soc.cpu.decoded_imm[9]
.sym 35487 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 35488 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35492 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 35494 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35495 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 35496 soc.cpu.latched_stalu
.sym 35497 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35498 soc.cpu.count_cycle[21]
.sym 35499 soc.cpu.latched_compr
.sym 35500 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 35501 soc.cpu.is_lui_auipc_jal
.sym 35502 soc.cpu.cpuregs_wrdata[0]
.sym 35503 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 35504 soc.cpu.reg_pc[14]
.sym 35505 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 35511 soc.cpu.reg_pc[14]
.sym 35514 soc.cpu.cpuregs_wrdata[13]
.sym 35515 soc.cpu.latched_compr
.sym 35516 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 35517 soc.cpu.is_lui_auipc_jal
.sym 35518 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 35519 soc.cpu.cpuregs_wrdata[14]
.sym 35521 soc.cpu.cpuregs_rs1[14]
.sym 35522 soc.cpu.latched_stalu
.sym 35523 soc.cpu.reg_out[0]
.sym 35524 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35525 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 35527 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35530 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35531 soc.cpu.cpuregs_wrdata[10]
.sym 35533 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35535 soc.cpu.alu_out_q[0]
.sym 35537 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 35538 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 35539 soc.cpu.reg_next_pc[0]
.sym 35540 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35541 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35542 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 35544 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 35545 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35546 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 35547 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 35550 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 35551 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35552 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 35553 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35556 soc.cpu.is_lui_auipc_jal
.sym 35557 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 35558 soc.cpu.reg_pc[14]
.sym 35559 soc.cpu.cpuregs_rs1[14]
.sym 35562 soc.cpu.reg_out[0]
.sym 35563 soc.cpu.latched_stalu
.sym 35564 soc.cpu.alu_out_q[0]
.sym 35565 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35571 soc.cpu.cpuregs_wrdata[13]
.sym 35574 soc.cpu.cpuregs_wrdata[14]
.sym 35580 soc.cpu.cpuregs_wrdata[10]
.sym 35586 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35587 soc.cpu.latched_compr
.sym 35588 soc.cpu.reg_next_pc[0]
.sym 35589 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35591 clk$SB_IO_IN_$glb_clk
.sym 35593 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 35594 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 35595 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 35596 soc.cpu.reg_out[11]
.sym 35597 soc.cpu.cpuregs_wrdata[10]
.sym 35598 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 35599 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 35600 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[2]
.sym 35603 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 35604 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 35605 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 35607 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 35609 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 35610 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 35611 soc.cpu.next_pc[9]
.sym 35613 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 35614 $PACKER_VCC_NET
.sym 35617 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[2]
.sym 35618 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 35620 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 35621 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 35622 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35623 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 35625 soc.cpu.cpuregs_wrdata[15]
.sym 35626 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35627 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35628 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 35634 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35635 soc.cpu.reg_out[13]
.sym 35638 soc.cpu.reg_out[13]
.sym 35639 soc.cpu.alu_out_q[11]
.sym 35641 soc.cpu.alu_out_q[13]
.sym 35642 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 35643 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 35646 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 35647 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 35648 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 35651 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 35653 soc.cpu.reg_out[11]
.sym 35655 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 35656 soc.cpu.latched_stalu
.sym 35657 soc.cpu.reg_pc[1]
.sym 35658 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 35659 soc.cpu.latched_compr
.sym 35660 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 35661 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35662 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 35663 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 35664 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 35665 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 35667 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 35668 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 35669 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35670 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 35673 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 35674 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35675 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 35676 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 35679 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35680 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 35681 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 35682 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 35685 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 35686 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35687 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 35688 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 35691 soc.cpu.reg_out[13]
.sym 35692 soc.cpu.alu_out_q[13]
.sym 35693 soc.cpu.latched_stalu
.sym 35694 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 35697 soc.cpu.reg_out[11]
.sym 35698 soc.cpu.latched_stalu
.sym 35699 soc.cpu.alu_out_q[11]
.sym 35700 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35704 soc.cpu.reg_pc[1]
.sym 35705 soc.cpu.latched_compr
.sym 35709 soc.cpu.reg_out[13]
.sym 35710 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35711 soc.cpu.alu_out_q[13]
.sym 35712 soc.cpu.latched_stalu
.sym 35716 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 35717 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 35718 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 35719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[3]
.sym 35720 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 35721 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 35722 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 35723 soc.cpu.irq_pending[22]
.sym 35726 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 35727 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 35728 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35729 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 35731 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35732 soc.cpu.alu_out_q[11]
.sym 35733 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 35734 soc.cpu.reg_out[13]
.sym 35735 soc.cpu.cpuregs_raddr2[2]
.sym 35736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 35738 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35739 soc.cpu.reg_out[13]
.sym 35740 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 35741 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 35742 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 35743 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 35744 soc.cpu.irq_pending[2]
.sym 35745 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 35746 soc.cpu.cpu_state[2]
.sym 35747 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 35748 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 35749 soc.cpu.reg_pc[12]
.sym 35750 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 35751 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 35760 soc.cpu.irq_mask[21]
.sym 35761 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 35762 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 35763 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35764 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 35770 soc.cpu.count_cycle[21]
.sym 35771 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_I3[2]
.sym 35772 soc.cpu.cpu_state[2]
.sym 35775 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35776 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 35777 soc.cpu.cpuregs_rs1[22]
.sym 35778 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 35779 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 35780 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 35782 soc.cpu.latched_compr
.sym 35784 soc.cpu.instr_maskirq
.sym 35786 soc.cpu.cpuregs_rs1[21]
.sym 35788 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 35790 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35793 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 35797 soc.cpu.cpuregs_rs1[22]
.sym 35804 soc.cpu.latched_compr
.sym 35814 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 35815 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 35816 soc.cpu.cpu_state[2]
.sym 35817 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 35821 soc.cpu.instr_maskirq
.sym 35822 soc.cpu.irq_mask[21]
.sym 35826 soc.cpu.count_cycle[21]
.sym 35827 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_I3[2]
.sym 35828 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 35832 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 35833 soc.cpu.cpuregs_rs1[21]
.sym 35834 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 35835 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 35836 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35837 clk$SB_IO_IN_$glb_clk
.sym 35838 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35840 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 35841 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 35842 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 35843 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 35844 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 35845 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 35846 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 35849 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 35850 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 35851 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35853 soc.cpu.alu_out_q[23]
.sym 35854 soc.cpu.decoded_imm[7]
.sym 35855 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 35856 soc.cpu.irq_mask[21]
.sym 35857 soc.cpu.compressed_instr
.sym 35860 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 35861 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 35862 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 35863 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 35864 soc.cpu.reg_pc[4]
.sym 35865 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 35866 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 35867 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35868 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 35869 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 35870 soc.cpu.instr_maskirq
.sym 35871 soc.cpu.reg_pc[7]
.sym 35872 soc.cpu.pcpi_rs2[17]
.sym 35873 soc.cpu.decoded_imm[12]
.sym 35874 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 35880 soc.cpu.reg_pc[3]
.sym 35882 soc.cpu.reg_pc[1]
.sym 35884 soc.cpu.reg_pc[6]
.sym 35890 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 35897 soc.cpu.reg_pc[7]
.sym 35900 soc.cpu.reg_pc[8]
.sym 35903 soc.cpu.reg_pc[5]
.sym 35907 soc.cpu.reg_pc[2]
.sym 35908 soc.cpu.latched_compr
.sym 35911 soc.cpu.reg_pc[4]
.sym 35912 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 35914 soc.cpu.latched_compr
.sym 35915 soc.cpu.reg_pc[1]
.sym 35918 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 35920 soc.cpu.reg_pc[2]
.sym 35921 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 35922 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 35924 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 35927 soc.cpu.reg_pc[3]
.sym 35928 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 35930 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 35932 soc.cpu.reg_pc[4]
.sym 35934 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 35936 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 35938 soc.cpu.reg_pc[5]
.sym 35940 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 35942 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 35944 soc.cpu.reg_pc[6]
.sym 35946 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 35948 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 35950 soc.cpu.reg_pc[7]
.sym 35952 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 35954 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 35956 soc.cpu.reg_pc[8]
.sym 35958 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 35962 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 35963 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 35964 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 35965 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 35966 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 35967 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 35968 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 35969 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 35972 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 35973 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 35974 soc.cpu.reg_pc[15]
.sym 35976 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 35978 soc.cpu.reg_pc[1]
.sym 35979 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 35980 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 35981 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 35984 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 35986 soc.cpu.reg_pc[11]
.sym 35987 soc.cpu.reg_pc[24]
.sym 35988 soc.cpu.reg_pc[9]
.sym 35989 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35990 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 35991 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 35992 soc.cpu.latched_stalu
.sym 35993 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 35994 soc.cpu.latched_compr
.sym 35995 soc.cpu.alu_out_q[17]
.sym 35996 soc.cpu.reg_pc[14]
.sym 35997 soc.cpu.reg_pc[19]
.sym 35998 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 36003 soc.cpu.reg_pc[14]
.sym 36005 soc.cpu.reg_pc[13]
.sym 36006 soc.cpu.reg_pc[9]
.sym 36010 soc.cpu.reg_pc[10]
.sym 36012 soc.cpu.reg_pc[11]
.sym 36017 soc.cpu.reg_pc[16]
.sym 36019 soc.cpu.reg_pc[12]
.sym 36032 soc.cpu.reg_pc[15]
.sym 36035 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 36037 soc.cpu.reg_pc[9]
.sym 36039 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 36041 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 36044 soc.cpu.reg_pc[10]
.sym 36045 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 36047 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 36050 soc.cpu.reg_pc[11]
.sym 36051 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 36053 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 36055 soc.cpu.reg_pc[12]
.sym 36057 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 36059 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 36062 soc.cpu.reg_pc[13]
.sym 36063 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 36065 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 36067 soc.cpu.reg_pc[14]
.sym 36069 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 36071 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 36074 soc.cpu.reg_pc[15]
.sym 36075 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 36077 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 36080 soc.cpu.reg_pc[16]
.sym 36081 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 36085 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 36086 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 36087 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 36088 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 36089 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 36090 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 36091 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 36092 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 36096 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 36097 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 36099 soc.cpu.decoded_imm[4]
.sym 36100 soc.cpu.decoded_imm[11]
.sym 36102 soc.cpu.cpuregs_raddr2[0]
.sym 36108 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 36110 $PACKER_VCC_NET
.sym 36111 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 36112 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36113 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36114 soc.cpu.reg_pc[29]
.sym 36115 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36116 soc.cpu.reg_pc[25]
.sym 36117 soc.cpu.decoded_imm[28]
.sym 36118 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36119 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 36120 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 36121 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 36127 soc.cpu.reg_pc[23]
.sym 36133 soc.cpu.reg_pc[20]
.sym 36137 soc.cpu.reg_pc[22]
.sym 36139 soc.cpu.reg_pc[18]
.sym 36141 soc.cpu.reg_pc[21]
.sym 36147 soc.cpu.reg_pc[24]
.sym 36154 soc.cpu.reg_pc[17]
.sym 36157 soc.cpu.reg_pc[19]
.sym 36158 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 36160 soc.cpu.reg_pc[17]
.sym 36162 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 36164 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 36166 soc.cpu.reg_pc[18]
.sym 36168 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 36170 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 36173 soc.cpu.reg_pc[19]
.sym 36174 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 36176 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 36179 soc.cpu.reg_pc[20]
.sym 36180 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 36182 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 36185 soc.cpu.reg_pc[21]
.sym 36186 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 36188 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 36190 soc.cpu.reg_pc[22]
.sym 36192 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 36194 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 36196 soc.cpu.reg_pc[23]
.sym 36198 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 36200 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 36203 soc.cpu.reg_pc[24]
.sym 36204 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 36208 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 36209 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 36210 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 36211 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 36212 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 36213 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 36214 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 36215 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 36218 soc.cpu.irq_pending[24]
.sym 36219 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 36220 soc.cpu.reg_pc[22]
.sym 36221 soc.cpu.reg_pc[23]
.sym 36224 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[3]
.sym 36225 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 36226 soc.cpu.reg_pc[23]
.sym 36228 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 36229 soc.cpu.reg_pc[20]
.sym 36230 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 36231 soc.cpu.decoded_imm[12]
.sym 36232 soc.cpu.cpu_state[2]
.sym 36233 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 36234 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 36235 soc.cpu.cpuregs_wrdata[20]
.sym 36237 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 36238 soc.cpu.cpu_state[2]
.sym 36239 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36240 soc.cpu.reg_pc[17]
.sym 36241 soc.cpu.cpuregs_wrdata[16]
.sym 36242 soc.cpu.decoded_imm[28]
.sym 36243 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36244 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 36249 soc.cpu.reg_pc[27]
.sym 36252 soc.cpu.reg_pc[26]
.sym 36268 soc.cpu.reg_pc[28]
.sym 36270 $PACKER_VCC_NET
.sym 36273 soc.cpu.reg_pc[31]
.sym 36274 soc.cpu.reg_pc[29]
.sym 36276 soc.cpu.reg_pc[25]
.sym 36278 soc.cpu.reg_pc[30]
.sym 36281 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 36284 soc.cpu.reg_pc[25]
.sym 36285 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 36287 $nextpnr_ICESTORM_LC_5$I3
.sym 36290 soc.cpu.reg_pc[26]
.sym 36291 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 36293 $nextpnr_ICESTORM_LC_5$COUT
.sym 36295 $PACKER_VCC_NET
.sym 36297 $nextpnr_ICESTORM_LC_5$I3
.sym 36299 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 36301 soc.cpu.reg_pc[27]
.sym 36305 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 36307 soc.cpu.reg_pc[28]
.sym 36309 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 36311 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 36313 soc.cpu.reg_pc[29]
.sym 36315 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 36317 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 36320 soc.cpu.reg_pc[30]
.sym 36321 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 36326 soc.cpu.reg_pc[31]
.sym 36327 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 36331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 36332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 36333 soc.cpu.reg_pc[17]
.sym 36334 soc.cpu.cpuregs_wrdata[22]
.sym 36335 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 36336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 36337 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 36338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[3]
.sym 36339 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 36341 soc.cpu.cpuregs_wrdata[23]
.sym 36343 soc.cpu.reg_pc[18]
.sym 36344 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 36345 soc.cpu.reg_out[17]
.sym 36346 soc.cpu.reg_pc[26]
.sym 36347 soc.cpu.reg_pc[21]
.sym 36348 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 36349 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 36351 soc.cpu.decoded_imm[24]
.sym 36353 soc.cpu.reg_pc[27]
.sym 36355 soc.cpu.decoded_imm[27]
.sym 36356 soc.cpu.pcpi_rs2[17]
.sym 36357 soc.cpu.decoded_imm[25]
.sym 36358 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36359 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 36360 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 36361 soc.cpu.decoded_imm[21]
.sym 36362 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 36363 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 36364 soc.cpu.decoded_imm[12]
.sym 36366 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 36372 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 36373 soc.cpu.decoded_imm[19]
.sym 36374 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36375 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 36377 soc.cpu.irq_pending[23]
.sym 36379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 36380 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 36382 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 36383 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 36384 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 36385 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36386 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 36387 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 36388 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 36390 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 36392 soc.cpu.cpu_state[2]
.sym 36393 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 36394 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 36395 soc.cpu.reg_out[17]
.sym 36396 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 36397 soc.cpu.latched_stalu
.sym 36399 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36400 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36401 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 36402 soc.cpu.alu_out_q[17]
.sym 36403 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36405 soc.cpu.latched_stalu
.sym 36406 soc.cpu.reg_out[17]
.sym 36407 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 36408 soc.cpu.alu_out_q[17]
.sym 36411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 36412 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 36413 soc.cpu.irq_pending[23]
.sym 36414 soc.cpu.cpu_state[2]
.sym 36417 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36418 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 36419 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 36420 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 36423 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36424 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 36425 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 36426 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36429 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 36430 soc.cpu.decoded_imm[19]
.sym 36432 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 36435 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 36436 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 36437 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36438 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36441 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36442 soc.cpu.alu_out_q[17]
.sym 36443 soc.cpu.latched_stalu
.sym 36444 soc.cpu.reg_out[17]
.sym 36447 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 36448 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 36449 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 36450 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36451 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36452 clk$SB_IO_IN_$glb_clk
.sym 36454 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 36455 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 36456 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 36457 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 36458 soc.cpu.irq_pending[18]
.sym 36459 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 36460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 36461 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 36464 soc.cpu.cpuregs_wrdata[24]
.sym 36466 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36468 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 36469 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 36470 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 36472 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36473 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 36475 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 36477 soc.cpu.decoded_imm[19]
.sym 36478 soc.cpu.cpu_state[3]
.sym 36479 soc.cpu.cpuregs_wrdata[16]
.sym 36480 soc.cpu.cpuregs_wrdata[22]
.sym 36481 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36482 soc.cpu.cpuregs_wrdata[18]
.sym 36483 soc.cpu.latched_stalu
.sym 36484 soc.cpu.irq_pending[21]
.sym 36485 soc.cpu.irq_mask[26]
.sym 36486 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36487 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 36488 soc.cpu.alu_out_q[17]
.sym 36489 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36495 soc.cpu.irq_mask[17]
.sym 36497 soc.cpu.irq_mask[23]
.sym 36499 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 36501 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 36504 soc.cpu.irq_mask[20]
.sym 36505 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[0]
.sym 36508 soc.cpu.irq_pending[23]
.sym 36512 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 36513 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36514 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 36515 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36519 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 36522 soc.cpu.irq_pending[20]
.sym 36523 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 36528 soc.cpu.irq_pending[20]
.sym 36530 soc.cpu.irq_mask[20]
.sym 36534 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[0]
.sym 36535 soc.cpu.irq_mask[17]
.sym 36540 soc.cpu.irq_mask[17]
.sym 36541 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[0]
.sym 36547 soc.cpu.irq_pending[20]
.sym 36549 soc.cpu.irq_mask[20]
.sym 36552 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 36553 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 36554 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36555 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 36559 soc.cpu.irq_mask[23]
.sym 36561 soc.cpu.irq_pending[23]
.sym 36564 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 36565 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 36566 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36567 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 36571 soc.cpu.irq_pending[23]
.sym 36573 soc.cpu.irq_mask[23]
.sym 36574 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36575 clk$SB_IO_IN_$glb_clk
.sym 36576 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[3]
.sym 36578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 36579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 36580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 36581 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 36582 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 36583 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 36584 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 36589 soc.cpu.alu_out_q[18]
.sym 36590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 36591 soc.cpu.decoded_imm[18]
.sym 36592 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 36593 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 36594 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 36595 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 36598 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 36599 soc.cpu.cpuregs_wrdata[17]
.sym 36602 soc.cpu.irq_mask[30]
.sym 36603 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 36604 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36605 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36607 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36608 soc.cpu.decoded_imm[28]
.sym 36609 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 36610 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36611 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 36612 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 36618 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 36619 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 36620 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 36621 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36622 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 36625 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 36626 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 36628 soc.cpu.irq_pending[16]
.sym 36629 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36630 soc.cpu.cpu_state[2]
.sym 36631 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36633 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 36634 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 36636 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36637 soc.cpu.irq_mask[16]
.sym 36638 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 36640 soc.cpu.instr_maskirq
.sym 36641 soc.cpu.irq_mask[31]
.sym 36642 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 36644 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36645 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36646 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 36647 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36648 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 36652 soc.cpu.irq_pending[16]
.sym 36654 soc.cpu.irq_mask[16]
.sym 36657 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 36658 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36659 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 36660 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 36664 soc.cpu.irq_mask[16]
.sym 36666 soc.cpu.irq_pending[16]
.sym 36669 soc.cpu.irq_mask[31]
.sym 36670 soc.cpu.instr_maskirq
.sym 36671 soc.cpu.cpu_state[2]
.sym 36672 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36675 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 36676 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 36677 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36678 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36681 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 36682 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36683 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36684 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 36687 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36688 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36689 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 36690 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 36693 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 36694 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 36695 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 36696 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 36697 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36698 clk$SB_IO_IN_$glb_clk
.sym 36699 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36700 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 36701 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 36702 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 36703 soc.cpu.irq_pending[30]
.sym 36704 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 36705 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 36706 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 36707 soc.cpu.irq_pending[31]
.sym 36710 soc.cpu.pcpi_rs2[27]
.sym 36712 soc.cpu.reg_pc[31]
.sym 36714 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 36717 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36718 soc.cpu.cpuregs_raddr2[0]
.sym 36720 soc.cpu.cpuregs_raddr2[2]
.sym 36721 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 36724 soc.cpu.irq_pending[19]
.sym 36725 soc.cpu.instr_maskirq
.sym 36726 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 36727 soc.cpu.cpuregs_wrdata[20]
.sym 36729 soc.cpu.cpuregs_wrdata[16]
.sym 36730 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 36731 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36732 soc.cpu.cpuregs_wrdata[19]
.sym 36733 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 36734 soc.cpu.decoded_imm[28]
.sym 36735 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36741 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0]
.sym 36743 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 36745 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 36746 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[1]
.sym 36747 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 36748 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 36749 soc.cpu.instr_maskirq
.sym 36750 soc.cpu.cpu_state[2]
.sym 36751 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3[3]
.sym 36752 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 36753 soc.cpu.decoded_imm[21]
.sym 36755 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[1]
.sym 36756 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 36757 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36758 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36759 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36761 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[0]
.sym 36762 soc.cpu.decoded_imm[27]
.sym 36763 soc.cpu.irq_pending[24]
.sym 36765 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 36767 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 36770 soc.cpu.irq_mask[24]
.sym 36771 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 36772 UART_RX_SB_LUT4_I1_I0[3]
.sym 36774 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0]
.sym 36775 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[1]
.sym 36782 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[1]
.sym 36783 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[0]
.sym 36786 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 36788 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 36789 soc.cpu.decoded_imm[21]
.sym 36793 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 36794 soc.cpu.decoded_imm[27]
.sym 36795 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 36798 soc.cpu.irq_pending[24]
.sym 36799 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36800 soc.cpu.irq_mask[24]
.sym 36801 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3[3]
.sym 36804 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 36805 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36806 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 36807 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 36810 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 36811 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 36812 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36813 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 36816 soc.cpu.instr_maskirq
.sym 36817 soc.cpu.cpu_state[2]
.sym 36819 UART_RX_SB_LUT4_I1_I0[3]
.sym 36820 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36821 clk$SB_IO_IN_$glb_clk
.sym 36823 soc.cpu.decoded_imm[26]
.sym 36824 soc.cpu.decoded_imm[31]
.sym 36825 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 36826 soc.cpu.decoded_imm[28]
.sym 36827 soc.cpu.cpuregs_wrdata[29]
.sym 36828 soc.cpu.decoded_imm[29]
.sym 36829 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 36830 soc.cpu.decoded_imm[30]
.sym 36832 soc.cpu.decoded_imm_j[6]
.sym 36836 soc.cpu.cpu_state[2]
.sym 36837 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3[3]
.sym 36838 soc.cpu.decoded_imm_j[10]
.sym 36839 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 36840 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 36841 soc.cpu.decoded_imm[5]
.sym 36843 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 36845 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0]
.sym 36846 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 36847 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 36848 soc.cpu.decoded_imm[27]
.sym 36849 soc.cpu.decoded_imm[25]
.sym 36850 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 36851 soc.cpu.decoded_imm[27]
.sym 36852 soc.cpu.cpuregs_wrdata[28]
.sym 36853 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36854 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 36855 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 36857 soc.cpu.decoded_imm[21]
.sym 36858 soc.cpu.cpuregs_wrdata[30]
.sym 36864 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36867 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I1_O[1]
.sym 36868 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 36869 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 36871 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36872 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 36876 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 36880 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 36882 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 36883 soc.cpu.decoded_imm[28]
.sym 36884 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 36885 soc.cpu.decoded_imm[29]
.sym 36886 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 36887 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 36889 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 36890 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 36891 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36892 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 36894 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 36895 soc.cpu.decoded_imm[30]
.sym 36897 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36898 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 36899 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 36900 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36903 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 36904 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 36905 soc.cpu.decoded_imm[29]
.sym 36909 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 36910 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36911 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36912 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 36915 soc.cpu.decoded_imm[28]
.sym 36917 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 36918 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 36921 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 36922 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36923 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36924 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 36927 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36928 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36929 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 36930 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 36933 soc.cpu.decoded_imm[30]
.sym 36934 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I1_O[1]
.sym 36935 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 36939 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36940 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36941 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 36942 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 36943 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36944 clk$SB_IO_IN_$glb_clk
.sym 36946 soc.cpu.reg_out[25]
.sym 36947 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 36948 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 36949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 36950 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 36951 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 36952 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 36953 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[2]
.sym 36958 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 36959 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 36960 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36962 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36963 soc.cpu.cpuregs_wrdata[30]
.sym 36964 soc.cpu.cpuregs.wen
.sym 36965 soc.cpu.decoded_imm[26]
.sym 36966 soc.cpu.mem_rdata_q[22]
.sym 36967 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36968 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36969 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 36971 soc.cpu.cpu_state[3]
.sym 36973 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 36974 soc.cpu.cpuregs_wrdata[18]
.sym 36975 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 36976 soc.cpu.irq_pending[24]
.sym 36978 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36979 soc.cpu.cpuregs_wrdata[16]
.sym 36980 soc.cpu.cpuregs_wrdata[22]
.sym 36981 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 36988 soc.cpu.reg_pc[27]
.sym 36989 soc.cpu.cpuregs_wrdata[17]
.sym 36990 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 36991 soc.cpu.cpuregs_wrdata[29]
.sym 36992 soc.cpu.cpuregs_wrdata[18]
.sym 36995 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1[1]
.sym 36997 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 37003 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 37004 soc.cpu.cpuregs_wrdata[19]
.sym 37005 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 37007 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 37008 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 37009 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 37011 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 37012 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 37015 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 37017 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 37020 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 37021 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 37022 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 37023 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 37026 soc.cpu.cpuregs_wrdata[18]
.sym 37034 soc.cpu.cpuregs_wrdata[17]
.sym 37038 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 37039 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 37040 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 37041 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 37047 soc.cpu.cpuregs_wrdata[19]
.sym 37053 soc.cpu.cpuregs_wrdata[29]
.sym 37056 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 37057 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 37058 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 37059 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 37062 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1[1]
.sym 37063 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 37064 soc.cpu.reg_pc[27]
.sym 37065 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 37067 clk$SB_IO_IN_$glb_clk
.sym 37069 COLHI$SB_IO_OUT
.sym 37070 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 37071 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 37072 soc.cpu.pcpi_rs2[25]
.sym 37073 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 37074 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 37076 gpio_in[0]
.sym 37082 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 37083 soc.cpu.is_alu_reg_imm
.sym 37084 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 37085 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 37086 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 37087 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37089 soc.cpu.reg_out[28]
.sym 37091 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 37092 soc.cpu.reg_pc[27]
.sym 37097 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 37102 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 37114 soc.cpu.cpuregs_wrdata[21]
.sym 37115 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 37116 soc.cpu.cpuregs_wrdata[25]
.sym 37118 soc.cpu.cpuregs_wrdata[28]
.sym 37120 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 37125 soc.cpu.cpuregs_wrdata[27]
.sym 37135 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 37136 soc.cpu.cpuregs_wrdata[23]
.sym 37139 soc.cpu.cpuregs_wrdata[24]
.sym 37140 soc.cpu.cpuregs_wrdata[22]
.sym 37141 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 37146 soc.cpu.cpuregs_wrdata[28]
.sym 37152 soc.cpu.cpuregs_wrdata[21]
.sym 37155 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 37156 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 37157 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 37158 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 37163 soc.cpu.cpuregs_wrdata[22]
.sym 37169 soc.cpu.cpuregs_wrdata[25]
.sym 37175 soc.cpu.cpuregs_wrdata[23]
.sym 37181 soc.cpu.cpuregs_wrdata[24]
.sym 37188 soc.cpu.cpuregs_wrdata[27]
.sym 37190 clk$SB_IO_IN_$glb_clk
.sym 37195 COLHI_SB_LUT4_O_I2[0]
.sym 37200 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 37205 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 37206 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 37208 soc.cpu.irq_mask[25]
.sym 37209 soc.cpu.instr_jalr
.sym 37210 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 37212 soc.cpu.irq_mask[24]
.sym 37214 soc.cpu.irq_mask[28]
.sym 37215 soc.cpu.instr_waitirq
.sym 37226 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 37227 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 37236 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37238 soc.cpu.irq_mask[24]
.sym 37241 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 37244 soc.cpu.irq_pending[24]
.sym 37251 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 37253 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37262 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37272 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37273 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37274 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 37275 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37285 soc.cpu.irq_pending[24]
.sym 37286 soc.cpu.irq_mask[24]
.sym 37308 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 37309 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37310 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37311 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37312 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 37313 clk$SB_IO_IN_$glb_clk
.sym 37314 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 37323 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 37325 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 37327 soc.cpu.is_alu_reg_imm
.sym 37330 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 37331 soc.cpu.irq_pending[24]
.sym 37332 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 37333 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 37335 COMM[2]$SB_IO_OUT
.sym 37338 COLHI_SB_LUT4_O_I2[1]
.sym 37360 SEG[5]$SB_IO_OUT
.sym 37363 SEG[0]$SB_IO_OUT
.sym 37376 SEG[0]$SB_IO_OUT
.sym 37378 SEG[5]$SB_IO_OUT
.sym 37390 COLHI$SB_IO_OUT
.sym 37393 COMM[3]$SB_IO_OUT
.sym 37400 COMM[3]$SB_IO_OUT
.sym 37401 COLHI$SB_IO_OUT
.sym 37429 soc.cpu.pcpi_rs2[25]
.sym 37436 soc.cpu.irq_mask[7]
.sym 37438 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 37439 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 37448 COMM[3]$SB_IO_OUT
.sym 37543 gpio_out[15]
.sym 37549 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 37550 gpio_out[11]
.sym 37554 COLHI$SB_IO_OUT
.sym 37556 flash_clk_SB_LUT4_I1_I2[3]
.sym 37558 iomem_wdata[27]
.sym 37559 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 37562 iomem_wdata[7]
.sym 37563 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 37565 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 37566 iomem_wdata[20]
.sym 37588 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 37592 soc.cpu.irq_mask[4]
.sym 37593 iomem_wdata[9]
.sym 37596 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 37609 soc.cpu.trap_SB_LUT4_I2_O
.sym 37628 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37636 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 37638 soc.cpu.trap_SB_LUT4_I2_O
.sym 37642 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 37645 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 37649 soc.cpu.pcpi_rs2[25]
.sym 37650 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 37653 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 37654 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 37655 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 37656 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37665 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 37666 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 37667 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 37679 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 37683 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 37684 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 37685 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37686 soc.cpu.pcpi_rs2[25]
.sym 37699 soc.cpu.trap_SB_LUT4_I2_O
.sym 37700 clk$SB_IO_IN_$glb_clk
.sym 37703 soc.cpu.irq_pending[5]
.sym 37706 soc.cpu.irq_pending[3]
.sym 37712 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 37714 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37717 flash_clk_SB_LUT4_I1_I2[3]
.sym 37718 iomem_addr[2]
.sym 37719 iomem_addr[4]
.sym 37720 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 37721 iomem_wdata[16]
.sym 37722 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 37723 iomem_addr[3]
.sym 37724 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37725 iomem_wdata[11]
.sym 37727 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 37728 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 37729 soc.cpu.cpuregs_rs1[12]
.sym 37730 soc.cpu.irq_mask[12]
.sym 37731 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 37732 soc.cpu.mem_la_wdata[6]
.sym 37733 iomem_wdata[25]
.sym 37734 soc.cpu.cpu_state[2]
.sym 37737 soc.cpu.irq_pending[5]
.sym 37744 soc.cpu.cpuregs_rs1[3]
.sym 37752 soc.cpu.cpuregs_rs1[5]
.sym 37753 soc.cpu.cpuregs_rs1[12]
.sym 37754 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 37760 soc.cpu.cpuregs_rs1[4]
.sym 37784 soc.cpu.cpuregs_rs1[3]
.sym 37790 soc.cpu.cpuregs_rs1[5]
.sym 37794 soc.cpu.cpuregs_rs1[4]
.sym 37813 soc.cpu.cpuregs_rs1[12]
.sym 37822 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 37823 clk$SB_IO_IN_$glb_clk
.sym 37824 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 37825 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 37826 soc.simpleuart.send_pattern[1]
.sym 37828 UART_TX$SB_IO_OUT
.sym 37829 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 37830 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 37831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 37835 soc.cpu.cpuregs_rs1[6]
.sym 37836 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 37837 iomem_wdata[19]
.sym 37838 soc.cpu.cpuregs_rs1[3]
.sym 37839 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 37841 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 37842 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 37844 iomem_wdata[18]
.sym 37846 iomem_wdata[28]
.sym 37848 soc.cpu.cpuregs_rs1[5]
.sym 37851 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 37852 soc.cpu.irq_mask[4]
.sym 37853 soc.cpu.irq_pending[3]
.sym 37854 iomem_wdata[13]
.sym 37855 iomem_wdata[2]
.sym 37856 soc.cpu.irq_pending[4]
.sym 37858 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 37859 iomem_wdata[10]
.sym 37860 iomem_wdata[1]
.sym 37866 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 37867 soc.cpu.instr_maskirq
.sym 37868 soc.cpu.irq_mask[5]
.sym 37869 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 37870 soc.cpu.timer[4]
.sym 37873 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 37874 soc.cpu.instr_maskirq
.sym 37875 soc.cpu.irq_mask[3]
.sym 37877 soc.cpu.irq_mask[4]
.sym 37878 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 37881 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 37884 soc.cpu.trap_SB_LUT4_I2_O
.sym 37885 soc.cpu.timer[5]
.sym 37886 soc.cpu.cpuregs_rs1[5]
.sym 37887 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 37889 soc.cpu.cpuregs_rs1[12]
.sym 37892 soc.cpu.mem_la_wdata[6]
.sym 37893 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 37894 soc.cpu.cpuregs_rs1[3]
.sym 37895 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 37897 soc.cpu.mem_la_wdata[2]
.sym 37899 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 37901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 37902 soc.cpu.cpuregs_rs1[3]
.sym 37907 soc.cpu.mem_la_wdata[6]
.sym 37911 soc.cpu.timer[4]
.sym 37912 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 37913 soc.cpu.irq_mask[4]
.sym 37914 soc.cpu.instr_maskirq
.sym 37917 soc.cpu.instr_maskirq
.sym 37918 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 37919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 37920 soc.cpu.irq_mask[3]
.sym 37924 soc.cpu.cpuregs_rs1[12]
.sym 37925 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 37929 soc.cpu.instr_maskirq
.sym 37930 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 37931 soc.cpu.timer[5]
.sym 37932 soc.cpu.irq_mask[5]
.sym 37935 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 37936 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 37937 soc.cpu.cpuregs_rs1[5]
.sym 37938 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 37942 soc.cpu.mem_la_wdata[2]
.sym 37945 soc.cpu.trap_SB_LUT4_I2_O
.sym 37946 clk$SB_IO_IN_$glb_clk
.sym 37948 soc.simpleuart.send_pattern[7]
.sym 37949 soc.simpleuart.send_pattern[4]
.sym 37950 soc.simpleuart.send_pattern[5]
.sym 37951 soc.simpleuart.send_pattern[2]
.sym 37952 soc.simpleuart.send_pattern[3]
.sym 37953 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 37954 soc.simpleuart.send_pattern[6]
.sym 37955 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 37959 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[2]
.sym 37961 soc.cpu.instr_maskirq
.sym 37962 iomem_wdata[0]
.sym 37966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 37968 iomem_wdata[1]
.sym 37969 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 37970 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 37972 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 37973 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 37975 soc.cpu.irq_pending[3]
.sym 37976 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 37977 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 37978 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 37979 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 37980 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 37981 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 37982 iomem_wdata[15]
.sym 37983 soc.cpu.irq_mask[4]
.sym 37992 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 37993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 37994 soc.cpu.irq_pending[6]
.sym 38000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 38001 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 38002 soc.cpu.irq_mask[12]
.sym 38005 soc.cpu.irq_pending[7]
.sym 38006 soc.cpu.cpu_state[2]
.sym 38007 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38008 soc.cpu.irq_pending[5]
.sym 38009 soc.cpu.irq_mask[7]
.sym 38010 soc.cpu.irq_mask[6]
.sym 38012 soc.cpu.irq_mask[4]
.sym 38014 soc.cpu.irq_pending[4]
.sym 38015 soc.cpu.timer[12]
.sym 38018 soc.cpu.instr_maskirq
.sym 38020 soc.cpu.irq_pending[12]
.sym 38022 soc.cpu.irq_mask[7]
.sym 38024 soc.cpu.irq_pending[7]
.sym 38030 soc.cpu.irq_mask[4]
.sym 38031 soc.cpu.irq_pending[4]
.sym 38034 soc.cpu.irq_mask[12]
.sym 38036 soc.cpu.irq_pending[12]
.sym 38040 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38041 soc.cpu.instr_maskirq
.sym 38042 soc.cpu.timer[12]
.sym 38043 soc.cpu.irq_mask[12]
.sym 38046 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 38047 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 38048 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 38049 soc.cpu.cpu_state[2]
.sym 38052 soc.cpu.irq_mask[6]
.sym 38054 soc.cpu.irq_pending[6]
.sym 38058 soc.cpu.irq_pending[7]
.sym 38059 soc.cpu.irq_pending[6]
.sym 38060 soc.cpu.irq_pending[4]
.sym 38061 soc.cpu.irq_pending[5]
.sym 38065 soc.cpu.irq_mask[12]
.sym 38067 soc.cpu.irq_pending[12]
.sym 38068 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38069 clk$SB_IO_IN_$glb_clk
.sym 38070 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38071 iomem_wdata[31]
.sym 38072 iomem_wdata[21]
.sym 38073 iomem_wdata[13]
.sym 38074 iomem_wdata[15]
.sym 38075 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[3]
.sym 38076 iomem_wdata[29]
.sym 38078 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 38082 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 38084 iomem_wdata[5]
.sym 38086 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 38088 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38090 iomem_wdata[3]
.sym 38092 iomem_wdata[25]
.sym 38094 iomem_wdata[30]
.sym 38096 soc.cpu.irq_mask[6]
.sym 38097 soc.cpu.trap_SB_LUT4_I2_O
.sym 38098 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 38099 soc.cpu.mem_la_wdata[2]
.sym 38102 soc.cpu.irq_pending[6]
.sym 38103 soc.cpu.trap_SB_LUT4_I2_O
.sym 38104 soc.cpu.cpu_state[4]
.sym 38105 soc.cpu.mem_la_wdata[2]
.sym 38106 soc.cpu.irq_pending[12]
.sym 38112 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38113 soc.cpu.pcpi_rs2[10]
.sym 38114 soc.cpu.trap_SB_LUT4_I2_O
.sym 38115 soc.cpu.cpu_state[4]
.sym 38116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38120 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38123 soc.cpu.timer[7]
.sym 38124 soc.cpu.irq_mask[7]
.sym 38125 soc.cpu.mem_la_wdata[2]
.sym 38126 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38127 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3]
.sym 38128 soc.cpu.instr_maskirq
.sym 38131 soc.cpu.mem_la_wdata[2]
.sym 38132 soc.cpu.cpuregs_rs1[7]
.sym 38133 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 38134 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38135 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38138 soc.cpu.pcpi_rs2[18]
.sym 38139 soc.cpu.cpu_state[3]
.sym 38140 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 38141 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 38142 soc.cpu.mem_la_wdata[6]
.sym 38143 soc.cpu.pcpi_rs2[22]
.sym 38145 soc.cpu.mem_la_wdata[2]
.sym 38146 soc.cpu.pcpi_rs2[18]
.sym 38147 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38148 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38151 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 38152 soc.cpu.cpu_state[3]
.sym 38153 soc.cpu.cpu_state[4]
.sym 38154 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 38157 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38158 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 38159 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3]
.sym 38160 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38163 soc.cpu.mem_la_wdata[6]
.sym 38164 soc.cpu.pcpi_rs2[22]
.sym 38165 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38166 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38169 soc.cpu.timer[7]
.sym 38170 soc.cpu.irq_mask[7]
.sym 38171 soc.cpu.instr_maskirq
.sym 38172 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38176 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3]
.sym 38177 soc.cpu.pcpi_rs2[10]
.sym 38178 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38181 soc.cpu.cpuregs_rs1[7]
.sym 38182 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38183 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38184 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38187 soc.cpu.mem_la_wdata[2]
.sym 38188 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38189 soc.cpu.pcpi_rs2[10]
.sym 38190 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38191 soc.cpu.trap_SB_LUT4_I2_O
.sym 38192 clk$SB_IO_IN_$glb_clk
.sym 38194 iomem_addr[5]
.sym 38196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 38200 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 38204 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 38205 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 38206 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38207 soc.cpu.pcpi_rs2[10]
.sym 38208 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 38209 iomem_wdata[15]
.sym 38211 iomem_addr[4]
.sym 38212 iomem_wdata[26]
.sym 38213 iomem_wdata[31]
.sym 38214 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 38215 soc.cpu.mem_la_wdata[7]
.sym 38216 soc.mem_valid
.sym 38217 iomem_wdata[13]
.sym 38218 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38219 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38221 iomem_wdata[22]
.sym 38223 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 38224 soc.cpu.pcpi_rs2[18]
.sym 38225 soc.cpu.cpuregs_rs1[12]
.sym 38227 iomem_addr[20]
.sym 38228 soc.cpu.mem_la_wdata[6]
.sym 38235 soc.cpu.irq_pending[7]
.sym 38237 soc.cpu.irq_pending[4]
.sym 38239 soc.cpu.irq_pending[2]
.sym 38240 soc.cpu.instr_maskirq
.sym 38243 soc.cpu.irq_pending[7]
.sym 38245 soc.cpu.irq_pending[3]
.sym 38246 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38247 soc.cpu.irq_mask[7]
.sym 38248 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 38249 soc.cpu.irq_pending[0]
.sym 38251 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38252 soc.cpu.cpuregs_rs1[6]
.sym 38253 soc.cpu.irq_mask[4]
.sym 38254 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 38257 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 38258 soc.cpu.cpu_state[3]
.sym 38261 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38262 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 38263 soc.cpu.cpuregs_rs1[7]
.sym 38264 soc.cpu.irq_pending[1]
.sym 38274 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 38275 soc.cpu.irq_pending[7]
.sym 38276 soc.cpu.cpu_state[3]
.sym 38277 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 38280 soc.cpu.irq_mask[4]
.sym 38281 soc.cpu.irq_mask[7]
.sym 38282 soc.cpu.irq_pending[4]
.sym 38283 soc.cpu.irq_pending[7]
.sym 38286 soc.cpu.irq_pending[3]
.sym 38287 soc.cpu.irq_pending[2]
.sym 38288 soc.cpu.irq_pending[0]
.sym 38289 soc.cpu.irq_pending[1]
.sym 38293 soc.cpu.cpuregs_rs1[7]
.sym 38299 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 38301 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 38305 soc.cpu.cpuregs_rs1[6]
.sym 38310 soc.cpu.instr_maskirq
.sym 38312 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38313 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38314 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38315 clk$SB_IO_IN_$glb_clk
.sym 38316 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[3]
.sym 38318 soc.cpu.irq_pending[13]
.sym 38319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[3]
.sym 38321 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 38322 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 38323 soc.cpu.irq_pending[15]
.sym 38324 soc.cpu.irq_pending[14]
.sym 38327 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 38329 iomem_addr[16]
.sym 38330 soc.cpu.next_pc[16]
.sym 38332 iomem_wdata[14]
.sym 38335 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 38336 iomem_addr[5]
.sym 38337 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 38341 soc.cpu.irq_pending[3]
.sym 38342 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 38343 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 38344 soc.cpu.cpu_state[3]
.sym 38345 soc.cpu.irq_mask[4]
.sym 38346 soc.cpu.reg_pc[3]
.sym 38347 soc.cpu.pcpi_rs2[15]
.sym 38348 soc.cpu.irq_pending[4]
.sym 38349 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 38350 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 38351 soc.cpu.cpuregs_rs1[6]
.sym 38352 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 38359 soc.cpu.timer[6]
.sym 38361 soc.cpu.timer[14]
.sym 38362 soc.cpu.irq_mask[14]
.sym 38363 soc.cpu.cpuregs_rs1[15]
.sym 38364 soc.cpu.irq_mask[6]
.sym 38365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38366 soc.cpu.instr_maskirq
.sym 38367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38369 soc.cpu.cpuregs_rs1[14]
.sym 38372 soc.cpu.irq_pending[6]
.sym 38373 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38376 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38380 soc.cpu.cpuregs_rs1[6]
.sym 38386 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38391 soc.cpu.cpuregs_rs1[6]
.sym 38392 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38397 soc.cpu.instr_maskirq
.sym 38398 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38399 soc.cpu.timer[6]
.sym 38400 soc.cpu.irq_mask[6]
.sym 38403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38404 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38405 soc.cpu.cpuregs_rs1[14]
.sym 38406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38410 soc.cpu.irq_mask[6]
.sym 38411 soc.cpu.irq_pending[6]
.sym 38415 soc.cpu.cpuregs_rs1[14]
.sym 38421 soc.cpu.instr_maskirq
.sym 38422 soc.cpu.irq_mask[14]
.sym 38423 soc.cpu.timer[14]
.sym 38424 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38430 soc.cpu.cpuregs_rs1[15]
.sym 38437 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38438 clk$SB_IO_IN_$glb_clk
.sym 38439 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 38442 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 38443 iomem_addr[6]
.sym 38445 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 38446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 38447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.sym 38450 soc.cpu.pcpi_rs2[25]
.sym 38451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 38452 iomem_addr[7]
.sym 38454 iomem_addr[12]
.sym 38455 soc.cpu.next_pc[12]
.sym 38456 iomem_addr[10]
.sym 38459 soc.cpu.cpuregs_rs1[15]
.sym 38462 soc.cpu.instr_maskirq
.sym 38463 soc.cpu.timer[6]
.sym 38464 soc.cpu.irq_mask[2]
.sym 38465 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 38466 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 38467 iomem_wdata[17]
.sym 38468 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 38469 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 38470 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 38471 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38472 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38473 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38474 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 38475 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 38482 soc.cpu.cpuregs_rs1[10]
.sym 38483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38486 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38487 soc.cpu.irq_mask[15]
.sym 38489 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38490 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38491 soc.cpu.timer[13]
.sym 38494 soc.cpu.irq_mask[13]
.sym 38496 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 38499 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38502 soc.cpu.cpuregs_rs1[15]
.sym 38504 soc.cpu.cpu_state[3]
.sym 38505 soc.cpu.cpu_state[4]
.sym 38506 soc.cpu.cpuregs_rs1[11]
.sym 38507 soc.cpu.timer[15]
.sym 38508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38509 soc.cpu.cpuregs_rs1[13]
.sym 38510 soc.cpu.instr_maskirq
.sym 38511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38512 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 38514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38516 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38517 soc.cpu.cpuregs_rs1[15]
.sym 38523 soc.cpu.cpuregs_rs1[11]
.sym 38526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38527 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38529 soc.cpu.cpuregs_rs1[13]
.sym 38532 soc.cpu.cpuregs_rs1[10]
.sym 38538 soc.cpu.instr_maskirq
.sym 38539 soc.cpu.timer[13]
.sym 38540 soc.cpu.irq_mask[13]
.sym 38541 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38546 soc.cpu.cpuregs_rs1[13]
.sym 38550 soc.cpu.irq_mask[15]
.sym 38551 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38552 soc.cpu.instr_maskirq
.sym 38553 soc.cpu.timer[15]
.sym 38556 soc.cpu.cpu_state[3]
.sym 38557 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 38558 soc.cpu.cpu_state[4]
.sym 38559 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 38560 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38561 clk$SB_IO_IN_$glb_clk
.sym 38562 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 38565 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 38566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 38568 soc.cpu.irq_pending[11]
.sym 38569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 38573 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 38574 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 38576 soc.cpu.mem_la_firstword_xfer
.sym 38577 soc.cpu.cpuregs_raddr2[3]
.sym 38578 iomem_addr[6]
.sym 38580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.sym 38584 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 38586 soc.cpu.cpuregs_rs1[10]
.sym 38587 soc.cpu.irq_pending[12]
.sym 38588 soc.cpu.cpu_state[2]
.sym 38589 soc.cpu.trap_SB_LUT4_I2_O
.sym 38590 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 38591 soc.cpu.cpu_state[4]
.sym 38592 soc.cpu.irq_mask[2]
.sym 38593 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 38594 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 38595 soc.cpu.irq_pending[6]
.sym 38596 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 38597 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 38598 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 38604 soc.cpu.timer[11]
.sym 38605 soc.cpu.irq_mask[11]
.sym 38607 soc.cpu.irq_mask[7]
.sym 38608 soc.cpu.cpuregs_rs1[11]
.sym 38609 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 38610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 38611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 38612 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38613 soc.cpu.irq_pending[7]
.sym 38615 soc.cpu.trap_SB_LUT4_I2_O
.sym 38616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[2]
.sym 38617 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 38618 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 38619 soc.cpu.mem_la_wdata[7]
.sym 38620 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 38621 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]
.sym 38622 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[3]
.sym 38623 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38624 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 38625 soc.cpu.irq_pending[11]
.sym 38628 soc.cpu.instr_maskirq
.sym 38630 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 38631 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 38632 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38633 soc.cpu.pcpi_rs2[17]
.sym 38635 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38638 soc.cpu.irq_mask[11]
.sym 38640 soc.cpu.irq_pending[11]
.sym 38643 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[2]
.sym 38644 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]
.sym 38649 soc.cpu.cpuregs_rs1[11]
.sym 38650 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 38651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 38652 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 38655 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 38656 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 38657 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 38658 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 38661 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[3]
.sym 38662 soc.cpu.irq_mask[7]
.sym 38663 soc.cpu.irq_pending[7]
.sym 38664 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 38667 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38668 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 38669 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38670 soc.cpu.mem_la_wdata[7]
.sym 38673 soc.cpu.timer[11]
.sym 38674 soc.cpu.irq_mask[11]
.sym 38675 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38676 soc.cpu.instr_maskirq
.sym 38679 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38680 soc.cpu.pcpi_rs2[17]
.sym 38681 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38682 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 38683 soc.cpu.trap_SB_LUT4_I2_O
.sym 38684 clk$SB_IO_IN_$glb_clk
.sym 38686 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 38687 soc.cpu.next_pc[3]
.sym 38688 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[3]
.sym 38689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 38690 soc.cpu.next_pc[7]
.sym 38691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 38692 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[2]
.sym 38693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3]
.sym 38696 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 38697 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 38698 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38700 iomem_wdata[23]
.sym 38701 soc.cpu.irq_mask[7]
.sym 38703 iomem_addr[9]
.sym 38707 soc.cpu.mem_la_wdata[7]
.sym 38708 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 38709 iomem_addr[11]
.sym 38710 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 38711 iomem_addr[20]
.sym 38712 soc.cpu.irq_pending[9]
.sym 38713 soc.cpu.reg_out[4]
.sym 38714 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 38715 soc.cpu.pcpi_rs2[18]
.sym 38716 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 38717 soc.cpu.cpuregs_rs1[12]
.sym 38718 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 38719 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 38720 soc.cpu.mem_la_wdata[6]
.sym 38721 soc.cpu.alu_out_q[2]
.sym 38727 soc.cpu.irq_mask[9]
.sym 38729 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38731 soc.cpu.irq_mask[8]
.sym 38732 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 38733 soc.cpu.irq_mask[10]
.sym 38735 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 38737 soc.cpu.reg_out[4]
.sym 38740 soc.cpu.irq_pending[11]
.sym 38741 soc.cpu.irq_pending[8]
.sym 38742 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 38743 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 38747 soc.cpu.alu_out_q[4]
.sym 38748 soc.cpu.irq_pending[9]
.sym 38749 soc.cpu.latched_stalu
.sym 38751 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 38756 soc.cpu.alu_out_q[3]
.sym 38757 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 38758 soc.cpu.irq_pending[10]
.sym 38760 soc.cpu.irq_pending[10]
.sym 38761 soc.cpu.irq_pending[8]
.sym 38762 soc.cpu.irq_pending[11]
.sym 38763 soc.cpu.irq_pending[9]
.sym 38766 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 38767 soc.cpu.alu_out_q[3]
.sym 38768 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 38769 soc.cpu.latched_stalu
.sym 38772 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 38773 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 38774 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 38775 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 38779 soc.cpu.irq_mask[10]
.sym 38781 soc.cpu.irq_pending[10]
.sym 38784 soc.cpu.alu_out_q[4]
.sym 38785 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 38786 soc.cpu.latched_stalu
.sym 38787 soc.cpu.reg_out[4]
.sym 38790 soc.cpu.irq_pending[9]
.sym 38791 soc.cpu.irq_mask[9]
.sym 38796 soc.cpu.irq_mask[8]
.sym 38797 soc.cpu.irq_pending[8]
.sym 38803 soc.cpu.irq_pending[10]
.sym 38805 soc.cpu.irq_mask[10]
.sym 38806 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38807 clk$SB_IO_IN_$glb_clk
.sym 38808 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38809 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 38811 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 38812 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 38813 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 38814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 38815 soc.cpu.next_pc[2]
.sym 38816 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 38828 soc.cpu.decoded_imm[0]
.sym 38833 soc.cpu.reg_pc[3]
.sym 38834 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 38835 soc.cpu.cpuregs_rs1[6]
.sym 38836 soc.cpu.decoded_imm[6]
.sym 38837 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 38838 soc.cpu.pcpi_rs2[15]
.sym 38839 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 38840 soc.cpu.cpu_state[3]
.sym 38841 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 38842 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 38843 soc.cpu.latched_stalu
.sym 38844 soc.cpu.irq_pending[10]
.sym 38850 soc.cpu.latched_stalu
.sym 38852 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38854 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 38855 soc.cpu.irq_pending[9]
.sym 38856 soc.cpu.irq_pending[8]
.sym 38857 soc.cpu.cpuregs_rs1[9]
.sym 38858 soc.cpu.irq_mask[9]
.sym 38859 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 38861 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 38862 soc.cpu.irq_mask[2]
.sym 38864 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 38866 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 38869 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 38870 soc.cpu.irq_mask[8]
.sym 38871 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 38872 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 38873 soc.cpu.reg_out[4]
.sym 38874 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 38875 soc.cpu.alu_out_q[4]
.sym 38876 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 38877 soc.cpu.irq_pending[2]
.sym 38878 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 38879 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 38881 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 38886 soc.cpu.cpuregs_rs1[9]
.sym 38889 soc.cpu.irq_mask[9]
.sym 38891 soc.cpu.irq_pending[9]
.sym 38895 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 38896 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 38897 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 38898 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 38901 soc.cpu.reg_out[4]
.sym 38902 soc.cpu.latched_stalu
.sym 38903 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 38904 soc.cpu.alu_out_q[4]
.sym 38907 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 38908 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 38909 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 38910 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 38914 soc.cpu.irq_pending[8]
.sym 38916 soc.cpu.irq_mask[8]
.sym 38919 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 38920 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 38921 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 38922 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 38925 soc.cpu.irq_mask[2]
.sym 38926 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 38927 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 38928 soc.cpu.irq_pending[2]
.sym 38929 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38930 clk$SB_IO_IN_$glb_clk
.sym 38931 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38932 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 38933 soc.cpu.reg_pc[2]
.sym 38934 soc.cpu.reg_pc[7]
.sym 38935 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 38936 soc.cpu.next_pc[8]
.sym 38937 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 38938 soc.cpu.reg_pc[3]
.sym 38939 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[2]
.sym 38942 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 38943 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 38944 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 38949 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 38951 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 38952 $PACKER_VCC_NET
.sym 38954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 38955 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 38956 soc.cpu.irq_mask[2]
.sym 38957 soc.cpu.alu_out_q[6]
.sym 38958 soc.cpu.alu_out_q[5]
.sym 38959 soc.cpu.reg_out[8]
.sym 38960 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 38961 soc.cpu.cpuregs_wrdata[3]
.sym 38962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 38963 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 38964 soc.cpu.alu_out_q[8]
.sym 38965 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 38966 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 38967 soc.cpu.reg_pc[2]
.sym 38973 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 38975 soc.cpu.reg_out[8]
.sym 38976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 38977 soc.cpu.reg_out[12]
.sym 38978 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 38979 soc.cpu.latched_stalu
.sym 38980 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 38981 soc.cpu.alu_out_q[8]
.sym 38982 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 38983 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 38984 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 38985 soc.cpu.alu_out_q[12]
.sym 38986 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 38987 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 38988 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 38989 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 38990 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 38991 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 38992 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 38993 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 38995 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 38996 soc.cpu.decoded_imm[6]
.sym 38997 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 38998 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 38999 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 39000 soc.cpu.cpu_state[3]
.sym 39001 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39002 soc.cpu.cpu_state[4]
.sym 39003 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 39004 soc.cpu.irq_pending[10]
.sym 39006 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 39007 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 39008 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39009 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 39012 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 39013 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39014 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39015 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 39018 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 39019 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 39020 soc.cpu.irq_pending[10]
.sym 39021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 39024 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 39025 soc.cpu.cpu_state[4]
.sym 39026 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 39027 soc.cpu.cpu_state[3]
.sym 39030 soc.cpu.reg_out[8]
.sym 39031 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39032 soc.cpu.latched_stalu
.sym 39033 soc.cpu.alu_out_q[8]
.sym 39036 soc.cpu.decoded_imm[6]
.sym 39037 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 39039 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 39042 soc.cpu.reg_out[12]
.sym 39043 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39044 soc.cpu.latched_stalu
.sym 39045 soc.cpu.alu_out_q[12]
.sym 39048 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 39049 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 39050 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 39051 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 39052 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39053 clk$SB_IO_IN_$glb_clk
.sym 39055 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 39056 soc.cpu.next_pc[6]
.sym 39057 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[2]
.sym 39058 soc.cpu.reg_pc[6]
.sym 39059 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 39060 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[2]
.sym 39061 soc.cpu.reg_pc[8]
.sym 39062 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 39065 soc.cpu.irq_pending[22]
.sym 39066 COLHI$SB_IO_OUT
.sym 39067 soc.cpu.alu_out_q[2]
.sym 39070 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 39071 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 39073 soc.cpu.reg_out[12]
.sym 39075 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 39077 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 39078 soc.cpu.reg_pc[7]
.sym 39079 soc.cpu.reg_pc[7]
.sym 39080 soc.cpu.cpu_state[2]
.sym 39081 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39082 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39083 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 39084 soc.cpu.reg_pc[8]
.sym 39085 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 39086 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39087 soc.cpu.cpuregs_wrdata[6]
.sym 39088 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 39089 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 39097 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39099 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 39100 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 39101 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39102 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 39105 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 39106 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[0]
.sym 39107 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39110 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 39111 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 39113 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 39114 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 39115 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 39116 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[1]
.sym 39118 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 39119 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 39120 soc.cpu.cpuregs_wrdata[6]
.sym 39122 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 39123 soc.cpu.cpuregs_wrdata[9]
.sym 39125 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39126 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 39127 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 39129 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 39130 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39131 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 39132 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 39135 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 39136 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[1]
.sym 39137 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 39138 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 39141 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 39142 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 39143 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39144 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39147 soc.cpu.cpuregs_wrdata[6]
.sym 39155 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 39156 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[0]
.sym 39160 soc.cpu.cpuregs_wrdata[9]
.sym 39165 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39166 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 39167 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39168 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 39171 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 39172 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 39173 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 39174 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 39176 clk$SB_IO_IN_$glb_clk
.sym 39178 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 39179 soc.cpu.reg_out[8]
.sym 39181 soc.cpu.reg_out[5]
.sym 39182 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 39183 soc.cpu.next_pc[5]
.sym 39184 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 39188 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 39189 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 39190 soc.cpu.cpuregs_wrdata[6]
.sym 39191 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39196 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 39197 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 39199 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 39200 soc.cpu.next_pc[22]
.sym 39202 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 39203 soc.cpu.cpuregs_wrdata[15]
.sym 39204 soc.cpu.irq_pending[9]
.sym 39205 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39206 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 39207 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 39208 soc.cpu.reg_out[11]
.sym 39209 soc.cpu.cpuregs_wrdata[9]
.sym 39210 soc.cpu.reg_pc[11]
.sym 39211 soc.cpu.pcpi_rs2[18]
.sym 39212 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 39213 soc.cpu.next_pc[25]
.sym 39219 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 39220 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39221 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39224 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 39225 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39226 soc.cpu.decoded_imm[9]
.sym 39227 soc.cpu.alu_out_q[12]
.sym 39228 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39230 soc.cpu.alu_out_q[5]
.sym 39231 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2]
.sym 39232 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 39234 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 39235 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 39236 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 39237 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 39238 soc.cpu.reg_out[5]
.sym 39239 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39240 soc.cpu.cpu_state[2]
.sym 39241 soc.cpu.cpu_state[3]
.sym 39246 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 39247 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 39248 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 39249 soc.cpu.latched_stalu
.sym 39250 soc.cpu.reg_out[12]
.sym 39252 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 39253 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39254 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 39255 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 39258 soc.cpu.reg_out[5]
.sym 39259 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39260 soc.cpu.latched_stalu
.sym 39261 soc.cpu.alu_out_q[5]
.sym 39264 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 39265 soc.cpu.decoded_imm[9]
.sym 39266 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 39270 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 39271 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 39272 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 39273 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 39276 soc.cpu.cpu_state[3]
.sym 39277 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 39278 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39279 soc.cpu.cpu_state[2]
.sym 39282 soc.cpu.cpu_state[2]
.sym 39283 soc.cpu.cpu_state[3]
.sym 39284 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2]
.sym 39285 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39288 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39289 soc.cpu.latched_stalu
.sym 39290 soc.cpu.reg_out[12]
.sym 39291 soc.cpu.alu_out_q[12]
.sym 39294 soc.cpu.reg_out[5]
.sym 39295 soc.cpu.alu_out_q[5]
.sym 39296 soc.cpu.latched_stalu
.sym 39297 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39298 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39299 clk$SB_IO_IN_$glb_clk
.sym 39301 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[2]
.sym 39302 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 39303 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 39304 soc.cpu.reg_out[6]
.sym 39305 soc.cpu.reg_out[9]
.sym 39306 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 39307 soc.cpu.next_pc[9]
.sym 39308 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 39312 soc.cpu.decoded_imm[26]
.sym 39313 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 39315 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 39317 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 39322 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 39323 soc.cpu.next_pc[26]
.sym 39324 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39325 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 39326 soc.cpu.decoded_imm[6]
.sym 39327 soc.cpu.cpu_state[3]
.sym 39328 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 39329 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 39330 soc.cpu.alu_out_q[1]
.sym 39331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1]
.sym 39332 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 39333 soc.cpu.cpu_state[3]
.sym 39334 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 39335 soc.cpu.latched_stalu
.sym 39343 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 39344 soc.cpu.cpu_state[3]
.sym 39346 soc.cpu.alu_out_q[15]
.sym 39347 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 39348 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[2]
.sym 39350 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 39352 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 39353 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39354 soc.cpu.alu_out_q[15]
.sym 39355 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 39356 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39358 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 39359 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39360 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 39361 soc.cpu.reg_out[15]
.sym 39363 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 39364 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[2]
.sym 39367 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 39368 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 39369 soc.cpu.latched_stalu
.sym 39370 soc.cpu.cpu_state[2]
.sym 39371 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 39372 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39373 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39376 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 39377 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[2]
.sym 39378 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39381 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 39382 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 39383 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39384 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 39387 soc.cpu.latched_stalu
.sym 39388 soc.cpu.reg_out[15]
.sym 39389 soc.cpu.alu_out_q[15]
.sym 39390 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[2]
.sym 39394 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 39395 soc.cpu.cpu_state[2]
.sym 39396 soc.cpu.cpu_state[3]
.sym 39402 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 39405 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 39406 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39407 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 39408 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39411 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 39412 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39413 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 39414 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 39417 soc.cpu.reg_out[15]
.sym 39418 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39419 soc.cpu.alu_out_q[15]
.sym 39420 soc.cpu.latched_stalu
.sym 39421 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 39422 clk$SB_IO_IN_$glb_clk
.sym 39423 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39424 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 39425 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[2]
.sym 39426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 39427 soc.cpu.reg_out[15]
.sym 39428 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 39429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3[2]
.sym 39430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 39431 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 39434 soc.cpu.decoded_imm[31]
.sym 39436 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 39437 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 39438 iomem_addr[31]
.sym 39439 soc.cpu.decoded_imm[14]
.sym 39441 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39444 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 39446 soc.cpu.reg_pc[12]
.sym 39448 soc.cpu.cpuregs_wrdata[10]
.sym 39449 soc.cpu.alu_out_q[9]
.sym 39450 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 39451 soc.cpu.alu_out_q[31]
.sym 39452 soc.cpu.reg_pc[10]
.sym 39453 soc.cpu.irq_mask[2]
.sym 39454 soc.cpu.reg_pc[5]
.sym 39455 soc.cpu.reg_pc[2]
.sym 39456 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 39457 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 39458 soc.cpu.alu_out_q[10]
.sym 39459 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[2]
.sym 39465 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 39466 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 39467 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 39468 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 39469 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 39472 soc.cpu.alu_out_q[11]
.sym 39473 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 39474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 39478 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39479 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 39480 soc.cpu.reg_out[11]
.sym 39481 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39482 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39483 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 39484 soc.cpu.reg_out[1]
.sym 39485 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39486 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 39487 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 39488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 39489 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 39490 soc.cpu.alu_out_q[1]
.sym 39491 soc.cpu.cpu_state[2]
.sym 39492 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 39493 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39494 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 39495 soc.cpu.latched_stalu
.sym 39496 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39498 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 39499 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39500 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 39501 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39504 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 39505 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 39506 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 39507 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 39510 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39511 soc.cpu.reg_out[1]
.sym 39512 soc.cpu.alu_out_q[1]
.sym 39513 soc.cpu.latched_stalu
.sym 39516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 39518 soc.cpu.cpu_state[2]
.sym 39519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 39522 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 39523 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 39524 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39525 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 39528 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39529 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 39530 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 39531 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39534 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39535 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 39536 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 39537 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39540 soc.cpu.alu_out_q[11]
.sym 39541 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39542 soc.cpu.latched_stalu
.sym 39543 soc.cpu.reg_out[11]
.sym 39545 clk$SB_IO_IN_$glb_clk
.sym 39546 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39547 soc.cpu.reg_pc[10]
.sym 39548 soc.cpu.reg_pc[5]
.sym 39549 soc.cpu.reg_pc[9]
.sym 39550 soc.cpu.reg_pc[14]
.sym 39551 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 39552 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 39553 soc.cpu.reg_pc[11]
.sym 39554 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 39558 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 39559 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 39560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 39563 soc.cpu.reg_pc[20]
.sym 39564 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 39565 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 39566 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 39567 soc.cpu.reg_out[11]
.sym 39568 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 39569 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 39570 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 39571 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 39572 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 39573 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 39574 soc.cpu.alu_out_q[22]
.sym 39575 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 39576 soc.cpu.reg_pc[8]
.sym 39577 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 39578 soc.cpu.decoded_imm[2]
.sym 39579 soc.cpu.reg_pc[7]
.sym 39580 soc.cpu.decoded_imm[4]
.sym 39581 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 39582 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39588 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 39589 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 39590 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 39591 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 39593 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 39594 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 39595 soc.cpu.irq_pending[22]
.sym 39596 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 39597 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 39598 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 39600 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 39601 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 39602 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 39603 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 39604 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 39605 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 39606 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 39607 soc.cpu.cpu_state[4]
.sym 39608 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 39609 soc.cpu.irq_pending[2]
.sym 39610 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 39611 soc.cpu.irq_mask[22]
.sym 39613 soc.cpu.irq_mask[2]
.sym 39616 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 39617 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 39618 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 39619 soc.cpu.cpu_state[3]
.sym 39622 soc.cpu.irq_mask[22]
.sym 39624 soc.cpu.irq_pending[22]
.sym 39627 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 39628 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 39629 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 39630 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 39633 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 39634 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 39635 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 39636 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 39639 soc.cpu.cpu_state[4]
.sym 39640 soc.cpu.cpu_state[3]
.sym 39641 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 39642 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 39645 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 39646 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 39647 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 39648 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 39651 soc.cpu.irq_pending[2]
.sym 39652 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 39653 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 39654 soc.cpu.irq_mask[2]
.sym 39657 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 39658 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 39659 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 39660 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 39663 soc.cpu.irq_pending[22]
.sym 39665 soc.cpu.irq_mask[22]
.sym 39667 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 39668 clk$SB_IO_IN_$glb_clk
.sym 39669 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39670 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 39671 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 39672 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 39673 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 39674 soc.cpu.reg_pc[15]
.sym 39675 soc.cpu.reg_pc[1]
.sym 39676 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[2]
.sym 39677 soc.cpu.reg_pc[13]
.sym 39678 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 39680 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 39681 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 39682 soc.cpu.cpuregs_wrdata[6]
.sym 39683 soc.cpu.reg_pc[11]
.sym 39684 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 39685 soc.cpu.reg_pc[14]
.sym 39686 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 39687 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 39688 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 39689 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 39690 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 39693 soc.cpu.reg_pc[9]
.sym 39694 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 39695 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 39696 soc.cpu.reg_pc[14]
.sym 39697 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 39699 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 39700 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[13]
.sym 39701 soc.cpu.decoded_imm[3]
.sym 39702 soc.cpu.reg_pc[11]
.sym 39703 soc.cpu.pcpi_rs2[18]
.sym 39705 soc.cpu.irq_pending[22]
.sym 39711 soc.cpu.decoded_imm[0]
.sym 39717 soc.cpu.decoded_imm[3]
.sym 39720 soc.cpu.reg_pc[5]
.sym 39723 soc.cpu.reg_next_pc[0]
.sym 39724 soc.cpu.decoded_imm[7]
.sym 39725 soc.cpu.reg_pc[2]
.sym 39728 soc.cpu.reg_pc[6]
.sym 39732 soc.cpu.reg_pc[3]
.sym 39735 soc.cpu.reg_pc[4]
.sym 39736 soc.cpu.decoded_imm[6]
.sym 39737 soc.cpu.decoded_imm[1]
.sym 39738 soc.cpu.decoded_imm[2]
.sym 39739 soc.cpu.reg_pc[7]
.sym 39740 soc.cpu.decoded_imm[4]
.sym 39741 soc.cpu.decoded_imm[5]
.sym 39742 soc.cpu.reg_pc[1]
.sym 39743 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39745 soc.cpu.reg_next_pc[0]
.sym 39746 soc.cpu.decoded_imm[0]
.sym 39749 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39751 soc.cpu.reg_pc[1]
.sym 39752 soc.cpu.decoded_imm[1]
.sym 39753 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39755 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 39757 soc.cpu.reg_pc[2]
.sym 39758 soc.cpu.decoded_imm[2]
.sym 39759 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39761 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 39763 soc.cpu.decoded_imm[3]
.sym 39764 soc.cpu.reg_pc[3]
.sym 39765 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 39767 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 39769 soc.cpu.reg_pc[4]
.sym 39770 soc.cpu.decoded_imm[4]
.sym 39771 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 39773 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 39775 soc.cpu.reg_pc[5]
.sym 39776 soc.cpu.decoded_imm[5]
.sym 39777 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 39779 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 39781 soc.cpu.reg_pc[6]
.sym 39782 soc.cpu.decoded_imm[6]
.sym 39783 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 39785 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39787 soc.cpu.decoded_imm[7]
.sym 39788 soc.cpu.reg_pc[7]
.sym 39789 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 39793 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I0[1]
.sym 39794 soc.cpu.reg_pc[16]
.sym 39795 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I0[0]
.sym 39796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[2]
.sym 39797 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 39798 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 39799 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[0]
.sym 39800 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[1]
.sym 39806 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[2]
.sym 39812 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39814 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 39815 soc.cpu.decoded_imm[0]
.sym 39816 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 39817 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 39818 soc.cpu.decoded_imm[9]
.sym 39820 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 39821 soc.cpu.decoded_imm[16]
.sym 39822 soc.cpu.decoded_imm[6]
.sym 39823 soc.cpu.cpu_state[3]
.sym 39824 soc.cpu.reg_pc[28]
.sym 39825 soc.cpu.alu_out_q[1]
.sym 39826 soc.cpu.reg_pc[18]
.sym 39827 soc.cpu.latched_stalu
.sym 39828 soc.cpu.reg_pc[21]
.sym 39829 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39834 soc.cpu.reg_pc[12]
.sym 39838 soc.cpu.reg_pc[15]
.sym 39840 soc.cpu.decoded_imm[11]
.sym 39841 soc.cpu.reg_pc[13]
.sym 39842 soc.cpu.decoded_imm[9]
.sym 39844 soc.cpu.decoded_imm[14]
.sym 39846 soc.cpu.reg_pc[8]
.sym 39848 soc.cpu.decoded_imm[12]
.sym 39850 soc.cpu.decoded_imm[10]
.sym 39851 soc.cpu.decoded_imm[15]
.sym 39854 soc.cpu.decoded_imm[8]
.sym 39856 soc.cpu.reg_pc[14]
.sym 39860 soc.cpu.reg_pc[10]
.sym 39861 soc.cpu.reg_pc[9]
.sym 39862 soc.cpu.reg_pc[11]
.sym 39863 soc.cpu.decoded_imm[13]
.sym 39866 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 39868 soc.cpu.reg_pc[8]
.sym 39869 soc.cpu.decoded_imm[8]
.sym 39870 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39872 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 39874 soc.cpu.reg_pc[9]
.sym 39875 soc.cpu.decoded_imm[9]
.sym 39876 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 39878 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 39880 soc.cpu.reg_pc[10]
.sym 39881 soc.cpu.decoded_imm[10]
.sym 39882 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 39884 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 39886 soc.cpu.decoded_imm[11]
.sym 39887 soc.cpu.reg_pc[11]
.sym 39888 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 39890 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 39892 soc.cpu.decoded_imm[12]
.sym 39893 soc.cpu.reg_pc[12]
.sym 39894 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 39896 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 39898 soc.cpu.decoded_imm[13]
.sym 39899 soc.cpu.reg_pc[13]
.sym 39900 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 39902 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 39904 soc.cpu.decoded_imm[14]
.sym 39905 soc.cpu.reg_pc[14]
.sym 39906 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 39908 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 39910 soc.cpu.reg_pc[15]
.sym 39911 soc.cpu.decoded_imm[15]
.sym 39912 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 39916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[3]
.sym 39917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2]
.sym 39918 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 39919 soc.cpu.reg_out[18]
.sym 39920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 39921 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[3]
.sym 39922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[3]
.sym 39923 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 39926 soc.cpu.pcpi_rs2[25]
.sym 39928 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 39929 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 39931 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 39932 soc.cpu.decoded_imm[14]
.sym 39934 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 39935 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 39936 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39938 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 39939 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 39940 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 39941 soc.cpu.decoded_imm[18]
.sym 39942 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 39943 soc.cpu.alu_out_q[31]
.sym 39944 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 39945 soc.cpu.decoded_imm[17]
.sym 39946 soc.cpu.decoded_imm[29]
.sym 39947 soc.cpu.decoded_imm[22]
.sym 39948 soc.cpu.decoded_imm[5]
.sym 39949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 39951 soc.cpu.decoded_imm[20]
.sym 39952 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 39957 soc.cpu.decoded_imm[18]
.sym 39958 soc.cpu.reg_pc[23]
.sym 39961 soc.cpu.decoded_imm[23]
.sym 39962 soc.cpu.reg_pc[22]
.sym 39963 soc.cpu.decoded_imm[22]
.sym 39964 soc.cpu.decoded_imm[21]
.sym 39966 soc.cpu.reg_pc[16]
.sym 39967 soc.cpu.reg_pc[20]
.sym 39969 soc.cpu.decoded_imm[17]
.sym 39973 soc.cpu.reg_pc[19]
.sym 39975 soc.cpu.decoded_imm[20]
.sym 39977 soc.cpu.reg_pc[17]
.sym 39978 soc.cpu.decoded_imm[19]
.sym 39981 soc.cpu.decoded_imm[16]
.sym 39985 soc.cpu.reg_pc[18]
.sym 39986 soc.cpu.reg_pc[21]
.sym 39989 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 39991 soc.cpu.decoded_imm[16]
.sym 39992 soc.cpu.reg_pc[16]
.sym 39993 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 39995 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 39997 soc.cpu.reg_pc[17]
.sym 39998 soc.cpu.decoded_imm[17]
.sym 39999 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 40001 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 40003 soc.cpu.reg_pc[18]
.sym 40004 soc.cpu.decoded_imm[18]
.sym 40005 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 40007 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 40009 soc.cpu.reg_pc[19]
.sym 40010 soc.cpu.decoded_imm[19]
.sym 40011 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 40013 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 40015 soc.cpu.reg_pc[20]
.sym 40016 soc.cpu.decoded_imm[20]
.sym 40017 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 40019 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 40021 soc.cpu.reg_pc[21]
.sym 40022 soc.cpu.decoded_imm[21]
.sym 40023 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 40025 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 40027 soc.cpu.reg_pc[22]
.sym 40028 soc.cpu.decoded_imm[22]
.sym 40029 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 40031 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 40033 soc.cpu.decoded_imm[23]
.sym 40034 soc.cpu.reg_pc[23]
.sym 40035 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 40039 soc.cpu.reg_pc[19]
.sym 40040 soc.cpu.reg_pc[24]
.sym 40041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 40042 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[2]
.sym 40043 soc.cpu.reg_pc[18]
.sym 40044 soc.cpu.reg_pc[21]
.sym 40045 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 40046 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 40050 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 40051 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 40052 UART_RX_SB_LUT4_I1_I0[3]
.sym 40053 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 40054 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 40055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[2]
.sym 40056 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 40057 soc.cpu.decoded_imm[23]
.sym 40058 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 40060 soc.cpu.decoded_imm[21]
.sym 40061 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 40063 soc.cpu.reg_pc[31]
.sym 40064 soc.cpu.alu_out_q[29]
.sym 40065 soc.cpu.cpu_state[4]
.sym 40066 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 40067 soc.cpu.decoded_imm[30]
.sym 40068 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 40069 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40070 soc.cpu.decoded_imm[31]
.sym 40071 soc.cpu.irq_pending[18]
.sym 40072 soc.cpu.decoded_imm[4]
.sym 40073 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 40074 soc.cpu.alu_out_q[22]
.sym 40075 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 40081 soc.cpu.reg_pc[31]
.sym 40084 soc.cpu.decoded_imm[28]
.sym 40085 soc.cpu.reg_pc[27]
.sym 40086 soc.cpu.reg_pc[26]
.sym 40091 soc.cpu.decoded_imm[24]
.sym 40093 soc.cpu.decoded_imm[30]
.sym 40094 soc.cpu.reg_pc[28]
.sym 40097 soc.cpu.reg_pc[24]
.sym 40099 soc.cpu.decoded_imm[26]
.sym 40100 soc.cpu.decoded_imm[27]
.sym 40101 soc.cpu.reg_pc[30]
.sym 40102 soc.cpu.reg_pc[25]
.sym 40106 soc.cpu.decoded_imm[29]
.sym 40107 soc.cpu.reg_pc[29]
.sym 40109 soc.cpu.decoded_imm[31]
.sym 40110 soc.cpu.decoded_imm[25]
.sym 40112 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 40114 soc.cpu.reg_pc[24]
.sym 40115 soc.cpu.decoded_imm[24]
.sym 40116 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 40118 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 40120 soc.cpu.reg_pc[25]
.sym 40121 soc.cpu.decoded_imm[25]
.sym 40122 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 40124 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 40126 soc.cpu.decoded_imm[26]
.sym 40127 soc.cpu.reg_pc[26]
.sym 40128 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 40130 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 40132 soc.cpu.decoded_imm[27]
.sym 40133 soc.cpu.reg_pc[27]
.sym 40134 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 40136 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 40138 soc.cpu.reg_pc[28]
.sym 40139 soc.cpu.decoded_imm[28]
.sym 40140 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 40142 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 40144 soc.cpu.reg_pc[29]
.sym 40145 soc.cpu.decoded_imm[29]
.sym 40146 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 40148 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 40150 soc.cpu.reg_pc[30]
.sym 40151 soc.cpu.decoded_imm[30]
.sym 40152 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 40155 soc.cpu.reg_pc[31]
.sym 40156 soc.cpu.decoded_imm[31]
.sym 40158 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 40162 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[2]
.sym 40163 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 40164 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 40165 soc.cpu.reg_pc[29]
.sym 40166 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[2]
.sym 40167 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 40168 soc.cpu.reg_pc[25]
.sym 40169 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 40174 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40175 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 40177 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40179 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 40180 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 40181 soc.cpu.reg_pc[19]
.sym 40183 soc.cpu.reg_pc[24]
.sym 40186 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 40187 soc.cpu.reg_pc[30]
.sym 40188 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 40189 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 40190 soc.cpu.pcpi_rs2[18]
.sym 40191 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 40192 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40193 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 40194 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 40195 soc.cpu.alu_out_q[24]
.sym 40196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 40197 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 40205 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40206 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 40207 soc.cpu.cpu_state[2]
.sym 40208 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 40209 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 40210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[3]
.sym 40211 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[2]
.sym 40212 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 40214 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 40215 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 40216 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 40217 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 40218 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40219 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[2]
.sym 40220 soc.cpu.cpu_state[3]
.sym 40221 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 40222 soc.cpu.irq_pending[20]
.sym 40223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]
.sym 40224 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 40225 soc.cpu.cpu_state[4]
.sym 40226 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 40229 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 40231 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40233 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 40234 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 40236 soc.cpu.cpu_state[4]
.sym 40237 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 40238 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 40239 soc.cpu.cpu_state[3]
.sym 40242 soc.cpu.cpu_state[3]
.sym 40243 soc.cpu.cpu_state[2]
.sym 40244 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 40245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]
.sym 40251 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 40254 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 40255 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40256 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 40257 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 40261 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 40262 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 40263 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[2]
.sym 40266 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 40267 soc.cpu.cpu_state[4]
.sym 40268 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[3]
.sym 40269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[2]
.sym 40272 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 40273 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40274 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40275 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 40278 soc.cpu.cpu_state[3]
.sym 40279 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 40280 soc.cpu.irq_pending[20]
.sym 40281 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 40282 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 40283 clk$SB_IO_IN_$glb_clk
.sym 40284 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40285 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 40286 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[2]
.sym 40287 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 40288 soc.cpu.reg_out[30]
.sym 40289 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[2]
.sym 40290 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[3]
.sym 40291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 40292 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 40298 soc.cpu.reg_pc[25]
.sym 40299 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 40300 soc.cpu.reg_pc[29]
.sym 40301 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40302 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 40303 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 40304 soc.cpu.decoded_imm_j[11]
.sym 40306 soc.cpu.alu_out_q[20]
.sym 40307 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 40308 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40309 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40310 soc.cpu.cpu_state[3]
.sym 40311 soc.cpu.reg_pc[28]
.sym 40312 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[3]
.sym 40313 soc.cpu.reg_pc[30]
.sym 40314 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 40315 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 40316 soc.cpu.cpu_state[3]
.sym 40317 soc.cpu.decoded_imm[9]
.sym 40318 soc.cpu.decoded_imm[6]
.sym 40319 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40320 soc.cpu.reg_out[23]
.sym 40326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 40327 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 40328 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40329 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 40330 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 40331 soc.cpu.irq_pending[23]
.sym 40332 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 40333 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 40334 soc.cpu.cpu_state[4]
.sym 40337 soc.cpu.irq_pending[20]
.sym 40338 soc.cpu.irq_pending[18]
.sym 40341 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40342 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40345 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 40346 soc.cpu.irq_mask[18]
.sym 40348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 40349 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 40350 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40351 soc.cpu.cpu_state[3]
.sym 40352 soc.cpu.irq_pending[22]
.sym 40353 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 40354 soc.cpu.irq_pending[19]
.sym 40357 soc.cpu.irq_pending[21]
.sym 40359 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 40360 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 40362 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40365 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 40366 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40367 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 40368 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40371 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 40372 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 40373 soc.cpu.irq_mask[18]
.sym 40374 soc.cpu.irq_pending[18]
.sym 40378 soc.cpu.irq_mask[18]
.sym 40379 soc.cpu.irq_pending[18]
.sym 40380 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40385 soc.cpu.irq_mask[18]
.sym 40386 soc.cpu.irq_pending[18]
.sym 40389 soc.cpu.irq_pending[23]
.sym 40390 soc.cpu.irq_pending[20]
.sym 40391 soc.cpu.irq_pending[22]
.sym 40392 soc.cpu.irq_pending[21]
.sym 40395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 40396 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 40397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 40398 soc.cpu.irq_pending[19]
.sym 40401 soc.cpu.cpu_state[4]
.sym 40402 soc.cpu.cpu_state[3]
.sym 40403 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 40404 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 40405 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40406 clk$SB_IO_IN_$glb_clk
.sym 40407 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40408 soc.cpu.reg_pc[30]
.sym 40409 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 40410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.sym 40411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1[3]
.sym 40412 soc.cpu.reg_pc[31]
.sym 40413 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[2]
.sym 40414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[3]
.sym 40415 soc.cpu.reg_pc[28]
.sym 40416 soc.cpu.reg_out[19]
.sym 40420 soc.cpu.mem_do_rinst
.sym 40421 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40422 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 40423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[1]
.sym 40424 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 40425 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 40426 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 40427 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 40428 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 40429 soc.cpu.latched_stalu
.sym 40430 soc.cpu.cpu_state[6]
.sym 40431 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 40432 soc.cpu.decoded_imm[5]
.sym 40433 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 40434 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 40436 soc.cpu.alu_out_q[31]
.sym 40437 soc.cpu.irq_pending[27]
.sym 40439 soc.cpu.decoded_imm[22]
.sym 40440 soc.cpu.irq_pending[19]
.sym 40441 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 40442 soc.cpu.decoded_imm[29]
.sym 40443 soc.cpu.decoded_imm[20]
.sym 40450 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 40451 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 40452 soc.cpu.irq_pending[30]
.sym 40453 soc.cpu.irq_pending[18]
.sym 40454 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 40455 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 40456 soc.cpu.irq_pending[31]
.sym 40458 soc.cpu.latched_stalu
.sym 40459 soc.cpu.irq_pending[16]
.sym 40460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 40461 soc.cpu.irq_pending[27]
.sym 40462 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 40463 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40464 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 40466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 40467 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 40468 soc.cpu.cpu_state[4]
.sym 40469 soc.cpu.irq_pending[19]
.sym 40470 soc.cpu.cpu_state[3]
.sym 40471 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 40472 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 40473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 40474 soc.cpu.irq_pending[29]
.sym 40475 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[0]
.sym 40476 soc.cpu.cpu_state[3]
.sym 40477 soc.cpu.alu_out_q[23]
.sym 40478 soc.cpu.irq_pending[28]
.sym 40480 soc.cpu.reg_out[23]
.sym 40482 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 40483 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 40484 soc.cpu.cpu_state[3]
.sym 40485 soc.cpu.irq_pending[30]
.sym 40488 soc.cpu.irq_pending[31]
.sym 40489 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 40490 soc.cpu.cpu_state[3]
.sym 40491 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 40494 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 40495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 40496 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 40497 soc.cpu.irq_pending[27]
.sym 40500 soc.cpu.cpu_state[4]
.sym 40501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 40502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 40503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 40506 soc.cpu.latched_stalu
.sym 40507 soc.cpu.alu_out_q[23]
.sym 40508 soc.cpu.reg_out[23]
.sym 40509 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40512 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 40513 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 40514 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 40515 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 40518 soc.cpu.irq_pending[28]
.sym 40519 soc.cpu.irq_pending[31]
.sym 40520 soc.cpu.irq_pending[29]
.sym 40521 soc.cpu.irq_pending[30]
.sym 40524 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[0]
.sym 40525 soc.cpu.irq_pending[18]
.sym 40526 soc.cpu.irq_pending[16]
.sym 40527 soc.cpu.irq_pending[19]
.sym 40531 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0]
.sym 40532 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3[3]
.sym 40533 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 40534 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 40535 soc.cpu.decoded_imm[6]
.sym 40536 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 40537 soc.cpu.decoded_imm[5]
.sym 40538 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 40540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 40542 COLHI$SB_IO_OUT
.sym 40543 soc.cpu.next_pc[29]
.sym 40544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[3]
.sym 40546 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 40547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[1]
.sym 40548 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 40549 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 40551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 40552 UART_RX_SB_LUT4_I1_I0[3]
.sym 40553 soc.cpu.decoded_imm[12]
.sym 40554 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 40556 soc.cpu.decoded_imm[4]
.sym 40557 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 40558 soc.cpu.decoded_imm[30]
.sym 40559 soc.cpu.reg_pc[31]
.sym 40560 soc.cpu.irq_pending[29]
.sym 40561 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 40562 soc.cpu.decoded_imm[31]
.sym 40563 soc.cpu.decoded_imm_j[5]
.sym 40564 soc.cpu.alu_out_q[29]
.sym 40565 soc.cpu.alu_out_q[28]
.sym 40566 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40572 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40573 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 40574 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40577 soc.cpu.irq_mask[30]
.sym 40581 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 40582 soc.cpu.irq_mask[31]
.sym 40585 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 40586 soc.cpu.irq_mask[26]
.sym 40587 soc.cpu.irq_pending[31]
.sym 40589 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 40590 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40592 soc.cpu.irq_pending[19]
.sym 40594 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40595 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 40597 soc.cpu.irq_pending[28]
.sym 40598 soc.cpu.irq_mask[19]
.sym 40599 soc.cpu.irq_pending[30]
.sym 40600 soc.cpu.irq_mask[28]
.sym 40602 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 40605 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40606 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 40607 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40608 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 40613 soc.cpu.irq_mask[31]
.sym 40614 soc.cpu.irq_pending[31]
.sym 40617 soc.cpu.irq_pending[28]
.sym 40618 soc.cpu.irq_mask[19]
.sym 40619 soc.cpu.irq_pending[19]
.sym 40620 soc.cpu.irq_mask[28]
.sym 40624 soc.cpu.irq_pending[30]
.sym 40625 soc.cpu.irq_mask[30]
.sym 40629 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 40630 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 40631 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 40632 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 40635 soc.cpu.irq_mask[26]
.sym 40638 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40641 soc.cpu.irq_pending[30]
.sym 40642 soc.cpu.irq_mask[30]
.sym 40648 soc.cpu.irq_pending[31]
.sym 40649 soc.cpu.irq_mask[31]
.sym 40651 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40652 clk$SB_IO_IN_$glb_clk
.sym 40653 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40654 soc.cpu.next_pc[25]
.sym 40655 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 40656 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 40657 soc.cpu.decoded_imm[22]
.sym 40658 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 40659 soc.cpu.decoded_imm[20]
.sym 40660 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[2]
.sym 40661 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[2]
.sym 40662 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 40666 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 40667 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 40668 soc.cpu.cpuregs_raddr2[2]
.sym 40670 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40671 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 40672 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40674 soc.cpu.latched_stalu
.sym 40675 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 40676 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 40677 soc.cpu.cpuregs_waddr[4]
.sym 40678 soc.cpu.irq_pending[19]
.sym 40680 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40681 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 40683 soc.cpu.irq_pending[28]
.sym 40684 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40685 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 40686 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 40687 soc.cpu.alu_out_q[24]
.sym 40688 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 40689 soc.cpu.irq_mask[27]
.sym 40697 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40700 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40701 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 40703 soc.cpu.mem_rdata_q[29]
.sym 40705 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 40707 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 40708 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 40709 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 40710 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40711 soc.cpu.irq_mask[29]
.sym 40712 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 40713 soc.cpu.irq_pending[29]
.sym 40715 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 40718 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40720 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 40721 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 40723 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40724 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 40725 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 40728 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 40729 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 40730 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 40731 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 40734 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 40735 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 40736 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 40737 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 40740 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 40741 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40742 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 40743 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40746 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 40747 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 40748 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 40749 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 40752 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40753 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 40754 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 40755 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 40758 soc.cpu.mem_rdata_q[29]
.sym 40759 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 40760 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 40761 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 40764 soc.cpu.irq_pending[29]
.sym 40766 soc.cpu.irq_mask[29]
.sym 40770 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40771 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 40772 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 40773 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 40774 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40775 clk$SB_IO_IN_$glb_clk
.sym 40776 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 40777 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 40778 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 40779 soc.cpu.irq_pending[29]
.sym 40780 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[2]
.sym 40781 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1[1]
.sym 40782 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 40783 soc.cpu.irq_pending[19]
.sym 40784 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40789 soc.cpu.mem_rdata_q[29]
.sym 40790 soc.cpu.cpuregs_raddr2[1]
.sym 40791 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 40793 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 40794 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 40795 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 40796 soc.cpu.cpuregs_raddr2[4]
.sym 40798 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 40799 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 40800 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 40801 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 40804 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 40805 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 40806 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40807 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[2]
.sym 40808 soc.cpu.irq_mask[28]
.sym 40810 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 40819 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40821 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 40822 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 40825 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 40826 soc.cpu.latched_stalu
.sym 40827 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40828 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 40829 soc.cpu.reg_out[28]
.sym 40830 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 40831 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 40833 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 40834 soc.cpu.reg_out[25]
.sym 40835 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40836 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40837 soc.cpu.alu_out_q[28]
.sym 40838 soc.cpu.irq_pending[25]
.sym 40841 soc.cpu.irq_pending[24]
.sym 40842 soc.cpu.cpu_state[3]
.sym 40843 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 40844 soc.cpu.alu_out_q[25]
.sym 40845 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 40847 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40848 soc.cpu.irq_pending[27]
.sym 40849 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40852 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 40853 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 40854 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 40857 soc.cpu.irq_pending[24]
.sym 40858 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40859 soc.cpu.irq_pending[27]
.sym 40860 soc.cpu.irq_pending[25]
.sym 40863 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 40864 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40865 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 40866 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40869 soc.cpu.cpu_state[3]
.sym 40870 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 40871 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 40872 soc.cpu.irq_pending[25]
.sym 40875 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40876 soc.cpu.alu_out_q[28]
.sym 40877 soc.cpu.reg_out[28]
.sym 40878 soc.cpu.latched_stalu
.sym 40881 soc.cpu.alu_out_q[25]
.sym 40882 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40883 soc.cpu.latched_stalu
.sym 40884 soc.cpu.reg_out[25]
.sym 40887 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 40888 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40889 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40890 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 40893 soc.cpu.latched_stalu
.sym 40894 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40895 soc.cpu.alu_out_q[28]
.sym 40896 soc.cpu.reg_out[28]
.sym 40898 clk$SB_IO_IN_$glb_clk
.sym 40899 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40901 COMM[2]$SB_IO_OUT
.sym 40902 soc.cpu.irq_pending[28]
.sym 40903 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 40904 soc.cpu.irq_pending[25]
.sym 40906 soc.cpu.irq_pending[27]
.sym 40907 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 40913 soc.cpu.irq_pending[19]
.sym 40915 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 40916 soc.cpu.mem_rdata_q[29]
.sym 40917 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40919 soc.cpu.cpuregs_waddr[4]
.sym 40920 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40921 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 40922 soc.cpu.latched_stalu
.sym 40929 soc.cpu.irq_pending[27]
.sym 40932 soc.cpu.irq_pending[19]
.sym 40933 soc.cpu.irq_mask[26]
.sym 40935 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40943 soc.cpu.decoded_imm[25]
.sym 40944 COLHI_SB_LUT4_O_I2[0]
.sym 40945 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 40946 COLHI_SB_LUT4_O_I2[1]
.sym 40948 soc.cpu.irq_mask[25]
.sym 40952 soc.cpu.irq_mask[24]
.sym 40953 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40954 soc.cpu.irq_mask[28]
.sym 40958 soc.cpu.irq_mask[27]
.sym 40959 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40960 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 40961 soc.cpu.irq_pending[25]
.sym 40962 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40965 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 40967 soc.cpu.irq_pending[28]
.sym 40968 soc.cpu.irq_pending[24]
.sym 40969 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 40971 soc.cpu.irq_pending[27]
.sym 40975 COLHI_SB_LUT4_O_I2[1]
.sym 40977 COLHI_SB_LUT4_O_I2[0]
.sym 40980 soc.cpu.irq_pending[27]
.sym 40981 soc.cpu.irq_mask[24]
.sym 40982 soc.cpu.irq_mask[27]
.sym 40983 soc.cpu.irq_pending[24]
.sym 40986 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 40987 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40989 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 40992 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 40994 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 40995 soc.cpu.decoded_imm[25]
.sym 40999 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 41000 soc.cpu.irq_mask[28]
.sym 41001 soc.cpu.irq_pending[28]
.sym 41005 soc.cpu.irq_pending[25]
.sym 41006 soc.cpu.irq_mask[25]
.sym 41016 COLHI_SB_LUT4_O_I2[0]
.sym 41020 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 41021 clk$SB_IO_IN_$glb_clk
.sym 41035 soc.cpu.decoded_imm[27]
.sym 41037 soc.cpu.decoded_imm[25]
.sym 41038 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 41039 COLHI_SB_LUT4_O_I2[1]
.sym 41040 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 41041 soc.cpu.decoded_imm[23]
.sym 41042 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 41043 soc.cpu.decoded_imm[21]
.sym 41044 COMM[2]$SB_IO_OUT
.sym 41046 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 41055 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 41071 gpio_in[0]
.sym 41091 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 41117 gpio_in[0]
.sym 41143 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 41144 clk$SB_IO_IN_$glb_clk
.sym 41151 $PACKER_GND_NET
.sym 41154 soc.cpu.cpuregs_waddr[0]
.sym 41156 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 41157 $PACKER_GND_NET
.sym 41159 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41163 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 41164 SEG[1]$SB_IO_OUT
.sym 41165 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 41191 COMM[2]$SB_IO_OUT
.sym 41194 COLHI_SB_LUT4_O_I2[1]
.sym 41209 COMM[2]$SB_IO_OUT
.sym 41210 COLHI_SB_LUT4_O_I2[1]
.sym 41246 DBG[1]$SB_IO_OUT
.sym 41247 gpio_out[7]
.sym 41248 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 41249 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 41252 DBG[3]$SB_IO_OUT
.sym 41253 gpio_out[5]
.sym 41269 soc.cpu.cpu_state[2]
.sym 41270 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 41374 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 41375 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 41377 gpio_out[6]
.sym 41378 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 41379 DBG[2]$SB_IO_OUT
.sym 41380 gpio_out[4]
.sym 41381 DBG[0]$SB_IO_OUT
.sym 41387 DBG[3]$SB_IO_OUT
.sym 41393 DBG[1]$SB_IO_OUT
.sym 41394 iomem_wdata[25]
.sym 41409 iomem_wdata[1]
.sym 41414 iomem_wdata[15]
.sym 41416 iomem_wdata[3]
.sym 41422 gpio_out_SB_DFFESR_Q_E
.sym 41426 gpio_out_SB_DFFESR_Q_9_E
.sym 41427 iomem_wdata[0]
.sym 41436 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41440 iomem_wdata[6]
.sym 41451 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 41458 gpio_out[11]
.sym 41461 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41463 iomem_wdata[11]
.sym 41467 gpio_out[15]
.sym 41469 iomem_wdata[15]
.sym 41478 gpio_out_SB_DFFESR_Q_E
.sym 41486 iomem_wdata[15]
.sym 41520 gpio_out[15]
.sym 41521 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41522 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 41523 gpio_out[11]
.sym 41528 iomem_wdata[11]
.sym 41530 gpio_out_SB_DFFESR_Q_E
.sym 41531 clk$SB_IO_IN_$glb_clk
.sym 41532 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41542 DBG[2]$SB_IO_OUT
.sym 41545 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 41547 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41550 DBG[0]$SB_IO_OUT
.sym 41551 iomem_wdata[10]
.sym 41554 iomem_wdata[2]
.sym 41556 iomem_wdata[13]
.sym 41567 soc.cpu.irq_pending[5]
.sym 41583 soc.cpu.irq_mask[3]
.sym 41584 soc.cpu.irq_mask[5]
.sym 41585 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 41586 soc.cpu.irq_pending[3]
.sym 41599 soc.cpu.irq_pending[5]
.sym 41614 soc.cpu.irq_pending[5]
.sym 41615 soc.cpu.irq_mask[5]
.sym 41631 soc.cpu.irq_mask[3]
.sym 41634 soc.cpu.irq_pending[3]
.sym 41653 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 41654 clk$SB_IO_IN_$glb_clk
.sym 41655 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41667 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 41672 iomem_wdata[9]
.sym 41674 iomem_wdata[3]
.sym 41676 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 41678 soc.cpu.irq_pending[3]
.sym 41679 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 41680 iomem_wdata[31]
.sym 41681 iomem_wdata[4]
.sym 41682 soc.cpu.mem_la_wdata[5]
.sym 41684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 41685 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 41686 iomem_wdata[15]
.sym 41688 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 41689 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 41690 iomem_wdata[29]
.sym 41691 iomem_addr[6]
.sym 41698 soc.cpu.irq_pending[5]
.sym 41699 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 41700 soc.simpleuart.send_pattern[2]
.sym 41704 soc.cpu.cpu_state[2]
.sym 41707 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 41709 soc.cpu.irq_pending[3]
.sym 41710 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 41712 iomem_wdata[0]
.sym 41713 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 41714 soc.cpu.irq_mask[3]
.sym 41715 soc.cpu.irq_mask[5]
.sym 41716 soc.cpu.cpuregs_rs1[4]
.sym 41717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 41722 soc.simpleuart.send_pattern[1]
.sym 41724 UART_TX_SB_DFFESS_Q_E
.sym 41726 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 41731 soc.cpu.irq_mask[3]
.sym 41733 soc.cpu.irq_pending[3]
.sym 41737 iomem_wdata[0]
.sym 41738 soc.simpleuart.send_pattern[2]
.sym 41739 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 41749 soc.simpleuart.send_pattern[1]
.sym 41751 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 41755 soc.cpu.cpuregs_rs1[4]
.sym 41756 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 41760 soc.cpu.irq_pending[5]
.sym 41763 soc.cpu.irq_mask[5]
.sym 41766 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 41767 soc.cpu.cpu_state[2]
.sym 41768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 41769 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 41776 UART_TX_SB_DFFESS_Q_E
.sym 41777 clk$SB_IO_IN_$glb_clk
.sym 41778 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 41789 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 41798 soc.cpu.trap_SB_LUT4_I2_O
.sym 41799 UART_TX$SB_IO_OUT
.sym 41800 soc.cpu.cpu_state[2]
.sym 41802 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 41803 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 41804 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 41805 UART_TX_SB_DFFESS_Q_E
.sym 41806 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 41808 iomem_wdata[31]
.sym 41809 soc.cpu.next_pc[5]
.sym 41810 UART_TX_SB_DFFESS_Q_E
.sym 41811 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 41812 iomem_addr[16]
.sym 41813 soc.simpleuart.send_pattern[8]
.sym 41814 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 41820 soc.simpleuart.send_pattern[7]
.sym 41822 soc.simpleuart.send_pattern[5]
.sym 41824 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 41826 soc.simpleuart.send_pattern[6]
.sym 41828 iomem_wdata[3]
.sym 41829 soc.simpleuart.send_pattern[4]
.sym 41830 soc.cpu.irq_pending[5]
.sym 41831 UART_TX_SB_DFFESS_Q_E
.sym 41832 iomem_wdata[5]
.sym 41835 iomem_wdata[1]
.sym 41836 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 41837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 41839 soc.simpleuart.send_pattern[8]
.sym 41840 soc.simpleuart.send_pattern[3]
.sym 41841 iomem_wdata[4]
.sym 41843 iomem_wdata[2]
.sym 41845 iomem_wdata[6]
.sym 41846 soc.cpu.cpu_state[2]
.sym 41848 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 41850 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[1]
.sym 41851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 41854 soc.simpleuart.send_pattern[8]
.sym 41855 iomem_wdata[6]
.sym 41856 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 41859 iomem_wdata[3]
.sym 41861 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 41862 soc.simpleuart.send_pattern[5]
.sym 41866 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 41867 soc.simpleuart.send_pattern[6]
.sym 41868 iomem_wdata[4]
.sym 41871 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 41872 soc.simpleuart.send_pattern[3]
.sym 41874 iomem_wdata[1]
.sym 41877 soc.simpleuart.send_pattern[4]
.sym 41878 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 41880 iomem_wdata[2]
.sym 41883 soc.cpu.cpu_state[2]
.sym 41885 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[1]
.sym 41886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 41889 soc.simpleuart.send_pattern[7]
.sym 41890 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 41892 iomem_wdata[5]
.sym 41895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 41896 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 41897 soc.cpu.irq_pending[5]
.sym 41899 UART_TX_SB_DFFESS_Q_E
.sym 41900 clk$SB_IO_IN_$glb_clk
.sym 41901 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 41908 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 41909 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 41915 iomem_addr[20]
.sym 41917 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 41921 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 41923 iomem_wdata[22]
.sym 41926 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 41927 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 41928 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 41929 iomem_addr[6]
.sym 41930 $PACKER_VCC_NET
.sym 41931 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 41932 soc.cpu.cpu_state[2]
.sym 41933 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 41934 iomem_wdata[31]
.sym 41935 iomem_addr[7]
.sym 41945 soc.cpu.mem_la_wdata[7]
.sym 41947 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[3]
.sym 41948 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 41950 soc.cpu.pcpi_rs2[15]
.sym 41952 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 41954 soc.cpu.mem_la_wdata[5]
.sym 41956 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 41959 soc.cpu.pcpi_rs2[21]
.sym 41962 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 41963 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 41966 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 41970 soc.cpu.trap_SB_LUT4_I2_O
.sym 41974 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 41976 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[3]
.sym 41977 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 41978 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 41979 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 41982 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 41983 soc.cpu.pcpi_rs2[21]
.sym 41984 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 41985 soc.cpu.mem_la_wdata[5]
.sym 41989 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 41990 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 41991 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 41994 soc.cpu.pcpi_rs2[15]
.sym 41995 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[3]
.sym 41996 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 42000 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 42001 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 42002 soc.cpu.mem_la_wdata[7]
.sym 42003 soc.cpu.pcpi_rs2[15]
.sym 42006 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 42007 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 42008 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 42009 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 42018 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 42019 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 42020 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 42021 soc.cpu.mem_la_wdata[5]
.sym 42022 soc.cpu.trap_SB_LUT4_I2_O
.sym 42023 clk$SB_IO_IN_$glb_clk
.sym 42025 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 42026 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 42027 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 42028 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 42029 iomem_addr[16]
.sym 42030 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 42031 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 42032 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 42038 iomem_wdata[2]
.sym 42039 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 42040 iomem_wdata[10]
.sym 42041 iomem_wdata[21]
.sym 42046 soc.cpu.pcpi_rs2[15]
.sym 42048 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 42049 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 42050 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 42052 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 42053 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[2]
.sym 42054 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[3]
.sym 42055 iomem_addr[6]
.sym 42056 iomem_wdata[29]
.sym 42057 iomem_addr[5]
.sym 42058 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[3]
.sym 42059 soc.cpu.reg_pc[2]
.sym 42060 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 42067 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 42068 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 42071 soc.cpu.cpu_state[4]
.sym 42072 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 42075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 42077 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 42081 soc.cpu.next_pc[5]
.sym 42084 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 42088 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 42092 soc.cpu.cpu_state[2]
.sym 42094 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 42099 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 42100 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 42101 soc.cpu.next_pc[5]
.sym 42102 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 42111 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 42113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 42114 soc.cpu.cpu_state[2]
.sym 42135 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 42137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 42138 soc.cpu.cpu_state[4]
.sym 42145 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 42146 clk$SB_IO_IN_$glb_clk
.sym 42148 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 42149 iomem_addr[12]
.sym 42150 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 42151 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 42152 iomem_addr[7]
.sym 42153 iomem_addr[10]
.sym 42154 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 42158 soc.cpu.reg_pc[5]
.sym 42159 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 42160 iomem_addr[5]
.sym 42161 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 42163 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 42164 iomem_wdata[17]
.sym 42167 iomem_wdata[15]
.sym 42172 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 42173 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 42174 soc.cpu.mem_la_wdata[5]
.sym 42175 iomem_addr[10]
.sym 42176 soc.cpu.irq_pending[15]
.sym 42177 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 42178 soc.cpu.pcpi_rs2[22]
.sym 42179 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 42181 soc.cpu.next_pc[2]
.sym 42182 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 42183 iomem_addr[6]
.sym 42190 soc.cpu.irq_pending[13]
.sym 42191 soc.cpu.irq_pending[12]
.sym 42192 soc.cpu.cpu_state[2]
.sym 42193 soc.cpu.irq_mask[14]
.sym 42194 soc.cpu.cpu_state[4]
.sym 42196 soc.cpu.irq_pending[14]
.sym 42199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 42203 soc.cpu.irq_mask[15]
.sym 42204 soc.cpu.irq_pending[14]
.sym 42207 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42209 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 42210 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 42214 soc.cpu.irq_pending[3]
.sym 42218 soc.cpu.irq_mask[13]
.sym 42219 soc.cpu.irq_pending[15]
.sym 42222 soc.cpu.irq_pending[3]
.sym 42223 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 42224 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 42225 soc.cpu.cpu_state[4]
.sym 42230 soc.cpu.irq_pending[13]
.sym 42231 soc.cpu.irq_mask[13]
.sym 42234 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 42235 soc.cpu.cpu_state[2]
.sym 42236 soc.cpu.irq_pending[14]
.sym 42237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 42248 soc.cpu.irq_mask[14]
.sym 42249 soc.cpu.irq_pending[14]
.sym 42252 soc.cpu.irq_pending[15]
.sym 42253 soc.cpu.irq_pending[14]
.sym 42254 soc.cpu.irq_pending[13]
.sym 42255 soc.cpu.irq_pending[12]
.sym 42259 soc.cpu.irq_mask[15]
.sym 42261 soc.cpu.irq_pending[15]
.sym 42265 soc.cpu.irq_pending[14]
.sym 42267 soc.cpu.irq_mask[14]
.sym 42268 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42269 clk$SB_IO_IN_$glb_clk
.sym 42270 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42272 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 42274 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 42276 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 42278 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 42286 soc.cpu.cpu_state[2]
.sym 42289 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 42290 soc.cpu.cpu_state[4]
.sym 42292 iomem_addr[12]
.sym 42294 soc.cpu.trap_SB_LUT4_I2_O
.sym 42295 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 42297 UART_TX_SB_DFFESS_Q_E
.sym 42299 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 42301 soc.cpu.next_pc[5]
.sym 42302 soc.cpu.next_pc[6]
.sym 42303 soc.cpu.next_pc[7]
.sym 42305 soc.simpleuart.send_pattern[8]
.sym 42306 soc.cpu.reg_pc[1]
.sym 42314 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[1]
.sym 42315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 42317 soc.cpu.irq_mask[13]
.sym 42318 soc.cpu.next_pc[6]
.sym 42319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[3]
.sym 42321 soc.cpu.irq_pending[13]
.sym 42325 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[2]
.sym 42326 soc.cpu.irq_pending[15]
.sym 42330 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 42331 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 42332 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 42334 soc.cpu.irq_mask[15]
.sym 42335 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 42337 soc.cpu.cpu_state[2]
.sym 42339 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 42340 soc.cpu.irq_pending[12]
.sym 42342 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 42345 soc.cpu.cpu_state[2]
.sym 42346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 42347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[1]
.sym 42357 soc.cpu.irq_pending[13]
.sym 42360 soc.cpu.irq_mask[13]
.sym 42363 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 42364 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 42365 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 42366 soc.cpu.next_pc[6]
.sym 42377 soc.cpu.irq_pending[15]
.sym 42378 soc.cpu.irq_mask[15]
.sym 42381 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 42382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 42383 soc.cpu.irq_pending[13]
.sym 42387 soc.cpu.irq_pending[12]
.sym 42388 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 42389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[3]
.sym 42390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[2]
.sym 42391 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 42392 clk$SB_IO_IN_$glb_clk
.sym 42395 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 42397 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 42399 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 42401 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 42404 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 42407 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 42408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 42409 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 42414 iomem_addr[6]
.sym 42415 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 42416 iomem_wdata[22]
.sym 42421 iomem_addr[6]
.sym 42422 $PACKER_VCC_NET
.sym 42423 soc.cpu.cpu_state[2]
.sym 42424 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42425 soc.cpu.next_pc[3]
.sym 42426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 42427 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 42428 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 42438 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 42440 soc.cpu.irq_mask[4]
.sym 42441 soc.cpu.irq_pending[4]
.sym 42444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 42446 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42447 soc.cpu.cpu_state[2]
.sym 42448 soc.cpu.irq_pending[11]
.sym 42449 soc.cpu.irq_pending[4]
.sym 42451 soc.cpu.cpu_state[3]
.sym 42452 soc.cpu.irq_mask[11]
.sym 42453 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 42454 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 42456 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 42459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2]
.sym 42461 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42463 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 42464 soc.cpu.cpu_state[4]
.sym 42465 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 42466 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 42468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 42469 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 42470 soc.cpu.cpu_state[3]
.sym 42471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 42481 soc.cpu.irq_mask[4]
.sym 42482 soc.cpu.irq_pending[4]
.sym 42483 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42486 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 42487 soc.cpu.cpu_state[4]
.sym 42488 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 42489 soc.cpu.cpu_state[3]
.sym 42492 soc.cpu.cpu_state[4]
.sym 42493 soc.cpu.cpu_state[2]
.sym 42494 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 42495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2]
.sym 42500 soc.cpu.irq_mask[11]
.sym 42501 soc.cpu.irq_pending[11]
.sym 42504 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 42505 soc.cpu.irq_pending[4]
.sym 42506 soc.cpu.cpu_state[4]
.sym 42507 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 42514 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42515 clk$SB_IO_IN_$glb_clk
.sym 42516 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42518 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 42520 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 42522 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 42524 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 42528 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 42529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 42530 UART_RX_SB_LUT4_I1_I0[3]
.sym 42532 iomem_wdata[17]
.sym 42533 iomem_addr[2]
.sym 42534 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 42535 iomem_addr[11]
.sym 42537 iomem_addr[8]
.sym 42538 iomem_wdata[17]
.sym 42540 UART_RX_SB_LUT4_I1_I0[3]
.sym 42542 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 42543 soc.cpu.reg_pc[2]
.sym 42544 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 42545 soc.cpu.reg_pc[7]
.sym 42546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[3]
.sym 42547 soc.cpu.reg_out[7]
.sym 42548 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 42549 soc.cpu.next_pc[8]
.sym 42550 soc.cpu.cpu_state[4]
.sym 42551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[3]
.sym 42552 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 42558 soc.cpu.cpu_state[4]
.sym 42559 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 42560 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 42561 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[3]
.sym 42563 soc.cpu.irq_pending[11]
.sym 42565 soc.cpu.reg_out[7]
.sym 42566 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 42569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 42570 soc.cpu.irq_pending[6]
.sym 42571 soc.cpu.cpu_state[2]
.sym 42573 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42574 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 42575 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 42576 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 42577 soc.cpu.cpu_state[3]
.sym 42578 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 42580 soc.cpu.alu_out_q[7]
.sym 42583 soc.cpu.alu_out_q[3]
.sym 42585 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 42586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]
.sym 42587 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 42588 soc.cpu.latched_stalu
.sym 42591 soc.cpu.cpu_state[2]
.sym 42593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 42594 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 42597 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 42598 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 42599 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42603 soc.cpu.alu_out_q[7]
.sym 42604 soc.cpu.reg_out[7]
.sym 42605 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 42606 soc.cpu.latched_stalu
.sym 42609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]
.sym 42610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[3]
.sym 42611 soc.cpu.cpu_state[3]
.sym 42612 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 42615 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 42616 soc.cpu.reg_out[7]
.sym 42618 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42621 soc.cpu.irq_pending[6]
.sym 42622 soc.cpu.cpu_state[4]
.sym 42623 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 42624 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 42627 soc.cpu.alu_out_q[3]
.sym 42628 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 42629 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42630 soc.cpu.latched_stalu
.sym 42633 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 42634 soc.cpu.cpu_state[4]
.sym 42635 soc.cpu.irq_pending[11]
.sym 42636 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 42638 clk$SB_IO_IN_$glb_clk
.sym 42639 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42641 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 42643 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 42645 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 42647 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 42650 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 42654 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 42656 UART_TX_SB_DFFESS_Q_E
.sym 42657 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 42658 iomem_wstrb[0]
.sym 42663 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 42664 soc.cpu.irq_pending[15]
.sym 42665 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 42666 soc.cpu.alu_out_q[7]
.sym 42668 soc.cpu.next_pc[2]
.sym 42669 soc.cpu.alu_out_q[3]
.sym 42670 soc.cpu.mem_la_wdata[5]
.sym 42671 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 42672 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 42674 soc.cpu.pcpi_rs2[22]
.sym 42675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3]
.sym 42681 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 42683 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42684 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[2]
.sym 42686 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 42687 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42688 soc.cpu.alu_out_q[2]
.sym 42689 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 42691 soc.cpu.cpu_state[4]
.sym 42694 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 42695 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[2]
.sym 42696 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42698 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 42702 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 42703 soc.cpu.irq_pending[8]
.sym 42704 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 42705 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 42708 soc.cpu.latched_stalu
.sym 42710 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42711 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 42712 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 42714 soc.cpu.latched_stalu
.sym 42715 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 42716 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 42717 soc.cpu.alu_out_q[2]
.sym 42726 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 42728 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42729 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[2]
.sym 42732 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 42733 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 42735 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42738 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42739 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 42741 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[2]
.sym 42744 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 42745 soc.cpu.irq_pending[8]
.sym 42746 soc.cpu.cpu_state[4]
.sym 42747 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 42751 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 42752 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42753 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 42756 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 42757 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42758 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 42759 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42764 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 42766 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 42768 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 42770 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 42773 soc.cpu.cpu_state[2]
.sym 42774 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 42775 iomem_addr[13]
.sym 42778 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 42779 soc.cpu.cpu_state[4]
.sym 42780 soc.cpu.trap_SB_LUT4_I2_O
.sym 42781 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 42782 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 42783 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42785 soc.cpu.next_pc[16]
.sym 42787 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 42788 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 42790 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 42791 soc.cpu.reg_pc[3]
.sym 42792 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 42793 soc.cpu.reg_pc[1]
.sym 42794 soc.cpu.next_pc[6]
.sym 42795 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 42796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[1]
.sym 42797 soc.cpu.next_pc[5]
.sym 42798 soc.cpu.reg_pc[6]
.sym 42808 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 42810 soc.cpu.reg_out[7]
.sym 42812 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 42815 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 42816 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42817 soc.cpu.alu_out_q[2]
.sym 42818 soc.cpu.latched_stalu
.sym 42821 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 42822 soc.cpu.reg_out[8]
.sym 42823 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42824 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 42825 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 42826 soc.cpu.alu_out_q[7]
.sym 42827 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[2]
.sym 42831 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 42834 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42837 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 42838 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42839 soc.cpu.alu_out_q[2]
.sym 42840 soc.cpu.latched_stalu
.sym 42843 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 42849 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 42855 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42857 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[2]
.sym 42858 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 42861 soc.cpu.reg_out[8]
.sym 42862 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 42864 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42867 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 42868 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 42869 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42876 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42879 soc.cpu.latched_stalu
.sym 42880 soc.cpu.reg_out[7]
.sym 42881 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42882 soc.cpu.alu_out_q[7]
.sym 42883 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 42884 clk$SB_IO_IN_$glb_clk
.sym 42885 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42887 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 42889 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 42891 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 42893 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 42898 iomem_addr[20]
.sym 42900 iomem_addr[19]
.sym 42902 soc.cpu.reg_out[4]
.sym 42903 soc.cpu.next_pc[25]
.sym 42904 soc.cpu.next_pc[21]
.sym 42906 soc.cpu.reg_out[7]
.sym 42907 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 42910 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 42911 soc.cpu.next_pc[25]
.sym 42912 soc.cpu.irq_pending[2]
.sym 42913 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 42914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 42915 soc.cpu.cpu_state[2]
.sym 42916 soc.cpu.reg_out[6]
.sym 42918 $PACKER_VCC_NET
.sym 42919 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 42920 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42921 soc.cpu.next_pc[15]
.sym 42928 soc.cpu.reg_out[8]
.sym 42931 soc.cpu.alu_out_q[8]
.sym 42932 soc.cpu.alu_out_q[6]
.sym 42939 soc.cpu.latched_stalu
.sym 42940 soc.cpu.alu_out_q[6]
.sym 42942 soc.cpu.reg_out[6]
.sym 42943 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 42945 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[2]
.sym 42946 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42947 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 42949 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42952 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 42953 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 42955 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 42956 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[2]
.sym 42957 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42960 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 42962 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[2]
.sym 42963 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42966 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42968 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 42969 soc.cpu.reg_out[6]
.sym 42972 soc.cpu.reg_out[6]
.sym 42973 soc.cpu.alu_out_q[6]
.sym 42974 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42975 soc.cpu.latched_stalu
.sym 42979 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 42984 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[2]
.sym 42985 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 42987 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42990 soc.cpu.latched_stalu
.sym 42991 soc.cpu.alu_out_q[8]
.sym 42992 soc.cpu.reg_out[8]
.sym 42993 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42998 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 43002 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43003 soc.cpu.alu_out_q[6]
.sym 43004 soc.cpu.latched_stalu
.sym 43005 soc.cpu.reg_out[6]
.sym 43006 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 43007 clk$SB_IO_IN_$glb_clk
.sym 43008 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43010 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 43012 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 43014 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 43016 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 43019 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 43027 soc.cpu.latched_stalu
.sym 43028 soc.cpu.decoded_imm[8]
.sym 43032 soc.cpu.decoded_imm[6]
.sym 43034 soc.cpu.cpu_state[4]
.sym 43035 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 43036 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[3]
.sym 43037 soc.cpu.cpu_state[4]
.sym 43038 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 43039 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 43041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 43042 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 43043 soc.cpu.next_pc[29]
.sym 43044 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 43051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 43052 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 43053 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 43055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[3]
.sym 43056 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 43058 soc.cpu.cpu_state[4]
.sym 43059 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1]
.sym 43061 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43062 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 43063 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 43064 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 43069 soc.cpu.reg_out[5]
.sym 43072 soc.cpu.irq_pending[2]
.sym 43074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 43075 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 43076 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 43079 soc.cpu.cpu_state[6]
.sym 43080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 43083 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1]
.sym 43084 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 43085 soc.cpu.cpu_state[6]
.sym 43086 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[3]
.sym 43089 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 43090 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 43091 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 43092 soc.cpu.cpu_state[6]
.sym 43101 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 43103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 43104 soc.cpu.cpu_state[6]
.sym 43107 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43108 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 43109 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 43110 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 43114 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43115 soc.cpu.reg_out[5]
.sym 43116 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 43119 soc.cpu.irq_pending[2]
.sym 43120 soc.cpu.cpu_state[4]
.sym 43121 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 43122 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 43130 clk$SB_IO_IN_$glb_clk
.sym 43131 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43133 iomem_addr[31]
.sym 43135 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 43137 soc.cpu.next_pc[15]
.sym 43143 soc.cpu.next_pc[25]
.sym 43145 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 43147 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 43155 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1]
.sym 43156 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3]
.sym 43157 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 43158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 43159 soc.cpu.decoded_imm[10]
.sym 43160 soc.cpu.reg_pc[9]
.sym 43161 soc.cpu.irq_pending[15]
.sym 43162 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 43163 soc.cpu.cpu_state[3]
.sym 43164 soc.cpu.latched_stalu
.sym 43165 soc.cpu.decoded_imm[11]
.sym 43166 soc.cpu.pcpi_rs2[22]
.sym 43167 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 43175 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 43176 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[3]
.sym 43177 soc.cpu.reg_out[9]
.sym 43178 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3[2]
.sym 43179 soc.cpu.irq_pending[9]
.sym 43180 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 43183 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43184 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43185 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 43187 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43188 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 43189 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[2]
.sym 43190 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[2]
.sym 43192 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43193 soc.cpu.cpu_state[6]
.sym 43194 soc.cpu.alu_out_q[9]
.sym 43195 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 43196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1]
.sym 43197 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 43198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 43200 soc.cpu.latched_stalu
.sym 43206 soc.cpu.latched_stalu
.sym 43207 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43208 soc.cpu.reg_out[9]
.sym 43209 soc.cpu.alu_out_q[9]
.sym 43212 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 43213 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 43214 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 43215 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43218 soc.cpu.reg_out[9]
.sym 43219 soc.cpu.alu_out_q[9]
.sym 43220 soc.cpu.latched_stalu
.sym 43221 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[3]
.sym 43225 soc.cpu.cpu_state[6]
.sym 43226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1]
.sym 43227 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 43230 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 43232 soc.cpu.irq_pending[9]
.sym 43233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3[2]
.sym 43236 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43237 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[2]
.sym 43238 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 43243 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 43244 soc.cpu.reg_out[9]
.sym 43245 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43248 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43250 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[2]
.sym 43251 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 43253 clk$SB_IO_IN_$glb_clk
.sym 43254 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 43256 soc.cpu.reg_out[10]
.sym 43257 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 43258 soc.cpu.reg_out[14]
.sym 43259 soc.cpu.next_pc[14]
.sym 43260 soc.cpu.next_pc[10]
.sym 43261 soc.cpu.next_pc[11]
.sym 43262 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[2]
.sym 43263 $PACKER_VCC_NET
.sym 43266 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 43268 soc.cpu.cpuregs_waddr[3]
.sym 43269 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43271 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 43272 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43273 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 43274 soc.cpu.cpuregs_waddr[1]
.sym 43279 soc.cpu.reg_pc[6]
.sym 43280 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43281 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 43282 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 43283 soc.cpu.reg_pc[3]
.sym 43285 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 43286 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 43287 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 43288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[1]
.sym 43289 soc.cpu.reg_pc[1]
.sym 43290 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 43297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[2]
.sym 43298 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 43300 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43301 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 43302 soc.cpu.latched_stalu
.sym 43304 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 43305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 43306 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 43307 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 43309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 43310 soc.cpu.cpu_state[3]
.sym 43312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[1]
.sym 43313 soc.cpu.reg_out[10]
.sym 43314 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 43315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[3]
.sym 43316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3]
.sym 43318 soc.cpu.cpu_state[2]
.sym 43319 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43320 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43321 soc.cpu.irq_pending[15]
.sym 43322 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 43323 soc.cpu.alu_out_q[10]
.sym 43324 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 43326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 43327 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 43329 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43330 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 43331 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 43332 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 43335 soc.cpu.reg_out[10]
.sym 43336 soc.cpu.latched_stalu
.sym 43337 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43338 soc.cpu.alu_out_q[10]
.sym 43341 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 43342 soc.cpu.cpu_state[3]
.sym 43343 soc.cpu.irq_pending[15]
.sym 43344 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 43348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 43349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 43350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 43353 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43354 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 43355 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 43356 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 43359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[3]
.sym 43360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[1]
.sym 43361 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[2]
.sym 43362 soc.cpu.cpu_state[2]
.sym 43365 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 43366 soc.cpu.cpu_state[3]
.sym 43367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3]
.sym 43368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 43371 soc.cpu.reg_out[10]
.sym 43372 soc.cpu.alu_out_q[10]
.sym 43373 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43374 soc.cpu.latched_stalu
.sym 43376 clk$SB_IO_IN_$glb_clk
.sym 43377 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43378 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 43379 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1[0]
.sym 43380 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 43381 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 43382 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 43383 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 43384 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 43385 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1[0]
.sym 43388 soc.cpu.alu_out_q[21]
.sym 43389 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 43390 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 43391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 43393 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 43394 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 43395 soc.cpu.reg_out[1]
.sym 43396 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43397 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 43399 soc.cpu.decoded_imm[0]
.sym 43400 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 43401 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[2]
.sym 43402 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 43403 soc.cpu.decoded_imm[13]
.sym 43404 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 43405 soc.cpu.reg_pc[13]
.sym 43406 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 43407 soc.cpu.next_pc[25]
.sym 43408 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 43409 soc.cpu.cpu_state[6]
.sym 43410 soc.cpu.reg_pc[10]
.sym 43411 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 43412 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43413 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 43419 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 43420 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[2]
.sym 43426 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 43429 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43434 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 43438 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43439 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 43440 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 43441 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 43443 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 43444 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 43446 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 43449 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 43450 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[2]
.sym 43453 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 43461 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 43467 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43471 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 43476 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 43477 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 43478 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 43479 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 43482 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[2]
.sym 43483 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 43484 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43491 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 43494 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43495 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 43497 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[2]
.sym 43498 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 43499 clk$SB_IO_IN_$glb_clk
.sym 43500 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43502 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 43503 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 43504 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 43505 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 43506 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 43507 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 43508 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 43513 soc.cpu.cpuregs_waddr[4]
.sym 43514 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43516 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 43518 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 43520 UART_RX_SB_LUT4_I1_I0[3]
.sym 43521 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 43522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1]
.sym 43523 UART_RX_SB_LUT4_I1_I0[3]
.sym 43525 soc.cpu.decoded_imm[1]
.sym 43526 soc.cpu.decoded_imm[6]
.sym 43527 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 43528 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43530 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 43532 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 43533 soc.cpu.cpu_state[4]
.sym 43534 soc.cpu.next_pc[29]
.sym 43535 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 43536 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 43542 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 43543 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 43544 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[2]
.sym 43545 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 43546 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[2]
.sym 43548 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[0]
.sym 43549 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 43551 soc.cpu.reg_out[1]
.sym 43553 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 43556 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[2]
.sym 43557 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[1]
.sym 43560 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 43563 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43564 soc.cpu.latched_stalu
.sym 43566 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 43568 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 43570 soc.cpu.alu_out_q[1]
.sym 43572 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43575 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[2]
.sym 43576 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43577 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 43581 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43583 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 43584 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[2]
.sym 43587 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 43588 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43590 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[2]
.sym 43593 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 43594 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[0]
.sym 43595 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 43596 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[1]
.sym 43602 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 43606 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 43611 soc.cpu.latched_stalu
.sym 43612 soc.cpu.alu_out_q[1]
.sym 43613 soc.cpu.reg_out[1]
.sym 43614 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43617 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 43621 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 43622 clk$SB_IO_IN_$glb_clk
.sym 43623 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43624 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43625 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 43626 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 43627 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 43628 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 43629 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 43630 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 43631 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 43636 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 43637 soc.cpu.reg_out[1]
.sym 43638 soc.cpu.decoded_imm[17]
.sym 43640 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 43641 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 43643 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 43645 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 43646 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43648 soc.cpu.latched_stalu
.sym 43649 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 43650 soc.cpu.pcpi_rs2[22]
.sym 43651 soc.cpu.decoded_imm[10]
.sym 43652 soc.cpu.decoded_imm[13]
.sym 43654 soc.cpu.decoded_imm[9]
.sym 43655 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 43656 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 43657 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 43659 soc.cpu.decoded_imm[10]
.sym 43666 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[1]
.sym 43667 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[13]
.sym 43668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[2]
.sym 43670 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 43671 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 43672 soc.cpu.irq_pending[22]
.sym 43673 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I0[1]
.sym 43675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 43676 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43678 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 43681 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43683 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43685 soc.cpu.cpu_state[2]
.sym 43686 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 43687 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 43688 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43689 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43691 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I0[0]
.sym 43692 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 43694 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 43696 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 43698 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43699 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 43700 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 43701 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43705 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 43710 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43711 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 43712 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43713 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 43718 soc.cpu.irq_pending[22]
.sym 43719 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 43722 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 43723 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I0[0]
.sym 43724 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43725 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I0[1]
.sym 43728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[1]
.sym 43730 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[2]
.sym 43731 soc.cpu.cpu_state[2]
.sym 43734 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 43735 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 43736 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43737 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 43740 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 43741 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 43742 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43743 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[13]
.sym 43744 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 43745 clk$SB_IO_IN_$glb_clk
.sym 43746 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43747 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 43748 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 43749 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 43750 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 43751 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 43752 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 43753 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 43754 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 43760 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 43761 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 43762 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 43764 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 43766 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 43767 soc.cpu.decoded_imm[2]
.sym 43768 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 43770 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[1]
.sym 43771 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 43772 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43774 soc.cpu.decoded_imm[1]
.sym 43775 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 43776 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 43777 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 43778 soc.cpu.alu_out_q[16]
.sym 43779 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 43780 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 43781 soc.cpu.decoded_imm[19]
.sym 43782 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 43788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[3]
.sym 43789 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 43790 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 43794 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 43795 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[2]
.sym 43796 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 43797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2]
.sym 43798 soc.cpu.cpu_state[3]
.sym 43799 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 43801 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 43802 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 43803 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 43804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 43805 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 43808 soc.cpu.cpu_state[4]
.sym 43811 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 43813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[0]
.sym 43814 soc.cpu.cpu_state[2]
.sym 43816 soc.cpu.irq_pending[18]
.sym 43817 soc.cpu.irq_pending[21]
.sym 43818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[3]
.sym 43819 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 43821 soc.cpu.cpu_state[4]
.sym 43822 soc.cpu.irq_pending[18]
.sym 43823 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 43824 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 43827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[2]
.sym 43828 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[3]
.sym 43829 soc.cpu.cpu_state[3]
.sym 43830 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 43833 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 43834 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 43835 soc.cpu.cpu_state[4]
.sym 43836 soc.cpu.cpu_state[3]
.sym 43840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2]
.sym 43841 soc.cpu.cpu_state[2]
.sym 43842 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[0]
.sym 43845 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 43846 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[3]
.sym 43847 soc.cpu.irq_pending[21]
.sym 43848 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 43851 soc.cpu.cpu_state[3]
.sym 43852 soc.cpu.cpu_state[4]
.sym 43853 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 43854 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 43857 soc.cpu.cpu_state[4]
.sym 43858 soc.cpu.cpu_state[3]
.sym 43859 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 43860 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 43863 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 43864 soc.cpu.cpu_state[4]
.sym 43865 soc.cpu.cpu_state[3]
.sym 43866 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 43868 clk$SB_IO_IN_$glb_clk
.sym 43869 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43870 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 43871 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 43872 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 43873 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 43874 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 43875 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 43876 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 43877 soc.cpu.reg_pc[26]
.sym 43878 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 43879 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43882 soc.cpu.decoded_imm[19]
.sym 43883 soc.cpu.decoded_imm[3]
.sym 43884 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 43886 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[13]
.sym 43887 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 43888 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 43889 soc.cpu.cpuregs_waddr[1]
.sym 43890 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 43892 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 43894 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 43895 soc.cpu.decoded_imm[13]
.sym 43896 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 43897 soc.cpu.reg_out[18]
.sym 43898 soc.cpu.decoded_imm[13]
.sym 43899 soc.cpu.next_pc[25]
.sym 43900 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 43901 soc.cpu.decoded_imm[10]
.sym 43902 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 43903 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43904 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 43905 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 43912 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 43914 soc.cpu.latched_stalu
.sym 43917 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43922 soc.cpu.reg_out[21]
.sym 43924 soc.cpu.cpu_state[3]
.sym 43928 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 43930 soc.cpu.cpu_state[4]
.sym 43931 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 43932 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43933 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 43936 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 43938 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[2]
.sym 43939 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 43940 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43941 soc.cpu.alu_out_q[21]
.sym 43942 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 43946 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 43950 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 43956 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 43957 soc.cpu.cpu_state[4]
.sym 43958 soc.cpu.cpu_state[3]
.sym 43959 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 43962 soc.cpu.latched_stalu
.sym 43963 soc.cpu.reg_out[21]
.sym 43964 soc.cpu.alu_out_q[21]
.sym 43965 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43970 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 43977 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 43981 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 43982 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[2]
.sym 43983 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43986 soc.cpu.alu_out_q[21]
.sym 43987 soc.cpu.reg_out[21]
.sym 43988 soc.cpu.latched_stalu
.sym 43989 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43990 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 43991 clk$SB_IO_IN_$glb_clk
.sym 43992 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43993 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I0[1]
.sym 43994 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 43995 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I0[0]
.sym 43996 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 43997 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43998 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 43999 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 44000 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 44005 soc.cpu.decoded_imm[16]
.sym 44006 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 44007 soc.cpu.reg_out[23]
.sym 44008 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44010 soc.cpu.reg_out[21]
.sym 44011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 44012 soc.cpu.cpu_state[3]
.sym 44014 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 44015 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 44016 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 44017 soc.cpu.reg_out[16]
.sym 44018 soc.cpu.decoded_imm[6]
.sym 44019 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 44020 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 44021 soc.cpu.decoded_imm[25]
.sym 44022 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 44023 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 44025 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 44026 soc.cpu.next_pc[29]
.sym 44027 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44028 soc.cpu.decoded_imm[1]
.sym 44034 soc.cpu.reg_out[22]
.sym 44036 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 44038 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44040 soc.cpu.cpu_state[4]
.sym 44041 soc.cpu.alu_out_q[22]
.sym 44042 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 44043 soc.cpu.reg_out[16]
.sym 44044 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 44046 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[2]
.sym 44048 soc.cpu.alu_out_q[16]
.sym 44058 soc.cpu.latched_stalu
.sym 44060 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 44061 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44062 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 44063 soc.cpu.cpu_state[3]
.sym 44065 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44067 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44068 soc.cpu.alu_out_q[22]
.sym 44069 soc.cpu.reg_out[22]
.sym 44070 soc.cpu.latched_stalu
.sym 44073 soc.cpu.latched_stalu
.sym 44074 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44075 soc.cpu.alu_out_q[16]
.sym 44076 soc.cpu.reg_out[16]
.sym 44079 soc.cpu.cpu_state[4]
.sym 44080 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 44081 soc.cpu.cpu_state[3]
.sym 44082 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 44087 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 44091 soc.cpu.reg_out[16]
.sym 44092 soc.cpu.latched_stalu
.sym 44093 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44094 soc.cpu.alu_out_q[16]
.sym 44097 soc.cpu.alu_out_q[22]
.sym 44098 soc.cpu.reg_out[22]
.sym 44099 soc.cpu.latched_stalu
.sym 44100 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44104 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 44109 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[2]
.sym 44110 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 44112 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44113 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 44114 clk$SB_IO_IN_$glb_clk
.sym 44115 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44116 soc.cpu.next_pc[18]
.sym 44117 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 44118 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[0]
.sym 44119 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 44120 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[1]
.sym 44121 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[2]
.sym 44122 soc.cpu.next_pc[19]
.sym 44123 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 44126 soc.cpu.reg_out[30]
.sym 44128 soc.cpu.reg_out[22]
.sym 44130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 44131 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 44132 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 44133 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 44134 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 44135 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 44136 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 44137 soc.cpu.decoded_imm[18]
.sym 44138 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 44139 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 44140 soc.cpu.decoded_imm[23]
.sym 44141 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 44142 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 44143 soc.cpu.decoded_imm[10]
.sym 44144 soc.cpu.latched_stalu
.sym 44145 soc.cpu.decoded_imm[9]
.sym 44146 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 44147 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 44148 soc.cpu.decoded_imm[13]
.sym 44149 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 44150 soc.cpu.latched_stalu
.sym 44151 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 44158 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44159 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44161 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[2]
.sym 44162 soc.cpu.latched_stalu
.sym 44163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[1]
.sym 44166 soc.cpu.cpu_state[4]
.sym 44167 soc.cpu.reg_out[18]
.sym 44168 soc.cpu.reg_out[19]
.sym 44170 soc.cpu.latched_stalu
.sym 44171 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 44173 soc.cpu.alu_out_q[18]
.sym 44174 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[2]
.sym 44176 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 44179 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44180 soc.cpu.cpu_state[2]
.sym 44181 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[3]
.sym 44183 soc.cpu.alu_out_q[19]
.sym 44185 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[2]
.sym 44186 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 44187 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 44188 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44191 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 44192 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44193 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[2]
.sym 44196 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44197 soc.cpu.alu_out_q[18]
.sym 44198 soc.cpu.reg_out[18]
.sym 44199 soc.cpu.latched_stalu
.sym 44202 soc.cpu.alu_out_q[18]
.sym 44203 soc.cpu.latched_stalu
.sym 44204 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44205 soc.cpu.reg_out[18]
.sym 44208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 44209 soc.cpu.cpu_state[4]
.sym 44211 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 44214 soc.cpu.reg_out[19]
.sym 44215 soc.cpu.alu_out_q[19]
.sym 44216 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44217 soc.cpu.latched_stalu
.sym 44220 soc.cpu.alu_out_q[19]
.sym 44221 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44222 soc.cpu.latched_stalu
.sym 44223 soc.cpu.reg_out[19]
.sym 44226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[1]
.sym 44227 soc.cpu.cpu_state[2]
.sym 44228 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[2]
.sym 44229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[3]
.sym 44232 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[2]
.sym 44233 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44234 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 44237 clk$SB_IO_IN_$glb_clk
.sym 44238 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.sym 44240 soc.cpu.reg_out[24]
.sym 44241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 44242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3[2]
.sym 44243 soc.cpu.next_pc[29]
.sym 44244 soc.cpu.reg_out[28]
.sym 44245 soc.cpu.next_pc[24]
.sym 44246 soc.cpu.reg_out[29]
.sym 44251 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44252 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44253 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44254 soc.cpu.instr_jalr
.sym 44256 soc.cpu.decoded_imm_j[5]
.sym 44257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[2]
.sym 44258 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 44260 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44262 soc.cpu.cpu_state[4]
.sym 44263 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[0]
.sym 44264 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44265 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 44266 soc.cpu.decoded_imm[1]
.sym 44267 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 44268 soc.cpu.alu_out_q[26]
.sym 44269 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 44270 soc.cpu.reg_out[29]
.sym 44271 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 44273 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44274 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44280 soc.cpu.alu_out_q[24]
.sym 44283 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44284 soc.cpu.irq_pending[28]
.sym 44285 soc.cpu.cpu_state[3]
.sym 44287 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 44289 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 44291 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 44292 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 44294 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]
.sym 44295 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 44297 soc.cpu.reg_out[24]
.sym 44299 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44300 soc.cpu.cpu_state[2]
.sym 44301 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 44302 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 44303 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 44304 soc.cpu.latched_stalu
.sym 44309 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[2]
.sym 44311 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44316 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 44319 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 44321 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44322 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[2]
.sym 44325 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 44326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]
.sym 44327 soc.cpu.cpu_state[2]
.sym 44328 soc.cpu.cpu_state[3]
.sym 44331 soc.cpu.cpu_state[3]
.sym 44332 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 44333 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 44334 soc.cpu.irq_pending[28]
.sym 44339 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 44343 soc.cpu.reg_out[24]
.sym 44344 soc.cpu.alu_out_q[24]
.sym 44345 soc.cpu.latched_stalu
.sym 44346 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44350 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44351 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 44352 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 44356 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 44359 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 44360 clk$SB_IO_IN_$glb_clk
.sym 44361 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44362 soc.cpu.decoded_imm[11]
.sym 44363 soc.cpu.decoded_imm[10]
.sym 44364 soc.cpu.decoded_imm[9]
.sym 44365 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 44366 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 44367 soc.cpu.decoded_imm[7]
.sym 44368 soc.cpu.next_pc[31]
.sym 44369 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[2]
.sym 44374 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 44376 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 44379 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44380 soc.cpu.irq_pending[28]
.sym 44382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]
.sym 44383 soc.cpu.cpuregs_waddr[3]
.sym 44384 soc.cpu.reg_pc[31]
.sym 44385 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 44386 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 44388 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 44389 soc.cpu.cpu_state[2]
.sym 44390 soc.cpu.irq_pending[29]
.sym 44391 soc.cpu.next_pc[25]
.sym 44392 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 44393 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44394 soc.cpu.decoded_imm[13]
.sym 44395 soc.cpu.reg_out[30]
.sym 44396 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 44397 soc.cpu.decoded_imm[10]
.sym 44403 soc.cpu.alu_out_q[31]
.sym 44404 soc.cpu.reg_out[24]
.sym 44405 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 44406 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 44407 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 44408 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 44411 soc.cpu.alu_out_q[31]
.sym 44412 soc.cpu.irq_mask[19]
.sym 44413 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[3]
.sym 44414 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44415 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44416 soc.cpu.decoded_imm_j[6]
.sym 44418 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44419 soc.cpu.latched_stalu
.sym 44421 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44422 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 44423 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44424 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44426 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 44427 soc.cpu.latched_stalu
.sym 44428 soc.cpu.decoded_imm_j[5]
.sym 44429 soc.cpu.reg_out[31]
.sym 44431 soc.cpu.irq_pending[19]
.sym 44432 soc.cpu.alu_out_q[24]
.sym 44433 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44434 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44436 soc.cpu.irq_mask[19]
.sym 44437 soc.cpu.irq_pending[19]
.sym 44438 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44439 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[3]
.sym 44442 soc.cpu.latched_stalu
.sym 44443 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44444 soc.cpu.reg_out[24]
.sym 44445 soc.cpu.alu_out_q[24]
.sym 44448 soc.cpu.alu_out_q[31]
.sym 44449 soc.cpu.latched_stalu
.sym 44450 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44451 soc.cpu.reg_out[31]
.sym 44454 soc.cpu.alu_out_q[31]
.sym 44455 soc.cpu.latched_stalu
.sym 44456 soc.cpu.reg_out[31]
.sym 44457 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44460 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44461 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 44462 soc.cpu.decoded_imm_j[6]
.sym 44463 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44466 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 44467 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44468 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44469 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 44472 soc.cpu.decoded_imm_j[5]
.sym 44473 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 44474 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44475 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44478 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44479 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 44480 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 44482 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44483 clk$SB_IO_IN_$glb_clk
.sym 44484 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 44485 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 44486 soc.cpu.next_pc[30]
.sym 44487 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I0[1]
.sym 44488 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I0[0]
.sym 44489 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 44490 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 44491 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 44492 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 44497 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 44498 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 44499 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 44500 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44501 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 44502 UART_RX_SB_LUT4_I1_I0[3]
.sym 44503 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44504 soc.cpu.cpuregs.wen
.sym 44505 soc.cpu.cpu_state[3]
.sym 44506 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44507 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 44508 soc.cpu.decoded_imm[9]
.sym 44509 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44510 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 44511 soc.cpu.alu_out_q[25]
.sym 44512 soc.cpu.decoded_imm[25]
.sym 44513 soc.cpu.irq_pending[28]
.sym 44514 soc.cpu.decoded_imm[6]
.sym 44515 soc.cpu.reg_out[31]
.sym 44516 soc.cpu.decoded_imm[24]
.sym 44517 soc.cpu.alu_out_q[30]
.sym 44518 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 44520 soc.cpu.decoded_imm[1]
.sym 44532 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44533 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[2]
.sym 44534 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 44535 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 44537 soc.cpu.alu_out_q[25]
.sym 44539 soc.cpu.alu_out_q[29]
.sym 44540 soc.cpu.reg_out[29]
.sym 44541 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44542 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 44544 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44545 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44548 soc.cpu.mem_rdata_q[22]
.sym 44549 soc.cpu.latched_stalu
.sym 44550 soc.cpu.reg_out[25]
.sym 44553 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44554 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 44555 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 44556 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[2]
.sym 44559 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 44560 soc.cpu.reg_out[25]
.sym 44561 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44565 soc.cpu.reg_out[29]
.sym 44566 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44567 soc.cpu.latched_stalu
.sym 44568 soc.cpu.alu_out_q[29]
.sym 44572 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[2]
.sym 44573 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 44574 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44577 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 44578 soc.cpu.mem_rdata_q[22]
.sym 44579 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 44580 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 44583 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 44584 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44586 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[2]
.sym 44589 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 44590 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44591 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 44592 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 44595 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44596 soc.cpu.reg_out[29]
.sym 44597 soc.cpu.alu_out_q[29]
.sym 44598 soc.cpu.latched_stalu
.sym 44601 soc.cpu.reg_out[25]
.sym 44602 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44603 soc.cpu.latched_stalu
.sym 44604 soc.cpu.alu_out_q[25]
.sym 44605 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44606 clk$SB_IO_IN_$glb_clk
.sym 44607 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 44608 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 44609 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 44610 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 44611 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44612 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 44613 soc.cpu.next_pc[28]
.sym 44614 soc.cpu.reg_pc[27]
.sym 44615 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 44623 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 44625 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 44626 soc.cpu.cpuregs_raddr2[0]
.sym 44627 soc.cpu.cpuregs_raddr2[3]
.sym 44628 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44631 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 44632 soc.cpu.decoded_imm[23]
.sym 44633 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 44634 soc.cpu.decoded_imm[21]
.sym 44635 soc.cpu.latched_stalu
.sym 44636 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 44638 soc.cpu.latched_stalu
.sym 44639 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 44640 soc.cpu.decoded_imm[13]
.sym 44643 soc.cpu.irq_mask[19]
.sym 44650 soc.cpu.irq_mask[19]
.sym 44651 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44655 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 44656 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44658 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 44659 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44660 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44662 soc.cpu.latched_stalu
.sym 44663 soc.cpu.irq_pending[19]
.sym 44664 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 44665 soc.cpu.reg_out[30]
.sym 44667 soc.cpu.irq_pending[29]
.sym 44668 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[2]
.sym 44669 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44672 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[2]
.sym 44673 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 44675 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44676 soc.cpu.irq_mask[29]
.sym 44677 soc.cpu.alu_out_q[30]
.sym 44678 soc.cpu.irq_mask[26]
.sym 44679 soc.cpu.reg_out[30]
.sym 44680 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44683 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[2]
.sym 44684 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 44685 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44688 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[2]
.sym 44689 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 44690 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44694 soc.cpu.irq_mask[29]
.sym 44696 soc.cpu.irq_pending[29]
.sym 44700 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44701 soc.cpu.reg_out[30]
.sym 44702 soc.cpu.alu_out_q[30]
.sym 44703 soc.cpu.latched_stalu
.sym 44706 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44707 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44708 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 44709 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 44712 soc.cpu.alu_out_q[30]
.sym 44713 soc.cpu.latched_stalu
.sym 44714 soc.cpu.reg_out[30]
.sym 44715 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44719 soc.cpu.irq_mask[19]
.sym 44721 soc.cpu.irq_pending[19]
.sym 44725 soc.cpu.irq_mask[26]
.sym 44727 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44728 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44729 clk$SB_IO_IN_$glb_clk
.sym 44730 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44731 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[3]
.sym 44732 soc.cpu.decoded_imm[25]
.sym 44733 soc.cpu.decoded_imm[13]
.sym 44734 soc.cpu.decoded_imm[24]
.sym 44735 soc.cpu.decoded_imm[27]
.sym 44736 soc.cpu.decoded_imm[1]
.sym 44737 soc.cpu.decoded_imm[23]
.sym 44738 soc.cpu.decoded_imm[21]
.sym 44743 soc.cpu.decoded_imm[4]
.sym 44744 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44748 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 44749 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44751 soc.cpu.cpuregs_waddr[3]
.sym 44754 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 44755 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44756 soc.cpu.decoded_imm[27]
.sym 44758 soc.cpu.decoded_imm[1]
.sym 44761 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44762 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44766 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 44774 soc.cpu.irq_mask[27]
.sym 44775 soc.cpu.irq_mask[28]
.sym 44776 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44777 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 44781 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 44782 soc.cpu.irq_pending[28]
.sym 44786 soc.cpu.irq_pending[27]
.sym 44787 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44790 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44792 soc.cpu.irq_pending[25]
.sym 44796 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 44798 soc.cpu.irq_mask[25]
.sym 44800 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 44811 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 44813 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 44818 soc.cpu.irq_pending[28]
.sym 44820 soc.cpu.irq_mask[28]
.sym 44823 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 44824 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44826 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 44829 soc.cpu.irq_pending[25]
.sym 44832 soc.cpu.irq_mask[25]
.sym 44842 soc.cpu.irq_pending[27]
.sym 44843 soc.cpu.irq_mask[27]
.sym 44848 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44849 soc.cpu.irq_pending[27]
.sym 44850 soc.cpu.irq_mask[27]
.sym 44851 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44852 clk$SB_IO_IN_$glb_clk
.sym 44853 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44854 SEG[1]$SB_IO_OUT
.sym 44861 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 44862 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 44866 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 44867 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 44869 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 44870 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 44871 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 44872 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 44873 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 44874 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 44875 soc.cpu.cpuregs_waddr[3]
.sym 44876 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 44877 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 44878 soc.cpu.decoded_imm[13]
.sym 44881 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 44885 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 44886 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 44987 soc.cpu.is_alu_reg_imm
.sym 44990 display.refresh_tick
.sym 44991 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44994 soc.cpu.cpuregs_waddr[4]
.sym 44995 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 45077 soc.spimemio.rd_addr[7]
.sym 45088 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 45096 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 45098 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 45099 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 45100 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 45109 UART_TX_SB_DFFESS_Q_E
.sym 45122 iomem_wdata[1]
.sym 45127 DBG[1]$SB_IO_OUT
.sym 45128 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 45136 iomem_wdata[3]
.sym 45137 gpio_out_SB_DFFESR_Q_9_E
.sym 45138 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45140 iomem_wdata[7]
.sym 45141 DBG[3]$SB_IO_OUT
.sym 45144 gpio_out[7]
.sym 45148 iomem_wdata[5]
.sym 45149 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 45150 gpio_out[5]
.sym 45155 iomem_wdata[1]
.sym 45158 iomem_wdata[7]
.sym 45164 gpio_out[5]
.sym 45165 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45166 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 45167 DBG[1]$SB_IO_OUT
.sym 45170 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45171 gpio_out[7]
.sym 45172 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 45173 DBG[3]$SB_IO_OUT
.sym 45189 iomem_wdata[3]
.sym 45195 iomem_wdata[5]
.sym 45198 gpio_out_SB_DFFESR_Q_9_E
.sym 45199 clk$SB_IO_IN_$glb_clk
.sym 45200 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45205 gpio_out[14]
.sym 45206 gpio_out[13]
.sym 45207 gpio_out[12]
.sym 45208 gpio_out[10]
.sym 45209 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 45210 gpio_out[8]
.sym 45211 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 45212 gpio_out[9]
.sym 45216 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 45223 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 45243 iomem_wdata[5]
.sym 45246 gpio_out_SB_DFFESR_Q_9_E
.sym 45247 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 45250 iomem_wdata[8]
.sym 45251 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 45253 gpio_out_SB_DFFESR_Q_9_E
.sym 45260 iomem_addr[7]
.sym 45262 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 45263 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O
.sym 45284 iomem_wdata[2]
.sym 45288 iomem_wdata[0]
.sym 45289 DBG[0]$SB_IO_OUT
.sym 45293 gpio_out[6]
.sym 45295 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 45297 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45299 gpio_out[13]
.sym 45300 iomem_wdata[6]
.sym 45303 DBG[2]$SB_IO_OUT
.sym 45304 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 45305 gpio_out[9]
.sym 45309 gpio_out_SB_DFFESR_Q_9_E
.sym 45310 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 45312 gpio_out[4]
.sym 45313 iomem_wdata[4]
.sym 45315 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45316 DBG[0]$SB_IO_OUT
.sym 45317 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 45318 gpio_out[4]
.sym 45321 gpio_out[13]
.sym 45322 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 45323 gpio_out[9]
.sym 45324 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45336 iomem_wdata[6]
.sym 45339 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45340 DBG[2]$SB_IO_OUT
.sym 45341 gpio_out[6]
.sym 45342 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 45346 iomem_wdata[2]
.sym 45351 iomem_wdata[4]
.sym 45360 iomem_wdata[0]
.sym 45361 gpio_out_SB_DFFESR_Q_9_E
.sym 45362 clk$SB_IO_IN_$glb_clk
.sym 45363 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45364 gpio_out_SB_DFFESR_Q_9_E
.sym 45370 gpio_out_SB_DFFESR_Q_E
.sym 45376 iomem_wdata[1]
.sym 45377 iomem_wdata[31]
.sym 45379 iomem_wdata[29]
.sym 45380 iomem_wdata[25]
.sym 45391 iomem_wdata[14]
.sym 45393 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 45395 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 45397 UART_RX_SB_LUT4_I1_I0[3]
.sym 45399 iomem_wstrb[0]
.sym 45414 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 45418 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 45419 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 45421 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 45424 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 45426 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 45428 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 45435 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 45437 $nextpnr_ICESTORM_LC_52$O
.sym 45439 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 45443 soc.memory.cs_0_SB_CARRY_I1_1_CO[2]
.sym 45445 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 45449 soc.memory.cs_0_SB_CARRY_I1_1_CO[3]
.sym 45451 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 45455 soc.memory.cs_0_SB_CARRY_I1_1_CO[4]
.sym 45457 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 45461 soc.memory.cs_0_SB_CARRY_I1_1_CO[5]
.sym 45463 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 45467 soc.memory.cs_0_SB_CARRY_I1_1_CO[6]
.sym 45469 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 45473 soc.memory.cs_0_SB_CARRY_I1_1_CO[7]
.sym 45475 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 45479 soc.memory.cs_0_SB_CARRY_I1_1_CO[8]
.sym 45482 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 45487 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 45490 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 45492 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 45493 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 45494 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 45500 gpio_out_SB_DFFESR_Q_E
.sym 45503 iomem_wdata[0]
.sym 45505 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 45506 gpio_out_SB_DFFESR_Q_9_E
.sym 45508 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 45513 iomem_addr[10]
.sym 45514 iomem_addr[9]
.sym 45515 iomem_ready_SB_LUT4_I3_I1[0]
.sym 45517 iomem_addr[12]
.sym 45518 iomem_addr[9]
.sym 45519 gpio_out_SB_DFFESR_Q_E
.sym 45520 iomem_wdata[5]
.sym 45523 soc.memory.cs_0_SB_CARRY_I1_1_CO[8]
.sym 45531 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 45537 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 45549 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 45550 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 45551 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 45553 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 45554 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 45559 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 45560 soc.memory.cs_0_SB_CARRY_I1_1_CO[9]
.sym 45562 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 45566 soc.memory.cs_0_SB_CARRY_I1_1_CO[10]
.sym 45568 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 45572 soc.memory.cs_0_SB_CARRY_I1_1_CO[11]
.sym 45574 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 45578 soc.memory.cs_0_SB_CARRY_I1_1_CO[12]
.sym 45581 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 45584 soc.memory.cs_0_SB_CARRY_I1_1_CO[13]
.sym 45587 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 45590 soc.memory.cs_0_SB_CARRY_I1_1_CO[14]
.sym 45593 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 45596 soc.memory.cs_0_SB_CARRY_I1_1_CO[15]
.sym 45599 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 45602 soc.memory.cs_0_SB_CARRY_I1_1_CO[16]
.sym 45604 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 45620 soc.cpu.next_pc[30]
.sym 45623 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 45627 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 45629 iomem_wdata[20]
.sym 45630 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45631 iomem_addr[6]
.sym 45632 iomem_addr[7]
.sym 45635 iomem_wdata[28]
.sym 45636 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 45637 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 45638 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 45640 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 45641 iomem_addr[8]
.sym 45642 iomem_addr[16]
.sym 45643 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 45644 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 45645 iomem_wdata[8]
.sym 45646 soc.memory.cs_0_SB_CARRY_I1_1_CO[16]
.sym 45652 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 45657 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 45667 $PACKER_VCC_NET
.sym 45671 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 45672 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 45675 iomem_ready_SB_LUT4_I3_I1[0]
.sym 45676 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 45677 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 45678 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 45683 soc.memory.cs_0_SB_CARRY_I1_1_CO[17]
.sym 45685 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 45689 soc.memory.cs_0_SB_CARRY_I1_1_CO[18]
.sym 45692 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 45695 soc.memory.cs_0_SB_CARRY_I1_1_CO[19]
.sym 45698 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 45701 soc.memory.cs_0_SB_CARRY_I1_1_CO[20]
.sym 45704 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 45707 soc.memory.cs_0_SB_CARRY_I1_1_CO[21]
.sym 45710 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 45713 soc.memory.cs_0_SB_CARRY_I1_1_CO[22]
.sym 45715 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 45719 soc.memory.cs_0_SB_CARRY_I1_1_CO[23]
.sym 45722 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 45725 soc.memory.cs_0_SB_CARRY_I1_1_CO[24]
.sym 45727 $PACKER_VCC_NET
.sym 45728 iomem_ready_SB_LUT4_I3_I1[0]
.sym 45748 iomem_wdata[29]
.sym 45753 soc.cpu.trap_SB_LUT4_I2_O
.sym 45754 iomem_addr[6]
.sym 45757 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 45758 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 45759 iomem_addr[12]
.sym 45760 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 45761 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 45762 iomem_addr[13]
.sym 45763 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 45764 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 45765 iomem_addr[7]
.sym 45766 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 45767 iomem_addr[10]
.sym 45768 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 45769 soc.memory.cs_0_SB_CARRY_I1_1_CO[24]
.sym 45778 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 45780 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 45781 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 45790 iomem_addr[5]
.sym 45792 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 45796 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 45798 soc.mem_valid
.sym 45804 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 45806 soc.memory.cs_0_SB_CARRY_I1_1_CO[25]
.sym 45808 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 45812 soc.memory.cs_0_SB_CARRY_I1_1_CO[26]
.sym 45814 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 45818 soc.memory.cs_0_SB_CARRY_I1_1_CO[27]
.sym 45821 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 45824 soc.memory.cs_0_SB_CARRY_I1_1_CO[28]
.sym 45826 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 45830 soc.memory.cs_0_SB_CARRY_I1_1_CO[29]
.sym 45832 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 45836 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[29]
.sym 45838 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 45844 soc.mem_valid
.sym 45846 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[29]
.sym 45852 iomem_addr[5]
.sym 45867 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 45868 iomem_wdata[16]
.sym 45869 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 45872 iomem_wdata[10]
.sym 45873 iomem_addr[6]
.sym 45874 iomem_wdata[18]
.sym 45876 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[0]
.sym 45877 iomem_addr[10]
.sym 45879 iomem_wdata[13]
.sym 45881 iomem_addr[15]
.sym 45882 soc.cpu.next_pc[10]
.sym 45883 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 45884 iomem_addr[19]
.sym 45885 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 45887 iomem_addr[21]
.sym 45889 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 45890 iomem_addr[20]
.sym 45891 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 45898 iomem_addr[12]
.sym 45901 iomem_addr[7]
.sym 45902 iomem_addr[10]
.sym 45903 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 45905 iomem_addr[15]
.sym 45907 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 45909 iomem_addr[16]
.sym 45914 soc.cpu.next_pc[16]
.sym 45915 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 45922 iomem_addr[13]
.sym 45923 iomem_addr[14]
.sym 45928 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 45933 iomem_addr[15]
.sym 45938 iomem_addr[12]
.sym 45942 iomem_addr[7]
.sym 45949 iomem_addr[13]
.sym 45954 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 45955 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 45956 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 45957 soc.cpu.next_pc[16]
.sym 45962 iomem_addr[14]
.sym 45967 iomem_addr[16]
.sym 45972 iomem_addr[10]
.sym 45976 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 45977 clk$SB_IO_IN_$glb_clk
.sym 45985 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 45986 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 45993 iomem_wdata[31]
.sym 45995 iomem_wdata[19]
.sym 46001 iomem_addr[16]
.sym 46003 iomem_addr[24]
.sym 46004 soc.cpu.pcpi_rs2[21]
.sym 46005 iomem_addr[10]
.sym 46006 iomem_ready_SB_LUT4_I3_I1[0]
.sym 46007 iomem_wdata[5]
.sym 46008 iomem_wdata[16]
.sym 46009 iomem_addr[14]
.sym 46010 iomem_addr[9]
.sym 46011 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46012 iomem_addr[23]
.sym 46013 iomem_addr[12]
.sym 46014 soc.cpu.mem_la_wdata[5]
.sym 46021 iomem_addr[24]
.sym 46022 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46023 iomem_addr[23]
.sym 46028 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 46029 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 46031 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 46036 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 46039 soc.cpu.next_pc[12]
.sym 46040 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 46042 soc.cpu.next_pc[10]
.sym 46043 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 46044 iomem_addr[19]
.sym 46047 iomem_addr[21]
.sym 46048 soc.cpu.next_pc[7]
.sym 46049 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 46050 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 46056 iomem_addr[23]
.sym 46059 soc.cpu.next_pc[12]
.sym 46060 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 46061 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 46062 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 46066 iomem_addr[24]
.sym 46073 iomem_addr[19]
.sym 46077 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 46078 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 46079 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 46080 soc.cpu.next_pc[7]
.sym 46083 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 46084 soc.cpu.next_pc[10]
.sym 46085 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 46086 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 46089 iomem_addr[21]
.sym 46099 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46100 clk$SB_IO_IN_$glb_clk
.sym 46102 iomem_wdata[5]
.sym 46104 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 46106 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 46107 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 46109 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 46114 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 46115 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 46117 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 46119 iomem_wdata[31]
.sym 46124 flash_clk_SB_LUT4_I1_I2[3]
.sym 46126 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 46127 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 46128 iomem_addr[8]
.sym 46129 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 46130 iomem_addr[16]
.sym 46131 soc.cpu.next_pc[3]
.sym 46132 soc.cpu.trap_SB_LUT4_I2_O
.sym 46133 iomem_addr[10]
.sym 46134 iomem_wdata[7]
.sym 46135 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 46136 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 46137 soc.cpu.trap_SB_LUT4_I2_O
.sym 46148 soc.cpu.next_pc[2]
.sym 46162 soc.cpu.next_pc[3]
.sym 46163 soc.cpu.next_pc[4]
.sym 46167 $PACKER_VCC_NET
.sym 46168 soc.cpu.mem_la_firstword_xfer
.sym 46174 soc.cpu.next_pc[5]
.sym 46175 $nextpnr_ICESTORM_LC_8$I3
.sym 46177 soc.cpu.next_pc[2]
.sym 46178 soc.cpu.mem_la_firstword_xfer
.sym 46181 $nextpnr_ICESTORM_LC_8$COUT
.sym 46184 $PACKER_VCC_NET
.sym 46185 $nextpnr_ICESTORM_LC_8$I3
.sym 46187 $nextpnr_ICESTORM_LC_9$I3
.sym 46189 soc.cpu.next_pc[3]
.sym 46193 $nextpnr_ICESTORM_LC_9$COUT
.sym 46196 $PACKER_VCC_NET
.sym 46197 $nextpnr_ICESTORM_LC_9$I3
.sym 46199 $nextpnr_ICESTORM_LC_10$I3
.sym 46202 soc.cpu.next_pc[4]
.sym 46205 $nextpnr_ICESTORM_LC_10$COUT
.sym 46208 $PACKER_VCC_NET
.sym 46209 $nextpnr_ICESTORM_LC_10$I3
.sym 46211 $nextpnr_ICESTORM_LC_11$I3
.sym 46214 soc.cpu.next_pc[5]
.sym 46217 $nextpnr_ICESTORM_LC_11$COUT
.sym 46220 $PACKER_VCC_NET
.sym 46221 $nextpnr_ICESTORM_LC_11$I3
.sym 46227 iomem_addr[3]
.sym 46228 iomem_addr[9]
.sym 46229 iomem_addr[4]
.sym 46230 iomem_addr[2]
.sym 46231 iomem_addr[11]
.sym 46232 iomem_addr[8]
.sym 46235 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 46236 soc.cpu.next_pc[14]
.sym 46242 iomem_addr[5]
.sym 46249 soc.cpu.next_pc[4]
.sym 46250 iomem_addr[17]
.sym 46251 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 46252 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 46253 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 46254 soc.cpu.next_pc[9]
.sym 46255 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 46257 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 46258 iomem_addr[13]
.sym 46261 $nextpnr_ICESTORM_LC_11$COUT
.sym 46277 soc.cpu.next_pc[6]
.sym 46278 soc.cpu.next_pc[9]
.sym 46286 soc.cpu.next_pc[8]
.sym 46294 soc.cpu.next_pc[7]
.sym 46295 $PACKER_VCC_NET
.sym 46298 $nextpnr_ICESTORM_LC_12$I3
.sym 46301 soc.cpu.next_pc[6]
.sym 46304 $nextpnr_ICESTORM_LC_12$COUT
.sym 46306 $PACKER_VCC_NET
.sym 46308 $nextpnr_ICESTORM_LC_12$I3
.sym 46310 $nextpnr_ICESTORM_LC_13$I3
.sym 46312 soc.cpu.next_pc[7]
.sym 46316 $nextpnr_ICESTORM_LC_13$COUT
.sym 46318 $PACKER_VCC_NET
.sym 46320 $nextpnr_ICESTORM_LC_13$I3
.sym 46322 $nextpnr_ICESTORM_LC_14$I3
.sym 46325 soc.cpu.next_pc[8]
.sym 46328 $nextpnr_ICESTORM_LC_14$COUT
.sym 46330 $PACKER_VCC_NET
.sym 46332 $nextpnr_ICESTORM_LC_14$I3
.sym 46334 $nextpnr_ICESTORM_LC_15$I3
.sym 46336 soc.cpu.next_pc[9]
.sym 46340 $nextpnr_ICESTORM_LC_15$COUT
.sym 46342 $PACKER_VCC_NET
.sym 46344 $nextpnr_ICESTORM_LC_15$I3
.sym 46351 soc.simpleuart.send_pattern[8]
.sym 46353 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 46354 soc.cpu.next_pc[4]
.sym 46359 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 46361 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 46362 soc.cpu.next_pc[2]
.sym 46365 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 46366 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 46367 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 46368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 46371 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 46372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 46373 soc.cpu.next_pc[8]
.sym 46374 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 46375 iomem_addr[19]
.sym 46376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 46377 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46378 soc.cpu.next_pc[10]
.sym 46379 iomem_addr[21]
.sym 46380 iomem_addr[15]
.sym 46381 iomem_addr[20]
.sym 46384 $nextpnr_ICESTORM_LC_15$COUT
.sym 46396 soc.cpu.next_pc[10]
.sym 46397 $PACKER_VCC_NET
.sym 46410 soc.cpu.next_pc[11]
.sym 46411 soc.cpu.next_pc[13]
.sym 46418 soc.cpu.next_pc[12]
.sym 46421 $nextpnr_ICESTORM_LC_16$I3
.sym 46423 soc.cpu.next_pc[10]
.sym 46427 $nextpnr_ICESTORM_LC_16$COUT
.sym 46430 $PACKER_VCC_NET
.sym 46431 $nextpnr_ICESTORM_LC_16$I3
.sym 46433 $nextpnr_ICESTORM_LC_17$I3
.sym 46435 soc.cpu.next_pc[11]
.sym 46439 $nextpnr_ICESTORM_LC_17$COUT
.sym 46442 $PACKER_VCC_NET
.sym 46443 $nextpnr_ICESTORM_LC_17$I3
.sym 46445 $nextpnr_ICESTORM_LC_18$I3
.sym 46448 soc.cpu.next_pc[12]
.sym 46451 $nextpnr_ICESTORM_LC_18$COUT
.sym 46454 $PACKER_VCC_NET
.sym 46455 $nextpnr_ICESTORM_LC_18$I3
.sym 46457 $nextpnr_ICESTORM_LC_19$I3
.sym 46460 soc.cpu.next_pc[13]
.sym 46463 $nextpnr_ICESTORM_LC_19$COUT
.sym 46466 $PACKER_VCC_NET
.sym 46467 $nextpnr_ICESTORM_LC_19$I3
.sym 46471 iomem_addr[17]
.sym 46472 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1]
.sym 46473 iomem_addr[15]
.sym 46474 iomem_addr[18]
.sym 46475 iomem_addr[13]
.sym 46476 soc.cpu.next_pc[12]
.sym 46477 iomem_addr[14]
.sym 46478 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 46482 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 46484 soc.simpleuart.recv_buf_valid
.sym 46486 soc.simpleuart.send_pattern[8]
.sym 46487 soc.cpu.reg_out[4]
.sym 46488 UART_TX_SB_DFFESS_Q_E
.sym 46496 soc.cpu.next_pc[11]
.sym 46497 soc.cpu.next_pc[13]
.sym 46498 soc.cpu.mem_la_wdata[5]
.sym 46499 iomem_addr[24]
.sym 46500 iomem_addr[14]
.sym 46501 soc.cpu.next_pc[24]
.sym 46502 iomem_ready_SB_LUT4_I3_I1[0]
.sym 46503 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46504 iomem_addr[23]
.sym 46505 soc.cpu.next_pc[20]
.sym 46507 $nextpnr_ICESTORM_LC_19$COUT
.sym 46515 soc.cpu.next_pc[15]
.sym 46517 soc.cpu.next_pc[16]
.sym 46531 soc.cpu.next_pc[14]
.sym 46534 $PACKER_VCC_NET
.sym 46536 soc.cpu.next_pc[17]
.sym 46544 $nextpnr_ICESTORM_LC_20$I3
.sym 46546 soc.cpu.next_pc[14]
.sym 46550 $nextpnr_ICESTORM_LC_20$COUT
.sym 46552 $PACKER_VCC_NET
.sym 46554 $nextpnr_ICESTORM_LC_20$I3
.sym 46556 $nextpnr_ICESTORM_LC_21$I3
.sym 46558 soc.cpu.next_pc[15]
.sym 46562 $nextpnr_ICESTORM_LC_21$COUT
.sym 46564 $PACKER_VCC_NET
.sym 46566 $nextpnr_ICESTORM_LC_21$I3
.sym 46568 $nextpnr_ICESTORM_LC_22$I3
.sym 46570 soc.cpu.next_pc[16]
.sym 46574 $nextpnr_ICESTORM_LC_22$COUT
.sym 46576 $PACKER_VCC_NET
.sym 46578 $nextpnr_ICESTORM_LC_22$I3
.sym 46580 $nextpnr_ICESTORM_LC_23$I3
.sym 46582 soc.cpu.next_pc[17]
.sym 46586 $nextpnr_ICESTORM_LC_23$COUT
.sym 46588 $PACKER_VCC_NET
.sym 46590 $nextpnr_ICESTORM_LC_23$I3
.sym 46594 iomem_addr[24]
.sym 46595 iomem_addr[19]
.sym 46596 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46597 iomem_addr[21]
.sym 46598 iomem_addr[20]
.sym 46599 iomem_addr[25]
.sym 46602 soc.cpu.next_pc[18]
.sym 46604 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 46605 soc.cpu.next_pc[18]
.sym 46609 iomem_addr[18]
.sym 46611 soc.cpu.next_pc[15]
.sym 46612 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 46614 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 46617 iomem_addr[15]
.sym 46618 soc.cpu.next_pc[14]
.sym 46619 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 46620 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 46621 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46622 soc.cpu.next_pc[17]
.sym 46623 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 46624 soc.cpu.trap_SB_LUT4_I2_O
.sym 46626 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 46627 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 46628 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 46630 $nextpnr_ICESTORM_LC_23$COUT
.sym 46636 soc.cpu.next_pc[21]
.sym 46655 $PACKER_VCC_NET
.sym 46656 soc.cpu.next_pc[19]
.sym 46658 soc.cpu.next_pc[18]
.sym 46665 soc.cpu.next_pc[20]
.sym 46667 $nextpnr_ICESTORM_LC_24$I3
.sym 46669 soc.cpu.next_pc[18]
.sym 46673 $nextpnr_ICESTORM_LC_24$COUT
.sym 46675 $PACKER_VCC_NET
.sym 46677 $nextpnr_ICESTORM_LC_24$I3
.sym 46679 $nextpnr_ICESTORM_LC_25$I3
.sym 46681 soc.cpu.next_pc[19]
.sym 46685 $nextpnr_ICESTORM_LC_25$COUT
.sym 46687 $PACKER_VCC_NET
.sym 46689 $nextpnr_ICESTORM_LC_25$I3
.sym 46691 $nextpnr_ICESTORM_LC_26$I3
.sym 46693 soc.cpu.next_pc[20]
.sym 46697 $nextpnr_ICESTORM_LC_26$COUT
.sym 46699 $PACKER_VCC_NET
.sym 46701 $nextpnr_ICESTORM_LC_26$I3
.sym 46703 $nextpnr_ICESTORM_LC_27$I3
.sym 46705 soc.cpu.next_pc[21]
.sym 46709 $nextpnr_ICESTORM_LC_27$COUT
.sym 46711 $PACKER_VCC_NET
.sym 46713 $nextpnr_ICESTORM_LC_27$I3
.sym 46717 iomem_addr[26]
.sym 46718 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 46719 iomem_addr[27]
.sym 46720 iomem_ready_SB_LUT4_I3_I1[0]
.sym 46721 iomem_addr[23]
.sym 46722 iomem_addr[30]
.sym 46723 iomem_addr[28]
.sym 46724 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 46725 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 46727 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 46729 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 46730 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 46731 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 46732 iomem_addr[21]
.sym 46734 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 46737 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 46738 soc.cpu.reg_out[7]
.sym 46740 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46741 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 46742 soc.cpu.next_pc[23]
.sym 46743 soc.cpu.next_pc[28]
.sym 46744 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 46745 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 46746 soc.cpu.next_pc[9]
.sym 46747 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 46749 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 46750 soc.cpu.decoded_imm[4]
.sym 46751 soc.cpu.next_pc[23]
.sym 46752 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 46753 $nextpnr_ICESTORM_LC_27$COUT
.sym 46758 soc.cpu.next_pc[23]
.sym 46773 soc.cpu.next_pc[24]
.sym 46774 soc.cpu.next_pc[25]
.sym 46782 soc.cpu.next_pc[22]
.sym 46783 $PACKER_VCC_NET
.sym 46790 $nextpnr_ICESTORM_LC_28$I3
.sym 46792 soc.cpu.next_pc[22]
.sym 46796 $nextpnr_ICESTORM_LC_28$COUT
.sym 46798 $PACKER_VCC_NET
.sym 46800 $nextpnr_ICESTORM_LC_28$I3
.sym 46802 $nextpnr_ICESTORM_LC_29$I3
.sym 46805 soc.cpu.next_pc[23]
.sym 46808 $nextpnr_ICESTORM_LC_29$COUT
.sym 46810 $PACKER_VCC_NET
.sym 46812 $nextpnr_ICESTORM_LC_29$I3
.sym 46814 $nextpnr_ICESTORM_LC_30$I3
.sym 46817 soc.cpu.next_pc[24]
.sym 46820 $nextpnr_ICESTORM_LC_30$COUT
.sym 46822 $PACKER_VCC_NET
.sym 46824 $nextpnr_ICESTORM_LC_30$I3
.sym 46826 $nextpnr_ICESTORM_LC_31$I3
.sym 46829 soc.cpu.next_pc[25]
.sym 46832 $nextpnr_ICESTORM_LC_31$COUT
.sym 46834 $PACKER_VCC_NET
.sym 46836 $nextpnr_ICESTORM_LC_31$I3
.sym 46847 iomem_ready_SB_LUT4_I3_I1[6]
.sym 46851 soc.cpu.decoded_imm[11]
.sym 46856 soc.cpu.decoded_imm[15]
.sym 46862 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 46864 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 46865 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 46866 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 46867 soc.cpu.next_pc[30]
.sym 46869 soc.cpu.reg_out[13]
.sym 46870 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 46872 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 46873 soc.cpu.next_pc[19]
.sym 46874 soc.cpu.next_pc[10]
.sym 46876 $nextpnr_ICESTORM_LC_31$COUT
.sym 46893 $PACKER_VCC_NET
.sym 46897 soc.cpu.next_pc[26]
.sym 46903 soc.cpu.next_pc[28]
.sym 46908 soc.cpu.next_pc[29]
.sym 46911 soc.cpu.next_pc[27]
.sym 46913 $nextpnr_ICESTORM_LC_32$I3
.sym 46916 soc.cpu.next_pc[26]
.sym 46919 $nextpnr_ICESTORM_LC_32$COUT
.sym 46922 $PACKER_VCC_NET
.sym 46923 $nextpnr_ICESTORM_LC_32$I3
.sym 46925 $nextpnr_ICESTORM_LC_33$I3
.sym 46927 soc.cpu.next_pc[27]
.sym 46931 $nextpnr_ICESTORM_LC_33$COUT
.sym 46934 $PACKER_VCC_NET
.sym 46935 $nextpnr_ICESTORM_LC_33$I3
.sym 46937 $nextpnr_ICESTORM_LC_34$I3
.sym 46940 soc.cpu.next_pc[28]
.sym 46943 $nextpnr_ICESTORM_LC_34$COUT
.sym 46946 $PACKER_VCC_NET
.sym 46947 $nextpnr_ICESTORM_LC_34$I3
.sym 46949 $nextpnr_ICESTORM_LC_35$I3
.sym 46952 soc.cpu.next_pc[29]
.sym 46955 $nextpnr_ICESTORM_LC_35$COUT
.sym 46958 $PACKER_VCC_NET
.sym 46959 $nextpnr_ICESTORM_LC_35$I3
.sym 46965 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 46968 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 46973 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 46974 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 46979 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 46981 soc.cpu.reg_out[12]
.sym 46985 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 46987 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 46988 soc.cpu.next_pc[11]
.sym 46989 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 46990 soc.cpu.alu_out_q[14]
.sym 46991 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 46992 soc.cpu.next_pc[24]
.sym 46993 soc.cpu.next_pc[13]
.sym 46995 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46996 soc.cpu.next_pc[20]
.sym 46997 soc.cpu.next_pc[27]
.sym 46998 soc.cpu.decoded_imm[7]
.sym 46999 $nextpnr_ICESTORM_LC_35$COUT
.sym 47005 iomem_addr[31]
.sym 47006 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 47011 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47013 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 47015 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 47021 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 47023 soc.cpu.reg_out[15]
.sym 47025 soc.cpu.next_pc[31]
.sym 47029 soc.cpu.next_pc[30]
.sym 47036 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 47039 soc.cpu.next_pc[30]
.sym 47043 soc.cpu.next_pc[31]
.sym 47044 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 47045 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 47046 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 47055 iomem_addr[31]
.sym 47067 soc.cpu.reg_out[15]
.sym 47069 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47070 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 47083 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 47084 clk$SB_IO_IN_$glb_clk
.sym 47087 soc.cpu.next_pc[13]
.sym 47088 soc.cpu.reg_out[13]
.sym 47096 soc.cpu.next_pc[30]
.sym 47106 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 47108 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 47109 $PACKER_VCC_NET
.sym 47110 soc.cpu.next_pc[14]
.sym 47111 soc.cpu.next_pc[31]
.sym 47112 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 47113 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47114 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 47115 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 47117 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1[0]
.sym 47118 soc.cpu.next_pc[17]
.sym 47119 soc.cpu.decoded_imm[9]
.sym 47120 soc.cpu.trap_SB_LUT4_I2_O
.sym 47121 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 47127 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 47128 soc.cpu.reg_out[10]
.sym 47129 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47130 soc.cpu.reg_out[14]
.sym 47131 soc.cpu.latched_stalu
.sym 47132 soc.cpu.cpu_state[4]
.sym 47133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 47135 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 47136 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 47137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[3]
.sym 47138 soc.cpu.cpu_state[3]
.sym 47140 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 47143 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 47144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 47146 soc.cpu.cpu_state[6]
.sym 47150 soc.cpu.alu_out_q[14]
.sym 47155 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 47156 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47157 soc.cpu.reg_out[11]
.sym 47158 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 47160 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 47161 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 47162 soc.cpu.cpu_state[3]
.sym 47163 soc.cpu.cpu_state[4]
.sym 47166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 47167 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 47168 soc.cpu.cpu_state[6]
.sym 47172 soc.cpu.latched_stalu
.sym 47173 soc.cpu.reg_out[14]
.sym 47174 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47175 soc.cpu.alu_out_q[14]
.sym 47178 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[3]
.sym 47179 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 47180 soc.cpu.cpu_state[6]
.sym 47181 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 47184 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47186 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 47187 soc.cpu.reg_out[14]
.sym 47190 soc.cpu.reg_out[10]
.sym 47191 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 47193 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47197 soc.cpu.reg_out[11]
.sym 47198 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47199 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 47202 soc.cpu.reg_out[14]
.sym 47203 soc.cpu.latched_stalu
.sym 47204 soc.cpu.alu_out_q[14]
.sym 47205 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47207 clk$SB_IO_IN_$glb_clk
.sym 47208 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47209 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 47210 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47211 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[0]
.sym 47212 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[1]
.sym 47213 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 47214 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47215 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 47216 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 47221 soc.cpu.decoded_imm[2]
.sym 47222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 47232 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 47233 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47234 soc.cpu.decoded_imm[4]
.sym 47235 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 47236 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 47237 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 47238 soc.cpu.next_pc[23]
.sym 47239 soc.cpu.next_pc[28]
.sym 47240 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 47242 soc.cpu.next_pc[23]
.sym 47243 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 47244 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 47251 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 47252 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47253 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 47254 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47255 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47257 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47258 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 47259 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1[0]
.sym 47261 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 47262 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47263 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 47264 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 47265 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[2]
.sym 47269 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 47270 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 47271 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47272 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 47274 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47275 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47277 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47281 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1[0]
.sym 47283 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 47284 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 47286 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47289 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 47290 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 47291 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47292 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47295 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1[0]
.sym 47297 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 47298 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 47301 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 47302 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[2]
.sym 47304 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47307 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 47308 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47309 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 47310 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47314 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1[0]
.sym 47315 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47316 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 47319 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 47320 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47321 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47322 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47325 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 47326 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47327 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 47328 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47329 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 47330 clk$SB_IO_IN_$glb_clk
.sym 47331 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47332 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 47333 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47334 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47335 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1[0]
.sym 47336 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 47337 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 47338 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47339 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[0]
.sym 47342 soc.cpu.alu_out_q[25]
.sym 47343 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 47347 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47348 soc.cpu.decoded_imm[15]
.sym 47349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 47351 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47352 soc.cpu.decoded_imm[8]
.sym 47354 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 47356 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 47357 soc.cpu.next_pc[19]
.sym 47358 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 47359 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 47360 soc.cpu.cpuregs_raddr2[2]
.sym 47362 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 47363 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 47364 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 47365 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 47366 soc.cpu.next_pc[30]
.sym 47367 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 47373 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47375 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 47377 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 47381 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47383 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 47388 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47391 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 47393 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47398 soc.cpu.compressed_instr
.sym 47401 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 47405 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 47407 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 47408 soc.cpu.compressed_instr
.sym 47411 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 47413 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 47414 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 47415 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 47417 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 47420 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47421 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 47423 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 47425 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47427 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 47429 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 47432 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 47433 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 47435 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 47437 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 47439 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 47441 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 47443 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47445 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 47447 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47449 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47451 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 47456 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 47457 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 47458 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 47459 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 47460 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 47461 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 47462 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 47465 soc.cpu.decoded_imm[7]
.sym 47468 soc.cpu.decoded_imm[16]
.sym 47471 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 47479 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 47480 soc.cpu.decoded_imm_j[6]
.sym 47482 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 47483 soc.cpu.next_pc[20]
.sym 47484 soc.cpu.compressed_instr
.sym 47485 soc.cpu.decoded_imm[7]
.sym 47487 soc.cpu.decoded_imm_j[8]
.sym 47488 soc.cpu.next_pc[24]
.sym 47489 soc.cpu.decoded_imm[7]
.sym 47490 soc.cpu.alu_out_q[23]
.sym 47491 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47499 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 47503 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 47506 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 47512 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 47514 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 47517 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 47521 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47526 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47528 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 47530 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 47532 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47534 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 47537 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 47538 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 47540 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 47542 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 47544 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 47546 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 47549 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 47550 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 47552 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 47555 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47556 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 47558 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 47560 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 47562 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 47564 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 47567 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 47568 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 47570 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47573 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47574 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 47578 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 47579 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 47580 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 47581 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 47582 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[12]
.sym 47583 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[13]
.sym 47584 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[14]
.sym 47585 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[15]
.sym 47588 soc.cpu.decoded_imm[24]
.sym 47589 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 47591 soc.cpu.decoded_imm[8]
.sym 47593 soc.cpu.decoded_imm_j[5]
.sym 47594 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 47595 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 47597 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47598 soc.cpu.decoded_imm[15]
.sym 47599 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 47600 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 47601 soc.cpu.decoded_imm_j[3]
.sym 47602 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 47603 soc.cpu.next_pc[31]
.sym 47604 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 47605 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47607 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[26]
.sym 47608 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 47609 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 47610 soc.cpu.next_pc[17]
.sym 47611 soc.cpu.decoded_imm[9]
.sym 47612 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 47613 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[29]
.sym 47614 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47623 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 47624 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 47626 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 47630 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 47631 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 47636 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 47639 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 47649 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 47651 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 47654 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 47655 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47657 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 47660 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 47661 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 47663 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 47666 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 47667 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 47669 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 47671 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 47673 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 47675 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 47677 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 47679 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 47681 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 47684 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 47685 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 47687 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 47689 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 47691 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 47693 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47696 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 47697 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 47701 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[16]
.sym 47702 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[17]
.sym 47703 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[18]
.sym 47704 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[19]
.sym 47705 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[20]
.sym 47706 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[21]
.sym 47707 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[22]
.sym 47708 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[23]
.sym 47711 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 47713 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47714 soc.cpu.reg_out[16]
.sym 47715 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 47716 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47717 soc.cpu.decoded_imm_j[9]
.sym 47719 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 47720 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 47721 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 47723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 47724 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 47725 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 47726 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 47727 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 47728 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 47729 soc.cpu.decoded_imm[11]
.sym 47730 soc.cpu.decoded_imm[4]
.sym 47731 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 47732 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[23]
.sym 47733 soc.cpu.cpuregs_raddr2[0]
.sym 47734 soc.cpu.next_pc[23]
.sym 47735 soc.cpu.next_pc[28]
.sym 47736 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 47737 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47742 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 47743 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 47750 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 47754 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 47764 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 47769 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 47773 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 47774 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 47777 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 47778 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47780 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 47782 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 47784 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 47786 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 47788 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 47790 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 47792 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 47794 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 47796 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 47798 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 47800 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 47802 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 47804 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 47807 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 47808 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 47811 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 47814 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 47818 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 47821 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 47822 clk$SB_IO_IN_$glb_clk
.sym 47823 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47824 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[24]
.sym 47825 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[25]
.sym 47826 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[26]
.sym 47827 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[27]
.sym 47828 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[28]
.sym 47829 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[29]
.sym 47830 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[30]
.sym 47831 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47835 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 47836 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 47837 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 47838 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47839 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 47840 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 47841 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 47842 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 47843 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 47844 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 47845 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 47846 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 47847 soc.cpu.latched_is_lb
.sym 47848 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 47849 soc.cpu.next_pc[19]
.sym 47850 soc.cpu.decoded_imm[12]
.sym 47851 soc.cpu.cpuregs_raddr2[2]
.sym 47853 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 47854 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 47855 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 47856 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[22]
.sym 47857 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[24]
.sym 47858 soc.cpu.next_pc[30]
.sym 47859 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 47865 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 47866 soc.cpu.reg_out[20]
.sym 47867 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47869 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 47870 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47871 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47873 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[2]
.sym 47875 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[18]
.sym 47876 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[19]
.sym 47877 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 47878 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47879 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 47881 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 47882 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 47883 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I0[0]
.sym 47886 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 47888 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 47889 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I0[1]
.sym 47891 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 47892 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47893 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47894 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 47895 soc.cpu.latched_stalu
.sym 47896 soc.cpu.alu_out_q[20]
.sym 47898 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47899 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[18]
.sym 47900 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 47901 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 47905 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 47906 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 47907 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 47910 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 47911 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 47912 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 47913 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47916 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[2]
.sym 47917 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47918 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 47922 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[19]
.sym 47923 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 47924 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47925 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 47928 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 47930 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47931 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47934 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I0[0]
.sym 47935 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 47936 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 47937 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I0[1]
.sym 47940 soc.cpu.latched_stalu
.sym 47941 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47942 soc.cpu.reg_out[20]
.sym 47943 soc.cpu.alu_out_q[20]
.sym 47944 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 47945 clk$SB_IO_IN_$glb_clk
.sym 47946 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47947 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[1]
.sym 47948 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 47949 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[1]
.sym 47950 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 47951 soc.cpu.next_pc[23]
.sym 47952 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[0]
.sym 47953 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 47954 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[0]
.sym 47958 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 47959 soc.cpu.mem_do_rinst
.sym 47960 soc.cpu.reg_out[20]
.sym 47961 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 47962 soc.cpu.decoded_imm[19]
.sym 47963 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 47964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 47965 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 47966 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 47967 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47968 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 47970 soc.mem_rdata[30]
.sym 47971 soc.cpu.decoded_imm_j[8]
.sym 47972 soc.cpu.next_pc[24]
.sym 47973 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[27]
.sym 47974 soc.cpu.irq_pending[24]
.sym 47975 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[28]
.sym 47976 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 47977 soc.cpu.cpu_state[2]
.sym 47978 soc.cpu.decoded_imm[24]
.sym 47979 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 47980 soc.cpu.reg_pc[27]
.sym 47981 soc.cpu.decoded_imm[7]
.sym 47982 soc.cpu.alu_out_q[23]
.sym 47988 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47989 soc.cpu.alu_out_q[23]
.sym 47990 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47991 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 47992 soc.cpu.reg_out[23]
.sym 47993 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[2]
.sym 47994 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 47995 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47996 soc.cpu.reg_out[19]
.sym 47998 soc.cpu.reg_out[18]
.sym 47999 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 48000 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[1]
.sym 48002 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[23]
.sym 48003 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 48005 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 48006 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 48010 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48011 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 48013 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 48014 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 48015 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 48016 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[0]
.sym 48018 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 48019 soc.cpu.latched_stalu
.sym 48022 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48023 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 48024 soc.cpu.reg_out[18]
.sym 48027 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 48028 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48029 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[2]
.sym 48033 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 48034 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 48035 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48036 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 48039 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 48040 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 48041 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 48045 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 48046 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[23]
.sym 48047 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48048 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 48051 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48052 soc.cpu.reg_out[23]
.sym 48053 soc.cpu.alu_out_q[23]
.sym 48054 soc.cpu.latched_stalu
.sym 48058 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48059 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 48060 soc.cpu.reg_out[19]
.sym 48063 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[0]
.sym 48064 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 48065 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[1]
.sym 48066 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 48067 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 48068 clk$SB_IO_IN_$glb_clk
.sym 48069 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48070 soc.cpu.reg_out[26]
.sym 48071 soc.cpu.reg_out[27]
.sym 48072 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 48073 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 48074 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48075 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[0]
.sym 48076 soc.cpu.reg_out[31]
.sym 48077 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 48080 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 48082 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48084 soc.cpu.cpu_state[6]
.sym 48085 soc.cpu.reg_out[23]
.sym 48087 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 48088 soc.cpu.reg_out[23]
.sym 48089 UART_RX_SB_LUT4_I1_I0[3]
.sym 48090 soc.cpu.cpu_state[6]
.sym 48091 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48092 soc.cpu.reg_out[19]
.sym 48094 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[29]
.sym 48095 soc.cpu.next_pc[31]
.sym 48096 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 48097 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1[2]
.sym 48099 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48100 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[26]
.sym 48101 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 48102 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48103 soc.cpu.decoded_imm[9]
.sym 48104 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 48113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.sym 48114 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 48115 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 48116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1[2]
.sym 48117 soc.cpu.cpu_state[4]
.sym 48118 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 48119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 48120 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 48121 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1[3]
.sym 48123 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 48124 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 48125 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 48126 soc.cpu.reg_out[29]
.sym 48127 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.sym 48130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3[2]
.sym 48132 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 48134 soc.cpu.irq_pending[24]
.sym 48135 soc.cpu.irq_pending[29]
.sym 48136 soc.cpu.reg_out[24]
.sym 48137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 48138 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 48142 soc.cpu.cpu_state[2]
.sym 48144 soc.cpu.cpu_state[4]
.sym 48145 soc.cpu.irq_pending[29]
.sym 48146 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 48147 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 48150 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 48152 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 48153 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.sym 48156 soc.cpu.cpu_state[4]
.sym 48157 soc.cpu.irq_pending[24]
.sym 48158 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 48159 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 48162 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 48163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1[3]
.sym 48164 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1[2]
.sym 48165 soc.cpu.cpu_state[2]
.sym 48169 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 48170 soc.cpu.reg_out[29]
.sym 48171 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48174 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3[2]
.sym 48175 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 48177 soc.cpu.cpu_state[4]
.sym 48181 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 48182 soc.cpu.reg_out[24]
.sym 48183 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 48187 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.sym 48189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 48191 clk$SB_IO_IN_$glb_clk
.sym 48192 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48193 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 48194 soc.cpu.next_pc[27]
.sym 48195 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 48196 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 48197 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[0]
.sym 48198 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 48199 soc.cpu.cpuregs.regs.1.0.1_RDATA_5_SB_DFFSR_Q_R
.sym 48200 soc.cpu.next_pc[26]
.sym 48206 soc.cpu.reg_out[31]
.sym 48207 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 48208 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48209 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 48211 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 48213 soc.cpu.cpu_state[4]
.sym 48215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 48216 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 48217 soc.cpu.cpuregs_raddr2[0]
.sym 48218 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 48220 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 48221 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48222 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 48223 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 48224 soc.cpu.reg_out[28]
.sym 48225 soc.cpu.decoded_imm[11]
.sym 48226 soc.cpu.decoded_imm[4]
.sym 48227 soc.cpu.next_pc[28]
.sym 48234 soc.cpu.reg_out[26]
.sym 48235 soc.cpu.alu_out_q[26]
.sym 48236 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48237 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48239 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 48240 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48241 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[2]
.sym 48242 soc.cpu.mem_rdata_q[29]
.sym 48243 soc.cpu.alu_out_q[26]
.sym 48244 soc.cpu.decoded_imm_j[7]
.sym 48246 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 48248 soc.cpu.reg_out[31]
.sym 48249 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 48250 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 48252 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 48253 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 48254 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48256 soc.cpu.decoded_imm_j[10]
.sym 48257 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48258 soc.cpu.decoded_imm_j[9]
.sym 48259 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48262 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48263 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 48264 soc.cpu.latched_stalu
.sym 48265 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 48267 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 48268 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 48269 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 48270 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48273 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48274 soc.cpu.decoded_imm_j[10]
.sym 48275 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 48276 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48279 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48280 soc.cpu.mem_rdata_q[29]
.sym 48281 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48282 soc.cpu.decoded_imm_j[9]
.sym 48285 soc.cpu.alu_out_q[26]
.sym 48286 soc.cpu.reg_out[26]
.sym 48287 soc.cpu.latched_stalu
.sym 48288 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 48292 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[2]
.sym 48293 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48294 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 48297 soc.cpu.decoded_imm_j[7]
.sym 48298 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 48299 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48300 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48304 soc.cpu.reg_out[31]
.sym 48305 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 48306 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48309 soc.cpu.latched_stalu
.sym 48310 soc.cpu.reg_out[26]
.sym 48311 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48312 soc.cpu.alu_out_q[26]
.sym 48313 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48314 clk$SB_IO_IN_$glb_clk
.sym 48315 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 48316 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[1]
.sym 48317 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 48318 soc.cpu.cpuregs_raddr2[1]
.sym 48319 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[2]
.sym 48320 soc.cpu.cpuregs_raddr2[4]
.sym 48321 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[0]
.sym 48322 soc.cpu.cpuregs_raddr2[0]
.sym 48323 soc.cpu.cpuregs_raddr2[2]
.sym 48328 soc.cpu.mem_rdata_q[29]
.sym 48330 soc.cpu.decoded_imm_j[7]
.sym 48331 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48333 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 48334 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 48339 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 48341 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 48342 soc.cpu.decoded_imm[12]
.sym 48343 soc.cpu.reg_out[27]
.sym 48344 soc.cpu.decoded_imm_j[9]
.sym 48345 soc.cpu.cpuregs_raddr2[0]
.sym 48346 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 48347 soc.cpu.cpuregs_raddr2[2]
.sym 48348 soc.cpu.cpuregs.regs.1.0.1_RDATA_5_SB_DFFSR_Q_R
.sym 48349 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48350 soc.cpu.next_pc[30]
.sym 48351 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 48358 soc.cpu.cpuregs_raddr2[1]
.sym 48359 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 48362 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 48363 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48366 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[29]
.sym 48367 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48368 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I0[0]
.sym 48370 soc.cpu.reg_out[30]
.sym 48371 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 48372 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[26]
.sym 48373 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 48374 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 48375 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I0[1]
.sym 48376 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 48377 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 48378 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 48379 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 48381 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 48382 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48383 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 48384 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 48387 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[0]
.sym 48390 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 48391 soc.cpu.cpuregs_raddr2[1]
.sym 48393 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[0]
.sym 48397 soc.cpu.reg_out[30]
.sym 48398 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48399 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 48402 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48403 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 48404 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[26]
.sym 48405 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 48408 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 48409 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 48410 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 48411 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48414 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 48415 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 48416 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48417 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 48420 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 48421 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[29]
.sym 48422 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 48423 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48426 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 48427 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 48428 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 48429 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 48432 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 48433 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I0[0]
.sym 48434 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 48435 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I0[1]
.sym 48436 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 48437 clk$SB_IO_IN_$glb_clk
.sym 48438 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48439 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 48440 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[2]
.sym 48441 soc.cpu.decoded_imm[14]
.sym 48442 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[3]
.sym 48443 soc.cpu.decoded_imm[4]
.sym 48444 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_DFFSR_Q_R
.sym 48445 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[0]
.sym 48446 soc.cpu.decoded_imm[12]
.sym 48452 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 48453 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 48456 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 48457 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 48458 soc.cpu.mem_do_rinst
.sym 48460 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 48461 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 48462 soc.cpu.cpuregs_raddr2[1]
.sym 48464 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 48465 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48466 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48467 soc.cpu.reg_pc[27]
.sym 48468 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 48469 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 48470 soc.cpu.irq_pending[24]
.sym 48472 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 48473 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[27]
.sym 48474 soc.cpu.decoded_imm[24]
.sym 48481 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48483 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48484 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48486 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 48487 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 48489 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 48490 soc.cpu.alu_out_q[27]
.sym 48493 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 48494 soc.cpu.reg_out[28]
.sym 48495 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 48496 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 48498 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 48499 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[27]
.sym 48501 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 48503 soc.cpu.reg_out[27]
.sym 48506 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48507 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 48508 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 48509 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48511 soc.cpu.latched_stalu
.sym 48513 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 48514 soc.cpu.reg_out[27]
.sym 48515 soc.cpu.latched_stalu
.sym 48516 soc.cpu.alu_out_q[27]
.sym 48519 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 48520 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 48522 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48525 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 48526 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 48527 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 48528 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 48532 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 48533 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 48537 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48538 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[27]
.sym 48539 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 48540 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48543 soc.cpu.reg_out[28]
.sym 48545 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48546 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 48549 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 48555 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48556 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 48557 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48558 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 48559 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 48560 clk$SB_IO_IN_$glb_clk
.sym 48561 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48562 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 48563 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 48564 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 48565 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[3]
.sym 48566 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 48567 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 48568 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48569 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 48574 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 48575 soc.cpu.alu_out_q[27]
.sym 48576 soc.cpu.alu_out_q[27]
.sym 48578 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 48579 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 48580 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 48581 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 48583 UART_RX_SB_LUT4_I1_I0[3]
.sym 48584 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 48585 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 48586 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48588 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48589 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 48590 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48591 soc.cpu.cpuregs.wen
.sym 48592 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48593 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 48595 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 48603 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 48604 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48608 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 48610 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 48611 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 48612 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48614 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48618 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 48623 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 48624 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 48625 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48626 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 48627 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[3]
.sym 48628 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 48629 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 48630 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 48631 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 48632 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 48634 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 48636 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 48637 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 48639 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 48642 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 48643 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 48644 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 48645 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 48648 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 48649 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48650 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48651 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[3]
.sym 48654 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 48655 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 48656 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 48657 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 48660 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 48661 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 48662 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 48663 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 48667 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 48668 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 48669 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48672 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 48673 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 48674 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 48675 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 48678 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 48679 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 48680 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 48681 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 48682 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48683 clk$SB_IO_IN_$glb_clk
.sym 48684 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 48691 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48692 $PACKER_GND_NET
.sym 48697 soc.cpu.cpuregs_waddr[1]
.sym 48698 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48699 soc.cpu.cpuregs_waddr[0]
.sym 48700 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48701 soc.cpu.cpuregs_waddr[3]
.sym 48702 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48703 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 48706 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 48707 soc.cpu.cpuregs_waddr[2]
.sym 48708 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 48709 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 48717 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48742 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 48745 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 48747 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 48748 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48750 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 48753 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 48759 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 48760 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 48761 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 48762 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 48801 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 48802 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48821 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 48822 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48823 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 48827 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 48882 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O
.sym 48904 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O
.sym 48909 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 48910 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 48911 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 48912 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 48913 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 48914 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 48915 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 48930 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 48953 soc.spimemio.rd_inc
.sym 48971 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 48979 iomem_addr[7]
.sym 48983 iomem_addr[7]
.sym 48984 soc.spimemio.rd_inc
.sym 48986 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 49029 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 49030 clk$SB_IO_IN_$glb_clk
.sym 49034 UART_RX$SB_IO_IN
.sym 49036 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 49037 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 49038 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 49039 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 49040 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 49041 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 49042 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 49043 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 49046 $PACKER_GND_NET
.sym 49047 UART_RX_SB_LUT4_I1_I0[3]
.sym 49051 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O
.sym 49052 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 49053 soc.spimemio.rd_inc
.sym 49056 iomem_wstrb[0]
.sym 49058 iomem_wdata[28]
.sym 49059 iomem_wdata[24]
.sym 49077 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49078 soc.spimemio.rd_addr[21]
.sym 49082 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49084 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 49085 COMM[3]$SB_IO_OUT
.sym 49087 soc.spimemio.rd_addr[7]
.sym 49089 soc.spimemio.rd_addr[8]
.sym 49091 soc.spimemio.rd_addr[9]
.sym 49092 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 49095 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 49097 soc.spimemio.rd_addr[18]
.sym 49099 UART_RX$SB_IO_IN
.sym 49101 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 49102 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 49104 soc.spimemio.rd_addr[5]
.sym 49114 iomem_wdata[8]
.sym 49115 gpio_out_SB_DFFESR_Q_E
.sym 49119 iomem_wdata[12]
.sym 49122 iomem_wdata[9]
.sym 49123 gpio_out[12]
.sym 49126 gpio_out[8]
.sym 49129 gpio_out[14]
.sym 49131 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 49132 gpio_out[10]
.sym 49136 iomem_wdata[14]
.sym 49137 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 49138 iomem_wdata[13]
.sym 49141 iomem_wdata[10]
.sym 49147 iomem_wdata[14]
.sym 49153 iomem_wdata[13]
.sym 49158 iomem_wdata[12]
.sym 49166 iomem_wdata[10]
.sym 49170 gpio_out[14]
.sym 49171 gpio_out[10]
.sym 49172 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 49173 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 49178 iomem_wdata[8]
.sym 49182 gpio_out[8]
.sym 49183 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 49184 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 49185 gpio_out[12]
.sym 49189 iomem_wdata[9]
.sym 49192 gpio_out_SB_DFFESR_Q_E
.sym 49193 clk$SB_IO_IN_$glb_clk
.sym 49194 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 49195 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 49196 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 49197 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 49198 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 49199 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 49200 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 49201 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 49202 soc.spimemio.rd_addr[3]
.sym 49203 iomem_addr[15]
.sym 49204 flash_clk$SB_IO_OUT
.sym 49206 iomem_addr[15]
.sym 49207 iomem_addr[12]
.sym 49209 iomem_wdata[4]
.sym 49211 gpio_out_SB_DFFESR_Q_E
.sym 49213 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 49215 iomem_wdata[12]
.sym 49217 iomem_addr[10]
.sym 49218 iomem_wdata[9]
.sym 49219 flash_clk_SB_LUT4_I1_I2[3]
.sym 49220 soc.spimemio.rd_addr[4]
.sym 49221 soc.spimemio.rd_addr[5]
.sym 49222 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 49224 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 49226 soc.spimemio.rd_addr[3]
.sym 49228 soc.spimemio.rd_addr[23]
.sym 49230 soc.spimemio.rd_addr[16]
.sym 49244 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49248 iomem_wstrb[1]
.sym 49249 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49254 iomem_wstrb[0]
.sym 49256 UART_RX_SB_LUT4_I1_I0[3]
.sym 49269 UART_RX_SB_LUT4_I1_I0[3]
.sym 49271 iomem_wstrb[0]
.sym 49272 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49305 UART_RX_SB_LUT4_I1_I0[3]
.sym 49307 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49308 iomem_wstrb[1]
.sym 49318 soc.spimemio.rd_addr[9]
.sym 49319 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 49320 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 49321 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 49322 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 49323 soc.spimemio.rd_valid_SB_LUT4_I2_I0[0]
.sym 49324 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 49325 soc.spimemio.rd_addr[5]
.sym 49328 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 49331 iomem_wdata[8]
.sym 49332 iomem_wdata[27]
.sym 49333 iomem_wdata[11]
.sym 49334 iomem_addr[16]
.sym 49336 iomem_wstrb[1]
.sym 49338 gpio_out_SB_DFFESR_Q_9_E
.sym 49339 iomem_wdata[4]
.sym 49341 iomem_addr[16]
.sym 49342 iomem_addr[3]
.sym 49343 iomem_addr[23]
.sym 49344 iomem_addr[23]
.sym 49345 iomem_addr[2]
.sym 49346 iomem_addr[4]
.sym 49347 iomem_addr[14]
.sym 49348 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 49350 iomem_addr[4]
.sym 49351 iomem_addr[3]
.sym 49352 flash_clk_SB_LUT4_I1_I2[3]
.sym 49353 iomem_addr[9]
.sym 49361 iomem_addr[6]
.sym 49369 iomem_addr[2]
.sym 49375 iomem_addr[3]
.sym 49377 iomem_addr[9]
.sym 49378 iomem_addr[8]
.sym 49392 iomem_addr[3]
.sym 49412 iomem_addr[8]
.sym 49425 iomem_addr[9]
.sym 49430 iomem_addr[6]
.sym 49436 iomem_addr[2]
.sym 49441 soc.spimemio.rd_addr[4]
.sym 49442 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 49443 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[0]
.sym 49444 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_1_I3[2]
.sym 49445 soc.spimemio.rd_addr[23]
.sym 49446 soc.spimemio.rd_addr[16]
.sym 49447 soc.spimemio.rd_addr[20]
.sym 49448 soc.spimemio.rd_addr[14]
.sym 49455 iomem_wdata[6]
.sym 49456 iomem_addr[10]
.sym 49458 iomem_addr[12]
.sym 49462 iomem_wdata[24]
.sym 49464 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 49465 soc.spimemio.rd_addr[22]
.sym 49466 iomem_addr[11]
.sym 49467 iomem_addr[11]
.sym 49468 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 49469 soc.spimemio.rd_addr[7]
.sym 49470 soc.spimemio.rd_addr[20]
.sym 49471 iomem_addr[14]
.sym 49472 iomem_addr[16]
.sym 49473 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49474 soc.spimemio.rd_addr[8]
.sym 49475 iomem_addr[5]
.sym 49476 soc.spimemio.rd_addr[21]
.sym 49485 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 49487 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 49489 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 49490 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 49493 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 49496 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 49505 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 49511 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 49514 $nextpnr_ICESTORM_LC_50$O
.sym 49516 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 49520 soc.memory.cs_0_SB_CARRY_I1_CO[2]
.sym 49523 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 49526 soc.memory.cs_0_SB_CARRY_I1_CO[3]
.sym 49528 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 49532 soc.memory.cs_0_SB_CARRY_I1_CO[4]
.sym 49535 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 49538 soc.memory.cs_0_SB_CARRY_I1_CO[5]
.sym 49540 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 49544 soc.memory.cs_0_SB_CARRY_I1_CO[6]
.sym 49546 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 49550 soc.memory.cs_0_SB_CARRY_I1_CO[7]
.sym 49553 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 49556 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 49559 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 49564 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 49565 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 49566 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I0[3]
.sym 49567 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[2]
.sym 49568 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 49569 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3_SB_LUT4_O_3_I3[2]
.sym 49570 soc.spimemio.rd_addr[22]
.sym 49571 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[0]
.sym 49576 iomem_wdata[30]
.sym 49578 iomem_wstrb[0]
.sym 49580 UART_RX_SB_LUT4_I1_I0[3]
.sym 49581 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 49582 iomem_addr[20]
.sym 49588 iomem_addr[17]
.sym 49589 iomem_addr[13]
.sym 49590 iomem_addr[18]
.sym 49591 $PACKER_VCC_NET
.sym 49592 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 49594 iomem_addr[22]
.sym 49595 iomem_addr[7]
.sym 49596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 49597 iomem_addr[15]
.sym 49598 soc.spimemio.rd_addr[18]
.sym 49600 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 49615 $PACKER_VCC_NET
.sym 49621 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 49622 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 49626 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 49627 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 49630 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 49632 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 49633 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 49636 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 49637 soc.memory.cs_0_SB_CARRY_I1_CO[9]
.sym 49640 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 49643 soc.memory.cs_0_SB_CARRY_I1_CO[10]
.sym 49646 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 49649 soc.memory.cs_0_SB_CARRY_I1_CO[11]
.sym 49651 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 49655 soc.memory.cs_0_SB_CARRY_I1_CO[12]
.sym 49657 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 49658 $PACKER_VCC_NET
.sym 49661 soc.memory.cs_0_SB_CARRY_I1_CO[13]
.sym 49663 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 49667 soc.memory.cs_0_SB_CARRY_I1_CO[14]
.sym 49669 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 49673 soc.memory.cs_0_SB_CARRY_I1_CO[15]
.sym 49676 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 49679 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 49681 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 49687 soc.spimemio.rd_addr[17]
.sym 49688 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I0[0]
.sym 49689 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[3]
.sym 49690 soc.spimemio.rd_addr[18]
.sym 49691 soc.spimemio.rd_addr[8]
.sym 49692 soc.spimemio.rd_addr[21]
.sym 49693 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 49694 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I2[1]
.sym 49697 soc.cpu.next_pc[13]
.sym 49698 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 49699 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 49700 iomem_addr[23]
.sym 49701 iomem_wdata[29]
.sym 49702 iomem_wdata[3]
.sym 49704 soc.spimemio.rd_inc
.sym 49708 iomem_addr[14]
.sym 49711 iomem_wdata[5]
.sym 49712 iomem_addr[20]
.sym 49713 iomem_addr[21]
.sym 49714 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 49715 flash_clk_SB_LUT4_I1_I2[3]
.sym 49716 iomem_addr[4]
.sym 49718 iomem_addr[19]
.sym 49719 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 49720 iomem_addr[14]
.sym 49721 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 49722 soc.cpu.cpuregs_raddr2[3]
.sym 49723 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 49747 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 49748 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 49750 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 49751 iomem_ready_SB_LUT4_I3_I1[0]
.sym 49752 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 49754 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 49755 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 49758 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 49760 soc.memory.cs_0_SB_CARRY_I1_CO[17]
.sym 49763 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 49766 soc.memory.cs_0_SB_CARRY_I1_CO[18]
.sym 49769 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 49772 soc.memory.cs_0_SB_CARRY_I1_CO[19]
.sym 49774 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 49778 soc.memory.cs_0_SB_CARRY_I1_CO[20]
.sym 49780 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 49784 soc.memory.cs_0_SB_CARRY_I1_CO[21]
.sym 49787 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 49790 soc.memory.cs_0_SB_CARRY_I1_CO[22]
.sym 49793 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 49796 soc.memory.cs_0_SB_CARRY_I1_CO[23]
.sym 49798 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 49802 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 49805 iomem_ready_SB_LUT4_I3_I1[0]
.sym 49810 flash_clk_SB_LUT4_I1_I2[3]
.sym 49813 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 49814 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 49822 iomem_wdata[28]
.sym 49826 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 49828 iomem_wdata[8]
.sym 49829 iomem_wdata[7]
.sym 49831 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 49832 iomem_addr[8]
.sym 49834 iomem_addr[14]
.sym 49835 iomem_addr[23]
.sym 49836 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 49837 soc.mem_valid
.sym 49838 iomem_addr[3]
.sym 49839 iomem_wdata[26]
.sym 49840 iomem_addr[9]
.sym 49841 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 49842 iomem_addr[4]
.sym 49843 flash_clk_SB_LUT4_I1_I2[3]
.sym 49844 iomem_addr[2]
.sym 49845 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 49846 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 49861 $PACKER_VCC_NET
.sym 49862 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 49865 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 49869 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 49873 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 49875 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 49880 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 49881 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 49882 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 49883 soc.memory.cs_0_SB_CARRY_I1_CO[25]
.sym 49885 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 49889 soc.memory.cs_0_SB_CARRY_I1_CO[26]
.sym 49892 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 49895 soc.memory.cs_0_SB_CARRY_I1_CO[27]
.sym 49898 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 49901 soc.memory.cs_0_SB_CARRY_I1_CO[28]
.sym 49903 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 49907 soc.memory.cs_0_SB_CARRY_I1_CO[29]
.sym 49910 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 49913 $nextpnr_ICESTORM_LC_51$I3
.sym 49915 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 49919 $nextpnr_ICESTORM_LC_51$COUT
.sym 49921 $PACKER_VCC_NET
.sym 49923 $nextpnr_ICESTORM_LC_51$I3
.sym 49926 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 49927 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 49929 $nextpnr_ICESTORM_LC_51$COUT
.sym 49933 soc.simpleuart.recv_pattern[3]
.sym 49934 soc.simpleuart.recv_pattern[5]
.sym 49935 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 49936 soc.simpleuart.recv_pattern[7]
.sym 49938 soc.simpleuart.recv_pattern[4]
.sym 49939 soc.simpleuart.recv_pattern[6]
.sym 49940 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 49945 soc.spimemio_cfgreg_do[21]
.sym 49947 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 49948 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 49950 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 49952 flash_clk_SB_LUT4_I1_I2[3]
.sym 49955 iomem_addr[13]
.sym 49957 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49958 iomem_addr[11]
.sym 49959 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 49960 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 49961 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 49962 iomem_addr[14]
.sym 49963 soc.cpu.next_pc[16]
.sym 49964 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 49965 iomem_wdata[5]
.sym 49966 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 49967 soc.cpu.mem_la_firstword_xfer
.sym 49968 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 49977 iomem_addr[9]
.sym 49978 iomem_addr[4]
.sym 49980 iomem_addr[11]
.sym 49981 soc.cpu.mem_la_wdata[5]
.sym 49989 iomem_addr[8]
.sym 49992 soc.cpu.trap_SB_LUT4_I2_O
.sym 49996 iomem_addr[6]
.sym 50002 iomem_addr[7]
.sym 50003 iomem_addr[17]
.sym 50008 soc.cpu.mem_la_wdata[5]
.sym 50019 iomem_addr[17]
.sym 50031 iomem_addr[11]
.sym 50038 iomem_addr[4]
.sym 50049 iomem_addr[9]
.sym 50050 iomem_addr[6]
.sym 50051 iomem_addr[7]
.sym 50052 iomem_addr[8]
.sym 50053 soc.cpu.trap_SB_LUT4_I2_O
.sym 50054 clk$SB_IO_IN_$glb_clk
.sym 50056 soc.simpleuart.recv_pattern[2]
.sym 50057 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 50058 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 50059 soc.simpleuart.recv_pattern[0]
.sym 50060 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 50061 soc.simpleuart.recv_pattern[1]
.sym 50062 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 50063 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 50066 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 50068 soc.simpleuart.recv_divcnt[14]
.sym 50072 iomem_addr[19]
.sym 50073 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 50077 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 50080 iomem_addr[17]
.sym 50081 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 50082 iomem_addr[12]
.sym 50083 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 50084 iomem_addr[15]
.sym 50085 iomem_addr[22]
.sym 50086 iomem_addr[18]
.sym 50087 $PACKER_VCC_NET
.sym 50088 iomem_addr[13]
.sym 50090 soc.cpu.next_pc[12]
.sym 50091 iomem_addr[12]
.sym 50097 soc.cpu.next_pc[11]
.sym 50099 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50101 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 50102 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 50103 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 50105 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 50106 soc.cpu.next_pc[3]
.sym 50108 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 50110 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 50111 soc.cpu.next_pc[4]
.sym 50112 soc.cpu.next_pc[2]
.sym 50113 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 50114 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 50115 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50116 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 50117 soc.cpu.next_pc[9]
.sym 50118 soc.cpu.next_pc[8]
.sym 50122 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 50123 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50124 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 50127 soc.cpu.mem_la_firstword_xfer
.sym 50142 soc.cpu.next_pc[3]
.sym 50143 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50144 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 50145 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 50148 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50149 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 50150 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 50151 soc.cpu.next_pc[9]
.sym 50154 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 50155 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 50156 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50157 soc.cpu.next_pc[4]
.sym 50160 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50161 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 50162 soc.cpu.mem_la_firstword_xfer
.sym 50163 soc.cpu.next_pc[2]
.sym 50166 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 50167 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 50168 soc.cpu.next_pc[11]
.sym 50169 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50172 soc.cpu.next_pc[8]
.sym 50173 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 50174 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50175 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 50176 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50177 clk$SB_IO_IN_$glb_clk
.sym 50179 soc.simpleuart.recv_buf_data[2]
.sym 50180 soc.simpleuart.recv_buf_data[1]
.sym 50181 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 50182 soc.simpleuart.recv_buf_data[3]
.sym 50183 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 50184 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 50185 soc.simpleuart.recv_buf_data[0]
.sym 50186 soc.simpleuart.recv_buf_data[4]
.sym 50191 soc.cpu.next_pc[11]
.sym 50193 soc.simpleuart_reg_div_do[21]
.sym 50195 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50197 iomem_wdata[16]
.sym 50201 iomem_addr[4]
.sym 50203 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 50204 iomem_addr[14]
.sym 50205 iomem_addr[19]
.sym 50206 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 50207 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 50208 iomem_addr[4]
.sym 50209 iomem_addr[21]
.sym 50211 iomem_addr[20]
.sym 50212 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.sym 50214 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 50222 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 50226 iomem_addr[14]
.sym 50227 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50228 iomem_addr[17]
.sym 50229 iomem_wdata[7]
.sym 50230 iomem_addr[15]
.sym 50233 iomem_addr[16]
.sym 50235 soc.cpu.reg_out[4]
.sym 50238 UART_TX_SB_DFFESS_Q_E
.sym 50243 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 50246 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 50248 iomem_wstrb[0]
.sym 50249 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 50271 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 50272 iomem_wdata[7]
.sym 50273 iomem_wstrb[0]
.sym 50274 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 50283 iomem_addr[15]
.sym 50284 iomem_addr[16]
.sym 50285 iomem_addr[17]
.sym 50286 iomem_addr[14]
.sym 50289 soc.cpu.reg_out[4]
.sym 50290 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50292 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 50299 UART_TX_SB_DFFESS_Q_E
.sym 50300 clk$SB_IO_IN_$glb_clk
.sym 50301 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 50302 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 50303 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 50304 iomem_addr[22]
.sym 50305 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 50306 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2[3]
.sym 50307 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[2]
.sym 50308 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 50309 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 50312 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50317 soc.simpleuart.recv_divcnt[28]
.sym 50318 soc.simpleuart.recv_divcnt[28]
.sym 50320 soc.simpleuart_reg_div_do[26]
.sym 50322 iomem_addr[10]
.sym 50323 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]
.sym 50325 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 50327 soc.cpu.reg_out[12]
.sym 50328 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 50329 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 50330 iomem_addr[14]
.sym 50331 flash_clk_SB_LUT4_I1_I2[3]
.sym 50332 soc.cpu.next_pc[21]
.sym 50333 iomem_ready_SB_LUT4_I1_O[0]
.sym 50334 iomem_addr[23]
.sym 50335 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 50336 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 50337 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 50343 soc.cpu.reg_out[12]
.sym 50344 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 50345 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50346 soc.cpu.next_pc[18]
.sym 50348 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 50349 soc.cpu.next_pc[15]
.sym 50352 iomem_addr[19]
.sym 50354 iomem_addr[18]
.sym 50356 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 50357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 50358 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 50359 soc.cpu.next_pc[17]
.sym 50360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 50361 iomem_addr[12]
.sym 50363 soc.cpu.next_pc[14]
.sym 50364 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 50365 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50366 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 50367 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 50369 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 50371 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 50372 soc.cpu.next_pc[13]
.sym 50373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 50374 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50376 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50377 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 50378 soc.cpu.next_pc[17]
.sym 50379 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 50383 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 50385 iomem_addr[12]
.sym 50388 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50389 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 50390 soc.cpu.next_pc[15]
.sym 50391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 50394 soc.cpu.next_pc[18]
.sym 50395 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 50396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 50397 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50400 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50401 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 50402 soc.cpu.next_pc[13]
.sym 50403 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 50407 soc.cpu.reg_out[12]
.sym 50408 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 50409 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50412 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50413 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 50414 soc.cpu.next_pc[14]
.sym 50415 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 50419 iomem_addr[18]
.sym 50421 iomem_addr[19]
.sym 50422 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50423 clk$SB_IO_IN_$glb_clk
.sym 50425 soc.simpleuart.send_dummy
.sym 50426 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 50427 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 50428 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 50429 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 50430 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 50431 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 50432 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 50437 iomem_addr[17]
.sym 50441 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50442 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 50444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 50447 soc.cpu.decoded_imm[4]
.sym 50448 iomem_addr[22]
.sym 50449 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 50450 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 50451 soc.cpu.mem_la_firstword_xfer
.sym 50452 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 50453 soc.cpu.decoded_imm[0]
.sym 50454 soc.cpu.next_pc[26]
.sym 50455 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 50457 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 50458 iomem_addr[14]
.sym 50459 soc.cpu.next_pc[16]
.sym 50460 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 50467 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 50468 soc.cpu.next_pc[24]
.sym 50469 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 50473 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 50474 soc.cpu.next_pc[19]
.sym 50478 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 50479 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 50480 soc.cpu.next_pc[20]
.sym 50483 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 50484 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50485 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 50487 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 50488 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 50490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 50491 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 50492 soc.cpu.next_pc[21]
.sym 50493 soc.cpu.next_pc[25]
.sym 50495 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50496 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 50499 soc.cpu.next_pc[24]
.sym 50500 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 50501 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50502 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 50505 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 50506 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 50507 soc.cpu.next_pc[19]
.sym 50508 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50512 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 50514 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 50517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 50518 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 50519 soc.cpu.next_pc[21]
.sym 50520 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50523 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 50524 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 50525 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50526 soc.cpu.next_pc[20]
.sym 50529 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 50530 soc.cpu.next_pc[25]
.sym 50531 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 50532 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50545 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50546 clk$SB_IO_IN_$glb_clk
.sym 50548 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 50549 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 50550 soc.spimemio.valid_SB_LUT4_O_I2[0]
.sym 50551 iomem_ready_SB_LUT4_I1_O[0]
.sym 50552 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 50553 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 50554 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 50555 iomem_addr[29]
.sym 50556 UART_RX_SB_LUT4_I1_I0[3]
.sym 50558 $PACKER_GND_NET
.sym 50559 UART_RX_SB_LUT4_I1_I0[3]
.sym 50570 soc.cpu.next_pc[19]
.sym 50572 soc.cpu.cpu_state[6]
.sym 50573 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 50575 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 50576 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 50577 iomem_addr[31]
.sym 50579 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 50580 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 50581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 50582 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 50589 iomem_addr[26]
.sym 50590 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 50591 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50593 soc.cpu.next_pc[27]
.sym 50596 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 50599 iomem_addr[27]
.sym 50602 iomem_addr[25]
.sym 50603 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 50605 soc.cpu.next_pc[23]
.sym 50606 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 50607 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50608 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 50609 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 50611 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 50612 soc.cpu.next_pc[30]
.sym 50614 soc.cpu.next_pc[26]
.sym 50615 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50616 soc.cpu.next_pc[28]
.sym 50618 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 50619 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 50620 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 50622 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50623 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 50624 soc.cpu.next_pc[26]
.sym 50625 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 50628 iomem_addr[27]
.sym 50634 soc.cpu.next_pc[27]
.sym 50635 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 50636 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 50637 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50643 iomem_addr[25]
.sym 50646 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 50647 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 50648 soc.cpu.next_pc[23]
.sym 50649 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50652 soc.cpu.next_pc[30]
.sym 50653 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50654 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 50655 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 50658 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 50659 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50660 soc.cpu.next_pc[28]
.sym 50661 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 50665 iomem_addr[26]
.sym 50668 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50669 clk$SB_IO_IN_$glb_clk
.sym 50671 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 50672 iomem_ready_SB_LUT4_I1_O[1]
.sym 50674 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 50676 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 50677 soc.cpu.reg_out[12]
.sym 50684 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 50689 soc.cpu.next_pc[27]
.sym 50693 soc.cpu.alu_out_q[14]
.sym 50695 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 50698 soc.cpu.next_pc[29]
.sym 50699 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 50700 soc.cpu.reg_out[12]
.sym 50701 iomem_ready_SB_LUT4_I3_I1[6]
.sym 50702 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 50703 UART_RX_SB_LUT4_I1_I0[3]
.sym 50704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.sym 50705 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 50706 soc.mem_valid
.sym 50715 iomem_ready_SB_LUT4_I3_I1[0]
.sym 50717 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 50721 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 50727 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 50731 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 50736 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 50741 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 50744 $nextpnr_ICESTORM_LC_55$O
.sym 50746 iomem_ready_SB_LUT4_I3_I1[0]
.sym 50750 iomem_ready_SB_LUT4_I3_I1[1]
.sym 50752 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 50756 iomem_ready_SB_LUT4_I3_I1[2]
.sym 50759 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 50762 iomem_ready_SB_LUT4_I3_I1[3]
.sym 50765 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 50768 iomem_ready_SB_LUT4_I3_I1[4]
.sym 50770 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 50774 iomem_ready_SB_LUT4_I3_I1[5]
.sym 50776 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 50780 $nextpnr_ICESTORM_LC_56$I3
.sym 50782 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 50790 $nextpnr_ICESTORM_LC_56$I3
.sym 50804 soc.cpu.next_pc[27]
.sym 50805 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 50809 soc.mem_rdata[17]
.sym 50819 soc.cpu.cpuregs_wrdata[6]
.sym 50821 soc.cpu.next_pc[22]
.sym 50822 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 50823 soc.cpu.next_pc[21]
.sym 50824 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 50826 soc.cpu.reg_out[12]
.sym 50829 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 50841 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 50845 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 50854 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1[0]
.sym 50855 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 50858 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 50866 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 50880 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 50881 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 50882 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 50898 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 50899 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 50900 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1[0]
.sym 50914 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 50915 clk$SB_IO_IN_$glb_clk
.sym 50916 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50928 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 50931 $PACKER_VCC_NET
.sym 50937 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 50938 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 50940 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 50941 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 50942 soc.cpu.mem_la_firstword_xfer
.sym 50945 soc.cpu.decoded_imm[0]
.sym 50946 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 50947 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 50948 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 50950 soc.cpu.next_pc[26]
.sym 50951 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 50952 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 50959 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 50960 soc.cpu.reg_out[13]
.sym 50962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 50976 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 50982 soc.cpu.cpu_state[6]
.sym 50984 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50997 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50998 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 51000 soc.cpu.reg_out[13]
.sym 51004 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 51005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 51006 soc.cpu.cpu_state[6]
.sym 51038 clk$SB_IO_IN_$glb_clk
.sym 51039 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51051 soc.cpu.cpuregs_raddr2[1]
.sym 51055 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 51058 soc.cpu.reg_out[13]
.sym 51060 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 51064 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 51065 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 51066 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 51067 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51068 soc.cpu.cpu_state[6]
.sym 51069 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 51071 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 51072 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 51073 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51074 soc.cpu.decoded_imm[14]
.sym 51075 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 51081 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51084 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51086 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51087 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 51088 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 51091 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51092 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[1]
.sym 51095 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51096 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[0]
.sym 51097 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51098 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51099 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 51100 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 51103 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 51104 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 51105 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 51106 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 51107 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[0]
.sym 51109 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 51110 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 51111 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 51112 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 51114 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[0]
.sym 51115 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51117 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 51120 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 51121 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51122 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 51126 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 51127 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51128 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 51129 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51132 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 51133 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 51134 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51135 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51138 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 51139 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 51140 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[1]
.sym 51141 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[0]
.sym 51144 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51145 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 51146 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51147 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 51150 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51151 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51152 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 51153 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 51156 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 51157 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 51158 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51159 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 51160 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 51161 clk$SB_IO_IN_$glb_clk
.sym 51162 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51163 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 51164 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 51165 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51166 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 51167 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 51168 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 51169 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51170 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1[0]
.sym 51172 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 51174 soc.cpu.decoded_imm[14]
.sym 51177 soc.mem_rdata[28]
.sym 51181 soc.cpu.compressed_instr
.sym 51183 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 51185 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 51187 UART_RX_SB_LUT4_I1_I0[3]
.sym 51188 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 51189 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 51190 soc.cpu.reg_pc[20]
.sym 51191 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 51192 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 51193 soc.cpu.decoded_imm_j[2]
.sym 51194 soc.cpu.next_pc[29]
.sym 51195 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 51197 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 51198 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 51206 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 51207 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 51208 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 51210 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51213 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51214 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 51215 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 51216 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 51218 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51220 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 51221 soc.cpu.compressed_instr
.sym 51222 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51225 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 51227 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51228 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51229 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 51233 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51237 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51238 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51239 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 51240 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51243 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51244 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 51245 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 51249 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 51250 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 51252 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51255 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51256 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 51257 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51258 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51262 soc.cpu.compressed_instr
.sym 51268 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 51269 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 51270 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 51274 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 51275 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 51276 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51279 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 51280 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51281 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51282 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51283 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 51284 clk$SB_IO_IN_$glb_clk
.sym 51285 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51286 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 51287 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51288 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 51289 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I0[1]
.sym 51290 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 51291 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I0[0]
.sym 51292 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 51293 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 51302 soc.mem_rdata[29]
.sym 51306 soc.cpu.trap_SB_LUT4_I2_O
.sym 51309 soc.mem_rdata[29]
.sym 51310 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 51311 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[14]
.sym 51312 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 51313 soc.cpu.next_pc[22]
.sym 51314 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51315 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 51316 soc.cpu.decoded_imm_j[10]
.sym 51317 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 51318 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[20]
.sym 51319 soc.cpu.next_pc[21]
.sym 51320 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 51321 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 51328 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51330 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 51331 soc.cpu.decoded_imm_j[3]
.sym 51333 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 51334 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 51335 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 51336 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 51337 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 51338 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 51341 soc.cpu.decoded_imm_j[5]
.sym 51342 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 51343 soc.cpu.decoded_imm_j[6]
.sym 51344 soc.cpu.decoded_imm_j[8]
.sym 51345 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 51353 soc.cpu.decoded_imm_j[2]
.sym 51358 soc.cpu.decoded_imm_j[7]
.sym 51359 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 51361 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 51362 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 51365 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 51367 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 51368 soc.cpu.decoded_imm_j[2]
.sym 51369 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 51371 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 51373 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51374 soc.cpu.decoded_imm_j[3]
.sym 51375 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 51377 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 51379 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 51380 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 51381 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 51383 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 51385 soc.cpu.decoded_imm_j[5]
.sym 51386 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 51387 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 51389 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 51391 soc.cpu.decoded_imm_j[6]
.sym 51392 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 51393 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 51395 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 51397 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 51398 soc.cpu.decoded_imm_j[7]
.sym 51399 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 51401 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 51403 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 51404 soc.cpu.decoded_imm_j[8]
.sym 51405 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 51409 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51410 soc.cpu.reg_pc[20]
.sym 51411 soc.cpu.reg_pc[22]
.sym 51412 soc.cpu.next_pc[16]
.sym 51413 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 51414 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[0]
.sym 51415 soc.cpu.reg_pc[23]
.sym 51416 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51421 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 51424 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 51432 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 51433 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 51434 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 51435 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51436 soc.cpu.decoded_imm[0]
.sym 51437 soc.cpu.next_pc[26]
.sym 51438 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 51439 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 51442 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 51443 soc.cpu.decoded_imm_j[11]
.sym 51444 soc.cpu.decoded_imm_j[7]
.sym 51445 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 51450 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 51452 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 51453 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 51454 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 51455 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 51457 soc.cpu.decoded_imm_j[9]
.sym 51463 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 51464 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 51465 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 51467 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 51468 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 51469 soc.cpu.decoded_imm_j[11]
.sym 51472 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 51475 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 51476 soc.cpu.decoded_imm_j[10]
.sym 51478 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 51482 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 51484 soc.cpu.decoded_imm_j[9]
.sym 51485 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 51486 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 51488 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 51490 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 51491 soc.cpu.decoded_imm_j[10]
.sym 51492 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 51494 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 51496 soc.cpu.decoded_imm_j[11]
.sym 51497 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 51498 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 51500 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 51502 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 51503 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 51504 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 51506 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 51508 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 51509 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 51510 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 51512 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 51514 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 51515 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 51516 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 51518 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 51520 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 51521 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 51522 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 51524 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 51526 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 51527 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 51528 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 51532 soc.cpu.next_pc[20]
.sym 51533 soc.cpu.next_pc[22]
.sym 51534 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 51535 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I0[1]
.sym 51536 soc.cpu.next_pc[21]
.sym 51537 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 51538 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I0[0]
.sym 51539 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 51545 soc.cpu.reg_pc[23]
.sym 51548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 51553 soc.cpu.reg_pc[20]
.sym 51555 soc.cpu.reg_pc[22]
.sym 51556 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 51557 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51558 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51559 soc.cpu.cpu_state[6]
.sym 51560 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 51561 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 51562 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 51563 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 51564 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[16]
.sym 51565 soc.cpu.decoded_imm[14]
.sym 51566 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51567 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 51568 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 51574 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 51575 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 51578 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51579 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51581 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 51584 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 51586 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 51587 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51590 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51592 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 51600 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 51602 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 51603 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 51605 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 51607 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51608 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 51609 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 51611 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 51613 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 51614 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 51615 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 51617 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 51619 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51620 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 51621 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 51623 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 51625 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51626 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 51627 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 51629 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 51631 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 51632 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51633 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 51635 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 51637 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 51638 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51639 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 51641 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 51643 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 51644 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51645 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 51647 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 51649 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 51650 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51651 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 51655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[2]
.sym 51656 soc.cpu.decoded_imm[0]
.sym 51657 soc.cpu.next_pc[17]
.sym 51658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1[2]
.sym 51659 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 51660 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[2]
.sym 51661 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 51662 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51667 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 51668 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 51671 soc.cpu.reg_out[17]
.sym 51673 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 51674 soc.cpu.next_pc[20]
.sym 51676 soc.cpu.decoded_imm_j[6]
.sym 51679 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 51680 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 51682 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 51683 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51684 soc.cpu.decoded_imm[23]
.sym 51685 soc.cpu.decoded_imm_j[2]
.sym 51686 soc.cpu.next_pc[29]
.sym 51687 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 51689 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 51690 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 51691 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 51698 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51699 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 51701 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51703 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 51704 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 51705 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[17]
.sym 51715 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 51718 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51720 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 51722 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 51723 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 51724 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 51728 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 51730 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 51731 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51732 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 51734 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 51736 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51737 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 51738 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 51740 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 51742 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 51743 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51744 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 51746 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 51748 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51749 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 51750 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 51752 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 51754 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 51755 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51756 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 51758 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 51760 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51761 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 51762 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 51765 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51767 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 51768 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 51771 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 51772 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[17]
.sym 51773 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51774 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51778 soc.cpu.reg_out[19]
.sym 51779 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 51783 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 51784 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51785 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 51790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51791 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 51793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1[2]
.sym 51794 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51795 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51798 soc.cpu.decoded_imm[19]
.sym 51799 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51800 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 51801 soc.cpu.next_pc[17]
.sym 51802 soc.mem_rdata[25]
.sym 51803 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51804 soc.mem_rdata[24]
.sym 51806 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 51807 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 51808 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 51809 soc.cpu.latched_stalu
.sym 51810 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 51811 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 51812 soc.cpu.decoded_imm_j[10]
.sym 51813 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 51820 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 51823 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[22]
.sym 51825 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 51826 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51828 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 51832 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[0]
.sym 51833 soc.cpu.reg_out[23]
.sym 51834 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[0]
.sym 51835 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[1]
.sym 51836 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[16]
.sym 51837 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51838 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51839 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 51841 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 51842 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51843 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51845 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[1]
.sym 51846 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51847 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51848 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 51849 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 51850 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 51852 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 51853 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51854 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[22]
.sym 51855 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51858 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 51859 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[0]
.sym 51860 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 51861 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[1]
.sym 51864 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 51865 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[16]
.sym 51866 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51867 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51870 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 51871 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[0]
.sym 51872 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[1]
.sym 51873 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 51876 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51877 soc.cpu.reg_out[23]
.sym 51878 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 51882 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51883 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 51884 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51885 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 51888 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 51889 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51890 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 51891 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51894 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51895 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 51896 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 51897 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51898 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 51899 clk$SB_IO_IN_$glb_clk
.sym 51900 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 51902 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 51903 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 51904 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[2]
.sym 51905 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 51906 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 51907 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[1]
.sym 51908 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 51915 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 51917 soc.cpu.decoded_imm[18]
.sym 51919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 51922 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51923 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 51924 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51925 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 51926 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 51928 soc.cpu.next_pc[26]
.sym 51929 soc.cpu.decoded_imm_j[11]
.sym 51930 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 51931 soc.cpu.decoded_imm_j[7]
.sym 51932 soc.cpu.cpuregs_waddr[0]
.sym 51933 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 51934 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 51935 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 51936 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 51942 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[28]
.sym 51943 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 51946 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51950 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[24]
.sym 51951 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 51952 soc.cpu.cpu_state[2]
.sym 51953 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51954 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 51959 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 51960 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51961 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 51962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 51964 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 51965 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51968 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 51969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[2]
.sym 51970 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[3]
.sym 51972 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51973 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[1]
.sym 51975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[1]
.sym 51976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[3]
.sym 51977 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[2]
.sym 51978 soc.cpu.cpu_state[2]
.sym 51983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 51984 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 51987 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 51988 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51989 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 51993 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51995 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[24]
.sym 51996 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 51999 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 52000 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 52001 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[28]
.sym 52002 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52005 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 52006 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 52007 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52008 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 52012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 52014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 52017 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 52019 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52020 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52022 clk$SB_IO_IN_$glb_clk
.sym 52023 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52024 soc.cpu.decoded_imm_j[11]
.sym 52025 soc.cpu.decoded_imm_j[7]
.sym 52026 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[0]
.sym 52027 soc.cpu.cpuregs_raddr1[2]
.sym 52028 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 52029 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 52030 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[3]
.sym 52031 soc.cpu.cpuregs.regs.1.0.1_RDATA_5_SB_LUT4_O_I3[2]
.sym 52034 $PACKER_GND_NET
.sym 52037 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 52039 soc.mem_rdata[31]
.sym 52040 soc.cpu.reg_out[27]
.sym 52043 soc.cpu.decoded_imm_j[9]
.sym 52044 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 52045 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 52046 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 52047 soc.cpu.cpuregs.regs.1.0.1_RDATA_5_SB_DFFSR_Q_R
.sym 52048 soc.cpu.cpu_state[6]
.sym 52051 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52052 soc.cpu.decoded_imm[14]
.sym 52053 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52054 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 52055 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 52057 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 52058 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 52059 soc.cpu.cpuregs_waddr[3]
.sym 52065 soc.cpu.reg_out[26]
.sym 52066 soc.cpu.reg_out[27]
.sym 52067 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 52069 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 52070 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[0]
.sym 52072 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52075 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 52078 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 52080 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 52082 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 52083 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 52084 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 52085 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[0]
.sym 52086 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 52087 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 52091 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 52092 soc.cpu.cpuregs_waddr[0]
.sym 52093 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 52094 soc.cpu.cpuregs_waddr[1]
.sym 52095 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[3]
.sym 52096 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 52099 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[0]
.sym 52100 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 52101 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 52104 soc.cpu.reg_out[27]
.sym 52105 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 52106 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52110 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 52111 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 52112 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 52116 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 52117 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 52119 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 52122 soc.cpu.cpuregs_waddr[0]
.sym 52125 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 52128 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 52129 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 52130 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 52134 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[0]
.sym 52135 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[3]
.sym 52136 soc.cpu.cpuregs_waddr[1]
.sym 52137 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 52140 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52141 soc.cpu.reg_out[26]
.sym 52142 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 52144 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 52145 clk$SB_IO_IN_$glb_clk
.sym 52146 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52147 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 52148 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 52149 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 52150 soc.cpu.cpuregs_raddr1[3]
.sym 52151 soc.cpu.cpuregs_raddr2[3]
.sym 52152 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 52153 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 52154 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 52160 soc.cpu.decoded_imm_j[8]
.sym 52161 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 52162 soc.cpu.decoded_imm_j[10]
.sym 52163 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 52168 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 52170 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 52171 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 52172 soc.cpu.cpuregs_waddr[2]
.sym 52173 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 52174 soc.cpu.decoded_imm[12]
.sym 52175 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 52176 soc.cpu.decoded_imm[23]
.sym 52177 UART_RX_SB_LUT4_I1_I0[3]
.sym 52178 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 52179 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52180 soc.cpu.cpuregs_waddr[1]
.sym 52181 soc.cpu.cpuregs.regs.1.0.1_RDATA_5_SB_LUT4_O_I3[2]
.sym 52188 soc.cpu.cpuregs_waddr[2]
.sym 52189 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 52192 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 52194 soc.cpu.cpuregs_raddr2[0]
.sym 52195 soc.cpu.cpuregs_raddr2[2]
.sym 52199 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 52200 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 52202 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[0]
.sym 52203 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 52206 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 52209 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 52210 soc.cpu.cpuregs_waddr[4]
.sym 52211 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 52212 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 52214 soc.cpu.cpuregs_waddr[0]
.sym 52215 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 52218 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 52219 soc.cpu.cpuregs_waddr[3]
.sym 52221 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 52222 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 52223 soc.cpu.cpuregs_raddr2[0]
.sym 52224 soc.cpu.cpuregs_waddr[0]
.sym 52227 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 52228 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 52229 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 52230 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 52234 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[0]
.sym 52239 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 52240 soc.cpu.cpuregs_waddr[2]
.sym 52241 soc.cpu.cpuregs_raddr2[2]
.sym 52242 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 52245 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 52251 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 52252 soc.cpu.cpuregs_waddr[3]
.sym 52253 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 52254 soc.cpu.cpuregs_waddr[4]
.sym 52258 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 52265 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 52267 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 52268 clk$SB_IO_IN_$glb_clk
.sym 52270 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 52271 soc.cpu.cpuregs_raddr1[0]
.sym 52272 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 52273 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 52274 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 52275 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 52276 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 52277 soc.cpu.cpuregs_raddr1[1]
.sym 52283 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52285 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 52286 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 52287 soc.cpu.mem_rdata_q[22]
.sym 52288 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 52289 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 52290 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 52292 soc.cpu.cpuregs_raddr2[4]
.sym 52294 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 52295 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52296 soc.cpu.cpuregs_waddr[4]
.sym 52298 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 52300 soc.cpu.cpuregs_waddr[0]
.sym 52301 soc.cpu.latched_stalu
.sym 52302 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 52304 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 52305 soc.cpu.cpuregs_raddr2[2]
.sym 52311 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[1]
.sym 52313 soc.cpu.cpuregs_raddr2[1]
.sym 52314 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[2]
.sym 52315 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 52316 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 52317 soc.cpu.latched_stalu
.sym 52318 soc.cpu.reg_out[27]
.sym 52319 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 52320 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 52321 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 52322 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[3]
.sym 52323 soc.cpu.alu_out_q[27]
.sym 52324 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[0]
.sym 52325 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52326 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 52327 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52328 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52329 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52330 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[3]
.sym 52331 soc.cpu.cpuregs_waddr[1]
.sym 52332 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 52333 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 52334 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 52336 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[2]
.sym 52337 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 52340 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 52341 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[0]
.sym 52342 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 52345 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 52346 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[2]
.sym 52347 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 52350 soc.cpu.alu_out_q[27]
.sym 52351 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52352 soc.cpu.reg_out[27]
.sym 52353 soc.cpu.latched_stalu
.sym 52356 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[3]
.sym 52357 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52358 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 52359 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52362 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 52363 soc.cpu.cpuregs_raddr2[1]
.sym 52364 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[0]
.sym 52365 soc.cpu.cpuregs_waddr[1]
.sym 52369 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 52370 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 52371 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52374 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[2]
.sym 52375 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[1]
.sym 52376 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[3]
.sym 52377 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[0]
.sym 52380 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 52381 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 52382 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 52383 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 52386 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52387 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 52388 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52389 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 52390 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52391 clk$SB_IO_IN_$glb_clk
.sym 52392 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 52393 soc.cpu.cpuregs_waddr[2]
.sym 52394 soc.cpu.cpuregs_waddr[0]
.sym 52395 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 52396 COMM[3]$SB_IO_OUT
.sym 52397 soc.cpu.cpuregs_waddr[1]
.sym 52398 soc.cpu.cpuregs_waddr[3]
.sym 52399 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 52400 soc.cpu.cpuregs_waddr[4]
.sym 52405 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 52406 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 52407 soc.cpu.is_alu_reg_imm
.sym 52408 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 52410 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 52412 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 52414 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 52415 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 52419 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 52421 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52425 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 52428 soc.cpu.cpuregs_waddr[0]
.sym 52434 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 52438 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 52439 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 52440 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52441 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 52442 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 52443 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 52444 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 52446 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52447 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_DFFSR_Q_R
.sym 52448 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 52450 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 52453 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 52454 soc.cpu.cpuregs.wen
.sym 52455 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52456 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52459 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 52462 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52464 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 52468 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 52469 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52470 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52474 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 52475 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 52476 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 52479 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 52480 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 52482 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 52485 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52486 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 52487 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 52491 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 52493 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 52494 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 52500 soc.cpu.cpuregs.wen
.sym 52504 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 52506 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 52509 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 52510 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52511 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52514 clk$SB_IO_IN_$glb_clk
.sym 52515 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_DFFSR_Q_R
.sym 52517 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 52519 display.refresh_tick
.sym 52523 display.refresh_tick_SB_LUT4_O_I3
.sym 52528 soc.cpu.instr_jalr
.sym 52529 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 52530 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 52531 soc.cpu.decoded_rd[0]
.sym 52532 soc.cpu.decoded_rd[2]
.sym 52533 soc.cpu.decoded_rd[3]
.sym 52534 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 52535 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 52536 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 52537 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52538 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 52539 soc.cpu.instr_waitirq
.sym 52542 COMM[3]$SB_IO_OUT
.sym 52546 soc.cpu.cpuregs_waddr[3]
.sym 52549 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52550 soc.cpu.cpuregs_waddr[4]
.sym 52567 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52570 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52571 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 52626 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52627 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 52629 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52647 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 52649 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52651 soc.cpu.is_alu_reg_imm
.sym 52653 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 52654 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 52672 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52683 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52700 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52711 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52713 UART_TX_SB_DFFESS_Q_E
.sym 52731 UART_TX_SB_DFFESS_Q_E
.sym 52741 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 52743 soc.simpleuart.send_bitcnt[3]
.sym 52744 soc.simpleuart.send_bitcnt[1]
.sym 52745 soc.simpleuart.send_bitcnt[2]
.sym 52746 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 52750 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 52751 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 52753 COMM[3]$SB_IO_OUT
.sym 52756 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 52760 UART_RX$SB_IO_IN
.sym 52781 soc.spimemio.rd_addr[4]
.sym 52784 soc.spimemio.rd_addr[3]
.sym 52787 soc.spimemio.rd_addr[5]
.sym 52789 soc.spimemio.rd_addr[7]
.sym 52792 soc.spimemio.rd_addr[2]
.sym 52795 soc.spimemio.rd_addr[2]
.sym 52800 soc.spimemio.rd_addr[8]
.sym 52802 soc.spimemio.rd_addr[9]
.sym 52810 soc.spimemio.rd_addr[6]
.sym 52813 $nextpnr_ICESTORM_LC_48$O
.sym 52815 soc.spimemio.rd_addr[2]
.sym 52819 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[2]
.sym 52822 soc.spimemio.rd_addr[3]
.sym 52823 soc.spimemio.rd_addr[2]
.sym 52825 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[3]
.sym 52828 soc.spimemio.rd_addr[4]
.sym 52829 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[2]
.sym 52831 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[4]
.sym 52833 soc.spimemio.rd_addr[5]
.sym 52835 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[3]
.sym 52837 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[5]
.sym 52840 soc.spimemio.rd_addr[6]
.sym 52841 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[4]
.sym 52843 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[6]
.sym 52846 soc.spimemio.rd_addr[7]
.sym 52847 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[5]
.sym 52849 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[7]
.sym 52851 soc.spimemio.rd_addr[8]
.sym 52853 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[6]
.sym 52855 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[8]
.sym 52858 soc.spimemio.rd_addr[9]
.sym 52859 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[7]
.sym 52867 soc.simpleuart.send_bitcnt[0]
.sym 52868 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 52869 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 52870 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[3]
.sym 52871 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 52872 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 52874 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 52878 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 52879 soc.spimemio.rd_addr[4]
.sym 52880 flash_clk_SB_LUT4_I1_I2[3]
.sym 52882 soc.spimemio.rd_addr[3]
.sym 52884 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 52885 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 52886 iomem_wdata[20]
.sym 52888 iomem_wdata[27]
.sym 52889 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 52890 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 52901 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 52907 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 52908 iomem_addr[5]
.sym 52909 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 52911 soc.spimemio.rd_addr[14]
.sym 52912 soc.spimemio.rd_addr[17]
.sym 52914 soc.spimemio.rd_addr[2]
.sym 52915 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 52918 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 52920 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 52922 UART_TX$SB_IO_OUT
.sym 52923 iomem_addr[13]
.sym 52924 soc.spimemio.rd_addr[13]
.sym 52927 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 52928 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 52929 soc.spimemio.rd_addr[11]
.sym 52931 soc.spimemio.rd_addr[6]
.sym 52933 iomem_addr[12]
.sym 52935 soc.spimemio.rd_addr[2]
.sym 52936 DBG[3]$SB_IO_OUT
.sym 52939 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[8]
.sym 52950 soc.spimemio.rd_addr[11]
.sym 52954 soc.spimemio.rd_addr[13]
.sym 52962 soc.spimemio.rd_addr[12]
.sym 52966 soc.spimemio.rd_addr[14]
.sym 52967 soc.spimemio.rd_addr[16]
.sym 52969 soc.spimemio.rd_addr[17]
.sym 52972 soc.spimemio.rd_addr[15]
.sym 52975 soc.spimemio.rd_addr[10]
.sym 52976 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[9]
.sym 52979 soc.spimemio.rd_addr[10]
.sym 52980 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[8]
.sym 52982 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[10]
.sym 52984 soc.spimemio.rd_addr[11]
.sym 52986 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[9]
.sym 52988 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[11]
.sym 52991 soc.spimemio.rd_addr[12]
.sym 52992 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[10]
.sym 52994 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[12]
.sym 52997 soc.spimemio.rd_addr[13]
.sym 52998 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[11]
.sym 53000 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[13]
.sym 53003 soc.spimemio.rd_addr[14]
.sym 53004 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[12]
.sym 53006 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[14]
.sym 53009 soc.spimemio.rd_addr[15]
.sym 53010 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[13]
.sym 53012 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[15]
.sym 53014 soc.spimemio.rd_addr[16]
.sym 53016 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[14]
.sym 53018 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[16]
.sym 53020 soc.spimemio.rd_addr[17]
.sym 53022 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[15]
.sym 53026 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1[3]
.sym 53027 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1[1]
.sym 53028 soc.spimemio.rd_addr[12]
.sym 53029 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 53030 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 53031 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 53032 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1[2]
.sym 53033 soc.spimemio.rd_addr[10]
.sym 53034 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 53038 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 53039 iomem_addr[3]
.sym 53040 iomem_addr[4]
.sym 53041 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 53042 iomem_addr[2]
.sym 53044 iomem_addr[14]
.sym 53046 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 53048 iomem_wdata[16]
.sym 53050 iomem_addr[19]
.sym 53052 soc.spimemio.rd_addr[2]
.sym 53053 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 53054 soc.spimemio.rd_inc
.sym 53055 soc.spimemio.rd_addr[19]
.sym 53056 iomem_addr[20]
.sym 53057 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 53058 soc.spimemio.rd_addr[15]
.sym 53059 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 53060 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 53062 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[16]
.sym 53068 soc.spimemio.rd_addr[21]
.sym 53069 soc.spimemio.rd_addr[18]
.sym 53073 soc.spimemio.rd_addr[22]
.sym 53076 soc.spimemio.rd_addr[20]
.sym 53079 soc.spimemio.rd_addr[19]
.sym 53080 soc.spimemio.rd_inc
.sym 53083 soc.spimemio.rd_addr[23]
.sym 53086 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 53096 iomem_addr[3]
.sym 53099 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[17]
.sym 53102 soc.spimemio.rd_addr[18]
.sym 53103 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[16]
.sym 53105 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[18]
.sym 53108 soc.spimemio.rd_addr[19]
.sym 53109 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[17]
.sym 53111 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[19]
.sym 53114 soc.spimemio.rd_addr[20]
.sym 53115 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[18]
.sym 53117 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[20]
.sym 53120 soc.spimemio.rd_addr[21]
.sym 53121 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[19]
.sym 53123 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[21]
.sym 53126 soc.spimemio.rd_addr[22]
.sym 53127 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[20]
.sym 53129 $nextpnr_ICESTORM_LC_49$I3
.sym 53131 soc.spimemio.rd_addr[23]
.sym 53133 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[21]
.sym 53139 $nextpnr_ICESTORM_LC_49$I3
.sym 53142 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 53143 iomem_addr[3]
.sym 53145 soc.spimemio.rd_inc
.sym 53146 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 53147 clk$SB_IO_IN_$glb_clk
.sym 53149 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 53150 soc.spimemio.rd_addr[13]
.sym 53151 soc.spimemio.rd_addr[15]
.sym 53152 soc.spimemio.rd_addr[11]
.sym 53153 soc.spimemio.rd_addr[6]
.sym 53154 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 53155 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 53156 soc.spimemio.rd_addr[2]
.sym 53159 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 53161 iomem_wdata[19]
.sym 53162 iomem_wdata[18]
.sym 53163 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 53165 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 53166 iomem_wdata[28]
.sym 53168 iomem_addr[11]
.sym 53169 soc.spimemio.rd_addr[22]
.sym 53170 iomem_addr[14]
.sym 53172 soc.spimemio.rd_addr[20]
.sym 53173 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 53174 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 53175 iomem_addr[8]
.sym 53176 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 53178 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 53179 iomem_addr[11]
.sym 53183 iomem_addr[2]
.sym 53184 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 53192 soc.spimemio.rd_addr[12]
.sym 53193 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 53195 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 53196 iomem_addr[10]
.sym 53197 soc.spimemio.rd_addr[3]
.sym 53198 iomem_addr[13]
.sym 53199 iomem_addr[15]
.sym 53200 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 53201 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 53202 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 53203 soc.spimemio.rd_addr[16]
.sym 53204 iomem_addr[12]
.sym 53205 soc.spimemio.rd_addr[10]
.sym 53206 iomem_addr[23]
.sym 53207 soc.spimemio.rd_addr[13]
.sym 53208 iomem_addr[9]
.sym 53209 iomem_addr[16]
.sym 53212 iomem_addr[5]
.sym 53213 soc.spimemio.rd_addr[5]
.sym 53214 soc.spimemio.rd_inc
.sym 53215 iomem_addr[3]
.sym 53216 soc.spimemio.rd_addr[15]
.sym 53224 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 53225 iomem_addr[9]
.sym 53226 soc.spimemio.rd_inc
.sym 53229 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 53230 iomem_addr[9]
.sym 53231 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 53232 iomem_addr[23]
.sym 53236 iomem_addr[13]
.sym 53238 soc.spimemio.rd_addr[13]
.sym 53241 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 53242 soc.spimemio.rd_addr[10]
.sym 53243 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 53244 iomem_addr[10]
.sym 53247 iomem_addr[15]
.sym 53250 soc.spimemio.rd_addr[15]
.sym 53253 soc.spimemio.rd_addr[3]
.sym 53254 iomem_addr[5]
.sym 53255 soc.spimemio.rd_addr[5]
.sym 53256 iomem_addr[3]
.sym 53259 soc.spimemio.rd_addr[12]
.sym 53260 iomem_addr[12]
.sym 53261 soc.spimemio.rd_addr[16]
.sym 53262 iomem_addr[16]
.sym 53265 soc.spimemio.rd_inc
.sym 53266 iomem_addr[5]
.sym 53268 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 53269 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 53270 clk$SB_IO_IN_$glb_clk
.sym 53272 soc.spimemio.rd_valid_SB_LUT4_I2_I0[1]
.sym 53273 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[0]
.sym 53274 soc.spimemio.rd_addr[19]
.sym 53275 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 53276 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 53277 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[1]
.sym 53278 soc.spimemio.rd_valid_SB_LUT4_I2_O[3]
.sym 53279 soc.spimemio.rd_valid_SB_LUT4_I2_I0[3]
.sym 53284 iomem_addr[13]
.sym 53285 iomem_addr[15]
.sym 53287 iomem_addr[7]
.sym 53288 iomem_wdata[1]
.sym 53290 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 53291 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 53292 iomem_addr[17]
.sym 53293 $PACKER_VCC_NET
.sym 53294 iomem_addr[15]
.sym 53295 UART_RX$SB_IO_IN
.sym 53296 soc.spimemio.rd_addr[17]
.sym 53297 iomem_addr[5]
.sym 53299 iomem_wdata[17]
.sym 53301 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 53302 soc.spimemio.rd_addr[14]
.sym 53304 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 53306 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 53307 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 53313 soc.spimemio.rd_addr[9]
.sym 53314 iomem_addr[20]
.sym 53316 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 53317 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 53318 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3_SB_LUT4_O_3_I3[2]
.sym 53319 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53320 iomem_addr[9]
.sym 53321 iomem_addr[14]
.sym 53322 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 53323 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 53324 soc.spimemio.rd_addr[11]
.sym 53325 iomem_addr[4]
.sym 53326 soc.spimemio.rd_inc
.sym 53327 iomem_addr[23]
.sym 53329 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 53332 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 53334 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 53340 iomem_addr[11]
.sym 53341 soc.spimemio.rd_addr[23]
.sym 53343 iomem_addr[16]
.sym 53346 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 53347 iomem_addr[4]
.sym 53348 soc.spimemio.rd_inc
.sym 53352 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 53353 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 53355 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53359 iomem_addr[9]
.sym 53360 soc.spimemio.rd_addr[9]
.sym 53361 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3_SB_LUT4_O_3_I3[2]
.sym 53364 soc.spimemio.rd_addr[23]
.sym 53365 iomem_addr[11]
.sym 53366 iomem_addr[23]
.sym 53367 soc.spimemio.rd_addr[11]
.sym 53370 soc.spimemio.rd_inc
.sym 53371 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 53373 iomem_addr[23]
.sym 53377 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 53378 iomem_addr[16]
.sym 53379 soc.spimemio.rd_inc
.sym 53382 soc.spimemio.rd_inc
.sym 53383 iomem_addr[20]
.sym 53385 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 53388 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 53389 soc.spimemio.rd_inc
.sym 53390 iomem_addr[14]
.sym 53392 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 53393 clk$SB_IO_IN_$glb_clk
.sym 53395 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 53396 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[2]
.sym 53397 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 53398 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 53399 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 53400 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 53401 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 53402 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 53408 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 53409 flash_io0_do_SB_LUT4_O_I2[2]
.sym 53410 iomem_addr[19]
.sym 53411 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 53412 iomem_wdata[25]
.sym 53414 iomem_wdata[30]
.sym 53415 iomem_wdata[5]
.sym 53416 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 53417 iomem_addr[14]
.sym 53418 iomem_addr[4]
.sym 53419 iomem_addr[22]
.sym 53420 iomem_addr[13]
.sym 53421 iomem_wstrb[2]
.sym 53422 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 53423 iomem_addr[22]
.sym 53424 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 53425 iomem_addr[12]
.sym 53426 soc.spimemio_cfgreg_do[22]
.sym 53427 soc.spimemio.rd_valid_SB_LUT4_I2_O[3]
.sym 53428 soc.spimemio_cfgreg_do[21]
.sym 53429 soc.cpu.trap_SB_LUT4_I2_O
.sym 53436 iomem_addr[23]
.sym 53437 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I0[0]
.sym 53438 soc.spimemio.rd_addr[19]
.sym 53439 iomem_addr[16]
.sym 53440 soc.spimemio.rd_addr[23]
.sym 53441 soc.spimemio.rd_addr[21]
.sym 53442 soc.spimemio.rd_inc
.sym 53443 soc.spimemio.rd_addr[14]
.sym 53444 soc.spimemio.rd_addr[17]
.sym 53446 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I0[3]
.sym 53447 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_1_I3[2]
.sym 53448 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 53449 soc.spimemio.rd_addr[16]
.sym 53450 soc.spimemio.rd_addr[20]
.sym 53453 iomem_addr[17]
.sym 53455 iomem_addr[18]
.sym 53456 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 53457 iomem_addr[14]
.sym 53458 iomem_addr[21]
.sym 53461 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 53463 iomem_addr[19]
.sym 53465 iomem_addr[20]
.sym 53467 iomem_addr[22]
.sym 53469 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 53470 iomem_addr[18]
.sym 53471 iomem_addr[22]
.sym 53472 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 53475 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I0[0]
.sym 53476 soc.spimemio.rd_addr[19]
.sym 53477 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I0[3]
.sym 53478 iomem_addr[19]
.sym 53481 soc.spimemio.rd_addr[23]
.sym 53482 soc.spimemio.rd_addr[14]
.sym 53483 iomem_addr[23]
.sym 53484 iomem_addr[14]
.sym 53487 iomem_addr[14]
.sym 53488 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_1_I3[2]
.sym 53489 soc.spimemio.rd_addr[14]
.sym 53493 iomem_addr[20]
.sym 53494 iomem_addr[16]
.sym 53495 soc.spimemio.rd_addr[16]
.sym 53496 soc.spimemio.rd_addr[20]
.sym 53499 soc.spimemio.rd_addr[20]
.sym 53500 iomem_addr[20]
.sym 53501 soc.spimemio.rd_addr[21]
.sym 53502 iomem_addr[21]
.sym 53505 iomem_addr[22]
.sym 53507 soc.spimemio.rd_inc
.sym 53508 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 53511 soc.spimemio.rd_addr[17]
.sym 53513 iomem_addr[17]
.sym 53514 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 53515 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 53516 clk$SB_IO_IN_$glb_clk
.sym 53518 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 53520 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[3]
.sym 53521 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I2[2]
.sym 53523 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 53525 soc.spimemio_cfgreg_do[18]
.sym 53530 iomem_addr[9]
.sym 53531 iomem_wdata[31]
.sym 53532 iomem_addr[3]
.sym 53534 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 53535 iomem_addr[4]
.sym 53536 iomem_wdata[26]
.sym 53537 soc.simpleuart_reg_div_do[2]
.sym 53541 iomem_addr[4]
.sym 53542 soc.spimemio.rd_inc
.sym 53543 soc.simpleuart.recv_divcnt[6]
.sym 53544 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 53546 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 53547 flash_clk_SB_LUT4_I1_I2[3]
.sym 53549 iomem_addr[19]
.sym 53550 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 53551 iomem_wdata[22]
.sym 53552 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 53553 iomem_addr[19]
.sym 53560 soc.spimemio.rd_inc
.sym 53561 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 53562 iomem_addr[7]
.sym 53564 soc.spimemio.rd_addr[7]
.sym 53565 soc.spimemio.rd_addr[22]
.sym 53567 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 53568 soc.spimemio.rd_inc
.sym 53569 iomem_addr[22]
.sym 53570 soc.spimemio.rd_addr[18]
.sym 53571 iomem_addr[17]
.sym 53572 iomem_addr[8]
.sym 53573 iomem_addr[18]
.sym 53575 iomem_addr[20]
.sym 53580 soc.spimemio.rd_addr[21]
.sym 53583 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 53586 iomem_addr[21]
.sym 53588 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 53592 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 53594 soc.spimemio.rd_inc
.sym 53595 iomem_addr[17]
.sym 53600 soc.spimemio.rd_addr[21]
.sym 53601 iomem_addr[21]
.sym 53604 soc.spimemio.rd_addr[22]
.sym 53605 iomem_addr[22]
.sym 53606 soc.spimemio.rd_addr[18]
.sym 53607 iomem_addr[18]
.sym 53610 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 53611 soc.spimemio.rd_inc
.sym 53612 iomem_addr[18]
.sym 53616 iomem_addr[8]
.sym 53617 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 53618 soc.spimemio.rd_inc
.sym 53622 soc.spimemio.rd_inc
.sym 53623 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 53625 iomem_addr[21]
.sym 53628 iomem_addr[20]
.sym 53634 iomem_addr[7]
.sym 53636 soc.spimemio.rd_addr[7]
.sym 53638 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 53639 clk$SB_IO_IN_$glb_clk
.sym 53641 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 53642 flash_io0_oe_SB_LUT4_I1_I3[0]
.sym 53643 soc.spimemio_cfgreg_do[20]
.sym 53644 soc.spimemio_cfgreg_do[22]
.sym 53645 soc.spimemio_cfgreg_do[21]
.sym 53646 soc.spimemio_cfgreg_do[16]
.sym 53647 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 53648 soc.spimemio_cfgreg_do[17]
.sym 53651 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 53652 soc.cpu.cpuregs_raddr2[3]
.sym 53653 soc.simpleuart_reg_div_do[14]
.sym 53654 iomem_addr[5]
.sym 53656 iomem_wdata[14]
.sym 53658 iomem_addr[16]
.sym 53660 iomem_addr[11]
.sym 53663 soc.simpleuart_reg_div_do[13]
.sym 53664 iomem_wdata[5]
.sym 53665 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 53666 iomem_addr[8]
.sym 53667 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 53668 soc.simpleuart.recv_divcnt[15]
.sym 53669 iomem_wdata[17]
.sym 53670 iomem_addr[11]
.sym 53671 iomem_wdata[21]
.sym 53672 soc.simpleuart.recv_pattern[5]
.sym 53673 UART_RX_SB_LUT4_I1_I0[3]
.sym 53674 iomem_addr[2]
.sym 53675 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 53676 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 53686 iomem_addr[22]
.sym 53689 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 53697 iomem_addr[18]
.sym 53718 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 53736 iomem_addr[22]
.sym 53739 iomem_addr[18]
.sym 53762 clk$SB_IO_IN_$glb_clk
.sym 53764 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 53765 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 53766 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 53767 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 53768 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 53769 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 53770 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 53771 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 53774 COMM[3]$SB_IO_OUT
.sym 53776 flash_clk_SB_LUT4_I1_I2[3]
.sym 53777 iomem_addr[12]
.sym 53778 iomem_addr[10]
.sym 53779 soc.spimemio_cfgreg_do[22]
.sym 53781 soc.spimemio_cfgreg_do[17]
.sym 53782 iomem_addr[22]
.sym 53783 iomem_addr[15]
.sym 53784 $PACKER_VCC_NET
.sym 53785 iomem_addr[18]
.sym 53787 soc.spimemio_cfgreg_do[20]
.sym 53789 soc.simpleuart_reg_div_do[6]
.sym 53790 soc.spimemio_cfgreg_do[22]
.sym 53791 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 53792 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 53793 iomem_wstrb[0]
.sym 53794 soc.simpleuart_reg_div_do[11]
.sym 53795 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 53796 soc.simpleuart.recv_pattern[3]
.sym 53797 flash_io0_oe
.sym 53798 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 53799 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 53807 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 53817 iomem_addr[4]
.sym 53818 soc.simpleuart.recv_pattern[4]
.sym 53822 soc.simpleuart.recv_pattern[5]
.sym 53824 iomem_addr[5]
.sym 53825 UART_RX$SB_IO_IN
.sym 53832 soc.simpleuart.recv_pattern[7]
.sym 53833 UART_RX_SB_LUT4_I1_I0[3]
.sym 53834 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 53835 soc.simpleuart.recv_pattern[6]
.sym 53840 soc.simpleuart.recv_pattern[4]
.sym 53846 soc.simpleuart.recv_pattern[6]
.sym 53851 iomem_addr[5]
.sym 53853 iomem_addr[4]
.sym 53859 UART_RX$SB_IO_IN
.sym 53870 soc.simpleuart.recv_pattern[5]
.sym 53874 soc.simpleuart.recv_pattern[7]
.sym 53881 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 53882 UART_RX_SB_LUT4_I1_I0[3]
.sym 53884 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 53885 clk$SB_IO_IN_$glb_clk
.sym 53886 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53887 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 53888 soc.simpleuart_reg_div_do[21]
.sym 53889 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 53890 flash_io0_oe_SB_LUT4_I1_I3[2]
.sym 53891 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 53892 soc.simpleuart_reg_div_do[18]
.sym 53893 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 53894 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 53899 soc.simpleuart.recv_divcnt[6]
.sym 53901 soc.cpu.mem_la_firstword_xfer
.sym 53903 iomem_addr[6]
.sym 53908 soc.simpleuart_reg_div_do[6]
.sym 53911 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 53912 iomem_addr[13]
.sym 53913 soc.cpu.trap_SB_LUT4_I2_O
.sym 53914 soc.simpleuart.recv_pattern[7]
.sym 53915 iomem_addr[22]
.sym 53916 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 53917 iomem_wstrb[2]
.sym 53918 soc.simpleuart.recv_pattern[4]
.sym 53919 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 53920 soc.simpleuart.recv_pattern[6]
.sym 53921 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 53922 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 53930 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 53933 iomem_addr[2]
.sym 53936 soc.simpleuart.recv_pattern[3]
.sym 53938 iomem_addr[3]
.sym 53941 soc.simpleuart.recv_pattern[1]
.sym 53943 soc.mem_valid
.sym 53944 soc.simpleuart.recv_pattern[2]
.sym 53946 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 53951 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 53958 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 53959 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 53962 soc.simpleuart.recv_pattern[3]
.sym 53967 iomem_addr[2]
.sym 53968 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 53969 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 53970 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 53973 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 53975 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 53976 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 53982 soc.simpleuart.recv_pattern[1]
.sym 53985 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 53986 iomem_addr[2]
.sym 53987 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 53988 iomem_addr[3]
.sym 53994 soc.simpleuart.recv_pattern[2]
.sym 53999 soc.mem_valid
.sym 54000 iomem_addr[3]
.sym 54003 iomem_addr[3]
.sym 54005 iomem_addr[2]
.sym 54006 soc.mem_valid
.sym 54007 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 54008 clk$SB_IO_IN_$glb_clk
.sym 54009 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54010 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 54011 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 54012 soc.simpleuart.recv_buf_data[7]
.sym 54013 UART_TX_SB_DFFESS_Q_E
.sym 54014 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 54015 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 54016 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 54017 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 54018 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 54023 iomem_wdata[23]
.sym 54024 iomem_wdata[26]
.sym 54030 iomem_wdata[23]
.sym 54031 soc.mem_valid
.sym 54032 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54033 soc.mem_valid
.sym 54034 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 54035 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 54036 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 54038 soc.simpleuart_reg_div_do[17]
.sym 54039 flash_clk_SB_LUT4_I1_I2[3]
.sym 54040 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 54043 iomem_wdata[22]
.sym 54044 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 54045 iomem_addr[19]
.sym 54051 soc.simpleuart.recv_pattern[2]
.sym 54054 iomem_addr[10]
.sym 54055 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54060 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 54062 soc.simpleuart.recv_pattern[0]
.sym 54063 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2[3]
.sym 54064 soc.simpleuart.recv_pattern[1]
.sym 54068 soc.simpleuart.recv_pattern[3]
.sym 54069 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 54070 iomem_ready_SB_LUT4_I1_O[0]
.sym 54073 iomem_addr[11]
.sym 54074 soc.simpleuart.recv_buf_data[4]
.sym 54076 soc.simpleuart.recv_buf_valid
.sym 54078 soc.simpleuart.recv_pattern[4]
.sym 54086 soc.simpleuart.recv_pattern[2]
.sym 54093 soc.simpleuart.recv_pattern[1]
.sym 54096 iomem_addr[11]
.sym 54097 iomem_addr[10]
.sym 54104 soc.simpleuart.recv_pattern[3]
.sym 54108 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54109 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2[3]
.sym 54110 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 54111 iomem_ready_SB_LUT4_I1_O[0]
.sym 54114 soc.simpleuart.recv_buf_data[4]
.sym 54117 soc.simpleuart.recv_buf_valid
.sym 54122 soc.simpleuart.recv_pattern[0]
.sym 54127 soc.simpleuart.recv_pattern[4]
.sym 54130 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 54131 clk$SB_IO_IN_$glb_clk
.sym 54132 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54133 soc.simpleuart_reg_div_do[17]
.sym 54134 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 54135 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 54136 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 54137 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 54138 flash_clk_SB_LUT4_I1_I2[2]
.sym 54139 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 54140 soc.simpleuart_reg_div_do[22]
.sym 54143 soc.cpu.next_pc[22]
.sym 54145 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 54148 soc.simpleuart_reg_div_do[29]
.sym 54149 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 54152 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 54156 soc.simpleuart_reg_div_do[25]
.sym 54157 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 54158 iomem_wdata[17]
.sym 54159 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 54160 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 54161 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 54162 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 54163 UART_RX_SB_LUT4_I1_I0[3]
.sym 54164 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 54165 soc.simpleuart.recv_pattern[5]
.sym 54166 soc.simpleuart_reg_div_do[21]
.sym 54167 UART_RX_SB_LUT4_I1_I0[3]
.sym 54168 soc.simpleuart_reg_div_do[28]
.sym 54174 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 54175 soc.simpleuart.recv_buf_data[1]
.sym 54176 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 54177 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 54178 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 54180 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 54181 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54184 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 54185 iomem_addr[12]
.sym 54186 iomem_addr[13]
.sym 54189 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 54192 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54194 soc.simpleuart.recv_buf_valid
.sym 54195 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 54197 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 54198 iomem_addr[24]
.sym 54201 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 54203 iomem_addr[25]
.sym 54204 soc.cpu.next_pc[22]
.sym 54207 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 54209 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 54210 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 54213 iomem_addr[24]
.sym 54214 iomem_addr[25]
.sym 54215 iomem_addr[13]
.sym 54216 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 54219 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 54220 soc.cpu.next_pc[22]
.sym 54221 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 54222 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54225 iomem_addr[13]
.sym 54226 iomem_addr[12]
.sym 54227 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 54228 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 54231 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 54232 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 54233 iomem_addr[12]
.sym 54234 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 54237 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 54238 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 54239 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 54240 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 54244 soc.simpleuart.recv_buf_data[1]
.sym 54245 soc.simpleuart.recv_buf_valid
.sym 54249 iomem_addr[13]
.sym 54250 iomem_addr[25]
.sym 54251 iomem_addr[24]
.sym 54253 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54254 clk$SB_IO_IN_$glb_clk
.sym 54256 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 54257 soc.spimemio.config_qspi_SB_LUT4_I1_1_I2[2]
.sym 54258 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 54259 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I2[2]
.sym 54260 soc.simpleuart.recv_buf_valid
.sym 54261 soc.cpu.reg_out[7]
.sym 54262 flash_csb_SB_LUT4_I1_I2[2]
.sym 54263 flash_io2_oe_SB_LUT4_I1_I2[2]
.sym 54266 soc.cpu.next_pc[16]
.sym 54271 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 54272 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 54273 soc.simpleuart_reg_div_do[22]
.sym 54276 soc.simpleuart_reg_div_do[1]
.sym 54278 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 54279 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 54280 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 54281 soc.simpleuart_reg_div_do[6]
.sym 54283 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 54284 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 54285 iomem_wstrb[0]
.sym 54286 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 54288 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 54289 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54290 soc.spimemio_cfgreg_do[22]
.sym 54291 soc.simpleuart_reg_div_do[11]
.sym 54298 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 54299 iomem_addr[22]
.sym 54300 iomem_addr[21]
.sym 54301 iomem_addr[20]
.sym 54302 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[2]
.sym 54303 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 54305 iomem_addr[24]
.sym 54306 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 54307 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 54308 iomem_ready_SB_LUT4_I1_O[0]
.sym 54310 iomem_addr[25]
.sym 54311 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 54312 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 54317 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 54318 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 54320 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 54322 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1]
.sym 54324 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 54325 iomem_addr[23]
.sym 54327 UART_RX_SB_LUT4_I1_I0[3]
.sym 54328 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 54332 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 54336 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[2]
.sym 54337 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1]
.sym 54338 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 54339 iomem_ready_SB_LUT4_I1_O[0]
.sym 54342 iomem_addr[20]
.sym 54343 iomem_addr[23]
.sym 54344 iomem_addr[22]
.sym 54345 iomem_addr[21]
.sym 54350 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 54351 iomem_ready_SB_LUT4_I1_O[0]
.sym 54354 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 54356 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 54357 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 54362 UART_RX_SB_LUT4_I1_I0[3]
.sym 54363 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 54366 iomem_addr[25]
.sym 54367 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 54368 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 54369 iomem_addr[24]
.sym 54372 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[2]
.sym 54373 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1]
.sym 54374 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 54375 iomem_ready_SB_LUT4_I1_O[0]
.sym 54376 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 54377 clk$SB_IO_IN_$glb_clk
.sym 54378 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54379 soc.simpleuart.recv_buf_data[5]
.sym 54380 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 54381 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 54382 soc.simpleuart.recv_buf_data[6]
.sym 54383 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 54384 soc.simpleuart.send_dummy_SB_LUT4_I0_O[1]
.sym 54385 flash_clk_SB_LUT4_I1_I2[0]
.sym 54386 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 54392 flash_clk$SB_IO_OUT
.sym 54394 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 54395 UART_RX_SB_LUT4_I1_I0[3]
.sym 54396 soc.simpleuart_reg_div_do[31]
.sym 54397 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 54399 flash_clk_SB_LUT4_I1_O[0]
.sym 54400 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 54403 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 54404 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 54405 soc.cpu.trap_SB_LUT4_I2_O
.sym 54406 iomem_wstrb[2]
.sym 54407 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 54408 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 54409 iomem_wstrb[2]
.sym 54410 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 54411 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 54412 soc.cpu.next_pc[16]
.sym 54413 soc.simpleuart.recv_pattern[6]
.sym 54414 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 54420 iomem_addr[26]
.sym 54422 iomem_addr[27]
.sym 54423 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 54426 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 54427 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 54428 soc.simpleuart.send_dummy
.sym 54429 iomem_ready_SB_LUT4_I1_O[1]
.sym 54430 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54431 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 54434 iomem_addr[28]
.sym 54437 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 54438 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54440 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 54441 iomem_addr[25]
.sym 54443 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 54444 iomem_addr[24]
.sym 54447 iomem_ready_SB_LUT4_I1_O[0]
.sym 54448 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 54449 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54451 soc.cpu.next_pc[29]
.sym 54453 iomem_addr[27]
.sym 54454 iomem_addr[28]
.sym 54455 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 54456 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 54459 soc.simpleuart.send_dummy
.sym 54460 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 54465 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 54466 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54467 iomem_ready_SB_LUT4_I1_O[0]
.sym 54468 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 54471 iomem_addr[28]
.sym 54472 iomem_addr[26]
.sym 54473 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 54474 iomem_addr[27]
.sym 54477 iomem_ready_SB_LUT4_I1_O[1]
.sym 54478 iomem_addr[24]
.sym 54479 iomem_addr[26]
.sym 54480 iomem_addr[25]
.sym 54483 iomem_addr[28]
.sym 54489 iomem_ready_SB_LUT4_I1_O[0]
.sym 54490 iomem_addr[24]
.sym 54491 iomem_ready_SB_LUT4_I1_O[1]
.sym 54492 iomem_addr[25]
.sym 54495 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 54496 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54497 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 54498 soc.cpu.next_pc[29]
.sym 54499 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54500 clk$SB_IO_IN_$glb_clk
.sym 54502 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 54503 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 54506 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2]
.sym 54508 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 54512 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 54514 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 54515 soc.mem_valid
.sym 54516 flash_clk_SB_LUT4_I1_I2[3]
.sym 54520 soc.spimemio.valid_SB_LUT4_O_I2[0]
.sym 54525 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 54527 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 54528 iomem_ready
.sym 54529 soc.cpu.reg_out[4]
.sym 54531 soc.cpu.next_pc[21]
.sym 54532 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 54535 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 54536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 54537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.sym 54544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.sym 54546 iomem_ready
.sym 54547 soc.cpu.cpu_state[6]
.sym 54550 iomem_addr[29]
.sym 54552 iomem_addr[31]
.sym 54558 iomem_ready_SB_LUT4_I3_I1[6]
.sym 54559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.sym 54561 soc.mem_valid
.sym 54564 iomem_addr[30]
.sym 54577 iomem_addr[29]
.sym 54583 soc.mem_valid
.sym 54584 iomem_ready
.sym 54585 iomem_ready_SB_LUT4_I3_I1[6]
.sym 54594 iomem_addr[29]
.sym 54596 iomem_addr[30]
.sym 54597 iomem_addr[31]
.sym 54608 iomem_addr[30]
.sym 54612 soc.cpu.cpu_state[6]
.sym 54613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.sym 54614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.sym 54623 clk$SB_IO_IN_$glb_clk
.sym 54624 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 54628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1]
.sym 54629 soc.cpu.reg_out[0]
.sym 54632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3[2]
.sym 54635 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 54640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 54642 soc.mem_valid
.sym 54643 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 54644 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 54645 soc.mem_rdata[17]
.sym 54649 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 54651 soc.mem_rdata[26]
.sym 54653 soc.cpu.decoded_imm[8]
.sym 54656 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 54658 UART_RX_SB_LUT4_I1_I0[3]
.sym 54659 UART_RX_SB_LUT4_I1_I0[3]
.sym 54748 soc.cpu.latched_is_lh_SB_LUT4_I2_O[1]
.sym 54749 soc.cpu.reg_out[4]
.sym 54750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 54751 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[2]
.sym 54752 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 54753 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.sym 54754 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 54755 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 54759 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 54761 soc.mem_rdata[18]
.sym 54764 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 54768 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 54770 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 54772 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 54773 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 54774 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1]
.sym 54775 soc.mem_rdata[21]
.sym 54776 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 54779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 54780 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 54781 iomem_wstrb[0]
.sym 54782 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 54783 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 54871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 54872 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 54873 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 54874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 54875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 54876 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 54877 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 54878 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 54885 soc.mem_valid
.sym 54892 iomem_ready_SB_LUT4_I3_I1[6]
.sym 54895 soc.cpu.cpuregs_waddr[3]
.sym 54896 soc.cpu.cpuregs_waddr[1]
.sym 54897 soc.cpu.trap_SB_LUT4_I2_O
.sym 54899 soc.cpu.next_pc[16]
.sym 54902 iomem_wstrb[2]
.sym 54905 iomem_wstrb[2]
.sym 54906 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 54995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[2]
.sym 54996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 54997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 54998 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 54999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 55000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[1]
.sym 55001 soc.cpu.trap_SB_LUT4_I2_O
.sym 55004 soc.cpu.cpuregs_waddr[0]
.sym 55007 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 55018 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 55019 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55020 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 55022 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 55023 soc.cpu.next_pc[21]
.sym 55024 soc.cpu.decoded_imm[0]
.sym 55026 soc.cpu.reg_out[1]
.sym 55027 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 55028 soc.cpu.compressed_instr
.sym 55029 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55035 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55036 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 55038 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55040 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 55043 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 55044 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 55045 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55048 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55049 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 55050 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55054 soc.cpu.compressed_instr
.sym 55056 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 55058 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1[0]
.sym 55060 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 55062 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 55063 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 55064 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[14]
.sym 55065 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55066 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 55069 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 55070 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 55074 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 55076 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55077 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55080 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55081 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 55082 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55083 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 55086 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1[0]
.sym 55087 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 55088 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 55093 soc.cpu.compressed_instr
.sym 55095 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 55099 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 55100 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 55101 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 55104 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 55106 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[14]
.sym 55107 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55110 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55111 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55112 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 55113 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55114 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 55115 clk$SB_IO_IN_$glb_clk
.sym 55116 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55119 soc.cpu.reg_out[1]
.sym 55123 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55127 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 55128 soc.cpu.cpuregs_raddr2[3]
.sym 55129 soc.cpu.mem_la_firstword_xfer
.sym 55134 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 55135 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 55136 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 55139 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 55140 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55143 soc.cpu.reg_out[21]
.sym 55144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 55145 soc.cpu.decoded_imm[8]
.sym 55146 soc.mem_rdata[26]
.sym 55148 soc.cpu.cpuregs_waddr[4]
.sym 55149 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 55151 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 55152 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 55158 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55160 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55161 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I0[1]
.sym 55162 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55166 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55167 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 55169 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55170 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55171 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I0[0]
.sym 55172 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55174 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 55175 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 55176 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 55177 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 55178 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[12]
.sym 55179 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55180 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 55181 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55182 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 55183 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55184 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 55185 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 55186 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 55189 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55191 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55192 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55193 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 55194 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55198 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[12]
.sym 55199 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55200 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 55203 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 55204 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55205 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I0[0]
.sym 55206 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I0[1]
.sym 55209 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 55210 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55211 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 55212 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55215 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 55217 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 55218 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 55221 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 55222 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 55223 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55224 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55227 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55228 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 55229 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55230 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55233 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55234 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55235 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 55236 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 55237 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 55238 clk$SB_IO_IN_$glb_clk
.sym 55239 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 55242 soc.cpu.reg_out[16]
.sym 55243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[2]
.sym 55244 soc.cpu.reg_out[22]
.sym 55245 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 55247 soc.cpu.reg_out[21]
.sym 55250 COMM[3]$SB_IO_OUT
.sym 55252 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55256 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55257 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55258 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55262 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55264 soc.cpu.reg_out[1]
.sym 55265 soc.cpu.reg_out[22]
.sym 55266 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 55267 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 55268 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 55269 soc.cpu.decoded_imm[17]
.sym 55270 soc.mem_rdata[28]
.sym 55271 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 55272 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 55273 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55275 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 55281 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55288 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 55289 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55294 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 55296 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[15]
.sym 55299 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 55301 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 55302 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[21]
.sym 55303 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 55304 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 55305 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55307 soc.cpu.reg_out[16]
.sym 55310 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55311 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55312 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55314 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[15]
.sym 55316 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 55317 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55323 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 55326 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 55332 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 55333 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55334 soc.cpu.reg_out[16]
.sym 55338 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 55339 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55340 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55341 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55345 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55346 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55347 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 55353 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 55356 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[21]
.sym 55357 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55358 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55359 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 55360 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 55361 clk$SB_IO_IN_$glb_clk
.sym 55362 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55364 soc.cpu.reg_out[23]
.sym 55365 soc.cpu.reg_out[20]
.sym 55366 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55368 soc.cpu.reg_out[17]
.sym 55369 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[2]
.sym 55379 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 55381 soc.mem_rdata[18]
.sym 55385 soc.mem_rdata[21]
.sym 55388 soc.cpu.cpuregs_waddr[1]
.sym 55389 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 55390 soc.cpu.next_pc[16]
.sym 55391 soc.cpu.cpuregs_waddr[3]
.sym 55392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[2]
.sym 55393 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55394 soc.cpu.decoded_imm[2]
.sym 55395 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55396 soc.mem_rdata[19]
.sym 55398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 55405 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[20]
.sym 55406 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 55407 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 55408 soc.cpu.reg_out[22]
.sym 55409 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 55410 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I0[0]
.sym 55412 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 55413 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 55415 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I0[1]
.sym 55416 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 55417 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[0]
.sym 55418 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55419 soc.cpu.reg_out[21]
.sym 55420 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55422 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 55423 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55425 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55427 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55428 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 55430 soc.cpu.reg_out[20]
.sym 55431 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55433 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 55437 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 55438 soc.cpu.reg_out[20]
.sym 55440 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55443 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55444 soc.cpu.reg_out[22]
.sym 55445 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 55449 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I0[0]
.sym 55450 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 55451 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I0[1]
.sym 55452 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55455 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55456 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 55457 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[20]
.sym 55458 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55461 soc.cpu.reg_out[21]
.sym 55462 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55463 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 55467 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 55468 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[0]
.sym 55469 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 55473 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 55474 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55475 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55476 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 55479 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 55480 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 55481 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 55483 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]_$glb_ce
.sym 55484 clk$SB_IO_IN_$glb_clk
.sym 55485 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55486 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 55487 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 55488 soc.cpu.decoded_imm[17]
.sym 55489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 55490 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 55491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 55492 soc.cpu.decoded_imm[15]
.sym 55493 soc.cpu.decoded_imm[19]
.sym 55496 soc.cpu.cpuregs_waddr[3]
.sym 55498 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 55501 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 55502 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 55504 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 55507 soc.mem_rdata[25]
.sym 55508 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 55509 soc.mem_rdata[24]
.sym 55510 soc.cpu.decoded_imm[3]
.sym 55511 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55512 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55513 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 55514 soc.cpu.cpuregs_waddr[1]
.sym 55515 soc.cpu.next_pc[21]
.sym 55516 soc.mem_rdata[27]
.sym 55517 soc.cpu.decoded_imm[19]
.sym 55518 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55520 soc.cpu.decoded_imm[0]
.sym 55521 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 55527 soc.cpu.alu_out_q[20]
.sym 55528 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[25]
.sym 55529 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55530 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55531 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 55532 soc.cpu.reg_out[17]
.sym 55533 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55534 soc.cpu.cpu_state[6]
.sym 55535 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55536 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55537 soc.cpu.reg_out[20]
.sym 55539 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 55540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55541 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55542 soc.mem_rdata[28]
.sym 55543 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55545 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55546 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 55547 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55548 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[2]
.sym 55550 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 55552 soc.mem_rdata[30]
.sym 55554 soc.cpu.latched_stalu
.sym 55555 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55556 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55557 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 55558 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55560 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55561 soc.cpu.cpu_state[6]
.sym 55562 soc.mem_rdata[30]
.sym 55563 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55566 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 55567 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55568 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55572 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55573 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 55575 soc.cpu.reg_out[17]
.sym 55578 soc.cpu.cpu_state[6]
.sym 55579 soc.mem_rdata[28]
.sym 55580 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55581 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55584 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55585 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 55586 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55587 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55590 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55591 soc.cpu.alu_out_q[20]
.sym 55592 soc.cpu.reg_out[20]
.sym 55593 soc.cpu.latched_stalu
.sym 55597 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[2]
.sym 55598 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 55599 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 55602 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 55603 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55604 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[25]
.sym 55605 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55606 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55607 clk$SB_IO_IN_$glb_clk
.sym 55609 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 55610 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 55611 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 55612 soc.cpu.decoded_imm[2]
.sym 55613 soc.cpu.decoded_imm[16]
.sym 55614 soc.cpu.decoded_imm[18]
.sym 55615 soc.cpu.decoded_imm[3]
.sym 55616 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[3]
.sym 55620 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55621 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55622 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55624 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 55625 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55626 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 55627 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 55629 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 55632 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55633 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 55634 soc.cpu.decoded_imm[16]
.sym 55635 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55636 soc.cpu.decoded_imm[8]
.sym 55637 soc.cpu.cpuregs.wen
.sym 55638 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 55639 soc.mem_rdata[26]
.sym 55640 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 55641 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 55642 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 55643 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 55644 soc.cpu.cpuregs_waddr[4]
.sym 55651 soc.cpu.mem_rdata_q[22]
.sym 55652 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55653 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 55656 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55657 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 55665 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55668 soc.cpu.decoded_imm_j[3]
.sym 55671 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55672 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[30]
.sym 55675 soc.cpu.decoded_imm_j[2]
.sym 55678 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 55681 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 55685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 55689 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 55690 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55691 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55692 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55713 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55714 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55715 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55716 soc.cpu.decoded_imm_j[3]
.sym 55719 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 55720 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55721 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[30]
.sym 55722 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 55725 soc.cpu.mem_rdata_q[22]
.sym 55726 soc.cpu.decoded_imm_j[2]
.sym 55727 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55728 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55730 clk$SB_IO_IN_$glb_clk
.sym 55731 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55732 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55733 soc.cpu.decoded_imm_j[2]
.sym 55734 soc.cpu.decoded_imm_j[3]
.sym 55735 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 55736 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 55737 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 55738 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 55739 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55741 soc.cpu.mem_rdata_q[22]
.sym 55742 soc.cpu.cpuregs_waddr[4]
.sym 55744 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55745 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 55749 soc.cpu.mem_do_rinst
.sym 55751 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 55753 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55755 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55757 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 55758 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 55760 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 55762 soc.cpu.decoded_imm[18]
.sym 55763 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 55764 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55766 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55777 soc.cpu.cpuregs.regs.1.0.1_RDATA_5_SB_DFFSR_Q_R
.sym 55779 soc.mem_rdata[31]
.sym 55781 soc.cpu.decoded_imm_j[11]
.sym 55782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55784 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55785 soc.mem_rdata[25]
.sym 55786 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55787 soc.mem_rdata[24]
.sym 55788 soc.mem_rdata[27]
.sym 55790 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55793 soc.cpu.cpu_state[6]
.sym 55795 soc.cpu.cpuregs_waddr[4]
.sym 55796 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55797 soc.cpu.cpuregs.wen
.sym 55799 soc.mem_rdata[26]
.sym 55801 soc.cpu.cpu_state[6]
.sym 55803 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 55806 soc.cpu.cpu_state[6]
.sym 55807 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55808 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55809 soc.mem_rdata[24]
.sym 55812 soc.cpu.cpuregs.wen
.sym 55818 soc.mem_rdata[31]
.sym 55819 soc.cpu.cpu_state[6]
.sym 55820 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55821 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55824 soc.mem_rdata[26]
.sym 55825 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55826 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55827 soc.cpu.cpu_state[6]
.sym 55830 soc.mem_rdata[27]
.sym 55831 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55832 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55833 soc.cpu.cpu_state[6]
.sym 55836 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55838 soc.cpu.decoded_imm_j[11]
.sym 55839 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55844 soc.cpu.cpuregs_waddr[4]
.sym 55845 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 55848 soc.mem_rdata[25]
.sym 55849 soc.cpu.cpu_state[6]
.sym 55850 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55851 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55853 clk$SB_IO_IN_$glb_clk
.sym 55854 soc.cpu.cpuregs.regs.1.0.1_RDATA_5_SB_DFFSR_Q_R
.sym 55855 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55856 soc.cpu.decoded_imm[8]
.sym 55857 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55858 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55859 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55860 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 55861 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 55862 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 55868 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 55869 UART_RX_SB_LUT4_I1_I0[3]
.sym 55872 UART_RX_SB_LUT4_I1_I0[3]
.sym 55876 soc.cpu.decoded_imm_j[2]
.sym 55877 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 55878 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 55879 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55880 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 55881 soc.cpu.decoded_imm_j[5]
.sym 55882 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 55883 soc.cpu.instr_jalr
.sym 55884 soc.cpu.cpuregs_waddr[1]
.sym 55885 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 55886 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55887 soc.cpu.cpuregs_waddr[3]
.sym 55888 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 55889 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 55898 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[0]
.sym 55899 soc.cpu.cpuregs_raddr1[3]
.sym 55900 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 55904 soc.cpu.cpuregs_raddr1[4]
.sym 55907 soc.cpu.cpuregs_raddr1[2]
.sym 55909 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 55910 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[1]
.sym 55912 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55913 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 55917 soc.cpu.cpuregs_waddr[2]
.sym 55921 soc.cpu.cpuregs_waddr[3]
.sym 55922 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 55923 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55924 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55925 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 55926 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 55929 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55931 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 55935 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 55936 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 55937 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55941 soc.cpu.cpuregs_waddr[3]
.sym 55942 soc.cpu.cpuregs_raddr1[3]
.sym 55943 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55944 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 55947 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 55954 soc.cpu.cpuregs_raddr1[3]
.sym 55955 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55956 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 55959 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 55960 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55962 soc.cpu.cpuregs_raddr1[2]
.sym 55965 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[0]
.sym 55966 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[1]
.sym 55967 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 55968 soc.cpu.cpuregs_waddr[2]
.sym 55971 soc.cpu.cpuregs_raddr1[3]
.sym 55972 soc.cpu.cpuregs_raddr1[2]
.sym 55973 soc.cpu.cpuregs_raddr1[4]
.sym 55975 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55976 clk$SB_IO_IN_$glb_clk
.sym 55978 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 55979 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 55980 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 55981 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 55982 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 55983 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 55984 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55985 soc.cpu.decoded_imm_j[5]
.sym 55986 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 55990 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 55991 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 55993 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55994 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55997 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 55998 soc.cpu.decoded_imm_j[10]
.sym 56000 soc.cpu.cpuregs_raddr1[4]
.sym 56001 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 56002 soc.cpu.cpuregs_waddr[3]
.sym 56004 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 56005 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 56006 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 56007 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 56008 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 56009 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 56010 soc.cpu.cpuregs_waddr[1]
.sym 56012 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 56019 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56020 soc.cpu.cpuregs_raddr1[0]
.sym 56021 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 56022 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56023 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56024 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 56026 soc.cpu.cpuregs_raddr1[1]
.sym 56028 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56029 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 56030 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56031 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56032 soc.cpu.cpuregs_raddr2[4]
.sym 56035 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 56036 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56039 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 56041 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 56042 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 56044 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 56047 soc.cpu.cpuregs_raddr2[3]
.sym 56048 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 56053 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 56054 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56055 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 56058 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56060 soc.cpu.cpuregs_raddr1[1]
.sym 56061 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 56064 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56065 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56066 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56067 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56073 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 56076 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 56078 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 56082 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56083 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 56084 soc.cpu.cpuregs_raddr1[0]
.sym 56085 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 56089 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56090 soc.cpu.cpuregs_raddr2[4]
.sym 56091 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 56094 soc.cpu.cpuregs_raddr2[3]
.sym 56095 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 56096 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56097 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 56098 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56099 clk$SB_IO_IN_$glb_clk
.sym 56101 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 56102 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56103 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56104 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 56105 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 56106 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 56107 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 56108 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 56111 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 56113 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 56114 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 56116 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 56117 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 56119 soc.cpu.mem_rdata_q[29]
.sym 56122 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 56124 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56126 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 56128 soc.cpu.cpuregs_waddr[4]
.sym 56129 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 56130 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56131 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 56132 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 56133 display.refresh_tick
.sym 56135 soc.cpu.cpu_state[3]
.sym 56136 soc.cpu.is_alu_reg_imm
.sym 56142 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 56143 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 56148 soc.cpu.cpuregs.regs.1.0.1_RDATA_5_SB_LUT4_O_I3[2]
.sym 56149 soc.cpu.cpuregs_raddr1[1]
.sym 56150 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 56153 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56156 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 56157 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 56158 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 56159 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56162 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 56163 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 56167 soc.cpu.cpuregs_raddr1[0]
.sym 56168 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56169 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56172 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 56173 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 56175 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 56177 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 56178 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 56181 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 56183 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 56187 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 56188 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56189 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 56190 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56194 soc.cpu.cpuregs.regs.1.0.1_RDATA_5_SB_LUT4_O_I3[2]
.sym 56195 soc.cpu.cpuregs_raddr1[1]
.sym 56196 soc.cpu.cpuregs_raddr1[0]
.sym 56199 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 56200 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 56201 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 56205 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56206 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56207 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56208 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 56213 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 56217 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 56221 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56222 clk$SB_IO_IN_$glb_clk
.sym 56224 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 56225 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 56226 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 56227 COLHI_SB_LUT4_O_I2[1]
.sym 56228 soc.cpu.instr_jalr
.sym 56229 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 56230 COMM[0]$SB_IO_OUT
.sym 56231 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56233 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 56234 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 56236 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 56237 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 56238 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 56239 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56240 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56243 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56244 soc.cpu.mem_rdata_q[29]
.sym 56246 COMM[3]$SB_IO_OUT
.sym 56247 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 56249 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56251 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56256 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 56265 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 56266 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 56269 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 56271 soc.cpu.decoded_rd[3]
.sym 56272 UART_RX_SB_LUT4_I1_I0[3]
.sym 56273 soc.cpu.decoded_rd[4]
.sym 56274 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 56275 soc.cpu.decoded_rd[1]
.sym 56276 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 56278 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56279 soc.cpu.decoded_rd[0]
.sym 56280 soc.cpu.decoded_rd[2]
.sym 56283 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 56287 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 56290 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56293 soc.cpu.instr_jalr
.sym 56295 soc.cpu.cpu_state[3]
.sym 56296 soc.cpu.is_alu_reg_imm
.sym 56298 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 56299 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 56300 soc.cpu.decoded_rd[2]
.sym 56301 soc.cpu.cpu_state[3]
.sym 56304 soc.cpu.decoded_rd[0]
.sym 56305 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 56306 soc.cpu.cpu_state[3]
.sym 56307 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 56310 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56311 soc.cpu.cpu_state[3]
.sym 56312 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56313 UART_RX_SB_LUT4_I1_I0[3]
.sym 56317 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 56319 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 56322 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 56323 soc.cpu.cpu_state[3]
.sym 56324 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 56325 soc.cpu.decoded_rd[1]
.sym 56328 soc.cpu.cpu_state[3]
.sym 56329 soc.cpu.decoded_rd[3]
.sym 56331 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 56334 soc.cpu.is_alu_reg_imm
.sym 56336 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 56337 soc.cpu.instr_jalr
.sym 56340 soc.cpu.cpu_state[3]
.sym 56341 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 56342 soc.cpu.decoded_rd[4]
.sym 56344 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 56345 clk$SB_IO_IN_$glb_clk
.sym 56346 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 56348 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56350 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 56351 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 56353 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 56356 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56359 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56360 COMM[0]$SB_IO_OUT
.sym 56362 COLHI_SB_LUT4_O_I2[1]
.sym 56363 soc.cpu.decoded_rd[1]
.sym 56364 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56365 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 56366 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 56367 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56368 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 56369 soc.cpu.decoded_rd[4]
.sym 56370 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 56371 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 56374 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 56375 soc.cpu.instr_jalr
.sym 56376 soc.cpu.cpuregs_waddr[1]
.sym 56378 soc.cpu.cpuregs_waddr[3]
.sym 56380 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 56382 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 56396 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56403 display.refresh_tick_SB_LUT4_O_I3
.sym 56405 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56413 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 56427 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 56429 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56440 display.refresh_tick_SB_LUT4_O_I3
.sym 56466 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 56468 clk$SB_IO_IN_$glb_clk
.sym 56478 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56480 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 56487 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56502 SEG[1]$SB_IO_OUT
.sym 56514 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56515 $PACKER_GND_NET
.sym 56518 SEG[1]$SB_IO_OUT
.sym 56536 SEG[1]$SB_IO_OUT
.sym 56538 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56539 $PACKER_GND_NET
.sym 56570 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 56572 soc.spimemio.rd_inc
.sym 56576 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O
.sym 56582 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 56587 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 56593 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 56602 DBG[3]$SB_IO_OUT
.sym 56603 UART_TX$SB_IO_OUT
.sym 56611 soc.simpleuart.send_bitcnt[0]
.sym 56619 soc.simpleuart.send_bitcnt[0]
.sym 56621 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 56623 soc.simpleuart.send_bitcnt[3]
.sym 56626 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 56629 UART_TX_SB_DFFESS_Q_E
.sym 56631 soc.simpleuart.send_bitcnt[3]
.sym 56633 soc.simpleuart.send_bitcnt[2]
.sym 56634 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 56640 soc.simpleuart.send_bitcnt[1]
.sym 56641 $PACKER_VCC_NET
.sym 56643 $nextpnr_ICESTORM_LC_45$O
.sym 56646 soc.simpleuart.send_bitcnt[0]
.sym 56649 $nextpnr_ICESTORM_LC_46$I3
.sym 56651 soc.simpleuart.send_bitcnt[1]
.sym 56652 $PACKER_VCC_NET
.sym 56655 $nextpnr_ICESTORM_LC_46$COUT
.sym 56657 $PACKER_VCC_NET
.sym 56659 $nextpnr_ICESTORM_LC_46$I3
.sym 56661 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 56663 soc.simpleuart.send_bitcnt[2]
.sym 56664 $PACKER_VCC_NET
.sym 56668 soc.simpleuart.send_bitcnt[3]
.sym 56669 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 56670 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 56671 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 56674 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 56675 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 56676 soc.simpleuart.send_bitcnt[0]
.sym 56677 soc.simpleuart.send_bitcnt[1]
.sym 56680 soc.simpleuart.send_bitcnt[2]
.sym 56681 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 56682 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 56683 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 56686 soc.simpleuart.send_bitcnt[3]
.sym 56687 soc.simpleuart.send_bitcnt[1]
.sym 56688 soc.simpleuart.send_bitcnt[0]
.sym 56689 soc.simpleuart.send_bitcnt[2]
.sym 56690 UART_TX_SB_DFFESS_Q_E
.sym 56691 clk$SB_IO_IN_$glb_clk
.sym 56692 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 56698 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 56700 soc.spimemio.state[8]
.sym 56703 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 56707 soc.spimemio.rd_addr[13]
.sym 56708 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 56709 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 56710 DBG[1]$SB_IO_OUT
.sym 56712 soc.spimemio.rd_inc
.sym 56720 iomem_wdata[25]
.sym 56728 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 56739 UART_TX_SB_DFFESS_Q_E
.sym 56740 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 56745 UART_TX_SB_DFFESS_Q_E
.sym 56749 UART_TX_SB_DFFESS_Q_E
.sym 56750 iomem_addr[16]
.sym 56751 soc.spimemio_cfgreg_do[20]
.sym 56753 soc.spimemio.rd_inc
.sym 56754 iomem_addr[7]
.sym 56756 iomem_addr[15]
.sym 56758 soc.spimemio_cfgreg_do[22]
.sym 56762 $PACKER_VCC_NET
.sym 56774 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 56775 iomem_addr[14]
.sym 56776 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 56778 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 56779 iomem_addr[5]
.sym 56780 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 56781 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 56782 soc.simpleuart.send_bitcnt[0]
.sym 56784 iomem_addr[7]
.sym 56785 iomem_addr[8]
.sym 56786 iomem_addr[3]
.sym 56789 iomem_addr[4]
.sym 56790 iomem_addr[10]
.sym 56792 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56793 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56794 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 56796 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 56798 iomem_addr[12]
.sym 56799 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 56800 iomem_addr[6]
.sym 56801 UART_TX_SB_DFFESS_Q_E
.sym 56802 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 56803 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 56804 iomem_addr[16]
.sym 56808 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 56809 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 56810 soc.simpleuart.send_bitcnt[0]
.sym 56813 iomem_addr[6]
.sym 56814 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 56815 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 56816 iomem_addr[8]
.sym 56819 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56820 iomem_addr[5]
.sym 56821 iomem_addr[4]
.sym 56822 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56825 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 56826 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 56827 iomem_addr[6]
.sym 56828 iomem_addr[10]
.sym 56831 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 56832 iomem_addr[12]
.sym 56833 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 56834 iomem_addr[7]
.sym 56837 iomem_addr[3]
.sym 56838 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 56839 iomem_addr[16]
.sym 56840 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 56849 iomem_addr[12]
.sym 56850 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 56851 iomem_addr[14]
.sym 56852 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 56853 UART_TX_SB_DFFESS_Q_E
.sym 56854 clk$SB_IO_IN_$glb_clk
.sym 56855 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 56856 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[0]
.sym 56857 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 56859 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 56861 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 56862 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I2_I3[1]
.sym 56863 soc.spimemio.softreset_SB_LUT4_I2_O[0]
.sym 56869 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 56870 iomem_wdata[2]
.sym 56871 DBG[0]$SB_IO_OUT
.sym 56873 iomem_addr[8]
.sym 56877 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 56882 iomem_addr[21]
.sym 56885 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 56886 iomem_addr[6]
.sym 56890 iomem_addr[21]
.sym 56891 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 56897 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 56898 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 56899 iomem_addr[14]
.sym 56900 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 56901 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 56902 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 56903 iomem_addr[13]
.sym 56904 iomem_addr[12]
.sym 56905 iomem_addr[11]
.sym 56907 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 56908 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[3]
.sym 56909 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 56910 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 56911 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 56912 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 56913 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 56914 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 56915 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 56916 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 56917 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 56918 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 56919 soc.spimemio.rd_inc
.sym 56921 iomem_addr[15]
.sym 56922 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 56923 iomem_addr[10]
.sym 56924 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[0]
.sym 56925 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 56926 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 56931 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 56932 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 56933 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 56936 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 56937 iomem_addr[13]
.sym 56938 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 56939 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 56942 soc.spimemio.rd_inc
.sym 56943 iomem_addr[12]
.sym 56944 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 56948 iomem_addr[15]
.sym 56949 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[3]
.sym 56950 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 56951 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[0]
.sym 56954 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 56955 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 56956 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 56957 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 56960 iomem_addr[11]
.sym 56961 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 56962 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 56963 iomem_addr[14]
.sym 56966 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 56967 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 56968 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 56969 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 56972 iomem_addr[10]
.sym 56973 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 56975 soc.spimemio.rd_inc
.sym 56976 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 56977 clk$SB_IO_IN_$glb_clk
.sym 56979 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 56981 soc.spimemio.config_qspi_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 56983 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 56985 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 56986 soc.spimemio.rd_valid
.sym 56989 soc.spimemio_cfgreg_do[17]
.sym 56990 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 56991 iomem_wdata[3]
.sym 56993 iomem_wdata[9]
.sym 57000 iomem_wdata[17]
.sym 57003 soc.spimemio_cfgreg_do[21]
.sym 57004 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 57005 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 57006 flash_io0_di
.sym 57009 iomem_addr[10]
.sym 57010 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[0]
.sym 57011 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 57014 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 57022 iomem_addr[20]
.sym 57023 iomem_addr[17]
.sym 57024 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 57025 iomem_addr[13]
.sym 57027 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 57028 soc.spimemio.rd_inc
.sym 57029 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 57031 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 57032 iomem_addr[19]
.sym 57033 iomem_addr[15]
.sym 57035 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 57038 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 57039 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 57042 iomem_addr[21]
.sym 57043 iomem_addr[11]
.sym 57045 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 57046 iomem_addr[6]
.sym 57047 iomem_addr[2]
.sym 57050 iomem_addr[21]
.sym 57051 soc.spimemio.rd_addr[2]
.sym 57053 iomem_addr[21]
.sym 57054 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 57055 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 57056 iomem_addr[19]
.sym 57059 soc.spimemio.rd_inc
.sym 57061 iomem_addr[13]
.sym 57062 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 57065 iomem_addr[15]
.sym 57066 soc.spimemio.rd_inc
.sym 57067 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 57071 iomem_addr[11]
.sym 57073 soc.spimemio.rd_inc
.sym 57074 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 57077 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 57078 iomem_addr[6]
.sym 57080 soc.spimemio.rd_inc
.sym 57083 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 57084 iomem_addr[20]
.sym 57085 iomem_addr[21]
.sym 57086 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 57089 iomem_addr[20]
.sym 57090 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 57091 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 57092 iomem_addr[17]
.sym 57096 iomem_addr[2]
.sym 57097 soc.spimemio.rd_inc
.sym 57098 soc.spimemio.rd_addr[2]
.sym 57099 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 57100 clk$SB_IO_IN_$glb_clk
.sym 57102 soc.spimemio.softreset
.sym 57104 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 57113 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 57115 soc.spimemio_cfgreg_do[21]
.sym 57116 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 57117 soc.spimemio_cfgreg_do[22]
.sym 57122 soc.spimemio_cfgreg_do[22]
.sym 57126 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 57127 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 57128 soc.spimemio_cfgreg_do[20]
.sym 57131 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 57132 iomem_wdata[0]
.sym 57135 iomem_addr[16]
.sym 57136 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 57137 UART_TX_SB_DFFESS_Q_E
.sym 57144 soc.spimemio.rd_addr[13]
.sym 57145 soc.spimemio.rd_addr[15]
.sym 57146 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 57147 iomem_addr[4]
.sym 57149 iomem_addr[19]
.sym 57150 soc.spimemio.rd_valid
.sym 57151 soc.spimemio.rd_addr[4]
.sym 57152 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[0]
.sym 57153 iomem_addr[11]
.sym 57154 soc.spimemio.rd_addr[11]
.sym 57155 soc.spimemio.rd_addr[6]
.sym 57156 soc.spimemio.rd_inc
.sym 57157 iomem_addr[2]
.sym 57158 soc.spimemio.rd_addr[2]
.sym 57159 soc.spimemio.rd_valid_SB_LUT4_I2_I0[1]
.sym 57161 iomem_addr[6]
.sym 57164 soc.spimemio.rd_valid_SB_LUT4_I2_I0[0]
.sym 57165 soc.spimemio.rd_addr[22]
.sym 57167 iomem_addr[22]
.sym 57170 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 57171 iomem_addr[15]
.sym 57172 iomem_addr[13]
.sym 57174 soc.spimemio.rd_valid_SB_LUT4_I2_I0[3]
.sym 57176 iomem_addr[6]
.sym 57177 soc.spimemio.rd_addr[6]
.sym 57178 soc.spimemio.rd_addr[22]
.sym 57179 iomem_addr[22]
.sym 57184 iomem_addr[2]
.sym 57185 soc.spimemio.rd_addr[2]
.sym 57188 soc.spimemio.rd_inc
.sym 57189 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 57190 iomem_addr[19]
.sym 57194 iomem_addr[15]
.sym 57195 soc.spimemio.rd_addr[15]
.sym 57200 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 57201 soc.spimemio.rd_addr[13]
.sym 57202 iomem_addr[13]
.sym 57206 soc.spimemio.rd_valid
.sym 57207 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[0]
.sym 57208 soc.spimemio.rd_addr[4]
.sym 57209 iomem_addr[4]
.sym 57212 soc.spimemio.rd_valid_SB_LUT4_I2_I0[1]
.sym 57213 soc.spimemio.rd_valid_SB_LUT4_I2_I0[0]
.sym 57214 soc.spimemio.rd_valid_SB_LUT4_I2_I0[3]
.sym 57215 soc.spimemio.rd_valid
.sym 57218 iomem_addr[11]
.sym 57219 soc.spimemio.rd_addr[11]
.sym 57220 iomem_addr[22]
.sym 57221 soc.spimemio.rd_addr[22]
.sym 57222 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 57223 clk$SB_IO_IN_$glb_clk
.sym 57225 soc.spimemio.config_qspi_SB_LUT4_I1_I3[3]
.sym 57226 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 57228 soc.simpleuart_reg_div_do[12]
.sym 57229 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I0_I2[2]
.sym 57230 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2[1]
.sym 57232 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 57238 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 57241 soc.spimemio.din_data[1]
.sym 57246 iomem_wdata[22]
.sym 57248 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 57250 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 57251 flash_io0_oe_SB_LUT4_I1_I3[0]
.sym 57252 soc.spimemio_cfgreg_do[18]
.sym 57253 soc.spimemio_cfgreg_do[20]
.sym 57255 soc.spimemio_cfgreg_do[22]
.sym 57257 iomem_addr[15]
.sym 57258 iomem_addr[18]
.sym 57259 $PACKER_VCC_NET
.sym 57260 iomem_wdata[20]
.sym 57266 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 57267 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[2]
.sym 57268 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[3]
.sym 57269 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 57270 iomem_addr[4]
.sym 57271 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[1]
.sym 57272 soc.spimemio.rd_valid_SB_LUT4_I2_O[3]
.sym 57273 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 57274 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 57275 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[0]
.sym 57276 soc.spimemio.rd_addr[19]
.sym 57277 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[2]
.sym 57278 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 57279 iomem_addr[8]
.sym 57280 iomem_addr[4]
.sym 57281 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[0]
.sym 57282 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 57283 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 57284 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[0]
.sym 57285 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[0]
.sym 57286 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 57289 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I2[1]
.sym 57290 soc.spimemio.rd_addr[4]
.sym 57292 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[3]
.sym 57293 iomem_addr[19]
.sym 57294 soc.spimemio.rd_addr[8]
.sym 57295 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 57299 soc.spimemio.rd_valid_SB_LUT4_I2_O[3]
.sym 57300 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 57301 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 57302 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 57305 soc.spimemio.rd_addr[4]
.sym 57306 iomem_addr[4]
.sym 57307 soc.spimemio.rd_addr[8]
.sym 57308 iomem_addr[8]
.sym 57312 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[2]
.sym 57313 iomem_addr[19]
.sym 57314 soc.spimemio.rd_addr[19]
.sym 57317 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 57318 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[0]
.sym 57319 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I2[1]
.sym 57320 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 57324 iomem_addr[4]
.sym 57325 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 57326 soc.spimemio.rd_addr[4]
.sym 57329 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[1]
.sym 57330 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[3]
.sym 57331 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[0]
.sym 57332 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[2]
.sym 57335 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[0]
.sym 57336 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[2]
.sym 57337 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[0]
.sym 57338 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[3]
.sym 57341 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 57342 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 57343 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 57344 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[0]
.sym 57348 soc.simpleuart_reg_div_do[13]
.sym 57349 soc.simpleuart_reg_div_do[10]
.sym 57350 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 57351 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 57352 soc.simpleuart_reg_div_do[14]
.sym 57353 soc.simpleuart_reg_div_do[15]
.sym 57354 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 57355 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 57358 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 57361 soc.spimemio.din_data[5]
.sym 57362 iomem_wdata[21]
.sym 57363 soc.simpleuart_reg_div_do[12]
.sym 57364 iomem_wdata[10]
.sym 57367 iomem_addr[8]
.sym 57369 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 57370 iomem_addr[2]
.sym 57371 iomem_wdata[2]
.sym 57373 soc.simpleuart_reg_div_do[14]
.sym 57374 soc.simpleuart_reg_div_do[12]
.sym 57375 soc.simpleuart_reg_div_do[15]
.sym 57376 soc.simpleuart.recv_divcnt[2]
.sym 57378 iomem_addr[21]
.sym 57379 soc.cpu.trap_SB_LUT4_I2_O
.sym 57381 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 57382 iomem_addr[21]
.sym 57383 soc.simpleuart_reg_div_do[10]
.sym 57392 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I2[2]
.sym 57393 soc.spimemio.rd_addr[8]
.sym 57394 iomem_addr[13]
.sym 57395 iomem_wstrb[2]
.sym 57398 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I0[0]
.sym 57399 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[3]
.sym 57401 iomem_addr[22]
.sym 57404 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I2[1]
.sym 57405 iomem_addr[8]
.sym 57407 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 57409 UART_RX_SB_LUT4_I1_I0[3]
.sym 57411 soc.spimemio.rd_addr[22]
.sym 57413 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 57414 iomem_wdata[18]
.sym 57418 soc.spimemio.rd_addr[13]
.sym 57422 iomem_addr[8]
.sym 57424 soc.spimemio.rd_addr[8]
.sym 57434 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I0[0]
.sym 57435 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[3]
.sym 57436 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I2[1]
.sym 57437 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I2[2]
.sym 57440 iomem_addr[22]
.sym 57441 soc.spimemio.rd_addr[13]
.sym 57442 iomem_addr[13]
.sym 57443 soc.spimemio.rd_addr[22]
.sym 57452 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 57453 iomem_wstrb[2]
.sym 57455 UART_RX_SB_LUT4_I1_I0[3]
.sym 57465 iomem_wdata[18]
.sym 57468 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 57469 clk$SB_IO_IN_$glb_clk
.sym 57470 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 57481 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 57483 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 57484 soc.simpleuart_reg_div_do[11]
.sym 57487 flash_io0_oe
.sym 57488 iomem_addr[5]
.sym 57490 soc.simpleuart_reg_div_do[13]
.sym 57491 soc.simpleuart_reg_div_do[6]
.sym 57493 iomem_wdata[15]
.sym 57494 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 57495 soc.spimemio_cfgreg_do[21]
.sym 57496 iomem_wdata[16]
.sym 57497 soc.simpleuart_reg_div_do[3]
.sym 57498 iomem_wdata[13]
.sym 57499 flash_io3_di
.sym 57500 iomem_wdata[18]
.sym 57501 iomem_wdata[10]
.sym 57502 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 57503 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 57504 soc.simpleuart.recv_divcnt[8]
.sym 57505 flash_io0_oe_SB_LUT4_I1_I3[0]
.sym 57506 flash_io0_di
.sym 57516 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 57517 soc.simpleuart.recv_divcnt[6]
.sym 57520 iomem_wdata[16]
.sym 57525 iomem_wdata[22]
.sym 57530 iomem_wdata[20]
.sym 57533 iomem_wdata[17]
.sym 57535 iomem_wdata[19]
.sym 57539 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 57543 iomem_wdata[21]
.sym 57545 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 57551 iomem_wdata[19]
.sym 57557 iomem_wdata[20]
.sym 57564 iomem_wdata[22]
.sym 57569 iomem_wdata[21]
.sym 57577 iomem_wdata[16]
.sym 57582 soc.simpleuart.recv_divcnt[6]
.sym 57589 iomem_wdata[17]
.sym 57591 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 57592 clk$SB_IO_IN_$glb_clk
.sym 57593 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 57607 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 57608 soc.spimemio_cfgreg_do[16]
.sym 57611 soc.spimemio.rd_valid_SB_LUT4_I2_O[3]
.sym 57615 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 57618 soc.simpleuart.recv_divcnt[22]
.sym 57619 soc.spimemio_cfgreg_do[20]
.sym 57620 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 57621 iomem_wdata[19]
.sym 57623 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 57624 UART_TX_SB_DFFESS_Q_E
.sym 57625 soc.spimemio_cfgreg_do[16]
.sym 57626 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 57627 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 57628 soc.simpleuart_reg_div_do[7]
.sym 57629 iomem_wdata[31]
.sym 57637 soc.simpleuart_reg_div_do[6]
.sym 57639 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 57641 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 57642 soc.simpleuart.recv_divcnt[15]
.sym 57644 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 57645 soc.simpleuart_reg_div_do[15]
.sym 57648 soc.simpleuart.recv_divcnt[6]
.sym 57650 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 57651 soc.simpleuart.recv_divcnt[14]
.sym 57652 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 57653 soc.simpleuart_reg_div_do[10]
.sym 57654 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 57659 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 57661 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 57662 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 57664 soc.simpleuart.recv_divcnt[8]
.sym 57668 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 57670 soc.simpleuart_reg_div_do[10]
.sym 57674 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 57675 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 57676 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 57677 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 57680 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 57686 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 57687 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 57688 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 57689 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 57694 soc.simpleuart.recv_divcnt[14]
.sym 57701 soc.simpleuart.recv_divcnt[8]
.sym 57707 soc.simpleuart.recv_divcnt[15]
.sym 57710 soc.simpleuart.recv_divcnt[15]
.sym 57711 soc.simpleuart.recv_divcnt[6]
.sym 57712 soc.simpleuart_reg_div_do[15]
.sym 57713 soc.simpleuart_reg_div_do[6]
.sym 57729 soc.simpleuart.recv_divcnt[6]
.sym 57730 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 57732 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 57733 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 57734 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 57736 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 57737 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 57740 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 57741 soc.simpleuart_reg_div_do[17]
.sym 57742 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 57743 soc.simpleuart_reg_div_do[18]
.sym 57744 soc.spimemio_cfgreg_do[18]
.sym 57745 iomem_addr[18]
.sym 57746 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 57747 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57748 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 57749 iomem_addr[15]
.sym 57750 flash_clk_SB_LUT4_I1_I2[3]
.sym 57751 $PACKER_VCC_NET
.sym 57752 iomem_wdata[20]
.sym 57763 flash_io0_oe
.sym 57766 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 57767 iomem_wstrb[0]
.sym 57769 flash_io0_oe_SB_LUT4_I1_I3[2]
.sym 57770 iomem_wdata[18]
.sym 57773 iomem_wdata[21]
.sym 57775 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 57777 flash_io0_oe_SB_LUT4_I1_I3[0]
.sym 57778 soc.simpleuart.recv_divcnt[22]
.sym 57781 iomem_wdata[19]
.sym 57783 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 57785 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57786 soc.simpleuart.recv_buf_valid
.sym 57791 flash_io0_oe_SB_LUT4_I1_I3[2]
.sym 57792 flash_io0_oe
.sym 57793 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 57798 iomem_wdata[21]
.sym 57804 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 57805 iomem_wstrb[0]
.sym 57806 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 57809 soc.simpleuart.recv_buf_valid
.sym 57811 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 57816 iomem_wdata[19]
.sym 57823 iomem_wdata[18]
.sym 57827 flash_io0_oe_SB_LUT4_I1_I3[2]
.sym 57829 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 57830 flash_io0_oe_SB_LUT4_I1_I3[0]
.sym 57834 soc.simpleuart.recv_divcnt[22]
.sym 57837 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57838 clk$SB_IO_IN_$glb_clk
.sym 57839 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 57847 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 57850 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 57853 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 57854 soc.simpleuart_reg_div_do[18]
.sym 57855 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 57856 soc.simpleuart_reg_div_do[21]
.sym 57858 UART_RX_SB_LUT4_I1_I0[3]
.sym 57862 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 57863 soc.simpleuart.recv_divcnt[15]
.sym 57864 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 57865 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 57866 soc.simpleuart_reg_div_do[20]
.sym 57867 soc.simpleuart_reg_div_do[22]
.sym 57868 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 57869 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 57871 soc.simpleuart_reg_div_do[10]
.sym 57872 soc.simpleuart.recv_buf_valid
.sym 57874 iomem_addr[21]
.sym 57875 soc.cpu.trap_SB_LUT4_I2_O
.sym 57881 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 57883 soc.simpleuart.recv_buf_valid
.sym 57885 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 57886 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 57887 soc.simpleuart.recv_buf_data[0]
.sym 57888 soc.simpleuart.recv_pattern[7]
.sym 57889 soc.simpleuart.recv_buf_data[2]
.sym 57890 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 57891 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 57893 soc.simpleuart.recv_divcnt[22]
.sym 57895 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 57896 soc.simpleuart_reg_div_do[22]
.sym 57897 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 57899 soc.simpleuart.recv_divcnt[28]
.sym 57900 soc.simpleuart.recv_divcnt[28]
.sym 57904 soc.simpleuart_reg_div_do[28]
.sym 57905 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 57906 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57908 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57909 flash_clk_SB_LUT4_I1_I2[3]
.sym 57910 flash_clk_SB_LUT4_I1_I2[3]
.sym 57914 flash_clk_SB_LUT4_I1_I2[3]
.sym 57915 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 57916 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 57917 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 57920 soc.simpleuart.recv_divcnt[28]
.sym 57927 soc.simpleuart.recv_pattern[7]
.sym 57932 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 57933 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 57934 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 57935 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57938 soc.simpleuart.recv_buf_valid
.sym 57940 soc.simpleuart.recv_buf_data[0]
.sym 57944 soc.simpleuart.recv_divcnt[22]
.sym 57945 soc.simpleuart.recv_divcnt[28]
.sym 57946 soc.simpleuart_reg_div_do[28]
.sym 57947 soc.simpleuart_reg_div_do[22]
.sym 57950 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 57951 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 57952 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 57953 flash_clk_SB_LUT4_I1_I2[3]
.sym 57958 soc.simpleuart.recv_buf_data[2]
.sym 57959 soc.simpleuart.recv_buf_valid
.sym 57960 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57961 clk$SB_IO_IN_$glb_clk
.sym 57962 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 57963 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 57964 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 57965 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 57966 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 57967 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 57968 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 57969 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 57970 soc.simpleuart_reg_div_do[20]
.sym 57980 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 57981 soc.simpleuart.recv_divcnt[22]
.sym 57983 UART_TX_SB_DFFESS_Q_E
.sym 57986 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 57987 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 57988 soc.simpleuart.recv_buf_data[7]
.sym 57989 soc.simpleuart_reg_div_do[3]
.sym 57990 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 57992 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 57993 soc.simpleuart_reg_div_do[22]
.sym 57994 flash_io0_di
.sym 57995 soc.spimemio_cfgreg_do[21]
.sym 57996 flash_io3_di
.sym 57997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 57998 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 58007 soc.simpleuart_reg_div_do[3]
.sym 58008 soc.simpleuart.recv_buf_valid
.sym 58009 iomem_wdata[22]
.sym 58010 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 58011 iomem_wstrb[2]
.sym 58013 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 58015 soc.simpleuart_reg_div_do[1]
.sym 58016 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 58018 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 58019 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 58020 iomem_wdata[17]
.sym 58021 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 58023 soc.simpleuart.recv_buf_data[3]
.sym 58024 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 58025 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 58027 UART_RX_SB_LUT4_I1_I0[3]
.sym 58031 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 58035 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 58037 iomem_wdata[17]
.sym 58043 soc.simpleuart.recv_buf_data[3]
.sym 58045 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 58046 soc.simpleuart.recv_buf_valid
.sym 58049 soc.simpleuart_reg_div_do[1]
.sym 58050 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 58051 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 58052 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 58055 UART_RX_SB_LUT4_I1_I0[3]
.sym 58057 iomem_wstrb[2]
.sym 58058 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 58061 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 58062 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 58063 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 58064 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 58067 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 58068 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 58069 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 58070 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 58073 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 58074 soc.simpleuart_reg_div_do[3]
.sym 58075 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 58081 iomem_wdata[22]
.sym 58083 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 58084 clk$SB_IO_IN_$glb_clk
.sym 58085 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58086 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 58087 flash_io2_oe_SB_LUT4_I1_O[1]
.sym 58088 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 58089 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I2[2]
.sym 58090 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 58091 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 58092 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 58093 flash_clk_SB_LUT4_I1_O[0]
.sym 58094 soc.simpleuart.recv_divcnt[26]
.sym 58096 soc.cpu.cpu_state[6]
.sym 58098 soc.simpleuart_reg_div_do[17]
.sym 58099 soc.simpleuart.recv_divcnt[25]
.sym 58102 soc.simpleuart.recv_divcnt[29]
.sym 58103 soc.simpleuart_reg_div_do[20]
.sym 58104 soc.simpleuart.recv_divcnt[24]
.sym 58106 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 58107 iomem_wstrb[2]
.sym 58110 soc.simpleuart.recv_buf_valid
.sym 58111 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 58112 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 58113 soc.cpu.reg_out[4]
.sym 58116 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 58117 iomem_wdata[31]
.sym 58118 soc.spimemio_cfgreg_do[16]
.sym 58119 soc.spimemio_cfgreg_do[20]
.sym 58120 soc.simpleuart_reg_div_do[7]
.sym 58121 soc.simpleuart_reg_div_do[22]
.sym 58127 soc.simpleuart_reg_div_do[17]
.sym 58128 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 58131 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 58132 soc.simpleuart_reg_div_do[21]
.sym 58133 soc.simpleuart_reg_div_do[31]
.sym 58134 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 58136 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 58137 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 58139 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 58141 soc.simpleuart_reg_div_do[10]
.sym 58142 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 58145 soc.simpleuart_reg_div_do[11]
.sym 58147 soc.simpleuart.recv_buf_valid
.sym 58149 soc.cpu.cpu_state[6]
.sym 58153 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58155 soc.simpleuart.recv_buf_valid
.sym 58157 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 58160 soc.simpleuart_reg_div_do[31]
.sym 58161 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 58162 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 58163 soc.simpleuart.recv_buf_valid
.sym 58166 soc.simpleuart_reg_div_do[21]
.sym 58167 soc.simpleuart.recv_buf_valid
.sym 58168 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 58169 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 58172 soc.simpleuart_reg_div_do[11]
.sym 58173 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 58174 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 58175 soc.simpleuart.recv_buf_valid
.sym 58178 soc.simpleuart.recv_buf_valid
.sym 58179 soc.simpleuart_reg_div_do[17]
.sym 58180 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 58181 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 58184 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 58185 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 58186 soc.simpleuart.recv_buf_valid
.sym 58187 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 58190 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 58192 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58193 soc.cpu.cpu_state[6]
.sym 58196 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 58197 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 58198 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 58199 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 58202 soc.simpleuart_reg_div_do[10]
.sym 58203 soc.simpleuart.recv_buf_valid
.sym 58204 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 58205 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 58207 clk$SB_IO_IN_$glb_clk
.sym 58208 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58209 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 58210 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 58211 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 58212 soc.spimemio.config_cont_SB_LUT4_I1_1_I2[2]
.sym 58213 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 58214 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 58215 flash_csb_SB_LUT4_I1_O[0]
.sym 58216 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 58220 soc.cpu.decoded_imm[17]
.sym 58223 soc.cpu.reg_out[7]
.sym 58224 soc.simpleuart_reg_div_do[17]
.sym 58227 flash_clk_SB_LUT4_I1_I2[3]
.sym 58230 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 58231 soc.simpleuart.recv_buf_valid
.sym 58234 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 58235 $PACKER_VCC_NET
.sym 58236 soc.spimemio_cfgreg_do[18]
.sym 58238 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 58239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58240 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 58241 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 58242 flash_clk_SB_LUT4_I1_I2[3]
.sym 58243 soc.simpleuart_reg_div_do[18]
.sym 58244 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 58251 soc.simpleuart.recv_pattern[5]
.sym 58252 soc.spimemio.valid_SB_LUT4_O_I2[0]
.sym 58253 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I2[2]
.sym 58254 soc.mem_valid
.sym 58256 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 58257 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 58259 iomem_wstrb[0]
.sym 58260 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 58261 iomem_ready_SB_LUT4_I1_O[0]
.sym 58262 soc.simpleuart.recv_buf_valid
.sym 58265 flash_clk_SB_LUT4_I1_I2[3]
.sym 58266 soc.simpleuart.recv_buf_data[5]
.sym 58268 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 58272 flash_clk_SB_LUT4_I1_I2[0]
.sym 58274 soc.simpleuart.send_dummy
.sym 58276 soc.spimemio_cfgreg_do[17]
.sym 58277 soc.simpleuart.recv_pattern[6]
.sym 58279 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58280 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 58281 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 58284 soc.simpleuart.recv_pattern[5]
.sym 58289 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I2[2]
.sym 58290 flash_clk_SB_LUT4_I1_I2[3]
.sym 58291 soc.spimemio_cfgreg_do[17]
.sym 58292 flash_clk_SB_LUT4_I1_I2[0]
.sym 58295 iomem_ready_SB_LUT4_I1_O[0]
.sym 58296 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 58297 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58298 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 58302 soc.simpleuart.recv_pattern[6]
.sym 58307 soc.simpleuart.recv_buf_data[5]
.sym 58308 soc.simpleuart.recv_buf_valid
.sym 58313 soc.simpleuart.send_dummy
.sym 58314 iomem_wstrb[0]
.sym 58315 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 58316 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 58319 soc.mem_valid
.sym 58321 soc.spimemio.valid_SB_LUT4_O_I2[0]
.sym 58325 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 58326 iomem_ready_SB_LUT4_I1_O[0]
.sym 58327 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 58328 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 58329 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 58330 clk$SB_IO_IN_$glb_clk
.sym 58331 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58332 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 58333 flash_io1_oe_SB_LUT4_I0_O[0]
.sym 58334 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[2]
.sym 58335 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 58336 soc.spimem_rdata[10]
.sym 58337 soc.spimem_rdata[11]
.sym 58338 flash_io1_oe_SB_LUT4_I0_I2[2]
.sym 58339 soc.mem_rdata[17]
.sym 58346 soc.simpleuart_reg_div_do[28]
.sym 58348 flash_io0_do_SB_LUT4_O_I2[2]
.sym 58350 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 58354 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 58355 flash_csb$SB_IO_OUT
.sym 58356 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 58357 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 58359 flash_io2_oe_SB_LUT4_I1_O[1]
.sym 58362 soc.cpu.trap_SB_LUT4_I2_O
.sym 58363 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 58364 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 58365 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 58366 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 58367 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 58373 soc.simpleuart_reg_div_do[6]
.sym 58376 soc.spimemio_cfgreg_do[22]
.sym 58380 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 58382 soc.simpleuart.recv_buf_valid
.sym 58383 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 58384 soc.simpleuart.recv_buf_data[6]
.sym 58387 soc.mem_valid
.sym 58391 soc.simpleuart_reg_div_do[22]
.sym 58393 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2]
.sym 58397 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 58399 soc.spimemio.valid_SB_LUT4_O_I2[0]
.sym 58402 flash_clk_SB_LUT4_I1_I2[3]
.sym 58407 soc.mem_valid
.sym 58409 soc.spimemio.valid_SB_LUT4_O_I2[0]
.sym 58412 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 58413 soc.simpleuart_reg_div_do[6]
.sym 58414 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 58415 soc.simpleuart.recv_buf_data[6]
.sym 58430 soc.simpleuart.recv_buf_valid
.sym 58431 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 58432 soc.simpleuart_reg_div_do[22]
.sym 58433 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 58442 flash_clk_SB_LUT4_I1_I2[3]
.sym 58443 soc.spimemio_cfgreg_do[22]
.sym 58444 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2]
.sym 58445 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 58455 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 58456 soc.spimemio.buffer[10]
.sym 58457 soc.mem_rdata[31]
.sym 58459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3[1]
.sym 58460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 58461 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 58462 soc.spimemio.buffer[9]
.sym 58470 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 58471 soc.mem_rdata[21]
.sym 58472 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 58474 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 58475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 58476 flash_io2_di
.sym 58479 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 58480 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 58481 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 58483 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 58484 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 58486 soc.cpu.latched_is_lb
.sym 58488 soc.cpu.decoded_imm[15]
.sym 58500 soc.mem_rdata[18]
.sym 58501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 58504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 58508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 58509 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 58513 soc.cpu.cpu_state[6]
.sym 58516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3[1]
.sym 58518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 58519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3[2]
.sym 58521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 58522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 58527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 58529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 58531 soc.mem_rdata[18]
.sym 58547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 58548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3[1]
.sym 58549 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3[2]
.sym 58553 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 58554 soc.cpu.cpu_state[6]
.sym 58555 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 58556 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 58571 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 58573 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 58574 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 58576 clk$SB_IO_IN_$glb_clk
.sym 58577 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58578 soc.spimem_rdata[17]
.sym 58579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 58580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 58581 soc.spimem_rdata[9]
.sym 58582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I2[1]
.sym 58583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 58584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 58585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 58589 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 58590 soc.spimemio.dout_data[2]
.sym 58591 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 58592 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 58594 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 58595 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 58596 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 58597 soc.cpu.cpuregs_waddr[1]
.sym 58598 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 58601 soc.mem_rdata[31]
.sym 58602 soc.mem_rdata[31]
.sym 58604 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 58608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 58609 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 58611 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 58612 soc.cpu.reg_out[4]
.sym 58619 soc.cpu.latched_is_lh_SB_LUT4_I2_O[1]
.sym 58620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 58623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 58625 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 58626 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 58628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 58630 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 58631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 58632 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 58633 soc.mem_rdata[26]
.sym 58636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 58637 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 58640 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 58641 soc.cpu.cpu_state[6]
.sym 58642 soc.cpu.cpu_state[6]
.sym 58645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 58647 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I2[1]
.sym 58648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 58649 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[1]
.sym 58652 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 58653 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 58654 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 58655 soc.mem_rdata[26]
.sym 58658 soc.cpu.cpu_state[6]
.sym 58659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 58660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 58661 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 58664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 58665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 58666 soc.cpu.latched_is_lh_SB_LUT4_I2_O[1]
.sym 58670 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 58671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 58672 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 58673 soc.cpu.cpu_state[6]
.sym 58676 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 58677 soc.mem_rdata[26]
.sym 58678 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 58679 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 58682 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[1]
.sym 58684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 58685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 58688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 58689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 58691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I2[1]
.sym 58694 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 58695 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 58696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 58697 soc.cpu.cpu_state[6]
.sym 58699 clk$SB_IO_IN_$glb_clk
.sym 58700 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 58702 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 58703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 58704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1]
.sym 58705 soc.spimemio.buffer[17]
.sym 58706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 58707 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[1]
.sym 58708 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]
.sym 58715 iomem_ready
.sym 58717 soc.mem_rdata[27]
.sym 58721 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[2]
.sym 58723 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 58724 soc.mem_rdata[24]
.sym 58725 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 58726 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 58727 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 58728 soc.cpu.cpu_state[6]
.sym 58729 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 58730 soc.cpu.cpu_state[6]
.sym 58731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58732 soc.mem_rdata[22]
.sym 58736 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 58745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 58746 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 58747 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 58748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[1]
.sym 58750 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 58751 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[2]
.sym 58752 soc.cpu.cpu_state[6]
.sym 58753 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 58754 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 58756 soc.cpu.latched_is_lb
.sym 58759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58763 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 58764 soc.cpu.latched_is_lb_SB_LUT4_I3_O[1]
.sym 58767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 58770 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[1]
.sym 58775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 58776 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 58777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[1]
.sym 58781 soc.cpu.latched_is_lb
.sym 58783 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 58787 soc.cpu.latched_is_lb_SB_LUT4_I3_O[1]
.sym 58788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 58789 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 58790 soc.cpu.cpu_state[6]
.sym 58793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 58795 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[1]
.sym 58796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 58800 soc.cpu.latched_is_lb
.sym 58802 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58806 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 58807 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 58811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 58813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[2]
.sym 58814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 58817 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 58818 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 58819 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 58824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 58825 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 58827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 58828 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[1]
.sym 58829 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 58830 soc.cpu.latched_is_lb_SB_LUT4_I3_O[1]
.sym 58831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[2]
.sym 58834 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 58837 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 58838 soc.mem_rdata[26]
.sym 58839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1]
.sym 58842 UART_RX_SB_LUT4_I1_I0[3]
.sym 58843 UART_RX_SB_LUT4_I1_I0[3]
.sym 58844 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 58845 soc.mem_rdata[20]
.sym 58846 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 58849 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 58851 soc.mem_rdata[16]
.sym 58854 soc.cpu.trap_SB_LUT4_I2_O
.sym 58855 soc.cpu.decoded_imm[2]
.sym 58856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 58857 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 58859 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 58866 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 58867 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 58868 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 58869 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 58870 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 58871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 58872 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 58874 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 58875 soc.mem_rdata[21]
.sym 58876 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 58879 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 58882 soc.mem_rdata[29]
.sym 58883 soc.mem_rdata[29]
.sym 58888 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 58889 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 58890 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 58891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 58894 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 58904 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 58905 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 58907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 58910 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 58911 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 58912 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 58913 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 58916 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 58918 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 58919 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 58922 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 58923 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 58924 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 58925 soc.mem_rdata[29]
.sym 58929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 58930 soc.mem_rdata[21]
.sym 58934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 58935 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 58936 soc.mem_rdata[29]
.sym 58937 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 58940 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 58942 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 58949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 58950 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[2]
.sym 58952 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 58953 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 58954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 58957 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 58958 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 58961 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 58963 flash_csb_SB_LUT4_I1_O[3]
.sym 58967 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 58968 soc.mem_rdata[28]
.sym 58969 iomem_wstrb[0]
.sym 58970 soc.mem_rdata[22]
.sym 58972 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 58973 soc.cpu.latched_is_lb
.sym 58974 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 58975 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 58976 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 58977 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58978 soc.cpu.decoded_imm[8]
.sym 58979 soc.cpu.latched_is_lb_SB_LUT4_I3_O[1]
.sym 58980 soc.cpu.decoded_imm[15]
.sym 58981 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 58988 soc.cpu.cpu_state[0]
.sym 59000 soc.cpu.cpu_state[6]
.sym 59003 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 59010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 59033 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 59035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 59036 soc.cpu.cpu_state[6]
.sym 59057 soc.cpu.cpu_state[0]
.sym 59068 clk$SB_IO_IN_$glb_clk
.sym 59069 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 59073 soc.cpu.compressed_instr
.sym 59074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 59076 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 59078 soc.cpu.cpu_state[0]
.sym 59087 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 59090 iomem_wstrb[2]
.sym 59092 soc.mem_rdata[19]
.sym 59094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 59095 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 59098 soc.mem_rdata[23]
.sym 59099 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59100 soc.cpu.decoded_imm[16]
.sym 59102 soc.mem_rdata[30]
.sym 59103 soc.cpu.reg_out[20]
.sym 59104 soc.mem_rdata[29]
.sym 59105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 59112 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 59114 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59116 soc.mem_rdata[21]
.sym 59117 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 59120 soc.mem_rdata[18]
.sym 59121 soc.cpu.reg_out[1]
.sym 59125 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59129 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 59131 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 59132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 59136 soc.cpu.cpu_state[6]
.sym 59137 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 59138 soc.cpu.cpu_state[6]
.sym 59139 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 59141 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 59142 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 59150 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59151 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59152 soc.mem_rdata[21]
.sym 59153 soc.cpu.cpu_state[6]
.sym 59156 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 59157 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 59159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 59162 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59163 soc.cpu.cpu_state[6]
.sym 59164 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59165 soc.mem_rdata[18]
.sym 59168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 59169 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 59170 soc.cpu.cpu_state[6]
.sym 59174 soc.cpu.reg_out[1]
.sym 59175 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 59176 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 59186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 59188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 59191 clk$SB_IO_IN_$glb_clk
.sym 59192 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 59193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 59194 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 59195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 59198 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59199 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 59206 soc.mem_rdata[27]
.sym 59208 soc.cpu.compressed_instr
.sym 59217 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 59218 soc.cpu.decoded_imm[15]
.sym 59219 soc.cpu.decoded_imm_j[3]
.sym 59220 soc.mem_rdata[22]
.sym 59221 soc.cpu.decoded_imm_j[5]
.sym 59222 soc.cpu.cpu_state[6]
.sym 59223 soc.cpu.decoded_imm[8]
.sym 59224 soc.cpu.cpu_state[6]
.sym 59225 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 59227 soc.cpu.reg_out[23]
.sym 59228 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 59236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 59238 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 59241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 59244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 59250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 59251 soc.cpu.latched_is_lb_SB_LUT4_I3_O[1]
.sym 59254 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 59258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 59259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 59260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 59262 soc.cpu.latched_is_lb
.sym 59264 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 59265 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 59273 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 59274 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 59275 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 59281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 59282 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 59285 soc.cpu.latched_is_lb_SB_LUT4_I3_O[1]
.sym 59286 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 59287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 59298 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 59300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 59303 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 59304 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 59305 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 59306 soc.cpu.latched_is_lb
.sym 59314 clk$SB_IO_IN_$glb_clk
.sym 59315 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 59316 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 59317 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 59318 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 59319 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 59320 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 59321 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 59322 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 59323 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 59326 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 59327 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 59328 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 59329 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 59332 soc.cpu.reg_out[23]
.sym 59334 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 59337 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 59339 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59340 soc.cpu.mem_rdata_q[18]
.sym 59341 soc.cpu.mem_rdata_q[16]
.sym 59342 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59343 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 59344 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 59345 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 59346 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59347 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 59348 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 59349 soc.cpu.decoded_imm_j[9]
.sym 59351 soc.cpu.decoded_imm[2]
.sym 59357 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 59358 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 59359 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 59360 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59362 soc.mem_rdata[19]
.sym 59363 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59368 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59369 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59371 soc.cpu.mem_rdata_q[19]
.sym 59373 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59376 soc.mem_rdata[29]
.sym 59377 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 59378 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 59379 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 59380 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 59381 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 59382 soc.cpu.cpu_state[6]
.sym 59384 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59385 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 59390 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 59392 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59393 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 59396 soc.cpu.mem_rdata_q[19]
.sym 59398 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 59399 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 59402 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 59403 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 59404 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59405 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59408 soc.mem_rdata[29]
.sym 59409 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59410 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59411 soc.cpu.cpu_state[6]
.sym 59415 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 59416 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 59417 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 59420 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59421 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59422 soc.mem_rdata[19]
.sym 59423 soc.cpu.cpu_state[6]
.sym 59426 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 59427 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 59428 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59429 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59432 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 59433 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 59434 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59435 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59436 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59437 clk$SB_IO_IN_$glb_clk
.sym 59438 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 59439 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59440 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 59441 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 59442 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59443 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59444 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 59445 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 59446 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 59451 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 59452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 59453 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 59454 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59458 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 59459 soc.cpu.mem_rdata_q[19]
.sym 59460 soc.mem_rdata[22]
.sym 59462 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59463 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 59464 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 59465 soc.cpu.decoded_imm[8]
.sym 59466 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 59467 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 59468 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 59469 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59470 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59471 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 59472 soc.cpu.decoded_imm[15]
.sym 59473 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59474 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 59480 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59483 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 59484 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59485 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 59486 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59487 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 59488 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 59489 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 59490 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 59491 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 59492 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 59493 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 59496 UART_RX_SB_LUT4_I1_I0[3]
.sym 59497 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59498 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59500 soc.cpu.mem_rdata_q[18]
.sym 59501 soc.cpu.mem_rdata_q[16]
.sym 59502 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59503 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 59506 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59508 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 59509 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 59510 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 59511 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[3]
.sym 59513 UART_RX_SB_LUT4_I1_I0[3]
.sym 59514 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 59516 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 59519 soc.cpu.mem_rdata_q[16]
.sym 59520 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 59521 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 59522 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59525 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59526 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 59527 soc.cpu.mem_rdata_q[18]
.sym 59528 soc.cpu.mem_rdata_q[16]
.sym 59531 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59532 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59533 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 59534 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 59537 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59538 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 59539 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 59543 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 59544 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59545 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59546 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[3]
.sym 59549 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59550 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 59551 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 59552 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59555 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 59557 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 59558 soc.cpu.mem_rdata_q[18]
.sym 59559 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59560 clk$SB_IO_IN_$glb_clk
.sym 59561 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 59562 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 59563 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 59564 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 59565 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 59566 soc.cpu.decoded_imm_j[9]
.sym 59567 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59568 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 59569 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59577 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 59578 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 59579 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 59580 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 59581 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 59584 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59586 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59587 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 59591 soc.cpu.decoded_imm[16]
.sym 59593 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 59595 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 59596 soc.cpu.mem_do_rinst
.sym 59597 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59604 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 59607 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59608 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 59609 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 59611 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59614 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59615 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 59616 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 59623 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 59624 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 59628 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 59632 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59633 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59638 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 59639 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59642 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59644 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 59645 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 59648 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 59649 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 59651 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59654 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59656 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 59660 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59663 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59666 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 59669 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 59673 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 59675 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 59679 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59680 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 59682 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59683 clk$SB_IO_IN_$glb_clk
.sym 59685 soc.cpu.cpuregs_raddr1[4]
.sym 59686 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 59687 soc.cpu.decoded_imm_j[8]
.sym 59688 soc.cpu.decoded_imm_j[6]
.sym 59689 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59690 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 59691 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59692 soc.cpu.decoded_imm_j[10]
.sym 59698 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 59699 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 59700 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 59702 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59703 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 59706 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 59709 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 59710 soc.cpu.decoded_imm_j[3]
.sym 59711 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 59712 soc.cpu.decoded_imm_j[5]
.sym 59713 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 59714 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59715 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 59716 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 59717 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 59718 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 59719 soc.cpu.decoded_imm[8]
.sym 59720 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 59727 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 59728 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59730 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 59732 UART_RX_SB_LUT4_I1_I0[3]
.sym 59733 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59734 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59735 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 59737 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59738 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 59739 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 59740 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 59743 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59744 soc.cpu.decoded_imm_j[8]
.sym 59746 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59748 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59749 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 59750 soc.cpu.cpuregs_raddr1[4]
.sym 59751 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59754 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59756 soc.cpu.mem_do_rinst
.sym 59759 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59762 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 59765 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59766 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 59767 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59768 soc.cpu.decoded_imm_j[8]
.sym 59771 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59773 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 59777 soc.cpu.mem_do_rinst
.sym 59778 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 59779 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 59780 UART_RX_SB_LUT4_I1_I0[3]
.sym 59783 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59784 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 59791 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 59792 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59795 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59796 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59797 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59798 soc.cpu.cpuregs_raddr1[4]
.sym 59801 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59804 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59805 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59806 clk$SB_IO_IN_$glb_clk
.sym 59807 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 59808 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 59809 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59810 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 59811 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59812 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59813 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 59814 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59815 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 59821 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59822 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59823 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 59824 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 59825 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 59826 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 59828 UART_RX_SB_LUT4_I1_I0[3]
.sym 59829 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 59831 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 59832 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 59834 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 59835 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59836 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59838 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 59839 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 59842 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 59851 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59854 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 59856 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59859 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59860 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59861 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59862 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 59863 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59864 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 59865 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 59867 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59868 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59872 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 59873 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 59875 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 59877 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59880 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59883 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59884 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59885 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59888 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 59889 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59890 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 59891 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 59894 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59895 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59896 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59897 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59900 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59906 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59907 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 59909 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59912 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59914 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59915 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 59919 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59921 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 59924 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59926 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59927 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 59928 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59929 clk$SB_IO_IN_$glb_clk
.sym 59931 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59932 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 59933 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59934 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59935 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 59936 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59937 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 59938 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59943 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 59944 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 59945 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59947 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59948 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 59952 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 59954 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 59955 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 59957 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59958 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59960 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 59961 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59962 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 59963 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 59964 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59965 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59972 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59974 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 59975 COLHI_SB_LUT4_O_I2[1]
.sym 59977 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 59978 COMM[0]$SB_IO_OUT
.sym 59979 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 59980 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 59982 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 59983 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59985 COMM[3]$SB_IO_OUT
.sym 59986 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59988 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59989 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59993 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59994 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 59995 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59996 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59997 display.refresh_tick
.sym 59998 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 59999 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60003 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 60007 COMM[0]$SB_IO_OUT
.sym 60011 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60012 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60014 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60019 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60020 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60025 COLHI_SB_LUT4_O_I2[1]
.sym 60029 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 60030 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 60031 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 60032 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60035 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 60037 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 60038 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 60041 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 60042 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 60043 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 60044 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60047 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 60049 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 60052 display.refresh_tick
.sym 60053 COMM[3]$SB_IO_OUT
.sym 60054 soc.cpu.decoded_rd[4]
.sym 60055 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60056 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 60057 soc.cpu.decoded_rd[3]
.sym 60058 soc.cpu.decoded_rd[2]
.sym 60059 soc.cpu.decoded_rd[1]
.sym 60060 soc.cpu.instr_waitirq
.sym 60061 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 60067 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 60069 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 60073 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60075 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 60076 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 60085 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 60086 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 60089 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 60095 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 60096 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 60098 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 60100 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 60101 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 60103 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60104 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 60106 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 60109 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 60110 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 60111 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 60112 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60113 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 60116 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60117 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 60118 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 60119 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 60120 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 60121 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 60124 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 60125 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 60126 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60129 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60130 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 60131 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60134 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 60135 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 60136 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 60137 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 60140 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 60141 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 60142 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 60143 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60147 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 60148 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 60152 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60153 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 60154 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 60155 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60159 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 60160 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 60161 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 60164 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 60165 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 60170 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 60171 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 60172 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 60174 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 60175 clk$SB_IO_IN_$glb_clk
.sym 60177 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 60178 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 60179 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 60180 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 60181 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60182 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60189 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 60190 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 60191 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 60195 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 60198 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 60199 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 60200 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 60202 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60207 UART_RX_SB_LUT4_I1_I0[3]
.sym 60208 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 60218 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60221 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60223 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 60225 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 60226 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 60229 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 60232 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 60236 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 60243 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 60244 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 60245 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 60248 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 60257 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 60258 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60259 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 60260 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 60269 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 60271 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 60275 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 60276 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60278 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 60287 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 60290 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 60297 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 60298 clk$SB_IO_IN_$glb_clk
.sym 60310 soc.cpu.is_alu_reg_imm
.sym 60313 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60318 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 60324 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60325 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 60374 UART_TX$SB_IO_OUT
.sym 60389 UART_TX$SB_IO_OUT
.sym 60400 soc.spimemio.rd_wait
.sym 60406 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 60442 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 60443 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 60445 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 60454 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 60459 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 60462 $PACKER_VCC_NET
.sym 60480 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 60481 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 60483 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 60494 $PACKER_VCC_NET
.sym 60517 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 60518 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 60520 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 60521 clk$SB_IO_IN_$glb_clk
.sym 60522 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 60527 soc.spimemio.din_valid
.sym 60528 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 60529 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 60530 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 60531 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 60532 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 60534 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 60539 soc.spimemio.dout_data[3]
.sym 60543 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 60544 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 60545 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 60547 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 60549 soc.spimemio.dout_data[5]
.sym 60550 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 60567 soc.spimemio.rd_inc
.sym 60568 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 60569 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 60573 soc.spimemio.din_valid
.sym 60582 $PACKER_VCC_NET
.sym 60583 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 60610 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I2_I3[1]
.sym 60615 soc.spimemio.state[8]
.sym 60618 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 60623 soc.spimemio.state[8]
.sym 60624 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 60625 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 60629 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 60633 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 60644 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 60646 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I2_I3[1]
.sym 60655 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 60656 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 60657 soc.spimemio.state[8]
.sym 60658 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 60673 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 60674 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 60675 soc.spimemio.state[8]
.sym 60676 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 60684 clk$SB_IO_IN_$glb_clk
.sym 60686 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 60687 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 60688 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 60689 soc.spimemio.din_ddr_SB_LUT4_I0_I3[3]
.sym 60690 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 60691 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 60692 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 60693 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 60698 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 60699 iomem_wdata[31]
.sym 60700 iomem_wdata[25]
.sym 60701 iomem_wdata[29]
.sym 60702 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 60703 iomem_wdata[1]
.sym 60706 soc.spimemio.state[8]
.sym 60708 flash_io0_di
.sym 60710 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 60713 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 60714 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 60715 iomem_addr[20]
.sym 60716 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 60717 iomem_wstrb[0]
.sym 60721 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 60727 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[0]
.sym 60731 soc.spimemio_cfgreg_do[20]
.sym 60732 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 60733 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1[2]
.sym 60735 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1[3]
.sym 60736 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1[1]
.sym 60737 soc.spimemio_cfgreg_do[22]
.sym 60739 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 60742 soc.spimemio.rd_valid
.sym 60743 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 60747 soc.spimemio_cfgreg_do[21]
.sym 60748 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 60750 soc.spimemio.softreset_SB_LUT4_I2_O[0]
.sym 60752 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 60753 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 60755 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 60756 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 60758 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 60760 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1[1]
.sym 60761 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1[3]
.sym 60762 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1[2]
.sym 60763 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 60768 soc.spimemio.softreset_SB_LUT4_I2_O[0]
.sym 60769 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 60780 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 60781 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 60790 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 60791 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 60792 soc.spimemio.softreset_SB_LUT4_I2_O[0]
.sym 60793 soc.spimemio_cfgreg_do[20]
.sym 60796 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 60797 soc.spimemio_cfgreg_do[22]
.sym 60798 soc.spimemio_cfgreg_do[21]
.sym 60799 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 60802 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 60803 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[0]
.sym 60805 soc.spimemio.rd_valid
.sym 60807 clk$SB_IO_IN_$glb_clk
.sym 60809 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 60810 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 60811 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 60812 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 60813 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 60814 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 60815 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 60816 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 60825 iomem_wdata[0]
.sym 60827 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 60828 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 60830 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 60831 soc.spimemio_cfgreg_do[20]
.sym 60833 iomem_addr[14]
.sym 60836 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 60839 iomem_addr[23]
.sym 60840 iomem_wdata[12]
.sym 60841 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 60842 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 60843 iomem_addr[4]
.sym 60844 soc.spimemio.rd_inc
.sym 60850 iomem_addr[4]
.sym 60853 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 60854 soc.spimemio_cfgreg_do[21]
.sym 60857 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 60858 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 60859 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 60860 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 60861 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 60863 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 60864 soc.spimemio_cfgreg_do[22]
.sym 60870 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 60871 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 60872 iomem_addr[12]
.sym 60874 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 60875 iomem_addr[20]
.sym 60881 $PACKER_VCC_NET
.sym 60883 iomem_addr[12]
.sym 60884 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 60885 iomem_addr[20]
.sym 60886 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 60895 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 60896 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 60897 iomem_addr[4]
.sym 60898 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 60907 soc.spimemio_cfgreg_do[21]
.sym 60908 soc.spimemio_cfgreg_do[22]
.sym 60909 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 60910 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 60921 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 60922 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 60926 $PACKER_VCC_NET
.sym 60929 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 60930 clk$SB_IO_IN_$glb_clk
.sym 60931 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 60932 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_I3_O[3]
.sym 60933 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 60934 soc.spimemio.din_data[6]
.sym 60935 soc.spimemio.config_qspi_SB_LUT4_I2_2_O[3]
.sym 60936 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]
.sym 60937 soc.spimemio.din_data[1]
.sym 60938 soc.spimemio.din_data[4]
.sym 60939 soc.spimemio.din_data[7]
.sym 60946 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 60949 iomem_addr[6]
.sym 60953 soc.spimemio_cfgreg_do[22]
.sym 60955 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 60956 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 60957 soc.simpleuart.recv_divcnt[7]
.sym 60958 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 60959 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 60960 soc.simpleuart.recv_divcnt[11]
.sym 60961 iomem_wdata[11]
.sym 60962 iomem_wdata[4]
.sym 60964 soc.simpleuart_reg_div_do[14]
.sym 60965 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 60967 iomem_wstrb[1]
.sym 60981 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 60997 soc.spimemio.softreset
.sym 60999 flash_io0_do_SB_LUT4_O_I2[2]
.sym 61002 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 61004 UART_RX_SB_LUT4_I1_I0[3]
.sym 61007 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 61008 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 61009 flash_io0_do_SB_LUT4_O_I2[2]
.sym 61020 UART_RX_SB_LUT4_I1_I0[3]
.sym 61021 soc.spimemio.softreset
.sym 61053 clk$SB_IO_IN_$glb_clk
.sym 61054 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61055 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 61056 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 61057 soc.simpleuart_reg_div_do[3]
.sym 61058 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 61059 soc.simpleuart_reg_div_do[2]
.sym 61060 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2[2]
.sym 61061 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 61062 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 61068 soc.spimemio.din_data[4]
.sym 61072 soc.spimemio.din_data[7]
.sym 61073 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 61076 iomem_wdata[29]
.sym 61077 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 61078 soc.spimemio.din_data[6]
.sym 61080 soc.spimemio_cfgreg_do[21]
.sym 61082 iomem_addr[17]
.sym 61083 iomem_addr[22]
.sym 61084 $PACKER_VCC_NET
.sym 61086 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 61087 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 61088 iomem_addr[13]
.sym 61089 flash_clk_SB_LUT4_I1_I2[3]
.sym 61090 iomem_wdata[6]
.sym 61096 soc.spimemio.config_qspi_SB_LUT4_I1_I3[3]
.sym 61097 soc.spimemio_cfgreg_do[21]
.sym 61098 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 61099 iomem_addr[13]
.sym 61100 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 61102 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 61103 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 61104 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 61106 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 61107 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 61110 iomem_wdata[12]
.sym 61114 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 61115 flash_io0_oe_SB_LUT4_I1_I3[0]
.sym 61119 soc.spimemio_cfgreg_do[22]
.sym 61120 iomem_addr[18]
.sym 61122 iomem_addr[3]
.sym 61125 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 61126 iomem_addr[21]
.sym 61127 soc.spimemio_cfgreg_do[18]
.sym 61129 soc.spimemio_cfgreg_do[18]
.sym 61130 iomem_addr[18]
.sym 61131 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 61132 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 61135 soc.spimemio_cfgreg_do[21]
.sym 61136 soc.spimemio.config_qspi_SB_LUT4_I1_I3[3]
.sym 61137 soc.spimemio_cfgreg_do[22]
.sym 61138 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 61149 iomem_wdata[12]
.sym 61153 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 61154 iomem_addr[13]
.sym 61155 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 61156 iomem_addr[21]
.sym 61159 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 61160 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 61161 flash_io0_oe_SB_LUT4_I1_I3[0]
.sym 61162 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 61171 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 61173 iomem_addr[3]
.sym 61175 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 61176 clk$SB_IO_IN_$glb_clk
.sym 61177 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61178 soc.simpleuart_reg_div_do[7]
.sym 61179 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 61180 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 61181 soc.simpleuart_reg_div_do[1]
.sym 61182 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 61183 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[15]
.sym 61184 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 61185 soc.simpleuart_reg_div_do[6]
.sym 61190 soc.spimemio.din_data[3]
.sym 61191 soc.spimemio_cfgreg_do[21]
.sym 61192 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2[1]
.sym 61194 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 61195 iomem_addr[6]
.sym 61197 flash_io3_di
.sym 61198 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 61200 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I0_I2[2]
.sym 61201 soc.simpleuart_reg_div_do[3]
.sym 61202 soc.simpleuart_reg_div_do[3]
.sym 61204 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 61205 iomem_addr[19]
.sym 61206 soc.simpleuart_reg_div_do[2]
.sym 61208 soc.simpleuart.recv_divcnt[1]
.sym 61209 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 61210 soc.simpleuart_reg_div_do[13]
.sym 61212 soc.simpleuart_reg_div_do[10]
.sym 61213 iomem_wstrb[0]
.sym 61224 iomem_wdata[15]
.sym 61227 soc.simpleuart.recv_divcnt[7]
.sym 61228 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 61232 soc.simpleuart.recv_divcnt[11]
.sym 61237 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 61238 iomem_wdata[14]
.sym 61242 iomem_wdata[13]
.sym 61245 iomem_wdata[10]
.sym 61248 soc.simpleuart.recv_divcnt[2]
.sym 61253 iomem_wdata[13]
.sym 61260 iomem_wdata[10]
.sym 61266 soc.simpleuart.recv_divcnt[11]
.sym 61271 soc.simpleuart.recv_divcnt[2]
.sym 61279 iomem_wdata[14]
.sym 61284 iomem_wdata[15]
.sym 61291 soc.simpleuart.recv_divcnt[7]
.sym 61297 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 61298 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 61299 clk$SB_IO_IN_$glb_clk
.sym 61300 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61313 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 61314 iomem_wdata[0]
.sym 61316 soc.simpleuart_reg_div_do[1]
.sym 61320 soc.simpleuart_reg_div_do[7]
.sym 61323 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 61324 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 61326 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 61327 iomem_wdata[29]
.sym 61328 soc.simpleuart_reg_div_do[2]
.sym 61329 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61330 soc.simpleuart_reg_div_do[14]
.sym 61331 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 61332 soc.simpleuart_reg_div_do[15]
.sym 61333 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 61334 iomem_addr[4]
.sym 61335 soc.simpleuart_reg_div_do[6]
.sym 61336 soc.simpleuart.recv_divcnt[8]
.sym 61342 soc.simpleuart_reg_div_do[7]
.sym 61343 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 61345 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 61346 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 61348 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 61349 soc.simpleuart_reg_div_do[6]
.sym 61350 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 61351 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 61352 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 61353 soc.simpleuart_reg_div_do[1]
.sym 61355 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 61356 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 61357 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 61362 soc.simpleuart_reg_div_do[3]
.sym 61363 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 61366 soc.simpleuart_reg_div_do[2]
.sym 61374 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[0]
.sym 61376 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 61377 soc.simpleuart_reg_div_do[1]
.sym 61380 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 61382 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 61383 soc.simpleuart_reg_div_do[2]
.sym 61386 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[2]
.sym 61388 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 61389 soc.simpleuart_reg_div_do[3]
.sym 61392 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[3]
.sym 61394 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 61395 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 61398 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[4]
.sym 61400 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 61401 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 61404 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[5]
.sym 61406 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 61407 soc.simpleuart_reg_div_do[6]
.sym 61410 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[6]
.sym 61412 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 61413 soc.simpleuart_reg_div_do[7]
.sym 61416 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[7]
.sym 61418 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 61419 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 61436 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 61438 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 61441 iomem_wdata[31]
.sym 61442 $PACKER_VCC_NET
.sym 61443 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 61447 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 61448 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 61449 iomem_wdata[28]
.sym 61450 soc.simpleuart_reg_div_do[11]
.sym 61451 iomem_wstrb[1]
.sym 61452 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[20]
.sym 61453 soc.simpleuart_reg_div_do[24]
.sym 61454 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[23]
.sym 61455 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 61457 soc.simpleuart.recv_divcnt[16]
.sym 61458 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[22]
.sym 61459 soc.simpleuart.recv_divcnt[17]
.sym 61460 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[7]
.sym 61465 soc.simpleuart_reg_div_do[14]
.sym 61467 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 61468 soc.simpleuart_reg_div_do[11]
.sym 61469 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 61470 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 61473 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 61474 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 61476 soc.simpleuart_reg_div_do[12]
.sym 61477 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 61479 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 61480 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 61482 soc.simpleuart_reg_div_do[13]
.sym 61484 soc.simpleuart_reg_div_do[10]
.sym 61486 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 61492 soc.simpleuart_reg_div_do[15]
.sym 61494 soc.simpleuart_reg_div_do[16]
.sym 61497 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[8]
.sym 61499 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 61500 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 61503 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[9]
.sym 61505 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 61506 soc.simpleuart_reg_div_do[10]
.sym 61509 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[10]
.sym 61511 soc.simpleuart_reg_div_do[11]
.sym 61512 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 61515 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[11]
.sym 61517 soc.simpleuart_reg_div_do[12]
.sym 61518 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 61521 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[12]
.sym 61523 soc.simpleuart_reg_div_do[13]
.sym 61524 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 61527 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[13]
.sym 61529 soc.simpleuart_reg_div_do[14]
.sym 61530 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 61533 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[14]
.sym 61535 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 61536 soc.simpleuart_reg_div_do[15]
.sym 61539 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[15]
.sym 61541 soc.simpleuart_reg_div_do[16]
.sym 61542 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 61559 soc.simpleuart.send_divcnt[1]
.sym 61560 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 61561 soc.simpleuart_reg_div_do[10]
.sym 61563 soc.simpleuart.send_divcnt[7]
.sym 61564 soc.simpleuart_reg_div_do[12]
.sym 61565 soc.simpleuart.send_divcnt[3]
.sym 61566 soc.simpleuart.recv_divcnt[2]
.sym 61567 soc.simpleuart.send_divcnt[6]
.sym 61568 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 61569 soc.simpleuart.send_divcnt[2]
.sym 61571 soc.simpleuart.recv_divcnt[24]
.sym 61572 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 61573 soc.simpleuart.recv_divcnt[25]
.sym 61574 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 61575 soc.simpleuart_reg_div_do[31]
.sym 61576 $PACKER_VCC_NET
.sym 61577 soc.simpleuart.recv_divcnt[26]
.sym 61578 iomem_addr[17]
.sym 61579 iomem_addr[22]
.sym 61580 soc.simpleuart_reg_div_do[16]
.sym 61581 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 61582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 61583 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[15]
.sym 61589 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 61592 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 61593 soc.simpleuart_reg_div_do[23]
.sym 61597 soc.simpleuart_reg_div_do[21]
.sym 61598 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 61599 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 61600 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 61601 soc.simpleuart_reg_div_do[18]
.sym 61602 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 61603 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 61605 soc.simpleuart_reg_div_do[17]
.sym 61608 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 61610 soc.simpleuart_reg_div_do[20]
.sym 61611 soc.simpleuart_reg_div_do[22]
.sym 61613 soc.simpleuart_reg_div_do[24]
.sym 61616 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 61620 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[16]
.sym 61622 soc.simpleuart_reg_div_do[17]
.sym 61623 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 61626 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[17]
.sym 61628 soc.simpleuart_reg_div_do[18]
.sym 61629 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 61632 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[18]
.sym 61634 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 61635 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 61638 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[19]
.sym 61640 soc.simpleuart_reg_div_do[20]
.sym 61641 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 61644 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[20]
.sym 61646 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 61647 soc.simpleuart_reg_div_do[21]
.sym 61650 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[21]
.sym 61652 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 61653 soc.simpleuart_reg_div_do[22]
.sym 61656 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[22]
.sym 61658 soc.simpleuart_reg_div_do[23]
.sym 61659 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 61662 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[23]
.sym 61664 soc.simpleuart_reg_div_do[24]
.sym 61665 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 61678 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[18]
.sym 61680 soc.mem_rdata[17]
.sym 61682 soc.simpleuart.send_divcnt[14]
.sym 61683 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 61684 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 61686 soc.simpleuart.send_divcnt[15]
.sym 61687 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 61688 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[16]
.sym 61689 soc.simpleuart_reg_div_do[23]
.sym 61692 soc.simpleuart.recv_divcnt[8]
.sym 61694 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 61695 flash_io2_oe
.sym 61696 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 61697 soc.simpleuart.recv_divcnt[21]
.sym 61698 soc.simpleuart.recv_divcnt[20]
.sym 61699 soc.simpleuart_reg_div_do[3]
.sym 61700 soc.simpleuart_reg_div_do[10]
.sym 61701 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 61703 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[29]
.sym 61704 soc.simpleuart_reg_div_do[30]
.sym 61706 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[23]
.sym 61712 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 61715 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 61717 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 61719 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 61720 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 61722 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 61724 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 61725 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 61728 soc.simpleuart_reg_div_do[25]
.sym 61730 soc.simpleuart_reg_div_do[30]
.sym 61734 soc.simpleuart_reg_div_do[28]
.sym 61735 soc.simpleuart_reg_div_do[31]
.sym 61736 soc.simpleuart_reg_div_do[26]
.sym 61738 soc.simpleuart_reg_div_do[29]
.sym 61743 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[24]
.sym 61745 soc.simpleuart_reg_div_do[25]
.sym 61746 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 61749 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[25]
.sym 61751 soc.simpleuart_reg_div_do[26]
.sym 61752 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 61755 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[26]
.sym 61757 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 61758 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 61761 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[27]
.sym 61763 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 61764 soc.simpleuart_reg_div_do[28]
.sym 61767 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[28]
.sym 61769 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 61770 soc.simpleuart_reg_div_do[29]
.sym 61773 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[29]
.sym 61775 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 61776 soc.simpleuart_reg_div_do[30]
.sym 61779 $nextpnr_ICESTORM_LC_54$I3
.sym 61781 soc.simpleuart_reg_div_do[31]
.sym 61782 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 61789 $nextpnr_ICESTORM_LC_54$I3
.sym 61793 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 61794 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[26]
.sym 61795 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[24]
.sym 61796 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[27]
.sym 61797 soc.simpleuart_reg_div_do[16]
.sym 61798 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[25]
.sym 61799 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 61800 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[22]
.sym 61805 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 61806 soc.simpleuart.recv_divcnt[22]
.sym 61807 soc.simpleuart.send_divcnt[16]
.sym 61813 soc.simpleuart.send_divcnt[17]
.sym 61815 soc.simpleuart.send_divcnt[23]
.sym 61817 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 61818 soc.simpleuart_reg_div_do[16]
.sym 61819 soc.simpleuart_reg_div_do[21]
.sym 61820 soc.simpleuart_reg_div_do[28]
.sym 61821 soc.simpleuart_reg_div_do[2]
.sym 61822 iomem_wdata[16]
.sym 61823 soc.simpleuart_reg_div_do[14]
.sym 61824 flash_io3_oe
.sym 61825 soc.simpleuart_reg_div_do[15]
.sym 61826 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61827 iomem_wdata[29]
.sym 61836 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 61837 soc.simpleuart.recv_divcnt[26]
.sym 61838 soc.simpleuart.recv_divcnt[25]
.sym 61843 soc.simpleuart.recv_divcnt[24]
.sym 61844 iomem_wdata[20]
.sym 61845 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 61849 soc.simpleuart.recv_divcnt[29]
.sym 61857 soc.simpleuart.recv_divcnt[21]
.sym 61858 soc.simpleuart.recv_divcnt[20]
.sym 61867 soc.simpleuart.recv_divcnt[25]
.sym 61875 soc.simpleuart.recv_divcnt[26]
.sym 61880 soc.simpleuart.recv_divcnt[21]
.sym 61888 soc.simpleuart.recv_divcnt[24]
.sym 61893 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 61900 soc.simpleuart.recv_divcnt[29]
.sym 61906 soc.simpleuart.recv_divcnt[20]
.sym 61909 iomem_wdata[20]
.sym 61913 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 61914 clk$SB_IO_IN_$glb_clk
.sym 61915 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61916 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 61917 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 61918 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 61919 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 61920 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[29]
.sym 61921 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 61922 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 61923 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[28]
.sym 61928 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 61932 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 61936 soc.simpleuart.send_divcnt[30]
.sym 61937 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 61938 soc.simpleuart.send_divcnt[31]
.sym 61939 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.sym 61940 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 61941 soc.simpleuart_reg_div_do[31]
.sym 61942 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 61943 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]
.sym 61944 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 61945 soc.simpleuart_reg_div_do[26]
.sym 61946 flash_io1_oe
.sym 61947 iomem_wstrb[1]
.sym 61949 iomem_wdata[28]
.sym 61950 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[22]
.sym 61951 soc.simpleuart_reg_div_do[20]
.sym 61959 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 61961 soc.simpleuart_reg_div_do[16]
.sym 61962 flash_io3_di
.sym 61963 iomem_wstrb[1]
.sym 61964 UART_RX_SB_LUT4_I1_I0[3]
.sym 61965 flash_io2_oe
.sym 61966 flash_clk_SB_LUT4_I1_I2[3]
.sym 61968 flash_io0_di
.sym 61969 soc.simpleuart.recv_buf_valid
.sym 61970 flash_io1_di
.sym 61972 flash_io2_oe_SB_LUT4_I1_I2[2]
.sym 61975 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 61977 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 61978 flash_clk_SB_LUT4_I1_I2[3]
.sym 61979 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 61982 flash_clk$SB_IO_OUT
.sym 61983 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 61984 flash_io3_oe
.sym 61986 flash_clk_SB_LUT4_I1_I2[2]
.sym 61987 flash_clk_SB_LUT4_I1_I2[0]
.sym 61988 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 61990 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 61991 flash_clk_SB_LUT4_I1_I2[0]
.sym 61992 flash_io3_oe
.sym 61993 flash_clk_SB_LUT4_I1_I2[3]
.sym 61996 flash_clk_SB_LUT4_I1_I2[0]
.sym 61997 flash_clk_SB_LUT4_I1_I2[3]
.sym 61998 flash_io2_oe
.sym 61999 flash_io2_oe_SB_LUT4_I1_I2[2]
.sym 62002 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 62003 flash_io3_di
.sym 62004 flash_clk_SB_LUT4_I1_I2[3]
.sym 62005 flash_clk_SB_LUT4_I1_I2[0]
.sym 62008 soc.simpleuart.recv_buf_valid
.sym 62009 soc.simpleuart_reg_div_do[16]
.sym 62010 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62011 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 62014 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 62015 flash_clk_SB_LUT4_I1_I2[0]
.sym 62016 flash_io1_di
.sym 62017 flash_clk_SB_LUT4_I1_I2[3]
.sym 62020 flash_clk_SB_LUT4_I1_I2[0]
.sym 62021 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 62022 flash_clk_SB_LUT4_I1_I2[3]
.sym 62023 flash_io0_di
.sym 62027 UART_RX_SB_LUT4_I1_I0[3]
.sym 62028 iomem_wstrb[1]
.sym 62029 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62032 flash_clk_SB_LUT4_I1_I2[3]
.sym 62033 flash_clk_SB_LUT4_I1_I2[2]
.sym 62034 flash_clk_SB_LUT4_I1_I2[0]
.sym 62035 flash_clk$SB_IO_OUT
.sym 62039 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 62040 soc.simpleuart_reg_div_do[28]
.sym 62041 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 62042 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 62043 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[31]
.sym 62044 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 62045 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 62046 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 62051 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 62052 soc.simpleuart.send_divcnt[10]
.sym 62053 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 62055 flash_io2_oe_SB_LUT4_I1_O[1]
.sym 62056 soc.simpleuart.send_divcnt[3]
.sym 62057 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 62058 flash_io1_di
.sym 62059 soc.simpleuart.send_divcnt[1]
.sym 62060 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62062 soc.simpleuart_reg_div_do[20]
.sym 62064 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 62065 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 62066 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 62067 soc.simpleuart_reg_div_do[31]
.sym 62068 $PACKER_VCC_NET
.sym 62069 iomem_wstrb[3]
.sym 62072 iomem_wstrb[0]
.sym 62073 soc.spimemio.dout_data[1]
.sym 62074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 62080 soc.simpleuart.recv_buf_data[7]
.sym 62081 soc.spimemio_cfgreg_do[21]
.sym 62082 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 62083 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I2[2]
.sym 62084 flash_csb$SB_IO_OUT
.sym 62085 soc.spimemio_cfgreg_do[20]
.sym 62086 soc.simpleuart_reg_div_do[7]
.sym 62087 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 62090 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62092 soc.spimemio_cfgreg_do[16]
.sym 62093 soc.simpleuart_reg_div_do[2]
.sym 62094 flash_clk_SB_LUT4_I1_I2[0]
.sym 62095 flash_io0_do_SB_LUT4_O_I2[2]
.sym 62096 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 62098 flash_clk_SB_LUT4_I1_I2[3]
.sym 62100 soc.simpleuart.recv_buf_valid
.sym 62104 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 62105 soc.spimemio.config_qspi_SB_LUT4_I1_1_I2[2]
.sym 62106 flash_clk_SB_LUT4_I1_I2[3]
.sym 62107 soc.spimemio.config_cont_SB_LUT4_I1_1_I2[2]
.sym 62110 flash_csb_SB_LUT4_I1_I2[2]
.sym 62111 soc.simpleuart_reg_div_do[20]
.sym 62113 soc.simpleuart.recv_buf_data[7]
.sym 62114 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 62115 soc.simpleuart_reg_div_do[7]
.sym 62116 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62119 soc.spimemio_cfgreg_do[21]
.sym 62120 flash_clk_SB_LUT4_I1_I2[3]
.sym 62121 flash_clk_SB_LUT4_I1_I2[0]
.sym 62122 soc.spimemio.config_qspi_SB_LUT4_I1_1_I2[2]
.sym 62125 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 62126 flash_clk_SB_LUT4_I1_I2[3]
.sym 62127 soc.spimemio.config_cont_SB_LUT4_I1_1_I2[2]
.sym 62128 soc.spimemio_cfgreg_do[20]
.sym 62131 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 62132 soc.simpleuart.recv_buf_valid
.sym 62133 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62134 soc.simpleuart_reg_div_do[20]
.sym 62137 flash_clk_SB_LUT4_I1_I2[3]
.sym 62138 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I2[2]
.sym 62139 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 62140 soc.spimemio_cfgreg_do[16]
.sym 62143 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62144 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 62145 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 62146 soc.simpleuart_reg_div_do[2]
.sym 62149 flash_clk_SB_LUT4_I1_I2[3]
.sym 62150 flash_clk_SB_LUT4_I1_I2[0]
.sym 62151 flash_csb$SB_IO_OUT
.sym 62152 flash_csb_SB_LUT4_I1_I2[2]
.sym 62155 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 62156 flash_io0_do_SB_LUT4_O_I2[2]
.sym 62157 flash_clk_SB_LUT4_I1_I2[0]
.sym 62158 flash_clk_SB_LUT4_I1_I2[3]
.sym 62162 soc.simpleuart_reg_div_do[31]
.sym 62163 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 62164 soc.simpleuart_reg_div_do[26]
.sym 62165 flash_csb_SB_LUT4_I1_O[1]
.sym 62166 soc.simpleuart_reg_div_do[25]
.sym 62167 soc.mem_rdata[21]
.sym 62168 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 62169 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 62174 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 62175 soc.simpleuart_reg_div_do[22]
.sym 62183 soc.simpleuart.send_divcnt[21]
.sym 62184 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 62188 iomem_wstrb[2]
.sym 62189 soc.mem_rdata[21]
.sym 62190 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 62191 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 62192 soc.mem_rdata[17]
.sym 62194 soc.mem_rdata[18]
.sym 62195 soc.mem_rdata[31]
.sym 62196 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 62197 iomem_wstrb[1]
.sym 62203 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 62204 soc.simpleuart.recv_buf_valid
.sym 62205 flash_io2_di
.sym 62207 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 62208 flash_clk_SB_LUT4_I1_I2[3]
.sym 62209 flash_io1_oe_SB_LUT4_I0_I2[2]
.sym 62211 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 62212 soc.spimemio.buffer[10]
.sym 62213 soc.spimemio.buffer[11]
.sym 62216 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 62217 soc.simpleuart_reg_div_do[18]
.sym 62218 flash_io1_oe
.sym 62219 soc.simpleuart.send_dummy_SB_LUT4_I0_O[3]
.sym 62221 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62226 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 62228 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 62229 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62232 soc.simpleuart.send_dummy_SB_LUT4_I0_O[1]
.sym 62233 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 62234 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 62236 soc.simpleuart.send_dummy_SB_LUT4_I0_O[3]
.sym 62237 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62238 soc.simpleuart.send_dummy_SB_LUT4_I0_O[1]
.sym 62239 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 62242 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 62243 flash_io1_oe
.sym 62244 flash_clk_SB_LUT4_I1_I2[3]
.sym 62245 flash_io1_oe_SB_LUT4_I0_I2[2]
.sym 62248 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62249 soc.simpleuart.recv_buf_valid
.sym 62250 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 62251 soc.simpleuart_reg_div_do[18]
.sym 62254 flash_clk_SB_LUT4_I1_I2[3]
.sym 62255 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 62256 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 62257 flash_io2_di
.sym 62262 soc.spimemio.buffer[10]
.sym 62268 soc.spimemio.buffer[11]
.sym 62272 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 62273 soc.simpleuart.recv_buf_valid
.sym 62274 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 62275 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62278 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 62279 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 62280 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 62281 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 62282 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 62283 clk$SB_IO_IN_$glb_clk
.sym 62285 soc.simpleuart.send_dummy_SB_LUT4_I0_O[3]
.sym 62286 flash_io3_oe_SB_LUT4_I1_O[3]
.sym 62287 soc.mem_rdata[18]
.sym 62288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 62289 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 62290 flash_io1_oe_SB_LUT4_I0_O[1]
.sym 62291 flash_io2_oe_SB_LUT4_I1_O[3]
.sym 62292 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 62297 iomem_wdata[31]
.sym 62298 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 62301 soc.spimemio.buffer[11]
.sym 62309 soc.simpleuart_reg_div_do[26]
.sym 62312 soc.spimemio.dout_data[1]
.sym 62313 soc.simpleuart_reg_div_do[15]
.sym 62315 soc.mem_rdata[21]
.sym 62316 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 62317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 62319 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62320 soc.simpleuart_reg_div_do[14]
.sym 62327 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 62328 soc.spimemio_cfgreg_do[18]
.sym 62329 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 62331 soc.spimemio.dout_data[2]
.sym 62332 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 62333 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 62334 flash_clk_SB_LUT4_I1_I2[3]
.sym 62335 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 62336 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[2]
.sym 62337 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 62339 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 62340 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 62341 flash_io2_oe_SB_LUT4_I1_O[1]
.sym 62342 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 62344 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 62345 soc.spimemio.dout_data[1]
.sym 62348 flash_io2_oe_SB_LUT4_I1_O[3]
.sym 62350 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 62351 flash_io3_oe_SB_LUT4_I1_O[3]
.sym 62353 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 62354 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 62359 soc.spimemio_cfgreg_do[18]
.sym 62360 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[2]
.sym 62361 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 62362 flash_clk_SB_LUT4_I1_I2[3]
.sym 62365 soc.spimemio.dout_data[2]
.sym 62371 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 62372 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 62373 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 62374 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 62383 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 62384 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 62385 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 62386 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 62389 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 62390 flash_io3_oe_SB_LUT4_I1_O[3]
.sym 62391 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 62392 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 62395 flash_io2_oe_SB_LUT4_I1_O[1]
.sym 62396 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 62397 flash_io2_oe_SB_LUT4_I1_O[3]
.sym 62398 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 62403 soc.spimemio.dout_data[1]
.sym 62405 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 62406 clk$SB_IO_IN_$glb_clk
.sym 62408 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 62409 flash_clk_SB_LUT4_I1_O[1]
.sym 62410 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 62411 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 62412 flash_io1_oe_SB_LUT4_I0_O[2]
.sym 62413 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 62414 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 62415 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62420 soc.mem_rdata[22]
.sym 62423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 62427 $PACKER_VCC_NET
.sym 62430 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62431 soc.spimem_rdata[2]
.sym 62432 soc.mem_rdata[27]
.sym 62435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]
.sym 62437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3[1]
.sym 62439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 62440 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 62441 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 62442 soc.mem_rdata[17]
.sym 62443 iomem_wstrb[1]
.sym 62450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1[1]
.sym 62451 soc.mem_rdata[16]
.sym 62453 soc.mem_rdata[24]
.sym 62454 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 62456 soc.mem_rdata[27]
.sym 62457 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62458 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 62460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 62461 soc.spimemio.buffer[17]
.sym 62462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 62463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 62464 soc.spimemio.buffer[9]
.sym 62468 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62470 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 62471 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 62472 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 62474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 62476 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62478 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 62479 soc.mem_rdata[25]
.sym 62483 soc.spimemio.buffer[17]
.sym 62488 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 62489 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 62490 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62491 soc.mem_rdata[24]
.sym 62494 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 62495 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 62496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 62497 soc.mem_rdata[27]
.sym 62501 soc.spimemio.buffer[9]
.sym 62506 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 62507 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 62508 soc.mem_rdata[24]
.sym 62509 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 62512 soc.mem_rdata[25]
.sym 62513 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 62514 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 62515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 62518 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 62519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1[1]
.sym 62520 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62521 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 62524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 62525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 62526 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62527 soc.mem_rdata[16]
.sym 62528 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 62529 clk$SB_IO_IN_$glb_clk
.sym 62531 soc.spimem_rdata[26]
.sym 62532 soc.mem_rdata[26]
.sym 62533 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62534 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 62535 soc.spimem_rdata[31]
.sym 62536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[1]
.sym 62537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 62544 soc.spimem_rdata[1]
.sym 62546 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 62547 soc.mem_rdata[16]
.sym 62549 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 62552 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 62553 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 62554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1[1]
.sym 62555 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 62556 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 62557 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 62558 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 62559 iomem_wstrb[0]
.sym 62560 iomem_wstrb[3]
.sym 62561 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 62562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 62563 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 62565 soc.mem_rdata[25]
.sym 62566 soc.mem_rdata[26]
.sym 62572 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 62574 soc.mem_rdata[20]
.sym 62575 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62576 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 62578 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62579 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 62582 soc.spimemio.dout_data[1]
.sym 62583 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 62584 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 62585 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 62586 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[2]
.sym 62588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 62590 soc.cpu.cpu_state[6]
.sym 62591 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 62592 soc.mem_rdata[27]
.sym 62593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 62595 soc.mem_rdata[28]
.sym 62598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 62599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 62600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 62601 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[1]
.sym 62603 soc.mem_rdata[28]
.sym 62605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 62606 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 62607 soc.mem_rdata[27]
.sym 62608 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 62612 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 62614 soc.mem_rdata[20]
.sym 62617 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 62618 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 62619 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62620 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 62624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[1]
.sym 62625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 62626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[2]
.sym 62630 soc.spimemio.dout_data[1]
.sym 62635 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62636 soc.mem_rdata[28]
.sym 62637 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 62638 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 62641 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 62642 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 62643 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 62644 soc.mem_rdata[28]
.sym 62647 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 62649 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 62650 soc.cpu.cpu_state[6]
.sym 62651 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 62652 clk$SB_IO_IN_$glb_clk
.sym 62654 iomem_wstrb[0]
.sym 62655 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 62656 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 62657 soc.mem_rdata[25]
.sym 62658 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 62659 iomem_wstrb[1]
.sym 62660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62661 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 62666 soc.spimem_rdata[6]
.sym 62667 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 62669 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 62676 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 62677 iomem_rdata_SB_DFFESR_Q_E
.sym 62678 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 62679 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62680 iomem_wstrb[2]
.sym 62681 iomem_wstrb[1]
.sym 62682 soc.mem_rdata[18]
.sym 62684 soc.mem_rdata[17]
.sym 62686 soc.mem_rdata[20]
.sym 62687 soc.mem_rdata[31]
.sym 62688 flash_csb_SB_LUT4_I1_O[3]
.sym 62689 soc.mem_rdata[21]
.sym 62695 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 62696 soc.mem_rdata[31]
.sym 62697 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 62698 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 62699 soc.mem_rdata[22]
.sym 62700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 62703 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62704 soc.mem_rdata[30]
.sym 62705 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 62706 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62708 soc.mem_rdata[23]
.sym 62709 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62711 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62713 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 62718 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 62719 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62720 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 62721 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 62722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 62724 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 62725 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62726 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 62728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 62729 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62730 soc.mem_rdata[23]
.sym 62731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 62734 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 62735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 62737 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62740 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 62741 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62742 soc.mem_rdata[30]
.sym 62743 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62747 soc.mem_rdata[22]
.sym 62748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 62752 soc.mem_rdata[30]
.sym 62753 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 62754 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 62755 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62758 soc.mem_rdata[31]
.sym 62759 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62760 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 62761 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 62764 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 62765 soc.mem_rdata[31]
.sym 62766 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 62767 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 62770 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62771 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 62773 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 62777 soc.mem_rdata[19]
.sym 62778 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 62779 iomem_wstrb[3]
.sym 62780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 62781 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 62782 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62783 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62784 iomem_wstrb[2]
.sym 62789 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62792 soc.mem_rdata[29]
.sym 62795 soc.spimem_rdata[3]
.sym 62796 soc.mem_rdata[23]
.sym 62797 soc.spimem_rdata[7]
.sym 62799 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62800 soc.mem_rdata[30]
.sym 62802 SET_MIN$SB_IO_IN
.sym 62803 soc.mem_rdata[25]
.sym 62807 soc.mem_rdata[21]
.sym 62808 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 62809 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62810 soc.mem_rdata[26]
.sym 62812 soc.cpu.compressed_instr
.sym 62821 soc.mem_rdata[25]
.sym 62829 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[2]
.sym 62831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 62832 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 62833 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 62836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 62837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 62838 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 62839 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62842 soc.mem_rdata[19]
.sym 62844 soc.mem_rdata[17]
.sym 62845 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 62846 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62847 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 62863 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 62864 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 62865 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 62866 soc.mem_rdata[19]
.sym 62870 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 62871 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62872 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 62881 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 62882 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 62883 soc.mem_rdata[25]
.sym 62884 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 62888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 62889 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[2]
.sym 62890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 62894 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 62895 soc.mem_rdata[17]
.sym 62900 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 62901 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 62904 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62905 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 62906 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 62924 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 62925 soc.mem_rdata[23]
.sym 62926 soc.cpu.mem_rdata_q[22]
.sym 62929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3[1]
.sym 62930 soc.mem_rdata[17]
.sym 62931 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 62932 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 62933 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 62943 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 62951 soc.mem_rdata[16]
.sym 62960 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62963 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62968 soc.cpu.cpu_state[6]
.sym 62969 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 62972 soc.mem_rdata[22]
.sym 62992 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 62998 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 63000 soc.mem_rdata[22]
.sym 63001 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63010 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 63011 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63012 soc.cpu.cpu_state[6]
.sym 63013 soc.mem_rdata[16]
.sym 63020 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63021 clk$SB_IO_IN_$glb_clk
.sym 63023 soc.cpu.mem_16bit_buffer[4]
.sym 63024 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 63025 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 63026 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 63027 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63028 soc.cpu.mem_16bit_buffer[2]
.sym 63029 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 63030 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 63035 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63038 soc.cpu.mem_rdata_q[19]
.sym 63039 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63042 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63043 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63044 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 63045 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 63046 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 63047 soc.mem_rdata[26]
.sym 63048 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63049 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63050 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 63051 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 63052 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 63053 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63054 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 63057 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 63058 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63064 soc.mem_rdata[23]
.sym 63066 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63067 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63070 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 63076 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63078 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 63081 soc.mem_rdata[17]
.sym 63084 soc.cpu.cpu_state[6]
.sym 63085 soc.mem_rdata[20]
.sym 63086 soc.cpu.cpu_state[6]
.sym 63091 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63092 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 63093 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 63097 soc.cpu.cpu_state[6]
.sym 63098 soc.mem_rdata[20]
.sym 63099 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 63100 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63103 soc.mem_rdata[17]
.sym 63104 soc.cpu.cpu_state[6]
.sym 63105 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63106 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 63109 soc.mem_rdata[23]
.sym 63110 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 63111 soc.cpu.cpu_state[6]
.sym 63112 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63127 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 63128 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 63129 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63135 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63143 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63144 clk$SB_IO_IN_$glb_clk
.sym 63146 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 63147 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 63148 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63149 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 63150 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 63151 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 63152 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 63153 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 63159 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 63160 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63170 soc.mem_rdata[18]
.sym 63171 soc.mem_rdata[20]
.sym 63173 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 63174 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63175 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 63176 soc.cpu.mem_16bit_buffer[2]
.sym 63177 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 63178 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 63179 soc.mem_rdata[31]
.sym 63180 soc.mem_rdata[31]
.sym 63181 soc.mem_rdata[21]
.sym 63188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63193 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63194 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63195 soc.mem_rdata[23]
.sym 63197 soc.mem_rdata[22]
.sym 63198 soc.cpu.mem_rdata_q[22]
.sym 63199 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 63200 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63201 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63202 soc.mem_rdata[17]
.sym 63203 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 63205 soc.mem_rdata[21]
.sym 63206 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63207 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63208 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 63210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63212 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63213 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63214 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63218 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 63220 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63221 soc.mem_rdata[23]
.sym 63222 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63223 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63227 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63228 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63229 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63232 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63233 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63234 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 63239 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63240 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63241 soc.mem_rdata[17]
.sym 63244 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63246 soc.cpu.mem_rdata_q[22]
.sym 63247 soc.mem_rdata[22]
.sym 63250 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 63251 soc.mem_rdata[21]
.sym 63252 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63259 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 63262 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63263 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 63265 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63266 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63267 clk$SB_IO_IN_$glb_clk
.sym 63269 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63270 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63271 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 63272 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 63273 soc.cpu.mem_rdata_latched[1]
.sym 63274 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 63275 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63276 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63280 soc.cpu.instr_waitirq
.sym 63281 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63282 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63286 soc.cpu.mem_do_rinst
.sym 63287 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 63288 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63291 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 63294 soc.cpu.mem_rdata_latched[1]
.sym 63295 soc.mem_rdata[25]
.sym 63296 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 63297 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63298 SET_MIN$SB_IO_IN
.sym 63299 soc.cpu.decoded_imm_j[6]
.sym 63300 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 63301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 63302 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63303 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 63304 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 63310 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63311 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 63315 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63317 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 63318 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63319 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 63320 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63321 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63322 soc.cpu.mem_rdata_q[18]
.sym 63323 soc.cpu.mem_rdata_q[16]
.sym 63324 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63325 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63328 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63329 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 63330 soc.mem_rdata[18]
.sym 63334 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63335 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 63339 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63344 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63345 soc.mem_rdata[18]
.sym 63346 soc.cpu.mem_rdata_q[18]
.sym 63349 soc.cpu.mem_rdata_q[18]
.sym 63351 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63352 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63356 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63357 soc.cpu.mem_rdata_q[16]
.sym 63358 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63361 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63362 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63363 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 63364 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63368 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63369 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63370 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63373 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63375 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63376 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 63380 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 63381 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63382 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63385 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 63387 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63388 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 63392 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 63393 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63395 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 63396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 63397 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 63398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 63399 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 63403 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63404 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63410 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63411 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 63414 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 63415 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 63416 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63417 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63420 soc.cpu.mem_rdata_latched[1]
.sym 63421 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 63422 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 63423 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 63424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 63425 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63434 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63435 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63438 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63439 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63440 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63442 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 63443 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 63444 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 63447 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63448 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63449 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 63452 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63454 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 63455 soc.mem_rdata[25]
.sym 63456 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63457 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63458 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63459 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 63460 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63466 soc.mem_rdata[25]
.sym 63467 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63468 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 63469 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63472 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63473 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63474 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63479 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63480 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63481 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 63485 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 63486 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63490 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 63492 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63493 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 63497 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63498 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63502 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63504 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63505 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63508 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 63511 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63512 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63513 clk$SB_IO_IN_$glb_clk
.sym 63515 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 63516 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63517 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 63518 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63520 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 63521 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 63522 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 63527 soc.cpu.mem_rdata_q[16]
.sym 63530 soc.cpu.mem_rdata_q[19]
.sym 63532 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63533 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 63535 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63536 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63537 soc.cpu.mem_rdata_q[18]
.sym 63538 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 63539 soc.mem_rdata[26]
.sym 63540 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63541 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 63542 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 63543 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63544 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 63546 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63547 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63548 soc.cpu.mem_rdata_latched[1]
.sym 63549 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63550 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 63557 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 63559 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 63560 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63561 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63562 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63564 soc.cpu.mem_rdata_latched[1]
.sym 63565 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63566 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 63567 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63568 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63569 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63570 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63575 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63580 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 63583 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 63584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63585 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 63587 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 63589 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63592 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63596 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63598 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63601 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63604 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 63608 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63609 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 63610 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 63613 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63614 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63615 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 63619 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63620 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63621 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 63626 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63628 soc.cpu.mem_rdata_latched[1]
.sym 63631 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 63632 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63634 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 63635 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63636 clk$SB_IO_IN_$glb_clk
.sym 63638 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 63639 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63640 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63641 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63642 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 63643 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63644 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63645 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63646 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63647 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 63651 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 63653 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63654 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 63655 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63658 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 63660 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 63661 soc.cpu.mem_rdata_q[29]
.sym 63662 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63663 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 63664 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63665 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63666 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63667 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63668 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 63670 soc.cpu.decoded_rd[2]
.sym 63671 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63672 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 63679 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63680 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 63681 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63683 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63685 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63687 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 63691 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63692 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 63693 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 63696 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63697 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 63699 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 63700 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63701 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63702 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63703 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 63704 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63705 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 63707 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 63710 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63712 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63714 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 63718 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63719 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63720 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 63721 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63724 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 63727 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63730 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 63731 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 63732 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63733 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63736 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63737 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 63738 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63739 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63742 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 63743 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63744 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63745 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 63748 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63749 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 63754 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 63755 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 63756 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63757 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 63761 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 63762 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63763 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 63764 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 63765 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 63766 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 63767 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63768 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 63774 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 63778 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63785 SET_MIN$SB_IO_IN
.sym 63786 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 63787 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 63788 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63792 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 63793 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63794 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63796 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 63802 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 63803 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63804 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 63810 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63811 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63813 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63814 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63815 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63817 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63818 soc.cpu.mem_rdata_latched[1]
.sym 63819 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63820 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63821 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 63822 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 63824 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63825 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63827 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63828 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 63829 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63832 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 63835 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63837 soc.cpu.mem_rdata_latched[1]
.sym 63841 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63842 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63843 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63844 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 63848 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63850 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63854 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63856 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63859 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63860 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63861 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 63865 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63868 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63871 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 63872 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63873 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63874 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 63877 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 63878 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63879 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 63880 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 63884 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63885 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 63886 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 63887 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0[1]
.sym 63888 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 63889 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63890 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[0]
.sym 63891 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63892 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 63896 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63897 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 63898 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 63900 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 63906 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 63907 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 63908 soc.cpu.mem_rdata_latched[1]
.sym 63910 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63913 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63914 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 63918 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 63925 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63926 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63927 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63929 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 63930 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 63932 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63933 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 63934 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63935 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63936 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 63938 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63940 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 63941 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63942 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 63946 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63948 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63950 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63951 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 63954 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 63955 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[0]
.sym 63956 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 63958 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63959 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63960 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 63961 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63966 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63967 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63970 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63971 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 63972 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63976 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63977 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 63978 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 63979 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 63982 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 63983 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 63984 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63985 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63988 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63989 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 63990 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 63991 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63994 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63995 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63996 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63997 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 64001 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 64002 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[0]
.sym 64003 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 64004 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 64005 clk$SB_IO_IN_$glb_clk
.sym 64008 soc.cpu.is_alu_reg_imm
.sym 64010 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 64011 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 64012 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 64014 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 64015 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 64022 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0[1]
.sym 64023 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 64028 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 64030 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 64031 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 64032 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 64033 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 64037 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 64042 soc.cpu.is_alu_reg_imm
.sym 64048 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 64049 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 64050 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 64051 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 64052 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 64053 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 64055 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 64059 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 64064 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 64068 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 64071 UART_RX_SB_LUT4_I1_I0[3]
.sym 64073 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 64074 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 64075 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 64076 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 64078 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 64081 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 64082 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 64084 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 64087 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 64088 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 64093 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 64094 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 64095 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 64099 UART_RX_SB_LUT4_I1_I0[3]
.sym 64101 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 64105 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 64106 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 64107 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 64111 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 64112 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 64127 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 64128 clk$SB_IO_IN_$glb_clk
.sym 64129 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 64130 SET_MIN$SB_IO_IN
.sym 64138 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 64141 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 64142 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 64145 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 64146 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 64147 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 64148 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 64230 soc.spimemio.dout_data[5]
.sym 64231 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 64232 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 64233 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 64234 soc.spimemio.dout_data[3]
.sym 64235 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 64236 soc.spimemio.dout_data[2]
.sym 64237 soc.spimemio.dout_data[4]
.sym 64264 $PACKER_VCC_NET
.sym 64275 soc.spimemio.rd_inc
.sym 64277 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 64283 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 64288 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 64292 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 64295 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 64311 soc.spimemio.rd_inc
.sym 64347 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 64349 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 64350 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 64351 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 64352 clk$SB_IO_IN_$glb_clk
.sym 64353 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 64358 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 64359 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 64360 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 64361 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 64362 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64363 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 64364 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64370 iomem_wdata[24]
.sym 64375 soc.spimemio.dout_data[4]
.sym 64376 flash_io0_do_SB_LUT4_O_I2[0]
.sym 64377 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 64378 soc.spimemio.dout_data[1]
.sym 64380 iomem_wdata[28]
.sym 64386 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 64389 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 64390 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 64395 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64400 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64401 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 64403 soc.spimemio.dout_data[2]
.sym 64406 soc.spimemio.dout_data[4]
.sym 64408 soc.spimemio.dout_data[5]
.sym 64413 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64420 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 64436 soc.spimemio.rd_wait
.sym 64438 soc.spimemio.din_ddr_SB_LUT4_I0_I3[3]
.sym 64439 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64443 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64444 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 64445 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 64447 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 64448 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 64449 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 64451 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 64452 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 64454 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64455 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 64456 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 64457 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64462 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64463 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64464 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 64468 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 64469 soc.spimemio.din_ddr_SB_LUT4_I0_I3[3]
.sym 64470 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64471 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 64474 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 64475 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 64476 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 64477 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 64480 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64481 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 64483 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 64487 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64488 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 64489 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64493 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64495 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64498 soc.spimemio.rd_wait
.sym 64500 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 64501 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64511 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 64512 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64515 clk$SB_IO_IN_$glb_clk
.sym 64516 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 64519 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 64522 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 64523 soc.spimemio.din_ddr
.sym 64524 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 64528 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 64529 iomem_wdata[9]
.sym 64531 iomem_wdata[4]
.sym 64532 iomem_addr[10]
.sym 64539 iomem_addr[12]
.sym 64541 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 64542 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 64543 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 64544 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 64545 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64547 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 64549 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64550 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 64558 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64561 soc.spimemio.din_ddr_SB_LUT4_I0_I3[3]
.sym 64563 soc.spimemio_cfgreg_do[20]
.sym 64566 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64569 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64571 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 64573 soc.spimemio.softreset_SB_LUT4_I2_O[0]
.sym 64579 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 64581 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 64583 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 64584 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 64585 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 64587 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 64589 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 64591 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 64592 soc.spimemio.din_ddr_SB_LUT4_I0_I3[3]
.sym 64593 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64594 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64597 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 64598 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 64600 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 64603 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 64605 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 64611 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 64612 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64615 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 64616 soc.spimemio.din_ddr_SB_LUT4_I0_I3[3]
.sym 64617 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 64618 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64622 soc.spimemio.softreset_SB_LUT4_I2_O[0]
.sym 64623 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 64629 soc.spimemio.softreset_SB_LUT4_I2_O[0]
.sym 64630 soc.spimemio_cfgreg_do[20]
.sym 64635 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 64636 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64638 clk$SB_IO_IN_$glb_clk
.sym 64640 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 64641 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 64642 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 64643 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 64644 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 64645 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 64646 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 64647 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 64653 soc.spimemio.din_ddr
.sym 64654 iomem_wdata[27]
.sym 64655 soc.spimemio.din_valid
.sym 64656 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 64658 iomem_wdata[8]
.sym 64659 iomem_addr[16]
.sym 64661 iomem_wdata[11]
.sym 64662 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64663 iomem_addr[16]
.sym 64665 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 64667 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 64671 iomem_addr[9]
.sym 64672 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 64673 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64674 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 64675 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 64681 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 64682 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 64683 soc.spimemio_cfgreg_do[22]
.sym 64684 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 64685 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64687 soc.spimemio.state[0]
.sym 64688 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 64689 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64690 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 64694 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 64695 iomem_addr[6]
.sym 64697 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 64698 iomem_addr[14]
.sym 64699 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 64702 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 64703 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 64704 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 64705 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64706 soc.spimemio_cfgreg_do[21]
.sym 64711 iomem_addr[7]
.sym 64712 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 64714 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 64715 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 64716 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 64720 iomem_addr[7]
.sym 64721 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64722 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64723 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 64727 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 64728 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 64729 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 64732 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64733 soc.spimemio_cfgreg_do[22]
.sym 64734 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 64735 soc.spimemio_cfgreg_do[21]
.sym 64738 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64739 iomem_addr[6]
.sym 64740 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 64741 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64744 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 64745 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 64746 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 64747 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 64750 soc.spimemio.state[0]
.sym 64751 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 64752 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 64756 iomem_addr[14]
.sym 64757 soc.spimemio_cfgreg_do[21]
.sym 64758 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64759 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 64761 clk$SB_IO_IN_$glb_clk
.sym 64765 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 64768 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 64769 soc.spimemio.din_rd
.sym 64773 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 64774 soc.simpleuart_reg_div_do[3]
.sym 64775 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 64776 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 64780 iomem_wdata[24]
.sym 64781 flash_clk_SB_LUT4_I1_I2[3]
.sym 64783 soc.spimemio.state[0]
.sym 64784 iomem_wdata[24]
.sym 64786 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 64788 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 64789 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 64792 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64793 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 64794 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 64795 iomem_addr[16]
.sym 64797 iomem_addr[11]
.sym 64798 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 64804 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 64806 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 64808 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]
.sym 64811 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 64812 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_I3_O[3]
.sym 64813 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 64814 iomem_addr[23]
.sym 64815 soc.spimemio.config_qspi_SB_LUT4_I2_2_O[3]
.sym 64816 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 64819 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64820 iomem_addr[22]
.sym 64821 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64822 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 64823 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 64824 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 64825 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 64827 iomem_addr[17]
.sym 64828 soc.spimemio_cfgreg_do[22]
.sym 64829 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64830 soc.spimemio.config_qspi_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 64831 iomem_addr[9]
.sym 64832 soc.spimemio_cfgreg_do[17]
.sym 64833 soc.spimemio_cfgreg_do[21]
.sym 64837 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 64838 soc.spimemio_cfgreg_do[17]
.sym 64839 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64840 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 64844 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 64845 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 64849 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64850 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 64851 iomem_addr[22]
.sym 64852 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 64855 soc.spimemio_cfgreg_do[22]
.sym 64856 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 64858 soc.spimemio_cfgreg_do[21]
.sym 64861 iomem_addr[9]
.sym 64862 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64863 soc.spimemio.config_qspi_SB_LUT4_I2_2_O[3]
.sym 64864 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 64867 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_I3_O[3]
.sym 64868 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64869 iomem_addr[17]
.sym 64870 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]
.sym 64874 soc.spimemio.config_qspi_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 64876 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 64879 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 64880 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64881 iomem_addr[23]
.sym 64882 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 64883 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 64884 clk$SB_IO_IN_$glb_clk
.sym 64885 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 64886 soc.spimemio.din_data[0]
.sym 64888 soc.spimemio.din_data[5]
.sym 64889 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I0_I2[3]
.sym 64890 soc.spimemio.din_data[3]
.sym 64892 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 64893 soc.spimemio.din_data[2]
.sym 64897 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 64898 iomem_wdata[30]
.sym 64899 soc.spimemio.din_rd
.sym 64900 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 64903 iomem_wstrb[0]
.sym 64907 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 64908 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 64909 soc.simpleuart_reg_div_do[13]
.sym 64910 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.sym 64911 $PACKER_VCC_NET
.sym 64912 soc.spimemio_cfgreg_do[20]
.sym 64913 soc.simpleuart_reg_div_do[6]
.sym 64914 soc.spimemio_cfgreg_do[22]
.sym 64915 iomem_addr[10]
.sym 64916 iomem_wdata[1]
.sym 64917 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 64918 soc.spimemio_cfgreg_do[17]
.sym 64919 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 64920 iomem_addr[15]
.sym 64921 soc.simpleuart_reg_div_do[1]
.sym 64928 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 64929 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64930 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 64932 soc.spimemio_cfgreg_do[22]
.sym 64933 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64937 iomem_wdata[3]
.sym 64938 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 64939 soc.spimemio_cfgreg_do[21]
.sym 64941 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 64942 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 64943 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 64944 iomem_wdata[2]
.sym 64946 iomem_addr[15]
.sym 64952 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 64954 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 64955 iomem_addr[16]
.sym 64956 iomem_addr[8]
.sym 64957 iomem_addr[11]
.sym 64958 iomem_addr[19]
.sym 64960 iomem_addr[19]
.sym 64961 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 64962 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64963 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 64967 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64969 iomem_addr[8]
.sym 64975 iomem_wdata[3]
.sym 64978 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 64979 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 64980 iomem_addr[16]
.sym 64981 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64987 iomem_wdata[2]
.sym 64991 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64992 iomem_addr[11]
.sym 64993 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 64996 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 64997 soc.spimemio_cfgreg_do[21]
.sym 64999 soc.spimemio_cfgreg_do[22]
.sym 65002 iomem_addr[15]
.sym 65003 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 65004 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 65005 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 65006 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 65007 clk$SB_IO_IN_$glb_clk
.sym 65008 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65009 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 65010 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 65011 soc.simpleuart_reg_div_do[11]
.sym 65012 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 65013 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 65014 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 65015 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.sym 65016 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 65019 soc.simpleuart_reg_div_do[1]
.sym 65023 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2[2]
.sym 65025 iomem_wdata[3]
.sym 65026 soc.spimemio.din_data[2]
.sym 65028 soc.spimemio.din_data[0]
.sym 65031 soc.simpleuart_reg_div_do[2]
.sym 65033 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 65034 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 65035 soc.simpleuart.recv_divcnt[3]
.sym 65036 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 65037 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 65038 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 65039 soc.simpleuart_reg_div_do[6]
.sym 65040 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 65041 soc.simpleuart_reg_div_do[7]
.sym 65042 iomem_wdata[25]
.sym 65043 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 65044 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 65052 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 65054 iomem_wdata[0]
.sym 65057 iomem_wdata[6]
.sym 65059 iomem_wdata[7]
.sym 65063 soc.simpleuart_reg_div_do[15]
.sym 65065 iomem_wdata[4]
.sym 65068 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 65076 iomem_wdata[1]
.sym 65078 iomem_wdata[5]
.sym 65083 iomem_wdata[7]
.sym 65090 iomem_wdata[4]
.sym 65097 iomem_wdata[0]
.sym 65101 iomem_wdata[1]
.sym 65110 iomem_wdata[5]
.sym 65116 soc.simpleuart_reg_div_do[15]
.sym 65121 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 65127 iomem_wdata[6]
.sym 65129 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 65130 clk$SB_IO_IN_$glb_clk
.sym 65131 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65132 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 65133 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[14]
.sym 65134 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 65135 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 65136 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 65137 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 65138 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 65139 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 65143 iomem_wstrb[0]
.sym 65144 soc.simpleuart.recv_divcnt[7]
.sym 65145 iomem_wdata[7]
.sym 65146 iomem_wdata[11]
.sym 65147 iomem_addr[8]
.sym 65148 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 65149 soc.simpleuart_reg_div_do[14]
.sym 65150 iomem_wdata[8]
.sym 65151 soc.simpleuart.recv_divcnt[11]
.sym 65152 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 65153 iomem_wstrb[1]
.sym 65154 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 65155 soc.simpleuart_reg_div_do[11]
.sym 65156 soc.simpleuart_reg_div_do[11]
.sym 65157 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 65159 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 65160 soc.simpleuart_reg_div_do[2]
.sym 65161 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 65162 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 65163 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[15]
.sym 65164 soc.simpleuart.recv_divcnt[14]
.sym 65165 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 65166 soc.simpleuart.recv_divcnt[15]
.sym 65167 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[14]
.sym 65174 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 65175 soc.simpleuart.recv_divcnt[1]
.sym 65176 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 65178 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 65179 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 65180 soc.simpleuart.recv_divcnt[2]
.sym 65182 soc.simpleuart.recv_divcnt[6]
.sym 65184 soc.simpleuart.recv_divcnt[7]
.sym 65188 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 65192 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 65193 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 65194 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 65195 soc.simpleuart.recv_divcnt[3]
.sym 65196 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 65199 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 65202 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 65205 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[0]
.sym 65207 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 65208 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 65211 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1]
.sym 65213 soc.simpleuart.recv_divcnt[1]
.sym 65214 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 65217 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.sym 65219 soc.simpleuart.recv_divcnt[2]
.sym 65220 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 65223 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[3]
.sym 65225 soc.simpleuart.recv_divcnt[3]
.sym 65226 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 65229 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[4]
.sym 65231 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 65232 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 65235 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[5]
.sym 65237 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 65238 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 65241 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[6]
.sym 65243 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 65244 soc.simpleuart.recv_divcnt[6]
.sym 65247 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[7]
.sym 65249 soc.simpleuart.recv_divcnt[7]
.sym 65250 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 65268 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 65270 soc.simpleuart.recv_divcnt[7]
.sym 65274 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 65276 soc.simpleuart.recv_divcnt[2]
.sym 65278 soc.simpleuart.recv_divcnt[6]
.sym 65279 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[19]
.sym 65281 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 65282 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[17]
.sym 65283 soc.simpleuart_reg_div_do[14]
.sym 65285 soc.simpleuart.recv_divcnt[21]
.sym 65286 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 65288 soc.simpleuart_reg_div_do[13]
.sym 65289 soc.simpleuart.recv_divcnt[23]
.sym 65290 soc.simpleuart.recv_divcnt[20]
.sym 65291 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[7]
.sym 65296 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 65297 soc.simpleuart.recv_divcnt[13]
.sym 65300 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[13]
.sym 65302 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 65303 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 65304 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 65305 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[14]
.sym 65306 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 65307 soc.simpleuart.recv_divcnt[11]
.sym 65308 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 65309 soc.simpleuart.recv_divcnt[12]
.sym 65311 soc.simpleuart.recv_divcnt[8]
.sym 65315 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 65323 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[15]
.sym 65324 soc.simpleuart.recv_divcnt[14]
.sym 65326 soc.simpleuart.recv_divcnt[15]
.sym 65328 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[8]
.sym 65330 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 65331 soc.simpleuart.recv_divcnt[8]
.sym 65334 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[9]
.sym 65336 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 65337 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 65340 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[10]
.sym 65342 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 65343 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 65346 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[11]
.sym 65348 soc.simpleuart.recv_divcnt[11]
.sym 65349 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 65352 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[12]
.sym 65354 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 65355 soc.simpleuart.recv_divcnt[12]
.sym 65358 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[13]
.sym 65360 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[13]
.sym 65361 soc.simpleuart.recv_divcnt[13]
.sym 65364 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[14]
.sym 65366 soc.simpleuart.recv_divcnt[14]
.sym 65367 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[14]
.sym 65370 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[15]
.sym 65372 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[15]
.sym 65373 soc.simpleuart.recv_divcnt[15]
.sym 65389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 65390 flash_io2_oe
.sym 65391 soc.simpleuart.recv_divcnt[13]
.sym 65393 soc.simpleuart_reg_div_do[2]
.sym 65394 soc.simpleuart.recv_divcnt[1]
.sym 65395 soc.simpleuart.recv_divcnt[11]
.sym 65396 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[13]
.sym 65397 soc.simpleuart.recv_divcnt[12]
.sym 65399 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 65400 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 65401 soc.simpleuart.recv_divcnt[14]
.sym 65402 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.sym 65403 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[30]
.sym 65404 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[13]
.sym 65405 soc.simpleuart_reg_div_do[6]
.sym 65406 flash_clk_SB_LUT4_I1_I2[3]
.sym 65407 soc.simpleuart.recv_divcnt[31]
.sym 65409 soc.simpleuart_reg_div_do[1]
.sym 65410 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 65411 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 65412 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 65413 soc.simpleuart.recv_divcnt[28]
.sym 65414 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[15]
.sym 65419 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[21]
.sym 65420 soc.simpleuart.recv_divcnt[22]
.sym 65421 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[23]
.sym 65422 soc.simpleuart.recv_divcnt[19]
.sym 65424 soc.simpleuart.recv_divcnt[16]
.sym 65425 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[22]
.sym 65426 soc.simpleuart.recv_divcnt[18]
.sym 65427 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[20]
.sym 65428 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[16]
.sym 65430 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[18]
.sym 65434 soc.simpleuart.recv_divcnt[17]
.sym 65439 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[19]
.sym 65442 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[17]
.sym 65445 soc.simpleuart.recv_divcnt[21]
.sym 65449 soc.simpleuart.recv_divcnt[23]
.sym 65450 soc.simpleuart.recv_divcnt[20]
.sym 65451 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[16]
.sym 65453 soc.simpleuart.recv_divcnt[16]
.sym 65454 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[16]
.sym 65457 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[17]
.sym 65459 soc.simpleuart.recv_divcnt[17]
.sym 65460 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[17]
.sym 65463 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[18]
.sym 65465 soc.simpleuart.recv_divcnt[18]
.sym 65466 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[18]
.sym 65469 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[19]
.sym 65471 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[19]
.sym 65472 soc.simpleuart.recv_divcnt[19]
.sym 65475 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[20]
.sym 65477 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[20]
.sym 65478 soc.simpleuart.recv_divcnt[20]
.sym 65481 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[21]
.sym 65483 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[21]
.sym 65484 soc.simpleuart.recv_divcnt[21]
.sym 65487 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[22]
.sym 65489 soc.simpleuart.recv_divcnt[22]
.sym 65490 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[22]
.sym 65493 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[23]
.sym 65495 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[23]
.sym 65496 soc.simpleuart.recv_divcnt[23]
.sym 65513 soc.simpleuart_reg_div_do[16]
.sym 65515 soc.simpleuart_reg_div_do[21]
.sym 65516 soc.simpleuart_reg_div_do[6]
.sym 65517 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 65518 soc.simpleuart.recv_divcnt[19]
.sym 65519 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 65520 soc.simpleuart.recv_divcnt[8]
.sym 65521 flash_io3_oe
.sym 65522 soc.simpleuart.recv_divcnt[18]
.sym 65523 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[21]
.sym 65524 soc.simpleuart.recv_divcnt[22]
.sym 65525 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 65526 soc.simpleuart_reg_div_do[7]
.sym 65528 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 65529 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 65530 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 65531 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 65532 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 65533 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 65534 UART_RX_SB_LUT4_I1_I0[3]
.sym 65535 iomem_wdata[25]
.sym 65536 soc.cpu.mem_la_firstword_xfer
.sym 65537 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[23]
.sym 65544 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[24]
.sym 65545 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[27]
.sym 65551 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[26]
.sym 65552 soc.simpleuart.recv_divcnt[26]
.sym 65553 soc.simpleuart.recv_divcnt[30]
.sym 65554 soc.simpleuart.recv_divcnt[24]
.sym 65555 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[25]
.sym 65556 soc.simpleuart.recv_divcnt[25]
.sym 65557 soc.simpleuart.recv_divcnt[29]
.sym 65563 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[30]
.sym 65565 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[28]
.sym 65566 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[29]
.sym 65567 soc.simpleuart.recv_divcnt[31]
.sym 65570 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[31]
.sym 65571 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 65573 soc.simpleuart.recv_divcnt[28]
.sym 65574 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[24]
.sym 65576 soc.simpleuart.recv_divcnt[24]
.sym 65577 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[24]
.sym 65580 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[25]
.sym 65582 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[25]
.sym 65583 soc.simpleuart.recv_divcnt[25]
.sym 65586 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[26]
.sym 65588 soc.simpleuart.recv_divcnt[26]
.sym 65589 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[26]
.sym 65592 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[27]
.sym 65594 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 65595 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[27]
.sym 65598 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[28]
.sym 65600 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[28]
.sym 65601 soc.simpleuart.recv_divcnt[28]
.sym 65604 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[29]
.sym 65606 soc.simpleuart.recv_divcnt[29]
.sym 65607 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[29]
.sym 65610 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[30]
.sym 65612 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[30]
.sym 65613 soc.simpleuart.recv_divcnt[30]
.sym 65616 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[3]
.sym 65618 soc.simpleuart.recv_divcnt[31]
.sym 65619 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[31]
.sym 65634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[1]
.sym 65636 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[20]
.sym 65637 flash_io1_oe
.sym 65638 soc.simpleuart.recv_divcnt[17]
.sym 65639 soc.simpleuart.recv_divcnt[28]
.sym 65640 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[23]
.sym 65641 soc.simpleuart.recv_divcnt[30]
.sym 65642 soc.simpleuart_reg_div_do[24]
.sym 65643 soc.simpleuart_reg_div_do[31]
.sym 65644 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 65645 soc.simpleuart.recv_divcnt[29]
.sym 65646 soc.simpleuart.recv_divcnt[16]
.sym 65647 soc.simpleuart_reg_div_do[26]
.sym 65648 soc.simpleuart_reg_div_do[11]
.sym 65650 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65651 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[28]
.sym 65652 soc.simpleuart_reg_div_do[2]
.sym 65654 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 65655 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 65656 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[31]
.sym 65657 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 65659 iomem_wdata[26]
.sym 65660 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[3]
.sym 65667 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 65668 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 65669 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.sym 65670 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 65673 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 65674 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.sym 65678 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 65682 soc.simpleuart_reg_div_do[26]
.sym 65685 iomem_wdata[16]
.sym 65692 soc.simpleuart_reg_div_do[24]
.sym 65693 soc.simpleuart_reg_div_do[25]
.sym 65694 UART_RX_SB_LUT4_I1_I0[3]
.sym 65695 soc.simpleuart_reg_div_do[22]
.sym 65698 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.sym 65699 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 65700 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.sym 65701 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[3]
.sym 65704 soc.simpleuart_reg_div_do[26]
.sym 65710 soc.simpleuart_reg_div_do[24]
.sym 65718 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 65724 iomem_wdata[16]
.sym 65730 soc.simpleuart_reg_div_do[25]
.sym 65734 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 65735 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 65736 UART_RX_SB_LUT4_I1_I0[3]
.sym 65742 soc.simpleuart_reg_div_do[22]
.sym 65744 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 65745 clk$SB_IO_IN_$glb_clk
.sym 65746 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65747 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 65748 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 65749 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 65750 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 65751 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 65752 soc.simpleuart.send_divcnt[0]
.sym 65753 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[30]
.sym 65754 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 65759 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 65761 soc.simpleuart.recv_divcnt[25]
.sym 65762 soc.spimemio.dout_data[1]
.sym 65763 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 65764 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 65766 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 65768 soc.simpleuart.recv_divcnt[26]
.sym 65769 soc.simpleuart.recv_divcnt[24]
.sym 65771 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 65773 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 65774 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 65775 soc.simpleuart_reg_div_do[29]
.sym 65776 soc.simpleuart_reg_div_do[16]
.sym 65777 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65778 soc.simpleuart_reg_div_do[24]
.sym 65779 soc.simpleuart_reg_div_do[25]
.sym 65780 soc.simpleuart_reg_div_do[14]
.sym 65781 soc.simpleuart_reg_div_do[13]
.sym 65782 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 65788 UART_RX_SB_LUT4_I1_I0[3]
.sym 65792 soc.simpleuart.send_divcnt[10]
.sym 65793 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 65794 soc.simpleuart.send_divcnt[3]
.sym 65796 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 65797 soc.simpleuart_reg_div_do[28]
.sym 65798 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 65799 soc.simpleuart.send_divcnt[1]
.sym 65800 soc.simpleuart_reg_div_do[3]
.sym 65802 soc.simpleuart.send_divcnt[3]
.sym 65803 soc.simpleuart_reg_div_do[10]
.sym 65804 soc.simpleuart_reg_div_do[29]
.sym 65806 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 65808 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 65809 soc.simpleuart.send_divcnt[0]
.sym 65810 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65812 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 65814 soc.simpleuart_reg_div_do[1]
.sym 65816 iomem_wstrb[0]
.sym 65817 soc.simpleuart.send_divcnt[0]
.sym 65819 soc.simpleuart_reg_div_do[3]
.sym 65821 soc.simpleuart_reg_div_do[3]
.sym 65822 soc.simpleuart_reg_div_do[1]
.sym 65823 soc.simpleuart.send_divcnt[1]
.sym 65824 soc.simpleuart.send_divcnt[3]
.sym 65827 soc.simpleuart_reg_div_do[3]
.sym 65828 soc.simpleuart.send_divcnt[3]
.sym 65829 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 65830 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 65833 soc.simpleuart_reg_div_do[10]
.sym 65834 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 65835 soc.simpleuart.send_divcnt[10]
.sym 65836 soc.simpleuart.send_divcnt[0]
.sym 65839 iomem_wstrb[0]
.sym 65840 UART_RX_SB_LUT4_I1_I0[3]
.sym 65842 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65847 soc.simpleuart_reg_div_do[29]
.sym 65851 soc.simpleuart_reg_div_do[1]
.sym 65852 soc.simpleuart.send_divcnt[1]
.sym 65853 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 65854 soc.simpleuart.send_divcnt[0]
.sym 65857 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 65858 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 65860 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 65864 soc.simpleuart_reg_div_do[28]
.sym 65870 soc.simpleuart_reg_div_do[29]
.sym 65871 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 65872 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 65873 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 65874 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 65875 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 65876 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 65877 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 65882 soc.simpleuart.recv_divcnt[20]
.sym 65886 soc.simpleuart.recv_divcnt[21]
.sym 65889 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 65890 soc.simpleuart_reg_div_do[30]
.sym 65892 iomem_wstrb[2]
.sym 65894 flash_clk_SB_LUT4_I1_I2[3]
.sym 65897 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65898 flash_clk_SB_LUT4_I1_I2[3]
.sym 65900 soc.simpleuart.send_divcnt[6]
.sym 65902 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[30]
.sym 65903 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65905 soc.simpleuart_reg_div_do[6]
.sym 65911 soc.simpleuart.send_divcnt[20]
.sym 65912 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 65913 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65914 soc.simpleuart_reg_div_do[21]
.sym 65915 soc.simpleuart.send_divcnt[22]
.sym 65916 iomem_wdata[28]
.sym 65917 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 65919 soc.simpleuart_reg_div_do[31]
.sym 65920 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 65921 soc.simpleuart.send_divcnt[21]
.sym 65922 soc.simpleuart_reg_div_do[21]
.sym 65923 soc.simpleuart_reg_div_do[22]
.sym 65924 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 65925 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 65926 soc.simpleuart_reg_div_do[20]
.sym 65927 iomem_wstrb[0]
.sym 65929 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 65930 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 65933 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 65934 iomem_wstrb[3]
.sym 65937 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 65938 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 65941 iomem_wstrb[2]
.sym 65942 iomem_wstrb[1]
.sym 65944 iomem_wstrb[0]
.sym 65945 iomem_wstrb[3]
.sym 65946 iomem_wstrb[1]
.sym 65947 iomem_wstrb[2]
.sym 65952 iomem_wdata[28]
.sym 65956 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 65957 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 65958 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 65959 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 65962 soc.simpleuart.send_divcnt[21]
.sym 65963 soc.simpleuart.send_divcnt[22]
.sym 65964 soc.simpleuart_reg_div_do[22]
.sym 65965 soc.simpleuart_reg_div_do[21]
.sym 65971 soc.simpleuart_reg_div_do[31]
.sym 65974 soc.simpleuart.send_divcnt[21]
.sym 65975 soc.simpleuart.send_divcnt[20]
.sym 65976 soc.simpleuart_reg_div_do[21]
.sym 65977 soc.simpleuart_reg_div_do[20]
.sym 65980 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 65982 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 65986 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 65987 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 65988 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 65989 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 65990 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65991 clk$SB_IO_IN_$glb_clk
.sym 65992 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65993 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 65994 soc.spimem_rdata[5]
.sym 65995 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 65996 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 65997 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 65998 flash_csb_SB_LUT4_I1_O[2]
.sym 65999 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 66000 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 66004 soc.mem_rdata[18]
.sym 66005 soc.simpleuart.send_divcnt[20]
.sym 66008 iomem_wdata[29]
.sym 66009 soc.spimemio.dout_data[1]
.sym 66010 soc.simpleuart_reg_div_do[15]
.sym 66011 soc.simpleuart.send_divcnt[22]
.sym 66017 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 66018 flash_csb_SB_LUT4_I1_O[3]
.sym 66019 soc.mem_rdata[21]
.sym 66020 iomem_wdata[25]
.sym 66021 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 66024 flash_clk_SB_LUT4_I1_O[0]
.sym 66025 soc.simpleuart_reg_div_do[31]
.sym 66026 soc.mem_rdata[18]
.sym 66028 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 66034 flash_csb_SB_LUT4_I1_O[3]
.sym 66036 iomem_wdata[25]
.sym 66038 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 66039 iomem_wdata[31]
.sym 66043 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 66044 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 66045 flash_csb_SB_LUT4_I1_O[1]
.sym 66048 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 66051 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66053 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 66054 iomem_wdata[26]
.sym 66055 flash_csb_SB_LUT4_I1_O[2]
.sym 66056 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66057 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 66059 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 66061 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 66064 flash_csb_SB_LUT4_I1_O[0]
.sym 66068 iomem_wdata[31]
.sym 66073 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 66074 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 66075 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66079 iomem_wdata[26]
.sym 66085 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 66087 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66088 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66091 iomem_wdata[25]
.sym 66097 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 66098 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 66099 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 66100 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 66103 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 66104 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66109 flash_csb_SB_LUT4_I1_O[0]
.sym 66110 flash_csb_SB_LUT4_I1_O[3]
.sym 66111 flash_csb_SB_LUT4_I1_O[2]
.sym 66112 flash_csb_SB_LUT4_I1_O[1]
.sym 66113 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 66114 clk$SB_IO_IN_$glb_clk
.sym 66115 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 66116 soc.mem_rdata[24]
.sym 66117 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66118 soc.spimem_rdata[24]
.sym 66119 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66120 soc.mem_rdata[22]
.sym 66121 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 66122 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66123 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 66126 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 66128 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 66129 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 66138 soc.simpleuart_reg_div_do[25]
.sym 66140 iomem_wdata[26]
.sym 66141 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 66142 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66143 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66144 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 66145 soc.simpleuart_reg_div_do[25]
.sym 66148 soc.spimemio.valid_SB_LUT4_O_I2[0]
.sym 66149 soc.mem_rdata[24]
.sym 66150 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 66151 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66157 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 66161 soc.spimem_rdata[2]
.sym 66163 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 66166 flash_clk_SB_LUT4_I1_I2[3]
.sym 66169 flash_io1_oe_SB_LUT4_I0_O[2]
.sym 66170 flash_io1_oe_SB_LUT4_I0_O[1]
.sym 66172 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 66173 soc.spimem_rdata[17]
.sym 66174 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66177 soc.spimem_rdata[10]
.sym 66178 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 66179 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66181 flash_csb_SB_LUT4_I1_O[3]
.sym 66182 flash_io1_oe_SB_LUT4_I0_O[0]
.sym 66186 soc.spimem_rdata[11]
.sym 66187 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66190 flash_clk_SB_LUT4_I1_I2[3]
.sym 66193 flash_csb_SB_LUT4_I1_O[3]
.sym 66196 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66197 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66198 flash_csb_SB_LUT4_I1_O[3]
.sym 66199 soc.spimem_rdata[11]
.sym 66202 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 66203 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 66204 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 66205 flash_csb_SB_LUT4_I1_O[3]
.sym 66208 flash_io1_oe_SB_LUT4_I0_O[2]
.sym 66209 flash_io1_oe_SB_LUT4_I0_O[1]
.sym 66210 flash_csb_SB_LUT4_I1_O[3]
.sym 66211 flash_io1_oe_SB_LUT4_I0_O[0]
.sym 66214 soc.spimem_rdata[2]
.sym 66215 flash_csb_SB_LUT4_I1_O[3]
.sym 66216 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66217 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66220 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66222 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66223 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 66226 soc.spimem_rdata[10]
.sym 66227 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66228 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66229 flash_csb_SB_LUT4_I1_O[3]
.sym 66232 flash_csb_SB_LUT4_I1_O[3]
.sym 66233 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66234 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66235 soc.spimem_rdata[17]
.sym 66239 flash_csb_SB_LUT4_I1_O[3]
.sym 66240 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 66241 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 66242 soc.spimemio.buffer[12]
.sym 66243 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66244 soc.mem_rdata[16]
.sym 66245 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 66246 soc.mem_rdata[20]
.sym 66250 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 66253 $PACKER_VCC_NET
.sym 66257 soc.spimemio.buffer[2]
.sym 66260 soc.spimemio.dout_data[0]
.sym 66261 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 66262 iomem_wstrb[3]
.sym 66263 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 66264 soc.spimemio.dout_data[2]
.sym 66265 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66266 soc.simpleuart_reg_div_do[13]
.sym 66267 soc.mem_rdata[22]
.sym 66268 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 66270 soc.mem_rdata[17]
.sym 66271 soc.spimemio.dout_data[7]
.sym 66272 flash_csb_SB_LUT4_I1_O[3]
.sym 66273 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 66274 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 66280 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 66281 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66284 soc.spimem_rdata[31]
.sym 66286 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 66289 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 66291 soc.spimem_rdata[9]
.sym 66292 soc.simpleuart_reg_div_do[26]
.sym 66293 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 66294 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66296 flash_csb_SB_LUT4_I1_O[3]
.sym 66298 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 66300 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66302 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66303 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66304 flash_csb_SB_LUT4_I1_O[3]
.sym 66305 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66306 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 66307 iomem_rdata[2]
.sym 66308 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66310 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 66313 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66314 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66315 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 66316 soc.simpleuart_reg_div_do[26]
.sym 66319 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66320 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 66321 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66326 flash_csb_SB_LUT4_I1_O[3]
.sym 66327 iomem_rdata[2]
.sym 66331 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66332 flash_csb_SB_LUT4_I1_O[3]
.sym 66333 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66334 soc.spimem_rdata[31]
.sym 66337 soc.spimem_rdata[9]
.sym 66338 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66340 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66343 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 66344 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 66345 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 66346 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66350 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66351 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 66352 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66355 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66356 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66358 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 66362 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 66363 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66364 iomem_rdata[4]
.sym 66365 iomem_rdata[2]
.sym 66366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66367 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 66368 flash_clk_SB_LUT4_I1_O[3]
.sym 66369 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 66372 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 66374 soc.spimem_rdata[8]
.sym 66376 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 66378 soc.spimem_rdata[16]
.sym 66379 soc.mem_rdata[20]
.sym 66381 flash_csb_SB_LUT4_I1_O[3]
.sym 66383 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 66384 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 66387 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 66388 soc.spimemio.buffer[12]
.sym 66390 iomem_wstrb[3]
.sym 66391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66392 soc.mem_rdata[16]
.sym 66393 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66395 flash_clk_SB_LUT4_I1_I2[3]
.sym 66396 soc.mem_rdata[20]
.sym 66397 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66403 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 66404 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 66405 soc.simpleuart_reg_div_do[14]
.sym 66407 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 66408 soc.spimem_rdata[6]
.sym 66411 flash_csb_SB_LUT4_I1_O[3]
.sym 66412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 66413 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66414 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66415 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66416 soc.simpleuart_reg_div_do[15]
.sym 66417 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 66418 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66424 soc.spimemio.dout_data[2]
.sym 66425 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66427 soc.spimem_rdata[26]
.sym 66428 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66431 soc.spimemio.dout_data[7]
.sym 66434 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 66437 soc.spimemio.dout_data[2]
.sym 66442 flash_csb_SB_LUT4_I1_O[3]
.sym 66443 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 66444 soc.spimem_rdata[26]
.sym 66445 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66448 soc.simpleuart_reg_div_do[14]
.sym 66449 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66450 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66451 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66454 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66455 soc.simpleuart_reg_div_do[15]
.sym 66456 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66457 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66461 soc.spimemio.dout_data[7]
.sym 66466 flash_csb_SB_LUT4_I1_O[3]
.sym 66467 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66468 soc.spimem_rdata[6]
.sym 66469 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 66475 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66478 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 66479 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 66480 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 66481 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 66482 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 66483 clk$SB_IO_IN_$glb_clk
.sym 66485 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66486 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 66487 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 66488 soc.spimem_rdata[27]
.sym 66489 soc.spimem_rdata[25]
.sym 66490 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 66491 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 66492 soc.spimem_rdata[15]
.sym 66493 iomem_rdata_SB_DFFESR_Q_E
.sym 66495 soc.mem_rdata[25]
.sym 66497 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 66498 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 66499 soc.mem_rdata[28]
.sym 66500 soc.simpleuart_reg_div_do[30]
.sym 66501 soc.mem_rdata[26]
.sym 66504 SET_MIN$SB_IO_IN
.sym 66509 UART_RX_SB_LUT4_I1_I0[3]
.sym 66510 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 66511 soc.mem_rdata[21]
.sym 66512 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66514 soc.mem_rdata[18]
.sym 66516 flash_clk_SB_LUT4_I1_O[0]
.sym 66519 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66526 iomem_wstrb[0]
.sym 66527 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66528 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66529 soc.spimem_rdata[7]
.sym 66531 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 66534 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 66535 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66537 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66539 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 66540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66541 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 66542 flash_csb_SB_LUT4_I1_O[3]
.sym 66544 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 66545 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 66546 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 66548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 66549 soc.spimem_rdata[15]
.sym 66550 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 66552 flash_csb_SB_LUT4_I1_O[3]
.sym 66553 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 66554 soc.spimem_rdata[25]
.sym 66555 iomem_wstrb[1]
.sym 66559 iomem_wstrb[0]
.sym 66560 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66561 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 66562 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 66566 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66568 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 66571 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66572 flash_csb_SB_LUT4_I1_O[3]
.sym 66573 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66574 soc.spimem_rdata[15]
.sym 66577 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 66578 flash_csb_SB_LUT4_I1_O[3]
.sym 66579 soc.spimem_rdata[25]
.sym 66580 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66583 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 66584 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 66585 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 66586 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 66589 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66590 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 66591 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 66592 iomem_wstrb[1]
.sym 66595 flash_csb_SB_LUT4_I1_O[3]
.sym 66596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66597 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66598 soc.spimem_rdata[7]
.sym 66603 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 66604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 66605 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66606 clk$SB_IO_IN_$glb_clk
.sym 66608 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 66615 soc.spimem_rdata[12]
.sym 66620 soc.mem_rdata[23]
.sym 66621 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66622 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 66623 soc.spimemio.dout_data[1]
.sym 66624 soc.spimemio.buffer[15]
.sym 66628 soc.mem_rdata[29]
.sym 66630 soc.mem_rdata[27]
.sym 66633 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 66635 soc.mem_rdata[25]
.sym 66636 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 66637 soc.mem_rdata[24]
.sym 66638 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 66639 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 66640 soc.mem_rdata[19]
.sym 66641 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66649 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 66650 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 66651 iomem_wstrb[3]
.sym 66652 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 66653 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 66654 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66655 flash_csb_SB_LUT4_I1_O[3]
.sym 66657 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 66658 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 66659 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66660 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 66661 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 66662 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 66663 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 66665 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 66666 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66667 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66668 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 66672 iomem_wstrb[2]
.sym 66673 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 66674 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 66676 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66679 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66682 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66683 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 66684 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 66685 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 66688 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 66690 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66694 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 66695 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66696 iomem_wstrb[3]
.sym 66697 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66700 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 66701 flash_csb_SB_LUT4_I1_O[3]
.sym 66702 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 66703 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 66707 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 66709 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66712 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 66713 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 66714 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 66715 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 66718 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 66719 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 66720 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 66721 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 66724 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66725 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 66726 iomem_wstrb[2]
.sym 66727 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 66728 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66729 clk$SB_IO_IN_$glb_clk
.sym 66731 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 66732 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 66734 soc.cpu.mem_la_firstword_reg
.sym 66735 soc.cpu.last_mem_valid
.sym 66736 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66742 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 66743 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 66745 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66748 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 66749 iomem_wstrb[3]
.sym 66753 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 66755 soc.mem_rdata[22]
.sym 66756 soc.cpu.mem_la_firstword_xfer
.sym 66757 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 66758 soc.mem_rdata[17]
.sym 66759 soc.mem_rdata[22]
.sym 66760 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 66761 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 66762 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 66763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 66765 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 66773 soc.mem_rdata[20]
.sym 66775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 66776 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66778 soc.cpu.mem_rdata_q[19]
.sym 66779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 66780 soc.mem_rdata[19]
.sym 66783 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 66787 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66791 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66793 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 66800 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66801 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66802 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66806 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 66807 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66808 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66812 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66813 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66814 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66829 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66831 soc.cpu.mem_rdata_q[19]
.sym 66832 soc.mem_rdata[19]
.sym 66835 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 66836 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66837 soc.mem_rdata[19]
.sym 66838 soc.cpu.mem_rdata_q[19]
.sym 66842 soc.mem_rdata[20]
.sym 66843 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66844 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66847 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 66848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 66849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 66850 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66854 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 66855 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 66856 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 66857 soc.cpu.mem_16bit_buffer[12]
.sym 66858 soc.cpu.mem_16bit_buffer[6]
.sym 66859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 66860 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 66861 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 66872 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 66877 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 66878 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 66880 soc.mem_rdata[16]
.sym 66881 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66882 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 66887 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66888 soc.mem_rdata[20]
.sym 66889 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66898 soc.mem_rdata[25]
.sym 66900 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66902 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 66903 soc.mem_rdata[26]
.sym 66908 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 66910 soc.mem_rdata[21]
.sym 66911 soc.mem_rdata[18]
.sym 66912 soc.mem_rdata[19]
.sym 66913 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 66914 soc.mem_rdata[20]
.sym 66918 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 66919 soc.cpu.mem_16bit_buffer[4]
.sym 66922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 66926 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66931 soc.mem_rdata[20]
.sym 66936 soc.mem_rdata[26]
.sym 66941 soc.mem_rdata[25]
.sym 66949 soc.mem_rdata[21]
.sym 66952 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66953 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 66954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 66955 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 66959 soc.mem_rdata[18]
.sym 66964 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 66965 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66966 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66967 soc.cpu.mem_16bit_buffer[4]
.sym 66970 soc.mem_rdata[19]
.sym 66974 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 66975 clk$SB_IO_IN_$glb_clk
.sym 66977 soc.cpu.mem_la_firstword_xfer
.sym 66978 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[1]
.sym 66979 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 66980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 66981 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 66982 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 66983 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 66984 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66989 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 66990 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 66993 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 66996 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66998 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 66999 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67000 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67001 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 67002 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 67004 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 67005 soc.mem_valid
.sym 67006 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67007 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67008 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67009 UART_RX_SB_LUT4_I1_I0[3]
.sym 67010 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67011 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67012 UART_RX_SB_LUT4_I1_I0[3]
.sym 67020 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 67021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 67023 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 67024 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67026 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 67028 soc.mem_rdata[17]
.sym 67030 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3[1]
.sym 67032 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 67033 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 67035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67037 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67038 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67039 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[1]
.sym 67044 soc.mem_rdata[21]
.sym 67045 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 67046 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67047 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67048 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 67051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[1]
.sym 67052 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 67053 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67054 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67057 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 67058 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67059 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3[1]
.sym 67060 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67063 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67064 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 67065 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 67069 soc.mem_rdata[17]
.sym 67075 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 67076 soc.mem_rdata[21]
.sym 67077 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67078 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67081 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67082 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67083 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67084 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67087 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67088 soc.mem_rdata[17]
.sym 67089 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67090 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67093 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 67095 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 67096 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67097 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 67098 clk$SB_IO_IN_$glb_clk
.sym 67100 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 67101 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67102 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67103 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67104 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 67106 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67107 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67112 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67113 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67115 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 67116 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 67117 soc.cpu.mem_rdata_q[22]
.sym 67119 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 67120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 67122 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 67124 soc.cpu.mem_rdata_latched[1]
.sym 67125 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67126 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 67127 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67128 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 67129 soc.mem_rdata[24]
.sym 67130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 67132 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 67133 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 67134 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67135 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 67142 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 67143 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 67145 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 67146 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 67148 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 67149 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67150 soc.mem_rdata[26]
.sym 67151 soc.cpu.mem_16bit_buffer[2]
.sym 67152 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67154 soc.mem_rdata[31]
.sym 67155 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 67156 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67159 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 67160 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 67161 soc.mem_rdata[18]
.sym 67162 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 67163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 67164 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 67165 soc.cpu.mem_rdata_q[18]
.sym 67168 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 67169 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67170 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67174 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 67175 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 67176 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67177 soc.cpu.mem_16bit_buffer[2]
.sym 67180 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 67181 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 67182 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67183 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67186 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67187 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67188 soc.mem_rdata[31]
.sym 67189 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 67192 soc.cpu.mem_rdata_q[18]
.sym 67193 soc.mem_rdata[18]
.sym 67194 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67195 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67198 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 67200 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67201 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 67204 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 67205 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67206 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 67207 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 67210 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67211 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67212 soc.mem_rdata[26]
.sym 67213 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67216 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67217 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67218 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 67219 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 67223 soc.cpu.mem_rdata_q[18]
.sym 67224 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 67225 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 67226 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67227 soc.cpu.mem_rdata_q[16]
.sym 67228 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 67229 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67230 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67235 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 67237 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 67238 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67240 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67241 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 67245 soc.cpu.mem_rdata_latched[1]
.sym 67247 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67251 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67252 soc.cpu.mem_rdata_latched[1]
.sym 67253 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67254 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 67256 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 67258 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 67266 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67268 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67270 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67271 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67272 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 67273 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67274 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67275 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 67276 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 67278 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67279 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 67282 soc.mem_rdata[25]
.sym 67283 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67284 soc.mem_rdata[26]
.sym 67285 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 67288 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 67290 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 67291 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 67294 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67297 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67298 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67299 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67300 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67303 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 67304 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 67306 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67309 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67310 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 67312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 67315 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67316 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67317 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 67318 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 67321 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67322 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 67324 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 67327 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67328 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67329 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67330 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67333 soc.mem_rdata[25]
.sym 67334 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 67335 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67336 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67339 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67340 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67341 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67342 soc.mem_rdata[26]
.sym 67346 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67347 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67348 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 67349 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 67350 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67351 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 67352 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67353 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 67358 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 67360 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 67361 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67362 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 67363 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67365 soc.mem_rdata[31]
.sym 67366 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 67368 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67370 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 67371 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67372 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 67374 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67375 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67376 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 67378 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67379 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67381 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67387 soc.cpu.mem_rdata_latched[1]
.sym 67389 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 67390 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 67391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 67392 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 67394 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67395 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 67398 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 67399 soc.mem_rdata[24]
.sym 67400 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67401 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 67402 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 67403 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 67404 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 67405 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 67406 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67408 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 67411 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67412 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67413 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67414 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 67416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 67420 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 67421 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 67422 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67423 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 67427 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67428 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 67429 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 67433 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 67434 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67435 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67438 soc.mem_rdata[24]
.sym 67440 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67441 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 67444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 67445 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 67446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 67447 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67450 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67451 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 67452 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 67453 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 67456 soc.cpu.mem_rdata_latched[1]
.sym 67457 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 67458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67459 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67462 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67463 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 67465 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 67469 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 67470 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 67471 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 67472 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 67473 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 67474 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67475 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 67476 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 67481 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 67482 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67483 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 67484 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 67485 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67486 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 67487 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 67488 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67489 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 67490 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67492 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 67494 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67495 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67497 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67498 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 67499 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67500 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 67501 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67502 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67503 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67504 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 67513 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 67514 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67516 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67517 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 67518 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67519 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67521 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 67524 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67525 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67527 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 67529 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 67531 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 67535 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67536 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 67538 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 67539 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 67543 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67544 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 67545 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 67549 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 67550 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 67555 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67556 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 67557 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67558 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 67561 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 67564 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67568 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 67569 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67573 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67575 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67576 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 67579 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 67580 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 67581 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 67582 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 67585 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67586 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67587 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67592 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 67593 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67594 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 67595 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 67596 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 67597 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 67598 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67599 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67605 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 67606 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 67607 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 67609 soc.cpu.mem_rdata_q[22]
.sym 67610 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 67613 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 67615 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 67616 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 67618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 67619 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 67620 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 67621 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 67625 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 67627 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67633 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 67634 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67635 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 67636 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 67637 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67638 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67640 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 67643 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 67644 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 67647 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 67648 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67649 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67650 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67651 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 67657 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 67658 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67660 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 67662 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 67663 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 67666 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 67668 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 67669 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 67672 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67673 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 67674 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 67675 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67678 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 67679 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 67680 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 67681 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 67684 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67685 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67686 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67687 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67690 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 67692 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67696 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 67697 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 67698 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 67699 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 67702 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 67703 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67704 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67708 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 67709 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 67710 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 67711 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 67715 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 67716 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67717 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 67718 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 67719 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[1]
.sym 67720 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 67721 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67722 soc.cpu.decoded_rd[0]
.sym 67727 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 67733 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 67734 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 67735 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 67736 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67739 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67741 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 67746 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 67757 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67758 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 67759 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67761 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 67762 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67763 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67764 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 67765 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67767 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67768 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 67769 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67771 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 67772 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67773 soc.cpu.mem_rdata_latched[1]
.sym 67776 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 67777 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67778 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67779 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 67780 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 67781 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 67782 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 67789 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67791 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 67792 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 67796 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 67797 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 67798 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67801 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67802 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67804 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 67807 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 67808 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67809 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67810 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 67814 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 67816 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 67819 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67820 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 67822 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67825 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67826 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 67827 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 67831 soc.cpu.mem_rdata_latched[1]
.sym 67832 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67833 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67834 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 67841 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67842 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 67844 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 67845 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 67850 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 67851 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67853 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67854 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 67855 soc.cpu.decoded_rd[0]
.sym 67856 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 67857 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 67858 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 67870 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67879 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 67881 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67883 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 67884 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 67885 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 67888 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67889 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67893 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67898 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 67900 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 67901 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 67903 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67904 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67906 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67909 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 67918 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 67919 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 67920 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 67921 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67931 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 67932 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 67933 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 67936 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67939 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67942 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67944 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67945 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67955 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 67956 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 67957 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 67958 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67959 clk$SB_IO_IN_$glb_clk
.sym 67970 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 67973 soc.cpu.is_alu_reg_imm
.sym 67977 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 67988 COMM[0]$SB_IO_OUT
.sym 67997 SET_MIN$SB_IO_IN
.sym 68036 DBG[3]$SB_IO_OUT
.sym 68058 DBG[3]$SB_IO_OUT
.sym 68061 flash_io3_do_SB_LUT4_O_I2[0]
.sym 68062 flash_io3_do
.sym 68063 flash_io2_do_SB_LUT4_O_I2[0]
.sym 68066 flash_io1_do_SB_LUT4_O_I2[0]
.sym 68067 flash_io0_do_SB_LUT4_O_I2[0]
.sym 68068 flash_io2_do
.sym 68072 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 68073 soc.spimemio.dout_data[2]
.sym 68075 soc.spimemio.dout_data[4]
.sym 68080 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 68092 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 68095 flash_io3_oe
.sym 68104 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 68105 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 68106 soc.spimemio.dout_data[1]
.sym 68107 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68111 flash_io2_di
.sym 68112 flash_io3_di
.sym 68114 soc.spimemio.dout_data[0]
.sym 68122 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 68123 soc.spimemio.dout_data[3]
.sym 68124 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 68126 soc.spimemio.dout_data[4]
.sym 68129 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 68131 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 68133 soc.spimemio.dout_data[2]
.sym 68137 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 68138 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68139 soc.spimemio.dout_data[4]
.sym 68142 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 68143 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68144 soc.spimemio.dout_data[1]
.sym 68145 flash_io3_di
.sym 68148 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68149 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 68150 soc.spimemio.dout_data[3]
.sym 68151 soc.spimemio.dout_data[1]
.sym 68154 soc.spimemio.dout_data[2]
.sym 68155 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68156 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 68157 soc.spimemio.dout_data[0]
.sym 68160 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68161 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 68163 soc.spimemio.dout_data[2]
.sym 68166 flash_io2_di
.sym 68167 soc.spimemio.dout_data[0]
.sym 68168 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 68169 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68172 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68173 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 68175 soc.spimemio.dout_data[1]
.sym 68178 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 68179 soc.spimemio.dout_data[3]
.sym 68181 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68182 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 68183 clk$SB_IO_IN_$glb_clk
.sym 68185 flash_io2_di
.sym 68191 soc.spimemio.din_tag[0]
.sym 68193 soc.spimemio.din_tag[2]
.sym 68196 soc.spimemio.din_tag[1]
.sym 68201 soc.spimemio.dout_data[5]
.sym 68202 flash_clk_SB_LUT4_I1_I2[3]
.sym 68204 soc.spimemio.dout_data[0]
.sym 68206 iomem_wdata[27]
.sym 68208 iomem_wdata[20]
.sym 68209 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68210 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 68211 soc.spimemio.dout_data[3]
.sym 68214 flash_io3_di
.sym 68218 soc.spimemio.dout_data[2]
.sym 68221 flash_io2_oe
.sym 68224 iomem_wdata[21]
.sym 68226 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 68228 DBG[0]$SB_IO_OUT
.sym 68229 iomem_wdata[2]
.sym 68230 iomem_wdata[3]
.sym 68231 flash_io2_do_SB_LUT4_O_I2[1]
.sym 68232 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 68233 flash_io3_do_SB_LUT4_O_I2[1]
.sym 68236 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68239 flash_io2_di
.sym 68240 soc.spimemio.dout_data[5]
.sym 68243 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 68244 soc.spimemio_cfgreg_do[22]
.sym 68248 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68249 soc.spimemio.dout_data[3]
.sym 68250 soc.spimemio_cfgreg_do[21]
.sym 68253 soc.spimemio.dout_data[2]
.sym 68254 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 68255 soc.spimemio.dout_data[4]
.sym 68258 DBG[1]$SB_IO_OUT
.sym 68270 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68272 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68274 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 68277 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68280 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68282 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 68284 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 68285 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68286 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 68287 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 68288 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 68289 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 68290 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68291 soc.spimemio.rd_wait
.sym 68292 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 68293 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68296 soc.spimemio.state[8]
.sym 68299 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68300 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68301 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 68302 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68305 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 68306 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 68307 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 68308 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68311 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 68312 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68313 soc.spimemio.rd_wait
.sym 68317 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68318 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 68319 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 68320 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68323 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68324 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 68325 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 68326 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68329 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68331 soc.spimemio.state[8]
.sym 68336 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 68338 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 68346 clk$SB_IO_IN_$glb_clk
.sym 68348 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68349 soc.spimemio.xfer.xfer_tag[1]
.sym 68351 soc.spimemio.xfer.xfer_tag[2]
.sym 68355 soc.spimemio.xfer.xfer_tag[0]
.sym 68357 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 68358 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 68363 iomem_wdata[16]
.sym 68364 iomem_addr[2]
.sym 68366 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68367 iomem_addr[2]
.sym 68368 iomem_addr[4]
.sym 68370 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68372 iomem_wdata[22]
.sym 68373 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68374 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 68376 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 68379 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 68380 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 68381 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68389 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 68394 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 68395 soc.spimemio.din_ddr
.sym 68400 soc.spimemio.din_ddr_SB_LUT4_I0_I3[3]
.sym 68402 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 68403 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 68405 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68406 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 68407 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 68410 soc.spimemio_cfgreg_do[22]
.sym 68415 soc.spimemio_cfgreg_do[21]
.sym 68418 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68434 soc.spimemio.din_ddr_SB_LUT4_I0_I3[3]
.sym 68435 soc.spimemio_cfgreg_do[21]
.sym 68436 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 68437 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 68454 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 68455 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68458 soc.spimemio.din_ddr
.sym 68459 soc.spimemio_cfgreg_do[22]
.sym 68460 soc.spimemio.din_ddr_SB_LUT4_I0_I3[3]
.sym 68461 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 68464 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 68465 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 68466 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 68467 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68469 clk$SB_IO_IN_$glb_clk
.sym 68470 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 68471 soc.spimemio.dout_tag[2]
.sym 68472 soc.spimemio.state[7]
.sym 68473 soc.spimemio.dout_tag[1]
.sym 68474 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[2]
.sym 68475 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 68476 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68477 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 68478 soc.spimemio.state[0]
.sym 68482 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 68483 soc.spimemio.dout_data[4]
.sym 68484 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 68486 iomem_wdata[28]
.sym 68488 iomem_wdata[19]
.sym 68489 soc.spimemio.dout_data[2]
.sym 68490 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 68491 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 68492 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 68493 soc.spimemio.dout_data[5]
.sym 68494 iomem_wdata[18]
.sym 68495 UART_RX_SB_LUT4_I1_I0[3]
.sym 68496 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 68497 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 68498 flash_io2_oe
.sym 68503 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 68504 soc.spimemio.dout_data[2]
.sym 68505 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68506 iomem_wdata[21]
.sym 68516 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 68520 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68528 soc.spimemio.dout_tag[2]
.sym 68529 soc.spimemio.state[7]
.sym 68533 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68538 soc.spimemio.dout_tag[1]
.sym 68539 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 68540 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 68541 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 68542 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 68545 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 68547 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 68551 soc.spimemio.dout_tag[1]
.sym 68552 soc.spimemio.dout_tag[2]
.sym 68553 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 68554 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 68557 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 68559 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 68560 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 68563 soc.spimemio.dout_tag[1]
.sym 68564 soc.spimemio.dout_tag[2]
.sym 68565 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 68570 soc.spimemio.state[7]
.sym 68571 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 68572 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68575 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 68576 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 68578 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 68581 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 68583 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 68587 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68590 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 68592 clk$SB_IO_IN_$glb_clk
.sym 68593 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 68594 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68597 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68600 soc.spimemio.buffer[11]
.sym 68601 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 68606 UART_RX$SB_IO_IN
.sym 68608 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 68610 iomem_addr[7]
.sym 68611 iomem_addr[13]
.sym 68612 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 68616 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 68618 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 68619 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68620 iomem_addr[5]
.sym 68622 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 68623 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 68625 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 68627 flash_io2_di
.sym 68628 soc.spimemio.xfer_clk
.sym 68629 iomem_wdata[9]
.sym 68637 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 68648 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 68651 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68656 $PACKER_VCC_NET
.sym 68657 soc.spimemio_cfgreg_do[20]
.sym 68659 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 68680 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 68681 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 68682 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68699 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68700 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 68701 soc.spimemio_cfgreg_do[20]
.sym 68707 $PACKER_VCC_NET
.sym 68714 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 68715 clk$SB_IO_IN_$glb_clk
.sym 68716 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 68717 soc.spimemio.xfer.dummy_count[0]
.sym 68718 soc.spimemio.xfer.dummy_count[1]
.sym 68720 soc.spimemio.xfer.dummy_count[2]
.sym 68721 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 68722 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 68723 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 68724 soc.spimemio.xfer.dummy_count[3]
.sym 68727 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 68730 iomem_wdata[30]
.sym 68731 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68732 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68734 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 68739 iomem_addr[14]
.sym 68740 iomem_wdata[5]
.sym 68742 soc.spimemio.dout_data[3]
.sym 68746 soc.spimemio_cfgreg_do[16]
.sym 68747 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 68750 soc.spimemio.dout_data[2]
.sym 68751 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 68758 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68759 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 68761 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 68762 soc.spimemio_cfgreg_do[16]
.sym 68763 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 68764 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 68766 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68767 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 68769 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 68771 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 68772 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 68773 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2[2]
.sym 68774 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I0_I2[2]
.sym 68776 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2[1]
.sym 68777 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I0_I2[3]
.sym 68778 iomem_addr[10]
.sym 68779 iomem_addr[2]
.sym 68780 iomem_addr[5]
.sym 68782 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 68784 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 68787 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68791 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68792 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 68793 soc.spimemio_cfgreg_do[16]
.sym 68794 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 68803 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I0_I2[2]
.sym 68804 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I0_I2[3]
.sym 68805 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 68806 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 68809 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68810 iomem_addr[5]
.sym 68811 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 68812 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68815 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2[1]
.sym 68817 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2[2]
.sym 68818 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 68827 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68828 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 68829 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68830 iomem_addr[2]
.sym 68833 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 68834 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 68835 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 68836 iomem_addr[10]
.sym 68837 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 68838 clk$SB_IO_IN_$glb_clk
.sym 68839 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 68841 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 68842 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 68843 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 68845 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 68847 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68851 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 68852 iomem_addr[4]
.sym 68853 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 68858 iomem_wdata[26]
.sym 68860 iomem_addr[3]
.sym 68862 iomem_addr[9]
.sym 68863 iomem_wdata[31]
.sym 68864 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 68866 soc.simpleuart.recv_divcnt[1]
.sym 68867 soc.spimemio.din_data[1]
.sym 68868 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 68870 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 68871 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 68872 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 68873 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68874 soc.simpleuart.send_divcnt[0]
.sym 68881 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 68882 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 68885 soc.simpleuart.recv_divcnt[8]
.sym 68886 soc.simpleuart.recv_divcnt[7]
.sym 68887 soc.simpleuart_reg_div_do[14]
.sym 68889 soc.simpleuart.recv_divcnt[11]
.sym 68890 iomem_wdata[8]
.sym 68891 soc.simpleuart_reg_div_do[11]
.sym 68892 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 68894 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 68896 iomem_wdata[11]
.sym 68899 iomem_wdata[9]
.sym 68901 soc.simpleuart.recv_divcnt[14]
.sym 68902 soc.simpleuart_reg_div_do[7]
.sym 68907 soc.simpleuart_reg_div_do[3]
.sym 68909 soc.simpleuart_reg_div_do[2]
.sym 68914 iomem_wdata[8]
.sym 68920 soc.simpleuart_reg_div_do[11]
.sym 68921 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 68922 soc.simpleuart.recv_divcnt[11]
.sym 68923 soc.simpleuart.recv_divcnt[8]
.sym 68928 iomem_wdata[11]
.sym 68934 soc.simpleuart_reg_div_do[3]
.sym 68938 iomem_wdata[9]
.sym 68944 soc.simpleuart.recv_divcnt[7]
.sym 68945 soc.simpleuart.recv_divcnt[14]
.sym 68946 soc.simpleuart_reg_div_do[7]
.sym 68947 soc.simpleuart_reg_div_do[14]
.sym 68951 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 68952 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 68958 soc.simpleuart_reg_div_do[2]
.sym 68960 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 68961 clk$SB_IO_IN_$glb_clk
.sym 68962 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 68964 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 68967 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 68969 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 68970 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 68974 soc.spimemio.dout_data[2]
.sym 68976 iomem_addr[5]
.sym 68980 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68981 soc.simpleuart.recv_divcnt[8]
.sym 68983 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68985 iomem_addr[11]
.sym 68987 soc.simpleuart_reg_div_do[12]
.sym 68988 soc.simpleuart_reg_div_do[11]
.sym 68989 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 68990 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 68991 soc.simpleuart.recv_divcnt[12]
.sym 68992 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 68993 iomem_wdata[10]
.sym 68996 soc.simpleuart_reg_div_do[23]
.sym 68997 soc.simpleuart_reg_div_do[12]
.sym 68998 UART_RX_SB_LUT4_I1_I0[3]
.sym 69004 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 69008 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 69020 soc.simpleuart_reg_div_do[7]
.sym 69023 soc.simpleuart_reg_div_do[1]
.sym 69028 soc.simpleuart_reg_div_do[14]
.sym 69029 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 69032 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 69035 soc.simpleuart_reg_div_do[6]
.sym 69037 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 69045 soc.simpleuart_reg_div_do[14]
.sym 69050 soc.simpleuart_reg_div_do[1]
.sym 69056 soc.simpleuart_reg_div_do[6]
.sym 69062 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 69068 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 69075 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 69080 soc.simpleuart_reg_div_do[7]
.sym 69086 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 69087 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 69088 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 69089 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 69090 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 69091 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 69092 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 69093 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 69096 soc.spimemio.dout_data[4]
.sym 69099 iomem_addr[10]
.sym 69102 soc.spimemio_cfgreg_do[22]
.sym 69103 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[13]
.sym 69106 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 69108 iomem_addr[15]
.sym 69109 iomem_addr[12]
.sym 69110 soc.simpleuart.recv_divcnt[16]
.sym 69111 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 69112 soc.simpleuart.recv_divcnt[17]
.sym 69114 soc.simpleuart_reg_div_do[13]
.sym 69116 soc.simpleuart.send_divcnt[19]
.sym 69117 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[18]
.sym 69120 flash_io2_di
.sym 69132 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 69134 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 69137 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 69138 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 69139 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 69140 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 69142 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 69143 soc.simpleuart.send_divcnt[1]
.sym 69145 soc.simpleuart.send_divcnt[7]
.sym 69146 soc.simpleuart.send_divcnt[0]
.sym 69147 soc.simpleuart.send_divcnt[3]
.sym 69150 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 69151 soc.simpleuart.send_divcnt[2]
.sym 69156 soc.simpleuart.send_divcnt[4]
.sym 69157 soc.simpleuart.send_divcnt[6]
.sym 69158 soc.simpleuart.send_divcnt[5]
.sym 69159 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 69161 soc.simpleuart.send_divcnt[0]
.sym 69162 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 69165 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 69167 soc.simpleuart.send_divcnt[1]
.sym 69168 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 69171 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 69173 soc.simpleuart.send_divcnt[2]
.sym 69174 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 69177 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 69179 soc.simpleuart.send_divcnt[3]
.sym 69180 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 69183 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[4]
.sym 69185 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 69186 soc.simpleuart.send_divcnt[4]
.sym 69189 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[5]
.sym 69191 soc.simpleuart.send_divcnt[5]
.sym 69192 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 69195 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[6]
.sym 69197 soc.simpleuart.send_divcnt[6]
.sym 69198 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 69201 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[7]
.sym 69203 soc.simpleuart.send_divcnt[7]
.sym 69204 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 69209 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.sym 69210 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 69211 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 69212 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 69213 soc.simpleuart_reg_div_do[23]
.sym 69214 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 69215 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 69216 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 69222 soc.simpleuart.recv_divcnt[2]
.sym 69224 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 69226 soc.simpleuart.recv_divcnt[3]
.sym 69228 iomem_addr[6]
.sym 69230 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 69232 soc.simpleuart.recv_divcnt[6]
.sym 69234 soc.spimemio.dout_data[3]
.sym 69235 soc.spimemio.rd_valid_SB_LUT4_I2_O[3]
.sym 69236 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 69237 soc.simpleuart_reg_div_do[29]
.sym 69238 soc.simpleuart.recv_divcnt[30]
.sym 69239 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 69240 soc.simpleuart_reg_div_do[17]
.sym 69241 soc.simpleuart_reg_div_do[20]
.sym 69242 soc.simpleuart.send_divcnt[4]
.sym 69243 soc.spimemio.dout_data[2]
.sym 69244 soc.simpleuart.send_divcnt[5]
.sym 69245 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[7]
.sym 69250 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 69254 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 69258 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 69260 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[14]
.sym 69262 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 69264 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[15]
.sym 69266 soc.simpleuart.send_divcnt[14]
.sym 69268 soc.simpleuart.send_divcnt[15]
.sym 69269 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[13]
.sym 69271 soc.simpleuart.send_divcnt[8]
.sym 69273 soc.simpleuart.send_divcnt[9]
.sym 69275 soc.simpleuart.send_divcnt[10]
.sym 69277 soc.simpleuart.send_divcnt[11]
.sym 69279 soc.simpleuart.send_divcnt[12]
.sym 69280 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 69281 soc.simpleuart.send_divcnt[13]
.sym 69282 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[8]
.sym 69284 soc.simpleuart.send_divcnt[8]
.sym 69285 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 69288 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[9]
.sym 69290 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 69291 soc.simpleuart.send_divcnt[9]
.sym 69294 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[10]
.sym 69296 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 69297 soc.simpleuart.send_divcnt[10]
.sym 69300 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[11]
.sym 69302 soc.simpleuart.send_divcnt[11]
.sym 69303 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 69306 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[12]
.sym 69308 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 69309 soc.simpleuart.send_divcnt[12]
.sym 69312 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[13]
.sym 69314 soc.simpleuart.send_divcnt[13]
.sym 69315 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[13]
.sym 69318 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[14]
.sym 69320 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[14]
.sym 69321 soc.simpleuart.send_divcnt[14]
.sym 69324 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[15]
.sym 69326 soc.simpleuart.send_divcnt[15]
.sym 69327 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[15]
.sym 69332 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 69333 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 69334 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[17]
.sym 69335 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 69336 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[20]
.sym 69337 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[23]
.sym 69338 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[19]
.sym 69339 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[16]
.sym 69343 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69345 soc.mem_valid
.sym 69347 soc.simpleuart.recv_divcnt[15]
.sym 69348 iomem_wdata[23]
.sym 69349 soc.simpleuart.recv_divcnt[3]
.sym 69350 iomem_wdata[23]
.sym 69353 soc.mem_valid
.sym 69355 soc.simpleuart.recv_divcnt[14]
.sym 69357 soc.simpleuart.send_divcnt[8]
.sym 69358 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 69359 soc.simpleuart.send_divcnt[9]
.sym 69360 soc.simpleuart.send_divcnt[22]
.sym 69361 soc.simpleuart.send_divcnt[10]
.sym 69362 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 69363 soc.simpleuart.send_divcnt[11]
.sym 69364 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 69365 soc.simpleuart.send_divcnt[12]
.sym 69366 soc.simpleuart.send_divcnt[0]
.sym 69367 soc.simpleuart.send_divcnt[13]
.sym 69368 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[15]
.sym 69374 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[19]
.sym 69383 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[21]
.sym 69386 soc.simpleuart.send_divcnt[22]
.sym 69387 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[18]
.sym 69388 soc.simpleuart.send_divcnt[19]
.sym 69389 soc.simpleuart.send_divcnt[23]
.sym 69391 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[17]
.sym 69394 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[23]
.sym 69395 soc.simpleuart.send_divcnt[21]
.sym 69396 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[22]
.sym 69398 soc.simpleuart.send_divcnt[18]
.sym 69399 soc.simpleuart.send_divcnt[16]
.sym 69401 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[20]
.sym 69402 soc.simpleuart.send_divcnt[20]
.sym 69403 soc.simpleuart.send_divcnt[17]
.sym 69404 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[16]
.sym 69405 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[16]
.sym 69407 soc.simpleuart.send_divcnt[16]
.sym 69408 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[16]
.sym 69411 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[17]
.sym 69413 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[17]
.sym 69414 soc.simpleuart.send_divcnt[17]
.sym 69417 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[18]
.sym 69419 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[18]
.sym 69420 soc.simpleuart.send_divcnt[18]
.sym 69423 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[19]
.sym 69425 soc.simpleuart.send_divcnt[19]
.sym 69426 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[19]
.sym 69429 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[20]
.sym 69431 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[20]
.sym 69432 soc.simpleuart.send_divcnt[20]
.sym 69435 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[21]
.sym 69437 soc.simpleuart.send_divcnt[21]
.sym 69438 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[21]
.sym 69441 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[22]
.sym 69443 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[22]
.sym 69444 soc.simpleuart.send_divcnt[22]
.sym 69447 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[23]
.sym 69449 soc.simpleuart.send_divcnt[23]
.sym 69450 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[23]
.sym 69456 soc.simpleuart.send_divcnt[1]
.sym 69457 soc.simpleuart.send_divcnt[2]
.sym 69458 soc.simpleuart.send_divcnt[3]
.sym 69459 soc.simpleuart.send_divcnt[4]
.sym 69460 soc.simpleuart.send_divcnt[5]
.sym 69461 soc.simpleuart.send_divcnt[6]
.sym 69462 soc.simpleuart.send_divcnt[7]
.sym 69466 soc.cpu.mem_la_firstword_xfer
.sym 69468 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[19]
.sym 69469 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[21]
.sym 69470 soc.simpleuart.recv_divcnt[23]
.sym 69472 soc.simpleuart.recv_divcnt[19]
.sym 69473 soc.simpleuart_reg_div_do[16]
.sym 69474 soc.simpleuart.recv_divcnt[20]
.sym 69476 soc.simpleuart.recv_divcnt[21]
.sym 69478 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[17]
.sym 69479 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 69480 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 69481 soc.simpleuart.send_divcnt[21]
.sym 69482 soc.simpleuart_reg_div_do[12]
.sym 69483 soc.simpleuart.send_divcnt[28]
.sym 69484 soc.simpleuart.send_divcnt[18]
.sym 69485 soc.simpleuart_reg_div_do[12]
.sym 69486 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 69488 soc.simpleuart.send_divcnt[20]
.sym 69489 soc.simpleuart_reg_div_do[23]
.sym 69490 soc.simpleuart_reg_div_do[18]
.sym 69491 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[23]
.sym 69497 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[26]
.sym 69498 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[24]
.sym 69499 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[27]
.sym 69501 soc.simpleuart.send_divcnt[28]
.sym 69502 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[30]
.sym 69509 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[25]
.sym 69512 soc.simpleuart.send_divcnt[31]
.sym 69513 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[31]
.sym 69514 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[28]
.sym 69517 soc.simpleuart.send_divcnt[24]
.sym 69519 soc.simpleuart.send_divcnt[25]
.sym 69521 soc.simpleuart.send_divcnt[26]
.sym 69523 soc.simpleuart.send_divcnt[27]
.sym 69524 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[29]
.sym 69526 soc.simpleuart.send_divcnt[30]
.sym 69527 soc.simpleuart.send_divcnt[29]
.sym 69528 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[24]
.sym 69530 soc.simpleuart.send_divcnt[24]
.sym 69531 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[24]
.sym 69534 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[25]
.sym 69536 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[25]
.sym 69537 soc.simpleuart.send_divcnt[25]
.sym 69540 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[26]
.sym 69542 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[26]
.sym 69543 soc.simpleuart.send_divcnt[26]
.sym 69546 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[27]
.sym 69548 soc.simpleuart.send_divcnt[27]
.sym 69549 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[27]
.sym 69552 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[28]
.sym 69554 soc.simpleuart.send_divcnt[28]
.sym 69555 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[28]
.sym 69558 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[29]
.sym 69560 soc.simpleuart.send_divcnt[29]
.sym 69561 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[29]
.sym 69564 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[30]
.sym 69566 soc.simpleuart.send_divcnt[30]
.sym 69567 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[30]
.sym 69570 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[31]
.sym 69572 soc.simpleuart.send_divcnt[31]
.sym 69573 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[31]
.sym 69578 soc.simpleuart.send_divcnt[8]
.sym 69579 soc.simpleuart.send_divcnt[9]
.sym 69580 soc.simpleuart.send_divcnt[10]
.sym 69581 soc.simpleuart.send_divcnt[11]
.sym 69582 soc.simpleuart.send_divcnt[12]
.sym 69583 soc.simpleuart.send_divcnt[13]
.sym 69584 soc.simpleuart.send_divcnt[14]
.sym 69585 soc.simpleuart.send_divcnt[15]
.sym 69588 soc.mem_rdata[20]
.sym 69591 soc.simpleuart.send_divcnt[6]
.sym 69593 soc.simpleuart.recv_divcnt[31]
.sym 69595 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 69597 soc.simpleuart.recv_divcnt[28]
.sym 69602 soc.simpleuart.send_divcnt[2]
.sym 69603 soc.simpleuart.send_divcnt[24]
.sym 69605 soc.simpleuart.send_divcnt[25]
.sym 69607 soc.simpleuart.send_divcnt[26]
.sym 69608 flash_io2_di
.sym 69609 soc.simpleuart.send_divcnt[27]
.sym 69610 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 69611 soc.simpleuart_reg_div_do[13]
.sym 69612 soc.simpleuart.send_divcnt[19]
.sym 69613 soc.simpleuart.send_divcnt[29]
.sym 69614 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[31]
.sym 69619 soc.simpleuart_reg_div_do[7]
.sym 69622 soc.simpleuart_reg_div_do[30]
.sym 69623 soc.simpleuart_reg_div_do[11]
.sym 69624 soc.simpleuart.send_divcnt[5]
.sym 69625 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 69626 soc.simpleuart.send_divcnt[7]
.sym 69628 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 69629 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 69631 soc.simpleuart.send_divcnt[4]
.sym 69632 soc.simpleuart.send_divcnt[5]
.sym 69635 soc.simpleuart.send_divcnt[16]
.sym 69636 soc.simpleuart.send_divcnt[17]
.sym 69638 soc.simpleuart.send_divcnt[19]
.sym 69639 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 69641 soc.simpleuart_reg_div_do[17]
.sym 69643 soc.simpleuart_reg_div_do[14]
.sym 69646 soc.simpleuart.send_divcnt[11]
.sym 69647 soc.simpleuart_reg_div_do[16]
.sym 69648 soc.simpleuart.send_divcnt[0]
.sym 69649 soc.simpleuart.send_divcnt[14]
.sym 69652 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 69655 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[31]
.sym 69658 soc.simpleuart.send_divcnt[7]
.sym 69659 soc.simpleuart_reg_div_do[7]
.sym 69660 soc.simpleuart.send_divcnt[5]
.sym 69661 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 69664 soc.simpleuart_reg_div_do[17]
.sym 69665 soc.simpleuart.send_divcnt[17]
.sym 69666 soc.simpleuart.send_divcnt[16]
.sym 69667 soc.simpleuart_reg_div_do[16]
.sym 69670 soc.simpleuart_reg_div_do[14]
.sym 69671 soc.simpleuart_reg_div_do[11]
.sym 69672 soc.simpleuart.send_divcnt[14]
.sym 69673 soc.simpleuart.send_divcnt[11]
.sym 69676 soc.simpleuart_reg_div_do[17]
.sym 69677 soc.simpleuart.send_divcnt[19]
.sym 69678 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 69679 soc.simpleuart.send_divcnt[17]
.sym 69685 soc.simpleuart.send_divcnt[0]
.sym 69691 soc.simpleuart_reg_div_do[30]
.sym 69694 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 69695 soc.simpleuart.send_divcnt[5]
.sym 69696 soc.simpleuart.send_divcnt[4]
.sym 69697 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 69699 clk$SB_IO_IN_$glb_clk
.sym 69700 UART_TX_SB_DFFESS_Q_E_$glb_sr
.sym 69701 soc.simpleuart.send_divcnt[16]
.sym 69702 soc.simpleuart.send_divcnt[17]
.sym 69703 soc.simpleuart.send_divcnt[18]
.sym 69704 soc.simpleuart.send_divcnt[19]
.sym 69705 soc.simpleuart.send_divcnt[20]
.sym 69706 soc.simpleuart.send_divcnt[21]
.sym 69707 soc.simpleuart.send_divcnt[22]
.sym 69708 soc.simpleuart.send_divcnt[23]
.sym 69712 flash_csb_SB_LUT4_I1_O[3]
.sym 69715 flash_clk$SB_IO_OUT
.sym 69722 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 69727 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 69728 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 69731 soc.spimemio.dout_data[2]
.sym 69732 soc.spimemio.rd_valid_SB_LUT4_I2_O[3]
.sym 69733 soc.simpleuart_reg_div_do[29]
.sym 69734 soc.spimemio.dout_data[3]
.sym 69742 soc.simpleuart.send_divcnt[8]
.sym 69743 soc.simpleuart_reg_div_do[28]
.sym 69744 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 69745 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 69746 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 69747 soc.simpleuart_reg_div_do[2]
.sym 69748 soc.simpleuart_reg_div_do[15]
.sym 69749 soc.simpleuart.send_divcnt[15]
.sym 69750 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 69751 soc.simpleuart.send_divcnt[9]
.sym 69752 soc.simpleuart_reg_div_do[12]
.sym 69753 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 69754 soc.simpleuart.send_divcnt[12]
.sym 69755 soc.simpleuart.send_divcnt[13]
.sym 69756 iomem_wdata[29]
.sym 69757 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 69758 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 69759 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 69760 soc.simpleuart_reg_div_do[18]
.sym 69761 soc.simpleuart_reg_div_do[23]
.sym 69762 soc.simpleuart.send_divcnt[2]
.sym 69763 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 69765 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 69768 soc.simpleuart.send_divcnt[18]
.sym 69769 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 69770 soc.simpleuart.send_divcnt[28]
.sym 69771 soc.simpleuart_reg_div_do[13]
.sym 69772 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 69773 soc.simpleuart.send_divcnt[23]
.sym 69778 iomem_wdata[29]
.sym 69781 soc.simpleuart_reg_div_do[23]
.sym 69782 soc.simpleuart.send_divcnt[9]
.sym 69783 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 69784 soc.simpleuart.send_divcnt[23]
.sym 69787 soc.simpleuart.send_divcnt[13]
.sym 69788 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 69789 soc.simpleuart_reg_div_do[13]
.sym 69790 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 69793 soc.simpleuart_reg_div_do[2]
.sym 69794 soc.simpleuart.send_divcnt[2]
.sym 69795 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 69796 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 69799 soc.simpleuart.send_divcnt[8]
.sym 69800 soc.simpleuart_reg_div_do[28]
.sym 69801 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 69802 soc.simpleuart.send_divcnt[28]
.sym 69805 soc.simpleuart_reg_div_do[12]
.sym 69807 soc.simpleuart.send_divcnt[12]
.sym 69808 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 69811 soc.simpleuart_reg_div_do[18]
.sym 69812 soc.simpleuart.send_divcnt[15]
.sym 69813 soc.simpleuart_reg_div_do[15]
.sym 69814 soc.simpleuart.send_divcnt[18]
.sym 69817 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 69818 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 69819 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 69820 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 69821 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 69822 clk$SB_IO_IN_$glb_clk
.sym 69823 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 69824 soc.simpleuart.send_divcnt[24]
.sym 69825 soc.simpleuart.send_divcnt[25]
.sym 69826 soc.simpleuart.send_divcnt[26]
.sym 69827 soc.simpleuart.send_divcnt[27]
.sym 69828 soc.simpleuart.send_divcnt[28]
.sym 69829 soc.simpleuart.send_divcnt[29]
.sym 69830 soc.simpleuart.send_divcnt[30]
.sym 69831 soc.simpleuart.send_divcnt[31]
.sym 69835 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 69838 soc.mem_valid
.sym 69848 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 69849 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 69850 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 69852 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 69853 soc.mem_rdata[24]
.sym 69854 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 69855 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 69856 soc.simpleuart.send_divcnt[22]
.sym 69857 soc.simpleuart.recv_buf_valid
.sym 69858 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 69865 soc.simpleuart_reg_div_do[29]
.sym 69866 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69867 soc.simpleuart_reg_div_do[26]
.sym 69869 soc.simpleuart_reg_div_do[25]
.sym 69870 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 69871 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69872 soc.simpleuart_reg_div_do[6]
.sym 69873 soc.simpleuart_reg_div_do[31]
.sym 69874 soc.simpleuart_reg_div_do[24]
.sym 69875 soc.simpleuart.send_divcnt[6]
.sym 69876 soc.simpleuart_reg_div_do[30]
.sym 69877 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 69879 soc.spimemio.buffer[5]
.sym 69881 soc.simpleuart.send_divcnt[24]
.sym 69882 soc.simpleuart.send_divcnt[25]
.sym 69883 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 69886 soc.simpleuart.send_divcnt[29]
.sym 69889 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 69890 soc.spimem_rdata[5]
.sym 69891 soc.simpleuart.send_divcnt[26]
.sym 69892 soc.simpleuart.send_divcnt[27]
.sym 69895 soc.simpleuart.send_divcnt[30]
.sym 69896 soc.simpleuart.send_divcnt[31]
.sym 69898 soc.simpleuart_reg_div_do[30]
.sym 69899 soc.simpleuart.send_divcnt[30]
.sym 69900 soc.simpleuart.send_divcnt[27]
.sym 69901 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 69906 soc.spimemio.buffer[5]
.sym 69911 soc.simpleuart.send_divcnt[25]
.sym 69912 soc.simpleuart_reg_div_do[25]
.sym 69913 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 69916 soc.simpleuart_reg_div_do[31]
.sym 69917 soc.simpleuart_reg_div_do[26]
.sym 69918 soc.simpleuart.send_divcnt[26]
.sym 69919 soc.simpleuart.send_divcnt[31]
.sym 69922 soc.simpleuart.send_divcnt[24]
.sym 69923 soc.simpleuart.send_divcnt[6]
.sym 69924 soc.simpleuart_reg_div_do[24]
.sym 69925 soc.simpleuart_reg_div_do[6]
.sym 69929 soc.spimem_rdata[5]
.sym 69930 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69931 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69934 soc.simpleuart_reg_div_do[29]
.sym 69935 soc.simpleuart.send_divcnt[29]
.sym 69936 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 69940 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69941 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69942 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 69944 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 69945 clk$SB_IO_IN_$glb_clk
.sym 69947 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 69948 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 69949 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 69950 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 69951 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 69952 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 69953 soc.spimem_rdata[2]
.sym 69954 soc.spimem_rdata[18]
.sym 69957 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69958 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 69960 soc.simpleuart_reg_div_do[24]
.sym 69962 soc.simpleuart_reg_div_do[30]
.sym 69964 soc.spimemio.dout_data[7]
.sym 69967 soc.spimemio.buffer[5]
.sym 69968 soc.mem_valid
.sym 69969 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 69972 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 69974 soc.mem_rdata[20]
.sym 69975 soc.simpleuart.send_divcnt[28]
.sym 69976 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69977 soc.simpleuart_reg_div_do[12]
.sym 69978 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 69979 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69980 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 69981 UART_RX_SB_LUT4_I1_I0[3]
.sym 69982 soc.simpleuart_reg_div_do[28]
.sym 69988 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 69989 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69990 soc.spimem_rdata[24]
.sym 69994 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69995 soc.simpleuart_reg_div_do[12]
.sym 69996 flash_csb_SB_LUT4_I1_O[3]
.sym 69998 soc.spimemio.dout_data[0]
.sym 69999 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 70000 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70001 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 70002 soc.spimemio.rd_valid_SB_LUT4_I2_O[3]
.sym 70003 soc.spimem_rdata[21]
.sym 70004 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 70005 soc.spimemio.valid_SB_LUT4_O_I2[0]
.sym 70006 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70007 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 70008 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 70009 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 70010 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 70012 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 70013 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 70014 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 70015 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 70018 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 70019 soc.spimem_rdata[18]
.sym 70021 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 70022 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 70023 soc.spimem_rdata[24]
.sym 70024 flash_csb_SB_LUT4_I1_O[3]
.sym 70027 soc.spimemio.valid_SB_LUT4_O_I2[0]
.sym 70028 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 70029 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 70030 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 70034 soc.spimemio.dout_data[0]
.sym 70039 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70040 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70041 soc.simpleuart_reg_div_do[12]
.sym 70042 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 70045 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 70046 flash_csb_SB_LUT4_I1_O[3]
.sym 70047 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 70048 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 70051 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 70053 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 70054 soc.spimem_rdata[18]
.sym 70057 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 70058 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 70059 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 70060 soc.spimemio.rd_valid_SB_LUT4_I2_O[3]
.sym 70063 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 70064 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 70065 flash_csb_SB_LUT4_I1_O[3]
.sym 70066 soc.spimem_rdata[21]
.sym 70067 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 70068 clk$SB_IO_IN_$glb_clk
.sym 70070 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 70071 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 70072 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 70074 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 70075 iomem_ready
.sym 70076 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1[1]
.sym 70077 flash_clk_SB_LUT4_I1_O[2]
.sym 70081 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70084 iomem_wstrb[3]
.sym 70085 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 70091 soc.spimem_rdata[21]
.sym 70092 soc.simpleuart_reg_div_do[24]
.sym 70094 RESET$SB_IO_IN
.sym 70096 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 70097 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 70098 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 70099 soc.mem_rdata[22]
.sym 70100 soc.mem_rdata[28]
.sym 70102 flash_csb_SB_LUT4_I1_O[3]
.sym 70103 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 70111 soc.mem_valid
.sym 70112 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70113 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 70115 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 70117 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 70118 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 70119 flash_csb_SB_LUT4_I1_O[3]
.sym 70120 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 70121 iomem_ready_SB_LUT4_I3_I1[6]
.sym 70122 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 70124 soc.spimem_rdata[8]
.sym 70125 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 70127 soc.simpleuart.recv_buf_valid
.sym 70128 soc.spimem_rdata[1]
.sym 70129 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 70132 iomem_ready
.sym 70133 soc.spimemio.dout_data[4]
.sym 70135 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 70138 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 70139 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 70140 flash_clk_SB_LUT4_I1_I2[3]
.sym 70142 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 70144 soc.mem_valid
.sym 70145 iomem_ready_SB_LUT4_I3_I1[6]
.sym 70147 iomem_ready
.sym 70150 flash_csb_SB_LUT4_I1_O[3]
.sym 70151 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 70152 soc.spimem_rdata[1]
.sym 70153 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 70157 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70158 soc.spimem_rdata[8]
.sym 70159 flash_csb_SB_LUT4_I1_O[3]
.sym 70163 soc.spimemio.dout_data[4]
.sym 70168 soc.simpleuart.recv_buf_valid
.sym 70170 flash_clk_SB_LUT4_I1_I2[3]
.sym 70171 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 70174 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 70175 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 70176 flash_csb_SB_LUT4_I1_O[3]
.sym 70177 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 70180 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 70181 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 70182 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 70186 flash_csb_SB_LUT4_I1_O[3]
.sym 70187 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 70188 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 70189 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 70190 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 70191 clk$SB_IO_IN_$glb_clk
.sym 70193 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 70194 soc.mem_rdata[28]
.sym 70195 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 70196 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 70197 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 70198 iomem_rdata[0]
.sym 70199 iomem_rdata_SB_DFFESR_Q_E
.sym 70200 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 70203 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 70206 soc.spimem_rdata[20]
.sym 70207 iomem_ready_SB_LUT4_I3_I1[6]
.sym 70208 soc.spimem_rdata[4]
.sym 70209 soc.mem_valid
.sym 70213 UART_RX_SB_LUT4_I1_I0[3]
.sym 70215 soc.mem_valid
.sym 70219 soc.mem_rdata[29]
.sym 70220 soc.mem_rdata[31]
.sym 70221 soc.simpleuart_reg_div_do[29]
.sym 70225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1[1]
.sym 70226 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 70227 soc.spimemio.dout_data[3]
.sym 70228 soc.mem_rdata[28]
.sym 70234 SET_MIN$SB_IO_IN
.sym 70236 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 70238 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70240 flash_clk_SB_LUT4_I1_O[3]
.sym 70241 flash_clk_SB_LUT4_I1_O[2]
.sym 70242 flash_csb_SB_LUT4_I1_O[3]
.sym 70244 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 70245 iomem_rdata_SB_DFFESR_Q_E
.sym 70246 soc.simpleuart_reg_div_do[25]
.sym 70247 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 70249 soc.simpleuart_reg_div_do[13]
.sym 70251 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70252 iomem_rdata[4]
.sym 70253 flash_clk_SB_LUT4_I1_O[0]
.sym 70254 RESET$SB_IO_IN
.sym 70255 iomem_rdata[1]
.sym 70259 flash_clk_SB_LUT4_I1_O[1]
.sym 70262 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 70263 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 70267 flash_clk_SB_LUT4_I1_O[3]
.sym 70268 flash_clk_SB_LUT4_I1_O[0]
.sym 70269 flash_clk_SB_LUT4_I1_O[1]
.sym 70270 flash_clk_SB_LUT4_I1_O[2]
.sym 70273 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 70276 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 70281 SET_MIN$SB_IO_IN
.sym 70288 RESET$SB_IO_IN
.sym 70291 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 70293 soc.simpleuart_reg_div_do[13]
.sym 70294 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70297 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70298 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70299 soc.simpleuart_reg_div_do[25]
.sym 70300 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 70304 flash_csb_SB_LUT4_I1_O[3]
.sym 70305 iomem_rdata[4]
.sym 70309 iomem_rdata[1]
.sym 70311 flash_csb_SB_LUT4_I1_O[3]
.sym 70313 iomem_rdata_SB_DFFESR_Q_E
.sym 70314 clk$SB_IO_IN_$glb_clk
.sym 70315 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 70316 soc.mem_rdata[27]
.sym 70317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 70318 iomem_rdata[3]
.sym 70320 soc.mem_rdata[23]
.sym 70321 iomem_rdata[1]
.sym 70322 soc.mem_rdata[30]
.sym 70323 soc.mem_rdata[29]
.sym 70326 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70327 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 70331 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 70332 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70336 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 70337 soc.spimem_rdata[28]
.sym 70341 soc.mem_rdata[23]
.sym 70345 soc.mem_rdata[30]
.sym 70349 soc.mem_rdata[27]
.sym 70351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 70357 flash_csb_SB_LUT4_I1_O[3]
.sym 70358 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70359 soc.mem_valid
.sym 70362 soc.spimem_rdata[14]
.sym 70364 soc.spimemio.buffer[15]
.sym 70365 flash_csb_SB_LUT4_I1_O[3]
.sym 70366 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70367 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 70368 soc.spimem_rdata[19]
.sym 70370 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 70371 soc.spimemio.dout_data[1]
.sym 70375 iomem_rdata[3]
.sym 70377 soc.spimem_rdata[3]
.sym 70383 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 70387 soc.spimemio.dout_data[3]
.sym 70390 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70391 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 70392 flash_csb_SB_LUT4_I1_O[3]
.sym 70393 soc.spimem_rdata[14]
.sym 70396 flash_csb_SB_LUT4_I1_O[3]
.sym 70397 soc.spimem_rdata[3]
.sym 70398 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70399 iomem_rdata[3]
.sym 70402 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 70403 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70408 soc.spimemio.dout_data[3]
.sym 70417 soc.spimemio.dout_data[1]
.sym 70420 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 70421 soc.mem_valid
.sym 70426 soc.spimem_rdata[19]
.sym 70427 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70429 flash_csb_SB_LUT4_I1_O[3]
.sym 70434 soc.spimemio.buffer[15]
.sym 70436 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 70437 clk$SB_IO_IN_$glb_clk
.sym 70446 soc.spimem_rdata[29]
.sym 70449 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70452 soc.spimem_rdata[23]
.sym 70453 soc.mem_valid
.sym 70456 soc.spimem_rdata[19]
.sym 70457 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 70458 soc.spimem_rdata[14]
.sym 70460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 70461 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 70463 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 70465 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 70467 soc.mem_rdata[23]
.sym 70469 soc.spimem_rdata[12]
.sym 70471 soc.mem_rdata[30]
.sym 70472 soc.mem_rdata[28]
.sym 70480 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 70483 soc.spimemio.buffer[12]
.sym 70493 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 70513 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 70515 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 70555 soc.spimemio.buffer[12]
.sym 70559 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 70560 clk$SB_IO_IN_$glb_clk
.sym 70565 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 70567 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 70575 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 70588 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 70590 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 70592 soc.mem_rdata[22]
.sym 70594 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 70595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 70596 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 70597 RESET$SB_IO_IN
.sym 70605 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 70607 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 70612 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 70613 UART_RX_SB_LUT4_I1_I0[3]
.sym 70614 soc.cpu.mem_la_firstword_reg
.sym 70615 soc.cpu.last_mem_valid
.sym 70619 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70622 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 70624 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70627 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70632 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 70633 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 70637 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 70638 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 70639 UART_RX_SB_LUT4_I1_I0[3]
.sym 70642 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70643 soc.cpu.mem_la_firstword_reg
.sym 70644 soc.cpu.last_mem_valid
.sym 70657 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 70662 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 70666 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70667 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70668 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 70669 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 70683 clk$SB_IO_IN_$glb_clk
.sym 70684 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 70685 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 70686 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 70687 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 70688 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 70689 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 70690 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 70691 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 70692 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 70695 soc.cpu.mem_16bit_buffer[12]
.sym 70700 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 70701 UART_RX_SB_LUT4_I1_I0[3]
.sym 70704 soc.mem_valid
.sym 70705 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 70706 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70708 UART_RX_SB_LUT4_I1_I0[3]
.sym 70709 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 70710 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 70711 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 70712 soc.mem_rdata[31]
.sym 70713 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1[1]
.sym 70714 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 70715 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 70716 soc.mem_rdata[29]
.sym 70719 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70720 soc.mem_rdata[28]
.sym 70726 soc.mem_rdata[22]
.sym 70731 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 70734 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70736 soc.mem_rdata[31]
.sym 70737 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70738 soc.mem_rdata[24]
.sym 70739 soc.mem_rdata[23]
.sym 70741 soc.spimem_rdata[12]
.sym 70742 soc.mem_rdata[28]
.sym 70743 soc.mem_rdata[30]
.sym 70746 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 70748 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 70750 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 70752 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70757 flash_csb_SB_LUT4_I1_O[3]
.sym 70759 soc.spimem_rdata[12]
.sym 70760 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70761 flash_csb_SB_LUT4_I1_O[3]
.sym 70762 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70765 soc.mem_rdata[30]
.sym 70771 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 70772 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 70773 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 70774 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 70780 soc.mem_rdata[28]
.sym 70785 soc.mem_rdata[22]
.sym 70790 soc.mem_rdata[23]
.sym 70798 soc.mem_rdata[24]
.sym 70801 soc.mem_rdata[31]
.sym 70805 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70806 clk$SB_IO_IN_$glb_clk
.sym 70808 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 70809 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 70810 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 70811 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 70812 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 70813 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 70814 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 70815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 70820 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 70821 soc.cpu.mem_rdata_latched[1]
.sym 70826 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 70829 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 70832 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 70834 soc.mem_rdata[23]
.sym 70837 soc.mem_rdata[30]
.sym 70838 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 70841 soc.mem_rdata[27]
.sym 70842 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 70843 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 70849 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70850 soc.mem_rdata[22]
.sym 70851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70853 soc.cpu.mem_16bit_buffer[6]
.sym 70854 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 70855 soc.cpu.mem_rdata_q[22]
.sym 70856 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70857 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 70858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 70859 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 70860 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 70861 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70862 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 70863 soc.mem_rdata[16]
.sym 70864 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70866 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[1]
.sym 70867 soc.mem_rdata[20]
.sym 70868 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 70872 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 70875 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70880 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70883 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70885 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 70888 soc.mem_rdata[22]
.sym 70889 soc.cpu.mem_rdata_q[22]
.sym 70890 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70891 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70894 soc.mem_rdata[20]
.sym 70895 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 70896 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70897 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70900 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 70901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70902 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 70903 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 70906 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 70907 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70908 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 70909 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 70912 soc.mem_rdata[16]
.sym 70918 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70919 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70920 soc.cpu.mem_16bit_buffer[6]
.sym 70921 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[1]
.sym 70925 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70926 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70929 clk$SB_IO_IN_$glb_clk
.sym 70931 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 70932 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 70933 soc.cpu.mem_16bit_buffer[13]
.sym 70934 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 70935 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 70936 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 70937 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 70938 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 70943 soc.cpu.mem_la_firstword_xfer
.sym 70944 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 70946 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 70947 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 70948 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 70951 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 70952 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70953 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 70954 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70955 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70956 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 70957 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 70958 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 70959 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70960 soc.cpu.mem_rdata_q[29]
.sym 70961 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70962 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 70963 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 70964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 70965 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 70972 soc.mem_valid
.sym 70973 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 70974 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 70975 soc.mem_rdata[16]
.sym 70976 soc.cpu.mem_rdata_q[16]
.sym 70977 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70978 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70982 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70983 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70984 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70986 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 70987 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70989 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70994 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70995 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 70997 soc.mem_rdata[30]
.sym 70998 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71001 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 71002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 71005 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71008 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71011 soc.mem_rdata[16]
.sym 71012 soc.cpu.mem_rdata_q[16]
.sym 71013 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71017 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71018 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71019 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71020 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71023 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 71025 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71026 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71029 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 71030 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 71031 soc.mem_valid
.sym 71032 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 71035 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71036 soc.cpu.mem_rdata_q[16]
.sym 71037 soc.mem_rdata[16]
.sym 71038 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71041 soc.mem_rdata[30]
.sym 71042 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71043 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71044 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71047 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71048 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71049 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 71050 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 71054 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 71055 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 71056 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 71057 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 71058 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 71059 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 71060 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 71061 soc.cpu.mem_rdata_q[19]
.sym 71066 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 71067 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 71069 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 71071 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71072 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 71073 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 71074 soc.cpu.mem_do_rinst
.sym 71075 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 71076 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71077 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 71078 soc.cpu.mem_16bit_buffer[13]
.sym 71081 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71082 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 71083 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71084 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71085 soc.cpu.mem_rdata_q[19]
.sym 71086 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 71087 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 71096 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71098 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 71099 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71100 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 71101 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 71102 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 71103 soc.mem_rdata[31]
.sym 71104 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 71107 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71108 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 71109 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71110 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 71111 soc.mem_rdata[27]
.sym 71114 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 71117 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71118 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71120 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 71121 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71122 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71123 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71124 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71126 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71128 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71129 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 71130 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71134 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71135 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71136 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71137 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71140 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71141 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 71142 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71143 soc.mem_rdata[31]
.sym 71146 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71147 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71152 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 71153 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71154 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71158 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71159 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71160 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 71161 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 71164 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71165 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 71166 soc.mem_rdata[27]
.sym 71167 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71170 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71171 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 71172 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 71173 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 71175 clk$SB_IO_IN_$glb_clk
.sym 71177 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 71178 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 71179 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[0]
.sym 71180 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 71181 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 71182 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71183 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 71184 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71190 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71191 UART_RX_SB_LUT4_I1_I0[3]
.sym 71192 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 71194 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 71195 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 71196 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 71197 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 71198 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 71199 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 71200 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 71201 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71202 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71203 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71204 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 71205 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 71206 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 71207 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 71210 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 71211 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 71212 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71219 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 71220 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 71221 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 71223 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 71224 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 71225 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71227 soc.cpu.mem_rdata_latched[1]
.sym 71228 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 71229 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71230 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 71231 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 71232 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 71233 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 71234 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 71235 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 71237 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 71238 soc.cpu.mem_16bit_buffer[13]
.sym 71240 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 71244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 71246 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71247 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71248 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 71251 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71252 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 71253 soc.cpu.mem_16bit_buffer[13]
.sym 71254 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 71257 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 71258 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71259 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 71260 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 71263 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 71265 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 71269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 71270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 71271 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 71272 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71276 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71277 soc.cpu.mem_rdata_latched[1]
.sym 71281 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 71282 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71283 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 71287 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 71288 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 71289 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71290 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 71293 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71294 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 71298 clk$SB_IO_IN_$glb_clk
.sym 71300 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 71301 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[2]
.sym 71302 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 71303 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 71304 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 71305 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 71306 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 71307 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 71312 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 71313 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71315 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 71316 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71317 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 71318 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 71319 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 71320 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 71321 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 71322 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71323 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 71324 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 71325 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 71326 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 71327 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 71328 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 71329 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71330 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 71331 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 71332 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 71333 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71341 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 71342 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71347 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71348 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 71352 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 71353 soc.cpu.mem_rdata_latched[1]
.sym 71354 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 71356 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71362 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 71366 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 71369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71372 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71374 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 71375 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 71381 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 71383 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71386 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71387 soc.cpu.mem_rdata_latched[1]
.sym 71393 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 71394 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71395 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71398 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 71399 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71400 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71401 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 71404 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 71405 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 71406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71407 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 71410 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71411 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71417 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 71418 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 71423 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 71424 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 71425 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 71426 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71427 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 71428 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 71429 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 71430 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 71436 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 71438 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 71439 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 71441 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 71442 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71443 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 71444 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71445 soc.cpu.mem_rdata_q[29]
.sym 71446 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 71447 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 71448 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 71449 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71450 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 71452 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 71454 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 71456 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 71466 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71467 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 71470 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 71471 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 71472 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 71474 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 71475 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 71476 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71477 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71478 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 71479 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 71482 soc.cpu.mem_16bit_buffer[12]
.sym 71483 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71488 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71490 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 71491 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71493 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71494 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71495 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 71498 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 71499 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71500 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 71503 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71504 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71505 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71506 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71510 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71511 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 71515 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 71517 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 71518 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 71521 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71524 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71527 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 71528 soc.cpu.mem_16bit_buffer[12]
.sym 71530 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71533 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 71535 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 71536 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 71540 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71541 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 71542 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 71546 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 71547 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 71548 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 71549 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 71550 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 71551 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 71552 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0[3]
.sym 71553 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 71558 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71559 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 71560 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71561 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71562 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71563 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 71566 soc.cpu.mem_rdata_q[29]
.sym 71567 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 71568 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 71575 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71577 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71587 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 71588 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 71589 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 71591 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 71593 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 71595 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 71596 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 71597 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 71598 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 71599 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 71601 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[0]
.sym 71602 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 71604 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 71605 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 71606 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 71607 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 71608 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 71610 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 71612 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71615 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[1]
.sym 71618 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 71620 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 71621 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 71622 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 71623 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 71626 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 71627 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 71628 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 71633 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 71634 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 71635 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 71638 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 71639 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71640 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 71641 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 71644 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 71645 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 71647 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 71651 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 71653 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 71656 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 71657 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 71662 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[0]
.sym 71663 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 71664 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[1]
.sym 71665 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 71666 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 71667 clk$SB_IO_IN_$glb_clk
.sym 71671 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 71673 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0[0]
.sym 71674 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 71676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 71681 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 71683 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 71684 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 71686 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71687 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 71689 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 71691 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 71698 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71700 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71703 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 71712 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 71713 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 71718 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 71719 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 71721 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71722 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 71724 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71727 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71733 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 71734 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71737 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71761 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71763 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 71768 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 71769 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 71770 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 71779 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71780 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 71781 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71782 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71785 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71788 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 71792 SET_SEC$SB_IO_IN
.sym 71794 RESET$SB_IO_IN
.sym 71802 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 71804 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 71805 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 71815 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 71816 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 71837 COMM[0]$SB_IO_OUT
.sym 71852 COMM[0]$SB_IO_OUT
.sym 71867 flash_io2_do
.sym 71869 flash_io2_oe
.sym 71870 DBG[0]$SB_IO_OUT
.sym 71873 $PACKER_VCC_NET
.sym 71884 flash_io2_oe
.sym 71886 $PACKER_VCC_NET
.sym 71890 DBG[0]$SB_IO_OUT
.sym 71891 flash_io2_do
.sym 71924 flash_io3_di
.sym 71925 DBG[1]$SB_IO_OUT
.sym 71926 clk$SB_IO_IN
.sym 71927 iomem_wdata[21]
.sym 71936 flash_io2_do_SB_LUT4_O_I2[0]
.sym 71937 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71944 iomem_wdata[0]
.sym 71945 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 71949 iomem_wdata[2]
.sym 71950 flash_io3_do_SB_LUT4_O_I2[0]
.sym 71951 flash_io2_do_SB_LUT4_O_I2[1]
.sym 71953 flash_io3_do_SB_LUT4_O_I2[1]
.sym 71956 iomem_wdata[1]
.sym 71958 iomem_wdata[3]
.sym 71968 iomem_wdata[3]
.sym 71973 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71975 flash_io3_do_SB_LUT4_O_I2[1]
.sym 71976 flash_io3_do_SB_LUT4_O_I2[0]
.sym 71981 iomem_wdata[2]
.sym 71998 iomem_wdata[1]
.sym 72006 iomem_wdata[0]
.sym 72009 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72010 flash_io2_do_SB_LUT4_O_I2[0]
.sym 72011 flash_io2_do_SB_LUT4_O_I2[1]
.sym 72013 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 72014 clk$SB_IO_IN_$glb_clk
.sym 72015 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 72016 flash_io3_di
.sym 72018 clk$SB_IO_IN
.sym 72032 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 72034 flash_io1_do_SB_LUT4_O_I2[0]
.sym 72037 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 72040 iomem_wdata[22]
.sym 72043 iomem_wdata[25]
.sym 72050 iomem_wdata[1]
.sym 72052 flash_io3_di
.sym 72063 iomem_wdata[0]
.sym 72080 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72084 $PACKER_VCC_NET
.sym 72100 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 72102 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 72103 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72108 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 72117 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 72124 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 72145 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 72154 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72174 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 72175 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 72176 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 72177 clk$SB_IO_IN_$glb_clk
.sym 72178 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 72194 iomem_addr[8]
.sym 72203 soc.spimemio.dout_data[5]
.sym 72207 soc.spimemio.dout_data[3]
.sym 72208 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 72211 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72222 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 72223 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 72224 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72227 soc.spimemio.din_tag[1]
.sym 72229 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 72230 soc.spimemio.din_tag[0]
.sym 72232 soc.spimemio.din_tag[2]
.sym 72239 soc.spimemio.din_valid
.sym 72240 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 72253 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 72254 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 72255 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 72256 soc.spimemio.din_valid
.sym 72261 soc.spimemio.din_tag[1]
.sym 72273 soc.spimemio.din_tag[2]
.sym 72297 soc.spimemio.din_tag[0]
.sym 72299 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 72300 clk$SB_IO_IN_$glb_clk
.sym 72301 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72314 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72315 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 72316 flash_io3_do_SB_LUT4_O_I2[1]
.sym 72317 soc.spimemio.xfer_clk
.sym 72318 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 72319 soc.spimemio.dout_data[5]
.sym 72323 iomem_wdata[17]
.sym 72324 flash_io2_do_SB_LUT4_O_I2[1]
.sym 72325 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 72326 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 72328 iomem_addr[6]
.sym 72330 flash_io3_di
.sym 72337 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 72344 soc.spimemio.xfer.xfer_tag[1]
.sym 72347 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 72350 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 72351 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 72352 soc.spimemio.state[7]
.sym 72354 soc.spimemio.xfer.xfer_tag[2]
.sym 72356 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72357 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 72358 soc.spimemio.xfer.xfer_tag[0]
.sym 72359 soc.spimemio.dout_tag[2]
.sym 72366 soc.spimemio.state[0]
.sym 72368 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 72369 soc.spimemio.dout_tag[1]
.sym 72371 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 72372 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 72373 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 72374 soc.spimemio.state[0]
.sym 72378 soc.spimemio.xfer.xfer_tag[2]
.sym 72382 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 72383 soc.spimemio.state[0]
.sym 72384 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 72385 soc.spimemio.state[7]
.sym 72389 soc.spimemio.xfer.xfer_tag[1]
.sym 72394 soc.spimemio.dout_tag[1]
.sym 72396 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 72397 soc.spimemio.dout_tag[2]
.sym 72400 soc.spimemio.state[7]
.sym 72401 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 72402 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 72403 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 72406 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 72407 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 72408 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 72409 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72414 soc.spimemio.xfer.xfer_tag[0]
.sym 72418 soc.spimemio.state[0]
.sym 72419 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 72421 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 72423 clk$SB_IO_IN_$glb_clk
.sym 72439 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 72441 soc.spimemio.dout_data[2]
.sym 72443 soc.spimemio.dout_data[4]
.sym 72447 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72450 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 72453 soc.spimemio.buffer[11]
.sym 72470 UART_RX_SB_LUT4_I1_I0[3]
.sym 72474 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72477 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[2]
.sym 72479 soc.spimemio.dout_data[3]
.sym 72480 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 72484 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 72485 iomem_wstrb[0]
.sym 72486 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 72491 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 72492 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 72495 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 72499 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 72501 UART_RX_SB_LUT4_I1_I0[3]
.sym 72502 iomem_wstrb[0]
.sym 72518 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[2]
.sym 72519 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 72520 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 72535 soc.spimemio.dout_data[3]
.sym 72541 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 72543 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72544 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 72545 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 72546 clk$SB_IO_IN_$glb_clk
.sym 72560 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 72564 soc.spimemio.din_data[1]
.sym 72565 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72567 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 72569 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 72570 soc.spimemio.dout_data[6]
.sym 72576 $PACKER_VCC_NET
.sym 72577 $PACKER_VCC_NET
.sym 72592 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 72593 soc.spimemio.din_data[3]
.sym 72594 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72595 soc.spimemio.xfer_clk
.sym 72597 soc.spimemio.din_data[0]
.sym 72598 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 72599 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 72602 $PACKER_VCC_NET
.sym 72604 soc.spimemio.din_data[2]
.sym 72605 soc.spimemio.xfer.dummy_count[0]
.sym 72608 soc.spimemio.xfer.dummy_count[2]
.sym 72609 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72611 soc.spimemio.din_rd
.sym 72612 soc.spimemio.xfer.dummy_count[3]
.sym 72614 soc.spimemio.xfer.dummy_count[1]
.sym 72616 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 72617 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 72618 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 72619 soc.spimemio.din_rd
.sym 72620 soc.spimemio.din_data[1]
.sym 72622 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 72623 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72624 soc.spimemio.din_rd
.sym 72625 soc.spimemio.din_data[0]
.sym 72628 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72629 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 72630 soc.spimemio.din_rd
.sym 72631 soc.spimemio.din_data[1]
.sym 72640 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72641 soc.spimemio.din_data[2]
.sym 72642 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 72643 soc.spimemio.din_rd
.sym 72648 soc.spimemio.xfer_clk
.sym 72653 soc.spimemio.xfer.dummy_count[0]
.sym 72654 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 72655 $PACKER_VCC_NET
.sym 72658 soc.spimemio.xfer.dummy_count[1]
.sym 72659 soc.spimemio.xfer.dummy_count[2]
.sym 72660 soc.spimemio.xfer.dummy_count[0]
.sym 72661 soc.spimemio.xfer.dummy_count[3]
.sym 72664 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 72665 soc.spimemio.din_data[3]
.sym 72666 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72667 soc.spimemio.din_rd
.sym 72668 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 72669 clk$SB_IO_IN_$glb_clk
.sym 72670 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72684 soc.spimemio.din_data[5]
.sym 72687 flash_io2_oe
.sym 72689 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 72690 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 72691 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 72692 soc.simpleuart_reg_div_do[12]
.sym 72693 soc.spimemio.dout_data[2]
.sym 72695 soc.spimemio.dout_data[5]
.sym 72712 soc.spimemio.xfer.dummy_count[0]
.sym 72713 soc.spimemio.xfer.dummy_count[1]
.sym 72714 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 72715 soc.spimemio.xfer.dummy_count[2]
.sym 72719 soc.spimemio.xfer.dummy_count[3]
.sym 72723 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 72724 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 72730 iomem_wdata[10]
.sym 72735 UART_RX_SB_LUT4_I1_I0[3]
.sym 72737 $PACKER_VCC_NET
.sym 72743 iomem_wstrb[1]
.sym 72744 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 72746 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 72747 soc.spimemio.xfer.dummy_count[0]
.sym 72750 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 72752 $PACKER_VCC_NET
.sym 72753 soc.spimemio.xfer.dummy_count[1]
.sym 72754 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 72756 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 72758 soc.spimemio.xfer.dummy_count[2]
.sym 72759 $PACKER_VCC_NET
.sym 72760 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 72763 soc.spimemio.xfer.dummy_count[3]
.sym 72764 $PACKER_VCC_NET
.sym 72766 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 72776 iomem_wdata[10]
.sym 72787 UART_RX_SB_LUT4_I1_I0[3]
.sym 72788 iomem_wstrb[1]
.sym 72790 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 72791 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 72792 clk$SB_IO_IN_$glb_clk
.sym 72793 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 72805 SET_SEC$SB_IO_IN
.sym 72806 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 72807 soc.simpleuart_reg_div_do[13]
.sym 72810 flash_io0_oe
.sym 72813 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 72814 iomem_addr[5]
.sym 72818 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 72821 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 72823 soc.simpleuart.recv_divcnt[11]
.sym 72824 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 72826 soc.simpleuart_reg_div_do[3]
.sym 72835 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 72838 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 72839 soc.simpleuart.recv_divcnt[11]
.sym 72841 soc.simpleuart.recv_divcnt[1]
.sym 72842 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 72853 soc.simpleuart_reg_div_do[11]
.sym 72856 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 72860 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 72863 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 72874 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 72875 soc.simpleuart_reg_div_do[11]
.sym 72876 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 72877 soc.simpleuart.recv_divcnt[11]
.sym 72892 soc.simpleuart.recv_divcnt[1]
.sym 72904 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 72910 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 72912 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 72913 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 72937 soc.spimemio.dout_data[3]
.sym 72941 soc.spimemio.buffer[11]
.sym 72942 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 72946 soc.simpleuart_reg_div_do[1]
.sym 72958 soc.simpleuart.recv_divcnt[12]
.sym 72960 soc.simpleuart.recv_divcnt[1]
.sym 72962 soc.simpleuart_reg_div_do[1]
.sym 72964 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 72966 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 72970 soc.simpleuart.recv_divcnt[2]
.sym 72972 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 72973 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 72977 soc.simpleuart_reg_div_do[2]
.sym 72981 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 72983 soc.simpleuart.recv_divcnt[13]
.sym 72984 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 72988 soc.simpleuart_reg_div_do[12]
.sym 72989 soc.simpleuart_reg_div_do[10]
.sym 72991 soc.simpleuart_reg_div_do[10]
.sym 72998 soc.simpleuart.recv_divcnt[13]
.sym 73003 soc.simpleuart.recv_divcnt[12]
.sym 73009 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 73010 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 73011 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 73012 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 73016 soc.simpleuart_reg_div_do[12]
.sym 73021 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 73027 soc.simpleuart_reg_div_do[10]
.sym 73028 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 73033 soc.simpleuart_reg_div_do[2]
.sym 73034 soc.simpleuart_reg_div_do[1]
.sym 73035 soc.simpleuart.recv_divcnt[2]
.sym 73036 soc.simpleuart.recv_divcnt[1]
.sym 73052 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 73053 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 73054 soc.simpleuart.recv_divcnt[1]
.sym 73056 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 73058 soc.simpleuart.recv_divcnt[6]
.sym 73062 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 73066 soc.simpleuart.recv_divcnt[31]
.sym 73067 soc.simpleuart.recv_divcnt[26]
.sym 73068 $PACKER_VCC_NET
.sym 73072 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.sym 73073 iomem_wdata[31]
.sym 73081 soc.simpleuart.recv_divcnt[12]
.sym 73082 soc.simpleuart_reg_div_do[12]
.sym 73084 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 73085 soc.simpleuart.recv_divcnt[16]
.sym 73087 soc.simpleuart.recv_divcnt[3]
.sym 73088 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 73089 soc.simpleuart_reg_div_do[11]
.sym 73090 iomem_wdata[23]
.sym 73092 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 73095 soc.simpleuart.recv_divcnt[17]
.sym 73096 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 73097 soc.simpleuart_reg_div_do[16]
.sym 73098 soc.simpleuart_reg_div_do[3]
.sym 73099 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 73102 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 73107 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 73111 soc.simpleuart_reg_div_do[17]
.sym 73112 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 73114 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 73115 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 73116 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 73117 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 73120 soc.simpleuart_reg_div_do[3]
.sym 73121 soc.simpleuart.recv_divcnt[12]
.sym 73122 soc.simpleuart_reg_div_do[12]
.sym 73123 soc.simpleuart.recv_divcnt[3]
.sym 73129 soc.simpleuart.recv_divcnt[17]
.sym 73135 soc.simpleuart.recv_divcnt[16]
.sym 73140 iomem_wdata[23]
.sym 73144 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 73145 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 73146 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 73151 soc.simpleuart_reg_div_do[11]
.sym 73156 soc.simpleuart_reg_div_do[17]
.sym 73157 soc.simpleuart.recv_divcnt[16]
.sym 73158 soc.simpleuart.recv_divcnt[17]
.sym 73159 soc.simpleuart_reg_div_do[16]
.sym 73160 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 73161 clk$SB_IO_IN_$glb_clk
.sym 73162 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 73175 soc.simpleuart.recv_divcnt[12]
.sym 73176 soc.simpleuart_reg_div_do[18]
.sym 73177 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 73178 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 73179 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73182 soc.simpleuart_reg_div_do[21]
.sym 73183 soc.simpleuart.recv_divcnt[15]
.sym 73184 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 73185 soc.simpleuart_reg_div_do[23]
.sym 73187 soc.spimemio.dout_data[5]
.sym 73188 soc.simpleuart.send_divcnt[6]
.sym 73190 soc.simpleuart.send_divcnt[7]
.sym 73191 flash_io1_di
.sym 73194 soc.simpleuart.send_divcnt[1]
.sym 73196 soc.simpleuart.send_divcnt[2]
.sym 73197 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 73198 soc.simpleuart.send_divcnt[3]
.sym 73205 soc.simpleuart_reg_div_do[16]
.sym 73208 soc.simpleuart_reg_div_do[20]
.sym 73212 soc.simpleuart_reg_div_do[29]
.sym 73213 soc.simpleuart.recv_divcnt[30]
.sym 73215 soc.simpleuart_reg_div_do[17]
.sym 73216 soc.simpleuart_reg_div_do[23]
.sym 73218 soc.simpleuart.recv_divcnt[19]
.sym 73224 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 73225 soc.simpleuart_reg_div_do[31]
.sym 73226 soc.simpleuart.recv_divcnt[31]
.sym 73227 soc.simpleuart.recv_divcnt[26]
.sym 73229 soc.simpleuart_reg_div_do[26]
.sym 73235 soc.simpleuart.recv_divcnt[29]
.sym 73237 soc.simpleuart.recv_divcnt[30]
.sym 73243 soc.simpleuart.recv_divcnt[26]
.sym 73244 soc.simpleuart_reg_div_do[26]
.sym 73245 soc.simpleuart_reg_div_do[29]
.sym 73246 soc.simpleuart.recv_divcnt[29]
.sym 73249 soc.simpleuart_reg_div_do[17]
.sym 73255 soc.simpleuart.recv_divcnt[19]
.sym 73256 soc.simpleuart.recv_divcnt[31]
.sym 73257 soc.simpleuart_reg_div_do[31]
.sym 73258 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 73261 soc.simpleuart_reg_div_do[20]
.sym 73269 soc.simpleuart_reg_div_do[23]
.sym 73273 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 73279 soc.simpleuart_reg_div_do[16]
.sym 73297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1[1]
.sym 73298 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 73299 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[18]
.sym 73300 soc.simpleuart.recv_divcnt[17]
.sym 73304 soc.simpleuart.recv_divcnt[22]
.sym 73308 soc.simpleuart.recv_divcnt[16]
.sym 73310 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73311 soc.simpleuart.send_divcnt[14]
.sym 73313 soc.simpleuart.send_divcnt[15]
.sym 73314 soc.simpleuart_reg_div_do[23]
.sym 73321 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[16]
.sym 73328 soc.simpleuart.send_divcnt[1]
.sym 73330 soc.simpleuart.send_divcnt[3]
.sym 73337 soc.simpleuart.send_divcnt[2]
.sym 73339 soc.simpleuart.send_divcnt[4]
.sym 73340 soc.simpleuart.send_divcnt[5]
.sym 73348 soc.simpleuart.send_divcnt[0]
.sym 73349 soc.simpleuart.send_divcnt[6]
.sym 73350 soc.simpleuart.send_divcnt[7]
.sym 73356 soc.simpleuart.send_divcnt[0]
.sym 73359 $nextpnr_ICESTORM_LC_47$O
.sym 73361 soc.simpleuart.send_divcnt[0]
.sym 73365 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 73368 soc.simpleuart.send_divcnt[1]
.sym 73369 soc.simpleuart.send_divcnt[0]
.sym 73371 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 73373 soc.simpleuart.send_divcnt[2]
.sym 73375 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 73377 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 73380 soc.simpleuart.send_divcnt[3]
.sym 73381 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 73383 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 73385 soc.simpleuart.send_divcnt[4]
.sym 73387 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 73389 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 73391 soc.simpleuart.send_divcnt[5]
.sym 73393 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 73395 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 73398 soc.simpleuart.send_divcnt[6]
.sym 73399 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 73401 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 73404 soc.simpleuart.send_divcnt[7]
.sym 73405 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 73407 clk$SB_IO_IN_$glb_clk
.sym 73408 UART_TX_SB_DFFESS_Q_E_$glb_sr
.sym 73420 iomem_rdata_SB_DFFESR_Q_E
.sym 73423 soc.simpleuart.recv_divcnt[25]
.sym 73425 soc.simpleuart.recv_divcnt[29]
.sym 73427 soc.simpleuart.recv_divcnt[30]
.sym 73431 soc.simpleuart.recv_divcnt[24]
.sym 73432 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 73436 soc.simpleuart.send_divcnt[23]
.sym 73438 soc.simpleuart.send_divcnt[16]
.sym 73440 soc.simpleuart.send_divcnt[17]
.sym 73441 soc.spimemio.buffer[11]
.sym 73445 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 73452 soc.simpleuart.send_divcnt[10]
.sym 73453 soc.simpleuart.send_divcnt[11]
.sym 73455 soc.simpleuart.send_divcnt[13]
.sym 73464 soc.simpleuart.send_divcnt[14]
.sym 73466 soc.simpleuart.send_divcnt[8]
.sym 73470 soc.simpleuart.send_divcnt[12]
.sym 73475 soc.simpleuart.send_divcnt[9]
.sym 73481 soc.simpleuart.send_divcnt[15]
.sym 73482 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 73485 soc.simpleuart.send_divcnt[8]
.sym 73486 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 73488 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 73490 soc.simpleuart.send_divcnt[9]
.sym 73492 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 73494 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 73497 soc.simpleuart.send_divcnt[10]
.sym 73498 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 73500 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 73503 soc.simpleuart.send_divcnt[11]
.sym 73504 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 73506 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 73509 soc.simpleuart.send_divcnt[12]
.sym 73510 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 73512 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 73515 soc.simpleuart.send_divcnt[13]
.sym 73516 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 73518 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 73520 soc.simpleuart.send_divcnt[14]
.sym 73522 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 73524 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 73526 soc.simpleuart.send_divcnt[15]
.sym 73528 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 73530 clk$SB_IO_IN_$glb_clk
.sym 73531 UART_TX_SB_DFFESS_Q_E_$glb_sr
.sym 73543 soc.mem_rdata[30]
.sym 73544 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 73545 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 73547 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 73555 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 73557 soc.simpleuart.send_divcnt[30]
.sym 73559 soc.simpleuart.send_divcnt[31]
.sym 73560 $PACKER_VCC_NET
.sym 73561 iomem_wdata[31]
.sym 73568 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 73574 soc.simpleuart.send_divcnt[17]
.sym 73575 soc.simpleuart.send_divcnt[18]
.sym 73578 soc.simpleuart.send_divcnt[21]
.sym 73579 soc.simpleuart.send_divcnt[22]
.sym 73585 soc.simpleuart.send_divcnt[20]
.sym 73596 soc.simpleuart.send_divcnt[23]
.sym 73597 soc.simpleuart.send_divcnt[16]
.sym 73600 soc.simpleuart.send_divcnt[19]
.sym 73605 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 73607 soc.simpleuart.send_divcnt[16]
.sym 73609 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 73611 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 73614 soc.simpleuart.send_divcnt[17]
.sym 73615 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 73617 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 73620 soc.simpleuart.send_divcnt[18]
.sym 73621 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 73623 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 73625 soc.simpleuart.send_divcnt[19]
.sym 73627 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 73629 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 73631 soc.simpleuart.send_divcnt[20]
.sym 73633 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 73635 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 73638 soc.simpleuart.send_divcnt[21]
.sym 73639 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 73641 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 73644 soc.simpleuart.send_divcnt[22]
.sym 73645 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 73647 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 73650 soc.simpleuart.send_divcnt[23]
.sym 73651 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 73653 clk$SB_IO_IN_$glb_clk
.sym 73654 UART_TX_SB_DFFESS_Q_E_$glb_sr
.sym 73665 soc.mem_rdata[29]
.sym 73667 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 73668 flash_csb$SB_IO_OUT
.sym 73669 soc.simpleuart.send_divcnt[21]
.sym 73670 flash_io0_do_SB_LUT4_O_I2[2]
.sym 73671 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 73685 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 73687 soc.spimemio.dout_data[5]
.sym 73690 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 73691 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 73699 soc.simpleuart.send_divcnt[27]
.sym 73703 soc.simpleuart.send_divcnt[31]
.sym 73710 soc.simpleuart.send_divcnt[30]
.sym 73714 soc.simpleuart.send_divcnt[26]
.sym 73716 soc.simpleuart.send_divcnt[28]
.sym 73717 soc.simpleuart.send_divcnt[29]
.sym 73720 soc.simpleuart.send_divcnt[24]
.sym 73721 soc.simpleuart.send_divcnt[25]
.sym 73728 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 73730 soc.simpleuart.send_divcnt[24]
.sym 73732 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 73734 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 73736 soc.simpleuart.send_divcnt[25]
.sym 73738 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 73740 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 73743 soc.simpleuart.send_divcnt[26]
.sym 73744 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 73746 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 73749 soc.simpleuart.send_divcnt[27]
.sym 73750 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 73752 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 73755 soc.simpleuart.send_divcnt[28]
.sym 73756 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 73758 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 73761 soc.simpleuart.send_divcnt[29]
.sym 73762 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 73764 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 73766 soc.simpleuart.send_divcnt[30]
.sym 73768 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 73771 soc.simpleuart.send_divcnt[31]
.sym 73774 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 73776 clk$SB_IO_IN_$glb_clk
.sym 73777 UART_TX_SB_DFFESS_Q_E_$glb_sr
.sym 73800 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 73802 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 73804 iomem_rdata_SB_DFFESR_Q_E
.sym 73806 soc.simpleuart_reg_div_do[23]
.sym 73819 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 73820 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73824 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 73825 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73826 iomem_wstrb[3]
.sym 73827 soc.spimem_rdata[22]
.sym 73828 soc.spimemio.buffer[18]
.sym 73831 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 73832 soc.simpleuart_reg_div_do[24]
.sym 73833 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 73836 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73839 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 73846 UART_RX_SB_LUT4_I1_I0[3]
.sym 73847 soc.spimemio.buffer[2]
.sym 73852 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73853 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73855 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 73858 soc.spimem_rdata[22]
.sym 73859 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73860 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73865 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73866 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73867 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 73870 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73872 iomem_wstrb[3]
.sym 73873 UART_RX_SB_LUT4_I1_I0[3]
.sym 73876 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 73877 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73878 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73882 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 73883 soc.simpleuart_reg_div_do[24]
.sym 73884 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73885 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 73891 soc.spimemio.buffer[2]
.sym 73895 soc.spimemio.buffer[18]
.sym 73898 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 73899 clk$SB_IO_IN_$glb_clk
.sym 73914 soc.spimemio.buffer[18]
.sym 73921 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 73923 soc.spimem_rdata[22]
.sym 73927 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 73928 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 73935 UP_DWN$SB_IO_IN
.sym 73942 flash_csb_SB_LUT4_I1_O[3]
.sym 73943 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73945 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 73946 soc.spimem_rdata[20]
.sym 73948 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 73950 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 73952 soc.spimem_rdata[0]
.sym 73953 UART_RX_SB_LUT4_I1_I0[3]
.sym 73954 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 73955 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 73956 soc.spimem_rdata[4]
.sym 73957 soc.simpleuart_reg_div_do[28]
.sym 73959 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73960 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 73962 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 73964 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73968 soc.spimem_rdata[16]
.sym 73970 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 73975 soc.spimem_rdata[20]
.sym 73976 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73977 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73981 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 73982 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 73983 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73984 soc.simpleuart_reg_div_do[28]
.sym 73987 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73988 soc.spimem_rdata[16]
.sym 73990 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73999 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 74000 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 74001 flash_csb_SB_LUT4_I1_O[3]
.sym 74002 soc.spimem_rdata[0]
.sym 74007 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 74011 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 74012 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 74013 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 74014 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 74017 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 74018 flash_csb_SB_LUT4_I1_O[3]
.sym 74019 soc.spimem_rdata[4]
.sym 74020 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 74021 UART_RX_SB_LUT4_I1_I0[3]
.sym 74022 clk$SB_IO_IN_$glb_clk
.sym 74023 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 74034 gpio_in[0]
.sym 74038 iomem_ready
.sym 74040 soc.spimem_rdata[0]
.sym 74046 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 74053 iomem_wdata[31]
.sym 74065 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 74066 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 74067 soc.spimem_rdata[28]
.sym 74068 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 74069 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 74070 iomem_rdata[0]
.sym 74071 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 74072 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 74074 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 74076 iomem_rdata_SB_DFFESR_Q_E
.sym 74078 soc.simpleuart_reg_div_do[23]
.sym 74080 UART_RX_SB_LUT4_I1_I0[3]
.sym 74081 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 74082 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 74084 soc.simpleuart_reg_div_do[30]
.sym 74085 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 74086 soc.simpleuart_reg_div_do[29]
.sym 74087 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 74089 flash_csb_SB_LUT4_I1_O[3]
.sym 74093 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 74095 gpio_in[0]
.sym 74098 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 74099 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 74100 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 74101 soc.simpleuart_reg_div_do[29]
.sym 74104 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 74105 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 74106 flash_csb_SB_LUT4_I1_O[3]
.sym 74107 soc.spimem_rdata[28]
.sym 74110 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 74111 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 74112 soc.simpleuart_reg_div_do[23]
.sym 74113 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 74116 flash_csb_SB_LUT4_I1_O[3]
.sym 74118 iomem_rdata[0]
.sym 74122 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 74123 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 74124 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 74125 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 74128 gpio_in[0]
.sym 74134 UART_RX_SB_LUT4_I1_I0[3]
.sym 74136 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 74137 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 74140 soc.simpleuart_reg_div_do[30]
.sym 74141 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 74142 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 74143 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 74144 iomem_rdata_SB_DFFESR_Q_E
.sym 74145 clk$SB_IO_IN_$glb_clk
.sym 74146 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 74163 soc.mem_rdata[28]
.sym 74168 UART_RX_SB_LUT4_I1_I0[3]
.sym 74172 soc.spimemio.dout_data[5]
.sym 74177 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 74179 soc.mem_rdata[27]
.sym 74188 soc.spimem_rdata[13]
.sym 74190 soc.spimem_rdata[30]
.sym 74192 soc.spimem_rdata[23]
.sym 74195 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 74196 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 74197 flash_csb_SB_LUT4_I1_O[3]
.sym 74198 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 74199 soc.spimem_rdata[27]
.sym 74200 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 74201 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 74203 soc.spimem_rdata[29]
.sym 74205 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 74207 UP_DWN$SB_IO_IN
.sym 74212 SET_SEC$SB_IO_IN
.sym 74215 iomem_rdata_SB_DFFESR_Q_E
.sym 74216 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 74221 soc.spimem_rdata[27]
.sym 74222 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 74223 flash_csb_SB_LUT4_I1_O[3]
.sym 74224 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 74227 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 74228 soc.spimem_rdata[13]
.sym 74229 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 74230 flash_csb_SB_LUT4_I1_O[3]
.sym 74234 SET_SEC$SB_IO_IN
.sym 74245 soc.spimem_rdata[23]
.sym 74246 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 74247 flash_csb_SB_LUT4_I1_O[3]
.sym 74248 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 74251 UP_DWN$SB_IO_IN
.sym 74257 flash_csb_SB_LUT4_I1_O[3]
.sym 74258 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 74259 soc.spimem_rdata[30]
.sym 74260 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 74263 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 74264 soc.spimem_rdata[29]
.sym 74265 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 74266 flash_csb_SB_LUT4_I1_O[3]
.sym 74267 iomem_rdata_SB_DFFESR_Q_E
.sym 74268 clk$SB_IO_IN_$glb_clk
.sym 74269 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 74281 SET_SEC$SB_IO_IN
.sym 74284 soc.spimem_rdata[30]
.sym 74286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 74292 soc.spimem_rdata[13]
.sym 74294 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 74296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 74305 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 74332 soc.spimemio.dout_data[5]
.sym 74388 soc.spimemio.dout_data[5]
.sym 74390 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 74391 clk$SB_IO_IN_$glb_clk
.sym 74417 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 74418 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 74419 UP_DWN$SB_IO_IN
.sym 74423 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 74426 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 74427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 74438 UART_RX_SB_LUT4_I1_I0[3]
.sym 74453 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74454 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 74461 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74487 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74488 UART_RX_SB_LUT4_I1_I0[3]
.sym 74500 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 74513 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74514 clk$SB_IO_IN_$glb_clk
.sym 74527 RESET$SB_IO_IN
.sym 74536 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 74539 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 74540 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 74542 BUZZ$SB_IO_OUT
.sym 74547 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74558 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74559 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 74560 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 74561 soc.cpu.mem_rdata_latched[1]
.sym 74562 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 74566 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 74568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 74569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 74570 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 74571 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 74572 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 74574 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 74576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1[1]
.sym 74577 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 74579 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 74582 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 74583 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 74584 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 74588 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 74590 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 74591 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 74592 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 74593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 74596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1[1]
.sym 74598 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 74602 soc.cpu.mem_rdata_latched[1]
.sym 74608 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 74609 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 74611 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 74614 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 74615 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 74616 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 74617 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 74621 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 74627 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 74632 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 74633 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 74634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 74635 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 74636 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74637 clk$SB_IO_IN_$glb_clk
.sym 74652 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74654 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 74662 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 74667 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74669 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 74670 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 74671 soc.mem_rdata[27]
.sym 74673 soc.cpu.mem_rdata_q[19]
.sym 74674 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 74681 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 74682 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74684 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74686 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 74687 soc.mem_rdata[28]
.sym 74688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 74689 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 74690 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 74691 soc.mem_rdata[29]
.sym 74695 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 74696 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 74697 soc.cpu.mem_rdata_q[29]
.sym 74699 soc.mem_rdata[23]
.sym 74700 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74701 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 74702 soc.cpu.mem_do_rinst
.sym 74704 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 74708 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74711 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74713 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74714 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74715 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 74716 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 74719 soc.mem_rdata[28]
.sym 74720 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74721 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74722 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 74725 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74726 soc.cpu.mem_rdata_q[29]
.sym 74727 soc.mem_rdata[29]
.sym 74728 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74731 soc.mem_rdata[28]
.sym 74732 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 74733 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 74734 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74737 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 74738 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 74739 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74740 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74743 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 74744 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74745 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74746 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 74751 soc.cpu.mem_do_rinst
.sym 74752 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 74755 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74756 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74757 soc.mem_rdata[23]
.sym 74758 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74776 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 74779 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 74784 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74785 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 74797 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74803 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 74804 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 74805 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 74807 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 74808 soc.mem_rdata[27]
.sym 74809 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 74811 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 74813 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 74814 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74815 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1[1]
.sym 74818 soc.cpu.mem_rdata_q[19]
.sym 74821 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74827 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74832 soc.mem_rdata[29]
.sym 74839 soc.mem_rdata[27]
.sym 74843 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74844 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74845 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 74848 soc.mem_rdata[29]
.sym 74854 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 74855 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 74856 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 74857 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 74860 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 74862 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 74867 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 74868 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 74872 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74873 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 74874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1[1]
.sym 74875 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74878 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74880 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74881 soc.cpu.mem_rdata_q[19]
.sym 74882 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74883 clk$SB_IO_IN_$glb_clk
.sym 74897 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 74898 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 74901 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74903 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 74904 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 74907 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74910 UP_DWN$SB_IO_IN
.sym 74913 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 74914 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 74915 soc.cpu.mem_rdata_q[19]
.sym 74916 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 74927 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 74928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 74929 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 74931 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 74932 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 74933 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 74934 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 74935 soc.cpu.mem_rdata_q[29]
.sym 74937 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 74938 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 74939 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 74940 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74941 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 74942 soc.mem_rdata[30]
.sym 74943 soc.mem_rdata[27]
.sym 74944 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 74952 soc.mem_rdata[29]
.sym 74954 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74957 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74959 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 74960 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 74961 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 74965 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 74966 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74967 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74968 soc.mem_rdata[30]
.sym 74972 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74973 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 74974 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74977 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 74979 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 74980 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 74983 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 74984 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74985 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74986 soc.mem_rdata[27]
.sym 74989 soc.mem_rdata[29]
.sym 74990 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74991 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74992 soc.cpu.mem_rdata_q[29]
.sym 74995 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74996 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 74998 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 75001 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 75003 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 75004 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 75006 clk$SB_IO_IN_$glb_clk
.sym 75020 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 75023 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 75024 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 75025 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 75026 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 75027 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 75028 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 75029 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 75030 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 75032 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 75033 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 75037 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 75042 BUZZ$SB_IO_OUT
.sym 75043 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 75049 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 75050 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75054 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 75055 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 75057 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 75058 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 75059 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[0]
.sym 75060 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 75061 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75063 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 75064 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 75067 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 75068 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 75072 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 75074 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 75075 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 75076 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 75077 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 75078 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 75082 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 75084 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 75085 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 75088 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 75089 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 75090 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 75091 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 75095 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 75096 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 75097 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 75100 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 75101 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 75102 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75107 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[0]
.sym 75109 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 75114 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 75115 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 75119 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75121 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 75125 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 75126 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 75127 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 75143 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 75144 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 75145 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 75146 soc.cpu.mem_rdata_q[29]
.sym 75148 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 75149 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 75150 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 75151 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 75152 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 75156 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[0]
.sym 75160 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 75162 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 75173 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 75174 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 75176 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 75177 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 75178 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[3]
.sym 75179 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 75180 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 75181 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[2]
.sym 75182 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 75183 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 75185 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 75187 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 75188 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 75189 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 75193 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 75194 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 75195 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 75197 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 75201 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 75202 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 75205 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 75206 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 75207 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 75208 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 75211 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 75212 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 75214 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 75217 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[2]
.sym 75218 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 75219 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[3]
.sym 75220 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 75223 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 75224 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 75226 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 75229 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 75230 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 75231 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 75236 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 75237 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 75241 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 75242 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 75247 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 75249 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 75250 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 75252 clk$SB_IO_IN_$glb_clk
.sym 75266 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 75268 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75269 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 75270 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 75272 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 75274 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[3]
.sym 75276 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 75277 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 75279 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 75286 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 75296 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75297 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 75298 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 75299 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 75300 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 75302 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 75303 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 75304 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 75305 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 75306 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 75308 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 75310 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75311 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 75313 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 75314 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 75316 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 75317 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 75319 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 75320 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 75321 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 75322 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 75323 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 75324 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 75328 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 75329 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 75330 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75331 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 75334 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75335 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 75336 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 75337 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 75340 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 75341 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 75342 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 75343 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 75346 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 75347 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 75352 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 75354 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 75355 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 75358 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 75359 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 75360 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 75361 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 75364 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 75365 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 75367 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 75370 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 75373 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 75391 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 75396 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 75406 UP_DWN$SB_IO_IN
.sym 75418 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 75420 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 75424 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 75425 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 75426 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 75427 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 75430 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0[0]
.sym 75431 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 75432 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 75433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 75436 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 75437 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 75438 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 75439 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 75440 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0[3]
.sym 75441 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 75443 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 75444 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 75445 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75446 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75447 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 75448 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0[1]
.sym 75451 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 75452 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 75453 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 75454 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 75457 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 75458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75459 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75464 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 75465 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 75466 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75469 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 75471 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 75472 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 75475 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 75476 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 75477 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 75478 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 75481 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75482 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 75484 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 75487 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 75488 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 75489 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 75490 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 75493 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0[1]
.sym 75494 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 75495 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0[0]
.sym 75496 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0[3]
.sym 75498 clk$SB_IO_IN_$glb_clk
.sym 75512 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 75513 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 75514 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 75515 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 75518 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 75519 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 75523 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 75534 BUZZ$SB_IO_OUT
.sym 75542 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 75548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 75550 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75551 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 75557 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 75563 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 75564 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75567 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 75568 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 75569 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75570 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 75572 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 75586 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 75587 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 75588 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 75598 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 75599 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75601 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 75605 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75607 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 75616 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 75617 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 75618 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 75619 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 75621 clk$SB_IO_IN_$glb_clk
.sym 75625 UP_DWN$SB_IO_IN
.sym 75697 clk$SB_IO_IN
.sym 75698 flash_io3_do
.sym 75700 flash_io3_oe
.sym 75704 $PACKER_VCC_NET
.sym 75716 flash_io3_do
.sym 75717 flash_io3_oe
.sym 75720 $PACKER_VCC_NET
.sym 75721 clk$SB_IO_IN
.sym 75724 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 75725 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 75727 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 75728 flash_io1_do
.sym 75729 flash_io0_do
.sym 75730 soc.spimemio.dout_data[0]
.sym 75799 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 75800 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 75801 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 75802 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 75803 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 75804 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 75805 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 75806 soc.spimemio.xfer.count[0]
.sym 75842 flash_io0_do
.sym 75846 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 75847 flash_io1_di
.sym 75848 flash_io0_di
.sym 75863 soc.spimemio.xfer.count[3]
.sym 75864 $PACKER_VCC_NET
.sym 75871 flash_io0_oe
.sym 75877 soc.spimemio.dout_data[0]
.sym 75881 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 75889 flash_io0_do_SB_LUT4_O_I2[1]
.sym 75891 $PACKER_VCC_NET
.sym 75894 soc.spimemio.dout_data[0]
.sym 75937 flash_io2_do_SB_LUT4_O_I2[1]
.sym 75938 flash_io3_do_SB_LUT4_O_I2[1]
.sym 75939 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 75940 soc.spimemio.xfer_io3_90
.sym 75941 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 75942 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 75943 soc.spimemio.xfer_io2_90
.sym 75944 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_O[0]
.sym 75980 iomem_wdata[31]
.sym 75981 iomem_wdata[25]
.sym 75983 iomem_wdata[29]
.sym 75986 flash_io0_di
.sym 75989 iomem_addr[6]
.sym 75991 flash_io1_do_SB_LUT4_O_I2[1]
.sym 75995 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 75997 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 75998 soc.spimemio.dout_data[1]
.sym 76000 soc.spimemio.dout_data[4]
.sym 76039 soc.spimemio.xfer_io3_do
.sym 76040 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 76041 flash_io0_do_SB_LUT4_O_I2[1]
.sym 76042 soc.spimemio.xfer_io1_90
.sym 76044 soc.spimemio.xfer_io2_do
.sym 76045 flash_io1_do_SB_LUT4_O_I2[1]
.sym 76046 soc.spimemio.xfer_io0_90
.sym 76081 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 76094 iomem_wdata[9]
.sym 76096 soc.spimemio.xfer.xfer_ddr
.sym 76100 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 76103 soc.spimemio.dout_data[1]
.sym 76141 soc.spimemio.dout_data[6]
.sym 76142 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 76143 soc.spimemio.xfer_io1_do
.sym 76144 soc.spimemio.dout_data[1]
.sym 76145 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 76146 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 76147 soc.spimemio.xfer_io0_do
.sym 76148 soc.spimemio.dout_data[7]
.sym 76188 soc.spimemio_cfgreg_do[22]
.sym 76192 soc.spimemio_cfgreg_do[22]
.sym 76195 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 76196 iomem_wdata[11]
.sym 76197 iomem_wdata[27]
.sym 76198 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 76199 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 76200 iomem_wdata[8]
.sym 76202 soc.spimemio.din_ddr
.sym 76203 soc.spimemio.dout_data[0]
.sym 76205 iomem_addr[8]
.sym 76206 flash_io0_oe
.sym 76243 flash_io3_oe
.sym 76244 soc.spimemio.xfer.xfer_ddr
.sym 76245 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 76246 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 76247 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 76248 flash_io2_oe
.sym 76249 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 76250 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_I3[1]
.sym 76285 soc.spimemio.din_data[6]
.sym 76288 soc.spimemio.din_data[7]
.sym 76290 iomem_wdata[29]
.sym 76291 soc.spimemio.din_data[4]
.sym 76292 flash_io1_di
.sym 76296 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 76298 iomem_wdata[24]
.sym 76299 soc.spimemio.dout_data[1]
.sym 76300 soc.spimemio.dout_data[0]
.sym 76303 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 76304 $PACKER_VCC_NET
.sym 76345 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 76346 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 76347 flash_io0_oe_SB_LUT4_O_I2[2]
.sym 76348 soc.spimemio.config_oe[3]
.sym 76349 flash_io0_oe_SB_LUT4_O_I2[1]
.sym 76350 flash_io0_oe
.sym 76351 soc.spimemio.config_oe[0]
.sym 76352 flash_io0_oe_SB_LUT4_O_I3[1]
.sym 76388 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 76397 soc.spimemio.din_data[3]
.sym 76399 soc.spimemio.din_rd
.sym 76400 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 76401 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 76402 soc.simpleuart.recv_divcnt[1]
.sym 76403 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 76404 soc.spimemio.dout_data[4]
.sym 76405 flash_io2_oe
.sym 76407 soc.simpleuart_reg_div_do[13]
.sym 76409 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[13]
.sym 76410 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 76448 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 76449 flash_io1_oe
.sym 76450 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[13]
.sym 76453 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 76489 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 76502 soc.simpleuart.recv_divcnt[8]
.sym 76503 iomem_wdata[9]
.sym 76508 flash_io3_oe
.sym 76511 soc.spimemio.dout_data[1]
.sym 76550 soc.simpleuart.recv_divcnt[1]
.sym 76551 soc.simpleuart.recv_divcnt[2]
.sym 76552 soc.simpleuart.recv_divcnt[3]
.sym 76553 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 76554 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 76555 soc.simpleuart.recv_divcnt[6]
.sym 76556 soc.simpleuart.recv_divcnt[7]
.sym 76591 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 76598 $PACKER_VCC_NET
.sym 76600 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 76602 flash_io1_oe
.sym 76603 flash_io1_oe
.sym 76604 soc.spimemio.dout_data[0]
.sym 76605 iomem_wdata[27]
.sym 76606 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 76607 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 76610 soc.simpleuart.recv_divcnt[7]
.sym 76613 soc.simpleuart.recv_divcnt[11]
.sym 76651 soc.simpleuart.recv_divcnt[8]
.sym 76652 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 76653 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 76654 soc.simpleuart.recv_divcnt[11]
.sym 76655 soc.simpleuart.recv_divcnt[12]
.sym 76656 soc.simpleuart.recv_divcnt[13]
.sym 76657 soc.simpleuart.recv_divcnt[14]
.sym 76658 soc.simpleuart.recv_divcnt[15]
.sym 76700 flash_io1_di
.sym 76704 soc.simpleuart.recv_divcnt[2]
.sym 76705 soc.simpleuart.recv_divcnt[2]
.sym 76706 iomem_wdata[24]
.sym 76708 soc.spimemio.dout_data[0]
.sym 76709 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 76711 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 76712 soc.spimemio.dout_data[1]
.sym 76713 soc.simpleuart.recv_divcnt[6]
.sym 76715 soc.simpleuart.recv_divcnt[7]
.sym 76716 $PACKER_VCC_NET
.sym 76753 soc.simpleuart.recv_divcnt[16]
.sym 76754 soc.simpleuart.recv_divcnt[17]
.sym 76755 soc.simpleuart.recv_divcnt[18]
.sym 76756 soc.simpleuart.recv_divcnt[19]
.sym 76757 soc.simpleuart.recv_divcnt[20]
.sym 76758 soc.simpleuart.recv_divcnt[21]
.sym 76759 soc.simpleuart.recv_divcnt[22]
.sym 76760 soc.simpleuart.recv_divcnt[23]
.sym 76797 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 76798 soc.simpleuart.recv_divcnt[11]
.sym 76802 soc.simpleuart.recv_divcnt[8]
.sym 76804 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 76806 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 76807 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 76808 soc.simpleuart.recv_divcnt[20]
.sym 76809 soc.simpleuart.recv_divcnt[11]
.sym 76810 soc.simpleuart.recv_divcnt[21]
.sym 76811 soc.simpleuart.recv_divcnt[12]
.sym 76812 soc.spimemio.dout_data[4]
.sym 76813 soc.simpleuart.recv_divcnt[13]
.sym 76814 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 76815 soc.simpleuart.recv_divcnt[14]
.sym 76816 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 76855 soc.simpleuart.recv_divcnt[24]
.sym 76856 soc.simpleuart.recv_divcnt[25]
.sym 76857 soc.simpleuart.recv_divcnt[26]
.sym 76858 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 76859 soc.simpleuart.recv_divcnt[28]
.sym 76860 soc.simpleuart.recv_divcnt[29]
.sym 76861 soc.simpleuart.recv_divcnt[30]
.sym 76862 soc.simpleuart.recv_divcnt[31]
.sym 76898 soc.simpleuart.recv_divcnt[22]
.sym 76909 soc.simpleuart.recv_divcnt[18]
.sym 76911 soc.simpleuart.recv_divcnt[19]
.sym 76912 soc.spimemio.dout_data[1]
.sym 76914 soc.simpleuart_reg_div_do[6]
.sym 76917 soc.simpleuart.recv_divcnt[22]
.sym 76920 soc.simpleuart_reg_div_do[21]
.sym 76957 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[0]
.sym 76958 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[3]
.sym 76959 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 76960 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 76962 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 76963 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 76964 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 76999 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 77002 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 77003 iomem_wdata[31]
.sym 77004 soc.simpleuart.recv_divcnt[31]
.sym 77010 soc.simpleuart.recv_divcnt[26]
.sym 77011 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 77012 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 77013 soc.spimemio.dout_data[1]
.sym 77014 soc.simpleuart_reg_div_do[25]
.sym 77015 soc.simpleuart.recv_divcnt[28]
.sym 77016 soc.simpleuart_reg_div_do[24]
.sym 77017 soc.simpleuart.recv_divcnt[29]
.sym 77018 iomem_wdata[27]
.sym 77019 soc.simpleuart.recv_divcnt[30]
.sym 77020 soc.spimemio.dout_data[0]
.sym 77059 soc.spimemio.buffer[7]
.sym 77060 soc.spimemio.buffer[5]
.sym 77062 soc.spimemio.buffer[0]
.sym 77065 soc.spimemio.buffer[2]
.sym 77104 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 77110 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 77112 soc.simpleuart_reg_div_do[20]
.sym 77114 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 77115 soc.simpleuart_reg_div_do[30]
.sym 77116 soc.spimemio.dout_data[0]
.sym 77117 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 77118 soc.spimemio.buffer[2]
.sym 77121 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 77122 iomem_wdata[24]
.sym 77124 $PACKER_VCC_NET
.sym 77161 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 77163 soc.simpleuart_reg_div_do[24]
.sym 77168 soc.simpleuart_reg_div_do[30]
.sym 77212 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 77215 soc.spimemio.dout_data[1]
.sym 77217 soc.spimemio.buffer[0]
.sym 77218 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 77221 soc.spimemio.dout_data[4]
.sym 77222 soc.simpleuart_reg_div_do[30]
.sym 77224 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 77263 soc.spimem_rdata[22]
.sym 77268 soc.spimem_rdata[21]
.sym 77310 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 77314 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 77327 soc.simpleuart_reg_div_do[30]
.sym 77365 soc.spimem_rdata[8]
.sym 77367 soc.spimem_rdata[20]
.sym 77368 soc.spimem_rdata[16]
.sym 77370 soc.spimem_rdata[0]
.sym 77371 soc.spimem_rdata[1]
.sym 77372 soc.spimem_rdata[4]
.sym 77426 soc.spimemio.dout_data[1]
.sym 77430 BUZZ_SB_DFFESR_Q_E
.sym 77469 soc.spimem_rdata[6]
.sym 77472 soc.spimem_rdata[28]
.sym 77510 soc.spimem_rdata[1]
.sym 77526 iomem_wstrb[3]
.sym 77569 soc.spimem_rdata[13]
.sym 77570 soc.spimem_rdata[30]
.sym 77571 soc.spimem_rdata[23]
.sym 77572 soc.spimem_rdata[19]
.sym 77573 soc.spimem_rdata[14]
.sym 77574 BUZZ_SB_DFFESR_Q_E
.sym 77575 soc.spimem_rdata[3]
.sym 77576 soc.spimem_rdata[7]
.sym 77622 soc.spimem_rdata[6]
.sym 77673 BUZZ$SB_IO_OUT
.sym 77714 soc.spimem_rdata[3]
.sym 77716 soc.spimemio.buffer[19]
.sym 77718 soc.spimem_rdata[7]
.sym 77726 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 77732 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 77774 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 77775 soc.cpu.clear_prefetched_high_word
.sym 77776 soc.cpu.clear_prefetched_high_word_q
.sym 77777 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 77780 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 77821 iomem_wdata[31]
.sym 77826 BUZZ$SB_IO_OUT
.sym 77827 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 77831 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 77833 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 77834 BUZZ_SB_DFFESR_Q_E
.sym 77837 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 77875 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 77876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 77877 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 77878 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 77879 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 77880 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 77881 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 77882 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 77921 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 77922 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 77928 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 77934 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 77938 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 77978 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 77979 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 77980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 77981 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 77982 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 77983 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 77984 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3]
.sym 78021 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 78027 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 78039 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 78042 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 78079 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 78080 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 78081 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 78082 soc.cpu.mem_rdata_q[22]
.sym 78083 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 78084 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 78085 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 78086 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 78123 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 78124 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 78127 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 78130 soc.cpu.mem_rdata_q[19]
.sym 78131 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 78132 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 78133 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 78136 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 78137 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 78138 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 78139 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 78141 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 78142 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 78181 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 78182 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3[3]
.sym 78183 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 78184 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 78185 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 78186 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 78187 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 78188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 78223 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 78231 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 78232 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 78234 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 78235 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 78236 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 78237 soc.cpu.mem_rdata_q[22]
.sym 78238 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 78242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 78283 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 78284 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 78285 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 78286 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 78287 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 78288 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 78289 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 78290 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 78325 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[0]
.sym 78331 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 78337 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 78338 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 78339 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 78341 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 78342 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 78345 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 78348 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 78385 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 78386 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 78387 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 78388 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 78389 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 78390 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78391 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 78392 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[3]
.sym 78427 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 78435 soc.cpu.mem_rdata_q[29]
.sym 78436 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 78438 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 78439 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 78440 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 78441 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 78442 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 78443 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 78444 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 78446 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 78487 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 78488 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 78489 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 78490 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 78491 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
.sym 78492 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 78493 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 78494 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 78529 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 78532 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 78535 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 78541 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 78543 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 78545 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 78548 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 78549 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 78550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 78551 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 78589 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 78590 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[2]
.sym 78591 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[2]
.sym 78592 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 78593 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 78594 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[3]
.sym 78595 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 78596 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 78632 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 78633 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 78637 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 78639 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 78643 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 78648 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 78649 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 78691 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 78692 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 78694 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 78695 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 78696 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 78697 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 78698 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 78734 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 78736 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 78751 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 78834 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 78839 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 78842 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 78849 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 78851 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 78859 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 78867 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 78868 BUZZ$SB_IO_OUT
.sym 78883 BUZZ$SB_IO_OUT
.sym 78885 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 78923 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 78924 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 78926 soc.spimemio.xfer.count[1]
.sym 78927 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[1]
.sym 78928 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[0]
.sym 78929 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 78930 soc.spimemio.xfer.count[2]
.sym 78935 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 78937 soc.spimemio.dout_data[0]
.sym 78955 flash_io0_oe
.sym 78965 flash_io0_do_SB_LUT4_O_I2[0]
.sym 78966 flash_io1_di
.sym 78972 soc.spimemio.xfer.count[0]
.sym 78973 flash_io0_di
.sym 78975 soc.spimemio.xfer.count[3]
.sym 78979 flash_io1_do_SB_LUT4_O_I2[1]
.sym 78982 flash_io0_do_SB_LUT4_O_I2[1]
.sym 78983 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 78984 soc.spimemio.xfer.count[1]
.sym 78985 flash_io0_do_SB_LUT4_O_I2[2]
.sym 78987 soc.spimemio.xfer_clk
.sym 78988 soc.spimemio.xfer.count[2]
.sym 78989 flash_io0_do_SB_LUT4_O_I2[2]
.sym 78990 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 78991 flash_io1_do_SB_LUT4_O_I2[0]
.sym 78992 $PACKER_VCC_NET
.sym 78996 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 78997 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 78999 soc.spimemio.xfer.count[0]
.sym 79000 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79003 $nextpnr_ICESTORM_LC_53$I3
.sym 79005 $PACKER_VCC_NET
.sym 79006 soc.spimemio.xfer.count[1]
.sym 79007 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 79009 $nextpnr_ICESTORM_LC_53$COUT
.sym 79012 $PACKER_VCC_NET
.sym 79013 $nextpnr_ICESTORM_LC_53$I3
.sym 79015 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 79017 $PACKER_VCC_NET
.sym 79018 soc.spimemio.xfer.count[2]
.sym 79022 $PACKER_VCC_NET
.sym 79023 soc.spimemio.xfer.count[3]
.sym 79024 soc.spimemio.xfer_clk
.sym 79025 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 79028 flash_io1_do_SB_LUT4_O_I2[1]
.sym 79029 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79030 flash_io1_do_SB_LUT4_O_I2[0]
.sym 79034 flash_io0_do_SB_LUT4_O_I2[0]
.sym 79035 flash_io0_do_SB_LUT4_O_I2[1]
.sym 79037 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79040 flash_io0_di
.sym 79041 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79042 flash_io1_di
.sym 79044 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 79045 clk$SB_IO_IN_$glb_clk
.sym 79052 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 79053 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 79054 soc.spimemio.config_csb
.sym 79055 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 79056 flash_clk$SB_IO_OUT
.sym 79057 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[3]
.sym 79058 soc.spimemio.config_clk
.sym 79063 flash_io0_do_SB_LUT4_O_I2[0]
.sym 79064 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 79066 iomem_wdata[28]
.sym 79068 iomem_wdata[24]
.sym 79070 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 79071 flash_io1_do_SB_LUT4_O_I2[1]
.sym 79078 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79079 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79087 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79091 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79092 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79093 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79097 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79099 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 79101 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79105 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79106 flash_io3_oe
.sym 79107 soc.spimemio.xfer_clk
.sym 79110 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79113 flash_io1_do
.sym 79115 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79116 soc.spimemio_cfgreg_do[22]
.sym 79117 soc.spimemio.dout_data[0]
.sym 79129 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 79130 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 79131 soc.spimemio.xfer.count[1]
.sym 79132 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 79133 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 79134 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 79135 soc.spimemio.xfer.count[0]
.sym 79136 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 79137 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79139 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 79140 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[1]
.sym 79142 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 79143 soc.spimemio.xfer.xfer_ddr
.sym 79144 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 79146 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79148 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79149 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79155 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79156 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 79158 $PACKER_VCC_NET
.sym 79159 soc.spimemio.xfer_clk
.sym 79161 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 79162 soc.spimemio.xfer.count[0]
.sym 79163 soc.spimemio.xfer_clk
.sym 79164 soc.spimemio.xfer.count[1]
.sym 79167 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 79168 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 79169 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 79170 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 79173 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 79174 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[1]
.sym 79175 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 79176 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 79179 soc.spimemio.xfer.count[1]
.sym 79180 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79181 $PACKER_VCC_NET
.sym 79185 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 79186 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 79187 soc.spimemio.xfer.xfer_ddr
.sym 79188 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 79191 soc.spimemio.xfer.count[1]
.sym 79193 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 79194 soc.spimemio.xfer_clk
.sym 79197 soc.spimemio.xfer_clk
.sym 79198 soc.spimemio.xfer.count[0]
.sym 79199 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79200 $PACKER_VCC_NET
.sym 79203 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79204 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79205 soc.spimemio.xfer.count[0]
.sym 79206 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 79207 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79208 clk$SB_IO_IN_$glb_clk
.sym 79209 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79210 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79211 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 79212 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 79213 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79214 flash_csb$SB_IO_OUT
.sym 79217 soc.spimemio.xfer_clk
.sym 79222 $PACKER_VCC_NET
.sym 79223 iomem_wdata[4]
.sym 79225 iomem_addr[10]
.sym 79226 soc.spimemio.xfer.count[3]
.sym 79230 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 79231 soc.spimemio.xfer.xfer_ddr
.sym 79232 iomem_addr[12]
.sym 79234 soc.spimemio.dout_data[3]
.sym 79235 soc.spimemio.dout_data[5]
.sym 79236 iomem_wdata[5]
.sym 79237 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79238 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79240 flash_clk$SB_IO_OUT
.sym 79241 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79242 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 79243 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79245 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79251 soc.spimemio.xfer_io3_do
.sym 79256 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 79257 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79259 soc.spimemio.xfer_io3_do
.sym 79260 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 79262 soc.spimemio.xfer_io3_90
.sym 79264 soc.spimemio.xfer_io2_do
.sym 79266 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_O[0]
.sym 79267 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79268 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79269 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 79270 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 79273 soc.spimemio.xfer_io2_90
.sym 79274 soc.spimemio.xfer_clk
.sym 79280 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79281 soc.spimemio_cfgreg_do[22]
.sym 79282 soc.spimemio.xfer.xfer_ddr
.sym 79284 soc.spimemio.xfer_io2_do
.sym 79286 soc.spimemio.xfer_io2_90
.sym 79287 soc.spimemio_cfgreg_do[22]
.sym 79290 soc.spimemio_cfgreg_do[22]
.sym 79291 soc.spimemio.xfer_io3_90
.sym 79292 soc.spimemio.xfer_io3_do
.sym 79296 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79298 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79303 soc.spimemio.xfer_io3_do
.sym 79310 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 79311 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 79314 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79315 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 79317 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_O[0]
.sym 79322 soc.spimemio.xfer_io2_do
.sym 79326 soc.spimemio.xfer_clk
.sym 79327 soc.spimemio.xfer.xfer_ddr
.sym 79328 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 79329 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79331 clk$SB_IO_IN_$glb_clk
.sym 79333 soc.spimemio.xfer_csb
.sym 79337 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 79338 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79340 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I0_O[2]
.sym 79344 soc.simpleuart.recv_divcnt[6]
.sym 79346 iomem_wdata[27]
.sym 79348 iomem_addr[8]
.sym 79352 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 79353 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79355 iomem_addr[16]
.sym 79356 iomem_addr[16]
.sym 79357 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 79359 soc.spimemio.xfer.xfer_ddr
.sym 79363 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 79364 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 79367 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 79368 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79376 soc.spimemio.xfer_io1_do
.sym 79379 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 79380 soc.spimemio_cfgreg_do[22]
.sym 79381 soc.spimemio.xfer_io0_90
.sym 79384 soc.spimemio_cfgreg_do[22]
.sym 79385 soc.spimemio.xfer_io1_90
.sym 79388 soc.spimemio.xfer_io0_do
.sym 79392 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79397 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79402 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 79405 soc.spimemio.xfer.obuffer[6]
.sym 79407 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79410 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 79413 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79415 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 79420 soc.spimemio.xfer_io0_do
.sym 79421 soc.spimemio_cfgreg_do[22]
.sym 79422 soc.spimemio.xfer_io0_90
.sym 79428 soc.spimemio.xfer_io1_do
.sym 79438 soc.spimemio.xfer.obuffer[6]
.sym 79439 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 79443 soc.spimemio.xfer_io1_90
.sym 79444 soc.spimemio_cfgreg_do[22]
.sym 79445 soc.spimemio.xfer_io1_do
.sym 79451 soc.spimemio.xfer_io0_do
.sym 79454 clk$SB_IO_IN_$glb_clk
.sym 79456 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 79457 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 79458 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79459 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79460 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 79461 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79462 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79463 soc.spimemio.xfer.obuffer[6]
.sym 79466 soc.spimemio.dout_data[1]
.sym 79468 flash_clk_SB_LUT4_I1_I2[3]
.sym 79476 iomem_wdata[24]
.sym 79477 flash_clk_SB_LUT4_I1_I2[3]
.sym 79481 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79482 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79483 iomem_addr[11]
.sym 79484 soc.spimemio.dout_data[4]
.sym 79485 soc.spimemio.dout_data[2]
.sym 79486 soc.spimemio.dout_data[7]
.sym 79487 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79488 soc.spimemio.dout_data[6]
.sym 79489 soc.spimemio.dout_data[5]
.sym 79491 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 79497 flash_io1_di
.sym 79499 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 79503 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79505 soc.spimemio.dout_data[5]
.sym 79506 soc.spimemio.dout_data[3]
.sym 79507 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79508 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 79509 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 79511 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79513 soc.spimemio.dout_data[6]
.sym 79514 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 79515 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79517 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 79518 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79519 soc.spimemio.dout_data[0]
.sym 79521 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 79523 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79524 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 79531 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79532 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 79533 soc.spimemio.dout_data[5]
.sym 79536 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79538 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79539 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 79542 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 79543 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 79544 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79545 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79549 flash_io1_di
.sym 79550 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79551 soc.spimemio.dout_data[0]
.sym 79554 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79555 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79556 soc.spimemio.dout_data[3]
.sym 79557 soc.spimemio.dout_data[5]
.sym 79560 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79561 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 79566 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79567 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 79568 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 79569 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79572 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79573 soc.spimemio.dout_data[6]
.sym 79574 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 79576 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 79577 clk$SB_IO_IN_$glb_clk
.sym 79580 soc.spimemio.xfer.obuffer[0]
.sym 79584 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79593 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79594 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79596 iomem_wdata[30]
.sym 79603 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79604 UART_RX$SB_IO_IN
.sym 79605 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 79606 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79607 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79608 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 79609 iomem_addr[10]
.sym 79610 soc.spimemio.dout_data[0]
.sym 79611 flash_io3_oe
.sym 79612 soc.spimemio_cfgreg_do[22]
.sym 79613 soc.spimemio.xfer.xfer_ddr
.sym 79614 soc.spimemio.dout_data[7]
.sym 79622 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79623 soc.spimemio.din_ddr
.sym 79624 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 79625 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 79626 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79627 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 79631 soc.spimemio.config_oe[3]
.sym 79632 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 79633 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79636 soc.spimemio.dout_data[2]
.sym 79639 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 79640 soc.spimemio.din_rd
.sym 79641 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79644 soc.spimemio.dout_data[4]
.sym 79647 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79648 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 79649 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79650 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 79653 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79654 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 79655 soc.spimemio.config_oe[3]
.sym 79656 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 79659 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 79661 soc.spimemio.din_ddr
.sym 79665 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79666 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79667 soc.spimemio.dout_data[2]
.sym 79668 soc.spimemio.dout_data[4]
.sym 79671 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 79673 soc.spimemio.din_ddr
.sym 79677 soc.spimemio.din_rd
.sym 79683 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 79684 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 79685 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 79686 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79692 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 79695 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 79696 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79697 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 79698 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 79699 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79700 clk$SB_IO_IN_$glb_clk
.sym 79701 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79704 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 79709 soc.spimemio.xfer.last_fetch
.sym 79714 flash_io3_oe
.sym 79717 soc.spimemio.din_data[2]
.sym 79724 soc.spimemio.din_data[0]
.sym 79727 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 79732 flash_clk$SB_IO_OUT
.sym 79733 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79735 soc.spimemio.dout_data[5]
.sym 79736 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 79737 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79744 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79745 soc.spimemio.xfer.fetch
.sym 79747 iomem_wdata[8]
.sym 79748 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79751 iomem_wdata[11]
.sym 79753 flash_io0_oe_SB_LUT4_O_I2[2]
.sym 79754 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79755 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 79756 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 79757 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 79758 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_I3[1]
.sym 79759 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 79763 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79765 soc.spimemio.config_oe[0]
.sym 79766 soc.spimemio.xfer.last_fetch
.sym 79767 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 79773 iomem_wdata[9]
.sym 79774 flash_io0_oe_SB_LUT4_O_I3[1]
.sym 79776 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79777 soc.spimemio.xfer.last_fetch
.sym 79778 soc.spimemio.xfer.fetch
.sym 79779 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 79782 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 79783 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 79784 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 79785 soc.spimemio.xfer.fetch
.sym 79788 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_I3[1]
.sym 79789 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 79794 iomem_wdata[11]
.sym 79801 iomem_wdata[9]
.sym 79806 flash_io0_oe_SB_LUT4_O_I2[2]
.sym 79809 flash_io0_oe_SB_LUT4_O_I3[1]
.sym 79814 iomem_wdata[8]
.sym 79818 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79819 soc.spimemio.config_oe[0]
.sym 79820 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79821 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 79822 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79823 clk$SB_IO_IN_$glb_clk
.sym 79824 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 79839 soc.spimemio.xfer.fetch
.sym 79849 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 79855 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 79860 soc.simpleuart.recv_divcnt[3]
.sym 79868 flash_io0_oe_SB_LUT4_O_I2[2]
.sym 79869 soc.simpleuart.recv_divcnt[3]
.sym 79870 soc.simpleuart_reg_div_do[13]
.sym 79878 flash_io0_oe_SB_LUT4_O_I2[1]
.sym 79879 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79885 soc.spimemio.xfer.xfer_ddr
.sym 79907 soc.simpleuart.recv_divcnt[3]
.sym 79911 flash_io0_oe_SB_LUT4_O_I2[2]
.sym 79913 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79914 flash_io0_oe_SB_LUT4_O_I2[1]
.sym 79920 soc.simpleuart_reg_div_do[13]
.sym 79938 soc.spimemio.xfer.xfer_ddr
.sym 79946 clk$SB_IO_IN_$glb_clk
.sym 79950 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 79972 soc.spimemio.dout_data[4]
.sym 79973 soc.spimemio.dout_data[6]
.sym 79976 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[21]
.sym 79977 soc.simpleuart.recv_divcnt[8]
.sym 79978 soc.spimemio.dout_data[2]
.sym 79980 $PACKER_GND_NET
.sym 79982 soc.spimemio.dout_data[5]
.sym 79983 soc.spimemio.dout_data[7]
.sym 79992 soc.simpleuart.recv_divcnt[3]
.sym 79993 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 79996 soc.simpleuart.recv_divcnt[7]
.sym 79997 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 79998 soc.simpleuart.recv_divcnt[1]
.sym 79999 soc.simpleuart.recv_divcnt[2]
.sym 80002 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 80007 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 80011 soc.simpleuart.recv_divcnt[6]
.sym 80014 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80015 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 80021 $nextpnr_ICESTORM_LC_0$O
.sym 80023 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 80027 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 80028 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80029 soc.simpleuart.recv_divcnt[1]
.sym 80031 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 80033 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 80034 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80035 soc.simpleuart.recv_divcnt[2]
.sym 80037 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 80039 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 80040 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80042 soc.simpleuart.recv_divcnt[3]
.sym 80043 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 80045 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 80046 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80048 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 80049 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 80051 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 80052 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80053 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 80055 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 80057 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 80058 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80060 soc.simpleuart.recv_divcnt[6]
.sym 80061 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 80063 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[8]
.sym 80064 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80066 soc.simpleuart.recv_divcnt[7]
.sym 80067 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 80069 clk$SB_IO_IN_$glb_clk
.sym 80070 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80071 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[21]
.sym 80072 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 80073 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[18]
.sym 80074 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 80075 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 80076 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 80077 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 80078 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 80095 soc.spimemio.dout_data[7]
.sym 80098 flash_io0_do_SB_LUT4_O_I2[2]
.sym 80100 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80101 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 80102 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 80103 soc.spimemio.dout_data[0]
.sym 80104 UART_RX$SB_IO_IN
.sym 80105 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 80107 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[8]
.sym 80112 soc.simpleuart.recv_divcnt[8]
.sym 80114 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 80115 soc.simpleuart.recv_divcnt[11]
.sym 80116 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80117 soc.simpleuart.recv_divcnt[13]
.sym 80124 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80126 soc.simpleuart.recv_divcnt[14]
.sym 80129 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 80132 soc.simpleuart.recv_divcnt[12]
.sym 80143 soc.simpleuart.recv_divcnt[15]
.sym 80144 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[9]
.sym 80145 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80147 soc.simpleuart.recv_divcnt[8]
.sym 80148 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[8]
.sym 80150 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[3]
.sym 80151 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80153 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 80154 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[9]
.sym 80156 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[11]
.sym 80157 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80159 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 80160 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[3]
.sym 80162 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[12]
.sym 80163 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80165 soc.simpleuart.recv_divcnt[11]
.sym 80166 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[11]
.sym 80168 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[13]
.sym 80169 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80171 soc.simpleuart.recv_divcnt[12]
.sym 80172 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[12]
.sym 80174 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[14]
.sym 80175 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80177 soc.simpleuart.recv_divcnt[13]
.sym 80178 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[13]
.sym 80180 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[15]
.sym 80181 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80182 soc.simpleuart.recv_divcnt[14]
.sym 80184 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[14]
.sym 80186 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[16]
.sym 80187 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80188 soc.simpleuart.recv_divcnt[15]
.sym 80190 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[15]
.sym 80192 clk$SB_IO_IN_$glb_clk
.sym 80193 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80198 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 80205 soc.spimemio.buffer[7]
.sym 80210 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 80213 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[21]
.sym 80220 UART_RX_SB_LUT4_I1_O
.sym 80221 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 80223 soc.spimemio.dout_data[5]
.sym 80224 flash_io0_do_SB_LUT4_O_I2[2]
.sym 80225 UART_RX_SB_LUT4_I1_I0[3]
.sym 80226 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80229 flash_clk$SB_IO_OUT
.sym 80230 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[16]
.sym 80241 soc.simpleuart.recv_divcnt[22]
.sym 80243 soc.simpleuart.recv_divcnt[16]
.sym 80244 soc.simpleuart.recv_divcnt[17]
.sym 80245 soc.simpleuart.recv_divcnt[18]
.sym 80253 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80254 soc.simpleuart.recv_divcnt[19]
.sym 80255 soc.simpleuart.recv_divcnt[20]
.sym 80256 soc.simpleuart.recv_divcnt[21]
.sym 80261 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80266 soc.simpleuart.recv_divcnt[23]
.sym 80267 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[17]
.sym 80268 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80269 soc.simpleuart.recv_divcnt[16]
.sym 80271 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[16]
.sym 80273 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[18]
.sym 80274 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80275 soc.simpleuart.recv_divcnt[17]
.sym 80277 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[17]
.sym 80279 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[19]
.sym 80280 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80281 soc.simpleuart.recv_divcnt[18]
.sym 80283 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[18]
.sym 80285 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[20]
.sym 80286 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80288 soc.simpleuart.recv_divcnt[19]
.sym 80289 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[19]
.sym 80291 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[21]
.sym 80292 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80294 soc.simpleuart.recv_divcnt[20]
.sym 80295 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[20]
.sym 80297 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[22]
.sym 80298 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80300 soc.simpleuart.recv_divcnt[21]
.sym 80301 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[21]
.sym 80303 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[23]
.sym 80304 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80306 soc.simpleuart.recv_divcnt[22]
.sym 80307 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[22]
.sym 80309 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[24]
.sym 80310 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80311 soc.simpleuart.recv_divcnt[23]
.sym 80313 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[23]
.sym 80315 clk$SB_IO_IN_$glb_clk
.sym 80316 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80318 flash_io0_do_SB_LUT4_O_I2[2]
.sym 80319 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80320 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 80321 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 80322 UART_RX_SB_LUT4_I1_I0[0]
.sym 80323 UART_RX_SB_LUT4_I1_I0[2]
.sym 80324 UART_RX_SB_LUT4_I1_O
.sym 80329 soc.simpleuart.recv_divcnt[16]
.sym 80333 soc.simpleuart.recv_divcnt[17]
.sym 80341 soc.mem_valid
.sym 80343 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 80344 soc.simpleuart.recv_divcnt[19]
.sym 80348 soc.simpleuart.recv_divcnt[21]
.sym 80353 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[24]
.sym 80359 soc.simpleuart.recv_divcnt[25]
.sym 80360 soc.simpleuart.recv_divcnt[26]
.sym 80362 soc.simpleuart.recv_divcnt[28]
.sym 80374 soc.simpleuart.recv_divcnt[24]
.sym 80376 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80380 soc.simpleuart.recv_divcnt[30]
.sym 80381 soc.simpleuart.recv_divcnt[31]
.sym 80384 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80385 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 80387 soc.simpleuart.recv_divcnt[29]
.sym 80390 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[25]
.sym 80391 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80393 soc.simpleuart.recv_divcnt[24]
.sym 80394 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[24]
.sym 80396 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[26]
.sym 80397 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80399 soc.simpleuart.recv_divcnt[25]
.sym 80400 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[25]
.sym 80402 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[27]
.sym 80403 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80405 soc.simpleuart.recv_divcnt[26]
.sym 80406 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[26]
.sym 80408 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[28]
.sym 80409 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80410 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 80412 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[27]
.sym 80414 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[29]
.sym 80415 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80417 soc.simpleuart.recv_divcnt[28]
.sym 80418 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[28]
.sym 80420 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[30]
.sym 80421 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80422 soc.simpleuart.recv_divcnt[29]
.sym 80424 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[29]
.sym 80426 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[31]
.sym 80427 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80429 soc.simpleuart.recv_divcnt[30]
.sym 80430 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[30]
.sym 80434 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 80435 soc.simpleuart.recv_divcnt[31]
.sym 80436 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[31]
.sym 80438 clk$SB_IO_IN_$glb_clk
.sym 80439 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80442 soc.simpleuart.recv_state[2]
.sym 80443 soc.simpleuart.recv_state[3]
.sym 80444 UART_RX_SB_LUT4_I1_I2[0]
.sym 80445 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 80446 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 80447 soc.simpleuart.recv_state[1]
.sym 80452 soc.simpleuart.recv_divcnt[24]
.sym 80454 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 80456 soc.simpleuart.recv_divcnt[25]
.sym 80457 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 80458 soc.simpleuart.recv_divcnt[26]
.sym 80465 soc.spimemio.dout_data[6]
.sym 80466 soc.spimemio.dout_data[2]
.sym 80467 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 80468 soc.simpleuart_reg_div_do[24]
.sym 80469 soc.spimemio.dout_data[4]
.sym 80470 soc.spimemio.dout_data[5]
.sym 80471 soc.spimemio.buffer[5]
.sym 80475 soc.spimemio.dout_data[7]
.sym 80481 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[0]
.sym 80482 soc.simpleuart_reg_div_do[6]
.sym 80483 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 80484 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 80485 soc.simpleuart_reg_div_do[20]
.sym 80487 soc.simpleuart.recv_divcnt[30]
.sym 80488 soc.simpleuart_reg_div_do[21]
.sym 80489 soc.simpleuart.recv_divcnt[20]
.sym 80490 soc.simpleuart.recv_divcnt[25]
.sym 80495 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 80496 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 80499 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 80500 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 80501 soc.simpleuart.recv_divcnt[6]
.sym 80504 soc.simpleuart.recv_divcnt[19]
.sym 80505 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 80506 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[3]
.sym 80507 soc.simpleuart_reg_div_do[25]
.sym 80508 soc.simpleuart.recv_divcnt[21]
.sym 80509 UART_RX_SB_LUT4_I1_I2[0]
.sym 80510 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 80511 soc.simpleuart_reg_div_do[30]
.sym 80515 soc.simpleuart.recv_divcnt[19]
.sym 80516 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 80520 soc.simpleuart_reg_div_do[25]
.sym 80521 soc.simpleuart.recv_divcnt[30]
.sym 80522 soc.simpleuart_reg_div_do[30]
.sym 80523 soc.simpleuart.recv_divcnt[25]
.sym 80526 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[3]
.sym 80527 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 80528 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[0]
.sym 80529 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 80532 soc.simpleuart.recv_divcnt[20]
.sym 80533 soc.simpleuart_reg_div_do[20]
.sym 80534 soc.simpleuart_reg_div_do[6]
.sym 80535 soc.simpleuart.recv_divcnt[6]
.sym 80544 UART_RX_SB_LUT4_I1_I2[0]
.sym 80545 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 80550 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 80551 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 80552 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 80553 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 80556 soc.simpleuart.recv_divcnt[20]
.sym 80557 soc.simpleuart_reg_div_do[20]
.sym 80558 soc.simpleuart_reg_div_do[21]
.sym 80559 soc.simpleuart.recv_divcnt[21]
.sym 80581 iomem_wstrb[2]
.sym 80582 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 80591 soc.spimemio.dout_data[0]
.sym 80592 iomem_wstrb[3]
.sym 80593 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 80595 soc.spimemio.dout_data[7]
.sym 80596 soc.simpleuart_reg_div_do[24]
.sym 80597 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 80598 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 80606 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 80617 soc.spimemio.dout_data[0]
.sym 80626 soc.spimemio.dout_data[2]
.sym 80630 soc.spimemio.dout_data[5]
.sym 80635 soc.spimemio.dout_data[7]
.sym 80637 soc.spimemio.dout_data[7]
.sym 80643 soc.spimemio.dout_data[5]
.sym 80656 soc.spimemio.dout_data[0]
.sym 80673 soc.spimemio.dout_data[2]
.sym 80683 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 80684 clk$SB_IO_IN_$glb_clk
.sym 80690 soc.spimemio.buffer[8]
.sym 80711 soc.spimemio.dout_data[5]
.sym 80717 UART_RX_SB_LUT4_I1_I0[3]
.sym 80721 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 80729 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 80735 iomem_wdata[30]
.sym 80740 iomem_wdata[24]
.sym 80741 iomem_wdata[27]
.sym 80763 iomem_wdata[27]
.sym 80774 iomem_wdata[24]
.sym 80802 iomem_wdata[30]
.sym 80806 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 80807 clk$SB_IO_IN_$glb_clk
.sym 80808 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80809 soc.spimemio.buffer[16]
.sym 80810 soc.spimemio.buffer[22]
.sym 80811 soc.spimemio.buffer[18]
.sym 80812 soc.spimemio.buffer[21]
.sym 80814 soc.spimemio.buffer[23]
.sym 80816 soc.spimemio.buffer[20]
.sym 80817 iomem_wdata[30]
.sym 80821 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 80837 soc.spimemio.buffer[8]
.sym 80840 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 80844 soc.mem_valid
.sym 80867 soc.spimemio.buffer[22]
.sym 80869 soc.spimemio.buffer[21]
.sym 80884 soc.spimemio.buffer[22]
.sym 80913 soc.spimemio.buffer[21]
.sym 80929 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 80930 clk$SB_IO_IN_$glb_clk
.sym 80936 soc.spimemio.buffer[1]
.sym 80939 soc.spimemio.buffer[4]
.sym 80944 iomem_wstrb[3]
.sym 80948 soc.spimemio.dout_data[0]
.sym 80956 soc.mem_valid
.sym 80957 soc.spimemio.dout_data[4]
.sym 80962 soc.spimemio.buffer[23]
.sym 80963 soc.spimemio.dout_data[7]
.sym 80965 soc.spimemio.dout_data[6]
.sym 80980 soc.spimemio.buffer[20]
.sym 80981 soc.spimemio.buffer[16]
.sym 80984 soc.spimemio.buffer[0]
.sym 80993 soc.spimemio.buffer[1]
.sym 80996 soc.spimemio.buffer[4]
.sym 80997 soc.spimemio.buffer[8]
.sym 81009 soc.spimemio.buffer[8]
.sym 81021 soc.spimemio.buffer[20]
.sym 81024 soc.spimemio.buffer[16]
.sym 81039 soc.spimemio.buffer[0]
.sym 81042 soc.spimemio.buffer[1]
.sym 81050 soc.spimemio.buffer[4]
.sym 81052 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 81053 clk$SB_IO_IN_$glb_clk
.sym 81057 soc.spimemio.buffer[6]
.sym 81059 soc.spimemio.buffer[3]
.sym 81067 soc.spimem_rdata[8]
.sym 81068 soc.spimemio.dout_data[4]
.sym 81075 soc.spimem_rdata[16]
.sym 81076 soc.spimemio.dout_data[1]
.sym 81086 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 81114 soc.spimemio.buffer[6]
.sym 81117 soc.spimemio.dout_data[4]
.sym 81141 soc.spimemio.buffer[6]
.sym 81161 soc.spimemio.dout_data[4]
.sym 81175 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 81176 clk$SB_IO_IN_$glb_clk
.sym 81181 soc.spimemio.buffer[15]
.sym 81183 soc.spimemio.buffer[14]
.sym 81184 soc.spimemio.buffer[13]
.sym 81192 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 81204 UART_RX_SB_LUT4_I1_I0[3]
.sym 81205 soc.mem_valid
.sym 81220 iomem_wstrb[3]
.sym 81225 soc.spimemio.buffer[19]
.sym 81230 UART_RX_SB_LUT4_I1_I0[3]
.sym 81231 soc.spimemio.buffer[3]
.sym 81234 soc.spimemio.buffer[23]
.sym 81235 soc.spimemio.dout_data[6]
.sym 81240 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 81248 soc.spimemio.buffer[14]
.sym 81249 soc.spimemio.buffer[13]
.sym 81250 soc.spimemio.buffer[7]
.sym 81255 soc.spimemio.buffer[13]
.sym 81261 soc.spimemio.dout_data[6]
.sym 81264 soc.spimemio.buffer[23]
.sym 81271 soc.spimemio.buffer[19]
.sym 81278 soc.spimemio.buffer[14]
.sym 81282 iomem_wstrb[3]
.sym 81283 UART_RX_SB_LUT4_I1_I0[3]
.sym 81284 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 81289 soc.spimemio.buffer[3]
.sym 81295 soc.spimemio.buffer[7]
.sym 81298 soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_I3_O_$glb_ce
.sym 81299 clk$SB_IO_IN_$glb_clk
.sym 81316 soc.spimemio.buffer[15]
.sym 81326 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 81331 soc.mem_valid
.sym 81333 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 81334 soc.cpu.clear_prefetched_high_word
.sym 81351 iomem_wdata[31]
.sym 81369 BUZZ_SB_DFFESR_Q_E
.sym 81387 iomem_wdata[31]
.sym 81421 BUZZ_SB_DFFESR_Q_E
.sym 81422 clk$SB_IO_IN_$glb_clk
.sym 81423 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 81425 soc.mem_valid
.sym 81426 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 81427 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 81428 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 81429 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81430 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 81431 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 81448 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 81451 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 81453 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 81455 soc.cpu.mem_rdata_q[29]
.sym 81456 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81458 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 81459 soc.mem_valid
.sym 81466 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 81467 soc.cpu.clear_prefetched_high_word
.sym 81468 soc.cpu.clear_prefetched_high_word_q
.sym 81472 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 81474 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 81476 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 81478 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 81479 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 81483 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 81484 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 81486 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 81493 UART_RX_SB_LUT4_I1_I0[3]
.sym 81496 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 81504 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 81506 soc.cpu.clear_prefetched_high_word_q
.sym 81507 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 81510 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 81511 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 81512 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 81513 UART_RX_SB_LUT4_I1_I0[3]
.sym 81519 soc.cpu.clear_prefetched_high_word
.sym 81522 soc.cpu.clear_prefetched_high_word
.sym 81523 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 81540 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 81541 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 81542 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 81543 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 81545 clk$SB_IO_IN_$glb_clk
.sym 81547 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 81548 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 81549 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81550 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 81551 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 81552 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 81553 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 81554 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 81570 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 81572 soc.cpu.mem_do_rinst
.sym 81574 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81576 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 81578 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81580 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81582 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 81588 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 81590 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 81591 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81592 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 81594 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 81595 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 81596 soc.cpu.mem_do_rinst
.sym 81598 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 81599 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 81600 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 81601 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 81602 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 81604 soc.cpu.clear_prefetched_high_word
.sym 81606 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 81609 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 81613 UART_RX_SB_LUT4_I1_I0[3]
.sym 81614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 81617 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 81618 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 81619 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 81621 UART_RX_SB_LUT4_I1_I0[3]
.sym 81623 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 81627 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 81628 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 81629 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 81630 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 81633 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 81634 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 81635 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 81636 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 81639 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 81640 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 81642 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 81646 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 81648 soc.cpu.mem_do_rinst
.sym 81651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 81657 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 81658 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 81660 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 81664 soc.cpu.clear_prefetched_high_word
.sym 81665 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81666 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 81667 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 81668 clk$SB_IO_IN_$glb_clk
.sym 81669 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 81693 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81694 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81695 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81699 UART_RX_SB_LUT4_I1_I0[3]
.sym 81700 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 81704 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 81705 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81713 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81715 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 81716 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 81718 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 81719 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 81720 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 81721 soc.cpu.mem_rdata_q[19]
.sym 81722 soc.cpu.mem_rdata_q[22]
.sym 81724 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 81725 soc.cpu.mem_rdata_q[29]
.sym 81726 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 81729 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81730 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 81732 soc.cpu.mem_la_firstword_xfer
.sym 81734 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81736 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 81738 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81739 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 81740 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81741 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 81750 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 81751 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 81752 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 81753 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81756 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 81758 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81759 soc.cpu.mem_la_firstword_xfer
.sym 81764 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 81768 soc.cpu.mem_rdata_q[22]
.sym 81770 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 81771 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81774 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 81775 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 81776 soc.cpu.mem_rdata_q[29]
.sym 81777 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81780 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 81781 soc.cpu.mem_rdata_q[19]
.sym 81782 soc.cpu.mem_rdata_q[22]
.sym 81783 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 81786 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81787 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 81788 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 81790 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81791 clk$SB_IO_IN_$glb_clk
.sym 81805 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 81820 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 81822 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 81826 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81827 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 81836 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 81837 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81838 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81839 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 81840 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 81841 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3]
.sym 81842 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 81843 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 81844 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 81845 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 81846 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 81848 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 81849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81850 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 81851 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 81852 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 81854 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 81855 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81856 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 81858 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 81859 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 81861 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 81862 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 81863 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81864 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 81868 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 81870 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 81873 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 81874 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 81875 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 81876 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81879 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 81880 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 81881 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 81882 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 81885 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81886 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 81887 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 81888 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81892 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 81893 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 81894 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 81897 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3]
.sym 81898 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 81899 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 81900 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 81903 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 81904 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 81905 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 81906 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 81909 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 81910 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81911 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81912 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 81914 clk$SB_IO_IN_$glb_clk
.sym 81916 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81917 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[0]
.sym 81918 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3]
.sym 81919 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 81920 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3[1]
.sym 81921 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 81922 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 81923 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 81936 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 81940 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 81941 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 81942 soc.cpu.mem_rdata_q[29]
.sym 81945 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 81946 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 81947 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 81948 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 81949 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81951 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 81957 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 81958 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 81959 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81960 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 81961 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 81962 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 81964 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 81965 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 81966 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 81967 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 81970 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 81972 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 81973 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 81974 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3[3]
.sym 81975 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 81977 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 81978 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 81979 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 81980 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 81981 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 81982 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 81984 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 81985 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3[1]
.sym 81986 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 81987 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 81988 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 81991 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 81992 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 81996 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 81997 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 81998 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 81999 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82003 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 82004 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 82005 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 82008 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 82009 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 82010 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 82011 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82014 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 82016 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 82020 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3[1]
.sym 82021 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 82022 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3[3]
.sym 82023 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 82026 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 82027 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 82028 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 82029 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 82032 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 82033 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 82034 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 82035 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 82037 clk$SB_IO_IN_$glb_clk
.sym 82039 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82040 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 82041 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 82042 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 82043 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 82044 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 82045 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 82046 soc.cpu.mem_rdata_q[29]
.sym 82053 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 82055 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 82058 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 82061 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82063 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82064 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 82065 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 82067 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 82068 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82070 soc.cpu.mem_rdata_q[29]
.sym 82072 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82074 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 82082 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 82084 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82086 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82087 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 82089 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 82090 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 82091 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 82092 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82094 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 82097 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 82098 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 82099 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 82102 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 82103 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 82105 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 82106 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 82107 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 82108 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 82110 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 82111 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 82114 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 82115 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 82116 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 82119 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 82120 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 82121 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82122 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 82125 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 82126 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 82127 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82132 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 82134 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82137 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82139 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 82140 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 82143 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 82144 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 82145 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 82146 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 82149 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82151 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 82152 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 82155 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 82157 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 82160 clk$SB_IO_IN_$glb_clk
.sym 82162 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 82163 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 82164 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 82165 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 82166 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82167 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[3]
.sym 82168 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 82169 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 82184 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 82186 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 82187 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82190 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 82191 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 82192 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 82194 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 82196 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 82197 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 82203 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 82205 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82206 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 82208 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 82209 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 82210 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 82213 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 82214 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 82215 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 82217 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 82218 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82221 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82222 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 82223 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 82224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82225 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 82227 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 82229 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 82232 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82233 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 82234 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 82237 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 82238 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82239 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 82242 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 82243 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 82244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82248 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 82249 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 82250 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 82255 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 82257 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82260 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 82261 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 82262 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 82263 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 82266 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 82268 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 82272 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82274 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 82275 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 82278 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 82279 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82280 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 82281 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82285 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 82286 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82287 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 82288 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 82289 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[0]
.sym 82290 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 82291 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[1]
.sym 82292 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 82298 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 82302 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 82303 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 82306 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 82309 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 82313 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 82314 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 82316 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 82317 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 82318 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82319 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 82329 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 82331 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 82332 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 82334 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 82335 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 82338 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 82339 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 82340 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 82345 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 82346 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 82347 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 82348 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 82351 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 82352 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 82353 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82354 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 82355 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 82357 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 82359 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 82360 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 82361 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 82362 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 82365 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 82366 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 82368 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 82371 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 82373 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 82377 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 82378 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 82383 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82384 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 82385 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 82389 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 82391 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 82395 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 82396 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 82397 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 82402 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 82403 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 82404 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 82408 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 82409 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82410 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 82411 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[0]
.sym 82412 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 82413 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 82414 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 82415 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 82425 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 82428 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 82431 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 82437 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 82439 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 82440 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 82443 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82450 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[2]
.sym 82451 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82452 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82453 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[0]
.sym 82454 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[3]
.sym 82456 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82458 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82459 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[2]
.sym 82460 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 82461 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
.sym 82462 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 82463 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 82464 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 82465 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 82466 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 82467 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 82468 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 82469 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82471 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 82473 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 82474 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 82475 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 82477 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 82479 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 82480 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 82482 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82483 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 82485 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 82488 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 82489 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82490 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 82491 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 82494 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 82495 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82496 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82497 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82500 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[2]
.sym 82501 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 82502 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 82506 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 82507 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[3]
.sym 82508 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 82509 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
.sym 82513 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82514 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 82515 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 82518 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[0]
.sym 82519 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[2]
.sym 82521 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[3]
.sym 82524 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82525 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 82526 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 82527 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 82529 clk$SB_IO_IN_$glb_clk
.sym 82543 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 82544 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 82552 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 82555 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82556 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 82557 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 82558 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82560 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82561 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82575 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 82576 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82577 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 82579 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 82581 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82582 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82583 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 82584 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 82586 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 82590 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 82591 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 82595 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 82596 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 82597 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 82600 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 82602 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 82603 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 82606 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 82607 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 82608 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 82611 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 82612 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82613 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 82623 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 82624 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 82625 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 82626 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82629 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 82630 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 82631 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 82632 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 82635 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 82637 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 82638 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 82641 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82642 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 82644 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 82647 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82649 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 82652 clk$SB_IO_IN_$glb_clk
.sym 82678 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 82684 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 82732 DBG[1]$SB_IO_OUT
.sym 82743 DBG[1]$SB_IO_OUT
.sym 82764 $PACKER_GND_NET
.sym 82786 iomem_addr[13]
.sym 82787 iomem_addr[7]
.sym 82788 iomem_addr[12]
.sym 82789 flash_io1_do
.sym 82799 soc.spimemio.xfer.count[1]
.sym 82800 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82802 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[3]
.sym 82803 soc.spimemio.xfer.count[2]
.sym 82805 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 82806 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 82807 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 82808 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[1]
.sym 82809 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[0]
.sym 82810 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[3]
.sym 82811 soc.spimemio.xfer.count[2]
.sym 82812 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 82816 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 82817 soc.spimemio.xfer.count[3]
.sym 82818 soc.spimemio.xfer_clk
.sym 82819 soc.spimemio.xfer_clk
.sym 82820 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 82823 soc.spimemio.xfer.count[1]
.sym 82824 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[2]
.sym 82825 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 82826 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 82827 soc.spimemio.xfer.count[0]
.sym 82830 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[3]
.sym 82831 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 82832 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 82835 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 82838 soc.spimemio.xfer.count[2]
.sym 82847 soc.spimemio.xfer_clk
.sym 82848 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 82849 soc.spimemio.xfer.count[1]
.sym 82850 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 82853 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82854 soc.spimemio.xfer.count[2]
.sym 82855 soc.spimemio.xfer_clk
.sym 82856 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 82860 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82861 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 82862 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 82865 soc.spimemio.xfer.count[1]
.sym 82867 soc.spimemio.xfer.count[0]
.sym 82868 soc.spimemio.xfer.count[3]
.sym 82871 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[2]
.sym 82872 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[0]
.sym 82873 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[1]
.sym 82874 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[3]
.sym 82875 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 82876 clk$SB_IO_IN_$glb_clk
.sym 82877 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 82883 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 82885 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 82886 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[2]
.sym 82887 soc.spimemio.xfer.count[3]
.sym 82888 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 82889 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 82895 iomem_wdata[20]
.sym 82897 soc.memory.rdata_0[27]
.sym 82898 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 82899 soc.memory.rdata_0[26]
.sym 82900 flash_clk_SB_LUT4_I1_I2[3]
.sym 82901 iomem_wdata[20]
.sym 82902 iomem_wdata[27]
.sym 82903 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 82905 flash_clk_SB_LUT4_I1_I2[3]
.sym 82917 $PACKER_VCC_NET
.sym 82923 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 82924 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 82930 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 82931 iomem_wdata[17]
.sym 82935 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 82939 soc.spimemio.xfer_clk
.sym 82941 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 82944 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 82960 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 82962 soc.spimemio.xfer.xfer_ddr
.sym 82963 iomem_wdata[4]
.sym 82964 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 82966 soc.spimemio.xfer_clk
.sym 82967 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 82968 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 82970 soc.spimemio.xfer.count[1]
.sym 82972 $PACKER_VCC_NET
.sym 82973 $PACKER_VCC_NET
.sym 82974 soc.spimemio.xfer.count[2]
.sym 82977 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 82981 iomem_wdata[5]
.sym 82984 flash_io0_do_SB_LUT4_O_I2[2]
.sym 82986 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 82988 soc.spimemio.xfer.count[3]
.sym 82990 soc.spimemio.config_clk
.sym 82991 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 82993 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 82994 soc.spimemio.xfer.count[1]
.sym 82997 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 82998 soc.spimemio.xfer_clk
.sym 82999 soc.spimemio.xfer.count[2]
.sym 83000 $PACKER_VCC_NET
.sym 83001 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 83004 soc.spimemio.xfer.count[3]
.sym 83005 soc.spimemio.xfer_clk
.sym 83006 $PACKER_VCC_NET
.sym 83007 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 83013 iomem_wdata[5]
.sym 83016 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 83017 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 83018 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 83019 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 83023 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83024 soc.spimemio.xfer_clk
.sym 83025 soc.spimemio.config_clk
.sym 83028 soc.spimemio.xfer.count[2]
.sym 83029 soc.spimemio.xfer.xfer_ddr
.sym 83031 soc.spimemio.xfer_clk
.sym 83035 iomem_wdata[4]
.sym 83038 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 83039 clk$SB_IO_IN_$glb_clk
.sym 83040 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 83053 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 83054 iomem_addr[2]
.sym 83055 iomem_addr[2]
.sym 83056 iomem_wdata[16]
.sym 83057 iomem_addr[4]
.sym 83058 soc.spimemio.xfer.xfer_ddr
.sym 83060 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 83063 soc.memory.rdata_0[29]
.sym 83065 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 83066 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 83069 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 83072 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 83073 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83075 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83076 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 83082 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 83084 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83087 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83089 soc.spimemio.xfer_clk
.sym 83090 soc.spimemio.xfer_csb
.sym 83091 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 83093 soc.spimemio.config_csb
.sym 83094 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83095 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83098 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 83100 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 83101 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83108 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 83109 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 83112 soc.spimemio.xfer.xfer_ddr
.sym 83115 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 83117 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83121 soc.spimemio.xfer.xfer_ddr
.sym 83122 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 83123 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 83127 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 83128 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83129 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 83134 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83135 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83136 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 83140 soc.spimemio.xfer_csb
.sym 83141 soc.spimemio.config_csb
.sym 83142 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83157 soc.spimemio.xfer_clk
.sym 83159 soc.spimemio.xfer_csb
.sym 83161 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 83162 clk$SB_IO_IN_$glb_clk
.sym 83163 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83176 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 83180 iomem_wdata[28]
.sym 83182 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83183 iomem_wdata[18]
.sym 83184 iomem_wdata[19]
.sym 83185 iomem_addr[11]
.sym 83186 flash_csb$SB_IO_OUT
.sym 83191 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 83193 flash_csb$SB_IO_OUT
.sym 83194 soc.spimemio.din_data[5]
.sym 83195 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 83198 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83199 $PACKER_VCC_NET
.sym 83208 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83212 soc.spimemio.xfer_clk
.sym 83213 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83218 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83223 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83226 $PACKER_GND_NET
.sym 83228 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 83230 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 83231 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83232 soc.spimemio.xfer.xfer_ddr
.sym 83234 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 83236 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I0_O[2]
.sym 83239 $PACKER_GND_NET
.sym 83262 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 83263 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83264 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I0_O[2]
.sym 83265 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83269 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 83270 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83280 soc.spimemio.xfer_clk
.sym 83281 soc.spimemio.xfer.xfer_ddr
.sym 83282 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 83283 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 83284 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83285 clk$SB_IO_IN_$glb_clk
.sym 83286 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83287 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 83288 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 83291 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 83292 soc.spimemio.xfer.obuffer[4]
.sym 83293 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 83294 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 83302 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83303 iomem_addr[7]
.sym 83304 iomem_addr[13]
.sym 83308 iomem_addr[10]
.sym 83312 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83313 soc.spimemio.dout_data[5]
.sym 83315 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83318 iomem_addr[5]
.sym 83320 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83321 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 83330 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83332 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 83333 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83334 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83335 soc.spimemio.xfer.obuffer[6]
.sym 83337 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 83340 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 83341 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83343 soc.spimemio.xfer.obuffer[6]
.sym 83344 soc.spimemio.din_data[6]
.sym 83345 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 83347 soc.spimemio.din_data[7]
.sym 83349 soc.spimemio.xfer.obuffer[4]
.sym 83350 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 83351 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 83353 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83355 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 83356 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83358 soc.spimemio.xfer.obuffer[3]
.sym 83361 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 83362 soc.spimemio.xfer.obuffer[6]
.sym 83363 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 83364 soc.spimemio.xfer.obuffer[4]
.sym 83368 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83369 soc.spimemio.xfer.obuffer[3]
.sym 83370 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 83373 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83375 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 83376 soc.spimemio.din_data[7]
.sym 83379 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83387 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83388 soc.spimemio.xfer.obuffer[4]
.sym 83392 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 83394 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83397 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 83398 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83399 soc.spimemio.xfer.obuffer[6]
.sym 83400 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 83403 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 83404 soc.spimemio.din_data[6]
.sym 83405 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 83406 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83407 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83408 clk$SB_IO_IN_$glb_clk
.sym 83410 soc.spimemio.xfer.obuffer[1]
.sym 83411 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 83412 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 83413 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 83415 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 83416 soc.spimemio.xfer.obuffer[3]
.sym 83424 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83428 iomem_wdata[30]
.sym 83432 iomem_addr[14]
.sym 83437 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83440 soc.spimemio.dout_data[2]
.sym 83442 soc.spimemio.dout_data[4]
.sym 83443 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83460 soc.spimemio.xfer.xfer_ddr
.sym 83462 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 83464 soc.spimemio.din_data[0]
.sym 83465 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 83478 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83480 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83491 soc.spimemio.din_data[0]
.sym 83514 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 83515 soc.spimemio.xfer.xfer_ddr
.sym 83517 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 83530 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83531 clk$SB_IO_IN_$glb_clk
.sym 83532 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83534 soc.spimemio.xfer.fetch
.sym 83543 $PACKER_GND_NET
.sym 83545 iomem_wdata[31]
.sym 83551 iomem_addr[9]
.sym 83554 iomem_wdata[26]
.sym 83555 iomem_addr[4]
.sym 83556 iomem_addr[3]
.sym 83557 soc.spimemio.dout_data[6]
.sym 83560 soc.spimemio.din_data[1]
.sym 83562 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 83563 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83566 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 83568 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 83578 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83591 soc.spimemio.xfer.xfer_ddr
.sym 83594 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 83599 soc.spimemio.xfer.fetch
.sym 83619 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83620 soc.spimemio.xfer.xfer_ddr
.sym 83650 soc.spimemio.xfer.fetch
.sym 83654 clk$SB_IO_IN_$glb_clk
.sym 83655 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 83669 iomem_addr[5]
.sym 83673 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 83674 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 83679 $PACKER_GND_NET
.sym 83681 flash_csb$SB_IO_OUT
.sym 83683 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 83688 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 83691 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 83798 iomem_addr[12]
.sym 83801 iomem_addr[15]
.sym 83804 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 83810 soc.simpleuart_reg_div_do[13]
.sym 83812 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[18]
.sym 83813 soc.spimemio.dout_data[5]
.sym 83837 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 83838 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 83867 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 83868 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 83900 clk$SB_IO_IN_$glb_clk
.sym 83901 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 83915 iomem_addr[6]
.sym 83920 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 83930 soc.spimemio.dout_data[4]
.sym 83933 soc.spimemio.dout_data[3]
.sym 83937 soc.spimemio.dout_data[2]
.sym 83947 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 83948 soc.simpleuart.recv_divcnt[13]
.sym 83954 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 83957 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 83962 soc.simpleuart.recv_divcnt[19]
.sym 83964 soc.simpleuart_reg_div_do[23]
.sym 83966 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 83967 soc.simpleuart_reg_div_do[21]
.sym 83969 soc.simpleuart.recv_divcnt[18]
.sym 83970 soc.simpleuart_reg_div_do[13]
.sym 83971 soc.simpleuart_reg_div_do[18]
.sym 83972 soc.simpleuart.recv_divcnt[21]
.sym 83974 soc.simpleuart.recv_divcnt[23]
.sym 83977 soc.simpleuart_reg_div_do[21]
.sym 83984 soc.simpleuart.recv_divcnt[19]
.sym 83991 soc.simpleuart_reg_div_do[18]
.sym 83994 soc.simpleuart.recv_divcnt[13]
.sym 83995 soc.simpleuart.recv_divcnt[23]
.sym 83996 soc.simpleuart_reg_div_do[23]
.sym 83997 soc.simpleuart_reg_div_do[13]
.sym 84003 soc.simpleuart.recv_divcnt[18]
.sym 84006 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 84007 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 84008 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 84009 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 84012 soc.simpleuart.recv_divcnt[21]
.sym 84013 soc.simpleuart_reg_div_do[21]
.sym 84021 soc.simpleuart.recv_divcnt[23]
.sym 84039 iomem_wdata[23]
.sym 84049 soc.spimemio.dout_data[6]
.sym 84050 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 84056 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 84058 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 84068 soc.simpleuart.recv_divcnt[18]
.sym 84071 soc.simpleuart_reg_div_do[24]
.sym 84090 soc.simpleuart.recv_divcnt[24]
.sym 84093 soc.simpleuart_reg_div_do[18]
.sym 84123 soc.simpleuart_reg_div_do[18]
.sym 84124 soc.simpleuart_reg_div_do[24]
.sym 84125 soc.simpleuart.recv_divcnt[18]
.sym 84126 soc.simpleuart.recv_divcnt[24]
.sym 84167 soc.simpleuart_reg_div_do[24]
.sym 84173 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 84175 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 84179 soc.simpleuart_reg_div_do[18]
.sym 84181 flash_csb$SB_IO_OUT
.sym 84182 flash_io0_do_SB_LUT4_O_I2[2]
.sym 84183 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84190 iomem_wstrb[3]
.sym 84192 UART_RX_SB_LUT4_I1_I0[3]
.sym 84194 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 84195 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 84197 UART_RX$SB_IO_IN
.sym 84200 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 84201 UART_RX_SB_LUT4_I1_I2[0]
.sym 84203 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 84204 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 84207 iomem_wdata[31]
.sym 84211 UART_RX_SB_LUT4_I1_I0[2]
.sym 84218 UART_RX_SB_LUT4_I1_I0[0]
.sym 84220 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 84229 iomem_wdata[31]
.sym 84234 UART_RX_SB_LUT4_I1_I0[2]
.sym 84235 UART_RX_SB_LUT4_I1_I2[0]
.sym 84240 UART_RX_SB_LUT4_I1_I0[3]
.sym 84242 iomem_wstrb[3]
.sym 84243 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 84247 UART_RX_SB_LUT4_I1_I2[0]
.sym 84249 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 84252 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 84254 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 84258 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 84259 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 84260 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 84261 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 84264 UART_RX_SB_LUT4_I1_I0[3]
.sym 84265 UART_RX_SB_LUT4_I1_I0[2]
.sym 84266 UART_RX$SB_IO_IN
.sym 84267 UART_RX_SB_LUT4_I1_I0[0]
.sym 84268 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 84269 clk$SB_IO_IN_$glb_clk
.sym 84270 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 84294 iomem_wstrb[3]
.sym 84297 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 84298 soc.spimemio.dout_data[5]
.sym 84314 soc.simpleuart.recv_state[2]
.sym 84316 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 84323 UART_RX_SB_LUT4_I1_O
.sym 84331 soc.simpleuart.recv_state[3]
.sym 84332 UART_RX_SB_LUT4_I1_I2[0]
.sym 84333 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 84334 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 84335 soc.simpleuart.recv_state[1]
.sym 84343 soc.simpleuart.recv_state[1]
.sym 84344 $nextpnr_ICESTORM_LC_44$O
.sym 84347 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 84350 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 84352 soc.simpleuart.recv_state[1]
.sym 84356 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 84357 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 84359 soc.simpleuart.recv_state[2]
.sym 84360 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 84364 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 84365 soc.simpleuart.recv_state[3]
.sym 84366 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 84369 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 84370 soc.simpleuart.recv_state[1]
.sym 84371 soc.simpleuart.recv_state[2]
.sym 84372 soc.simpleuart.recv_state[3]
.sym 84375 soc.simpleuart.recv_state[3]
.sym 84376 soc.simpleuart.recv_state[1]
.sym 84378 soc.simpleuart.recv_state[2]
.sym 84381 soc.simpleuart.recv_state[2]
.sym 84382 soc.simpleuart.recv_state[3]
.sym 84383 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 84384 soc.simpleuart.recv_state[1]
.sym 84387 soc.simpleuart.recv_state[1]
.sym 84388 UART_RX_SB_LUT4_I1_I2[0]
.sym 84389 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 84390 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 84391 UART_RX_SB_LUT4_I1_O
.sym 84392 clk$SB_IO_IN_$glb_clk
.sym 84393 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 84418 soc.spimemio.dout_data[4]
.sym 84425 soc.spimemio.dout_data[3]
.sym 84429 soc.spimemio.dout_data[2]
.sym 84549 soc.spimemio.dout_data[6]
.sym 84560 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84566 soc.spimemio.dout_data[0]
.sym 84616 soc.spimemio.dout_data[0]
.sym 84637 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84638 clk$SB_IO_IN_$glb_clk
.sym 84675 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84682 soc.spimemio.dout_data[7]
.sym 84686 soc.spimemio.dout_data[5]
.sym 84688 soc.spimemio.dout_data[0]
.sym 84690 soc.spimemio.dout_data[4]
.sym 84692 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 84699 soc.spimemio.dout_data[2]
.sym 84709 soc.spimemio.dout_data[6]
.sym 84717 soc.spimemio.dout_data[0]
.sym 84720 soc.spimemio.dout_data[6]
.sym 84726 soc.spimemio.dout_data[2]
.sym 84734 soc.spimemio.dout_data[5]
.sym 84744 soc.spimemio.dout_data[7]
.sym 84757 soc.spimemio.dout_data[4]
.sym 84760 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 84761 clk$SB_IO_IN_$glb_clk
.sym 84794 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 84798 soc.spimemio.dout_data[5]
.sym 84806 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84814 soc.spimemio.dout_data[1]
.sym 84816 soc.spimemio.dout_data[4]
.sym 84862 soc.spimemio.dout_data[1]
.sym 84881 soc.spimemio.dout_data[4]
.sym 84883 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84884 clk$SB_IO_IN_$glb_clk
.sym 84887 soc.spimemio.buffer[19]
.sym 84913 soc.spimemio.dout_data[3]
.sym 84932 soc.spimemio.dout_data[6]
.sym 84937 soc.spimemio.dout_data[3]
.sym 84945 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84973 soc.spimemio.dout_data[6]
.sym 84987 soc.spimemio.dout_data[3]
.sym 85006 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 85007 clk$SB_IO_IN_$glb_clk
.sym 85019 $PACKER_GND_NET
.sym 85035 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 85056 soc.spimemio.dout_data[7]
.sym 85058 soc.spimemio.dout_data[6]
.sym 85061 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 85068 soc.spimemio.dout_data[5]
.sym 85104 soc.spimemio.dout_data[7]
.sym 85115 soc.spimemio.dout_data[6]
.sym 85119 soc.spimemio.dout_data[5]
.sym 85129 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 85130 clk$SB_IO_IN_$glb_clk
.sym 85158 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 85160 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 85281 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 85288 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85297 UART_RX_SB_LUT4_I1_I0[3]
.sym 85300 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 85303 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 85307 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 85308 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 85309 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 85311 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 85313 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 85314 soc.cpu.mem_state[0]
.sym 85315 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 85316 soc.cpu.mem_state[1]
.sym 85317 soc.cpu.mem_do_rinst
.sym 85320 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 85321 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 85322 soc.cpu.mem_state[0]
.sym 85323 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 85324 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 85325 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85335 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 85336 soc.cpu.mem_state[0]
.sym 85337 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 85338 soc.cpu.mem_state[1]
.sym 85341 soc.cpu.mem_state[1]
.sym 85342 soc.cpu.mem_state[0]
.sym 85347 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 85348 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 85349 UART_RX_SB_LUT4_I1_I0[3]
.sym 85350 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 85353 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 85354 UART_RX_SB_LUT4_I1_I0[3]
.sym 85355 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 85356 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 85359 soc.cpu.mem_state[0]
.sym 85360 soc.cpu.mem_state[1]
.sym 85361 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 85362 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85365 soc.cpu.mem_state[1]
.sym 85366 soc.cpu.mem_state[0]
.sym 85367 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 85368 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 85371 soc.cpu.mem_do_rinst
.sym 85372 soc.cpu.mem_state[1]
.sym 85373 soc.cpu.mem_state[0]
.sym 85374 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 85375 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 85376 clk$SB_IO_IN_$glb_clk
.sym 85377 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 85380 soc.cpu.mem_state[0]
.sym 85382 soc.cpu.mem_state[1]
.sym 85394 soc.mem_valid
.sym 85396 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 85401 UART_RX_SB_LUT4_I1_I0[3]
.sym 85410 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 85419 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 85421 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 85423 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 85424 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 85425 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 85429 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 85430 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 85431 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 85432 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 85434 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 85435 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85437 soc.cpu.mem_state[0]
.sym 85438 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 85439 soc.cpu.mem_state[1]
.sym 85443 soc.cpu.mem_do_rinst
.sym 85445 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 85447 soc.cpu.mem_state[1]
.sym 85453 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 85455 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 85458 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 85459 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 85460 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 85461 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 85466 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 85470 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 85471 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 85472 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 85473 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85476 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 85478 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 85483 soc.cpu.mem_state[0]
.sym 85484 soc.cpu.mem_state[1]
.sym 85485 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85488 soc.cpu.mem_state[1]
.sym 85489 soc.cpu.mem_do_rinst
.sym 85490 soc.cpu.mem_state[0]
.sym 85491 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 85496 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 85498 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 85499 clk$SB_IO_IN_$glb_clk
.sym 85500 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 85524 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 85525 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 85637 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 85774 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 85779 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 85790 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 85795 soc.cpu.mem_rdata_q[29]
.sym 85796 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 85798 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3]
.sym 85799 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 85800 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 85801 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 85804 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[0]
.sym 85805 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 85806 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 85808 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85812 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 85813 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 85814 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 85815 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 85816 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3[1]
.sym 85817 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85818 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85819 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 85821 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 85822 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3]
.sym 85823 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 85824 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3[1]
.sym 85828 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85829 soc.cpu.mem_rdata_q[29]
.sym 85830 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85833 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 85834 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 85835 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 85836 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 85839 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 85841 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 85842 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 85845 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[0]
.sym 85847 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 85851 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85852 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 85854 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85857 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 85859 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 85860 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 85863 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 85864 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 85865 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 85866 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[0]
.sym 85868 clk$SB_IO_IN_$glb_clk
.sym 85889 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 85898 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 85899 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 85902 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 85903 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85911 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 85912 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[0]
.sym 85914 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 85915 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85916 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 85918 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 85919 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 85923 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 85924 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 85925 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 85926 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 85927 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 85928 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 85930 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 85931 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 85934 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 85935 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85936 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 85939 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 85940 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 85944 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 85945 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 85946 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 85947 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 85950 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85951 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 85952 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 85956 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85958 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 85959 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 85962 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 85964 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 85965 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 85968 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 85969 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 85970 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 85971 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 85974 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 85976 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 85977 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 85980 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 85981 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 85982 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 85986 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 85987 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85988 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[0]
.sym 85989 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 85991 clk$SB_IO_IN_$glb_clk
.sym 85999 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 86004 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 86011 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 86018 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 86021 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 86023 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 86026 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 86027 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 86034 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 86035 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 86036 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 86038 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 86039 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 86042 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 86043 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86045 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 86046 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[0]
.sym 86047 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 86048 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 86049 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 86052 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 86053 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 86055 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 86056 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 86057 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86059 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 86060 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86061 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86062 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 86063 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 86064 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 86065 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86067 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 86068 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 86069 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 86070 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 86073 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 86074 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 86075 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 86076 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 86079 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 86080 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 86082 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 86085 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 86086 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86087 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 86091 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 86092 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86093 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86094 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86097 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 86098 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 86099 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 86100 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 86103 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 86104 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 86105 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 86106 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[0]
.sym 86109 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 86110 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86111 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86112 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86114 clk$SB_IO_IN_$glb_clk
.sym 86137 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 86142 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 86158 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 86159 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 86160 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86161 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 86162 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[3]
.sym 86163 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 86164 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86166 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 86167 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 86168 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 86169 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 86170 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86171 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 86175 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 86176 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 86179 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[1]
.sym 86180 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 86181 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 86182 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86184 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 86185 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[0]
.sym 86187 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 86190 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 86191 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 86192 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86193 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 86198 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 86199 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 86202 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 86203 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[0]
.sym 86204 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[1]
.sym 86205 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[3]
.sym 86208 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 86209 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 86210 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86211 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[1]
.sym 86215 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86216 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86221 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 86223 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 86227 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 86228 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 86229 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 86232 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 86233 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 86234 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 86237 clk$SB_IO_IN_$glb_clk
.sym 86259 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 86280 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86281 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86283 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 86284 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[0]
.sym 86285 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 86286 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 86287 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 86288 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 86289 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86292 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 86295 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 86296 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 86297 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 86298 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 86299 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86300 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 86301 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 86302 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 86303 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 86304 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 86305 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86306 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 86307 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[0]
.sym 86308 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 86309 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 86311 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86313 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86315 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86316 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 86320 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 86321 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 86322 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 86325 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[0]
.sym 86327 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 86328 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 86331 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 86332 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 86333 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 86334 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 86337 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 86338 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 86339 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 86340 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 86343 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86344 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 86345 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86346 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 86349 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86350 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 86351 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[0]
.sym 86352 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 86355 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 86356 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86357 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 86358 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86360 clk$SB_IO_IN_$glb_clk
.sym 86379 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 86380 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 86563 DBG[2]$SB_IO_OUT
.sym 86579 DBG[2]$SB_IO_OUT
.sym 86586 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 86587 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 86589 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 86590 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 86591 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 86592 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 86605 DBG[2]$SB_IO_OUT
.sym 86617 iomem_addr[15]
.sym 86618 iomem_wdata[17]
.sym 86619 soc.memory.rdata_1[21]
.sym 86620 iomem_wdata[21]
.sym 86709 flash_io0_di
.sym 86711 flash_io1_di
.sym 86725 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 86726 soc.memory.rdata_1[18]
.sym 86727 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 86728 soc.memory.rdata_1[23]
.sym 86729 iomem_wdata[22]
.sym 86730 soc.memory.rdata_1[19]
.sym 86732 iomem_wdata[25]
.sym 86733 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 86734 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 86736 soc.memory.rdata_1[22]
.sym 86737 flash_io0_di
.sym 86745 flash_io0_di
.sym 86746 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 86747 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 86756 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 86765 soc.memory.rdata_0[17]
.sym 86769 flash_io1_oe
.sym 86771 flash_io1_di
.sym 86777 $PACKER_VCC_NET
.sym 86778 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 86782 flash_io0_do
.sym 86792 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 86794 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 86795 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 86796 soc.spimemio.xfer.xfer_ddr
.sym 86797 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 86801 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 86802 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 86805 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 86810 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 86811 soc.spimemio.xfer.count[3]
.sym 86812 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 86813 soc.spimemio.xfer_clk
.sym 86814 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 86815 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 86817 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 86820 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 86821 soc.spimemio.xfer.count[2]
.sym 86829 soc.spimemio.xfer_clk
.sym 86830 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 86832 soc.spimemio.xfer.xfer_ddr
.sym 86841 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 86842 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 86843 soc.spimemio.xfer.count[3]
.sym 86844 soc.spimemio.xfer.count[2]
.sym 86847 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 86848 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 86849 soc.spimemio.xfer.count[2]
.sym 86853 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 86854 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 86855 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 86856 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 86859 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 86860 soc.spimemio.xfer_clk
.sym 86861 soc.spimemio.xfer.xfer_ddr
.sym 86862 soc.spimemio.xfer.count[3]
.sym 86865 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 86866 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 86867 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 86868 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 86869 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 86870 clk$SB_IO_IN_$glb_clk
.sym 86871 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 86887 iomem_addr[8]
.sym 86890 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 86892 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 86894 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 86897 flash_io1_di
.sym 86904 iomem_wdata[29]
.sym 87008 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 87010 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 87015 iomem_addr[5]
.sym 87017 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87019 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 87025 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 87129 $PACKER_VCC_NET
.sym 87131 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 87145 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 87159 soc.spimemio.xfer.obuffer[1]
.sym 87160 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 87161 soc.spimemio.din_data[5]
.sym 87163 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 87164 soc.spimemio.xfer.obuffer[4]
.sym 87165 soc.spimemio.xfer.obuffer[3]
.sym 87167 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 87168 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 87170 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 87172 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 87173 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 87175 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87179 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 87180 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87183 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87184 soc.spimemio.din_data[4]
.sym 87185 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 87188 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 87192 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 87194 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 87198 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87199 soc.spimemio.din_data[5]
.sym 87200 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 87201 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 87216 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 87217 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87218 soc.spimemio.xfer.obuffer[1]
.sym 87219 soc.spimemio.xfer.obuffer[4]
.sym 87222 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 87223 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87224 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 87225 soc.spimemio.din_data[4]
.sym 87228 soc.spimemio.xfer.obuffer[3]
.sym 87230 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 87234 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 87235 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 87236 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87237 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 87238 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 87239 clk$SB_IO_IN_$glb_clk
.sym 87267 flash_io1_oe
.sym 87269 $PACKER_VCC_NET
.sym 87271 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 87283 soc.spimemio.xfer.obuffer[0]
.sym 87287 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87290 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87291 soc.spimemio.xfer.obuffer[0]
.sym 87293 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 87298 soc.spimemio.xfer.obuffer[1]
.sym 87300 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 87302 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 87303 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 87304 soc.spimemio.xfer.obuffer[3]
.sym 87308 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 87309 soc.spimemio.din_data[2]
.sym 87311 soc.spimemio.din_data[3]
.sym 87313 soc.spimemio.din_data[1]
.sym 87315 soc.spimemio.din_data[1]
.sym 87316 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87317 soc.spimemio.xfer.obuffer[0]
.sym 87318 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87321 soc.spimemio.xfer.obuffer[0]
.sym 87322 soc.spimemio.xfer.obuffer[3]
.sym 87323 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87324 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 87327 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 87328 soc.spimemio.xfer.obuffer[0]
.sym 87329 soc.spimemio.xfer.obuffer[1]
.sym 87330 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87333 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 87334 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 87335 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87336 soc.spimemio.xfer.obuffer[1]
.sym 87345 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 87347 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87348 soc.spimemio.din_data[2]
.sym 87351 soc.spimemio.din_data[3]
.sym 87352 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87353 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 87361 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 87362 clk$SB_IO_IN_$glb_clk
.sym 87389 flash_io1_di
.sym 87406 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 87418 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 87444 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 87485 clk$SB_IO_IN_$glb_clk
.sym 87486 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 87632 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 87645 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 88137 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 88625 soc.spimemio.buffer[19]
.sym 88769 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88784 soc.spimemio.dout_data[3]
.sym 88797 soc.spimemio.dout_data[3]
.sym 88837 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88838 clk$SB_IO_IN_$glb_clk
.sym 89254 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 89256 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 89260 soc.cpu.mem_state[0]
.sym 89261 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 89262 soc.cpu.mem_state[1]
.sym 89263 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 89295 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 89296 soc.cpu.mem_state[1]
.sym 89297 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 89298 soc.cpu.mem_state[0]
.sym 89307 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 89308 soc.cpu.mem_state[0]
.sym 89309 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 89310 soc.cpu.mem_state[1]
.sym 89329 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 89330 clk$SB_IO_IN_$glb_clk
.sym 89331 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 89887 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 89890 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89895 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[1]
.sym 89934 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 89936 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89937 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[1]
.sym 90391 flash_io0_do
.sym 90393 flash_io0_oe
.sym 90394 flash_io1_do
.sym 90396 flash_io1_oe
.sym 90397 $PACKER_VCC_NET
.sym 90403 flash_io1_do
.sym 90405 $PACKER_VCC_NET
.sym 90406 flash_io1_oe
.sym 90412 flash_io0_oe
.sym 90415 flash_io0_do
.sym 90416 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 90417 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 90418 soc.memory.wen[2]
.sym 90419 soc.memory.ram01_WREN
.sym 90420 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 90421 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 90422 soc.memory.wen[3]
.sym 90423 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 90448 iomem_addr[10]
.sym 90449 soc.memory.wen[2]
.sym 90450 soc.memory.rdata_0[23]
.sym 90451 soc.memory.ram01_WREN
.sym 90458 soc.memory.rdata_0[19]
.sym 90460 soc.memory.rdata_0[18]
.sym 90461 iomem_addr[16]
.sym 90462 soc.memory.rdata_1[22]
.sym 90464 soc.memory.rdata_1[19]
.sym 90467 soc.memory.rdata_0[22]
.sym 90468 soc.memory.rdata_1[17]
.sym 90470 soc.memory.rdata_1[18]
.sym 90474 iomem_addr[16]
.sym 90475 flash_clk_SB_LUT4_I1_I2[3]
.sym 90476 soc.memory.rdata_0[17]
.sym 90477 soc.memory.rdata_0[27]
.sym 90478 flash_clk_SB_LUT4_I1_I2[3]
.sym 90481 soc.memory.rdata_1[26]
.sym 90483 soc.memory.rdata_1[27]
.sym 90485 soc.memory.rdata_0[26]
.sym 90497 flash_clk_SB_LUT4_I1_I2[3]
.sym 90498 soc.memory.rdata_1[22]
.sym 90499 iomem_addr[16]
.sym 90500 soc.memory.rdata_0[22]
.sym 90503 soc.memory.rdata_0[19]
.sym 90504 iomem_addr[16]
.sym 90505 soc.memory.rdata_1[19]
.sym 90506 flash_clk_SB_LUT4_I1_I2[3]
.sym 90515 flash_clk_SB_LUT4_I1_I2[3]
.sym 90516 soc.memory.rdata_1[26]
.sym 90517 soc.memory.rdata_0[26]
.sym 90518 iomem_addr[16]
.sym 90521 soc.memory.rdata_0[27]
.sym 90522 flash_clk_SB_LUT4_I1_I2[3]
.sym 90523 iomem_addr[16]
.sym 90524 soc.memory.rdata_1[27]
.sym 90527 soc.memory.rdata_0[18]
.sym 90528 flash_clk_SB_LUT4_I1_I2[3]
.sym 90529 iomem_addr[16]
.sym 90530 soc.memory.rdata_1[18]
.sym 90533 soc.memory.rdata_1[17]
.sym 90534 iomem_addr[16]
.sym 90535 flash_clk_SB_LUT4_I1_I2[3]
.sym 90536 soc.memory.rdata_0[17]
.sym 90544 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 90546 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 90547 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 90548 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 90551 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 90556 soc.memory.rdata_1[20]
.sym 90558 soc.memory.rdata_1[17]
.sym 90560 iomem_wdata[29]
.sym 90566 soc.memory.rdata_1[16]
.sym 90575 soc.memory.rdata_1[26]
.sym 90576 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 90577 soc.memory.rdata_1[27]
.sym 90586 soc.memory.rdata_0[22]
.sym 90589 soc.memory.wen[3]
.sym 90590 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 90593 iomem_wdata[27]
.sym 90594 iomem_addr[16]
.sym 90595 soc.memory.rdata_0[18]
.sym 90597 soc.memory.rdata_0[19]
.sym 90598 flash_clk_SB_LUT4_I1_I2[3]
.sym 90599 flash_clk_SB_LUT4_I1_I2[3]
.sym 90600 iomem_wstrb[3]
.sym 90606 iomem_wdata[24]
.sym 90715 soc.memory.rdata_1[28]
.sym 90717 iomem_wdata[25]
.sym 90718 iomem_addr[6]
.sym 90721 iomem_wdata[31]
.sym 90722 iomem_wdata[29]
.sym 90723 soc.memory.rdata_1[31]
.sym 90727 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 90729 iomem_wstrb[2]
.sym 90735 iomem_wdata[30]
.sym 90840 soc.memory.rdata_0[17]
.sym 90859 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 90963 $PACKER_VCC_NET
.sym 91098 iomem_wstrb[3]
.sym 91220 iomem_wstrb[2]
.sym 91224 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 91352 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 91590 iomem_wstrb[3]
.sym 91712 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 91716 iomem_wstrb[2]
.sym 91840 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 92081 iomem_wstrb[3]
.sym 92337 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 94222 flash_clk$SB_IO_OUT
.sym 94225 flash_csb$SB_IO_OUT
.sym 94233 flash_clk$SB_IO_OUT
.sym 94239 flash_csb$SB_IO_OUT
.sym 94249 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 94259 flash_clk$SB_IO_OUT
.sym 94271 flash_csb$SB_IO_OUT
.sym 94272 iomem_wdata[27]
.sym 94273 soc.memory.rdata_0[21]
.sym 94274 iomem_wdata[24]
.sym 94281 soc.memory.rdata_0[16]
.sym 94284 iomem_wstrb[2]
.sym 94286 soc.memory.rdata_1[16]
.sym 94289 soc.memory.rdata_0[20]
.sym 94290 soc.memory.rdata_0[24]
.sym 94292 soc.memory.rdata_0[25]
.sym 94294 soc.memory.rdata_1[20]
.sym 94295 soc.memory.wen[3]
.sym 94297 iomem_addr[16]
.sym 94299 soc.memory.wen[2]
.sym 94300 soc.memory.rdata_1[23]
.sym 94302 soc.memory.rdata_1[24]
.sym 94303 soc.memory.rdata_0[23]
.sym 94304 soc.memory.rdata_1[25]
.sym 94307 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 94309 flash_clk_SB_LUT4_I1_I2[3]
.sym 94311 iomem_wstrb[3]
.sym 94314 soc.memory.rdata_0[23]
.sym 94315 flash_clk_SB_LUT4_I1_I2[3]
.sym 94316 iomem_addr[16]
.sym 94317 soc.memory.rdata_1[23]
.sym 94320 flash_clk_SB_LUT4_I1_I2[3]
.sym 94321 soc.memory.rdata_0[24]
.sym 94322 soc.memory.rdata_1[24]
.sym 94323 iomem_addr[16]
.sym 94327 iomem_wstrb[2]
.sym 94329 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 94332 soc.memory.wen[3]
.sym 94335 soc.memory.wen[2]
.sym 94338 iomem_addr[16]
.sym 94339 soc.memory.rdata_1[16]
.sym 94340 soc.memory.rdata_0[16]
.sym 94341 flash_clk_SB_LUT4_I1_I2[3]
.sym 94344 flash_clk_SB_LUT4_I1_I2[3]
.sym 94345 soc.memory.rdata_0[25]
.sym 94346 soc.memory.rdata_1[25]
.sym 94347 iomem_addr[16]
.sym 94351 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 94353 iomem_wstrb[3]
.sym 94356 soc.memory.rdata_0[20]
.sym 94357 soc.memory.rdata_1[20]
.sym 94358 flash_clk_SB_LUT4_I1_I2[3]
.sym 94359 iomem_addr[16]
.sym 94395 iomem_wdata[28]
.sym 94396 iomem_wstrb[2]
.sym 94399 iomem_wdata[24]
.sym 94402 iomem_wdata[30]
.sym 94403 soc.memory.rdata_0[20]
.sym 94404 soc.memory.rdata_0[24]
.sym 94408 soc.memory.rdata_1[24]
.sym 94409 iomem_wdata[26]
.sym 94410 soc.memory.rdata_1[25]
.sym 94411 iomem_wdata[16]
.sym 94412 iomem_wdata[23]
.sym 94414 iomem_wdata[31]
.sym 94416 iomem_wdata[23]
.sym 94417 soc.memory.rdata_0[28]
.sym 94419 soc.memory.rdata_1[29]
.sym 94420 soc.memory.rdata_0[16]
.sym 94422 iomem_wdata[28]
.sym 94423 iomem_addr[5]
.sym 94425 iomem_wdata[18]
.sym 94426 soc.memory.rdata_0[25]
.sym 94427 iomem_wdata[19]
.sym 94428 iomem_addr[11]
.sym 94430 soc.memory.wen[2]
.sym 94445 iomem_addr[16]
.sym 94449 soc.memory.rdata_1[30]
.sym 94451 soc.memory.rdata_1[31]
.sym 94453 soc.memory.rdata_1[28]
.sym 94455 soc.memory.rdata_1[21]
.sym 94456 soc.memory.rdata_0[28]
.sym 94458 soc.memory.rdata_1[29]
.sym 94460 soc.memory.rdata_0[30]
.sym 94461 soc.memory.rdata_0[29]
.sym 94462 soc.memory.rdata_0[31]
.sym 94464 flash_clk_SB_LUT4_I1_I2[3]
.sym 94465 flash_clk_SB_LUT4_I1_I2[3]
.sym 94471 soc.memory.rdata_0[21]
.sym 94473 soc.memory.rdata_0[28]
.sym 94474 iomem_addr[16]
.sym 94475 soc.memory.rdata_1[28]
.sym 94476 flash_clk_SB_LUT4_I1_I2[3]
.sym 94485 soc.memory.rdata_1[31]
.sym 94486 flash_clk_SB_LUT4_I1_I2[3]
.sym 94487 soc.memory.rdata_0[31]
.sym 94488 iomem_addr[16]
.sym 94491 flash_clk_SB_LUT4_I1_I2[3]
.sym 94492 soc.memory.rdata_1[21]
.sym 94493 iomem_addr[16]
.sym 94494 soc.memory.rdata_0[21]
.sym 94497 soc.memory.rdata_1[30]
.sym 94498 flash_clk_SB_LUT4_I1_I2[3]
.sym 94499 soc.memory.rdata_0[30]
.sym 94500 iomem_addr[16]
.sym 94515 iomem_addr[16]
.sym 94516 soc.memory.rdata_1[29]
.sym 94517 soc.memory.rdata_0[29]
.sym 94518 flash_clk_SB_LUT4_I1_I2[3]
.sym 94546 iomem_addr[15]
.sym 94551 soc.memory.rdata_1[30]
.sym 94553 soc.memory.rdata_1[27]
.sym 94554 iomem_addr[10]
.sym 94560 iomem_addr[12]
.sym 94561 soc.memory.rdata_1[26]
.sym 94562 soc.memory.rdata_0[30]
.sym 94563 soc.memory.rdata_0[20]
.sym 94564 soc.memory.rdata_0[31]
.sym 94565 iomem_addr[14]
.sym 94566 soc.memory.rdata_0[24]
.sym 94567 iomem_addr[6]
.sym 94568 soc.memory.rdata_0[25]
.sym 94570 soc.memory.rdata_0[26]
.sym 94571 soc.memory.wen[2]
.sym 94572 soc.memory.rdata_0[27]
.sym 94573 iomem_wdata[30]
.sym 94690 soc.memory.rdata_0[22]
.sym 94692 soc.memory.rdata_0[19]
.sym 94695 soc.memory.wen[3]
.sym 94696 iomem_addr[16]
.sym 94698 iomem_addr[8]
.sym 94700 soc.memory.rdata_0[18]
.sym 94701 iomem_wdata[23]
.sym 94702 soc.memory.rdata_0[28]
.sym 94704 soc.memory.rdata_0[29]
.sym 94706 iomem_addr[9]
.sym 94707 iomem_wdata[26]
.sym 94708 iomem_wdata[31]
.sym 94709 iomem_addr[3]
.sym 94710 iomem_addr[4]
.sym 94712 iomem_addr[9]
.sym 94842 $PACKER_GND_NET
.sym 94846 iomem_addr[5]
.sym 94982 iomem_addr[15]
.sym 94989 iomem_addr[12]
.sym 95104 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 95118 iomem_addr[6]
.sym 95268 iomem_wdata[23]
.sym 98492 clk$SB_IO_IN_$glb_clk
.sym 98497 iomem_wdata[16]
.sym 98498 iomem_wdata[23]
.sym 98499 iomem_wdata[27]
.sym 98500 iomem_wdata[24]
.sym 98501 iomem_wdata[23]
.sym 98502 iomem_wdata[20]
.sym 98504 iomem_wdata[28]
.sym 98505 iomem_wdata[16]
.sym 98506 iomem_wdata[20]
.sym 98508 iomem_wdata[31]
.sym 98509 iomem_wdata[30]
.sym 98511 iomem_wdata[26]
.sym 98513 iomem_wdata[25]
.sym 98514 iomem_wdata[17]
.sym 98515 iomem_wdata[29]
.sym 98516 iomem_wdata[21]
.sym 98518 iomem_wdata[18]
.sym 98519 iomem_wdata[19]
.sym 98520 iomem_wdata[22]
.sym 98522 iomem_wdata[17]
.sym 98524 iomem_wdata[21]
.sym 98526 iomem_wdata[18]
.sym 98527 iomem_wdata[19]
.sym 98528 iomem_wdata[22]
.sym 98529 iomem_wdata[16]
.sym 98530 iomem_wdata[24]
.sym 98531 iomem_wdata[16]
.sym 98532 iomem_wdata[17]
.sym 98533 iomem_wdata[25]
.sym 98534 iomem_wdata[17]
.sym 98535 iomem_wdata[18]
.sym 98536 iomem_wdata[26]
.sym 98537 iomem_wdata[18]
.sym 98538 iomem_wdata[19]
.sym 98539 iomem_wdata[27]
.sym 98540 iomem_wdata[19]
.sym 98541 iomem_wdata[20]
.sym 98542 iomem_wdata[28]
.sym 98543 iomem_wdata[20]
.sym 98544 iomem_wdata[21]
.sym 98545 iomem_wdata[29]
.sym 98546 iomem_wdata[21]
.sym 98547 iomem_wdata[22]
.sym 98548 iomem_wdata[30]
.sym 98549 iomem_wdata[22]
.sym 98550 iomem_wdata[23]
.sym 98551 iomem_wdata[31]
.sym 98552 iomem_wdata[23]
.sym 98600 soc.memory.rdata_1[16]
.sym 98601 soc.memory.rdata_1[17]
.sym 98602 soc.memory.rdata_1[18]
.sym 98603 soc.memory.rdata_1[19]
.sym 98604 soc.memory.rdata_1[20]
.sym 98605 soc.memory.rdata_1[21]
.sym 98606 soc.memory.rdata_1[22]
.sym 98607 soc.memory.rdata_1[23]
.sym 98640 iomem_wdata[27]
.sym 98643 iomem_wdata[20]
.sym 98647 iomem_wdata[20]
.sym 98696 clk$SB_IO_IN_$glb_clk
.sym 98702 iomem_addr[3]
.sym 98703 iomem_addr[2]
.sym 98704 iomem_addr[15]
.sym 98705 iomem_wdata[27]
.sym 98706 iomem_addr[4]
.sym 98707 iomem_addr[5]
.sym 98708 iomem_wdata[28]
.sym 98709 iomem_wdata[26]
.sym 98710 iomem_addr[3]
.sym 98711 iomem_addr[11]
.sym 98712 iomem_addr[9]
.sym 98713 iomem_addr[2]
.sym 98714 iomem_addr[12]
.sym 98715 iomem_wdata[24]
.sym 98716 iomem_addr[10]
.sym 98717 iomem_addr[7]
.sym 98718 iomem_addr[13]
.sym 98719 iomem_wdata[25]
.sym 98720 iomem_addr[6]
.sym 98721 iomem_wdata[31]
.sym 98724 iomem_wdata[30]
.sym 98730 iomem_wdata[29]
.sym 98731 iomem_addr[8]
.sym 98732 iomem_addr[14]
.sym 98733 iomem_addr[10]
.sym 98734 iomem_addr[2]
.sym 98735 iomem_wdata[24]
.sym 98736 iomem_addr[11]
.sym 98737 iomem_addr[3]
.sym 98738 iomem_wdata[25]
.sym 98739 iomem_addr[12]
.sym 98740 iomem_addr[4]
.sym 98741 iomem_wdata[26]
.sym 98742 iomem_addr[13]
.sym 98743 iomem_addr[5]
.sym 98744 iomem_wdata[27]
.sym 98745 iomem_addr[14]
.sym 98746 iomem_addr[6]
.sym 98747 iomem_wdata[28]
.sym 98748 iomem_addr[15]
.sym 98749 iomem_addr[7]
.sym 98750 iomem_wdata[29]
.sym 98751 iomem_addr[2]
.sym 98752 iomem_addr[8]
.sym 98753 iomem_wdata[30]
.sym 98754 iomem_addr[3]
.sym 98755 iomem_addr[9]
.sym 98756 iomem_wdata[31]
.sym 98796 soc.memory.rdata_1[24]
.sym 98797 soc.memory.rdata_1[25]
.sym 98798 soc.memory.rdata_1[26]
.sym 98799 soc.memory.rdata_1[27]
.sym 98800 soc.memory.rdata_1[28]
.sym 98801 soc.memory.rdata_1[29]
.sym 98802 soc.memory.rdata_1[30]
.sym 98803 soc.memory.rdata_1[31]
.sym 98808 iomem_wdata[26]
.sym 98810 iomem_addr[2]
.sym 98813 iomem_addr[9]
.sym 98814 iomem_addr[2]
.sym 98815 iomem_addr[4]
.sym 98819 iomem_addr[3]
.sym 98873 iomem_addr[15]
.sym 98874 soc.memory.wen[3]
.sym 98875 iomem_addr[11]
.sym 98877 iomem_addr[13]
.sym 98878 soc.memory.wen[2]
.sym 98880 soc.memory.ram01_WREN
.sym 98881 iomem_addr[16]
.sym 98882 soc.memory.wen[3]
.sym 98883 iomem_addr[8]
.sym 98885 iomem_addr[10]
.sym 98886 iomem_addr[7]
.sym 98887 iomem_addr[12]
.sym 98888 soc.memory.ram01_WREN
.sym 98889 soc.memory.wen[2]
.sym 98894 iomem_addr[4]
.sym 98895 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98898 iomem_addr[9]
.sym 98899 iomem_addr[14]
.sym 98900 iomem_addr[5]
.sym 98901 iomem_addr[6]
.sym 98905 soc.memory.wen[2]
.sym 98906 iomem_addr[12]
.sym 98907 iomem_addr[4]
.sym 98908 soc.memory.wen[2]
.sym 98909 iomem_addr[13]
.sym 98910 iomem_addr[5]
.sym 98911 soc.memory.wen[3]
.sym 98912 iomem_addr[14]
.sym 98913 iomem_addr[6]
.sym 98914 soc.memory.wen[3]
.sym 98915 iomem_addr[15]
.sym 98916 iomem_addr[7]
.sym 98917 soc.memory.wen[2]
.sym 98918 soc.memory.ram01_WREN
.sym 98919 iomem_addr[8]
.sym 98920 soc.memory.wen[2]
.sym 98921 soc.memory.ram01_WREN
.sym 98922 iomem_addr[9]
.sym 98923 soc.memory.wen[3]
.sym 98924 iomem_addr[16]
.sym 98925 iomem_addr[10]
.sym 98926 soc.memory.wen[3]
.sym 98927 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98928 iomem_addr[11]
.sym 98968 soc.memory.rdata_0[16]
.sym 98969 soc.memory.rdata_0[17]
.sym 98970 soc.memory.rdata_0[18]
.sym 98971 soc.memory.rdata_0[19]
.sym 98972 soc.memory.rdata_0[20]
.sym 98973 soc.memory.rdata_0[21]
.sym 98974 soc.memory.rdata_0[22]
.sym 98975 soc.memory.rdata_0[23]
.sym 98982 iomem_addr[11]
.sym 99063 $PACKER_VCC_NET
.sym 99067 $PACKER_GND_NET
.sym 99071 $PACKER_VCC_NET
.sym 99075 $PACKER_GND_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 soc.memory.rdata_0[24]
.sym 99141 soc.memory.rdata_0[25]
.sym 99142 soc.memory.rdata_0[26]
.sym 99143 soc.memory.rdata_0[27]
.sym 99144 soc.memory.rdata_0[28]
.sym 99145 soc.memory.rdata_0[29]
.sym 99146 soc.memory.rdata_0[30]
.sym 99147 soc.memory.rdata_0[31]
.sym 103393 soc.memory.rdata_0[1]
.sym 103394 soc.memory.rdata_1[1]
.sym 103395 iomem_addr[16]
.sym 103396 flash_clk_SB_LUT4_I1_I2[3]
.sym 103397 soc.memory.rdata_0[2]
.sym 103398 soc.memory.rdata_1[2]
.sym 103399 iomem_addr[16]
.sym 103400 flash_clk_SB_LUT4_I1_I2[3]
.sym 103401 soc.memory.rdata_0[4]
.sym 103402 soc.memory.rdata_1[4]
.sym 103403 iomem_addr[16]
.sym 103404 flash_clk_SB_LUT4_I1_I2[3]
.sym 103405 soc.memory.rdata_0[13]
.sym 103406 soc.memory.rdata_1[13]
.sym 103407 iomem_addr[16]
.sym 103408 flash_clk_SB_LUT4_I1_I2[3]
.sym 103409 soc.memory.rdata_0[14]
.sym 103410 soc.memory.rdata_1[14]
.sym 103411 iomem_addr[16]
.sym 103412 flash_clk_SB_LUT4_I1_I2[3]
.sym 103415 soc.memory.wen[0]
.sym 103416 soc.memory.wen[1]
.sym 103417 soc.memory.rdata_0[0]
.sym 103418 soc.memory.rdata_1[0]
.sym 103419 iomem_addr[16]
.sym 103420 flash_clk_SB_LUT4_I1_I2[3]
.sym 103421 soc.memory.rdata_0[9]
.sym 103422 soc.memory.rdata_1[9]
.sym 103423 iomem_addr[16]
.sym 103424 flash_clk_SB_LUT4_I1_I2[3]
.sym 103425 soc.memory.rdata_0[3]
.sym 103426 soc.memory.rdata_1[3]
.sym 103427 iomem_addr[16]
.sym 103428 flash_clk_SB_LUT4_I1_I2[3]
.sym 103429 soc.memory.rdata_0[6]
.sym 103430 soc.memory.rdata_1[6]
.sym 103431 iomem_addr[16]
.sym 103432 flash_clk_SB_LUT4_I1_I2[3]
.sym 103433 soc.memory.rdata_0[11]
.sym 103434 soc.memory.rdata_1[11]
.sym 103435 iomem_addr[16]
.sym 103436 flash_clk_SB_LUT4_I1_I2[3]
.sym 103440 soc.cpu.reg_sh[2]
.sym 103444 soc.cpu.reg_sh[0]
.sym 103445 soc.memory.rdata_0[8]
.sym 103446 soc.memory.rdata_1[8]
.sym 103447 iomem_addr[16]
.sym 103448 flash_clk_SB_LUT4_I1_I2[3]
.sym 103449 soc.memory.rdata_0[15]
.sym 103450 soc.memory.rdata_1[15]
.sym 103451 iomem_addr[16]
.sym 103452 flash_clk_SB_LUT4_I1_I2[3]
.sym 103458 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 103463 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 103466 $PACKER_VCC_NET
.sym 103467 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 103471 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 103475 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 103478 $PACKER_VCC_NET
.sym 103480 $nextpnr_ICESTORM_LC_41$I3
.sym 103482 soc.cpu.reg_sh[2]
.sym 103483 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 103484 $nextpnr_ICESTORM_LC_41$COUT
.sym 103488 soc.cpu.reg_sh[1]
.sym 103501 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 103502 soc.cpu.reg_sh[1]
.sym 103503 soc.cpu.cpu_state[4]
.sym 103504 soc.cpu.reg_sh[0]
.sym 103515 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 103516 soc.cpu.cpu_state[4]
.sym 103528 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 103540 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 103544 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 103548 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 103552 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 103556 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 103560 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 103564 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 103565 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 103566 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 103567 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 103568 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 103572 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 103575 UART_RX_SB_LUT4_I1_I0[3]
.sym 103576 soc.cpu.cpu_state[2]
.sym 103579 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 103580 soc.cpu.mem_la_wdata[0]
.sym 103582 soc.cpu.mem_la_wdata[0]
.sym 103583 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 103585 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 103586 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 103587 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 103588 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 103590 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 103591 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 103592 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 103593 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103594 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103595 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 103596 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 103600 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 103604 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 103606 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 103607 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 103608 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 103609 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103610 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103611 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 103612 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 103616 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 103617 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 103618 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[1]
.sym 103619 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[2]
.sym 103620 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[3]
.sym 103621 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103622 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103623 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 103624 soc.cpu.mem_la_wdata[2]
.sym 103626 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 103627 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 103628 $PACKER_VCC_NET
.sym 103629 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103630 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103631 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 103632 soc.cpu.mem_la_wdata[0]
.sym 103636 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 103640 soc.cpu.mem_la_wdata[0]
.sym 103641 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 103642 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 103643 soc.cpu.instr_sub
.sym 103644 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103648 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 103651 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 103652 soc.cpu.mem_la_wdata[2]
.sym 103655 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 103656 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 103657 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103658 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103659 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 103660 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 103663 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 103664 soc.cpu.pcpi_rs2[15]
.sym 103665 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 103666 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 103667 soc.cpu.alu_out_SB_LUT4_O_23_I2[2]
.sym 103668 soc.cpu.alu_out_SB_LUT4_O_23_I2[3]
.sym 103669 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 103670 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 103671 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 103672 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 103673 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 103674 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 103675 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 103676 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 103679 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 103680 soc.cpu.mem_la_wdata[4]
.sym 103681 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 103682 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 103683 soc.cpu.alu_out_SB_LUT4_O_16_I2[2]
.sym 103684 soc.cpu.alu_out_SB_LUT4_O_16_I2[3]
.sym 103688 soc.cpu.pcpi_rs2[15]
.sym 103689 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 103690 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 103691 soc.cpu.instr_sub
.sym 103692 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103693 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103694 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103695 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 103696 soc.cpu.pcpi_rs2[15]
.sym 103697 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 103698 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 103699 soc.cpu.instr_sub
.sym 103700 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103701 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 103702 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 103703 soc.cpu.instr_sub
.sym 103704 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103708 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 103709 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 103710 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 103711 soc.cpu.instr_sub
.sym 103712 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103716 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 103720 soc.cpu.mem_la_wdata[4]
.sym 103724 soc.cpu.pcpi_rs2[10]
.sym 103727 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 103728 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 103732 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 103736 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 103737 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 103738 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 103739 soc.cpu.instr_sub
.sym 103740 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103744 soc.cpu.mem_la_wdata[7]
.sym 103746 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 103747 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 103750 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 103751 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 103752 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 103754 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 103755 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 103756 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 103758 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 103759 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 103760 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 103762 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 103763 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 103764 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 103766 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 103767 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 103768 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 103770 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 103771 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 103772 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 103774 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 103775 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 103776 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 103778 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 103779 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 103780 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 103782 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 103783 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 103784 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 103786 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 103787 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 103788 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 103790 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 103791 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 103792 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 103794 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 103795 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 103796 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 103798 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 103799 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 103800 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 103802 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 103803 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 103804 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 103806 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 103807 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 103808 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 103810 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 103811 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 103812 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 103814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 103815 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 103816 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 103818 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 103819 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 103820 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 103822 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 103823 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 103824 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 103826 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 103827 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 103828 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 103830 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 103831 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 103832 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 103834 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 103835 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 103836 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 103838 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 103839 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 103840 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 103842 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 103843 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 103844 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 103846 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 103847 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 103848 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 103850 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 103851 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 103852 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 103854 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 103855 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 103856 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 103858 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 103859 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 103860 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 103862 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 103863 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 103864 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 103866 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 103867 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 103868 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 103869 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 103870 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 103872 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 103876 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 103880 soc.cpu.pcpi_rs2[27]
.sym 103884 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 103888 soc.cpu.pcpi_rs2[25]
.sym 103892 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 103896 soc.cpu.pcpi_rs2[21]
.sym 103900 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 103901 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 103902 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 103903 soc.cpu.instr_sub
.sym 103904 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103908 soc.cpu.pcpi_rs2[17]
.sym 103909 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 103910 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 103911 soc.cpu.instr_sub
.sym 103912 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103916 soc.cpu.mem_la_wdata[2]
.sym 103917 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 103918 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 103919 soc.cpu.instr_sub
.sym 103920 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103924 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 103928 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 103932 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 103936 soc.cpu.pcpi_rs2[18]
.sym 103937 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103938 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103939 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 103940 soc.cpu.pcpi_rs2[17]
.sym 103944 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 103945 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 103946 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 103947 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 103948 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 103951 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 103952 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 103954 soc.cpu.alu_out_SB_LUT4_O_14_I1[0]
.sym 103955 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 103956 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 103957 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103958 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103959 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 103960 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 103964 soc.cpu.pcpi_rs2[22]
.sym 103966 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 103967 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 103968 soc.cpu.pcpi_rs2[17]
.sym 103973 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 103979 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 103980 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 103986 soc.cpu.reg_sh[2]
.sym 103987 soc.cpu.cpu_state[4]
.sym 103988 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 103995 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 103996 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 103998 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 103999 soc.cpu.cpu_state[1]
.sym 104000 UART_RX_SB_LUT4_I1_I0[3]
.sym 104007 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 104008 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 104018 soc.cpu.reg_sh[0]
.sym 104019 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 104020 soc.cpu.cpu_state[4]
.sym 104021 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104022 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104023 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 104024 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 104027 soc.cpu.irq_active
.sym 104028 soc.cpu.irq_mask[2]
.sym 104029 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104030 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 104031 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 104032 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 104033 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 104034 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 104035 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 104036 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 104037 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 104038 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 104039 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 104040 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 104042 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 104043 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 104044 soc.cpu.irq_active_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 104046 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 104047 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 104048 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 104050 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 104051 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 104052 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 104055 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 104056 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 104058 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 104059 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 104060 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 104061 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 104062 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 104063 soc.cpu.irq_active_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 104064 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 104066 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[0]
.sym 104067 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 104068 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 104069 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 104070 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 104071 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 104072 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 104073 soc.cpu.irq_active
.sym 104089 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 104090 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 104091 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 104092 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 104100 display.second_timer_state_SB_LUT4_O_14_I3
.sym 104104 display.second_timer_state_SB_LUT4_O_12_I3
.sym 104105 display.second_timer_state[0]
.sym 104112 display.second_timer_state_SB_LUT4_O_13_I3
.sym 104120 display.second_timer_state_SB_LUT4_O_4_I3
.sym 104121 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 104122 display.second_timer_state_SB_LUT4_O_14_I3
.sym 104123 display.second_timer_state_SB_LUT4_O_13_I3
.sym 104124 display.second_timer_state_SB_LUT4_O_12_I3
.sym 104128 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 104132 display.second_timer_state_SB_LUT4_O_11_I3
.sym 104136 display.second_timer_state_SB_LUT4_O_5_I3
.sym 104137 display.second_timer_state_SB_LUT4_O_11_I3
.sym 104138 display.second_timer_state_SB_LUT4_O_10_I3
.sym 104139 display.second_timer_state_SB_LUT4_O_9_I3
.sym 104140 display.second_timer_state_SB_LUT4_O_8_I3
.sym 104144 display.second_timer_state_SB_LUT4_O_7_I3
.sym 104148 display.second_timer_state_SB_LUT4_O_10_I3
.sym 104152 display.second_timer_state_SB_LUT4_O_9_I3
.sym 104153 display.second_timer_state_SB_LUT4_O_7_I3
.sym 104154 display.second_timer_state_SB_LUT4_O_6_I3
.sym 104155 display.second_timer_state_SB_LUT4_O_5_I3
.sym 104156 display.second_timer_state_SB_LUT4_O_4_I3
.sym 104160 display.second_timer_state_SB_LUT4_O_8_I3
.sym 104162 display.second_timer_state[0]
.sym 104166 display.second_timer_state[1]
.sym 104167 $PACKER_VCC_NET
.sym 104168 display.second_timer_state[0]
.sym 104170 display.second_timer_state[2]
.sym 104171 $PACKER_VCC_NET
.sym 104172 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 104174 display.second_timer_state[3]
.sym 104175 $PACKER_VCC_NET
.sym 104176 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 104178 display.second_timer_state[4]
.sym 104179 $PACKER_VCC_NET
.sym 104180 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 104182 display.second_timer_state[5]
.sym 104183 $PACKER_VCC_NET
.sym 104184 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 104186 display.second_timer_state[6]
.sym 104187 $PACKER_VCC_NET
.sym 104188 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 104190 display.second_timer_state[7]
.sym 104191 $PACKER_VCC_NET
.sym 104192 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 104194 display.second_timer_state[8]
.sym 104195 $PACKER_VCC_NET
.sym 104196 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 104198 display.second_timer_state[9]
.sym 104199 $PACKER_VCC_NET
.sym 104200 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 104202 display.second_timer_state[10]
.sym 104203 $PACKER_VCC_NET
.sym 104204 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 104206 display.second_timer_state[11]
.sym 104207 $PACKER_VCC_NET
.sym 104208 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 104210 display.second_timer_state[12]
.sym 104211 $PACKER_VCC_NET
.sym 104212 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 104214 display.second_timer_state[13]
.sym 104215 $PACKER_VCC_NET
.sym 104216 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 104218 display.second_timer_state[14]
.sym 104219 $PACKER_VCC_NET
.sym 104220 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 104222 display.second_timer_state[15]
.sym 104223 $PACKER_VCC_NET
.sym 104224 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 104226 display.second_timer_state[16]
.sym 104227 $PACKER_VCC_NET
.sym 104228 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 104230 display.second_timer_state[17]
.sym 104231 $PACKER_VCC_NET
.sym 104232 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 104234 display.second_timer_state[18]
.sym 104235 $PACKER_VCC_NET
.sym 104236 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 104238 display.second_timer_state[19]
.sym 104239 $PACKER_VCC_NET
.sym 104240 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 104242 display.second_timer_state[20]
.sym 104243 $PACKER_VCC_NET
.sym 104244 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 104246 display.second_timer_state[21]
.sym 104247 $PACKER_VCC_NET
.sym 104248 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 104250 display.second_timer_state[22]
.sym 104251 $PACKER_VCC_NET
.sym 104252 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 104253 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 104255 $PACKER_VCC_NET
.sym 104256 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 104258 display.refresh_timer_state[0]
.sym 104262 display.refresh_timer_state[1]
.sym 104263 $PACKER_VCC_NET
.sym 104264 display.refresh_timer_state[0]
.sym 104266 display.refresh_timer_state[2]
.sym 104267 $PACKER_VCC_NET
.sym 104268 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 104270 display.refresh_timer_state[3]
.sym 104271 $PACKER_VCC_NET
.sym 104272 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 104274 display.refresh_timer_state[4]
.sym 104275 $PACKER_VCC_NET
.sym 104276 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 104278 display.refresh_timer_state[5]
.sym 104279 $PACKER_VCC_NET
.sym 104280 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 104282 display.refresh_timer_state[6]
.sym 104283 $PACKER_VCC_NET
.sym 104284 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 104286 display.refresh_timer_state[7]
.sym 104287 $PACKER_VCC_NET
.sym 104288 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 104290 display.refresh_timer_state[8]
.sym 104291 $PACKER_VCC_NET
.sym 104292 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 104294 display.refresh_timer_state[9]
.sym 104295 $PACKER_VCC_NET
.sym 104296 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 104298 display.refresh_timer_state[10]
.sym 104299 $PACKER_VCC_NET
.sym 104300 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 104302 display.refresh_timer_state[11]
.sym 104303 $PACKER_VCC_NET
.sym 104304 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 104306 display.refresh_timer_state[12]
.sym 104307 $PACKER_VCC_NET
.sym 104308 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 104310 display.refresh_timer_state[13]
.sym 104311 $PACKER_VCC_NET
.sym 104312 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 104314 display.refresh_timer_state[14]
.sym 104315 $PACKER_VCC_NET
.sym 104316 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 104318 display.refresh_timer_state[15]
.sym 104319 $PACKER_VCC_NET
.sym 104320 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 104322 display.refresh_timer_state[16]
.sym 104323 $PACKER_VCC_NET
.sym 104324 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 104326 display.refresh_timer_state[17]
.sym 104327 $PACKER_VCC_NET
.sym 104328 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 104330 display.refresh_timer_state[18]
.sym 104331 $PACKER_VCC_NET
.sym 104332 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 104334 display.refresh_timer_state[19]
.sym 104335 $PACKER_VCC_NET
.sym 104336 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 104338 display.refresh_timer_state[20]
.sym 104339 $PACKER_VCC_NET
.sym 104340 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 104342 display.refresh_timer_state[21]
.sym 104343 $PACKER_VCC_NET
.sym 104344 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 104346 display.refresh_timer_state[22]
.sym 104347 $PACKER_VCC_NET
.sym 104348 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 104350 display.refresh_timer_state[23]
.sym 104351 $PACKER_VCC_NET
.sym 104352 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 104354 soc.cpu.reg_sh[2]
.sym 104358 soc.cpu.reg_sh[3]
.sym 104359 $PACKER_VCC_NET
.sym 104361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 104362 soc.cpu.reg_sh[4]
.sym 104363 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 104364 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 104365 soc.memory.rdata_0[12]
.sym 104366 soc.memory.rdata_1[12]
.sym 104367 iomem_addr[16]
.sym 104368 flash_clk_SB_LUT4_I1_I2[3]
.sym 104369 soc.memory.rdata_0[5]
.sym 104370 soc.memory.rdata_1[5]
.sym 104371 iomem_addr[16]
.sym 104372 flash_clk_SB_LUT4_I1_I2[3]
.sym 104373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 104374 soc.cpu.reg_sh[3]
.sym 104375 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 104376 soc.cpu.reg_sh[2]
.sym 104377 soc.memory.rdata_0[10]
.sym 104378 soc.memory.rdata_1[10]
.sym 104379 iomem_addr[16]
.sym 104380 flash_clk_SB_LUT4_I1_I2[3]
.sym 104381 soc.memory.rdata_0[7]
.sym 104382 soc.memory.rdata_1[7]
.sym 104383 iomem_addr[16]
.sym 104384 flash_clk_SB_LUT4_I1_I2[3]
.sym 104386 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 104387 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 104388 soc.cpu.cpu_state[4]
.sym 104390 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104391 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 104392 soc.cpu.cpu_state[4]
.sym 104393 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 104394 soc.cpu.reg_sh[2]
.sym 104395 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 104396 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 104400 soc.cpu.reg_sh[3]
.sym 104402 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 104403 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 104404 soc.cpu.cpu_state[4]
.sym 104409 soc.cpu.reg_sh[1]
.sym 104410 soc.cpu.reg_sh[4]
.sym 104411 soc.cpu.reg_sh[0]
.sym 104412 soc.cpu.reg_sh[3]
.sym 104416 soc.cpu.reg_sh[4]
.sym 104417 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 104418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 104419 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 104420 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 104421 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 104422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 104423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 104424 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[1]
.sym 104425 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 104426 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 104427 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 104428 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 104429 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 104430 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 104431 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 104432 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[1]
.sym 104433 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[0]
.sym 104434 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[1]
.sym 104435 soc.cpu.cpu_state[4]
.sym 104436 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[3]
.sym 104437 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[0]
.sym 104438 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[1]
.sym 104439 soc.cpu.cpu_state[4]
.sym 104440 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3]
.sym 104444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 104445 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 104446 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 104447 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 104448 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 104452 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 104456 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 104459 UART_RX_SB_LUT4_I1_I0[3]
.sym 104460 soc.cpu.irq_pending[0]
.sym 104464 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 104468 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 104472 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 104476 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 104477 soc.cpu.irq_mask[0]
.sym 104478 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104479 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 104480 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 104482 soc.cpu.mem_la_wdata[0]
.sym 104483 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 104486 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 104487 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 104490 soc.cpu.mem_la_wdata[2]
.sym 104491 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 104494 soc.cpu.mem_la_wdata[3]
.sym 104495 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 104498 soc.cpu.mem_la_wdata[4]
.sym 104499 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 104502 soc.cpu.mem_la_wdata[5]
.sym 104503 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 104506 soc.cpu.mem_la_wdata[6]
.sym 104507 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 104510 soc.cpu.mem_la_wdata[7]
.sym 104511 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 104514 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 104515 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 104518 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 104519 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 104522 soc.cpu.pcpi_rs2[10]
.sym 104523 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 104526 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 104527 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 104530 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 104531 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 104534 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 104535 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 104538 soc.cpu.pcpi_rs2[14]
.sym 104539 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 104542 soc.cpu.pcpi_rs2[15]
.sym 104543 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 104546 soc.cpu.pcpi_rs2[16]
.sym 104547 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 104550 soc.cpu.pcpi_rs2[17]
.sym 104551 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 104554 soc.cpu.pcpi_rs2[18]
.sym 104555 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 104558 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 104559 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 104562 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 104563 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 104566 soc.cpu.pcpi_rs2[21]
.sym 104567 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 104570 soc.cpu.pcpi_rs2[22]
.sym 104571 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 104574 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 104575 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 104578 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 104579 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 104582 soc.cpu.pcpi_rs2[25]
.sym 104583 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 104586 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 104587 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 104590 soc.cpu.pcpi_rs2[27]
.sym 104591 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 104594 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 104595 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 104598 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 104599 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 104602 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 104603 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 104606 $PACKER_VCC_NET
.sym 104608 $nextpnr_ICESTORM_LC_6$I3
.sym 104610 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 104611 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 104616 $nextpnr_ICESTORM_LC_7$I3
.sym 104617 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 104618 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 104619 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 104620 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[1]
.sym 104621 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[0]
.sym 104622 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[1]
.sym 104623 soc.cpu.cpu_state[4]
.sym 104624 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3]
.sym 104625 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 104626 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 104627 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 104628 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 104629 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 104630 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 104631 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 104632 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[1]
.sym 104633 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 104634 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 104635 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 104636 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 104637 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[0]
.sym 104638 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[1]
.sym 104639 soc.cpu.cpu_state[4]
.sym 104640 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[3]
.sym 104641 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104642 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 104643 soc.cpu.alu_out_SB_LUT4_O_27_I2[2]
.sym 104644 soc.cpu.alu_out_SB_LUT4_O_27_I2[3]
.sym 104645 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104646 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104647 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 104648 soc.cpu.mem_la_wdata[5]
.sym 104649 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104650 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104651 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 104652 soc.cpu.mem_la_wdata[6]
.sym 104653 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 104654 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 104655 soc.cpu.instr_sub
.sym 104656 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104657 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 104658 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 104659 soc.cpu.instr_sub
.sym 104660 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104664 soc.cpu.pcpi_rs2[14]
.sym 104665 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 104666 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 104667 soc.cpu.instr_sub
.sym 104668 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104669 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104670 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104671 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 104672 soc.cpu.mem_la_wdata[4]
.sym 104673 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104674 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 104675 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 104676 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 104677 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104678 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 104679 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 104680 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 104684 soc.cpu.mem_la_wdata[5]
.sym 104688 soc.cpu.mem_la_wdata[6]
.sym 104692 soc.cpu.mem_la_wdata[3]
.sym 104693 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 104694 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 104695 soc.cpu.instr_sub
.sym 104696 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104700 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 104701 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 104702 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 104703 soc.cpu.instr_sub
.sym 104704 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104706 soc.cpu.mem_la_wdata[0]
.sym 104707 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 104710 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 104711 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 104712 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 104714 soc.cpu.mem_la_wdata[2]
.sym 104715 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 104716 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 104718 soc.cpu.mem_la_wdata[3]
.sym 104719 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 104720 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 104722 soc.cpu.mem_la_wdata[4]
.sym 104723 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 104724 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 104726 soc.cpu.mem_la_wdata[5]
.sym 104727 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 104728 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 104730 soc.cpu.mem_la_wdata[6]
.sym 104731 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 104732 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 104734 soc.cpu.mem_la_wdata[7]
.sym 104735 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 104736 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 104738 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 104739 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 104740 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 104742 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 104743 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 104744 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 104746 soc.cpu.pcpi_rs2[10]
.sym 104747 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 104748 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 104750 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 104751 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 104752 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 104754 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 104755 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 104756 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 104758 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 104759 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 104760 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 104762 soc.cpu.pcpi_rs2[14]
.sym 104763 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 104764 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 104766 soc.cpu.pcpi_rs2[15]
.sym 104767 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 104768 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 104770 soc.cpu.pcpi_rs2[16]
.sym 104771 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 104772 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 104774 soc.cpu.pcpi_rs2[17]
.sym 104775 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 104776 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 104778 soc.cpu.pcpi_rs2[18]
.sym 104779 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 104780 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 104782 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 104783 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 104784 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 104786 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 104787 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 104788 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 104790 soc.cpu.pcpi_rs2[21]
.sym 104791 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 104792 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 104794 soc.cpu.pcpi_rs2[22]
.sym 104795 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 104796 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 104798 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 104799 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 104800 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 104802 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 104803 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 104804 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 104806 soc.cpu.pcpi_rs2[25]
.sym 104807 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 104808 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 104810 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 104811 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 104812 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 104814 soc.cpu.pcpi_rs2[27]
.sym 104815 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 104816 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 104818 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 104819 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 104820 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 104822 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 104823 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 104824 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 104826 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 104827 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 104828 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 104830 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 104831 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 104832 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 104833 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 104834 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 104835 soc.cpu.instr_sub
.sym 104836 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104837 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 104838 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 104839 soc.cpu.instr_sub
.sym 104840 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104841 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 104842 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 104843 soc.cpu.instr_sub
.sym 104844 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104845 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 104846 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 104847 soc.cpu.instr_sub
.sym 104848 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104849 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 104850 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 104851 soc.cpu.instr_sub
.sym 104852 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104853 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 104854 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 104855 soc.cpu.instr_sub
.sym 104856 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104857 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 104858 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 104859 soc.cpu.instr_sub
.sym 104860 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104861 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 104862 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 104863 soc.cpu.instr_sub
.sym 104864 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104866 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 104867 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 104868 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 104869 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 104870 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 104871 soc.cpu.instr_sub
.sym 104872 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104876 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 104877 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 104878 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[31]
.sym 104879 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[31]
.sym 104880 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 104881 soc.cpu.alu_out_SB_LUT4_O_31_I3[1]
.sym 104882 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104883 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104884 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104885 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104886 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104887 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 104888 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 104889 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104890 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 104891 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 104892 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 104894 soc.cpu.alu_out_SB_LUT4_O_31_I3[0]
.sym 104895 soc.cpu.alu_out_SB_LUT4_O_31_I3[1]
.sym 104896 soc.cpu.alu_out_SB_LUT4_O_31_I3[2]
.sym 104897 soc.cpu.instr_bge
.sym 104898 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 104899 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 104900 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 104901 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104902 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 104903 soc.cpu.alu_out_SB_LUT4_O_4_I2[2]
.sym 104904 soc.cpu.alu_out_SB_LUT4_O_4_I2[3]
.sym 104905 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104906 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104907 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 104908 soc.cpu.pcpi_rs2[25]
.sym 104909 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104910 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104911 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 104912 soc.cpu.pcpi_rs2[27]
.sym 104913 soc.cpu.is_sltiu_bltu_sltu
.sym 104914 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 104915 soc.cpu.instr_bge
.sym 104916 soc.cpu.instr_bne
.sym 104919 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 104920 soc.cpu.pcpi_rs2[25]
.sym 104923 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 104924 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 104925 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104926 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 104927 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 104928 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 104930 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 104931 UART_RX_SB_LUT4_I1_I0[3]
.sym 104932 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 104934 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 104935 soc.cpu.irq_pending[1]
.sym 104936 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 104937 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104938 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 104939 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 104940 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 104941 soc.cpu.irq_mask[2]
.sym 104942 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104943 soc.cpu.irq_pending[2]
.sym 104944 UART_RX_SB_LUT4_I1_I0[3]
.sym 104947 soc.cpu.irq_mask[1]
.sym 104948 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 104949 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104950 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104951 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 104952 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 104954 soc.cpu.reg_sh[2]
.sym 104955 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 104956 soc.cpu.cpu_state[4]
.sym 104959 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 104960 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 104962 soc.cpu.cpu_state[2]
.sym 104963 soc.cpu.cpu_state[4]
.sym 104964 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 104965 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 104966 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 104967 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 104968 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 104969 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 104970 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 104971 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 104972 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 104974 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 104975 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 104976 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 104977 soc.cpu.cpu_state[0]
.sym 104978 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 104979 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 104980 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 104981 soc.cpu.irq_active
.sym 104982 soc.cpu.irq_mask[1]
.sym 104983 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 104984 soc.cpu.cpu_state[2]
.sym 104986 soc.cpu.cpu_state[3]
.sym 104987 soc.cpu.cpu_state[0]
.sym 104988 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 104989 soc.cpu.irq_mask[1]
.sym 104990 soc.cpu.irq_active
.sym 104991 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 104992 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 104994 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 104995 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 104996 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 105000 soc.cpu.cpu_state[2]
.sym 105002 UART_RX_SB_LUT4_I1_I0[3]
.sym 105003 soc.cpu.mem_do_rinst
.sym 105004 soc.cpu.reg_next_pc[0]
.sym 105007 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 105008 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 105009 soc.cpu.cpu_state[2]
.sym 105010 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 105011 soc.cpu.cpu_state[1]
.sym 105012 UART_RX_SB_LUT4_I1_I0[3]
.sym 105015 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 105016 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 105018 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 105019 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 105020 UART_RX_SB_LUT4_I1_I0[3]
.sym 105021 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 105022 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 105023 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I3_O[2]
.sym 105024 UART_RX_SB_LUT4_I1_I0[3]
.sym 105025 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 105026 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105027 soc.cpu.cpu_state[3]
.sym 105028 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 105029 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 105030 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 105031 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 105032 UART_RX_SB_LUT4_I1_I0[3]
.sym 105033 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 105038 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 105039 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 105040 UART_RX_SB_LUT4_I1_I0[3]
.sym 105042 soc.cpu.irq_active
.sym 105043 soc.cpu.irq_delay
.sym 105044 soc.cpu.decoder_trigger
.sym 105045 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 105046 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 105047 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 105048 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I1[3]
.sym 105050 soc.cpu.cpu_state[0]
.sym 105051 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105052 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 105055 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 105056 soc.cpu.cpu_state[2]
.sym 105058 soc.cpu.alu_out_SB_LUT4_O_31_I3[0]
.sym 105059 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 105060 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 105061 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 105062 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 105063 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 105064 UART_RX_SB_LUT4_I1_I0[3]
.sym 105066 soc.cpu.cpu_state[6]
.sym 105067 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 105068 soc.cpu.latched_is_lh_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 105069 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 105070 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 105071 UART_RX_SB_LUT4_I1_I0[3]
.sym 105072 soc.cpu.cpu_state[6]
.sym 105074 soc.cpu.alu_out_SB_LUT4_O_31_I3[0]
.sym 105075 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105076 soc.cpu.cpu_state[3]
.sym 105079 soc.cpu.cpu_state[6]
.sym 105080 soc.cpu.instr_lh
.sym 105083 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 105084 UART_RX_SB_LUT4_I1_I0[3]
.sym 105087 soc.cpu.cpu_state[6]
.sym 105088 soc.cpu.instr_lb
.sym 105089 soc.cpu.cpu_state[4]
.sym 105090 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 105091 soc.cpu.cpu_state[2]
.sym 105092 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 105095 UART_RX_SB_LUT4_I1_I0[3]
.sym 105096 soc.cpu.cpu_state[6]
.sym 105097 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 105098 UART_RX_SB_LUT4_I1_I0[3]
.sym 105099 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 105100 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 105101 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 105102 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[1]
.sym 105103 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 105104 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[3]
.sym 105106 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 105107 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 105108 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 105110 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I1[3]
.sym 105111 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 105112 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[2]
.sym 105113 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 105114 soc.cpu.cpu_state[2]
.sym 105115 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 105116 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 105118 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 105119 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 105120 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 105122 soc.cpu.resetn_SB_LUT4_I3_O
.sym 105123 reset_cnt[0]
.sym 105127 reset_cnt[1]
.sym 105128 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 105131 reset_cnt[2]
.sym 105132 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 105135 reset_cnt[3]
.sym 105136 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 105139 reset_cnt[4]
.sym 105140 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 105143 reset_cnt[5]
.sym 105144 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 105146 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 105147 reset_cnt[0]
.sym 105148 reset_cnt[1]
.sym 105149 reset_cnt[2]
.sym 105150 reset_cnt[3]
.sym 105151 reset_cnt[4]
.sym 105152 reset_cnt[5]
.sym 105154 soc.cpu.resetn_SB_LUT4_I3_O
.sym 105155 reset_cnt[0]
.sym 105160 display.second_timer_state_SB_LUT4_O_6_I3
.sym 105161 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105162 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 105163 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 105164 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 105165 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 105166 soc.cpu.cpu_state[2]
.sym 105167 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 105168 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 105169 display.second_timer_state[14]
.sym 105170 display.second_timer_state[15]
.sym 105171 display.second_timer_state[19]
.sym 105172 display.second_timer_state[22]
.sym 105173 display.second_timer_state[8]
.sym 105174 display.second_timer_state[10]
.sym 105175 display.second_timer_state[13]
.sym 105176 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 105178 soc.cpu.instr_blt
.sym 105179 soc.cpu.instr_slti
.sym 105180 soc.cpu.instr_slt
.sym 105181 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 105182 UART_RX_SB_LUT4_I1_I0[3]
.sym 105183 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105184 soc.cpu.cpu_state[3]
.sym 105185 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 105186 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 105187 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105188 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105192 display.second_timer_state_SB_LUT4_O_2_I3
.sym 105196 display.second_timer_state_SB_LUT4_O_3_I3
.sym 105197 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 105198 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105199 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 105200 soc.cpu.is_alu_reg_imm
.sym 105204 display.second_timer_state_SB_LUT4_O_I3
.sym 105205 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105206 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 105207 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105208 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 105211 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105212 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105213 display.second_timer_state_SB_LUT4_O_3_I3
.sym 105214 display.second_timer_state_SB_LUT4_O_2_I3
.sym 105215 display.second_timer_state_SB_LUT4_O_1_I3
.sym 105216 display.second_timer_state_SB_LUT4_O_I3
.sym 105221 display.refresh_timer_state[0]
.sym 105222 display.refresh_timer_state[1]
.sym 105223 display.refresh_timer_state[2]
.sym 105224 display.refresh_timer_state[3]
.sym 105229 display.refresh_timer_state[4]
.sym 105230 display.refresh_timer_state[5]
.sym 105231 display.refresh_timer_state[6]
.sym 105232 display.refresh_timer_state[7]
.sym 105233 soc.cpu.instr_slti
.sym 105234 soc.cpu.instr_slt
.sym 105235 soc.cpu.instr_sltiu
.sym 105236 soc.cpu.instr_sltu
.sym 105240 display.second_timer_state_SB_LUT4_O_1_I3
.sym 105243 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105244 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 105249 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 105250 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 105251 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 105252 display.refresh_timer_state_SB_LUT4_O_I3
.sym 105256 display.refresh_timer_state_SB_LUT4_O_I3
.sym 105260 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 105264 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 105268 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 105273 display.refresh_timer_state[12]
.sym 105274 display.refresh_timer_state[13]
.sym 105275 display.refresh_timer_state[14]
.sym 105276 display.refresh_timer_state[15]
.sym 105278 soc.cpu.instr_bltu
.sym 105279 soc.cpu.instr_sltiu
.sym 105280 soc.cpu.instr_sltu
.sym 105289 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 105290 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 105291 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105292 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 105293 display.refresh_timer_state[20]
.sym 105294 display.refresh_timer_state[21]
.sym 105295 display.refresh_timer_state[22]
.sym 105296 display.refresh_timer_state[23]
.sym 105297 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 105298 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 105299 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 105300 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 105301 display.refresh_timer_state[16]
.sym 105302 display.refresh_timer_state[17]
.sym 105303 display.refresh_timer_state[18]
.sym 105304 display.refresh_timer_state[19]
.sym 105306 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105307 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 105308 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 105309 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 105310 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105311 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 105312 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 105314 soc.cpu.reg_sh[0]
.sym 105318 soc.cpu.reg_sh[1]
.sym 105319 $PACKER_VCC_NET
.sym 105322 $PACKER_VCC_NET
.sym 105324 $nextpnr_ICESTORM_LC_37$I3
.sym 105326 soc.cpu.reg_sh[2]
.sym 105327 $PACKER_VCC_NET
.sym 105330 $PACKER_VCC_NET
.sym 105332 $nextpnr_ICESTORM_LC_38$I3
.sym 105334 soc.cpu.reg_sh[3]
.sym 105335 $PACKER_VCC_NET
.sym 105340 $nextpnr_ICESTORM_LC_39$I3
.sym 105345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 105346 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 105347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105348 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105349 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 105350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 105351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105352 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105353 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 105355 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105356 soc.cpu.cpu_state[4]
.sym 105357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 105358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 105359 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[1]
.sym 105362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[0]
.sym 105363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[1]
.sym 105364 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[2]
.sym 105365 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105366 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 105367 soc.cpu.cpu_state[4]
.sym 105368 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3[3]
.sym 105369 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 105370 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 105371 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105372 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[0]
.sym 105374 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[1]
.sym 105375 soc.cpu.cpu_state[4]
.sym 105376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[3]
.sym 105377 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 105378 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 105379 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105380 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[1]
.sym 105381 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[0]
.sym 105382 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[1]
.sym 105383 soc.cpu.cpu_state[4]
.sym 105384 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[3]
.sym 105385 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 105386 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 105387 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105388 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[1]
.sym 105389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[0]
.sym 105390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[1]
.sym 105391 soc.cpu.cpu_state[4]
.sym 105392 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[3]
.sym 105393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[0]
.sym 105394 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[1]
.sym 105395 soc.cpu.cpu_state[4]
.sym 105396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[3]
.sym 105397 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 105398 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 105399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[1]
.sym 105401 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 105402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 105403 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105404 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105407 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[0]
.sym 105408 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[1]
.sym 105410 soc.cpu.mem_la_wdata[0]
.sym 105411 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 105414 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 105415 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 105418 soc.cpu.mem_la_wdata[2]
.sym 105419 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 105422 soc.cpu.mem_la_wdata[3]
.sym 105423 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 105426 soc.cpu.mem_la_wdata[4]
.sym 105427 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 105430 soc.cpu.mem_la_wdata[5]
.sym 105431 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 105434 soc.cpu.mem_la_wdata[6]
.sym 105435 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 105438 soc.cpu.mem_la_wdata[7]
.sym 105439 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 105442 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 105443 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 105446 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 105447 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 105450 soc.cpu.pcpi_rs2[10]
.sym 105451 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 105454 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 105455 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 105458 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 105459 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 105462 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 105463 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 105466 soc.cpu.pcpi_rs2[14]
.sym 105467 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 105470 soc.cpu.pcpi_rs2[15]
.sym 105471 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 105474 soc.cpu.pcpi_rs2[16]
.sym 105475 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 105478 soc.cpu.pcpi_rs2[17]
.sym 105479 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 105482 soc.cpu.pcpi_rs2[18]
.sym 105483 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 105486 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 105487 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 105490 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 105491 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 105494 soc.cpu.pcpi_rs2[21]
.sym 105495 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 105498 soc.cpu.pcpi_rs2[22]
.sym 105499 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 105502 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 105503 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 105506 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 105507 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 105510 soc.cpu.pcpi_rs2[25]
.sym 105511 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 105514 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 105515 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 105518 soc.cpu.pcpi_rs2[27]
.sym 105519 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 105522 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 105523 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 105526 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 105527 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 105530 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105531 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 105534 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 105535 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 105537 soc.cpu.instr_bgeu
.sym 105538 soc.cpu.is_sltiu_bltu_sltu
.sym 105539 soc.cpu.instr_bne
.sym 105540 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 105541 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 105542 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 105543 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105544 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[1]
.sym 105545 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[0]
.sym 105546 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[1]
.sym 105547 soc.cpu.cpu_state[4]
.sym 105548 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[3]
.sym 105552 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 105553 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 105554 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 105555 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105556 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105560 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 105564 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 105568 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 105569 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[0]
.sym 105570 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[1]
.sym 105571 soc.cpu.cpu_state[4]
.sym 105572 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[3]
.sym 105573 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 105574 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 105575 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105576 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105577 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 105578 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 105579 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105580 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[1]
.sym 105581 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 105582 soc.cpu.reg_pc[11]
.sym 105583 soc.cpu.cpuregs_rs1[11]
.sym 105584 soc.cpu.is_lui_auipc_jal
.sym 105585 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 105586 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 105587 soc.cpu.cpu_state[4]
.sym 105588 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 105589 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 105590 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 105591 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105592 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[1]
.sym 105596 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 105597 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[0]
.sym 105598 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[1]
.sym 105599 soc.cpu.cpu_state[4]
.sym 105600 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[3]
.sym 105603 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 105604 soc.cpu.mem_la_wdata[7]
.sym 105605 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105606 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 105607 soc.cpu.alu_out_SB_LUT4_O_24_I2[2]
.sym 105608 soc.cpu.alu_out_SB_LUT4_O_24_I2[3]
.sym 105609 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105610 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105611 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 105612 soc.cpu.mem_la_wdata[7]
.sym 105615 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 105616 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 105617 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105618 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[0]
.sym 105619 soc.cpu.alu_out_SB_LUT4_O_28_I1[2]
.sym 105620 soc.cpu.alu_out_SB_LUT4_O_28_I1[3]
.sym 105623 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 105624 soc.cpu.mem_la_wdata[3]
.sym 105625 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105626 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105627 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 105628 soc.cpu.mem_la_wdata[3]
.sym 105629 soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I2[1]
.sym 105630 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 105631 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 105632 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 105633 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 105634 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 105635 soc.cpu.cpuregs_rs1[12]
.sym 105636 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 105637 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 105638 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 105639 soc.cpu.cpuregs_rs1[8]
.sym 105640 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 105641 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 105642 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 105643 soc.cpu.cpuregs_rs1[10]
.sym 105644 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 105645 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 105646 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 105647 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 105648 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 105649 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 105650 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 105651 soc.cpu.cpuregs_rs1[9]
.sym 105652 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 105653 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 105654 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 105655 soc.cpu.cpuregs_rs1[11]
.sym 105656 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 105659 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 105660 soc.cpu.mem_la_wdata[6]
.sym 105661 soc.cpu.timer[8]
.sym 105662 soc.cpu.timer[9]
.sym 105663 soc.cpu.timer[10]
.sym 105664 soc.cpu.timer[11]
.sym 105665 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 105666 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 105667 soc.cpu.cpu_state[4]
.sym 105668 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 105669 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 105670 soc.cpu.reg_pc[12]
.sym 105671 soc.cpu.cpuregs_rs1[12]
.sym 105672 soc.cpu.is_lui_auipc_jal
.sym 105675 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 105676 soc.cpu.mem_la_wdata[5]
.sym 105677 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 105678 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 105679 soc.cpu.cpu_state[4]
.sym 105680 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 105681 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105682 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105683 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 105684 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 105685 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105686 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 105687 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 105688 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 105689 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 105690 soc.cpu.reg_pc[9]
.sym 105691 soc.cpu.cpuregs_rs1[9]
.sym 105692 soc.cpu.is_lui_auipc_jal
.sym 105693 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 105694 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 105695 soc.cpu.cpu_state[4]
.sym 105696 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 105697 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 105698 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 105699 soc.cpu.instr_sub
.sym 105700 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105701 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 105702 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 105703 soc.cpu.instr_sub
.sym 105704 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105705 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105706 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105707 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 105708 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 105709 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105710 soc.cpu.alu_out_SB_LUT4_O_20_I2[1]
.sym 105711 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 105712 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 105713 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 105714 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 105715 soc.cpu.instr_sub
.sym 105716 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105717 soc.cpu.cpu_state[6]
.sym 105718 soc.cpu.cpu_state[2]
.sym 105719 soc.cpu.cpu_state[3]
.sym 105720 soc.cpu.cpu_state[4]
.sym 105721 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 105722 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 105723 soc.cpu.instr_sub
.sym 105724 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105725 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 105726 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 105727 soc.cpu.instr_sub
.sym 105728 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105731 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 105732 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 105733 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 105734 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 105735 soc.cpu.instr_sub
.sym 105736 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105740 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 105741 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105742 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105743 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 105744 soc.cpu.pcpi_rs2[10]
.sym 105748 soc.cpu.pcpi_rs2[16]
.sym 105749 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 105750 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 105751 soc.cpu.instr_sub
.sym 105752 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105755 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 105756 soc.cpu.pcpi_rs2[10]
.sym 105757 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 105758 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 105759 soc.cpu.instr_sub
.sym 105760 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105761 soc.cpu.alu_out_SB_LUT4_O_22_I1[0]
.sym 105762 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 105763 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 105764 soc.cpu.alu_out_SB_LUT4_O_20_I2[1]
.sym 105765 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 105766 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 105767 soc.cpu.instr_sub
.sym 105768 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105769 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105770 soc.cpu.alu_out_SB_LUT4_O_22_I1[0]
.sym 105771 soc.cpu.alu_out_SB_LUT4_O_22_I2[2]
.sym 105772 soc.cpu.alu_out_SB_LUT4_O_22_I2[3]
.sym 105774 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 105775 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 105776 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[2]
.sym 105779 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 105780 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 105781 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 105782 soc.cpu.alu_out_SB_LUT4_O_I1[1]
.sym 105783 soc.cpu.alu_out_SB_LUT4_O_I1[2]
.sym 105784 soc.cpu.alu_out_SB_LUT4_O_I1[3]
.sym 105785 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105786 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105787 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 105788 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 105789 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105790 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 105791 soc.cpu.alu_out_SB_LUT4_O_21_I2[2]
.sym 105792 soc.cpu.alu_out_SB_LUT4_O_21_I2[3]
.sym 105793 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105794 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 105795 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 105796 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 105797 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105798 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105799 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 105800 soc.cpu.pcpi_rs2[14]
.sym 105801 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105802 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 105803 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 105804 soc.cpu.alu_out_SB_LUT4_O_9_I2[3]
.sym 105807 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 105808 soc.cpu.pcpi_rs2[14]
.sym 105811 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 105812 soc.cpu.pcpi_rs2[22]
.sym 105813 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 105814 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 105815 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 105816 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 105817 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[0]
.sym 105818 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 105819 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 105820 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[3]
.sym 105821 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 105822 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 105823 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 105824 soc.cpu.alu_out_SB_LUT4_O_17_I1[3]
.sym 105825 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105826 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 105827 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 105828 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 105829 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105830 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 105831 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 105832 soc.cpu.alu_out_SB_LUT4_O_10_I2[3]
.sym 105833 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105834 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105835 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 105836 soc.cpu.pcpi_rs2[21]
.sym 105839 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 105840 soc.cpu.pcpi_rs2[16]
.sym 105841 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105842 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105843 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 105844 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 105845 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 105846 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 105847 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 105848 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 105849 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 105850 soc.cpu.instr_bgeu
.sym 105851 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 105852 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 105855 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 105856 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 105857 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 105858 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 105859 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 105860 soc.cpu.alu_out_SB_LUT4_O_4_I1[3]
.sym 105863 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 105864 soc.cpu.pcpi_rs2[18]
.sym 105865 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 105866 soc.cpu.pcpi_rs2[17]
.sym 105867 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105868 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 105869 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105870 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105871 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 105872 soc.cpu.pcpi_rs2[16]
.sym 105873 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105874 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105875 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 105876 soc.cpu.pcpi_rs2[18]
.sym 105877 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105878 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 105879 soc.cpu.alu_out_SB_LUT4_O_13_I2[2]
.sym 105880 soc.cpu.alu_out_SB_LUT4_O_13_I2[3]
.sym 105883 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 105884 soc.cpu.pcpi_rs2[27]
.sym 105885 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105886 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 105887 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 105888 soc.cpu.alu_out_SB_LUT4_O_15_I2[3]
.sym 105889 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 105890 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 105891 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 105892 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105893 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105894 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105895 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 105896 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105897 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 105898 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 105899 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105900 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 105901 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 105902 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 105903 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105904 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105905 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 105906 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 105907 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105908 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105911 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 105912 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 105913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 105914 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 105915 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105916 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105917 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105918 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 105919 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105920 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 105921 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 105922 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 105923 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105924 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 105926 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 105927 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 105928 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 105929 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 105930 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 105931 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105932 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 105933 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 105934 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105935 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105936 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105937 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 105938 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 105939 soc.cpu.cpu_state[6]
.sym 105940 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 105941 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 105942 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 105943 soc.cpu.cpu_state[4]
.sym 105944 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[3]
.sym 105945 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 105946 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 105947 soc.cpu.cpu_state[4]
.sym 105948 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[3]
.sym 105949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 105950 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 105951 soc.cpu.cpu_state[4]
.sym 105952 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[3]
.sym 105953 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 105954 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 105955 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105956 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 105957 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 105958 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 105959 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105960 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105961 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 105962 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 105963 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105964 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105965 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105966 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 105967 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 105968 soc.cpu.cpu_state[4]
.sym 105969 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 105970 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 105971 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105972 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105974 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 105975 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105976 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 105977 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 105978 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 105979 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 105980 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 105981 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 105982 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 105983 soc.cpu.cpu_state[4]
.sym 105984 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[3]
.sym 105987 soc.cpu.decoder_pseudo_trigger
.sym 105988 soc.cpu.decoder_trigger
.sym 105991 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 105992 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 105993 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 105994 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 105995 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 105996 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105997 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 105998 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 105999 soc.cpu.cpu_state[5]
.sym 106000 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 106002 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 106003 soc.cpu.cpu_state[4]
.sym 106004 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 106005 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106006 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 106007 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 106008 soc.cpu.cpu_state[4]
.sym 106009 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 106010 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 106011 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106012 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106013 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 106014 soc.cpu.instr_sll
.sym 106015 soc.cpu.instr_slli
.sym 106016 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106018 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I1[3]
.sym 106019 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 106020 soc.cpu.cpu_state[5]
.sym 106023 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 106024 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 106025 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 106026 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 106027 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106028 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 106029 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106030 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106031 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 106032 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 106033 soc.cpu.cpu_state[4]
.sym 106034 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 106035 soc.cpu.cpu_state[2]
.sym 106036 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 106037 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 106038 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 106039 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 106040 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 106043 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 106044 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 106047 soc.cpu.mem_do_rinst
.sym 106048 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 106049 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 106050 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 106051 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 106052 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 106055 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 106056 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 106058 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106059 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 106060 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3[2]
.sym 106062 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 106063 soc.cpu.cpu_state[5]
.sym 106064 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 106067 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 106068 UART_RX_SB_LUT4_I1_I0[3]
.sym 106069 soc.cpu.cpu_state[6]
.sym 106070 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 106071 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 106072 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 106073 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 106074 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[1]
.sym 106075 soc.cpu.is_sll_srl_sra
.sym 106076 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 106077 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 106078 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 106079 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 106080 soc.cpu.mem_do_prefetch_SB_LUT4_I2_I3[3]
.sym 106081 $PACKER_GND_NET
.sym 106086 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 106087 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106088 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_LUT4_I3_O[1]
.sym 106090 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 106091 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 106092 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[2]
.sym 106095 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 106096 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106100 UART_RX_SB_LUT4_I1_I0[3]
.sym 106102 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 106103 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_LUT4_I3_O[1]
.sym 106104 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 106105 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_LUT4_I3_O[1]
.sym 106106 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 106107 soc.cpu.is_sll_srl_sra
.sym 106108 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3[0]
.sym 106111 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 106112 soc.cpu.instr_lw
.sym 106114 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 106115 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 106116 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 106119 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 106120 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 106123 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 106124 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106126 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3[0]
.sym 106127 UART_RX_SB_LUT4_I1_I0[3]
.sym 106128 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 106129 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 106130 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_I1_O[1]
.sym 106131 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_I1_O[2]
.sym 106132 soc.cpu.cpu_state[2]
.sym 106136 display.refresh_timer_state[0]
.sym 106137 soc.cpu.is_sll_srl_sra
.sym 106138 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106139 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_I1_O[1]
.sym 106140 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_I1_O[2]
.sym 106143 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 106144 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106147 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 106148 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106151 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 106152 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106153 soc.cpu.instr_lw
.sym 106154 soc.cpu.instr_blt
.sym 106155 soc.cpu.instr_bge
.sym 106156 soc.cpu.instr_bne
.sym 106157 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106158 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106159 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106160 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106161 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106162 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106163 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106164 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106165 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106166 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106167 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106168 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106170 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 106171 soc.cpu.instr_lbu_SB_LUT4_I1_O[1]
.sym 106172 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 106174 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[0]
.sym 106175 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 106176 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[2]
.sym 106179 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106180 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 106183 soc.cpu.instr_and
.sym 106184 soc.cpu.instr_andi
.sym 106186 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 106187 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106188 soc.cpu.is_alu_reg_imm
.sym 106190 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 106191 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106192 soc.cpu.is_alu_reg_imm
.sym 106193 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 106194 soc.cpu.instr_srl
.sym 106195 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 106196 soc.cpu.instr_srli
.sym 106197 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 106198 soc.cpu.instr_srli
.sym 106199 soc.cpu.instr_slli
.sym 106200 soc.cpu.instr_andi
.sym 106201 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 106202 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 106203 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 106204 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 106207 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 106208 soc.cpu.is_alu_reg_imm
.sym 106209 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106210 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106211 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106212 soc.cpu.is_alu_reg_imm
.sym 106214 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 106215 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 106216 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 106217 soc.cpu.instr_and
.sym 106218 soc.cpu.instr_or
.sym 106219 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 106220 soc.cpu.instr_srl
.sym 106221 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106222 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106223 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106224 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106227 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106228 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106229 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106230 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106231 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106232 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106234 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 106235 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106236 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 106237 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106238 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106239 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106240 soc.cpu.is_alu_reg_imm
.sym 106241 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106242 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106243 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106244 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106247 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106248 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 106249 soc.cpu.instr_xor
.sym 106250 soc.cpu.instr_sll
.sym 106251 soc.cpu.instr_sub
.sym 106252 soc.cpu.instr_add
.sym 106259 soc.cpu.instr_xor
.sym 106260 soc.cpu.instr_xori
.sym 106261 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106262 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106263 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106264 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106325 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 106326 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 106327 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106328 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106339 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[0]
.sym 106340 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[1]
.sym 106342 soc.cpu.decoded_imm[0]
.sym 106343 soc.cpu.reg_next_pc[0]
.sym 106345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 106346 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 106347 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106349 soc.cpu.cpu_state[4]
.sym 106350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[1]
.sym 106351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[2]
.sym 106352 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106353 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 106354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 106355 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106356 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 106359 soc.cpu.cpu_state[4]
.sym 106360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3[3]
.sym 106362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[0]
.sym 106363 soc.cpu.cpu_state[4]
.sym 106364 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[2]
.sym 106366 soc.cpu.decoded_imm[0]
.sym 106367 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 106369 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 106370 soc.cpu.cpu_state[4]
.sym 106371 soc.cpu.cpu_state[3]
.sym 106372 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 106378 soc.cpu.timer[1]
.sym 106379 $PACKER_VCC_NET
.sym 106380 soc.cpu.timer[0]
.sym 106384 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 106385 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106386 soc.cpu.timer[0]
.sym 106387 soc.cpu.cpuregs_rs1[0]
.sym 106388 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106391 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 106392 soc.cpu.timer[1]
.sym 106394 soc.cpu.irq_pending[0]
.sym 106395 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 106396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 106397 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106398 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 106399 soc.cpu.cpuregs_rs1[1]
.sym 106400 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106401 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 106402 soc.cpu.reg_pc[5]
.sym 106403 soc.cpu.cpuregs_rs1[5]
.sym 106404 soc.cpu.is_lui_auipc_jal
.sym 106405 soc.cpu.instr_maskirq
.sym 106406 soc.cpu.irq_mask[2]
.sym 106407 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 106408 soc.cpu.timer[2]
.sym 106411 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106412 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106413 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 106414 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 106415 soc.cpu.cpu_state[4]
.sym 106416 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106418 soc.cpu.count_instr[0]
.sym 106419 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 106420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 106422 soc.cpu.decoded_imm[0]
.sym 106423 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 106424 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 106425 soc.cpu.timer[0]
.sym 106426 soc.cpu.timer[1]
.sym 106427 soc.cpu.timer[2]
.sym 106428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]
.sym 106429 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 106430 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 106431 soc.cpu.cpu_state[4]
.sym 106432 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106433 soc.cpu.timer[4]
.sym 106434 soc.cpu.timer[5]
.sym 106435 soc.cpu.timer[6]
.sym 106436 soc.cpu.timer[7]
.sym 106437 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 106438 soc.cpu.reg_pc[6]
.sym 106439 soc.cpu.cpuregs_rs1[6]
.sym 106440 soc.cpu.is_lui_auipc_jal
.sym 106441 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106442 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 106443 soc.cpu.cpuregs_rs1[3]
.sym 106444 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106445 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 106446 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 106447 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 106448 soc.cpu.timer[0]
.sym 106449 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106450 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 106451 soc.cpu.cpuregs_rs1[6]
.sym 106452 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106453 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106454 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 106455 soc.cpu.cpuregs_rs1[7]
.sym 106456 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106457 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106458 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 106459 soc.cpu.cpuregs_rs1[5]
.sym 106460 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106461 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106462 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 106463 soc.cpu.cpuregs_rs1[2]
.sym 106464 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106468 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 106469 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 106470 soc.cpu.reg_pc[10]
.sym 106471 soc.cpu.cpuregs_rs1[10]
.sym 106472 soc.cpu.is_lui_auipc_jal
.sym 106476 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 106477 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 106478 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 106479 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106480 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106481 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[0]
.sym 106482 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[1]
.sym 106483 soc.cpu.cpu_state[4]
.sym 106484 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3]
.sym 106485 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 106486 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 106487 soc.cpu.cpu_state[4]
.sym 106488 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106489 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 106490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 106491 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106492 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[1]
.sym 106496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 106497 soc.cpu.instr_rdinstrh
.sym 106498 soc.cpu.count_instr[32]
.sym 106499 soc.cpu.instr_rdcycleh
.sym 106500 soc.cpu.count_cycle[32]
.sym 106502 soc.cpu.cpuregs_raddr2[3]
.sym 106503 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 106504 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 106506 soc.cpu.cpuregs_raddr2[4]
.sym 106507 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 106508 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 106509 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 106510 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 106511 soc.cpu.cpu_state[4]
.sym 106512 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106513 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106514 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 106515 soc.cpu.cpuregs_rs1[14]
.sym 106516 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106518 soc.cpu.count_cycle[42]
.sym 106519 soc.cpu.instr_rdcycleh
.sym 106520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 106521 soc.cpu.count_instr[10]
.sym 106522 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 106523 soc.cpu.instr_rdinstrh
.sym 106524 soc.cpu.count_instr[42]
.sym 106525 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 106526 soc.cpu.reg_pc[15]
.sym 106527 soc.cpu.cpuregs_rs1[15]
.sym 106528 soc.cpu.is_lui_auipc_jal
.sym 106529 soc.cpu.timer[12]
.sym 106530 soc.cpu.timer[13]
.sym 106531 soc.cpu.timer[14]
.sym 106532 soc.cpu.timer[15]
.sym 106533 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 106534 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 106535 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 106536 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 106537 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106538 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 106539 soc.cpu.cpuregs_rs1[13]
.sym 106540 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106541 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106542 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 106543 soc.cpu.cpuregs_rs1[15]
.sym 106544 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106545 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106546 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 106547 soc.cpu.cpuregs_rs1[4]
.sym 106548 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106549 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 106550 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 106551 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 106552 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 106553 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 106554 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 106555 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 106556 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 106557 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 106558 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 106559 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 106560 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 106562 soc.cpu.timer[0]
.sym 106566 soc.cpu.timer[1]
.sym 106567 $PACKER_VCC_NET
.sym 106570 soc.cpu.timer[2]
.sym 106571 $PACKER_VCC_NET
.sym 106572 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 106574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]
.sym 106575 $PACKER_VCC_NET
.sym 106576 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106578 soc.cpu.timer[4]
.sym 106579 $PACKER_VCC_NET
.sym 106580 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 106582 soc.cpu.timer[5]
.sym 106583 $PACKER_VCC_NET
.sym 106584 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 106586 soc.cpu.timer[6]
.sym 106587 $PACKER_VCC_NET
.sym 106588 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 106590 soc.cpu.timer[7]
.sym 106591 $PACKER_VCC_NET
.sym 106592 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 106594 soc.cpu.timer[8]
.sym 106595 $PACKER_VCC_NET
.sym 106596 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 106598 soc.cpu.timer[9]
.sym 106599 $PACKER_VCC_NET
.sym 106600 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 106602 soc.cpu.timer[10]
.sym 106603 $PACKER_VCC_NET
.sym 106604 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 106606 soc.cpu.timer[11]
.sym 106607 $PACKER_VCC_NET
.sym 106608 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 106610 soc.cpu.timer[12]
.sym 106611 $PACKER_VCC_NET
.sym 106612 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 106614 soc.cpu.timer[13]
.sym 106615 $PACKER_VCC_NET
.sym 106616 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 106618 soc.cpu.timer[14]
.sym 106619 $PACKER_VCC_NET
.sym 106620 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 106622 soc.cpu.timer[15]
.sym 106623 $PACKER_VCC_NET
.sym 106624 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 106626 soc.cpu.timer[16]
.sym 106627 $PACKER_VCC_NET
.sym 106628 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 106630 soc.cpu.timer[17]
.sym 106631 $PACKER_VCC_NET
.sym 106632 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 106634 soc.cpu.timer[18]
.sym 106635 $PACKER_VCC_NET
.sym 106636 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 106638 soc.cpu.timer[19]
.sym 106639 $PACKER_VCC_NET
.sym 106640 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 106642 soc.cpu.timer[20]
.sym 106643 $PACKER_VCC_NET
.sym 106644 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 106646 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 106647 $PACKER_VCC_NET
.sym 106648 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 106650 soc.cpu.timer[22]
.sym 106651 $PACKER_VCC_NET
.sym 106652 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 106654 soc.cpu.timer[23]
.sym 106655 $PACKER_VCC_NET
.sym 106656 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 106658 soc.cpu.timer[24]
.sym 106659 $PACKER_VCC_NET
.sym 106660 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 106662 soc.cpu.timer[25]
.sym 106663 $PACKER_VCC_NET
.sym 106664 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 106666 soc.cpu.timer[26]
.sym 106667 $PACKER_VCC_NET
.sym 106668 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 106670 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 106671 $PACKER_VCC_NET
.sym 106672 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 106674 soc.cpu.timer[28]
.sym 106675 $PACKER_VCC_NET
.sym 106676 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 106678 soc.cpu.timer[29]
.sym 106679 $PACKER_VCC_NET
.sym 106680 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 106682 soc.cpu.timer[30]
.sym 106683 $PACKER_VCC_NET
.sym 106684 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 106686 soc.cpu.timer[31]
.sym 106687 $PACKER_VCC_NET
.sym 106688 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 106689 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 106690 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 106691 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 106692 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 106693 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 106694 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 106695 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 106696 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 106697 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 106698 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 106699 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 106700 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 106702 soc.cpu.decoded_imm[3]
.sym 106703 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 106704 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 106705 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 106706 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 106707 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 106708 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 106711 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 106712 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 106713 soc.cpu.timer[28]
.sym 106714 soc.cpu.timer[29]
.sym 106715 soc.cpu.timer[30]
.sym 106716 soc.cpu.timer[31]
.sym 106717 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106718 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 106719 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106720 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 106721 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 106722 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 106723 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 106724 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 106725 soc.cpu.timer[20]
.sym 106726 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 106727 soc.cpu.timer[22]
.sym 106728 soc.cpu.timer[23]
.sym 106729 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106730 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106731 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 106732 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 106733 soc.cpu.timer[24]
.sym 106734 soc.cpu.timer[25]
.sym 106735 soc.cpu.timer[26]
.sym 106736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 106737 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 106738 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 106739 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 106740 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 106741 soc.cpu.timer[16]
.sym 106742 soc.cpu.timer[17]
.sym 106743 soc.cpu.timer[18]
.sym 106744 soc.cpu.timer[19]
.sym 106747 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 106748 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 106749 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 106750 soc.cpu.alu_out_SB_LUT4_O_I1[1]
.sym 106751 soc.cpu.alu_out_SB_LUT4_O_I2[2]
.sym 106752 soc.cpu.alu_out_SB_LUT4_O_I2[3]
.sym 106753 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 106754 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 106755 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 106756 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 106759 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 106760 soc.cpu.pcpi_rs2[21]
.sym 106769 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106770 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106771 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 106772 soc.cpu.pcpi_rs2[22]
.sym 106773 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106774 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 106775 soc.cpu.cpuregs_rs1[20]
.sym 106776 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106777 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106778 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 106779 soc.cpu.cpuregs_rs1[18]
.sym 106780 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106781 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106782 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 106783 soc.cpu.cpuregs_rs1[23]
.sym 106784 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106785 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 106786 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 106787 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106788 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106789 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 106790 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 106791 soc.cpu.cpu_state[4]
.sym 106792 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[3]
.sym 106793 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 106794 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 106795 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106796 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106799 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 106800 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 106803 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 106804 soc.cpu.timer[20]
.sym 106805 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[0]
.sym 106806 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[1]
.sym 106807 soc.cpu.cpu_state[4]
.sym 106808 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[3]
.sym 106809 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 106810 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 106811 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106812 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[1]
.sym 106813 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 106814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 106815 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106816 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 106817 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 106818 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 106819 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106820 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106821 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106822 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 106823 soc.cpu.cpuregs_rs1[22]
.sym 106824 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106825 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106826 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 106827 soc.cpu.cpuregs_rs1[21]
.sym 106828 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106829 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106830 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 106831 soc.cpu.cpuregs_rs1[17]
.sym 106832 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106833 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 106834 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 106835 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106836 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 106837 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106838 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 106839 soc.cpu.cpuregs_rs1[28]
.sym 106840 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106841 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106842 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 106843 soc.cpu.cpuregs_rs1[29]
.sym 106844 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106845 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106846 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 106847 soc.cpu.cpuregs_rs1[16]
.sym 106848 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106849 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[0]
.sym 106850 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 106851 soc.cpu.cpu_state[4]
.sym 106852 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[3]
.sym 106854 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 106855 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 106856 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 106857 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 106858 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 106859 soc.cpu.cpu_state[4]
.sym 106860 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[3]
.sym 106861 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 106862 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 106863 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106864 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 106865 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 106866 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 106867 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106868 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106869 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 106870 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 106871 soc.cpu.cpu_state[4]
.sym 106872 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[3]
.sym 106873 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 106874 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 106875 soc.cpu.cpu_state[4]
.sym 106876 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[3]
.sym 106877 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 106878 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 106879 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106880 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 106881 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 106882 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 106883 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106884 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106887 soc.cpu.latched_compr_SB_DFFE_Q_E[3]
.sym 106888 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 106889 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 106893 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 106894 soc.cpu.reg_pc[23]
.sym 106895 soc.cpu.cpuregs_rs1[23]
.sym 106896 soc.cpu.is_lui_auipc_jal
.sym 106898 soc.cpu.cpuregs_raddr2[0]
.sym 106899 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 106900 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 106901 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 106902 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 106903 soc.cpu.cpu_state[4]
.sym 106904 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106905 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 106906 soc.cpu.reg_pc[22]
.sym 106907 soc.cpu.cpuregs_rs1[22]
.sym 106908 soc.cpu.is_lui_auipc_jal
.sym 106909 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 106910 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 106911 soc.cpu.cpu_state[4]
.sym 106912 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 106914 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 106915 soc.cpu.cpu_state[4]
.sym 106916 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 106917 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 106918 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 106919 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106920 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 106921 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 106922 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 106923 soc.cpu.decoder_trigger
.sym 106924 soc.cpu.latched_compr_SB_DFFE_Q_E[3]
.sym 106925 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 106926 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 106927 soc.cpu.cpu_state[4]
.sym 106928 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 106929 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 106930 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 106931 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106932 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106933 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 106934 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 106935 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106936 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 106938 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 106939 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 106940 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 106941 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 106942 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 106943 soc.cpu.cpu_state[4]
.sym 106944 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 106945 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 106946 soc.cpu.cpu_state[0]
.sym 106947 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 106948 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 106949 soc.cpu.instr_rdcycle_SB_LUT4_I2_O[1]
.sym 106950 soc.cpu.cpu_state[2]
.sym 106951 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 106952 UART_RX_SB_LUT4_I1_I0[3]
.sym 106955 soc.cpu.cpu_state[1]
.sym 106956 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 106957 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106958 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 106959 soc.cpu.cpuregs_rs1[19]
.sym 106960 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106961 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106962 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 106963 soc.cpu.cpuregs_rs1[25]
.sym 106964 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106965 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106966 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 106967 soc.cpu.cpuregs_rs1[30]
.sym 106968 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106969 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106970 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 106971 soc.cpu.cpuregs_rs1[26]
.sym 106972 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106973 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106974 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 106975 soc.cpu.cpuregs_rs1[31]
.sym 106976 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106977 $PACKER_GND_NET
.sym 106983 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 106984 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106986 soc.cpu.do_waitirq
.sym 106987 soc.cpu.decoder_trigger
.sym 106988 soc.cpu.instr_waitirq
.sym 106989 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106990 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106991 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 106992 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 106993 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 106994 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 106995 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 106996 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 106997 soc.cpu.do_waitirq
.sym 106998 soc.cpu.decoder_trigger
.sym 106999 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 107000 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 107002 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107003 soc.cpu.alu_out_SB_LUT4_O_31_I3[0]
.sym 107004 soc.cpu.cpu_state[3]
.sym 107007 soc.cpu.cpu_state[6]
.sym 107008 soc.cpu.cpu_state[5]
.sym 107010 soc.cpu.instr_sw
.sym 107011 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 107012 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 107013 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 107014 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 107015 soc.cpu.cpu_state[6]
.sym 107016 soc.cpu.cpu_state[5]
.sym 107019 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 107020 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 107022 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 107023 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 107024 soc.cpu.cpu_state[5]
.sym 107025 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 107026 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 107027 soc.cpu.decoder_trigger
.sym 107028 soc.cpu.cpu_state[1]
.sym 107030 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 107031 UART_RX_SB_LUT4_I1_I0[3]
.sym 107032 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 107035 soc.cpu.instr_jalr
.sym 107036 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 107039 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 107040 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 107043 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 107044 soc.cpu.instr_sh
.sym 107046 soc.cpu.instr_sh
.sym 107047 soc.cpu.instr_sw
.sym 107048 soc.cpu.instr_sb
.sym 107049 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 107050 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 107051 soc.cpu.cpu_state[1]
.sym 107052 soc.cpu.cpu_state[6]
.sym 107055 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 107056 soc.cpu.instr_sb
.sym 107057 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107058 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107059 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107060 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107063 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 107064 soc.cpu.instr_sb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 107067 UART_RX_SB_LUT4_I1_I0[3]
.sym 107068 soc.cpu.cpu_state[1]
.sym 107069 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 107070 soc.cpu.instr_sh_SB_LUT4_I1_O[3]
.sym 107071 soc.cpu.cpu_state[5]
.sym 107072 UART_RX_SB_LUT4_I1_I0[3]
.sym 107075 soc.cpu.cpu_state[1]
.sym 107076 UART_RX_SB_LUT4_I1_I0[3]
.sym 107078 soc.cpu.instr_lh
.sym 107079 soc.cpu.instr_lhu
.sym 107080 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 107082 soc.cpu.instr_lb
.sym 107083 soc.cpu.instr_lbu
.sym 107084 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 107085 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 107086 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 107087 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 107088 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 107091 soc.cpu.instr_rdcycle
.sym 107092 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 107094 soc.cpu.instr_lw
.sym 107095 soc.cpu.instr_lhu
.sym 107096 soc.cpu.instr_lh
.sym 107098 soc.cpu.instr_lbu
.sym 107099 soc.cpu.instr_lb
.sym 107100 soc.cpu.instr_lhu_SB_LUT4_I2_1_O[2]
.sym 107101 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 107102 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 107103 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 107104 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 107106 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107107 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107108 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107117 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 107118 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 107119 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 107120 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 107122 soc.cpu.decoded_imm[26]
.sym 107123 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 107124 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 107130 soc.cpu.decoded_imm[20]
.sym 107131 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 107132 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 107139 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 107140 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107141 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 107142 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 107143 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107144 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 107145 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 107146 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107147 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 107148 soc.cpu.instr_sh_SB_LUT4_I1_O[3]
.sym 107149 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 107150 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 107151 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 107152 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 107153 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 107154 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 107155 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 107156 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 107159 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107160 soc.cpu.is_alu_reg_imm
.sym 107161 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 107162 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 107163 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 107164 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 107167 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107168 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107169 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107170 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107171 soc.cpu.is_alu_reg_imm
.sym 107172 soc.cpu.instr_jalr
.sym 107175 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107176 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 107179 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 107180 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 107181 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107182 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107183 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107184 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107187 soc.cpu.instr_or
.sym 107188 soc.cpu.instr_ori
.sym 107191 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 107192 UART_RX_SB_LUT4_I1_I0[3]
.sym 107193 soc.cpu.instr_bltu
.sym 107194 soc.cpu.instr_jalr
.sym 107195 soc.cpu.instr_bgeu
.sym 107196 soc.cpu.instr_waitirq
.sym 107199 soc.cpu.is_lui_auipc_jal
.sym 107200 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107201 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107202 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107203 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107204 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107205 soc.cpu.instr_ori
.sym 107206 soc.cpu.instr_xori
.sym 107207 soc.cpu.instr_addi
.sym 107208 soc.cpu.instr_beq
.sym 107210 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107211 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107212 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107215 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 107216 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107217 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107218 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107219 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107220 soc.cpu.is_alu_reg_imm
.sym 107223 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 107224 soc.cpu.is_alu_reg_imm
.sym 107225 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107226 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107227 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 107228 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107229 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107230 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107231 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107232 soc.cpu.is_alu_reg_imm
.sym 107297 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107298 soc.cpu.reg_next_pc[0]
.sym 107299 soc.cpu.cpuregs_rs1[0]
.sym 107300 soc.cpu.is_lui_auipc_jal
.sym 107305 soc.cpu.cpu_state[4]
.sym 107306 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1]
.sym 107307 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 107308 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107309 soc.cpu.cpu_state[4]
.sym 107310 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[1]
.sym 107311 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[2]
.sym 107312 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107313 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107314 soc.cpu.reg_pc[3]
.sym 107315 soc.cpu.cpuregs_rs1[3]
.sym 107316 soc.cpu.is_lui_auipc_jal
.sym 107320 soc.cpu.count_instr[0]
.sym 107321 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107322 soc.cpu.reg_pc[1]
.sym 107323 soc.cpu.cpuregs_rs1[1]
.sym 107324 soc.cpu.is_lui_auipc_jal
.sym 107325 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 107326 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 107327 soc.cpu.cpu_state[4]
.sym 107328 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107329 soc.cpu.cpu_state[4]
.sym 107330 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[1]
.sym 107331 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[2]
.sym 107332 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107333 soc.cpu.instr_maskirq
.sym 107334 soc.cpu.irq_mask[0]
.sym 107335 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 107336 soc.cpu.timer[0]
.sym 107339 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 107340 UART_RX_SB_LUT4_I1_I0[3]
.sym 107344 soc.cpu.count_cycle[0]
.sym 107345 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 107346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 107347 soc.cpu.cpu_state[2]
.sym 107348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 107349 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 107350 soc.cpu.cpuregs_rs1[1]
.sym 107351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107353 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 107354 soc.cpu.count_cycle[0]
.sym 107355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 107356 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 107357 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 107358 soc.cpu.count_cycle[1]
.sym 107359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107360 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 107361 soc.cpu.count_instr[1]
.sym 107362 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 107363 soc.cpu.instr_rdinstrh
.sym 107364 soc.cpu.count_instr[33]
.sym 107366 soc.cpu.count_cycle[33]
.sym 107367 soc.cpu.instr_rdcycleh
.sym 107368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107369 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107370 soc.cpu.reg_pc[7]
.sym 107371 soc.cpu.cpuregs_rs1[7]
.sym 107372 soc.cpu.is_lui_auipc_jal
.sym 107373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 107374 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 107375 soc.cpu.cpu_state[4]
.sym 107376 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107377 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107378 soc.cpu.reg_pc[2]
.sym 107379 soc.cpu.cpuregs_rs1[2]
.sym 107380 soc.cpu.is_lui_auipc_jal
.sym 107381 soc.cpu.cpuregs_rs1[1]
.sym 107385 soc.cpu.instr_maskirq
.sym 107386 soc.cpu.irq_mask[1]
.sym 107387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107388 soc.cpu.cpu_state[2]
.sym 107389 soc.cpu.cpuregs_rs1[2]
.sym 107394 soc.cpu.count_instr[0]
.sym 107399 soc.cpu.count_instr[1]
.sym 107400 soc.cpu.count_instr[0]
.sym 107403 soc.cpu.count_instr[2]
.sym 107404 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 107407 soc.cpu.count_instr[3]
.sym 107408 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 107411 soc.cpu.count_instr[4]
.sym 107412 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 107415 soc.cpu.count_instr[5]
.sym 107416 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 107419 soc.cpu.count_instr[6]
.sym 107420 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 107423 soc.cpu.count_instr[7]
.sym 107424 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 107427 soc.cpu.count_instr[8]
.sym 107428 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 107431 soc.cpu.count_instr[9]
.sym 107432 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 107435 soc.cpu.count_instr[10]
.sym 107436 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 107439 soc.cpu.count_instr[11]
.sym 107440 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 107443 soc.cpu.count_instr[12]
.sym 107444 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 107447 soc.cpu.count_instr[13]
.sym 107448 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 107451 soc.cpu.count_instr[14]
.sym 107452 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 107455 soc.cpu.count_instr[15]
.sym 107456 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 107459 soc.cpu.count_instr[16]
.sym 107460 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 107463 soc.cpu.count_instr[17]
.sym 107464 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 107467 soc.cpu.count_instr[18]
.sym 107468 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 107471 soc.cpu.count_instr[19]
.sym 107472 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 107475 soc.cpu.count_instr[20]
.sym 107476 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 107479 soc.cpu.count_instr[21]
.sym 107480 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 107483 soc.cpu.count_instr[22]
.sym 107484 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 107487 soc.cpu.count_instr[23]
.sym 107488 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 107491 soc.cpu.count_instr[24]
.sym 107492 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 107495 soc.cpu.count_instr[25]
.sym 107496 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 107499 soc.cpu.count_instr[26]
.sym 107500 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 107503 soc.cpu.count_instr[27]
.sym 107504 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 107507 soc.cpu.count_instr[28]
.sym 107508 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 107511 soc.cpu.count_instr[29]
.sym 107512 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 107515 soc.cpu.count_instr[30]
.sym 107516 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 107519 soc.cpu.count_instr[31]
.sym 107520 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 107523 soc.cpu.count_instr[32]
.sym 107524 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 107527 soc.cpu.count_instr[33]
.sym 107528 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 107531 soc.cpu.count_instr[34]
.sym 107532 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 107535 soc.cpu.count_instr[35]
.sym 107536 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 107539 soc.cpu.count_instr[36]
.sym 107540 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 107543 soc.cpu.count_instr[37]
.sym 107544 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 107547 soc.cpu.count_instr[38]
.sym 107548 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 107551 soc.cpu.count_instr[39]
.sym 107552 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 107555 soc.cpu.count_instr[40]
.sym 107556 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 107559 soc.cpu.count_instr[41]
.sym 107560 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 107563 soc.cpu.count_instr[42]
.sym 107564 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 107567 soc.cpu.count_instr[43]
.sym 107568 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 107571 soc.cpu.count_instr[44]
.sym 107572 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 107575 soc.cpu.count_instr[45]
.sym 107576 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 107579 soc.cpu.count_instr[46]
.sym 107580 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 107583 soc.cpu.count_instr[47]
.sym 107584 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 107587 soc.cpu.count_instr[48]
.sym 107588 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 107591 soc.cpu.count_instr[49]
.sym 107592 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 107595 soc.cpu.count_instr[50]
.sym 107596 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 107599 soc.cpu.count_instr[51]
.sym 107600 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 107603 soc.cpu.count_instr[52]
.sym 107604 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 107607 soc.cpu.count_instr[53]
.sym 107608 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 107611 soc.cpu.count_instr[54]
.sym 107612 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 107615 soc.cpu.count_instr[55]
.sym 107616 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 107619 soc.cpu.count_instr[56]
.sym 107620 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 107623 soc.cpu.count_instr[57]
.sym 107624 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 107627 soc.cpu.count_instr[58]
.sym 107628 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 107631 soc.cpu.count_instr[59]
.sym 107632 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 107635 soc.cpu.count_instr[60]
.sym 107636 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 107639 soc.cpu.count_instr[61]
.sym 107640 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 107643 soc.cpu.count_instr[62]
.sym 107644 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 107647 soc.cpu.count_instr[63]
.sym 107648 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 107649 soc.cpu.count_instr[27]
.sym 107650 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 107651 soc.cpu.instr_rdinstrh
.sym 107652 soc.cpu.count_instr[59]
.sym 107654 soc.cpu.count_cycle[28]
.sym 107655 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 107656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107657 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 107658 soc.cpu.count_instr[28]
.sym 107659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 107660 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 107661 soc.cpu.count_instr[20]
.sym 107662 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 107663 soc.cpu.instr_rdinstrh
.sym 107664 soc.cpu.count_instr[52]
.sym 107665 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 107666 soc.cpu.count_instr[26]
.sym 107667 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 107668 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 107669 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 107670 soc.cpu.count_instr[17]
.sym 107671 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[2]
.sym 107672 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 107673 soc.cpu.instr_rdinstrh
.sym 107674 soc.cpu.count_instr[49]
.sym 107675 soc.cpu.instr_rdcycleh
.sym 107676 soc.cpu.count_cycle[49]
.sym 107677 soc.cpu.instr_rdinstrh
.sym 107678 soc.cpu.count_instr[60]
.sym 107679 soc.cpu.instr_rdcycleh
.sym 107680 soc.cpu.count_cycle[60]
.sym 107681 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 107682 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 107683 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107684 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107686 soc.cpu.count_instr[19]
.sym 107687 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 107688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 107689 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 107690 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 107691 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107692 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107693 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 107694 soc.cpu.count_instr[30]
.sym 107695 soc.cpu.instr_rdcycleh
.sym 107696 soc.cpu.count_cycle[62]
.sym 107697 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 107698 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 107699 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107700 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107701 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 107702 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 107703 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107704 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107706 soc.cpu.count_cycle[52]
.sym 107707 soc.cpu.instr_rdcycleh
.sym 107708 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107709 soc.cpu.instr_rdinstrh
.sym 107710 soc.cpu.count_instr[51]
.sym 107711 soc.cpu.instr_rdcycleh
.sym 107712 soc.cpu.count_cycle[51]
.sym 107713 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 107714 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 107715 soc.cpu.cpu_state[4]
.sym 107716 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107717 soc.cpu.instr_rdinstrh
.sym 107718 soc.cpu.count_instr[62]
.sym 107719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 107720 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 107721 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107722 soc.cpu.reg_pc[13]
.sym 107723 soc.cpu.cpuregs_rs1[13]
.sym 107724 soc.cpu.is_lui_auipc_jal
.sym 107726 soc.cpu.count_cycle[30]
.sym 107727 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 107728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107729 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 107730 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 107731 soc.cpu.cpu_state[4]
.sym 107732 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107733 soc.cpu.cpuregs_wrdata[1]
.sym 107738 soc.cpu.count_cycle[19]
.sym 107739 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 107740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 107741 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 107742 soc.cpu.count_cycle[20]
.sym 107743 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107744 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 107747 soc.cpu.irq_mask[1]
.sym 107748 soc.cpu.irq_pending[1]
.sym 107749 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 107750 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 107751 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107752 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107754 soc.cpu.decoded_imm[2]
.sym 107755 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 107756 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 107758 soc.cpu.decoded_imm[1]
.sym 107759 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 107760 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 107762 soc.cpu.cpuregs_raddr2[2]
.sym 107763 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 107764 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 107765 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 107766 soc.cpu.cpuregs_rs1[20]
.sym 107767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107770 soc.cpu.cpuregs_raddr2[1]
.sym 107771 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 107772 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 107773 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 107774 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 107775 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107776 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107777 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 107778 soc.cpu.cpuregs_rs1[22]
.sym 107779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 107781 soc.cpu.instr_maskirq
.sym 107782 soc.cpu.irq_mask[22]
.sym 107783 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 107784 soc.cpu.timer[22]
.sym 107785 soc.cpu.compressed_instr
.sym 107789 soc.cpu.cpuregs_rs1[17]
.sym 107790 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 107791 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[2]
.sym 107792 soc.cpu.cpu_state[2]
.sym 107797 soc.cpu.count_cycle[17]
.sym 107798 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 107799 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2[2]
.sym 107800 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2[3]
.sym 107801 soc.cpu.instr_maskirq
.sym 107802 soc.cpu.irq_mask[17]
.sym 107803 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 107804 soc.cpu.timer[17]
.sym 107809 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 107810 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 107811 soc.cpu.cpu_state[4]
.sym 107812 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107813 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 107814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 107815 soc.cpu.cpu_state[4]
.sym 107816 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107817 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 107818 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 107819 soc.cpu.cpu_state[4]
.sym 107820 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107821 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 107822 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 107823 soc.cpu.cpu_state[4]
.sym 107824 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107825 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 107826 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 107827 soc.cpu.cpu_state[4]
.sym 107828 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107829 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 107830 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 107831 soc.cpu.cpu_state[4]
.sym 107832 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107834 soc.cpu.latched_store
.sym 107835 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 107836 soc.cpu.reg_next_pc[0]
.sym 107837 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 107838 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 107839 soc.cpu.cpu_state[1]
.sym 107840 UART_RX_SB_LUT4_I1_I0[3]
.sym 107841 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107842 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 107843 soc.cpu.cpuregs_rs1[24]
.sym 107844 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107845 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 107846 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 107847 soc.cpu.cpu_state[4]
.sym 107848 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107849 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107850 soc.cpu.reg_pc[17]
.sym 107851 soc.cpu.cpuregs_rs1[17]
.sym 107852 soc.cpu.is_lui_auipc_jal
.sym 107853 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107854 soc.cpu.reg_pc[16]
.sym 107855 soc.cpu.cpuregs_rs1[16]
.sym 107856 soc.cpu.is_lui_auipc_jal
.sym 107859 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 107860 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 107861 soc.cpu.cpu_state[4]
.sym 107862 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 107863 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 107864 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107865 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107866 soc.cpu.reg_pc[21]
.sym 107867 soc.cpu.cpuregs_rs1[21]
.sym 107868 soc.cpu.is_lui_auipc_jal
.sym 107869 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107870 soc.cpu.reg_pc[20]
.sym 107871 soc.cpu.cpuregs_rs1[20]
.sym 107872 soc.cpu.is_lui_auipc_jal
.sym 107873 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107874 soc.cpu.reg_pc[18]
.sym 107875 soc.cpu.cpuregs_rs1[18]
.sym 107876 soc.cpu.is_lui_auipc_jal
.sym 107877 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107878 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 107879 soc.cpu.cpuregs_rs1[27]
.sym 107880 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107881 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 107882 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 107883 soc.cpu.cpu_state[4]
.sym 107884 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107885 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 107886 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 107887 soc.cpu.cpu_state[4]
.sym 107888 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107889 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 107890 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 107891 soc.cpu.cpu_state[4]
.sym 107892 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107895 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 107896 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 107897 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107898 soc.cpu.reg_pc[24]
.sym 107899 soc.cpu.cpuregs_rs1[24]
.sym 107900 soc.cpu.is_lui_auipc_jal
.sym 107901 soc.cpu.cpu_state[4]
.sym 107902 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 107903 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 107904 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107905 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107906 soc.cpu.reg_pc[27]
.sym 107907 soc.cpu.cpuregs_rs1[27]
.sym 107908 soc.cpu.is_lui_auipc_jal
.sym 107909 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107910 soc.cpu.reg_pc[26]
.sym 107911 soc.cpu.cpuregs_rs1[26]
.sym 107912 soc.cpu.is_lui_auipc_jal
.sym 107913 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107914 soc.cpu.reg_pc[30]
.sym 107915 soc.cpu.cpuregs_rs1[30]
.sym 107916 soc.cpu.is_lui_auipc_jal
.sym 107919 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 107920 soc.cpu.timer[31]
.sym 107923 soc.cpu.cpu_state[2]
.sym 107924 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 107925 soc.cpu.cpu_state[4]
.sym 107926 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 107927 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 107928 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107929 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107930 soc.cpu.reg_pc[28]
.sym 107931 soc.cpu.cpuregs_rs1[28]
.sym 107932 soc.cpu.is_lui_auipc_jal
.sym 107933 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107934 soc.cpu.reg_pc[19]
.sym 107935 soc.cpu.cpuregs_rs1[19]
.sym 107936 soc.cpu.is_lui_auipc_jal
.sym 107938 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 107939 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107940 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107941 soc.cpu.instr_maskirq
.sym 107942 soc.cpu.irq_mask[19]
.sym 107943 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 107944 soc.cpu.timer[19]
.sym 107945 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 107946 soc.cpu.reg_pc[31]
.sym 107947 soc.cpu.cpuregs_rs1[31]
.sym 107948 soc.cpu.is_lui_auipc_jal
.sym 107951 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 107952 soc.cpu.latched_store
.sym 107953 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 107954 soc.cpu.cpu_state[6]
.sym 107955 soc.cpu.cpu_state[2]
.sym 107956 soc.cpu.cpu_state[4]
.sym 107957 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 107958 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 107959 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 107960 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 107961 soc.cpu.cpu_state[3]
.sym 107962 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 107963 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 107964 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 107966 soc.cpu.instr_rdcycleh
.sym 107967 soc.cpu.instr_rdinstrh
.sym 107968 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 107969 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107970 soc.cpu.instr_jalr
.sym 107971 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 107972 soc.cpu.cpu_state[2]
.sym 107973 soc.cpu.cpu_state[3]
.sym 107974 soc.cpu.decoder_trigger
.sym 107975 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 107976 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 107977 soc.cpu.instr_maskirq
.sym 107978 soc.cpu.irq_mask[30]
.sym 107979 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 107980 soc.cpu.timer[30]
.sym 107983 soc.cpu.instr_waitirq
.sym 107984 soc.cpu.decoder_trigger
.sym 107985 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 107986 soc.cpu.cpuregs_rs1[30]
.sym 107987 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 107988 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 107991 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 107992 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 107993 soc.cpu.decoder_trigger
.sym 107994 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 107995 soc.cpu.cpu_state[1]
.sym 107996 UART_RX_SB_LUT4_I1_I0[3]
.sym 107997 soc.cpu.cpuregs_rs1[19]
.sym 107998 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 107999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108000 soc.cpu.cpu_state[2]
.sym 108002 soc.cpu.decoded_imm[31]
.sym 108003 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 108004 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 108006 soc.cpu.cpuregs_raddr2[0]
.sym 108007 soc.cpu.cpuregs_raddr2[1]
.sym 108008 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_O_I3[2]
.sym 108010 soc.cpu.decoded_imm[16]
.sym 108011 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 108012 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 108013 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 108014 soc.cpu.cpuregs_rs1[26]
.sym 108015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 108016 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[3]
.sym 108017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 108018 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 108019 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108021 soc.cpu.instr_maskirq
.sym 108022 soc.cpu.irq_mask[26]
.sym 108023 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 108024 soc.cpu.timer[26]
.sym 108025 soc.cpu.cpuregs_rs1[27]
.sym 108026 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 108027 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108028 soc.cpu.cpu_state[2]
.sym 108030 soc.cpu.cpuregs_raddr2[2]
.sym 108031 soc.cpu.cpuregs_raddr2[3]
.sym 108032 soc.cpu.cpuregs_raddr2[4]
.sym 108033 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 108034 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 108035 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108036 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108039 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 108040 soc.cpu.cpu_state[3]
.sym 108041 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 108042 UART_RX_SB_LUT4_I1_I0[3]
.sym 108043 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 108044 soc.cpu.cpu_state[2]
.sym 108045 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108046 soc.cpu.cpu_state[1]
.sym 108047 soc.cpu.cpu_state[3]
.sym 108048 UART_RX_SB_LUT4_I1_I0[3]
.sym 108049 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 108050 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 108051 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108052 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108053 soc.cpu.cpu_state[3]
.sym 108063 soc.cpu.instr_maskirq
.sym 108064 soc.cpu.irq_mask[27]
.sym 108065 soc.cpu.cpuregs_rs1[30]
.sym 108069 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 108070 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 108071 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108072 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108073 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 108074 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 108075 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108076 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108077 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 108078 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 108079 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108080 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108081 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 108082 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 108083 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108084 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108085 soc.cpu.cpuregs_rs1[26]
.sym 108089 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 108090 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 108091 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108092 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108093 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 108094 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 108095 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108096 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108097 soc.cpu.cpuregs_rs1[27]
.sym 108101 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 108102 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 108103 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 108104 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 108106 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 108107 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 108108 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 108109 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 108110 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 108111 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108112 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 108113 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 108114 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 108115 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 108116 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 108118 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 108119 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 108120 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 108123 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 108124 soc.cpu.mem_rdata_q[29]
.sym 108125 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 108126 soc.cpu.mem_rdata_q[29]
.sym 108127 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 108128 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 108129 soc.cpu.cpuregs_wrdata[20]
.sym 108133 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 108141 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 108142 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 108143 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108144 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108145 soc.cpu.cpuregs_wrdata[31]
.sym 108149 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 108150 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 108151 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108152 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108153 soc.cpu.cpuregs_wrdata[16]
.sym 108159 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 108160 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 108199 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 108200 iomem_wstrb[1]
.sym 108207 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 108208 iomem_wstrb[0]
.sym 108268 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 108269 soc.cpu.cpuregs_rs1[0]
.sym 108285 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 108286 soc.cpu.reg_pc[4]
.sym 108287 soc.cpu.cpuregs_rs1[4]
.sym 108288 soc.cpu.is_lui_auipc_jal
.sym 108290 soc.cpu.count_cycle[0]
.sym 108295 soc.cpu.count_cycle[1]
.sym 108296 soc.cpu.count_cycle[0]
.sym 108299 soc.cpu.count_cycle[2]
.sym 108300 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 108303 soc.cpu.count_cycle[3]
.sym 108304 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 108307 soc.cpu.count_cycle[4]
.sym 108308 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 108311 soc.cpu.count_cycle[5]
.sym 108312 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 108315 soc.cpu.count_cycle[6]
.sym 108316 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 108319 soc.cpu.count_cycle[7]
.sym 108320 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 108323 soc.cpu.count_cycle[8]
.sym 108324 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 108327 soc.cpu.count_cycle[9]
.sym 108328 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 108331 soc.cpu.count_cycle[10]
.sym 108332 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 108335 soc.cpu.count_cycle[11]
.sym 108336 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 108339 soc.cpu.count_cycle[12]
.sym 108340 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 108343 soc.cpu.count_cycle[13]
.sym 108344 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 108347 soc.cpu.count_cycle[14]
.sym 108348 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 108351 soc.cpu.count_cycle[15]
.sym 108352 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 108355 soc.cpu.count_cycle[16]
.sym 108356 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 108359 soc.cpu.count_cycle[17]
.sym 108360 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 108363 soc.cpu.count_cycle[18]
.sym 108364 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 108367 soc.cpu.count_cycle[19]
.sym 108368 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 108371 soc.cpu.count_cycle[20]
.sym 108372 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 108375 soc.cpu.count_cycle[21]
.sym 108376 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 108379 soc.cpu.count_cycle[22]
.sym 108380 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 108383 soc.cpu.count_cycle[23]
.sym 108384 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 108387 soc.cpu.count_cycle[24]
.sym 108388 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 108391 soc.cpu.count_cycle[25]
.sym 108392 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 108395 soc.cpu.count_cycle[26]
.sym 108396 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 108399 soc.cpu.count_cycle[27]
.sym 108400 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 108403 soc.cpu.count_cycle[28]
.sym 108404 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 108407 soc.cpu.count_cycle[29]
.sym 108408 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 108411 soc.cpu.count_cycle[30]
.sym 108412 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 108415 soc.cpu.count_cycle[31]
.sym 108416 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 108419 soc.cpu.count_cycle[32]
.sym 108420 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 108423 soc.cpu.count_cycle[33]
.sym 108424 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 108427 soc.cpu.count_cycle[34]
.sym 108428 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 108431 soc.cpu.count_cycle[35]
.sym 108432 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 108435 soc.cpu.count_cycle[36]
.sym 108436 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 108439 soc.cpu.count_cycle[37]
.sym 108440 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 108443 soc.cpu.count_cycle[38]
.sym 108444 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 108447 soc.cpu.count_cycle[39]
.sym 108448 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 108451 soc.cpu.count_cycle[40]
.sym 108452 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 108455 soc.cpu.count_cycle[41]
.sym 108456 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 108459 soc.cpu.count_cycle[42]
.sym 108460 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 108463 soc.cpu.count_cycle[43]
.sym 108464 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 108467 soc.cpu.count_cycle[44]
.sym 108468 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 108471 soc.cpu.count_cycle[45]
.sym 108472 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 108475 soc.cpu.count_cycle[46]
.sym 108476 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 108479 soc.cpu.count_cycle[47]
.sym 108480 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 108483 soc.cpu.count_cycle[48]
.sym 108484 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 108487 soc.cpu.count_cycle[49]
.sym 108488 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 108491 soc.cpu.count_cycle[50]
.sym 108492 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 108495 soc.cpu.count_cycle[51]
.sym 108496 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 108499 soc.cpu.count_cycle[52]
.sym 108500 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 108503 soc.cpu.count_cycle[53]
.sym 108504 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 108507 soc.cpu.count_cycle[54]
.sym 108508 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 108511 soc.cpu.count_cycle[55]
.sym 108512 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 108515 soc.cpu.count_cycle[56]
.sym 108516 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 108519 soc.cpu.count_cycle[57]
.sym 108520 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 108523 soc.cpu.count_cycle[58]
.sym 108524 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 108527 soc.cpu.count_cycle[59]
.sym 108528 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 108531 soc.cpu.count_cycle[60]
.sym 108532 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 108535 soc.cpu.count_cycle[61]
.sym 108536 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 108539 soc.cpu.count_cycle[62]
.sym 108540 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 108543 soc.cpu.count_cycle[63]
.sym 108544 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 108546 soc.cpu.count_instr[18]
.sym 108547 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 108548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108549 soc.cpu.instr_rdinstrh
.sym 108550 soc.cpu.count_instr[48]
.sym 108551 soc.cpu.instr_rdcycleh
.sym 108552 soc.cpu.count_cycle[48]
.sym 108554 soc.cpu.count_cycle[16]
.sym 108555 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 108556 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108557 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 108558 soc.cpu.count_cycle[18]
.sym 108559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108560 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 108561 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 108562 soc.cpu.count_instr[31]
.sym 108563 soc.cpu.instr_rdcycleh
.sym 108564 soc.cpu.count_cycle[63]
.sym 108565 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 108566 soc.cpu.count_instr[24]
.sym 108567 soc.cpu.instr_rdcycleh
.sym 108568 soc.cpu.count_cycle[56]
.sym 108569 soc.cpu.instr_rdinstrh
.sym 108570 soc.cpu.count_instr[50]
.sym 108571 soc.cpu.instr_rdcycleh
.sym 108572 soc.cpu.count_cycle[50]
.sym 108573 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 108574 soc.cpu.count_instr[25]
.sym 108575 soc.cpu.instr_rdcycleh
.sym 108576 soc.cpu.count_cycle[57]
.sym 108578 soc.cpu.count_cycle[25]
.sym 108579 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 108580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108581 soc.cpu.instr_rdinstrh
.sym 108582 soc.cpu.count_instr[61]
.sym 108583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108584 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 108585 soc.cpu.instr_rdinstrh
.sym 108586 soc.cpu.count_instr[58]
.sym 108587 soc.cpu.instr_rdcycleh
.sym 108588 soc.cpu.count_cycle[58]
.sym 108590 soc.cpu.count_instr[56]
.sym 108591 soc.cpu.instr_rdinstrh
.sym 108592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108593 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 108594 soc.cpu.count_instr[16]
.sym 108595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108596 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 108598 soc.cpu.count_instr[63]
.sym 108599 soc.cpu.instr_rdinstrh
.sym 108600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108601 soc.cpu.instr_rdinstrh
.sym 108602 soc.cpu.count_instr[57]
.sym 108603 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108604 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 108605 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 108606 soc.cpu.count_cycle[24]
.sym 108607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108608 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 108609 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 108610 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 108611 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108612 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108613 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 108614 soc.cpu.count_cycle[27]
.sym 108615 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108616 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 108617 soc.cpu.instr_rdinstrh
.sym 108618 soc.cpu.count_instr[55]
.sym 108619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108620 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 108621 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 108622 soc.cpu.count_cycle[31]
.sym 108623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108624 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 108626 soc.cpu.count_cycle[59]
.sym 108627 soc.cpu.instr_rdcycleh
.sym 108628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108630 soc.cpu.count_cycle[23]
.sym 108631 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 108632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108633 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 108634 soc.cpu.count_instr[23]
.sym 108635 soc.cpu.instr_rdcycleh
.sym 108636 soc.cpu.count_cycle[55]
.sym 108638 soc.cpu.count_cycle[26]
.sym 108639 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 108640 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 108641 soc.cpu.cpuregs_wrdata[2]
.sym 108645 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 108646 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 108647 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108648 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108649 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 108650 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 108651 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108652 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108653 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 108654 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 108655 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108656 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108657 soc.cpu.cpuregs_wrdata[3]
.sym 108661 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 108662 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 108663 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108664 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108665 soc.cpu.cpuregs_wrdata[4]
.sym 108669 soc.cpu.cpuregs_wrdata[0]
.sym 108674 soc.cpu.decoded_imm[13]
.sym 108675 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 108676 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 108677 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 108678 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 108679 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108680 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108682 soc.cpu.decoded_imm[12]
.sym 108683 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 108684 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 108686 soc.cpu.decoded_imm[14]
.sym 108687 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 108688 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 108689 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 108690 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 108691 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108692 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108693 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 108694 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 108695 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108696 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108697 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 108698 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 108699 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108700 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108701 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 108702 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 108703 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108704 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108706 soc.cpu.decoded_imm[0]
.sym 108707 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 108710 soc.cpu.decoded_imm[1]
.sym 108711 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 108712 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108714 soc.cpu.decoded_imm[2]
.sym 108715 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 108716 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108718 soc.cpu.decoded_imm[3]
.sym 108719 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 108720 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 108722 soc.cpu.decoded_imm[4]
.sym 108723 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 108724 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 108726 soc.cpu.decoded_imm[5]
.sym 108727 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 108728 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 108730 soc.cpu.decoded_imm[6]
.sym 108731 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 108732 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 108734 soc.cpu.decoded_imm[7]
.sym 108735 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 108736 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 108738 soc.cpu.decoded_imm[8]
.sym 108739 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 108740 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 108742 soc.cpu.decoded_imm[9]
.sym 108743 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 108744 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 108746 soc.cpu.decoded_imm[10]
.sym 108747 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 108748 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[10]
.sym 108750 soc.cpu.decoded_imm[11]
.sym 108751 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 108752 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[11]
.sym 108754 soc.cpu.decoded_imm[12]
.sym 108755 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 108756 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[12]
.sym 108758 soc.cpu.decoded_imm[13]
.sym 108759 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 108760 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[13]
.sym 108762 soc.cpu.decoded_imm[14]
.sym 108763 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 108764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[14]
.sym 108766 soc.cpu.decoded_imm[15]
.sym 108767 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 108768 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[15]
.sym 108770 soc.cpu.decoded_imm[16]
.sym 108771 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 108772 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[16]
.sym 108774 soc.cpu.decoded_imm[17]
.sym 108775 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 108776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[17]
.sym 108778 soc.cpu.decoded_imm[18]
.sym 108779 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 108780 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[18]
.sym 108782 soc.cpu.decoded_imm[19]
.sym 108783 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 108784 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[19]
.sym 108786 soc.cpu.decoded_imm[20]
.sym 108787 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 108788 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[20]
.sym 108790 soc.cpu.decoded_imm[21]
.sym 108791 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 108792 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[21]
.sym 108794 soc.cpu.decoded_imm[22]
.sym 108795 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 108796 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[22]
.sym 108798 soc.cpu.decoded_imm[23]
.sym 108799 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 108800 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[23]
.sym 108802 soc.cpu.decoded_imm[24]
.sym 108803 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 108804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[24]
.sym 108806 soc.cpu.decoded_imm[25]
.sym 108807 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 108808 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[25]
.sym 108810 soc.cpu.decoded_imm[26]
.sym 108811 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 108812 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[26]
.sym 108814 soc.cpu.decoded_imm[27]
.sym 108815 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 108816 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[27]
.sym 108818 soc.cpu.decoded_imm[28]
.sym 108819 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 108820 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[28]
.sym 108822 soc.cpu.decoded_imm[29]
.sym 108823 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 108824 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[29]
.sym 108826 soc.cpu.decoded_imm[30]
.sym 108827 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108828 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[30]
.sym 108830 soc.cpu.decoded_imm[31]
.sym 108831 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 108832 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[31]
.sym 108833 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 108834 soc.cpu.cpuregs_rs1[16]
.sym 108835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108837 soc.cpu.instr_maskirq
.sym 108838 soc.cpu.irq_mask[18]
.sym 108839 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 108840 soc.cpu.timer[18]
.sym 108841 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 108842 soc.cpu.cpuregs_rs1[18]
.sym 108843 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[2]
.sym 108844 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[3]
.sym 108845 soc.cpu.cpuregs_rs1[21]
.sym 108849 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 108850 soc.cpu.irq_pending[16]
.sym 108851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 108852 soc.cpu.cpu_state[2]
.sym 108853 soc.cpu.cpu_state[4]
.sym 108854 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[1]
.sym 108855 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[2]
.sym 108856 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 108857 soc.cpu.cpuregs_rs1[17]
.sym 108861 soc.cpu.instr_maskirq
.sym 108862 soc.cpu.irq_mask[16]
.sym 108863 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 108864 soc.cpu.timer[16]
.sym 108865 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 108866 soc.cpu.cpuregs_rs1[31]
.sym 108867 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108868 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108869 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[0]
.sym 108870 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 108871 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[2]
.sym 108872 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[3]
.sym 108873 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 108874 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 108875 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 108876 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 108877 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 108878 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 108879 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 108880 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 108881 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 108882 soc.cpu.reg_pc[25]
.sym 108883 soc.cpu.cpuregs_rs1[25]
.sym 108884 soc.cpu.is_lui_auipc_jal
.sym 108887 soc.cpu.irq_pending[21]
.sym 108888 soc.cpu.irq_mask[21]
.sym 108889 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 108890 soc.cpu.reg_pc[29]
.sym 108891 soc.cpu.cpuregs_rs1[29]
.sym 108892 soc.cpu.is_lui_auipc_jal
.sym 108895 soc.cpu.irq_mask[21]
.sym 108896 soc.cpu.irq_pending[21]
.sym 108897 soc.cpu.instr_maskirq
.sym 108898 soc.cpu.irq_mask[20]
.sym 108899 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108900 soc.cpu.cpu_state[2]
.sym 108903 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 108904 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 108905 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 108906 soc.cpu.cpuregs_rs1[29]
.sym 108907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108908 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108910 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 108911 soc.cpu.latched_store
.sym 108912 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 108913 soc.cpu.instr_maskirq
.sym 108914 soc.cpu.irq_mask[23]
.sym 108915 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 108916 soc.cpu.timer[23]
.sym 108919 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 108920 soc.cpu.latched_store
.sym 108923 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 108924 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 108925 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 108926 soc.cpu.cpuregs_rs1[23]
.sym 108927 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108933 soc.cpu.cpuregs_rs1[20]
.sym 108937 soc.cpu.cpuregs_rs1[23]
.sym 108941 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 108942 soc.cpu.cpuregs_rs1[25]
.sym 108943 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108944 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108945 soc.cpu.instr_maskirq
.sym 108946 soc.cpu.irq_mask[25]
.sym 108947 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 108948 soc.cpu.timer[25]
.sym 108949 soc.cpu.cpu_state[4]
.sym 108950 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 108951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2]
.sym 108952 soc.cpu.cpu_state[2]
.sym 108953 soc.cpu.cpuregs_rs1[18]
.sym 108957 soc.cpu.instr_maskirq
.sym 108958 soc.cpu.irq_mask[29]
.sym 108959 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 108960 soc.cpu.timer[29]
.sym 108962 soc.cpu.decoded_imm[24]
.sym 108963 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 108964 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 108965 soc.cpu.instr_maskirq
.sym 108966 soc.cpu.irq_mask[28]
.sym 108967 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 108968 soc.cpu.timer[28]
.sym 108970 soc.cpu.decoded_imm[22]
.sym 108971 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 108972 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 108974 soc.cpu.decoded_imm[18]
.sym 108975 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 108976 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 108978 soc.cpu.decoded_imm[17]
.sym 108979 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 108980 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 108981 soc.cpu.instr_maskirq
.sym 108982 soc.cpu.irq_mask[24]
.sym 108983 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 108984 soc.cpu.timer[24]
.sym 108985 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 108986 soc.cpu.cpuregs_rs1[28]
.sym 108987 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 108988 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 108989 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 108990 soc.cpu.cpuregs_rs1[24]
.sym 108991 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108992 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108995 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 108996 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 108997 soc.cpu.cpuregs_waddr[0]
.sym 108998 soc.cpu.cpuregs_waddr[1]
.sym 108999 soc.cpu.cpuregs_waddr[2]
.sym 109000 soc.cpu.cpuregs_waddr[4]
.sym 109002 soc.cpu.cpuregs_raddr2[2]
.sym 109003 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 109004 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 109005 soc.cpu.cpuregs_rs1[16]
.sym 109009 soc.cpu.cpuregs_waddr[3]
.sym 109010 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 109011 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109012 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109013 soc.cpu.cpuregs_rs1[19]
.sym 109017 soc.cpu.cpuregs_rs1[28]
.sym 109021 soc.cpu.cpuregs_rs1[31]
.sym 109025 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 109026 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 109027 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109028 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109029 soc.cpu.cpuregs_wrdata[26]
.sym 109033 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 109034 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 109035 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109036 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109037 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 109038 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 109039 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109040 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109042 soc.cpu.cpuregs_raddr2[0]
.sym 109043 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 109044 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 109045 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 109046 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 109047 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109048 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109049 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 109050 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 109051 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109052 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109053 soc.cpu.cpuregs_wrdata[30]
.sym 109060 soc.cpu.cpuregs.wen
.sym 109061 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 109062 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 109063 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109064 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109065 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 109066 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 109067 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109068 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109069 soc.cpu.cpuregs_rs1[29]
.sym 109073 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 109074 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 109075 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109076 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109077 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 109078 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 109079 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109080 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109081 soc.cpu.cpuregs_rs1[24]
.sym 109085 soc.cpu.cpuregs_rs1[25]
.sym 109089 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 109090 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 109091 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109092 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109093 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 109094 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 109095 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109096 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109097 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 109098 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 109099 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109100 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109101 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 109102 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 109103 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109104 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109105 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 109106 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 109107 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109108 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109110 soc.cpu.decoded_imm[23]
.sym 109111 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 109112 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 109113 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 109114 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 109115 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109116 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109117 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 109118 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 109119 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109120 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109157 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 109158 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 109159 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 109160 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 109161 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 109162 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 109163 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 109164 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 109165 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 109166 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 109167 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 109168 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 109181 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 109182 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 109183 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 109184 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 109189 soc.cpu.mem_la_wdata[4]
.sym 109197 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 109198 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 109199 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109200 soc.cpu.mem_la_wdata[4]
.sym 109206 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109207 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[2]
.sym 109208 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 109217 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109218 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 109219 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 109220 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 109221 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109222 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 109223 soc.cpu.pcpi_rs2[27]
.sym 109224 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 109225 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 109226 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 109227 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109228 soc.cpu.mem_la_wdata[0]
.sym 109229 soc.cpu.mem_la_wdata[0]
.sym 109234 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109235 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 109236 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 109238 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109239 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 109240 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 109241 soc.cpu.mem_la_wdata[3]
.sym 109245 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 109246 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 109247 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109248 soc.cpu.mem_la_wdata[3]
.sym 109249 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 109250 soc.cpu.mem_la_wdata[4]
.sym 109251 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109252 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 109254 soc.cpu.count_cycle[2]
.sym 109255 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109256 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109257 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109258 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 109259 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 109260 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 109261 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109262 soc.cpu.count_cycle[5]
.sym 109263 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 109264 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 109265 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109266 soc.cpu.count_cycle[4]
.sym 109267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 109268 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 109271 soc.cpu.irq_mask[0]
.sym 109272 soc.cpu.irq_pending[0]
.sym 109273 soc.cpu.mem_la_wdata[7]
.sym 109278 soc.cpu.count_cycle[3]
.sym 109279 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109281 soc.cpu.pcpi_rs2[14]
.sym 109282 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 109283 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109284 soc.cpu.mem_la_wdata[6]
.sym 109286 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109287 soc.cpu.pcpi_rs2[14]
.sym 109288 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[3]
.sym 109289 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109290 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 109291 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109292 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[3]
.sym 109294 soc.cpu.count_cycle[35]
.sym 109295 soc.cpu.instr_rdcycleh
.sym 109296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 109297 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109298 soc.cpu.count_cycle[12]
.sym 109299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 109300 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 109301 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 109302 soc.cpu.cpuregs_rs1[2]
.sym 109303 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109305 soc.cpu.instr_rdinstrh
.sym 109306 soc.cpu.count_instr[34]
.sym 109307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109308 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 109310 soc.cpu.count_instr[4]
.sym 109311 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109314 soc.cpu.count_cycle[37]
.sym 109315 soc.cpu.instr_rdcycleh
.sym 109316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109318 soc.cpu.count_cycle[7]
.sym 109319 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109321 soc.cpu.pcpi_rs2[16]
.sym 109322 soc.cpu.mem_la_wdata[0]
.sym 109323 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109324 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 109325 soc.cpu.count_instr[5]
.sym 109326 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109327 soc.cpu.instr_rdinstrh
.sym 109328 soc.cpu.count_instr[37]
.sym 109329 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109330 soc.cpu.count_instr[2]
.sym 109331 soc.cpu.instr_rdcycleh
.sym 109332 soc.cpu.count_cycle[34]
.sym 109333 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109334 soc.cpu.count_instr[7]
.sym 109335 soc.cpu.instr_rdcycleh
.sym 109336 soc.cpu.count_cycle[39]
.sym 109337 soc.cpu.count_instr[3]
.sym 109338 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109339 soc.cpu.instr_rdinstrh
.sym 109340 soc.cpu.count_instr[35]
.sym 109341 soc.cpu.instr_rdinstrh
.sym 109342 soc.cpu.count_instr[39]
.sym 109343 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 109344 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 109346 soc.cpu.count_cycle[14]
.sym 109347 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109350 soc.cpu.count_cycle[13]
.sym 109351 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109353 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109354 soc.cpu.count_instr[6]
.sym 109355 soc.cpu.instr_rdcycleh
.sym 109356 soc.cpu.count_cycle[38]
.sym 109357 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 109358 soc.cpu.mem_la_wdata[3]
.sym 109359 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109360 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 109361 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109362 soc.cpu.count_instr[14]
.sym 109363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109364 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 109365 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109366 soc.cpu.count_instr[13]
.sym 109367 soc.cpu.instr_rdcycleh
.sym 109368 soc.cpu.count_cycle[45]
.sym 109370 soc.cpu.count_instr[12]
.sym 109371 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109374 soc.cpu.count_cycle[6]
.sym 109375 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109377 soc.cpu.instr_rdinstrh
.sym 109378 soc.cpu.count_instr[46]
.sym 109379 soc.cpu.instr_rdcycleh
.sym 109380 soc.cpu.count_cycle[46]
.sym 109381 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109382 soc.cpu.count_instr[9]
.sym 109383 soc.cpu.instr_rdcycleh
.sym 109384 soc.cpu.count_cycle[41]
.sym 109385 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109386 soc.cpu.count_cycle[10]
.sym 109387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109388 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 109389 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109390 soc.cpu.count_instr[15]
.sym 109391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109392 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 109393 soc.cpu.instr_rdinstrh
.sym 109394 soc.cpu.count_instr[36]
.sym 109395 soc.cpu.instr_rdcycleh
.sym 109396 soc.cpu.count_cycle[36]
.sym 109398 soc.cpu.count_cycle[9]
.sym 109399 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109402 soc.cpu.count_cycle[15]
.sym 109403 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109405 soc.cpu.instr_rdinstrh
.sym 109406 soc.cpu.count_instr[38]
.sym 109407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109408 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 109409 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109410 soc.cpu.count_instr[11]
.sym 109411 soc.cpu.instr_rdcycleh
.sym 109412 soc.cpu.count_cycle[43]
.sym 109413 soc.cpu.cpu_state[4]
.sym 109414 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 109415 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 109416 soc.cpu.irq_pending[1]
.sym 109417 soc.cpu.instr_rdinstrh
.sym 109418 soc.cpu.count_instr[45]
.sym 109419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 109420 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 109421 soc.cpu.instr_rdinstrh
.sym 109422 soc.cpu.count_instr[44]
.sym 109423 soc.cpu.instr_rdcycleh
.sym 109424 soc.cpu.count_cycle[44]
.sym 109425 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109426 soc.cpu.count_instr[8]
.sym 109427 soc.cpu.instr_rdcycleh
.sym 109428 soc.cpu.count_cycle[40]
.sym 109429 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 109430 soc.cpu.cpu_state[3]
.sym 109431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 109432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[3]
.sym 109434 soc.cpu.count_cycle[8]
.sym 109435 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109437 soc.cpu.instr_rdinstrh
.sym 109438 soc.cpu.count_instr[47]
.sym 109439 soc.cpu.instr_rdcycleh
.sym 109440 soc.cpu.count_cycle[47]
.sym 109442 soc.cpu.count_instr[43]
.sym 109443 soc.cpu.instr_rdinstrh
.sym 109444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109445 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109446 soc.cpu.count_cycle[11]
.sym 109447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109448 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 109449 soc.cpu.instr_rdinstrh
.sym 109450 soc.cpu.count_instr[53]
.sym 109451 soc.cpu.instr_rdcycleh
.sym 109452 soc.cpu.count_cycle[53]
.sym 109453 soc.cpu.instr_rdinstrh
.sym 109454 soc.cpu.count_instr[41]
.sym 109455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 109456 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 109457 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 109461 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109462 soc.cpu.count_instr[21]
.sym 109463 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 109464 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 109465 soc.cpu.instr_maskirq
.sym 109466 soc.cpu.irq_mask[10]
.sym 109467 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 109468 soc.cpu.timer[10]
.sym 109471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 109473 soc.cpu.instr_rdinstrh
.sym 109474 soc.cpu.count_instr[40]
.sym 109475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109476 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 109477 soc.cpu.instr_rdinstrh
.sym 109478 soc.cpu.count_instr[54]
.sym 109479 soc.cpu.instr_rdcycleh
.sym 109480 soc.cpu.count_cycle[54]
.sym 109481 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109482 soc.cpu.count_instr[29]
.sym 109483 soc.cpu.instr_rdcycleh
.sym 109484 soc.cpu.count_cycle[61]
.sym 109485 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109486 soc.cpu.count_cycle[22]
.sym 109487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 109488 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 109489 soc.cpu.cpuregs_rs1[8]
.sym 109494 soc.cpu.count_instr[22]
.sym 109495 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[0]
.sym 109496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109497 soc.cpu.instr_maskirq
.sym 109498 soc.cpu.irq_mask[9]
.sym 109499 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 109500 soc.cpu.timer[9]
.sym 109501 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 109502 soc.cpu.cpuregs_rs1[9]
.sym 109503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 109504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 109507 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 109508 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 109509 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 109510 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109511 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109512 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 109513 soc.cpu.cpuregs_rs1[10]
.sym 109514 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 109515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109516 soc.cpu.cpu_state[2]
.sym 109518 soc.cpu.decoded_imm[4]
.sym 109519 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 109520 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 109521 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 109522 soc.cpu.reg_pc[8]
.sym 109523 soc.cpu.cpuregs_rs1[8]
.sym 109524 soc.cpu.is_lui_auipc_jal
.sym 109525 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 109526 soc.cpu.cpuregs_rs1[8]
.sym 109527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109529 soc.cpu.instr_maskirq
.sym 109530 soc.cpu.irq_mask[8]
.sym 109531 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 109532 soc.cpu.timer[8]
.sym 109534 soc.cpu.count_cycle[29]
.sym 109535 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 109536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109537 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 109538 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 109539 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109540 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109541 soc.cpu.cpuregs_wrdata[8]
.sym 109545 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 109546 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 109547 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109548 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109549 soc.cpu.cpuregs_wrdata[7]
.sym 109553 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 109554 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 109555 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109556 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109557 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 109558 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109559 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 109560 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 109561 soc.cpu.cpuregs_wrdata[12]
.sym 109565 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 109566 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 109567 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109568 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109569 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 109570 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 109571 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109572 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109574 soc.cpu.decoded_imm[5]
.sym 109575 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 109576 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 109578 soc.cpu.decoded_imm[10]
.sym 109579 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 109580 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 109582 soc.cpu.decoded_imm[7]
.sym 109583 soc.cpu.reg_op2_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 109584 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 109586 soc.cpu.decoded_imm[8]
.sym 109587 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 109588 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 109590 soc.cpu.decoded_imm[11]
.sym 109591 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 109592 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 109594 soc.cpu.decoded_imm[15]
.sym 109595 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 109596 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 109597 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 109598 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 109599 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109600 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109601 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 109602 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 109603 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109604 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109605 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 109606 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 109607 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109608 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109609 soc.cpu.cpuregs_wrdata[15]
.sym 109613 soc.cpu.cpuregs_wrdata[5]
.sym 109617 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 109618 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 109619 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109620 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109621 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 109622 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 109623 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109624 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109625 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 109626 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 109627 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109628 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109629 soc.cpu.cpuregs_wrdata[11]
.sym 109633 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109634 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 109635 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 109636 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 109637 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 109638 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 109639 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109640 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109641 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 109642 soc.cpu.reg_pc[14]
.sym 109643 soc.cpu.cpuregs_rs1[14]
.sym 109644 soc.cpu.is_lui_auipc_jal
.sym 109645 soc.cpu.alu_out_q[0]
.sym 109646 soc.cpu.reg_out[0]
.sym 109647 soc.cpu.latched_stalu
.sym 109648 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109649 soc.cpu.cpuregs_wrdata[13]
.sym 109653 soc.cpu.cpuregs_wrdata[14]
.sym 109657 soc.cpu.cpuregs_wrdata[10]
.sym 109661 soc.cpu.latched_compr
.sym 109662 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109663 soc.cpu.reg_next_pc[0]
.sym 109664 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109665 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 109666 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109667 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 109668 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 109669 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 109670 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109671 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 109672 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 109673 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 109674 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109675 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 109676 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 109677 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 109678 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109679 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 109680 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 109681 soc.cpu.alu_out_q[13]
.sym 109682 soc.cpu.reg_out[13]
.sym 109683 soc.cpu.latched_stalu
.sym 109684 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 109685 soc.cpu.alu_out_q[11]
.sym 109686 soc.cpu.reg_out[11]
.sym 109687 soc.cpu.latched_stalu
.sym 109688 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109690 soc.cpu.latched_compr
.sym 109691 soc.cpu.reg_pc[1]
.sym 109693 soc.cpu.alu_out_q[13]
.sym 109694 soc.cpu.reg_out[13]
.sym 109695 soc.cpu.latched_stalu
.sym 109696 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109699 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109700 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 109701 soc.cpu.cpuregs_rs1[22]
.sym 109708 soc.cpu.latched_compr
.sym 109713 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 109714 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 109715 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 109716 soc.cpu.cpu_state[2]
.sym 109719 soc.cpu.instr_maskirq
.sym 109720 soc.cpu.irq_mask[21]
.sym 109722 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 109723 soc.cpu.count_cycle[21]
.sym 109724 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_I3[2]
.sym 109725 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 109726 soc.cpu.cpuregs_rs1[21]
.sym 109727 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 109728 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 109730 soc.cpu.latched_compr
.sym 109731 soc.cpu.reg_pc[1]
.sym 109734 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 109735 soc.cpu.reg_pc[2]
.sym 109736 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 109739 soc.cpu.reg_pc[3]
.sym 109740 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 109743 soc.cpu.reg_pc[4]
.sym 109744 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 109747 soc.cpu.reg_pc[5]
.sym 109748 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 109751 soc.cpu.reg_pc[6]
.sym 109752 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 109755 soc.cpu.reg_pc[7]
.sym 109756 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 109759 soc.cpu.reg_pc[8]
.sym 109760 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 109763 soc.cpu.reg_pc[9]
.sym 109764 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 109767 soc.cpu.reg_pc[10]
.sym 109768 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 109771 soc.cpu.reg_pc[11]
.sym 109772 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 109775 soc.cpu.reg_pc[12]
.sym 109776 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 109779 soc.cpu.reg_pc[13]
.sym 109780 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 109783 soc.cpu.reg_pc[14]
.sym 109784 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 109787 soc.cpu.reg_pc[15]
.sym 109788 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 109791 soc.cpu.reg_pc[16]
.sym 109792 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 109795 soc.cpu.reg_pc[17]
.sym 109796 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 109799 soc.cpu.reg_pc[18]
.sym 109800 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 109803 soc.cpu.reg_pc[19]
.sym 109804 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 109807 soc.cpu.reg_pc[20]
.sym 109808 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 109811 soc.cpu.reg_pc[21]
.sym 109812 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 109815 soc.cpu.reg_pc[22]
.sym 109816 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 109819 soc.cpu.reg_pc[23]
.sym 109820 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 109823 soc.cpu.reg_pc[24]
.sym 109824 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 109827 soc.cpu.reg_pc[25]
.sym 109828 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 109831 soc.cpu.reg_pc[26]
.sym 109832 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 109834 $PACKER_VCC_NET
.sym 109836 $nextpnr_ICESTORM_LC_5$I3
.sym 109839 soc.cpu.reg_pc[27]
.sym 109843 soc.cpu.reg_pc[28]
.sym 109844 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 109847 soc.cpu.reg_pc[29]
.sym 109848 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 109851 soc.cpu.reg_pc[30]
.sym 109852 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 109855 soc.cpu.reg_pc[31]
.sym 109856 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 109857 soc.cpu.alu_out_q[17]
.sym 109858 soc.cpu.reg_out[17]
.sym 109859 soc.cpu.latched_stalu
.sym 109860 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 109861 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 109862 soc.cpu.irq_pending[23]
.sym 109863 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 109864 soc.cpu.cpu_state[2]
.sym 109865 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 109866 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109867 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 109868 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 109869 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109870 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 109871 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 109872 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109874 soc.cpu.decoded_imm[19]
.sym 109875 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 109876 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 109877 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109878 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 109879 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 109880 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109881 soc.cpu.alu_out_q[17]
.sym 109882 soc.cpu.reg_out[17]
.sym 109883 soc.cpu.latched_stalu
.sym 109884 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109885 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 109886 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109887 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 109888 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 109891 soc.cpu.irq_mask[20]
.sym 109892 soc.cpu.irq_pending[20]
.sym 109895 soc.cpu.irq_mask[17]
.sym 109896 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[0]
.sym 109899 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[0]
.sym 109900 soc.cpu.irq_mask[17]
.sym 109903 soc.cpu.irq_pending[20]
.sym 109904 soc.cpu.irq_mask[20]
.sym 109905 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 109906 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109907 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 109908 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 109911 soc.cpu.irq_pending[23]
.sym 109912 soc.cpu.irq_mask[23]
.sym 109913 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 109914 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109915 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 109916 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 109919 soc.cpu.irq_mask[23]
.sym 109920 soc.cpu.irq_pending[23]
.sym 109923 soc.cpu.irq_mask[16]
.sym 109924 soc.cpu.irq_pending[16]
.sym 109925 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 109926 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109927 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 109928 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 109931 soc.cpu.irq_pending[16]
.sym 109932 soc.cpu.irq_mask[16]
.sym 109933 soc.cpu.instr_maskirq
.sym 109934 soc.cpu.irq_mask[31]
.sym 109935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109936 soc.cpu.cpu_state[2]
.sym 109937 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109938 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 109939 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 109940 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109941 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 109942 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109943 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109944 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 109945 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 109946 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109947 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109948 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 109949 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 109950 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 109951 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 109952 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 109955 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0]
.sym 109956 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[1]
.sym 109959 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[0]
.sym 109960 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[1]
.sym 109962 soc.cpu.decoded_imm[21]
.sym 109963 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 109964 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 109966 soc.cpu.decoded_imm[27]
.sym 109967 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 109968 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 109969 soc.cpu.irq_mask[24]
.sym 109970 soc.cpu.irq_pending[24]
.sym 109971 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109972 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3[3]
.sym 109973 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 109974 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109975 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 109976 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 109977 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 109978 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109979 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 109980 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 109982 soc.cpu.cpu_state[2]
.sym 109983 soc.cpu.instr_maskirq
.sym 109984 UART_RX_SB_LUT4_I1_I0[3]
.sym 109985 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 109986 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 109987 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109988 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109990 soc.cpu.decoded_imm[29]
.sym 109991 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 109992 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 109993 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 109994 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 109995 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109996 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109998 soc.cpu.decoded_imm[28]
.sym 109999 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 110000 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 110001 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 110002 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 110003 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 110004 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 110005 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 110006 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 110007 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 110008 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 110010 soc.cpu.decoded_imm[30]
.sym 110011 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I1_O[1]
.sym 110012 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 110013 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 110014 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 110015 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 110016 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 110017 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 110018 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110019 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 110020 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 110021 soc.cpu.cpuregs_wrdata[18]
.sym 110025 soc.cpu.cpuregs_wrdata[17]
.sym 110029 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 110030 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110031 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 110032 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 110033 soc.cpu.cpuregs_wrdata[19]
.sym 110037 soc.cpu.cpuregs_wrdata[29]
.sym 110041 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 110042 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110043 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 110044 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 110045 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110046 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1[1]
.sym 110047 soc.cpu.reg_pc[27]
.sym 110048 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 110049 soc.cpu.cpuregs_wrdata[28]
.sym 110053 soc.cpu.cpuregs_wrdata[21]
.sym 110057 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 110058 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 110059 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 110060 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 110061 soc.cpu.cpuregs_wrdata[22]
.sym 110065 soc.cpu.cpuregs_wrdata[25]
.sym 110069 soc.cpu.cpuregs_wrdata[23]
.sym 110073 soc.cpu.cpuregs_wrdata[24]
.sym 110077 soc.cpu.cpuregs_wrdata[27]
.sym 110085 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 110086 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 110087 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 110088 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 110095 soc.cpu.irq_pending[24]
.sym 110096 soc.cpu.irq_mask[24]
.sym 110109 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 110110 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 110111 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 110112 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 110145 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 110146 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110147 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110148 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 110154 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110155 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 110156 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 110161 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 110165 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110166 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110167 soc.cpu.pcpi_rs2[25]
.sym 110168 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 110181 soc.cpu.cpuregs_rs1[3]
.sym 110185 soc.cpu.cpuregs_rs1[5]
.sym 110189 soc.cpu.cpuregs_rs1[4]
.sym 110201 soc.cpu.cpuregs_rs1[12]
.sym 110210 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 110211 soc.cpu.cpuregs_rs1[3]
.sym 110212 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 110213 soc.cpu.mem_la_wdata[6]
.sym 110217 soc.cpu.instr_maskirq
.sym 110218 soc.cpu.irq_mask[4]
.sym 110219 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 110220 soc.cpu.timer[4]
.sym 110221 soc.cpu.instr_maskirq
.sym 110222 soc.cpu.irq_mask[3]
.sym 110223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 110224 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1_I2[3]
.sym 110227 soc.cpu.cpuregs_rs1[12]
.sym 110228 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 110229 soc.cpu.instr_maskirq
.sym 110230 soc.cpu.irq_mask[5]
.sym 110231 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 110232 soc.cpu.timer[5]
.sym 110233 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 110234 soc.cpu.cpuregs_rs1[5]
.sym 110235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110237 soc.cpu.mem_la_wdata[2]
.sym 110243 soc.cpu.irq_pending[7]
.sym 110244 soc.cpu.irq_mask[7]
.sym 110247 soc.cpu.irq_pending[4]
.sym 110248 soc.cpu.irq_mask[4]
.sym 110251 soc.cpu.irq_mask[12]
.sym 110252 soc.cpu.irq_pending[12]
.sym 110253 soc.cpu.instr_maskirq
.sym 110254 soc.cpu.irq_mask[12]
.sym 110255 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 110256 soc.cpu.timer[12]
.sym 110257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 110258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 110259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 110260 soc.cpu.cpu_state[2]
.sym 110263 soc.cpu.irq_pending[6]
.sym 110264 soc.cpu.irq_mask[6]
.sym 110265 soc.cpu.irq_pending[4]
.sym 110266 soc.cpu.irq_pending[5]
.sym 110267 soc.cpu.irq_pending[6]
.sym 110268 soc.cpu.irq_pending[7]
.sym 110271 soc.cpu.irq_pending[12]
.sym 110272 soc.cpu.irq_mask[12]
.sym 110273 soc.cpu.pcpi_rs2[18]
.sym 110274 soc.cpu.mem_la_wdata[2]
.sym 110275 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110276 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110277 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 110278 soc.cpu.cpu_state[4]
.sym 110279 soc.cpu.cpu_state[3]
.sym 110280 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 110281 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110282 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110283 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 110284 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3]
.sym 110285 soc.cpu.pcpi_rs2[22]
.sym 110286 soc.cpu.mem_la_wdata[6]
.sym 110287 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110288 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110289 soc.cpu.instr_maskirq
.sym 110290 soc.cpu.irq_mask[7]
.sym 110291 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 110292 soc.cpu.timer[7]
.sym 110294 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110295 soc.cpu.pcpi_rs2[10]
.sym 110296 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3]
.sym 110297 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 110298 soc.cpu.cpuregs_rs1[7]
.sym 110299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110301 soc.cpu.pcpi_rs2[10]
.sym 110302 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110303 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110304 soc.cpu.mem_la_wdata[2]
.sym 110309 soc.cpu.cpu_state[3]
.sym 110310 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 110311 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 110312 soc.cpu.irq_pending[7]
.sym 110313 soc.cpu.irq_mask[7]
.sym 110314 soc.cpu.irq_pending[7]
.sym 110315 soc.cpu.irq_mask[4]
.sym 110316 soc.cpu.irq_pending[4]
.sym 110317 soc.cpu.irq_pending[0]
.sym 110318 soc.cpu.irq_pending[1]
.sym 110319 soc.cpu.irq_pending[2]
.sym 110320 soc.cpu.irq_pending[3]
.sym 110321 soc.cpu.cpuregs_rs1[7]
.sym 110327 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 110328 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 110329 soc.cpu.cpuregs_rs1[6]
.sym 110334 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 110335 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 110336 soc.cpu.instr_maskirq
.sym 110337 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 110338 soc.cpu.cpuregs_rs1[6]
.sym 110339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110341 soc.cpu.instr_maskirq
.sym 110342 soc.cpu.irq_mask[6]
.sym 110343 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 110344 soc.cpu.timer[6]
.sym 110345 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 110346 soc.cpu.cpuregs_rs1[14]
.sym 110347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110351 soc.cpu.irq_mask[6]
.sym 110352 soc.cpu.irq_pending[6]
.sym 110353 soc.cpu.cpuregs_rs1[14]
.sym 110357 soc.cpu.instr_maskirq
.sym 110358 soc.cpu.irq_mask[14]
.sym 110359 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 110360 soc.cpu.timer[14]
.sym 110361 soc.cpu.cpuregs_rs1[15]
.sym 110369 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 110370 soc.cpu.cpuregs_rs1[15]
.sym 110371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110373 soc.cpu.cpuregs_rs1[11]
.sym 110377 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 110378 soc.cpu.cpuregs_rs1[13]
.sym 110379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110381 soc.cpu.cpuregs_rs1[10]
.sym 110385 soc.cpu.instr_maskirq
.sym 110386 soc.cpu.irq_mask[13]
.sym 110387 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 110388 soc.cpu.timer[13]
.sym 110389 soc.cpu.cpuregs_rs1[13]
.sym 110393 soc.cpu.instr_maskirq
.sym 110394 soc.cpu.irq_mask[15]
.sym 110395 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 110396 soc.cpu.timer[15]
.sym 110397 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 110398 soc.cpu.cpu_state[4]
.sym 110399 soc.cpu.cpu_state[3]
.sym 110400 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 110403 soc.cpu.irq_mask[11]
.sym 110404 soc.cpu.irq_pending[11]
.sym 110406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]
.sym 110407 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 110408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I3[2]
.sym 110409 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 110410 soc.cpu.cpuregs_rs1[11]
.sym 110411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 110412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 110413 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 110414 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 110415 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 110416 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 110417 soc.cpu.irq_mask[7]
.sym 110418 soc.cpu.irq_pending[7]
.sym 110419 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110420 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[3]
.sym 110421 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 110422 soc.cpu.mem_la_wdata[7]
.sym 110423 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110424 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110425 soc.cpu.instr_maskirq
.sym 110426 soc.cpu.irq_mask[11]
.sym 110427 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 110428 soc.cpu.timer[11]
.sym 110429 soc.cpu.pcpi_rs2[17]
.sym 110430 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[1]
.sym 110431 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110432 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110433 soc.cpu.irq_pending[8]
.sym 110434 soc.cpu.irq_pending[9]
.sym 110435 soc.cpu.irq_pending[10]
.sym 110436 soc.cpu.irq_pending[11]
.sym 110437 soc.cpu.alu_out_q[3]
.sym 110438 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 110439 soc.cpu.latched_stalu
.sym 110440 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110441 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 110442 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 110443 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 110444 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 110447 soc.cpu.irq_mask[10]
.sym 110448 soc.cpu.irq_pending[10]
.sym 110449 soc.cpu.alu_out_q[4]
.sym 110450 soc.cpu.reg_out[4]
.sym 110451 soc.cpu.latched_stalu
.sym 110452 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110455 soc.cpu.irq_pending[9]
.sym 110456 soc.cpu.irq_mask[9]
.sym 110459 soc.cpu.irq_pending[8]
.sym 110460 soc.cpu.irq_mask[8]
.sym 110463 soc.cpu.irq_pending[10]
.sym 110464 soc.cpu.irq_mask[10]
.sym 110465 soc.cpu.cpuregs_rs1[9]
.sym 110471 soc.cpu.irq_mask[9]
.sym 110472 soc.cpu.irq_pending[9]
.sym 110473 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110474 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 110475 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 110476 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110477 soc.cpu.alu_out_q[4]
.sym 110478 soc.cpu.reg_out[4]
.sym 110479 soc.cpu.latched_stalu
.sym 110480 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110481 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 110482 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110483 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 110484 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 110487 soc.cpu.irq_mask[8]
.sym 110488 soc.cpu.irq_pending[8]
.sym 110489 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 110490 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110491 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 110492 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 110493 soc.cpu.irq_mask[2]
.sym 110494 soc.cpu.irq_pending[2]
.sym 110495 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110496 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 110497 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 110498 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110499 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 110500 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 110501 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110502 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 110503 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 110504 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110505 soc.cpu.irq_pending[10]
.sym 110506 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 110507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 110508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 110509 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 110510 soc.cpu.cpu_state[4]
.sym 110511 soc.cpu.cpu_state[3]
.sym 110512 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 110513 soc.cpu.alu_out_q[8]
.sym 110514 soc.cpu.reg_out[8]
.sym 110515 soc.cpu.latched_stalu
.sym 110516 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110518 soc.cpu.decoded_imm[6]
.sym 110519 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 110520 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 110521 soc.cpu.alu_out_q[12]
.sym 110522 soc.cpu.reg_out[12]
.sym 110523 soc.cpu.latched_stalu
.sym 110524 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110525 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 110526 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 110527 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 110528 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 110529 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 110530 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110531 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 110532 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 110533 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 110534 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[1]
.sym 110535 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 110536 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 110537 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 110538 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110539 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110540 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 110541 soc.cpu.cpuregs_wrdata[6]
.sym 110547 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[0]
.sym 110548 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 110549 soc.cpu.cpuregs_wrdata[9]
.sym 110553 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110554 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 110555 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 110556 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110557 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 110558 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 110559 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 110560 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 110561 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 110562 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110563 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 110564 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 110565 soc.cpu.alu_out_q[5]
.sym 110566 soc.cpu.reg_out[5]
.sym 110567 soc.cpu.latched_stalu
.sym 110568 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110570 soc.cpu.decoded_imm[9]
.sym 110571 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 110572 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 110573 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 110574 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 110575 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 110576 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 110577 soc.cpu.cpu_state[3]
.sym 110578 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 110579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 110580 soc.cpu.cpu_state[2]
.sym 110581 soc.cpu.cpu_state[3]
.sym 110582 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 110583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2]
.sym 110584 soc.cpu.cpu_state[2]
.sym 110585 soc.cpu.alu_out_q[12]
.sym 110586 soc.cpu.reg_out[12]
.sym 110587 soc.cpu.latched_stalu
.sym 110588 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110589 soc.cpu.alu_out_q[5]
.sym 110590 soc.cpu.reg_out[5]
.sym 110591 soc.cpu.latched_stalu
.sym 110592 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110594 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 110595 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 110596 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[2]
.sym 110597 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 110598 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110599 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 110600 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 110601 soc.cpu.alu_out_q[15]
.sym 110602 soc.cpu.reg_out[15]
.sym 110603 soc.cpu.latched_stalu
.sym 110604 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110605 soc.cpu.cpu_state[3]
.sym 110606 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 110607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[2]
.sym 110608 soc.cpu.cpu_state[2]
.sym 110609 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 110613 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110614 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 110615 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 110616 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110617 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 110618 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110619 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 110620 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 110621 soc.cpu.alu_out_q[15]
.sym 110622 soc.cpu.reg_out[15]
.sym 110623 soc.cpu.latched_stalu
.sym 110624 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110625 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110626 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 110627 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 110628 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110629 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 110630 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 110631 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 110632 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 110633 soc.cpu.alu_out_q[1]
.sym 110634 soc.cpu.reg_out[1]
.sym 110635 soc.cpu.latched_stalu
.sym 110636 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110638 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 110639 soc.cpu.cpu_state[2]
.sym 110640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 110641 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 110642 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110643 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 110644 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 110645 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110646 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 110647 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 110648 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110649 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110650 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 110651 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 110652 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110653 soc.cpu.alu_out_q[11]
.sym 110654 soc.cpu.reg_out[11]
.sym 110655 soc.cpu.latched_stalu
.sym 110656 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110659 soc.cpu.irq_mask[22]
.sym 110660 soc.cpu.irq_pending[22]
.sym 110661 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 110662 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 110663 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 110664 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 110665 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 110666 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 110667 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 110668 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 110669 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 110670 soc.cpu.cpu_state[4]
.sym 110671 soc.cpu.cpu_state[3]
.sym 110672 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 110673 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 110674 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 110675 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 110676 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 110677 soc.cpu.irq_mask[2]
.sym 110678 soc.cpu.irq_pending[2]
.sym 110679 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 110680 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 110681 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 110682 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 110683 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 110684 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 110687 soc.cpu.irq_pending[22]
.sym 110688 soc.cpu.irq_mask[22]
.sym 110690 soc.cpu.decoded_imm[0]
.sym 110691 soc.cpu.reg_next_pc[0]
.sym 110694 soc.cpu.decoded_imm[1]
.sym 110695 soc.cpu.reg_pc[1]
.sym 110696 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 110698 soc.cpu.decoded_imm[2]
.sym 110699 soc.cpu.reg_pc[2]
.sym 110700 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 110702 soc.cpu.decoded_imm[3]
.sym 110703 soc.cpu.reg_pc[3]
.sym 110704 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 110706 soc.cpu.decoded_imm[4]
.sym 110707 soc.cpu.reg_pc[4]
.sym 110708 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 110710 soc.cpu.decoded_imm[5]
.sym 110711 soc.cpu.reg_pc[5]
.sym 110712 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 110714 soc.cpu.decoded_imm[6]
.sym 110715 soc.cpu.reg_pc[6]
.sym 110716 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 110718 soc.cpu.decoded_imm[7]
.sym 110719 soc.cpu.reg_pc[7]
.sym 110720 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 110722 soc.cpu.decoded_imm[8]
.sym 110723 soc.cpu.reg_pc[8]
.sym 110724 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 110726 soc.cpu.decoded_imm[9]
.sym 110727 soc.cpu.reg_pc[9]
.sym 110728 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 110730 soc.cpu.decoded_imm[10]
.sym 110731 soc.cpu.reg_pc[10]
.sym 110732 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 110734 soc.cpu.decoded_imm[11]
.sym 110735 soc.cpu.reg_pc[11]
.sym 110736 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 110738 soc.cpu.decoded_imm[12]
.sym 110739 soc.cpu.reg_pc[12]
.sym 110740 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 110742 soc.cpu.decoded_imm[13]
.sym 110743 soc.cpu.reg_pc[13]
.sym 110744 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 110746 soc.cpu.decoded_imm[14]
.sym 110747 soc.cpu.reg_pc[14]
.sym 110748 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 110750 soc.cpu.decoded_imm[15]
.sym 110751 soc.cpu.reg_pc[15]
.sym 110752 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 110754 soc.cpu.decoded_imm[16]
.sym 110755 soc.cpu.reg_pc[16]
.sym 110756 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 110758 soc.cpu.decoded_imm[17]
.sym 110759 soc.cpu.reg_pc[17]
.sym 110760 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 110762 soc.cpu.decoded_imm[18]
.sym 110763 soc.cpu.reg_pc[18]
.sym 110764 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 110766 soc.cpu.decoded_imm[19]
.sym 110767 soc.cpu.reg_pc[19]
.sym 110768 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 110770 soc.cpu.decoded_imm[20]
.sym 110771 soc.cpu.reg_pc[20]
.sym 110772 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 110774 soc.cpu.decoded_imm[21]
.sym 110775 soc.cpu.reg_pc[21]
.sym 110776 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 110778 soc.cpu.decoded_imm[22]
.sym 110779 soc.cpu.reg_pc[22]
.sym 110780 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 110782 soc.cpu.decoded_imm[23]
.sym 110783 soc.cpu.reg_pc[23]
.sym 110784 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 110786 soc.cpu.decoded_imm[24]
.sym 110787 soc.cpu.reg_pc[24]
.sym 110788 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 110790 soc.cpu.decoded_imm[25]
.sym 110791 soc.cpu.reg_pc[25]
.sym 110792 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 110794 soc.cpu.decoded_imm[26]
.sym 110795 soc.cpu.reg_pc[26]
.sym 110796 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 110798 soc.cpu.decoded_imm[27]
.sym 110799 soc.cpu.reg_pc[27]
.sym 110800 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 110802 soc.cpu.decoded_imm[28]
.sym 110803 soc.cpu.reg_pc[28]
.sym 110804 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 110806 soc.cpu.decoded_imm[29]
.sym 110807 soc.cpu.reg_pc[29]
.sym 110808 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 110810 soc.cpu.decoded_imm[30]
.sym 110811 soc.cpu.reg_pc[30]
.sym 110812 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 110814 soc.cpu.decoded_imm[31]
.sym 110815 soc.cpu.reg_pc[31]
.sym 110816 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 110817 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 110818 soc.cpu.cpu_state[4]
.sym 110819 soc.cpu.cpu_state[3]
.sym 110820 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 110821 soc.cpu.cpu_state[3]
.sym 110822 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 110823 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]
.sym 110824 soc.cpu.cpu_state[2]
.sym 110825 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 110829 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 110830 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110831 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 110832 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 110834 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 110835 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 110836 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[2]
.sym 110837 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 110838 soc.cpu.cpu_state[4]
.sym 110839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[2]
.sym 110840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[3]
.sym 110841 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110842 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 110843 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 110844 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110845 soc.cpu.cpu_state[3]
.sym 110846 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 110847 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 110848 soc.cpu.irq_pending[20]
.sym 110850 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 110851 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110852 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 110853 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110854 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 110855 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 110856 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110857 soc.cpu.irq_mask[18]
.sym 110858 soc.cpu.irq_pending[18]
.sym 110859 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 110860 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 110862 soc.cpu.irq_mask[18]
.sym 110863 soc.cpu.irq_pending[18]
.sym 110864 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110867 soc.cpu.irq_pending[18]
.sym 110868 soc.cpu.irq_mask[18]
.sym 110869 soc.cpu.irq_pending[20]
.sym 110870 soc.cpu.irq_pending[21]
.sym 110871 soc.cpu.irq_pending[22]
.sym 110872 soc.cpu.irq_pending[23]
.sym 110873 soc.cpu.irq_pending[19]
.sym 110874 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 110875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 110876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 110877 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 110878 soc.cpu.cpu_state[4]
.sym 110879 soc.cpu.cpu_state[3]
.sym 110880 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 110881 soc.cpu.cpu_state[3]
.sym 110882 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 110883 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 110884 soc.cpu.irq_pending[30]
.sym 110885 soc.cpu.cpu_state[3]
.sym 110886 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 110887 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 110888 soc.cpu.irq_pending[31]
.sym 110889 soc.cpu.irq_pending[27]
.sym 110890 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 110891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 110892 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 110893 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 110894 soc.cpu.cpu_state[4]
.sym 110895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 110896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 110897 soc.cpu.alu_out_q[23]
.sym 110898 soc.cpu.reg_out[23]
.sym 110899 soc.cpu.latched_stalu
.sym 110900 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110901 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 110902 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 110903 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 110904 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 110905 soc.cpu.irq_pending[28]
.sym 110906 soc.cpu.irq_pending[29]
.sym 110907 soc.cpu.irq_pending[30]
.sym 110908 soc.cpu.irq_pending[31]
.sym 110909 soc.cpu.irq_pending[16]
.sym 110910 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[0]
.sym 110911 soc.cpu.irq_pending[18]
.sym 110912 soc.cpu.irq_pending[19]
.sym 110913 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110914 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 110915 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 110916 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110919 soc.cpu.irq_mask[31]
.sym 110920 soc.cpu.irq_pending[31]
.sym 110921 soc.cpu.irq_mask[28]
.sym 110922 soc.cpu.irq_pending[28]
.sym 110923 soc.cpu.irq_mask[19]
.sym 110924 soc.cpu.irq_pending[19]
.sym 110927 soc.cpu.irq_pending[30]
.sym 110928 soc.cpu.irq_mask[30]
.sym 110929 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 110930 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 110931 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 110932 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 110935 soc.cpu.irq_mask[26]
.sym 110936 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110939 soc.cpu.irq_mask[30]
.sym 110940 soc.cpu.irq_pending[30]
.sym 110943 soc.cpu.irq_pending[31]
.sym 110944 soc.cpu.irq_mask[31]
.sym 110945 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 110946 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 110947 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 110948 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 110949 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 110950 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 110951 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 110952 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 110953 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110954 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 110955 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 110956 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110957 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 110958 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 110959 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 110960 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 110961 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 110962 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110963 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 110964 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 110965 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 110966 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 110967 soc.cpu.mem_rdata_q[29]
.sym 110968 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 110971 soc.cpu.irq_mask[29]
.sym 110972 soc.cpu.irq_pending[29]
.sym 110973 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 110974 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 110975 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 110976 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 110978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 110979 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 110980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 110981 soc.cpu.irq_pending[24]
.sym 110982 soc.cpu.irq_pending[25]
.sym 110983 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110984 soc.cpu.irq_pending[27]
.sym 110985 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110986 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 110987 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 110988 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110989 soc.cpu.cpu_state[3]
.sym 110990 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 110991 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 110992 soc.cpu.irq_pending[25]
.sym 110993 soc.cpu.alu_out_q[28]
.sym 110994 soc.cpu.reg_out[28]
.sym 110995 soc.cpu.latched_stalu
.sym 110996 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110997 soc.cpu.alu_out_q[25]
.sym 110998 soc.cpu.reg_out[25]
.sym 110999 soc.cpu.latched_stalu
.sym 111000 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111001 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111002 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 111003 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 111004 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111005 soc.cpu.alu_out_q[28]
.sym 111006 soc.cpu.reg_out[28]
.sym 111007 soc.cpu.latched_stalu
.sym 111008 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111011 COLHI_SB_LUT4_O_I2[0]
.sym 111012 COLHI_SB_LUT4_O_I2[1]
.sym 111013 soc.cpu.irq_mask[27]
.sym 111014 soc.cpu.irq_pending[27]
.sym 111015 soc.cpu.irq_mask[24]
.sym 111016 soc.cpu.irq_pending[24]
.sym 111018 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 111019 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111020 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 111022 soc.cpu.decoded_imm[25]
.sym 111023 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 111024 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 111026 soc.cpu.irq_mask[28]
.sym 111027 soc.cpu.irq_pending[28]
.sym 111028 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111031 soc.cpu.irq_mask[25]
.sym 111032 soc.cpu.irq_pending[25]
.sym 111040 COLHI_SB_LUT4_O_I2[0]
.sym 111053 gpio_in[0]
.sym 111105 iomem_wdata[15]
.sym 111129 gpio_out[11]
.sym 111130 gpio_out[15]
.sym 111131 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 111132 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 111133 iomem_wdata[11]
.sym 111143 soc.cpu.irq_pending[5]
.sym 111144 soc.cpu.irq_mask[5]
.sym 111155 soc.cpu.irq_pending[3]
.sym 111156 soc.cpu.irq_mask[3]
.sym 111171 soc.cpu.irq_mask[3]
.sym 111172 soc.cpu.irq_pending[3]
.sym 111174 soc.simpleuart.send_pattern[2]
.sym 111175 iomem_wdata[0]
.sym 111176 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 111183 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 111184 soc.simpleuart.send_pattern[1]
.sym 111187 soc.cpu.cpuregs_rs1[4]
.sym 111188 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 111191 soc.cpu.irq_mask[5]
.sym 111192 soc.cpu.irq_pending[5]
.sym 111193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 111194 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 111195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 111196 soc.cpu.cpu_state[2]
.sym 111202 soc.simpleuart.send_pattern[8]
.sym 111203 iomem_wdata[6]
.sym 111204 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 111206 soc.simpleuart.send_pattern[5]
.sym 111207 iomem_wdata[3]
.sym 111208 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 111210 soc.simpleuart.send_pattern[6]
.sym 111211 iomem_wdata[4]
.sym 111212 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 111214 soc.simpleuart.send_pattern[3]
.sym 111215 iomem_wdata[1]
.sym 111216 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 111218 soc.simpleuart.send_pattern[4]
.sym 111219 iomem_wdata[2]
.sym 111220 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 111222 soc.cpu.cpu_state[2]
.sym 111223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[1]
.sym 111224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 111226 soc.simpleuart.send_pattern[7]
.sym 111227 iomem_wdata[5]
.sym 111228 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 111230 soc.cpu.irq_pending[5]
.sym 111231 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111232 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111233 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 111234 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 111235 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 111236 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[3]
.sym 111237 soc.cpu.pcpi_rs2[21]
.sym 111238 soc.cpu.mem_la_wdata[5]
.sym 111239 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 111240 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 111242 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 111243 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 111244 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 111246 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 111247 soc.cpu.pcpi_rs2[15]
.sym 111248 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[3]
.sym 111249 soc.cpu.pcpi_rs2[15]
.sym 111250 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 111251 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 111252 soc.cpu.mem_la_wdata[7]
.sym 111253 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 111254 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 111255 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 111256 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 111261 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 111262 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 111263 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 111264 soc.cpu.mem_la_wdata[5]
.sym 111265 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I1[1]
.sym 111266 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 111267 soc.cpu.next_pc[5]
.sym 111268 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 111274 soc.cpu.cpu_state[2]
.sym 111275 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 111276 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 111290 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 111291 soc.cpu.cpu_state[4]
.sym 111292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111297 soc.cpu.cpu_state[4]
.sym 111298 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 111299 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111300 soc.cpu.irq_pending[3]
.sym 111303 soc.cpu.irq_pending[13]
.sym 111304 soc.cpu.irq_mask[13]
.sym 111305 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111306 soc.cpu.irq_pending[14]
.sym 111307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 111308 soc.cpu.cpu_state[2]
.sym 111315 soc.cpu.irq_mask[14]
.sym 111316 soc.cpu.irq_pending[14]
.sym 111317 soc.cpu.irq_pending[12]
.sym 111318 soc.cpu.irq_pending[13]
.sym 111319 soc.cpu.irq_pending[14]
.sym 111320 soc.cpu.irq_pending[15]
.sym 111323 soc.cpu.irq_pending[15]
.sym 111324 soc.cpu.irq_mask[15]
.sym 111327 soc.cpu.irq_pending[14]
.sym 111328 soc.cpu.irq_mask[14]
.sym 111330 soc.cpu.cpu_state[2]
.sym 111331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[1]
.sym 111332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 111339 soc.cpu.irq_mask[13]
.sym 111340 soc.cpu.irq_pending[13]
.sym 111341 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 111342 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 111343 soc.cpu.next_pc[6]
.sym 111344 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 111351 soc.cpu.irq_mask[15]
.sym 111352 soc.cpu.irq_pending[15]
.sym 111354 soc.cpu.irq_pending[13]
.sym 111355 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111357 soc.cpu.irq_pending[12]
.sym 111358 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[2]
.sym 111360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_I2[3]
.sym 111361 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 111362 soc.cpu.cpu_state[3]
.sym 111363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 111364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 111370 soc.cpu.irq_mask[4]
.sym 111371 soc.cpu.irq_pending[4]
.sym 111372 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 111374 soc.cpu.cpu_state[4]
.sym 111375 soc.cpu.cpu_state[3]
.sym 111376 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 111377 soc.cpu.cpu_state[4]
.sym 111378 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 111379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2]
.sym 111380 soc.cpu.cpu_state[2]
.sym 111383 soc.cpu.irq_pending[11]
.sym 111384 soc.cpu.irq_mask[11]
.sym 111385 soc.cpu.cpu_state[4]
.sym 111386 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 111387 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111388 soc.cpu.irq_pending[4]
.sym 111394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 111395 soc.cpu.cpu_state[2]
.sym 111396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 111398 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 111399 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 111400 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111401 soc.cpu.alu_out_q[7]
.sym 111402 soc.cpu.reg_out[7]
.sym 111403 soc.cpu.latched_stalu
.sym 111404 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111405 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 111406 soc.cpu.cpu_state[3]
.sym 111407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]
.sym 111408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[3]
.sym 111410 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 111411 soc.cpu.reg_out[7]
.sym 111412 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111413 soc.cpu.cpu_state[4]
.sym 111414 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I1[1]
.sym 111415 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111416 soc.cpu.irq_pending[6]
.sym 111417 soc.cpu.alu_out_q[3]
.sym 111418 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 111419 soc.cpu.latched_stalu
.sym 111420 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111421 soc.cpu.cpu_state[4]
.sym 111422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 111423 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111424 soc.cpu.irq_pending[11]
.sym 111425 soc.cpu.alu_out_q[2]
.sym 111426 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 111427 soc.cpu.latched_stalu
.sym 111428 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111434 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111435 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 111436 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[2]
.sym 111438 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 111439 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111440 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 111442 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111443 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 111444 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[2]
.sym 111445 soc.cpu.cpu_state[4]
.sym 111446 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 111447 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111448 soc.cpu.irq_pending[8]
.sym 111450 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 111451 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 111452 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111453 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111454 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 111455 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 111456 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111457 soc.cpu.alu_out_q[2]
.sym 111458 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 111459 soc.cpu.latched_stalu
.sym 111460 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111461 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 111465 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 111470 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111471 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 111472 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[2]
.sym 111474 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 111475 soc.cpu.reg_out[8]
.sym 111476 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111478 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111479 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 111480 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 111481 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 111485 soc.cpu.alu_out_q[7]
.sym 111486 soc.cpu.reg_out[7]
.sym 111487 soc.cpu.latched_stalu
.sym 111488 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111490 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111491 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 111492 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[2]
.sym 111494 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 111495 soc.cpu.reg_out[6]
.sym 111496 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111497 soc.cpu.alu_out_q[6]
.sym 111498 soc.cpu.reg_out[6]
.sym 111499 soc.cpu.latched_stalu
.sym 111500 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111501 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 111506 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111507 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 111508 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[2]
.sym 111509 soc.cpu.alu_out_q[8]
.sym 111510 soc.cpu.reg_out[8]
.sym 111511 soc.cpu.latched_stalu
.sym 111512 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111513 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 111517 soc.cpu.alu_out_q[6]
.sym 111518 soc.cpu.reg_out[6]
.sym 111519 soc.cpu.latched_stalu
.sym 111520 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111521 soc.cpu.cpu_state[6]
.sym 111522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1]
.sym 111523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 111524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[3]
.sym 111525 soc.cpu.cpu_state[6]
.sym 111526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 111527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 111528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 111534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 111535 soc.cpu.cpu_state[6]
.sym 111536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 111537 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111538 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 111539 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 111540 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111542 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 111543 soc.cpu.reg_out[5]
.sym 111544 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111545 soc.cpu.cpu_state[4]
.sym 111546 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 111547 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111548 soc.cpu.irq_pending[2]
.sym 111553 soc.cpu.alu_out_q[9]
.sym 111554 soc.cpu.reg_out[9]
.sym 111555 soc.cpu.latched_stalu
.sym 111556 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111557 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111558 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 111559 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 111560 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111561 soc.cpu.alu_out_q[9]
.sym 111562 soc.cpu.reg_out[9]
.sym 111563 soc.cpu.latched_stalu
.sym 111564 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111565 soc.cpu.cpu_state[6]
.sym 111566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1]
.sym 111567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 111568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[3]
.sym 111570 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111571 soc.cpu.irq_pending[9]
.sym 111572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3[2]
.sym 111574 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111575 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 111576 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[2]
.sym 111578 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 111579 soc.cpu.reg_out[9]
.sym 111580 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111582 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111583 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 111584 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[2]
.sym 111585 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111586 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 111587 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 111588 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111589 soc.cpu.alu_out_q[10]
.sym 111590 soc.cpu.reg_out[10]
.sym 111591 soc.cpu.latched_stalu
.sym 111592 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111593 soc.cpu.cpu_state[3]
.sym 111594 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 111595 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111596 soc.cpu.irq_pending[15]
.sym 111598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 111599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 111600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 111601 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111602 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 111603 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 111604 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111605 soc.cpu.cpu_state[2]
.sym 111606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[1]
.sym 111607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[2]
.sym 111608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1[3]
.sym 111609 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 111610 soc.cpu.cpu_state[3]
.sym 111611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 111612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3]
.sym 111613 soc.cpu.alu_out_q[10]
.sym 111614 soc.cpu.reg_out[10]
.sym 111615 soc.cpu.latched_stalu
.sym 111616 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111617 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 111621 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 111625 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 111629 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 111633 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 111634 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 111635 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 111636 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 111638 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111639 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 111640 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[2]
.sym 111641 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 111646 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111647 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 111648 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[2]
.sym 111650 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111651 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 111652 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[2]
.sym 111654 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111655 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 111656 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[2]
.sym 111658 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111659 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 111660 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[2]
.sym 111661 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[0]
.sym 111662 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[1]
.sym 111663 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 111664 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 111665 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 111669 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 111673 soc.cpu.alu_out_q[1]
.sym 111674 soc.cpu.reg_out[1]
.sym 111675 soc.cpu.latched_stalu
.sym 111676 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111677 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 111681 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 111682 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 111683 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111684 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 111685 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 111689 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 111690 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 111691 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 111692 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111694 soc.cpu.irq_pending[22]
.sym 111695 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111697 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I0[0]
.sym 111698 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I0[1]
.sym 111699 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 111700 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 111702 soc.cpu.cpu_state[2]
.sym 111703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[1]
.sym 111704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[2]
.sym 111705 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 111706 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 111707 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 111708 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111709 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 111710 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[13]
.sym 111711 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111712 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 111713 soc.cpu.cpu_state[4]
.sym 111714 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 111715 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111716 soc.cpu.irq_pending[18]
.sym 111717 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 111718 soc.cpu.cpu_state[3]
.sym 111719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[2]
.sym 111720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[3]
.sym 111721 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 111722 soc.cpu.cpu_state[4]
.sym 111723 soc.cpu.cpu_state[3]
.sym 111724 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 111726 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[0]
.sym 111727 soc.cpu.cpu_state[2]
.sym 111728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2]
.sym 111729 soc.cpu.irq_pending[21]
.sym 111730 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 111732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[3]
.sym 111733 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 111734 soc.cpu.cpu_state[4]
.sym 111735 soc.cpu.cpu_state[3]
.sym 111736 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 111737 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 111738 soc.cpu.cpu_state[4]
.sym 111739 soc.cpu.cpu_state[3]
.sym 111740 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 111741 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 111742 soc.cpu.cpu_state[4]
.sym 111743 soc.cpu.cpu_state[3]
.sym 111744 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 111745 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 111749 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 111753 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 111754 soc.cpu.cpu_state[4]
.sym 111755 soc.cpu.cpu_state[3]
.sym 111756 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 111757 soc.cpu.alu_out_q[21]
.sym 111758 soc.cpu.reg_out[21]
.sym 111759 soc.cpu.latched_stalu
.sym 111760 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111761 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 111765 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 111770 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111771 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 111772 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[2]
.sym 111773 soc.cpu.alu_out_q[21]
.sym 111774 soc.cpu.reg_out[21]
.sym 111775 soc.cpu.latched_stalu
.sym 111776 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111777 soc.cpu.alu_out_q[22]
.sym 111778 soc.cpu.reg_out[22]
.sym 111779 soc.cpu.latched_stalu
.sym 111780 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111781 soc.cpu.alu_out_q[16]
.sym 111782 soc.cpu.reg_out[16]
.sym 111783 soc.cpu.latched_stalu
.sym 111784 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111785 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 111786 soc.cpu.cpu_state[4]
.sym 111787 soc.cpu.cpu_state[3]
.sym 111788 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 111789 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 111793 soc.cpu.alu_out_q[16]
.sym 111794 soc.cpu.reg_out[16]
.sym 111795 soc.cpu.latched_stalu
.sym 111796 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111797 soc.cpu.alu_out_q[22]
.sym 111798 soc.cpu.reg_out[22]
.sym 111799 soc.cpu.latched_stalu
.sym 111800 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111801 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 111806 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111807 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 111808 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[2]
.sym 111810 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111811 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 111812 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[2]
.sym 111813 soc.cpu.alu_out_q[18]
.sym 111814 soc.cpu.reg_out[18]
.sym 111815 soc.cpu.latched_stalu
.sym 111816 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111817 soc.cpu.alu_out_q[18]
.sym 111818 soc.cpu.reg_out[18]
.sym 111819 soc.cpu.latched_stalu
.sym 111820 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111822 soc.cpu.cpu_state[4]
.sym 111823 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 111824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 111825 soc.cpu.alu_out_q[19]
.sym 111826 soc.cpu.reg_out[19]
.sym 111827 soc.cpu.latched_stalu
.sym 111828 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111829 soc.cpu.alu_out_q[19]
.sym 111830 soc.cpu.reg_out[19]
.sym 111831 soc.cpu.latched_stalu
.sym 111832 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111833 soc.cpu.cpu_state[2]
.sym 111834 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[1]
.sym 111835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[2]
.sym 111836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O_I1[3]
.sym 111838 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111839 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 111840 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[2]
.sym 111841 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 111846 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111847 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 111848 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[2]
.sym 111849 soc.cpu.cpu_state[3]
.sym 111850 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 111851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]
.sym 111852 soc.cpu.cpu_state[2]
.sym 111853 soc.cpu.cpu_state[3]
.sym 111854 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 111855 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111856 soc.cpu.irq_pending[28]
.sym 111857 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 111861 soc.cpu.alu_out_q[24]
.sym 111862 soc.cpu.reg_out[24]
.sym 111863 soc.cpu.latched_stalu
.sym 111864 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111866 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111867 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 111868 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111869 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 111873 soc.cpu.irq_mask[19]
.sym 111874 soc.cpu.irq_pending[19]
.sym 111875 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111876 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[3]
.sym 111877 soc.cpu.alu_out_q[24]
.sym 111878 soc.cpu.reg_out[24]
.sym 111879 soc.cpu.latched_stalu
.sym 111880 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111881 soc.cpu.alu_out_q[31]
.sym 111882 soc.cpu.reg_out[31]
.sym 111883 soc.cpu.latched_stalu
.sym 111884 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111885 soc.cpu.alu_out_q[31]
.sym 111886 soc.cpu.reg_out[31]
.sym 111887 soc.cpu.latched_stalu
.sym 111888 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111889 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111890 soc.cpu.decoded_imm_j[6]
.sym 111891 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111892 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 111893 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111894 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 111895 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 111896 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111897 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111898 soc.cpu.decoded_imm_j[5]
.sym 111899 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111900 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 111902 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111903 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 111904 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 111906 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 111907 soc.cpu.reg_out[25]
.sym 111908 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111909 soc.cpu.alu_out_q[29]
.sym 111910 soc.cpu.reg_out[29]
.sym 111911 soc.cpu.latched_stalu
.sym 111912 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111914 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111915 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 111916 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[2]
.sym 111917 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 111918 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 111919 soc.cpu.mem_rdata_q[22]
.sym 111920 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 111922 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111923 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 111924 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[2]
.sym 111925 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 111926 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 111927 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111928 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 111929 soc.cpu.alu_out_q[29]
.sym 111930 soc.cpu.reg_out[29]
.sym 111931 soc.cpu.latched_stalu
.sym 111932 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111933 soc.cpu.alu_out_q[25]
.sym 111934 soc.cpu.reg_out[25]
.sym 111935 soc.cpu.latched_stalu
.sym 111936 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111938 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111939 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 111940 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[2]
.sym 111942 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111943 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 111944 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[2]
.sym 111947 soc.cpu.irq_pending[29]
.sym 111948 soc.cpu.irq_mask[29]
.sym 111949 soc.cpu.alu_out_q[30]
.sym 111950 soc.cpu.reg_out[30]
.sym 111951 soc.cpu.latched_stalu
.sym 111952 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111953 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 111954 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111955 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 111956 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111957 soc.cpu.alu_out_q[30]
.sym 111958 soc.cpu.reg_out[30]
.sym 111959 soc.cpu.latched_stalu
.sym 111960 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111963 soc.cpu.irq_pending[19]
.sym 111964 soc.cpu.irq_mask[19]
.sym 111967 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111968 soc.cpu.irq_mask[26]
.sym 111975 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 111976 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 111979 soc.cpu.irq_pending[28]
.sym 111980 soc.cpu.irq_mask[28]
.sym 111982 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111983 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 111984 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 111987 soc.cpu.irq_pending[25]
.sym 111988 soc.cpu.irq_mask[25]
.sym 111995 soc.cpu.irq_pending[27]
.sym 111996 soc.cpu.irq_mask[27]
.sym 111998 soc.cpu.irq_mask[27]
.sym 111999 soc.cpu.irq_pending[27]
.sym 112000 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112033 iomem_wdata[1]
.sym 112037 iomem_wdata[7]
.sym 112041 DBG[1]$SB_IO_OUT
.sym 112042 gpio_out[5]
.sym 112043 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112044 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 112045 DBG[3]$SB_IO_OUT
.sym 112046 gpio_out[7]
.sym 112047 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112048 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 112057 iomem_wdata[3]
.sym 112061 iomem_wdata[5]
.sym 112065 DBG[0]$SB_IO_OUT
.sym 112066 gpio_out[4]
.sym 112067 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112068 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 112069 gpio_out[9]
.sym 112070 gpio_out[13]
.sym 112071 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112072 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 112077 iomem_wdata[6]
.sym 112081 DBG[2]$SB_IO_OUT
.sym 112082 gpio_out[6]
.sym 112083 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112084 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 112085 iomem_wdata[2]
.sym 112089 iomem_wdata[4]
.sym 112093 iomem_wdata[0]
.sym 112098 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 112103 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 112107 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 112111 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 112115 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 112119 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 112123 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 112127 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 112131 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 112135 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 112139 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 112143 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 112147 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 112151 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 112155 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 112159 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 112163 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 112167 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 112171 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 112175 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 112179 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 112183 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 112187 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 112190 $PACKER_VCC_NET
.sym 112191 iomem_ready_SB_LUT4_I3_I1[0]
.sym 112195 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 112199 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 112203 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 112207 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 112211 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 112215 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 112219 soc.mem_valid
.sym 112220 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[29]
.sym 112224 iomem_addr[5]
.sym 112228 iomem_addr[15]
.sym 112232 iomem_addr[12]
.sym 112236 iomem_addr[7]
.sym 112240 iomem_addr[13]
.sym 112241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 112242 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 112243 soc.cpu.next_pc[16]
.sym 112244 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 112248 iomem_addr[14]
.sym 112252 iomem_addr[16]
.sym 112256 iomem_addr[10]
.sym 112260 iomem_addr[23]
.sym 112261 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_3_I3[1]
.sym 112262 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 112263 soc.cpu.next_pc[12]
.sym 112264 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 112268 iomem_addr[24]
.sym 112272 iomem_addr[19]
.sym 112273 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[1]
.sym 112274 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 112275 soc.cpu.next_pc[7]
.sym 112276 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 112277 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[1]
.sym 112278 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 112279 soc.cpu.next_pc[10]
.sym 112280 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 112284 iomem_addr[21]
.sym 112290 soc.cpu.mem_la_firstword_xfer
.sym 112291 soc.cpu.next_pc[2]
.sym 112294 $PACKER_VCC_NET
.sym 112296 $nextpnr_ICESTORM_LC_8$I3
.sym 112299 soc.cpu.next_pc[3]
.sym 112302 $PACKER_VCC_NET
.sym 112304 $nextpnr_ICESTORM_LC_9$I3
.sym 112307 soc.cpu.next_pc[4]
.sym 112310 $PACKER_VCC_NET
.sym 112312 $nextpnr_ICESTORM_LC_10$I3
.sym 112315 soc.cpu.next_pc[5]
.sym 112318 $PACKER_VCC_NET
.sym 112320 $nextpnr_ICESTORM_LC_11$I3
.sym 112323 soc.cpu.next_pc[6]
.sym 112326 $PACKER_VCC_NET
.sym 112328 $nextpnr_ICESTORM_LC_12$I3
.sym 112331 soc.cpu.next_pc[7]
.sym 112334 $PACKER_VCC_NET
.sym 112336 $nextpnr_ICESTORM_LC_13$I3
.sym 112339 soc.cpu.next_pc[8]
.sym 112342 $PACKER_VCC_NET
.sym 112344 $nextpnr_ICESTORM_LC_14$I3
.sym 112347 soc.cpu.next_pc[9]
.sym 112350 $PACKER_VCC_NET
.sym 112352 $nextpnr_ICESTORM_LC_15$I3
.sym 112355 soc.cpu.next_pc[10]
.sym 112358 $PACKER_VCC_NET
.sym 112360 $nextpnr_ICESTORM_LC_16$I3
.sym 112363 soc.cpu.next_pc[11]
.sym 112366 $PACKER_VCC_NET
.sym 112368 $nextpnr_ICESTORM_LC_17$I3
.sym 112371 soc.cpu.next_pc[12]
.sym 112374 $PACKER_VCC_NET
.sym 112376 $nextpnr_ICESTORM_LC_18$I3
.sym 112379 soc.cpu.next_pc[13]
.sym 112382 $PACKER_VCC_NET
.sym 112384 $nextpnr_ICESTORM_LC_19$I3
.sym 112387 soc.cpu.next_pc[14]
.sym 112390 $PACKER_VCC_NET
.sym 112392 $nextpnr_ICESTORM_LC_20$I3
.sym 112395 soc.cpu.next_pc[15]
.sym 112398 $PACKER_VCC_NET
.sym 112400 $nextpnr_ICESTORM_LC_21$I3
.sym 112403 soc.cpu.next_pc[16]
.sym 112406 $PACKER_VCC_NET
.sym 112408 $nextpnr_ICESTORM_LC_22$I3
.sym 112411 soc.cpu.next_pc[17]
.sym 112414 $PACKER_VCC_NET
.sym 112416 $nextpnr_ICESTORM_LC_23$I3
.sym 112419 soc.cpu.next_pc[18]
.sym 112422 $PACKER_VCC_NET
.sym 112424 $nextpnr_ICESTORM_LC_24$I3
.sym 112427 soc.cpu.next_pc[19]
.sym 112430 $PACKER_VCC_NET
.sym 112432 $nextpnr_ICESTORM_LC_25$I3
.sym 112435 soc.cpu.next_pc[20]
.sym 112438 $PACKER_VCC_NET
.sym 112440 $nextpnr_ICESTORM_LC_26$I3
.sym 112443 soc.cpu.next_pc[21]
.sym 112446 $PACKER_VCC_NET
.sym 112448 $nextpnr_ICESTORM_LC_27$I3
.sym 112451 soc.cpu.next_pc[22]
.sym 112454 $PACKER_VCC_NET
.sym 112456 $nextpnr_ICESTORM_LC_28$I3
.sym 112459 soc.cpu.next_pc[23]
.sym 112462 $PACKER_VCC_NET
.sym 112464 $nextpnr_ICESTORM_LC_29$I3
.sym 112467 soc.cpu.next_pc[24]
.sym 112470 $PACKER_VCC_NET
.sym 112472 $nextpnr_ICESTORM_LC_30$I3
.sym 112475 soc.cpu.next_pc[25]
.sym 112478 $PACKER_VCC_NET
.sym 112480 $nextpnr_ICESTORM_LC_31$I3
.sym 112483 soc.cpu.next_pc[26]
.sym 112486 $PACKER_VCC_NET
.sym 112488 $nextpnr_ICESTORM_LC_32$I3
.sym 112491 soc.cpu.next_pc[27]
.sym 112494 $PACKER_VCC_NET
.sym 112496 $nextpnr_ICESTORM_LC_33$I3
.sym 112499 soc.cpu.next_pc[28]
.sym 112502 $PACKER_VCC_NET
.sym 112504 $nextpnr_ICESTORM_LC_34$I3
.sym 112507 soc.cpu.next_pc[29]
.sym 112510 $PACKER_VCC_NET
.sym 112512 $nextpnr_ICESTORM_LC_35$I3
.sym 112515 soc.cpu.next_pc[30]
.sym 112517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 112518 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 112519 soc.cpu.next_pc[31]
.sym 112520 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 112528 iomem_addr[31]
.sym 112534 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 112535 soc.cpu.reg_out[15]
.sym 112536 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112545 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 112546 soc.cpu.cpu_state[4]
.sym 112547 soc.cpu.cpu_state[3]
.sym 112548 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 112550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 112551 soc.cpu.cpu_state[6]
.sym 112552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 112553 soc.cpu.alu_out_q[14]
.sym 112554 soc.cpu.reg_out[14]
.sym 112555 soc.cpu.latched_stalu
.sym 112556 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112557 soc.cpu.cpu_state[6]
.sym 112558 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 112559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 112560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[3]
.sym 112562 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 112563 soc.cpu.reg_out[14]
.sym 112564 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112566 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 112567 soc.cpu.reg_out[10]
.sym 112568 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112570 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 112571 soc.cpu.reg_out[11]
.sym 112572 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112573 soc.cpu.alu_out_q[14]
.sym 112574 soc.cpu.reg_out[14]
.sym 112575 soc.cpu.latched_stalu
.sym 112576 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112578 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 112579 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 112580 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112581 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 112582 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112583 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 112584 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 112586 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1[0]
.sym 112587 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 112588 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 112590 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112591 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 112592 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[2]
.sym 112593 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 112594 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 112595 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112596 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 112598 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1[0]
.sym 112599 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 112600 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 112601 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 112602 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 112603 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 112604 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112605 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 112606 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112607 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 112608 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 112610 soc.cpu.compressed_instr
.sym 112611 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 112614 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 112615 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 112616 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 112619 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112620 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 112623 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112624 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 112627 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 112628 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 112631 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 112632 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 112635 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 112636 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 112639 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 112640 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 112643 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 112644 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 112647 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 112648 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 112651 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 112652 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 112655 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 112656 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 112659 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 112660 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 112663 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 112664 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 112667 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 112668 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 112671 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 112672 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 112675 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 112676 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 112679 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 112680 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 112683 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 112684 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 112687 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 112688 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 112691 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 112692 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 112695 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 112696 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 112699 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 112700 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 112703 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 112704 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 112707 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 112708 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 112711 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 112712 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 112715 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 112716 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 112719 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 112720 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 112723 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 112724 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 112727 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 112728 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 112731 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 112732 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 112733 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 112737 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 112738 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[18]
.sym 112739 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112740 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 112742 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 112743 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 112744 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 112745 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 112746 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 112747 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 112748 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112750 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112751 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 112752 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[2]
.sym 112753 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 112754 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[19]
.sym 112755 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112756 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 112758 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 112759 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112760 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112761 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I0[0]
.sym 112762 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I0[1]
.sym 112763 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 112764 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 112765 soc.cpu.alu_out_q[20]
.sym 112766 soc.cpu.reg_out[20]
.sym 112767 soc.cpu.latched_stalu
.sym 112768 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112770 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 112771 soc.cpu.reg_out[18]
.sym 112772 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112774 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112775 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 112776 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[2]
.sym 112777 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 112778 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 112779 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 112780 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112782 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 112783 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 112784 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 112785 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 112786 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[23]
.sym 112787 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112788 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 112789 soc.cpu.alu_out_q[23]
.sym 112790 soc.cpu.reg_out[23]
.sym 112791 soc.cpu.latched_stalu
.sym 112792 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112794 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 112795 soc.cpu.reg_out[19]
.sym 112796 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112797 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[0]
.sym 112798 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[1]
.sym 112799 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 112800 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 112801 soc.cpu.cpu_state[4]
.sym 112802 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 112803 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 112804 soc.cpu.irq_pending[29]
.sym 112806 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 112807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.sym 112808 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 112809 soc.cpu.cpu_state[4]
.sym 112810 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 112811 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]
.sym 112812 soc.cpu.irq_pending[24]
.sym 112813 soc.cpu.cpu_state[2]
.sym 112814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 112815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1[2]
.sym 112816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O_I1[3]
.sym 112818 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 112819 soc.cpu.reg_out[29]
.sym 112820 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112822 soc.cpu.cpu_state[4]
.sym 112823 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 112824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I3[2]
.sym 112826 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 112827 soc.cpu.reg_out[24]
.sym 112828 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 112831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 112832 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.sym 112833 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 112834 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 112835 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 112836 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 112837 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112838 soc.cpu.decoded_imm_j[10]
.sym 112839 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112840 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 112841 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112842 soc.cpu.decoded_imm_j[9]
.sym 112843 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112844 soc.cpu.mem_rdata_q[29]
.sym 112845 soc.cpu.alu_out_q[26]
.sym 112846 soc.cpu.reg_out[26]
.sym 112847 soc.cpu.latched_stalu
.sym 112848 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112850 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112851 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 112852 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[2]
.sym 112853 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112854 soc.cpu.decoded_imm_j[7]
.sym 112855 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112856 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 112858 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 112859 soc.cpu.reg_out[31]
.sym 112860 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112861 soc.cpu.alu_out_q[26]
.sym 112862 soc.cpu.reg_out[26]
.sym 112863 soc.cpu.latched_stalu
.sym 112864 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112866 soc.cpu.cpuregs_raddr2[1]
.sym 112867 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[0]
.sym 112868 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 112870 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 112871 soc.cpu.reg_out[30]
.sym 112872 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112873 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 112874 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[26]
.sym 112875 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112876 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 112877 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 112878 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 112879 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 112880 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112881 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 112882 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 112883 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 112884 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112885 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 112886 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[29]
.sym 112887 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112888 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 112889 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 112890 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 112891 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 112892 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 112893 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I0[0]
.sym 112894 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I0[1]
.sym 112895 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 112896 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 112897 soc.cpu.alu_out_q[27]
.sym 112898 soc.cpu.reg_out[27]
.sym 112899 soc.cpu.latched_stalu
.sym 112900 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112902 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112903 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 112904 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 112905 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 112906 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 112907 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 112908 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 112911 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 112912 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 112913 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 112914 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[27]
.sym 112915 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112916 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 112918 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 112919 soc.cpu.reg_out[28]
.sym 112920 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112921 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 112925 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 112926 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 112927 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 112928 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112930 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 112931 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 112932 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 112933 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 112934 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 112935 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 112936 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 112937 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 112938 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112939 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 112940 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[3]
.sym 112941 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 112942 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 112943 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 112944 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 112945 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 112946 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 112947 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 112948 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 112950 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112951 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 112952 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 112953 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 112954 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 112955 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 112956 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 112957 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 112958 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 112959 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 112960 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[3]
.sym 112961 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 112962 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 112963 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 112964 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 112991 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 112992 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112994 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 112995 iomem_addr[7]
.sym 112996 soc.spimemio.rd_inc
.sym 113025 iomem_wdata[14]
.sym 113029 iomem_wdata[13]
.sym 113033 iomem_wdata[12]
.sym 113037 iomem_wdata[10]
.sym 113041 gpio_out[10]
.sym 113042 gpio_out[14]
.sym 113043 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 113044 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 113045 iomem_wdata[8]
.sym 113049 gpio_out[8]
.sym 113050 gpio_out[12]
.sym 113051 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 113052 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 113053 iomem_wdata[9]
.sym 113058 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 113059 iomem_wstrb[0]
.sym 113060 UART_RX_SB_LUT4_I1_I0[3]
.sym 113082 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 113083 iomem_wstrb[1]
.sym 113084 UART_RX_SB_LUT4_I1_I0[3]
.sym 113092 iomem_addr[3]
.sym 113104 iomem_addr[8]
.sym 113112 iomem_addr[9]
.sym 113116 iomem_addr[6]
.sym 113120 iomem_addr[2]
.sym 113122 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 113127 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 113131 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 113135 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 113139 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 113143 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 113147 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 113151 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 113155 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 113159 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 113163 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 113166 $PACKER_VCC_NET
.sym 113167 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 113171 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 113175 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 113179 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 113183 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 113187 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 113191 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 113195 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 113199 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 113203 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 113207 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 113211 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 113215 iomem_ready_SB_LUT4_I3_I1[0]
.sym 113219 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 113223 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 113227 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 113231 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 113235 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 113239 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 113242 $PACKER_VCC_NET
.sym 113244 $nextpnr_ICESTORM_LC_51$I3
.sym 113246 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 113247 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 113248 $nextpnr_ICESTORM_LC_51$COUT
.sym 113249 soc.cpu.mem_la_wdata[5]
.sym 113260 iomem_addr[17]
.sym 113268 iomem_addr[11]
.sym 113272 iomem_addr[4]
.sym 113277 iomem_addr[6]
.sym 113278 iomem_addr[7]
.sym 113279 iomem_addr[8]
.sym 113280 iomem_addr[9]
.sym 113289 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 113290 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113291 soc.cpu.next_pc[3]
.sym 113292 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 113293 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[1]
.sym 113294 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113295 soc.cpu.next_pc[9]
.sym 113296 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 113297 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I1[1]
.sym 113298 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113299 soc.cpu.next_pc[4]
.sym 113300 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 113301 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 113302 soc.cpu.mem_la_firstword_xfer
.sym 113303 soc.cpu.next_pc[2]
.sym 113304 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113305 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 113306 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113307 soc.cpu.next_pc[11]
.sym 113308 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 113309 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[1]
.sym 113310 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113311 soc.cpu.next_pc[8]
.sym 113312 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 113325 iomem_wdata[7]
.sym 113326 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 113327 iomem_wstrb[0]
.sym 113328 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 113333 iomem_addr[14]
.sym 113334 iomem_addr[15]
.sym 113335 iomem_addr[16]
.sym 113336 iomem_addr[17]
.sym 113338 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 113339 soc.cpu.reg_out[4]
.sym 113340 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I1[0]
.sym 113346 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113347 soc.cpu.next_pc[17]
.sym 113348 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 113351 iomem_addr[12]
.sym 113352 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 113353 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 113354 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113355 soc.cpu.next_pc[15]
.sym 113356 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 113357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I1[0]
.sym 113358 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113359 soc.cpu.next_pc[18]
.sym 113360 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 113361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 113362 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113363 soc.cpu.next_pc[13]
.sym 113364 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 113366 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 113367 soc.cpu.reg_out[12]
.sym 113368 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113369 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 113370 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113371 soc.cpu.next_pc[14]
.sym 113372 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 113375 iomem_addr[18]
.sym 113376 iomem_addr[19]
.sym 113377 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 113378 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113379 soc.cpu.next_pc[24]
.sym 113380 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 113381 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 113382 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113383 soc.cpu.next_pc[19]
.sym 113384 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 113387 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 113388 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 113389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[0]
.sym 113390 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113391 soc.cpu.next_pc[21]
.sym 113392 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 113393 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 113394 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113395 soc.cpu.next_pc[20]
.sym 113396 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 113397 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 113398 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113399 soc.cpu.next_pc[25]
.sym 113400 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 113409 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I1[0]
.sym 113410 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113411 soc.cpu.next_pc[26]
.sym 113412 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 113416 iomem_addr[27]
.sym 113417 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 113418 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113419 soc.cpu.next_pc[27]
.sym 113420 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 113424 iomem_addr[25]
.sym 113425 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 113426 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113427 soc.cpu.next_pc[23]
.sym 113428 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 113429 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 113430 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113431 soc.cpu.next_pc[30]
.sym 113432 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 113433 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 113434 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113435 soc.cpu.next_pc[28]
.sym 113436 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 113440 iomem_addr[26]
.sym 113442 iomem_ready_SB_LUT4_I3_I1[0]
.sym 113447 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 113451 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 113455 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 113459 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 113463 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 113467 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 113472 $nextpnr_ICESTORM_LC_56$I3
.sym 113482 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 113483 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 113484 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 113494 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1[0]
.sym 113495 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 113496 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 113510 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 113511 soc.cpu.reg_out[13]
.sym 113512 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 113515 soc.cpu.cpu_state[6]
.sym 113516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 113538 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[0]
.sym 113539 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113540 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 113542 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 113543 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 113544 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113545 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 113546 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 113547 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 113548 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113549 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 113550 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 113551 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113552 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 113553 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[0]
.sym 113554 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[1]
.sym 113555 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 113556 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 113557 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 113558 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 113559 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113560 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 113561 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 113562 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 113563 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 113564 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113565 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 113566 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113567 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 113568 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 113569 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 113570 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113571 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 113572 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 113574 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 113575 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 113576 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113578 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 113579 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 113580 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113581 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 113582 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113583 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 113584 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 113588 soc.cpu.compressed_instr
.sym 113590 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 113591 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 113592 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 113594 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 113595 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 113596 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113597 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 113598 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113599 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 113600 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 113602 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 113603 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 113606 soc.cpu.instr_waitirq_SB_LUT4_I2_O[0]
.sym 113607 soc.cpu.decoded_imm_j[2]
.sym 113608 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 113610 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113611 soc.cpu.decoded_imm_j[3]
.sym 113612 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 113614 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 113615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 113616 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 113618 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 113619 soc.cpu.decoded_imm_j[5]
.sym 113620 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 113622 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 113623 soc.cpu.decoded_imm_j[6]
.sym 113624 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 113626 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 113627 soc.cpu.decoded_imm_j[7]
.sym 113628 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 113630 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 113631 soc.cpu.decoded_imm_j[8]
.sym 113632 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 113634 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 113635 soc.cpu.decoded_imm_j[9]
.sym 113636 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 113638 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 113639 soc.cpu.decoded_imm_j[10]
.sym 113640 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 113642 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 113643 soc.cpu.decoded_imm_j[11]
.sym 113644 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 113646 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 113647 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 113648 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 113650 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 113651 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[0]
.sym 113652 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 113654 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 113655 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 113656 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 113658 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 113659 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 113660 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 113662 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 113663 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 113664 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 113666 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 113667 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 113668 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 113670 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 113671 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 113672 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 113674 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 113675 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113676 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 113678 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 113679 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113680 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 113682 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 113683 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113684 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 113686 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 113687 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113688 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 113690 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 113691 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113692 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 113694 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 113695 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113696 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 113698 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 113699 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113700 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 113702 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 113703 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113704 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 113706 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 113707 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113708 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 113710 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 113711 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113712 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 113714 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 113715 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113716 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 113718 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 113719 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113720 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 113722 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 113723 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113724 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 113725 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 113726 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[17]
.sym 113727 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113728 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 113729 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 113730 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[22]
.sym 113731 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113732 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 113733 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[0]
.sym 113734 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[1]
.sym 113735 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 113736 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 113737 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 113738 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[16]
.sym 113739 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113740 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 113741 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[0]
.sym 113742 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[1]
.sym 113743 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 113744 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 113746 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 113747 soc.cpu.reg_out[23]
.sym 113748 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113749 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 113750 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 113751 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 113752 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113753 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113754 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 113755 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 113756 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 113757 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 113758 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 113759 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 113760 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113761 soc.cpu.cpu_state[2]
.sym 113762 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[1]
.sym 113763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[2]
.sym 113764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[3]
.sym 113767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 113768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 113770 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 113771 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113772 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 113774 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 113775 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[24]
.sym 113776 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113777 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 113778 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[28]
.sym 113779 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113780 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 113781 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 113782 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113783 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 113784 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 113787 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 113788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 113790 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 113791 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113792 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113794 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[0]
.sym 113795 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 113796 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 113798 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 113799 soc.cpu.reg_out[27]
.sym 113800 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113802 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 113803 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 113804 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 113806 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 113807 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 113808 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 113811 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 113812 soc.cpu.cpuregs_waddr[0]
.sym 113814 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 113815 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 113816 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 113817 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[0]
.sym 113818 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 113819 soc.cpu.cpuregs_waddr[1]
.sym 113820 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[3]
.sym 113822 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 113823 soc.cpu.reg_out[26]
.sym 113824 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113825 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 113826 soc.cpu.cpuregs_raddr2[0]
.sym 113827 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 113828 soc.cpu.cpuregs_waddr[0]
.sym 113829 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 113830 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 113831 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 113832 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 113833 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[0]
.sym 113837 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 113838 soc.cpu.cpuregs_raddr2[2]
.sym 113839 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 113840 soc.cpu.cpuregs_waddr[2]
.sym 113841 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 113845 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 113846 soc.cpu.cpuregs_waddr[3]
.sym 113847 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 113848 soc.cpu.cpuregs_waddr[4]
.sym 113849 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 113853 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 113858 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113859 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 113860 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[2]
.sym 113861 soc.cpu.alu_out_q[27]
.sym 113862 soc.cpu.reg_out[27]
.sym 113863 soc.cpu.latched_stalu
.sym 113864 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113865 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 113866 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113867 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 113868 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[3]
.sym 113869 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[0]
.sym 113870 soc.cpu.cpuregs_raddr2[1]
.sym 113871 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 113872 soc.cpu.cpuregs_waddr[1]
.sym 113874 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113875 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 113876 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 113877 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[0]
.sym 113878 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[1]
.sym 113879 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[2]
.sym 113880 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I0_O[3]
.sym 113881 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 113882 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 113883 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 113884 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 113885 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 113886 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113887 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 113888 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 113890 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 113891 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113892 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113894 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 113895 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 113896 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 113898 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 113899 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 113900 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 113902 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 113903 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 113904 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113906 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 113907 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 113908 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 113909 soc.cpu.cpuregs.wen
.sym 113915 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 113916 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 113918 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113919 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113920 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 113946 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113947 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 113948 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 113954 soc.spimemio.rd_addr[2]
.sym 113959 soc.spimemio.rd_addr[3]
.sym 113960 soc.spimemio.rd_addr[2]
.sym 113963 soc.spimemio.rd_addr[4]
.sym 113964 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[2]
.sym 113967 soc.spimemio.rd_addr[5]
.sym 113968 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[3]
.sym 113971 soc.spimemio.rd_addr[6]
.sym 113972 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[4]
.sym 113975 soc.spimemio.rd_addr[7]
.sym 113976 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[5]
.sym 113979 soc.spimemio.rd_addr[8]
.sym 113980 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[6]
.sym 113983 soc.spimemio.rd_addr[9]
.sym 113984 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[7]
.sym 113987 soc.spimemio.rd_addr[10]
.sym 113988 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[8]
.sym 113991 soc.spimemio.rd_addr[11]
.sym 113992 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[9]
.sym 113995 soc.spimemio.rd_addr[12]
.sym 113996 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[10]
.sym 113999 soc.spimemio.rd_addr[13]
.sym 114000 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[11]
.sym 114003 soc.spimemio.rd_addr[14]
.sym 114004 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[12]
.sym 114007 soc.spimemio.rd_addr[15]
.sym 114008 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[13]
.sym 114011 soc.spimemio.rd_addr[16]
.sym 114012 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[14]
.sym 114015 soc.spimemio.rd_addr[17]
.sym 114016 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[15]
.sym 114019 soc.spimemio.rd_addr[18]
.sym 114020 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[16]
.sym 114023 soc.spimemio.rd_addr[19]
.sym 114024 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[17]
.sym 114027 soc.spimemio.rd_addr[20]
.sym 114028 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[18]
.sym 114031 soc.spimemio.rd_addr[21]
.sym 114032 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[19]
.sym 114035 soc.spimemio.rd_addr[22]
.sym 114036 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[20]
.sym 114039 soc.spimemio.rd_addr[23]
.sym 114040 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[21]
.sym 114044 $nextpnr_ICESTORM_LC_49$I3
.sym 114046 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 114047 iomem_addr[3]
.sym 114048 soc.spimemio.rd_inc
.sym 114050 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 114051 iomem_addr[9]
.sym 114052 soc.spimemio.rd_inc
.sym 114053 iomem_addr[9]
.sym 114054 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 114055 iomem_addr[23]
.sym 114056 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 114059 soc.spimemio.rd_addr[13]
.sym 114060 iomem_addr[13]
.sym 114061 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 114062 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 114063 iomem_addr[10]
.sym 114064 soc.spimemio.rd_addr[10]
.sym 114067 soc.spimemio.rd_addr[15]
.sym 114068 iomem_addr[15]
.sym 114069 iomem_addr[3]
.sym 114070 soc.spimemio.rd_addr[3]
.sym 114071 iomem_addr[5]
.sym 114072 soc.spimemio.rd_addr[5]
.sym 114073 iomem_addr[16]
.sym 114074 soc.spimemio.rd_addr[16]
.sym 114075 iomem_addr[12]
.sym 114076 soc.spimemio.rd_addr[12]
.sym 114078 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 114079 iomem_addr[5]
.sym 114080 soc.spimemio.rd_inc
.sym 114082 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 114083 iomem_addr[4]
.sym 114084 soc.spimemio.rd_inc
.sym 114086 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114087 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114088 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 114090 iomem_addr[9]
.sym 114091 soc.spimemio.rd_addr[9]
.sym 114092 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3_SB_LUT4_O_3_I3[2]
.sym 114093 iomem_addr[11]
.sym 114094 soc.spimemio.rd_addr[11]
.sym 114095 iomem_addr[23]
.sym 114096 soc.spimemio.rd_addr[23]
.sym 114098 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 114099 iomem_addr[23]
.sym 114100 soc.spimemio.rd_inc
.sym 114102 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 114103 iomem_addr[16]
.sym 114104 soc.spimemio.rd_inc
.sym 114106 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 114107 iomem_addr[20]
.sym 114108 soc.spimemio.rd_inc
.sym 114110 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 114111 iomem_addr[14]
.sym 114112 soc.spimemio.rd_inc
.sym 114113 iomem_addr[18]
.sym 114114 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 114115 iomem_addr[22]
.sym 114116 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 114117 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I0[0]
.sym 114118 iomem_addr[19]
.sym 114119 soc.spimemio.rd_addr[19]
.sym 114120 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I0[3]
.sym 114121 iomem_addr[14]
.sym 114122 soc.spimemio.rd_addr[14]
.sym 114123 iomem_addr[23]
.sym 114124 soc.spimemio.rd_addr[23]
.sym 114126 iomem_addr[14]
.sym 114127 soc.spimemio.rd_addr[14]
.sym 114128 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_1_I3[2]
.sym 114129 iomem_addr[20]
.sym 114130 soc.spimemio.rd_addr[20]
.sym 114131 soc.spimemio.rd_addr[16]
.sym 114132 iomem_addr[16]
.sym 114133 iomem_addr[21]
.sym 114134 soc.spimemio.rd_addr[21]
.sym 114135 soc.spimemio.rd_addr[20]
.sym 114136 iomem_addr[20]
.sym 114138 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 114139 iomem_addr[22]
.sym 114140 soc.spimemio.rd_inc
.sym 114142 iomem_addr[17]
.sym 114143 soc.spimemio.rd_addr[17]
.sym 114144 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 114146 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 114147 iomem_addr[17]
.sym 114148 soc.spimemio.rd_inc
.sym 114151 soc.spimemio.rd_addr[21]
.sym 114152 iomem_addr[21]
.sym 114153 soc.spimemio.rd_addr[22]
.sym 114154 iomem_addr[22]
.sym 114155 iomem_addr[18]
.sym 114156 soc.spimemio.rd_addr[18]
.sym 114158 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 114159 iomem_addr[18]
.sym 114160 soc.spimemio.rd_inc
.sym 114162 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 114163 iomem_addr[8]
.sym 114164 soc.spimemio.rd_inc
.sym 114166 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 114167 iomem_addr[21]
.sym 114168 soc.spimemio.rd_inc
.sym 114172 iomem_addr[20]
.sym 114175 iomem_addr[7]
.sym 114176 soc.spimemio.rd_addr[7]
.sym 114177 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 114192 iomem_addr[22]
.sym 114196 iomem_addr[18]
.sym 114209 soc.simpleuart.recv_pattern[4]
.sym 114213 soc.simpleuart.recv_pattern[6]
.sym 114219 iomem_addr[4]
.sym 114220 iomem_addr[5]
.sym 114221 UART_RX$SB_IO_IN
.sym 114229 soc.simpleuart.recv_pattern[5]
.sym 114233 soc.simpleuart.recv_pattern[7]
.sym 114239 UART_RX_SB_LUT4_I1_I0[3]
.sym 114240 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 114241 soc.simpleuart.recv_pattern[3]
.sym 114245 iomem_addr[2]
.sym 114246 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 114247 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 114248 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 114250 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 114251 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 114252 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 114253 soc.simpleuart.recv_pattern[1]
.sym 114257 iomem_addr[2]
.sym 114258 iomem_addr[3]
.sym 114259 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 114260 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 114261 soc.simpleuart.recv_pattern[2]
.sym 114267 iomem_addr[3]
.sym 114268 soc.mem_valid
.sym 114270 iomem_addr[3]
.sym 114271 iomem_addr[2]
.sym 114272 soc.mem_valid
.sym 114273 soc.simpleuart.recv_pattern[2]
.sym 114277 soc.simpleuart.recv_pattern[1]
.sym 114283 iomem_addr[10]
.sym 114284 iomem_addr[11]
.sym 114285 soc.simpleuart.recv_pattern[3]
.sym 114289 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114290 iomem_ready_SB_LUT4_I1_O[0]
.sym 114291 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 114292 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2[3]
.sym 114295 soc.simpleuart.recv_buf_data[4]
.sym 114296 soc.simpleuart.recv_buf_valid
.sym 114297 soc.simpleuart.recv_pattern[0]
.sym 114301 soc.simpleuart.recv_pattern[4]
.sym 114306 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 114307 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 114308 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 114309 iomem_addr[25]
.sym 114310 iomem_addr[24]
.sym 114311 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 114312 iomem_addr[13]
.sym 114313 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 114314 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 114315 soc.cpu.next_pc[22]
.sym 114316 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 114317 iomem_addr[13]
.sym 114318 iomem_addr[12]
.sym 114319 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 114320 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 114321 iomem_addr[12]
.sym 114322 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 114323 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 114324 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 114325 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
.sym 114326 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 114327 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 114328 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 114331 soc.simpleuart.recv_buf_data[1]
.sym 114332 soc.simpleuart.recv_buf_valid
.sym 114334 iomem_addr[13]
.sym 114335 iomem_addr[24]
.sym 114336 iomem_addr[25]
.sym 114337 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 114341 iomem_ready_SB_LUT4_I1_O[0]
.sym 114342 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1]
.sym 114343 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[2]
.sym 114344 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 114345 iomem_addr[20]
.sym 114346 iomem_addr[21]
.sym 114347 iomem_addr[22]
.sym 114348 iomem_addr[23]
.sym 114351 iomem_ready_SB_LUT4_I1_O[0]
.sym 114352 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 114354 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 114355 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 114356 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 114359 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 114360 UART_RX_SB_LUT4_I1_I0[3]
.sym 114361 iomem_addr[24]
.sym 114362 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 114363 iomem_addr[25]
.sym 114364 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 114365 iomem_ready_SB_LUT4_I1_O[0]
.sym 114366 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1]
.sym 114367 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[2]
.sym 114368 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 114369 iomem_addr[27]
.sym 114370 iomem_addr[28]
.sym 114371 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 114372 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 114375 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 114376 soc.simpleuart.send_dummy
.sym 114377 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114378 iomem_ready_SB_LUT4_I1_O[0]
.sym 114379 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 114380 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 114381 iomem_addr[26]
.sym 114382 iomem_addr[27]
.sym 114383 iomem_addr[28]
.sym 114384 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 114385 iomem_addr[25]
.sym 114386 iomem_addr[24]
.sym 114387 iomem_ready_SB_LUT4_I1_O[1]
.sym 114388 iomem_addr[26]
.sym 114392 iomem_addr[28]
.sym 114393 iomem_ready_SB_LUT4_I1_O[0]
.sym 114394 iomem_ready_SB_LUT4_I1_O[1]
.sym 114395 iomem_addr[25]
.sym 114396 iomem_addr[24]
.sym 114397 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 114398 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 114399 soc.cpu.next_pc[29]
.sym 114400 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 114404 iomem_addr[29]
.sym 114406 iomem_ready
.sym 114407 iomem_ready_SB_LUT4_I3_I1[6]
.sym 114408 soc.mem_valid
.sym 114414 iomem_addr[29]
.sym 114415 iomem_addr[30]
.sym 114416 iomem_addr[31]
.sym 114424 iomem_addr[30]
.sym 114426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.sym 114427 soc.cpu.cpu_state[6]
.sym 114428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.sym 114530 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 114531 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 114534 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 114535 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114536 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114537 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 114538 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 114539 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114540 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 114542 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1[0]
.sym 114543 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 114544 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 114546 soc.cpu.compressed_instr
.sym 114547 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 114550 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 114551 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 114552 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 114554 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 114555 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[14]
.sym 114556 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114557 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 114558 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114559 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114560 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 114561 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114562 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 114563 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114564 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114566 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 114567 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[12]
.sym 114568 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114569 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I0[0]
.sym 114570 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I0[1]
.sym 114571 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 114572 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114573 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 114574 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 114575 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114576 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 114578 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 114579 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 114580 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 114581 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 114582 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 114583 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 114584 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114585 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 114586 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114587 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114588 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 114589 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 114590 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 114591 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114592 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 114594 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 114595 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[15]
.sym 114596 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114597 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 114601 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 114606 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 114607 soc.cpu.reg_out[16]
.sym 114608 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114609 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 114610 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114611 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114612 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 114614 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 114615 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114616 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114617 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 114621 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 114622 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[21]
.sym 114623 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114624 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 114626 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 114627 soc.cpu.reg_out[20]
.sym 114628 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114630 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 114631 soc.cpu.reg_out[22]
.sym 114632 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114633 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I0[0]
.sym 114634 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I0[1]
.sym 114635 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 114636 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114637 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 114638 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[20]
.sym 114639 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114640 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 114642 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 114643 soc.cpu.reg_out[21]
.sym 114644 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114646 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[0]
.sym 114647 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 114648 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 114649 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 114650 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 114651 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 114652 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114654 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 114655 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 114656 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
.sym 114657 soc.mem_rdata[30]
.sym 114658 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114659 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114660 soc.cpu.cpu_state[6]
.sym 114661 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114662 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114663 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 114664 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 114666 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 114667 soc.cpu.reg_out[17]
.sym 114668 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114669 soc.mem_rdata[28]
.sym 114670 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114671 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114672 soc.cpu.cpu_state[6]
.sym 114673 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114674 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 114675 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114676 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114677 soc.cpu.alu_out_q[20]
.sym 114678 soc.cpu.reg_out[20]
.sym 114679 soc.cpu.latched_stalu
.sym 114680 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114682 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 114683 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 114684 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[2]
.sym 114685 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 114686 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[25]
.sym 114687 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114688 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 114691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 114692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 114693 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114694 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 114695 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114696 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114709 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114710 soc.cpu.decoded_imm_j[3]
.sym 114711 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 114712 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114713 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 114714 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[30]
.sym 114715 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114716 soc.cpu.instr_waitirq_SB_LUT4_I2_O[2]
.sym 114717 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114718 soc.cpu.decoded_imm_j[2]
.sym 114719 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 114720 soc.cpu.mem_rdata_q[22]
.sym 114721 soc.mem_rdata[24]
.sym 114722 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114723 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114724 soc.cpu.cpu_state[6]
.sym 114725 soc.cpu.cpuregs.wen
.sym 114729 soc.mem_rdata[31]
.sym 114730 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114731 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114732 soc.cpu.cpu_state[6]
.sym 114733 soc.mem_rdata[26]
.sym 114734 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114735 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114736 soc.cpu.cpu_state[6]
.sym 114737 soc.mem_rdata[27]
.sym 114738 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114739 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114740 soc.cpu.cpu_state[6]
.sym 114741 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114742 soc.cpu.decoded_imm_j[11]
.sym 114743 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114747 soc.cpu.cpuregs.regs.0.0.1_RADDR[0]
.sym 114748 soc.cpu.cpuregs_waddr[4]
.sym 114749 soc.mem_rdata[25]
.sym 114750 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114751 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114752 soc.cpu.cpu_state[6]
.sym 114755 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114756 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 114758 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 114759 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 114760 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 114761 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 114762 soc.cpu.cpuregs_raddr1[3]
.sym 114763 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 114764 soc.cpu.cpuregs_waddr[3]
.sym 114765 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 114770 soc.cpu.cpuregs_raddr1[3]
.sym 114771 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 114772 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 114774 soc.cpu.cpuregs_raddr1[2]
.sym 114775 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 114776 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 114777 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[0]
.sym 114778 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[1]
.sym 114779 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 114780 soc.cpu.cpuregs_waddr[2]
.sym 114782 soc.cpu.cpuregs_raddr1[2]
.sym 114783 soc.cpu.cpuregs_raddr1[3]
.sym 114784 soc.cpu.cpuregs_raddr1[4]
.sym 114786 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 114787 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 114788 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114790 soc.cpu.cpuregs_raddr1[1]
.sym 114791 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 114792 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 114793 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114794 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 114795 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 114796 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114797 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 114803 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 114804 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 114805 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 114806 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 114807 soc.cpu.cpuregs_raddr1[0]
.sym 114808 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 114810 soc.cpu.cpuregs_raddr2[4]
.sym 114811 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 114812 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 114813 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 114814 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 114815 soc.cpu.cpuregs_raddr2[3]
.sym 114816 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 114818 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 114819 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 114820 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 114823 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 114824 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 114825 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 114826 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 114827 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 114828 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 114830 soc.cpu.cpuregs_raddr1[0]
.sym 114831 soc.cpu.cpuregs_raddr1[1]
.sym 114832 soc.cpu.cpuregs.regs.1.0.1_RDATA_5_SB_LUT4_O_I3[2]
.sym 114834 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 114835 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 114836 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 114837 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 114838 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 114839 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 114840 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114841 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 114845 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 114849 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114850 soc.cpu.decoded_rd[2]
.sym 114851 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 114852 soc.cpu.cpu_state[3]
.sym 114853 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 114854 soc.cpu.decoded_rd[0]
.sym 114855 soc.cpu.cpu_state[3]
.sym 114856 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114857 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114858 UART_RX_SB_LUT4_I1_I0[3]
.sym 114859 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114860 soc.cpu.cpu_state[3]
.sym 114863 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 114864 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 114865 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 114866 soc.cpu.decoded_rd[1]
.sym 114867 soc.cpu.cpu_state[3]
.sym 114868 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114870 soc.cpu.cpu_state[3]
.sym 114871 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114872 soc.cpu.decoded_rd[3]
.sym 114874 soc.cpu.instr_jalr
.sym 114875 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 114876 soc.cpu.is_alu_reg_imm
.sym 114878 soc.cpu.cpu_state[3]
.sym 114879 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114880 soc.cpu.decoded_rd[4]
.sym 114886 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114887 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 114896 display.refresh_tick_SB_LUT4_O_I3
.sym 114912 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 114914 soc.simpleuart.send_bitcnt[0]
.sym 114918 soc.simpleuart.send_bitcnt[1]
.sym 114919 $PACKER_VCC_NET
.sym 114922 $PACKER_VCC_NET
.sym 114924 $nextpnr_ICESTORM_LC_46$I3
.sym 114926 soc.simpleuart.send_bitcnt[2]
.sym 114927 $PACKER_VCC_NET
.sym 114929 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 114930 soc.simpleuart.send_bitcnt[3]
.sym 114931 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 114932 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 114933 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 114934 soc.simpleuart.send_bitcnt[1]
.sym 114935 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 114936 soc.simpleuart.send_bitcnt[0]
.sym 114937 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 114938 soc.simpleuart.send_bitcnt[2]
.sym 114939 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 114940 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 114941 soc.simpleuart.send_bitcnt[0]
.sym 114942 soc.simpleuart.send_bitcnt[1]
.sym 114943 soc.simpleuart.send_bitcnt[2]
.sym 114944 soc.simpleuart.send_bitcnt[3]
.sym 114946 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 114947 soc.simpleuart.send_bitcnt[0]
.sym 114948 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 114949 iomem_addr[6]
.sym 114950 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 114951 iomem_addr[8]
.sym 114952 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 114953 iomem_addr[4]
.sym 114954 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 114955 iomem_addr[5]
.sym 114956 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 114957 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 114958 iomem_addr[6]
.sym 114959 iomem_addr[10]
.sym 114960 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 114961 iomem_addr[12]
.sym 114962 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 114963 iomem_addr[7]
.sym 114964 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 114965 iomem_addr[3]
.sym 114966 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 114967 iomem_addr[16]
.sym 114968 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 114973 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 114974 iomem_addr[14]
.sym 114975 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 114976 iomem_addr[12]
.sym 114978 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 114979 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 114980 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 114981 iomem_addr[13]
.sym 114982 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 114983 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 114984 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 114986 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 114987 iomem_addr[12]
.sym 114988 soc.spimemio.rd_inc
.sym 114989 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[0]
.sym 114990 iomem_addr[15]
.sym 114991 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 114992 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[3]
.sym 114993 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 114994 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 114995 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 114996 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 114997 iomem_addr[14]
.sym 114998 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 114999 iomem_addr[11]
.sym 115000 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 115001 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 115002 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 115003 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 115004 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 115006 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 115007 iomem_addr[10]
.sym 115008 soc.spimemio.rd_inc
.sym 115009 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 115010 iomem_addr[21]
.sym 115011 iomem_addr[19]
.sym 115012 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 115014 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 115015 iomem_addr[13]
.sym 115016 soc.spimemio.rd_inc
.sym 115018 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 115019 iomem_addr[15]
.sym 115020 soc.spimemio.rd_inc
.sym 115022 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 115023 iomem_addr[11]
.sym 115024 soc.spimemio.rd_inc
.sym 115026 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 115027 iomem_addr[6]
.sym 115028 soc.spimemio.rd_inc
.sym 115029 iomem_addr[21]
.sym 115030 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 115031 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 115032 iomem_addr[20]
.sym 115033 iomem_addr[20]
.sym 115034 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 115035 iomem_addr[17]
.sym 115036 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 115038 soc.spimemio.rd_addr[2]
.sym 115039 iomem_addr[2]
.sym 115040 soc.spimemio.rd_inc
.sym 115041 iomem_addr[22]
.sym 115042 soc.spimemio.rd_addr[22]
.sym 115043 iomem_addr[6]
.sym 115044 soc.spimemio.rd_addr[6]
.sym 115047 iomem_addr[2]
.sym 115048 soc.spimemio.rd_addr[2]
.sym 115050 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 115051 iomem_addr[19]
.sym 115052 soc.spimemio.rd_inc
.sym 115055 iomem_addr[15]
.sym 115056 soc.spimemio.rd_addr[15]
.sym 115058 soc.spimemio.rd_addr[13]
.sym 115059 iomem_addr[13]
.sym 115060 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 115061 soc.spimemio.rd_addr[4]
.sym 115062 iomem_addr[4]
.sym 115063 soc.spimemio.rd_valid
.sym 115064 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[0]
.sym 115065 soc.spimemio.rd_valid_SB_LUT4_I2_I0[0]
.sym 115066 soc.spimemio.rd_valid_SB_LUT4_I2_I0[1]
.sym 115067 soc.spimemio.rd_valid
.sym 115068 soc.spimemio.rd_valid_SB_LUT4_I2_I0[3]
.sym 115069 iomem_addr[22]
.sym 115070 soc.spimemio.rd_addr[22]
.sym 115071 iomem_addr[11]
.sym 115072 soc.spimemio.rd_addr[11]
.sym 115073 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 115074 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 115075 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 115076 soc.spimemio.rd_valid_SB_LUT4_I2_O[3]
.sym 115077 iomem_addr[8]
.sym 115078 soc.spimemio.rd_addr[8]
.sym 115079 iomem_addr[4]
.sym 115080 soc.spimemio.rd_addr[4]
.sym 115082 soc.spimemio.rd_addr[19]
.sym 115083 iomem_addr[19]
.sym 115084 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[2]
.sym 115085 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I2[1]
.sym 115086 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 115087 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 115088 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[0]
.sym 115090 soc.spimemio.rd_addr[4]
.sym 115091 iomem_addr[4]
.sym 115092 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 115093 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[0]
.sym 115094 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[1]
.sym 115095 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[2]
.sym 115096 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[3]
.sym 115097 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[0]
.sym 115098 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[0]
.sym 115099 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[2]
.sym 115100 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[3]
.sym 115101 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 115102 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 115103 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[0]
.sym 115104 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 115107 soc.spimemio.rd_addr[8]
.sym 115108 iomem_addr[8]
.sym 115113 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I0[0]
.sym 115114 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I2[1]
.sym 115115 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_I2[2]
.sym 115116 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[3]
.sym 115117 soc.spimemio.rd_addr[22]
.sym 115118 iomem_addr[22]
.sym 115119 iomem_addr[13]
.sym 115120 soc.spimemio.rd_addr[13]
.sym 115126 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 115127 iomem_wstrb[2]
.sym 115128 UART_RX_SB_LUT4_I1_I0[3]
.sym 115133 iomem_wdata[18]
.sym 115140 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 115141 iomem_wdata[19]
.sym 115145 iomem_wdata[20]
.sym 115149 iomem_wdata[22]
.sym 115153 iomem_wdata[21]
.sym 115157 iomem_wdata[16]
.sym 115164 soc.simpleuart.recv_divcnt[6]
.sym 115165 iomem_wdata[17]
.sym 115171 soc.simpleuart_reg_div_do[10]
.sym 115172 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 115173 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 115174 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 115175 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 115176 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 115180 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 115181 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 115182 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 115183 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 115184 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 115188 soc.simpleuart.recv_divcnt[14]
.sym 115192 soc.simpleuart.recv_divcnt[8]
.sym 115196 soc.simpleuart.recv_divcnt[15]
.sym 115197 soc.simpleuart.recv_divcnt[6]
.sym 115198 soc.simpleuart_reg_div_do[6]
.sym 115199 soc.simpleuart_reg_div_do[15]
.sym 115200 soc.simpleuart.recv_divcnt[15]
.sym 115202 flash_io0_oe
.sym 115203 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 115204 flash_io0_oe_SB_LUT4_I1_I3[2]
.sym 115205 iomem_wdata[21]
.sym 115210 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 115211 iomem_wstrb[0]
.sym 115212 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 115215 soc.simpleuart.recv_buf_valid
.sym 115216 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 115217 iomem_wdata[19]
.sym 115221 iomem_wdata[18]
.sym 115226 flash_io0_oe_SB_LUT4_I1_I3[0]
.sym 115227 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 115228 flash_io0_oe_SB_LUT4_I1_I3[2]
.sym 115232 soc.simpleuart.recv_divcnt[22]
.sym 115233 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 115234 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 115235 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 115236 flash_clk_SB_LUT4_I1_I2[3]
.sym 115240 soc.simpleuart.recv_divcnt[28]
.sym 115241 soc.simpleuart.recv_pattern[7]
.sym 115245 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 115246 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 115247 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 115248 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 115251 soc.simpleuart.recv_buf_data[0]
.sym 115252 soc.simpleuart.recv_buf_valid
.sym 115253 soc.simpleuart_reg_div_do[22]
.sym 115254 soc.simpleuart.recv_divcnt[22]
.sym 115255 soc.simpleuart_reg_div_do[28]
.sym 115256 soc.simpleuart.recv_divcnt[28]
.sym 115257 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 115258 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 115259 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 115260 flash_clk_SB_LUT4_I1_I2[3]
.sym 115263 soc.simpleuart.recv_buf_data[2]
.sym 115264 soc.simpleuart.recv_buf_valid
.sym 115265 iomem_wdata[17]
.sym 115270 soc.simpleuart.recv_buf_data[3]
.sym 115271 soc.simpleuart.recv_buf_valid
.sym 115272 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 115273 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 115274 soc.simpleuart_reg_div_do[1]
.sym 115275 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 115276 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 115278 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 115279 iomem_wstrb[2]
.sym 115280 UART_RX_SB_LUT4_I1_I0[3]
.sym 115281 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 115282 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 115283 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 115284 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 115285 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 115286 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 115287 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 115288 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 115290 soc.simpleuart_reg_div_do[3]
.sym 115291 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 115292 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 115293 iomem_wdata[22]
.sym 115297 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 115298 soc.simpleuart_reg_div_do[31]
.sym 115299 soc.simpleuart.recv_buf_valid
.sym 115300 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 115301 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 115302 soc.simpleuart_reg_div_do[21]
.sym 115303 soc.simpleuart.recv_buf_valid
.sym 115304 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 115305 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 115306 soc.simpleuart_reg_div_do[11]
.sym 115307 soc.simpleuart.recv_buf_valid
.sym 115308 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 115309 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 115310 soc.simpleuart_reg_div_do[17]
.sym 115311 soc.simpleuart.recv_buf_valid
.sym 115312 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 115313 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 115314 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 115315 soc.simpleuart.recv_buf_valid
.sym 115316 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 115318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 115319 soc.cpu.cpu_state[6]
.sym 115320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 115321 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 115322 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 115323 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 115324 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 115325 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 115326 soc.simpleuart_reg_div_do[10]
.sym 115327 soc.simpleuart.recv_buf_valid
.sym 115328 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 115329 soc.simpleuart.recv_pattern[5]
.sym 115333 flash_clk_SB_LUT4_I1_I2[0]
.sym 115334 soc.spimemio_cfgreg_do[17]
.sym 115335 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I2[2]
.sym 115336 flash_clk_SB_LUT4_I1_I2[3]
.sym 115337 iomem_ready_SB_LUT4_I1_O[0]
.sym 115338 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 115339 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 115340 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 115341 soc.simpleuart.recv_pattern[6]
.sym 115347 soc.simpleuart.recv_buf_data[5]
.sym 115348 soc.simpleuart.recv_buf_valid
.sym 115349 soc.simpleuart.send_dummy
.sym 115350 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 115351 iomem_wstrb[0]
.sym 115352 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 115355 soc.mem_valid
.sym 115356 soc.spimemio.valid_SB_LUT4_O_I2[0]
.sym 115357 iomem_ready_SB_LUT4_I1_O[0]
.sym 115358 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 115359 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 115360 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 115363 soc.spimemio.valid_SB_LUT4_O_I2[0]
.sym 115364 soc.mem_valid
.sym 115365 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 115366 soc.simpleuart_reg_div_do[6]
.sym 115367 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 115368 soc.simpleuart.recv_buf_data[6]
.sym 115377 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 115378 soc.simpleuart_reg_div_do[22]
.sym 115379 soc.simpleuart.recv_buf_valid
.sym 115380 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 115385 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 115386 soc.spimemio_cfgreg_do[22]
.sym 115387 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2]
.sym 115388 flash_clk_SB_LUT4_I1_I2[3]
.sym 115395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 115396 soc.mem_rdata[18]
.sym 115406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 115407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3[1]
.sym 115408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3[2]
.sym 115409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 115410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 115411 soc.cpu.cpu_state[6]
.sym 115412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 115422 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 115423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 115424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 115425 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 115426 soc.mem_rdata[26]
.sym 115427 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115428 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 115429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 115430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 115431 soc.cpu.cpu_state[6]
.sym 115432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 115434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 115435 soc.cpu.latched_is_lh_SB_LUT4_I2_O[1]
.sym 115436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 115437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 115438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 115439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 115440 soc.cpu.cpu_state[6]
.sym 115441 soc.mem_rdata[26]
.sym 115442 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115443 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 115444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 115446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 115447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[1]
.sym 115448 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 115450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 115451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I2[1]
.sym 115452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 115453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 115454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 115455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 115456 soc.cpu.cpu_state[6]
.sym 115458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 115459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[1]
.sym 115460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 115463 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 115464 soc.cpu.latched_is_lb
.sym 115465 soc.cpu.latched_is_lb_SB_LUT4_I3_O[1]
.sym 115466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 115467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 115468 soc.cpu.cpu_state[6]
.sym 115470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[0]
.sym 115471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[1]
.sym 115472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 115475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 115476 soc.cpu.latched_is_lb
.sym 115479 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 115480 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 115482 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 115483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 115484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[2]
.sym 115486 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 115487 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 115488 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 115494 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 115495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 115496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 115497 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 115498 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 115499 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 115500 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 115502 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 115503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 115504 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 115505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 115506 soc.mem_rdata[29]
.sym 115507 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 115508 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 115511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 115512 soc.mem_rdata[21]
.sym 115513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 115514 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 115515 soc.mem_rdata[29]
.sym 115516 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 115519 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 115520 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 115530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 115531 soc.cpu.cpu_state[6]
.sym 115532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 115545 soc.cpu.cpu_state[0]
.sym 115557 soc.mem_rdata[21]
.sym 115558 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115559 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115560 soc.cpu.cpu_state[6]
.sym 115562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 115563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 115564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 115565 soc.mem_rdata[18]
.sym 115566 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115567 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115568 soc.cpu.cpu_state[6]
.sym 115570 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 115571 soc.cpu.cpu_state[6]
.sym 115572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 115574 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 115575 soc.cpu.reg_out[1]
.sym 115576 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 115583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 115584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 115590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 115591 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 115592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 115595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 115596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 115598 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 115599 soc.cpu.latched_is_lb_SB_LUT4_I3_O[1]
.sym 115600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]
.sym 115607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 115608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 115609 soc.cpu.latched_is_lb
.sym 115610 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 115611 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 115612 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 115618 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 115619 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 115620 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 115622 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 115623 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 115624 soc.cpu.mem_rdata_q[19]
.sym 115625 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 115626 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115627 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 115628 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 115629 soc.mem_rdata[29]
.sym 115630 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115631 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115632 soc.cpu.cpu_state[6]
.sym 115634 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 115635 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 115636 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115637 soc.mem_rdata[19]
.sym 115638 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115639 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115640 soc.cpu.cpu_state[6]
.sym 115641 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 115642 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115643 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 115644 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 115645 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 115646 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115647 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 115648 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 115650 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 115651 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 115652 UART_RX_SB_LUT4_I1_I0[3]
.sym 115653 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 115654 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 115655 soc.cpu.mem_rdata_q[16]
.sym 115656 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 115657 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115658 soc.cpu.mem_rdata_q[16]
.sym 115659 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 115660 soc.cpu.mem_rdata_q[18]
.sym 115661 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115662 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115663 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 115664 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 115666 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115667 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 115668 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 115669 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 115670 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115671 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 115672 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[3]
.sym 115673 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115674 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115675 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 115676 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 115678 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[1]
.sym 115679 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_I3_O[0]
.sym 115680 soc.cpu.mem_rdata_q[18]
.sym 115683 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115684 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 115686 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 115687 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 115688 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115690 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 115691 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 115692 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115695 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115696 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 115699 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115700 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 115703 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 115704 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 115707 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 115708 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 115711 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115712 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 115715 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115716 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 115717 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115718 soc.cpu.decoded_imm_j[8]
.sym 115719 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115720 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 115723 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 115724 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 115725 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 115726 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 115727 UART_RX_SB_LUT4_I1_I0[3]
.sym 115728 soc.cpu.mem_do_rinst
.sym 115731 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115732 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 115735 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115736 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 115737 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115738 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115739 soc.cpu.cpuregs_raddr1[4]
.sym 115740 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115743 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 115744 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115746 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 115747 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115748 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 115749 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 115750 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115751 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 115752 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 115753 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115754 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115755 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 115756 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 115757 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 115762 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 115763 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 115764 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115766 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 115767 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 115768 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115771 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115772 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 115774 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 115775 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 115776 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115780 COMM[0]$SB_IO_OUT
.sym 115782 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115783 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115784 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 115787 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115788 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115792 COLHI_SB_LUT4_O_I2[1]
.sym 115793 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115794 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115795 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115796 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 115798 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 115799 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 115800 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 115801 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115802 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 115803 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 115804 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 115807 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 115808 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 115810 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115811 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 115812 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 115813 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115814 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 115815 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115816 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 115817 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 115818 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115819 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115820 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115823 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 115824 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 115825 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115826 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115827 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115828 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 115830 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115831 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115832 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 115835 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 115836 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 115838 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115839 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 115840 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 115845 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115846 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115847 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 115848 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 115855 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 115856 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115858 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115859 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115860 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 115867 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115868 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 115878 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 115879 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 115880 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 115885 $PACKER_VCC_NET
.sym 115903 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 115904 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 115911 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 115912 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I2_I3[1]
.sym 115917 soc.spimemio.state[8]
.sym 115918 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 115919 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 115920 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 115929 soc.spimemio.state[8]
.sym 115930 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 115931 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 115932 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 115937 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 115938 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1[1]
.sym 115939 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1[2]
.sym 115940 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I1[3]
.sym 115943 soc.spimemio.softreset_SB_LUT4_I2_O[0]
.sym 115944 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 115951 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 115952 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 115957 soc.spimemio.softreset_SB_LUT4_I2_O[0]
.sym 115958 soc.spimemio_cfgreg_do[20]
.sym 115959 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 115960 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 115961 soc.spimemio_cfgreg_do[22]
.sym 115962 soc.spimemio_cfgreg_do[21]
.sym 115963 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 115964 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 115966 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[0]
.sym 115967 soc.spimemio.rd_valid
.sym 115968 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 115969 iomem_addr[12]
.sym 115970 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 115971 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 115972 iomem_addr[20]
.sym 115977 iomem_addr[4]
.sym 115978 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 115979 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 115980 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 115985 soc.spimemio_cfgreg_do[21]
.sym 115986 soc.spimemio_cfgreg_do[22]
.sym 115987 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 115988 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 115995 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 115996 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 115997 $PACKER_VCC_NET
.sym 116002 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 116003 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 116004 flash_io0_do_SB_LUT4_O_I2[2]
.sym 116011 soc.spimemio.softreset
.sym 116012 UART_RX_SB_LUT4_I1_I0[3]
.sym 116033 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 116034 soc.spimemio_cfgreg_do[18]
.sym 116035 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 116036 iomem_addr[18]
.sym 116037 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 116038 soc.spimemio_cfgreg_do[21]
.sym 116039 soc.spimemio_cfgreg_do[22]
.sym 116040 soc.spimemio.config_qspi_SB_LUT4_I1_I3[3]
.sym 116045 iomem_wdata[12]
.sym 116049 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 116050 iomem_addr[13]
.sym 116051 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 116052 iomem_addr[21]
.sym 116053 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 116054 flash_io0_oe_SB_LUT4_I1_I3[0]
.sym 116055 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 116056 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 116063 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 116064 iomem_addr[3]
.sym 116065 iomem_wdata[13]
.sym 116069 iomem_wdata[10]
.sym 116076 soc.simpleuart.recv_divcnt[11]
.sym 116080 soc.simpleuart.recv_divcnt[2]
.sym 116081 iomem_wdata[14]
.sym 116085 iomem_wdata[15]
.sym 116092 soc.simpleuart.recv_divcnt[7]
.sym 116096 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 116098 soc.simpleuart_reg_div_do[1]
.sym 116099 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 116102 soc.simpleuart_reg_div_do[2]
.sym 116103 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 116106 soc.simpleuart_reg_div_do[3]
.sym 116107 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 116110 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 116111 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 116114 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 116115 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 116118 soc.simpleuart_reg_div_do[6]
.sym 116119 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 116122 soc.simpleuart_reg_div_do[7]
.sym 116123 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 116126 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 116127 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 116130 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 116131 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 116134 soc.simpleuart_reg_div_do[10]
.sym 116135 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 116138 soc.simpleuart_reg_div_do[11]
.sym 116139 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 116142 soc.simpleuart_reg_div_do[12]
.sym 116143 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 116146 soc.simpleuart_reg_div_do[13]
.sym 116147 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 116150 soc.simpleuart_reg_div_do[14]
.sym 116151 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 116154 soc.simpleuart_reg_div_do[15]
.sym 116155 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 116158 soc.simpleuart_reg_div_do[16]
.sym 116159 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 116162 soc.simpleuart_reg_div_do[17]
.sym 116163 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 116166 soc.simpleuart_reg_div_do[18]
.sym 116167 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 116170 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 116171 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 116174 soc.simpleuart_reg_div_do[20]
.sym 116175 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 116178 soc.simpleuart_reg_div_do[21]
.sym 116179 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 116182 soc.simpleuart_reg_div_do[22]
.sym 116183 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 116186 soc.simpleuart_reg_div_do[23]
.sym 116187 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 116190 soc.simpleuart_reg_div_do[24]
.sym 116191 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 116194 soc.simpleuart_reg_div_do[25]
.sym 116195 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 116198 soc.simpleuart_reg_div_do[26]
.sym 116199 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 116202 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 116203 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 116206 soc.simpleuart_reg_div_do[28]
.sym 116207 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 116210 soc.simpleuart_reg_div_do[29]
.sym 116211 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 116214 soc.simpleuart_reg_div_do[30]
.sym 116215 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 116218 soc.simpleuart_reg_div_do[31]
.sym 116219 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 116224 $nextpnr_ICESTORM_LC_54$I3
.sym 116228 soc.simpleuart.recv_divcnt[25]
.sym 116232 soc.simpleuart.recv_divcnt[26]
.sym 116236 soc.simpleuart.recv_divcnt[21]
.sym 116240 soc.simpleuart.recv_divcnt[24]
.sym 116244 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 116248 soc.simpleuart.recv_divcnt[29]
.sym 116252 soc.simpleuart.recv_divcnt[20]
.sym 116253 iomem_wdata[20]
.sym 116257 flash_clk_SB_LUT4_I1_I2[0]
.sym 116258 flash_io3_oe
.sym 116259 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 116260 flash_clk_SB_LUT4_I1_I2[3]
.sym 116261 flash_clk_SB_LUT4_I1_I2[0]
.sym 116262 flash_io2_oe
.sym 116263 flash_io2_oe_SB_LUT4_I1_I2[2]
.sym 116264 flash_clk_SB_LUT4_I1_I2[3]
.sym 116265 flash_clk_SB_LUT4_I1_I2[0]
.sym 116266 flash_io3_di
.sym 116267 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 116268 flash_clk_SB_LUT4_I1_I2[3]
.sym 116269 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116270 soc.simpleuart_reg_div_do[16]
.sym 116271 soc.simpleuart.recv_buf_valid
.sym 116272 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 116273 flash_clk_SB_LUT4_I1_I2[0]
.sym 116274 flash_io1_di
.sym 116275 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 116276 flash_clk_SB_LUT4_I1_I2[3]
.sym 116277 flash_clk_SB_LUT4_I1_I2[0]
.sym 116278 flash_io0_di
.sym 116279 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 116280 flash_clk_SB_LUT4_I1_I2[3]
.sym 116282 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116283 iomem_wstrb[1]
.sym 116284 UART_RX_SB_LUT4_I1_I0[3]
.sym 116285 flash_clk_SB_LUT4_I1_I2[0]
.sym 116286 flash_clk$SB_IO_OUT
.sym 116287 flash_clk_SB_LUT4_I1_I2[2]
.sym 116288 flash_clk_SB_LUT4_I1_I2[3]
.sym 116289 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116290 soc.simpleuart_reg_div_do[7]
.sym 116291 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 116292 soc.simpleuart.recv_buf_data[7]
.sym 116293 flash_clk_SB_LUT4_I1_I2[0]
.sym 116294 soc.spimemio_cfgreg_do[21]
.sym 116295 soc.spimemio.config_qspi_SB_LUT4_I1_1_I2[2]
.sym 116296 flash_clk_SB_LUT4_I1_I2[3]
.sym 116297 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 116298 soc.spimemio_cfgreg_do[20]
.sym 116299 soc.spimemio.config_cont_SB_LUT4_I1_1_I2[2]
.sym 116300 flash_clk_SB_LUT4_I1_I2[3]
.sym 116301 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116302 soc.simpleuart_reg_div_do[20]
.sym 116303 soc.simpleuart.recv_buf_valid
.sym 116304 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 116305 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 116306 soc.spimemio_cfgreg_do[16]
.sym 116307 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I2[2]
.sym 116308 flash_clk_SB_LUT4_I1_I2[3]
.sym 116309 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116310 soc.simpleuart_reg_div_do[2]
.sym 116311 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 116312 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 116313 flash_clk_SB_LUT4_I1_I2[0]
.sym 116314 flash_csb$SB_IO_OUT
.sym 116315 flash_csb_SB_LUT4_I1_I2[2]
.sym 116316 flash_clk_SB_LUT4_I1_I2[3]
.sym 116317 flash_clk_SB_LUT4_I1_I2[0]
.sym 116318 flash_io0_do_SB_LUT4_O_I2[2]
.sym 116319 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 116320 flash_clk_SB_LUT4_I1_I2[3]
.sym 116321 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 116322 soc.simpleuart.send_dummy_SB_LUT4_I0_O[1]
.sym 116323 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116324 soc.simpleuart.send_dummy_SB_LUT4_I0_O[3]
.sym 116325 flash_io1_oe
.sym 116326 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 116327 flash_io1_oe_SB_LUT4_I0_I2[2]
.sym 116328 flash_clk_SB_LUT4_I1_I2[3]
.sym 116329 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116330 soc.simpleuart_reg_div_do[18]
.sym 116331 soc.simpleuart.recv_buf_valid
.sym 116332 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 116333 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 116334 flash_io2_di
.sym 116335 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 116336 flash_clk_SB_LUT4_I1_I2[3]
.sym 116337 soc.spimemio.buffer[10]
.sym 116341 soc.spimemio.buffer[11]
.sym 116345 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116346 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 116347 soc.simpleuart.recv_buf_valid
.sym 116348 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 116349 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 116350 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 116351 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 116352 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 116353 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 116354 soc.spimemio_cfgreg_do[18]
.sym 116355 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[2]
.sym 116356 flash_clk_SB_LUT4_I1_I2[3]
.sym 116357 soc.spimemio.dout_data[2]
.sym 116361 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 116362 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 116363 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 116364 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 116369 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 116370 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 116371 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 116372 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 116373 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 116374 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 116375 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 116376 flash_io3_oe_SB_LUT4_I1_O[3]
.sym 116377 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 116378 flash_io2_oe_SB_LUT4_I1_O[1]
.sym 116379 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 116380 flash_io2_oe_SB_LUT4_I1_O[3]
.sym 116381 soc.spimemio.dout_data[1]
.sym 116385 soc.spimemio.buffer[17]
.sym 116389 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116390 soc.mem_rdata[24]
.sym 116391 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 116392 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 116394 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 116395 soc.mem_rdata[27]
.sym 116396 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 116397 soc.spimemio.buffer[9]
.sym 116401 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 116402 soc.mem_rdata[24]
.sym 116403 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116404 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 116405 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 116406 soc.mem_rdata[25]
.sym 116407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 116408 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 116409 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 116410 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 116411 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 116412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1[1]
.sym 116413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 116414 soc.mem_rdata[16]
.sym 116415 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 116416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 116417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 116418 soc.mem_rdata[27]
.sym 116419 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 116420 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 116421 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 116422 soc.mem_rdata[20]
.sym 116423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 116424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 116425 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 116426 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 116427 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 116428 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 116430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 116431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[1]
.sym 116432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[2]
.sym 116433 soc.spimemio.dout_data[1]
.sym 116437 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 116438 soc.mem_rdata[28]
.sym 116439 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 116440 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116441 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 116442 soc.mem_rdata[28]
.sym 116443 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 116444 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 116445 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 116446 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 116448 soc.cpu.cpu_state[6]
.sym 116449 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 116450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 116451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 116452 soc.mem_rdata[23]
.sym 116454 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 116456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 116457 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 116458 soc.mem_rdata[30]
.sym 116459 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 116460 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 116463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 116464 soc.mem_rdata[22]
.sym 116465 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 116466 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 116467 soc.mem_rdata[30]
.sym 116468 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 116469 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 116470 soc.mem_rdata[31]
.sym 116471 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 116472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 116473 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 116474 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 116475 soc.mem_rdata[31]
.sym 116476 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 116478 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 116480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 116489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 116490 soc.mem_rdata[19]
.sym 116491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 116492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 116494 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 116496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 116501 soc.mem_rdata[25]
.sym 116502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 116503 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 116504 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 116506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 116507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 116508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[2]
.sym 116511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 116512 soc.mem_rdata[17]
.sym 116525 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116530 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116531 soc.mem_rdata[22]
.sym 116532 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116537 soc.mem_rdata[16]
.sym 116538 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116539 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116540 soc.cpu.cpu_state[6]
.sym 116545 soc.mem_rdata[20]
.sym 116546 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116547 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116548 soc.cpu.cpu_state[6]
.sym 116549 soc.mem_rdata[17]
.sym 116550 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116551 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116552 soc.cpu.cpu_state[6]
.sym 116553 soc.mem_rdata[23]
.sym 116554 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116555 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116556 soc.cpu.cpu_state[6]
.sym 116566 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 116567 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 116568 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116569 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 116577 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 116578 soc.mem_rdata[23]
.sym 116579 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116580 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 116581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 116583 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116584 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116586 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 116587 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 116588 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116590 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 116591 soc.mem_rdata[17]
.sym 116592 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116594 soc.cpu.mem_rdata_q[22]
.sym 116595 soc.mem_rdata[22]
.sym 116596 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116598 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 116599 soc.mem_rdata[21]
.sym 116600 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116601 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 116606 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 116607 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 116608 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116610 soc.cpu.mem_rdata_q[18]
.sym 116611 soc.mem_rdata[18]
.sym 116612 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116614 soc.cpu.mem_rdata_q[18]
.sym 116615 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 116616 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116618 soc.cpu.mem_rdata_q[16]
.sym 116619 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 116620 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116621 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 116622 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116623 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116624 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116626 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 116627 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 116628 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116630 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116631 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 116632 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116634 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 116635 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116636 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116638 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 116639 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 116640 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116641 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 116642 soc.mem_rdata[25]
.sym 116643 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116644 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 116646 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 116647 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 116648 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116650 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 116651 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 116652 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116655 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 116656 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 116658 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 116659 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 116660 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116663 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116664 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 116666 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116667 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116668 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116671 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 116672 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 116675 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116676 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116679 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116680 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 116682 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 116683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116684 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116686 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 116687 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 116688 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116690 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 116691 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 116692 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 116694 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 116695 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 116696 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116699 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 116700 soc.cpu.mem_rdata_latched[1]
.sym 116702 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 116703 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 116704 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116707 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 116708 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 116709 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 116710 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116711 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 116712 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 116715 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 116716 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 116717 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 116718 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 116719 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 116720 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 116721 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116722 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116723 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 116724 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 116725 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 116726 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 116727 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 116728 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 116731 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 116732 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 116733 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 116734 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 116735 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 116736 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 116739 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 116740 soc.cpu.mem_rdata_latched[1]
.sym 116741 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 116742 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 116743 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116744 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 116747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116748 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 116751 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 116752 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 116754 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116755 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116756 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 116759 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 116760 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116761 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 116762 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 116763 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 116764 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 116765 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116766 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 116767 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 116768 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 116769 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 116770 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 116771 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 116772 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 116775 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116776 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 116778 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116779 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116780 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 116781 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 116782 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 116783 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 116784 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 116785 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 116786 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 116787 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 116788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116789 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116790 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 116791 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 116792 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 116793 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116794 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116795 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116796 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 116798 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[0]
.sym 116799 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 116800 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 116802 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 116803 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 116804 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 116807 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 116808 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 116810 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116811 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116812 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116815 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 116816 UART_RX_SB_LUT4_I1_I0[3]
.sym 116818 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 116819 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116820 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 116823 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116824 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 116837 soc.spimemio.rd_inc
.sym 116862 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 116863 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 116864 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 116865 soc.spimemio.din_ddr_SB_LUT4_I0_I3[3]
.sym 116866 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 116867 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 116868 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 116869 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 116870 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116871 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 116872 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 116874 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 116875 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116876 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 116878 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 116879 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 116880 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 116883 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 116884 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 116886 soc.spimemio.rd_wait
.sym 116887 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 116888 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 116895 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 116896 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 116897 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 116898 soc.spimemio.din_ddr_SB_LUT4_I0_I3[3]
.sym 116899 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 116900 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 116902 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 116903 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 116904 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 116907 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116908 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 116911 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 116912 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 116913 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 116914 soc.spimemio.din_ddr_SB_LUT4_I0_I3[3]
.sym 116915 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 116916 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 116919 soc.spimemio.softreset_SB_LUT4_I2_O[0]
.sym 116920 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 116923 soc.spimemio_cfgreg_do[20]
.sym 116924 soc.spimemio.softreset_SB_LUT4_I2_O[0]
.sym 116927 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 116928 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 116930 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 116931 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 116932 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 116933 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 116934 iomem_addr[7]
.sym 116935 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 116936 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 116938 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 116939 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 116940 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 116941 soc.spimemio_cfgreg_do[22]
.sym 116942 soc.spimemio_cfgreg_do[21]
.sym 116943 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 116944 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 116945 iomem_addr[6]
.sym 116946 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 116947 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 116948 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 116949 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 116950 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 116951 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 116952 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 116954 soc.spimemio.state[0]
.sym 116955 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 116956 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 116957 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 116958 iomem_addr[14]
.sym 116959 soc.spimemio_cfgreg_do[21]
.sym 116960 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 116961 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 116962 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 116963 soc.spimemio_cfgreg_do[17]
.sym 116964 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 116967 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 116968 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 116969 iomem_addr[22]
.sym 116970 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 116971 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 116972 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 116974 soc.spimemio_cfgreg_do[22]
.sym 116975 soc.spimemio_cfgreg_do[21]
.sym 116976 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 116977 iomem_addr[9]
.sym 116978 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 116979 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 116980 soc.spimemio.config_qspi_SB_LUT4_I2_2_O[3]
.sym 116981 iomem_addr[17]
.sym 116982 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 116983 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]
.sym 116984 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_I3_O[3]
.sym 116987 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 116988 soc.spimemio.config_qspi_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 116989 iomem_addr[23]
.sym 116990 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 116991 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 116992 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 116993 iomem_addr[19]
.sym 116994 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 116995 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 116996 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 116999 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 117000 iomem_addr[8]
.sym 117001 iomem_wdata[3]
.sym 117005 iomem_addr[16]
.sym 117006 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 117007 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 117008 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 117009 iomem_wdata[2]
.sym 117014 iomem_addr[11]
.sym 117015 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 117016 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 117018 soc.spimemio_cfgreg_do[22]
.sym 117019 soc.spimemio_cfgreg_do[21]
.sym 117020 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 117021 iomem_addr[15]
.sym 117022 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 117023 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 117024 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 117025 iomem_wdata[7]
.sym 117029 iomem_wdata[4]
.sym 117033 iomem_wdata[0]
.sym 117037 iomem_wdata[1]
.sym 117041 iomem_wdata[5]
.sym 117048 soc.simpleuart_reg_div_do[15]
.sym 117052 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 117053 iomem_wdata[6]
.sym 117058 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 117059 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 117062 soc.simpleuart.recv_divcnt[1]
.sym 117063 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 117066 soc.simpleuart.recv_divcnt[2]
.sym 117067 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 117070 soc.simpleuart.recv_divcnt[3]
.sym 117071 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 117074 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 117075 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 117078 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 117079 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 117082 soc.simpleuart.recv_divcnt[6]
.sym 117083 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 117086 soc.simpleuart.recv_divcnt[7]
.sym 117087 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 117090 soc.simpleuart.recv_divcnt[8]
.sym 117091 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 117094 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 117095 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 117098 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 117099 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 117102 soc.simpleuart.recv_divcnt[11]
.sym 117103 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 117106 soc.simpleuart.recv_divcnt[12]
.sym 117107 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 117110 soc.simpleuart.recv_divcnt[13]
.sym 117111 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[13]
.sym 117114 soc.simpleuart.recv_divcnt[14]
.sym 117115 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[14]
.sym 117118 soc.simpleuart.recv_divcnt[15]
.sym 117119 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[15]
.sym 117122 soc.simpleuart.recv_divcnt[16]
.sym 117123 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[16]
.sym 117126 soc.simpleuart.recv_divcnt[17]
.sym 117127 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[17]
.sym 117130 soc.simpleuart.recv_divcnt[18]
.sym 117131 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[18]
.sym 117134 soc.simpleuart.recv_divcnt[19]
.sym 117135 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[19]
.sym 117138 soc.simpleuart.recv_divcnt[20]
.sym 117139 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[20]
.sym 117142 soc.simpleuart.recv_divcnt[21]
.sym 117143 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[21]
.sym 117146 soc.simpleuart.recv_divcnt[22]
.sym 117147 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[22]
.sym 117150 soc.simpleuart.recv_divcnt[23]
.sym 117151 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[23]
.sym 117154 soc.simpleuart.recv_divcnt[24]
.sym 117155 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[24]
.sym 117158 soc.simpleuart.recv_divcnt[25]
.sym 117159 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[25]
.sym 117162 soc.simpleuart.recv_divcnt[26]
.sym 117163 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[26]
.sym 117166 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 117167 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[27]
.sym 117170 soc.simpleuart.recv_divcnt[28]
.sym 117171 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[28]
.sym 117174 soc.simpleuart.recv_divcnt[29]
.sym 117175 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[29]
.sym 117178 soc.simpleuart.recv_divcnt[30]
.sym 117179 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[30]
.sym 117182 soc.simpleuart.recv_divcnt[31]
.sym 117183 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[31]
.sym 117185 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.sym 117186 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 117187 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.sym 117188 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0[3]
.sym 117192 soc.simpleuart_reg_div_do[26]
.sym 117196 soc.simpleuart_reg_div_do[24]
.sym 117200 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 117201 iomem_wdata[16]
.sym 117208 soc.simpleuart_reg_div_do[25]
.sym 117210 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 117211 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 117212 UART_RX_SB_LUT4_I1_I0[3]
.sym 117216 soc.simpleuart_reg_div_do[22]
.sym 117217 soc.simpleuart.send_divcnt[3]
.sym 117218 soc.simpleuart_reg_div_do[3]
.sym 117219 soc.simpleuart.send_divcnt[1]
.sym 117220 soc.simpleuart_reg_div_do[1]
.sym 117221 soc.simpleuart.send_divcnt[3]
.sym 117222 soc.simpleuart_reg_div_do[3]
.sym 117223 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 117224 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 117225 soc.simpleuart.send_divcnt[0]
.sym 117226 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 117227 soc.simpleuart_reg_div_do[10]
.sym 117228 soc.simpleuart.send_divcnt[10]
.sym 117230 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117231 iomem_wstrb[0]
.sym 117232 UART_RX_SB_LUT4_I1_I0[3]
.sym 117236 soc.simpleuart_reg_div_do[29]
.sym 117237 soc.simpleuart_reg_div_do[1]
.sym 117238 soc.simpleuart.send_divcnt[1]
.sym 117239 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 117240 soc.simpleuart.send_divcnt[0]
.sym 117242 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 117243 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 117244 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 117248 soc.simpleuart_reg_div_do[28]
.sym 117249 iomem_wstrb[1]
.sym 117250 iomem_wstrb[0]
.sym 117251 iomem_wstrb[3]
.sym 117252 iomem_wstrb[2]
.sym 117253 iomem_wdata[28]
.sym 117257 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 117258 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 117259 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 117260 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 117261 soc.simpleuart.send_divcnt[21]
.sym 117262 soc.simpleuart_reg_div_do[21]
.sym 117263 soc.simpleuart_reg_div_do[22]
.sym 117264 soc.simpleuart.send_divcnt[22]
.sym 117268 soc.simpleuart_reg_div_do[31]
.sym 117269 soc.simpleuart_reg_div_do[21]
.sym 117270 soc.simpleuart.send_divcnt[21]
.sym 117271 soc.simpleuart_reg_div_do[20]
.sym 117272 soc.simpleuart.send_divcnt[20]
.sym 117275 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 117276 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 117277 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 117278 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 117279 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 117280 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 117281 iomem_wdata[31]
.sym 117286 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 117287 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 117288 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 117289 iomem_wdata[26]
.sym 117294 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117295 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 117296 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 117297 iomem_wdata[25]
.sym 117301 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 117302 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 117303 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 117304 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 117307 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 117308 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 117309 flash_csb_SB_LUT4_I1_O[0]
.sym 117310 flash_csb_SB_LUT4_I1_O[1]
.sym 117311 flash_csb_SB_LUT4_I1_O[2]
.sym 117312 flash_csb_SB_LUT4_I1_O[3]
.sym 117315 flash_csb_SB_LUT4_I1_O[3]
.sym 117316 flash_clk_SB_LUT4_I1_I2[3]
.sym 117317 soc.spimem_rdata[11]
.sym 117318 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 117319 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117320 flash_csb_SB_LUT4_I1_O[3]
.sym 117321 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 117322 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 117323 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 117324 flash_csb_SB_LUT4_I1_O[3]
.sym 117325 flash_io1_oe_SB_LUT4_I0_O[0]
.sym 117326 flash_io1_oe_SB_LUT4_I0_O[1]
.sym 117327 flash_io1_oe_SB_LUT4_I0_O[2]
.sym 117328 flash_csb_SB_LUT4_I1_O[3]
.sym 117329 soc.spimem_rdata[2]
.sym 117330 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 117331 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117332 flash_csb_SB_LUT4_I1_O[3]
.sym 117334 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117335 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 117336 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 117337 soc.spimem_rdata[10]
.sym 117338 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 117339 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117340 flash_csb_SB_LUT4_I1_O[3]
.sym 117341 soc.spimem_rdata[17]
.sym 117342 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 117343 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117344 flash_csb_SB_LUT4_I1_O[3]
.sym 117345 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117346 soc.simpleuart_reg_div_do[26]
.sym 117347 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117348 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 117350 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117351 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 117352 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 117355 flash_csb_SB_LUT4_I1_O[3]
.sym 117356 iomem_rdata[2]
.sym 117357 soc.spimem_rdata[31]
.sym 117358 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 117359 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117360 flash_csb_SB_LUT4_I1_O[3]
.sym 117362 soc.spimem_rdata[9]
.sym 117363 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117364 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 117365 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 117366 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 117367 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 117368 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 117370 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117371 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 117372 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 117374 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 117375 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117376 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 117377 soc.spimemio.dout_data[2]
.sym 117381 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 117382 soc.spimem_rdata[26]
.sym 117383 flash_csb_SB_LUT4_I1_O[3]
.sym 117384 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 117385 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117386 soc.simpleuart_reg_div_do[14]
.sym 117387 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117388 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 117389 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117390 soc.simpleuart_reg_div_do[15]
.sym 117391 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117392 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 117393 soc.spimemio.dout_data[7]
.sym 117397 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 117398 soc.spimem_rdata[6]
.sym 117399 flash_csb_SB_LUT4_I1_O[3]
.sym 117400 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 117402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 117403 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 117405 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 117406 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 117407 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 117408 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 117409 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117410 iomem_wstrb[0]
.sym 117411 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 117412 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 117415 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 117416 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 117417 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 117418 soc.spimem_rdata[15]
.sym 117419 flash_csb_SB_LUT4_I1_O[3]
.sym 117420 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 117421 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 117422 soc.spimem_rdata[25]
.sym 117423 flash_csb_SB_LUT4_I1_O[3]
.sym 117424 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 117425 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 117426 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 117427 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 117428 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 117429 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117430 iomem_wstrb[1]
.sym 117431 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 117432 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 117433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 117434 soc.spimem_rdata[7]
.sym 117435 flash_csb_SB_LUT4_I1_O[3]
.sym 117436 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 117439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[0]
.sym 117440 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 117441 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 117442 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 117443 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 117444 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 117447 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117448 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 117449 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117450 iomem_wstrb[3]
.sym 117451 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 117452 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 117453 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 117454 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 117455 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 117456 flash_csb_SB_LUT4_I1_O[3]
.sym 117459 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117460 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 117461 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 117462 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 117463 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 117464 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 117465 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I1[1]
.sym 117466 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_2_I3[0]
.sym 117467 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 117468 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 117469 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117470 iomem_wstrb[2]
.sym 117471 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 117472 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 117474 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 117476 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117478 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117479 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 117480 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117490 soc.cpu.mem_rdata_q[19]
.sym 117491 soc.mem_rdata[19]
.sym 117492 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117493 soc.cpu.mem_rdata_q[19]
.sym 117494 soc.mem_rdata[19]
.sym 117495 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117496 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117498 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117499 soc.mem_rdata[20]
.sym 117500 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 117502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 117503 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117504 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117505 soc.mem_rdata[20]
.sym 117509 soc.mem_rdata[26]
.sym 117513 soc.mem_rdata[25]
.sym 117517 soc.mem_rdata[21]
.sym 117521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 117522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 117523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 117524 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 117525 soc.mem_rdata[18]
.sym 117529 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 117530 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 117531 soc.cpu.mem_16bit_buffer[4]
.sym 117532 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 117533 soc.mem_rdata[19]
.sym 117537 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 117538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I3[1]
.sym 117539 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117540 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117541 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 117542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I3[1]
.sym 117543 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117544 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117545 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 117546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 117547 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117548 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117549 soc.mem_rdata[17]
.sym 117553 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 117554 soc.mem_rdata[21]
.sym 117555 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117556 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117558 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 117559 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117560 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117561 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117562 soc.mem_rdata[17]
.sym 117563 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117564 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 117566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 117567 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117568 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117569 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 117570 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 117571 soc.cpu.mem_16bit_buffer[2]
.sym 117572 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 117573 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 117574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 117575 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117576 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117577 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 117578 soc.mem_rdata[31]
.sym 117579 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117580 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117581 soc.cpu.mem_rdata_q[18]
.sym 117582 soc.mem_rdata[18]
.sym 117583 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117584 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 117586 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 117588 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 117589 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 117590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 117591 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 117592 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 117593 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 117594 soc.mem_rdata[26]
.sym 117595 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117596 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117597 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 117598 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 117599 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117600 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117601 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117602 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 117603 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117604 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 117605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 117606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 117607 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117608 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 117610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 117611 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117612 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117613 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 117614 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 117615 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117616 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117617 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 117618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 117619 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117620 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117621 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117622 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 117623 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117624 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 117625 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 117626 soc.mem_rdata[25]
.sym 117627 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117628 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117629 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 117630 soc.mem_rdata[26]
.sym 117631 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117632 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117633 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 117634 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117635 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 117636 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 117638 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 117639 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117640 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 117642 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 117643 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117644 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117646 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 117647 soc.mem_rdata[24]
.sym 117648 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117649 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 117650 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 117651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 117652 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 117653 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 117654 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 117655 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 117656 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 117657 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 117658 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 117659 soc.cpu.mem_rdata_latched[1]
.sym 117660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117662 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 117663 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 117664 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 117666 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 117667 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 117668 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 117671 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 117672 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 117673 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 117674 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 117675 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 117676 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 117679 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 117680 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117683 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 117684 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117686 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 117687 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 117688 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117689 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 117690 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 117691 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 117692 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 117694 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117695 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 117696 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117698 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 117699 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 117700 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 117701 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 117702 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 117703 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 117704 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 117705 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 117706 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 117707 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 117708 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 117709 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117710 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 117711 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 117712 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 117715 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 117716 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 117717 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 117718 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 117719 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 117720 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 117722 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 117723 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117724 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 117725 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 117726 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 117727 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 117728 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 117730 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117731 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 117732 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 117734 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117735 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 117736 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 117738 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117739 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 117740 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 117741 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 117742 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 117743 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 117744 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 117747 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 117748 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 117750 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 117751 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 117752 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 117754 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117755 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 117756 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 117757 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 117758 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117759 soc.cpu.mem_rdata_latched[1]
.sym 117760 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 117765 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 117766 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117767 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117768 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 117774 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 117775 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 117776 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 117779 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117780 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 117782 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117783 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117784 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 117790 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 117791 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 117792 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 117794 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117795 soc.spimemio.dout_data[4]
.sym 117796 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 117797 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117798 soc.spimemio.dout_data[1]
.sym 117799 flash_io3_di
.sym 117800 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 117801 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117802 soc.spimemio.dout_data[3]
.sym 117803 soc.spimemio.dout_data[1]
.sym 117804 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 117805 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117806 soc.spimemio.dout_data[2]
.sym 117807 soc.spimemio.dout_data[0]
.sym 117808 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 117810 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117811 soc.spimemio.dout_data[2]
.sym 117812 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 117813 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117814 soc.spimemio.dout_data[0]
.sym 117815 flash_io2_di
.sym 117816 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 117818 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117819 soc.spimemio.dout_data[1]
.sym 117820 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 117822 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117823 soc.spimemio.dout_data[3]
.sym 117824 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 117825 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 117826 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 117827 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 117828 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117829 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 117830 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 117831 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117832 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 117834 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 117835 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 117836 soc.spimemio.rd_wait
.sym 117837 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117838 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 117839 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 117840 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117841 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 117842 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 117843 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 117844 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117847 soc.spimemio.state[8]
.sym 117848 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 117851 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 117852 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 117865 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 117866 soc.spimemio_cfgreg_do[21]
.sym 117867 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 117868 soc.spimemio.din_ddr_SB_LUT4_I0_I3[3]
.sym 117879 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 117880 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117881 soc.spimemio.din_ddr
.sym 117882 soc.spimemio_cfgreg_do[22]
.sym 117883 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 117884 soc.spimemio.din_ddr_SB_LUT4_I0_I3[3]
.sym 117885 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 117886 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 117887 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 117888 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 117891 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 117892 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 117893 soc.spimemio.dout_tag[1]
.sym 117894 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 117895 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 117896 soc.spimemio.dout_tag[2]
.sym 117898 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 117899 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117900 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 117902 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 117903 soc.spimemio.dout_tag[2]
.sym 117904 soc.spimemio.dout_tag[1]
.sym 117906 soc.spimemio.state[7]
.sym 117907 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 117908 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 117910 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 117911 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117912 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 117915 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 117916 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 117919 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 117920 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117930 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117931 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 117932 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 117942 soc.spimemio_cfgreg_do[20]
.sym 117943 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117944 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 117945 $PACKER_VCC_NET
.sym 117953 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117954 soc.spimemio_cfgreg_do[16]
.sym 117955 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 117956 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 117961 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 117962 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 117963 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I0_I2[2]
.sym 117964 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_I0_I2[3]
.sym 117965 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 117966 iomem_addr[5]
.sym 117967 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 117968 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117970 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 117971 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2[1]
.sym 117972 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2[2]
.sym 117977 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 117978 iomem_addr[2]
.sym 117979 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 117980 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117981 iomem_addr[10]
.sym 117982 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 117983 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 117984 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 117985 iomem_wdata[8]
.sym 117989 soc.simpleuart.recv_divcnt[11]
.sym 117990 soc.simpleuart_reg_div_do[11]
.sym 117991 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 117992 soc.simpleuart.recv_divcnt[8]
.sym 117993 iomem_wdata[11]
.sym 118000 soc.simpleuart_reg_div_do[3]
.sym 118001 iomem_wdata[9]
.sym 118005 soc.simpleuart_reg_div_do[7]
.sym 118006 soc.simpleuart.recv_divcnt[7]
.sym 118007 soc.simpleuart_reg_div_do[14]
.sym 118008 soc.simpleuart.recv_divcnt[14]
.sym 118011 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 118012 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 118016 soc.simpleuart_reg_div_do[2]
.sym 118020 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 118024 soc.simpleuart_reg_div_do[14]
.sym 118028 soc.simpleuart_reg_div_do[1]
.sym 118032 soc.simpleuart_reg_div_do[6]
.sym 118036 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 118040 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 118044 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 118048 soc.simpleuart_reg_div_do[7]
.sym 118050 soc.simpleuart.send_divcnt[0]
.sym 118051 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 118054 soc.simpleuart.send_divcnt[1]
.sym 118055 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 118058 soc.simpleuart.send_divcnt[2]
.sym 118059 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 118062 soc.simpleuart.send_divcnt[3]
.sym 118063 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 118066 soc.simpleuart.send_divcnt[4]
.sym 118067 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 118070 soc.simpleuart.send_divcnt[5]
.sym 118071 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 118074 soc.simpleuart.send_divcnt[6]
.sym 118075 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 118078 soc.simpleuart.send_divcnt[7]
.sym 118079 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 118082 soc.simpleuart.send_divcnt[8]
.sym 118083 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 118086 soc.simpleuart.send_divcnt[9]
.sym 118087 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 118090 soc.simpleuart.send_divcnt[10]
.sym 118091 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 118094 soc.simpleuart.send_divcnt[11]
.sym 118095 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 118098 soc.simpleuart.send_divcnt[12]
.sym 118099 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 118102 soc.simpleuart.send_divcnt[13]
.sym 118103 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[13]
.sym 118106 soc.simpleuart.send_divcnt[14]
.sym 118107 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[14]
.sym 118110 soc.simpleuart.send_divcnt[15]
.sym 118111 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[15]
.sym 118114 soc.simpleuart.send_divcnt[16]
.sym 118115 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[16]
.sym 118118 soc.simpleuart.send_divcnt[17]
.sym 118119 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[17]
.sym 118122 soc.simpleuart.send_divcnt[18]
.sym 118123 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[18]
.sym 118126 soc.simpleuart.send_divcnt[19]
.sym 118127 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[19]
.sym 118130 soc.simpleuart.send_divcnt[20]
.sym 118131 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[20]
.sym 118134 soc.simpleuart.send_divcnt[21]
.sym 118135 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[21]
.sym 118138 soc.simpleuart.send_divcnt[22]
.sym 118139 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[22]
.sym 118142 soc.simpleuart.send_divcnt[23]
.sym 118143 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[23]
.sym 118146 soc.simpleuart.send_divcnt[24]
.sym 118147 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[24]
.sym 118150 soc.simpleuart.send_divcnt[25]
.sym 118151 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[25]
.sym 118154 soc.simpleuart.send_divcnt[26]
.sym 118155 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[26]
.sym 118158 soc.simpleuart.send_divcnt[27]
.sym 118159 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[27]
.sym 118162 soc.simpleuart.send_divcnt[28]
.sym 118163 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[28]
.sym 118166 soc.simpleuart.send_divcnt[29]
.sym 118167 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[29]
.sym 118170 soc.simpleuart.send_divcnt[30]
.sym 118171 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[30]
.sym 118174 soc.simpleuart.send_divcnt[31]
.sym 118175 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[31]
.sym 118179 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 118180 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[31]
.sym 118181 soc.simpleuart.send_divcnt[5]
.sym 118182 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 118183 soc.simpleuart_reg_div_do[7]
.sym 118184 soc.simpleuart.send_divcnt[7]
.sym 118185 soc.simpleuart_reg_div_do[17]
.sym 118186 soc.simpleuart.send_divcnt[17]
.sym 118187 soc.simpleuart_reg_div_do[16]
.sym 118188 soc.simpleuart.send_divcnt[16]
.sym 118189 soc.simpleuart_reg_div_do[11]
.sym 118190 soc.simpleuart.send_divcnt[11]
.sym 118191 soc.simpleuart_reg_div_do[14]
.sym 118192 soc.simpleuart.send_divcnt[14]
.sym 118193 soc.simpleuart.send_divcnt[17]
.sym 118194 soc.simpleuart_reg_div_do[17]
.sym 118195 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 118196 soc.simpleuart.send_divcnt[19]
.sym 118200 soc.simpleuart.send_divcnt[0]
.sym 118204 soc.simpleuart_reg_div_do[30]
.sym 118205 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 118206 soc.simpleuart.send_divcnt[5]
.sym 118207 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 118208 soc.simpleuart.send_divcnt[4]
.sym 118209 iomem_wdata[29]
.sym 118213 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 118214 soc.simpleuart.send_divcnt[9]
.sym 118215 soc.simpleuart_reg_div_do[23]
.sym 118216 soc.simpleuart.send_divcnt[23]
.sym 118217 soc.simpleuart_reg_div_do[13]
.sym 118218 soc.simpleuart.send_divcnt[13]
.sym 118219 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 118220 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 118221 soc.simpleuart_reg_div_do[2]
.sym 118222 soc.simpleuart.send_divcnt[2]
.sym 118223 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 118224 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 118225 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 118226 soc.simpleuart.send_divcnt[8]
.sym 118227 soc.simpleuart_reg_div_do[28]
.sym 118228 soc.simpleuart.send_divcnt[28]
.sym 118230 soc.simpleuart_reg_div_do[12]
.sym 118231 soc.simpleuart.send_divcnt[12]
.sym 118232 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 118233 soc.simpleuart_reg_div_do[15]
.sym 118234 soc.simpleuart.send_divcnt[15]
.sym 118235 soc.simpleuart_reg_div_do[18]
.sym 118236 soc.simpleuart.send_divcnt[18]
.sym 118237 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 118238 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 118239 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 118240 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 118241 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 118242 soc.simpleuart.send_divcnt[27]
.sym 118243 soc.simpleuart_reg_div_do[30]
.sym 118244 soc.simpleuart.send_divcnt[30]
.sym 118245 soc.spimemio.buffer[5]
.sym 118250 soc.simpleuart_reg_div_do[25]
.sym 118251 soc.simpleuart.send_divcnt[25]
.sym 118252 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 118253 soc.simpleuart_reg_div_do[26]
.sym 118254 soc.simpleuart.send_divcnt[26]
.sym 118255 soc.simpleuart_reg_div_do[31]
.sym 118256 soc.simpleuart.send_divcnt[31]
.sym 118257 soc.simpleuart_reg_div_do[6]
.sym 118258 soc.simpleuart.send_divcnt[6]
.sym 118259 soc.simpleuart_reg_div_do[24]
.sym 118260 soc.simpleuart.send_divcnt[24]
.sym 118262 soc.spimem_rdata[5]
.sym 118263 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 118264 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118266 soc.simpleuart_reg_div_do[29]
.sym 118267 soc.simpleuart.send_divcnt[29]
.sym 118268 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 118270 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 118271 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118272 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 118273 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 118274 soc.spimem_rdata[24]
.sym 118275 flash_csb_SB_LUT4_I1_O[3]
.sym 118276 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 118277 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 118278 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 118279 soc.spimemio.valid_SB_LUT4_O_I2[0]
.sym 118280 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 118281 soc.spimemio.dout_data[0]
.sym 118285 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118286 soc.simpleuart_reg_div_do[12]
.sym 118287 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118288 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 118289 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 118290 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 118291 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 118292 flash_csb_SB_LUT4_I1_O[3]
.sym 118294 soc.spimem_rdata[18]
.sym 118295 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 118296 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118297 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 118298 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 118299 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 118300 soc.spimemio.rd_valid_SB_LUT4_I2_O[3]
.sym 118301 soc.spimem_rdata[21]
.sym 118302 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118303 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 118304 flash_csb_SB_LUT4_I1_O[3]
.sym 118306 iomem_ready_SB_LUT4_I3_I1[6]
.sym 118307 soc.mem_valid
.sym 118308 iomem_ready
.sym 118309 soc.spimem_rdata[1]
.sym 118310 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118311 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 118312 flash_csb_SB_LUT4_I1_O[3]
.sym 118314 soc.spimem_rdata[8]
.sym 118315 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 118316 flash_csb_SB_LUT4_I1_O[3]
.sym 118317 soc.spimemio.dout_data[4]
.sym 118322 soc.simpleuart.recv_buf_valid
.sym 118323 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[3]
.sym 118324 flash_clk_SB_LUT4_I1_I2[3]
.sym 118325 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 118326 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 118327 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 118328 flash_csb_SB_LUT4_I1_O[3]
.sym 118330 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 118331 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118332 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 118333 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 118334 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 118335 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 118336 flash_csb_SB_LUT4_I1_O[3]
.sym 118337 flash_clk_SB_LUT4_I1_O[0]
.sym 118338 flash_clk_SB_LUT4_I1_O[1]
.sym 118339 flash_clk_SB_LUT4_I1_O[2]
.sym 118340 flash_clk_SB_LUT4_I1_O[3]
.sym 118343 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118344 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 118345 SET_MIN$SB_IO_IN
.sym 118349 RESET$SB_IO_IN
.sym 118353 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118354 soc.simpleuart_reg_div_do[13]
.sym 118355 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 118357 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118358 soc.simpleuart_reg_div_do[25]
.sym 118359 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118360 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 118363 flash_csb_SB_LUT4_I1_O[3]
.sym 118364 iomem_rdata[4]
.sym 118367 flash_csb_SB_LUT4_I1_O[3]
.sym 118368 iomem_rdata[1]
.sym 118369 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 118370 soc.spimem_rdata[14]
.sym 118371 flash_csb_SB_LUT4_I1_O[3]
.sym 118372 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 118373 soc.spimem_rdata[3]
.sym 118374 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 118375 iomem_rdata[3]
.sym 118376 flash_csb_SB_LUT4_I1_O[3]
.sym 118379 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 118380 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 118381 soc.spimemio.dout_data[3]
.sym 118385 soc.spimemio.dout_data[1]
.sym 118391 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 118392 soc.mem_valid
.sym 118394 soc.spimem_rdata[19]
.sym 118395 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 118396 flash_csb_SB_LUT4_I1_O[3]
.sym 118397 soc.spimemio.buffer[15]
.sym 118403 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 118404 soc.cpu.latched_is_lh_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 118429 soc.spimemio.buffer[12]
.sym 118434 UART_RX_SB_LUT4_I1_I0[3]
.sym 118435 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 118436 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 118438 soc.cpu.mem_la_firstword_reg
.sym 118439 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118440 soc.cpu.last_mem_valid
.sym 118445 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 118449 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 118453 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 118454 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 118455 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118456 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118465 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 118466 soc.spimem_rdata[12]
.sym 118467 flash_csb_SB_LUT4_I1_O[3]
.sym 118468 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 118469 soc.mem_rdata[30]
.sym 118473 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 118474 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 118475 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 118476 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 118477 soc.mem_rdata[28]
.sym 118481 soc.mem_rdata[22]
.sym 118485 soc.mem_rdata[23]
.sym 118489 soc.mem_rdata[24]
.sym 118493 soc.mem_rdata[31]
.sym 118499 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118500 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 118501 soc.cpu.mem_rdata_q[22]
.sym 118502 soc.mem_rdata[22]
.sym 118503 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118504 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118505 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 118506 soc.mem_rdata[20]
.sym 118507 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118508 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118509 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 118510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 118511 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 118512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 118514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 118515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 118516 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118517 soc.mem_rdata[16]
.sym 118521 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 118522 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[1]
.sym 118523 soc.cpu.mem_16bit_buffer[6]
.sym 118524 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118527 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 118528 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118531 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118532 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118534 soc.cpu.mem_rdata_q[16]
.sym 118535 soc.mem_rdata[16]
.sym 118536 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118537 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 118538 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 118539 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118540 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118542 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 118543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 118544 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118545 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 118546 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 118547 soc.mem_valid
.sym 118548 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 118549 soc.cpu.mem_rdata_q[16]
.sym 118550 soc.mem_rdata[16]
.sym 118551 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118552 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118553 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 118554 soc.mem_rdata[30]
.sym 118555 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118556 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118557 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 118558 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 118559 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118560 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118562 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 118563 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118564 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118565 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 118566 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 118567 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118568 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118569 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 118570 soc.mem_rdata[31]
.sym 118571 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118572 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118575 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118576 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118578 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 118579 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 118580 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118581 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 118582 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 118583 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118584 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118585 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 118586 soc.mem_rdata[27]
.sym 118587 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118588 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 118590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 118591 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 118592 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118593 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118594 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118595 soc.cpu.mem_16bit_buffer[13]
.sym 118596 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118597 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 118598 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 118599 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 118600 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118603 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 118604 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 118605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 118606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 118607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 118608 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118611 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 118612 soc.cpu.mem_rdata_latched[1]
.sym 118614 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 118615 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 118616 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118617 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 118618 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 118619 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 118620 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118623 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 118624 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 118627 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 118628 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 118631 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 118632 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 118635 soc.cpu.mem_rdata_latched[1]
.sym 118636 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 118638 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 118639 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 118640 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 118641 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 118642 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 118643 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 118644 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 118645 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 118646 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 118647 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 118648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118651 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 118652 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 118655 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 118656 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 118658 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 118659 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118660 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 118661 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118662 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118663 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118664 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118667 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 118668 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 118670 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 118671 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 118672 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 118675 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 118676 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 118678 soc.cpu.mem_16bit_buffer[12]
.sym 118679 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 118680 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118682 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 118683 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 118684 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 118686 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118687 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 118688 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 118689 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 118690 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 118691 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 118692 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 118694 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 118695 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 118696 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 118698 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 118699 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 118700 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 118701 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118702 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 118703 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 118704 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 118706 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 118707 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 118708 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 118711 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 118712 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 118715 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 118716 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 118717 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[0]
.sym 118718 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[1]
.sym 118719 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 118720 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 118735 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 118736 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 118738 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 118739 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 118740 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 118745 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118746 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 118747 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 118748 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 118751 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 118752 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 118753 iomem_wdata[3]
.sym 118758 flash_io3_do_SB_LUT4_O_I2[0]
.sym 118759 flash_io3_do_SB_LUT4_O_I2[1]
.sym 118760 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118761 iomem_wdata[2]
.sym 118773 iomem_wdata[1]
.sym 118777 iomem_wdata[0]
.sym 118782 flash_io2_do_SB_LUT4_O_I2[0]
.sym 118783 flash_io2_do_SB_LUT4_O_I2[1]
.sym 118784 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118793 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 118801 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 118815 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 118816 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 118817 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 118818 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 118819 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 118820 soc.spimemio.din_valid
.sym 118821 soc.spimemio.din_tag[1]
.sym 118829 soc.spimemio.din_tag[2]
.sym 118845 soc.spimemio.din_tag[0]
.sym 118849 soc.spimemio.xfer.xfer_tag[2]
.sym 118853 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 118854 soc.spimemio.state[7]
.sym 118855 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 118856 soc.spimemio.state[0]
.sym 118857 soc.spimemio.xfer.xfer_tag[1]
.sym 118862 soc.spimemio.dout_tag[2]
.sym 118863 soc.spimemio.dout_tag[1]
.sym 118864 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 118865 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 118866 soc.spimemio.state[7]
.sym 118867 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 118868 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 118869 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 118870 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 118871 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 118872 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 118873 soc.spimemio.xfer.xfer_tag[0]
.sym 118878 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
.sym 118879 soc.spimemio.state[0]
.sym 118880 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 118882 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 118883 iomem_wstrb[0]
.sym 118884 UART_RX_SB_LUT4_I1_I0[3]
.sym 118894 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
.sym 118895 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.sym 118896 soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O_I3[2]
.sym 118905 soc.spimemio.dout_data[3]
.sym 118910 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 118911 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 118912 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 118913 soc.spimemio.din_rd
.sym 118914 soc.spimemio.din_data[0]
.sym 118915 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 118916 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 118917 soc.spimemio.din_data[1]
.sym 118918 soc.spimemio.din_rd
.sym 118919 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 118920 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 118925 soc.spimemio.din_data[2]
.sym 118926 soc.spimemio.din_rd
.sym 118927 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 118928 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 118932 soc.spimemio.xfer_clk
.sym 118934 soc.spimemio.xfer.dummy_count[0]
.sym 118935 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 118936 $PACKER_VCC_NET
.sym 118937 soc.spimemio.xfer.dummy_count[0]
.sym 118938 soc.spimemio.xfer.dummy_count[1]
.sym 118939 soc.spimemio.xfer.dummy_count[2]
.sym 118940 soc.spimemio.xfer.dummy_count[3]
.sym 118941 soc.spimemio.din_data[3]
.sym 118942 soc.spimemio.din_rd
.sym 118943 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 118944 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 118946 soc.spimemio.xfer.dummy_count[0]
.sym 118947 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 118950 soc.spimemio.xfer.dummy_count[1]
.sym 118951 $PACKER_VCC_NET
.sym 118952 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 118954 soc.spimemio.xfer.dummy_count[2]
.sym 118955 $PACKER_VCC_NET
.sym 118956 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 118958 soc.spimemio.xfer.dummy_count[3]
.sym 118959 $PACKER_VCC_NET
.sym 118960 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 118965 iomem_wdata[10]
.sym 118974 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 118975 iomem_wstrb[1]
.sym 118976 UART_RX_SB_LUT4_I1_I0[3]
.sym 118981 soc.simpleuart_reg_div_do[11]
.sym 118982 soc.simpleuart.recv_divcnt[11]
.sym 118983 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 118984 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 118996 soc.simpleuart.recv_divcnt[1]
.sym 119004 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 119006 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 119007 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 119008 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 119012 soc.simpleuart_reg_div_do[10]
.sym 119016 soc.simpleuart.recv_divcnt[13]
.sym 119020 soc.simpleuart.recv_divcnt[12]
.sym 119021 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 119022 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 119023 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 119024 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 119028 soc.simpleuart_reg_div_do[12]
.sym 119032 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 119035 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 119036 soc.simpleuart_reg_div_do[10]
.sym 119037 soc.simpleuart_reg_div_do[1]
.sym 119038 soc.simpleuart.recv_divcnt[1]
.sym 119039 soc.simpleuart_reg_div_do[2]
.sym 119040 soc.simpleuart.recv_divcnt[2]
.sym 119041 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 119042 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 119043 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 119044 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 119045 soc.simpleuart_reg_div_do[3]
.sym 119046 soc.simpleuart.recv_divcnt[3]
.sym 119047 soc.simpleuart_reg_div_do[12]
.sym 119048 soc.simpleuart.recv_divcnt[12]
.sym 119052 soc.simpleuart.recv_divcnt[17]
.sym 119056 soc.simpleuart.recv_divcnt[16]
.sym 119057 iomem_wdata[23]
.sym 119062 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 119063 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 119064 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 119068 soc.simpleuart_reg_div_do[11]
.sym 119069 soc.simpleuart_reg_div_do[16]
.sym 119070 soc.simpleuart.recv_divcnt[16]
.sym 119071 soc.simpleuart_reg_div_do[17]
.sym 119072 soc.simpleuart.recv_divcnt[17]
.sym 119076 soc.simpleuart.recv_divcnt[30]
.sym 119077 soc.simpleuart_reg_div_do[26]
.sym 119078 soc.simpleuart.recv_divcnt[26]
.sym 119079 soc.simpleuart_reg_div_do[29]
.sym 119080 soc.simpleuart.recv_divcnt[29]
.sym 119084 soc.simpleuart_reg_div_do[17]
.sym 119085 soc.simpleuart.recv_divcnt[19]
.sym 119086 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 119087 soc.simpleuart_reg_div_do[31]
.sym 119088 soc.simpleuart.recv_divcnt[31]
.sym 119092 soc.simpleuart_reg_div_do[20]
.sym 119096 soc.simpleuart_reg_div_do[23]
.sym 119100 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 119104 soc.simpleuart_reg_div_do[16]
.sym 119106 soc.simpleuart.send_divcnt[0]
.sym 119111 soc.simpleuart.send_divcnt[1]
.sym 119112 soc.simpleuart.send_divcnt[0]
.sym 119115 soc.simpleuart.send_divcnt[2]
.sym 119116 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 119119 soc.simpleuart.send_divcnt[3]
.sym 119120 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 119123 soc.simpleuart.send_divcnt[4]
.sym 119124 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 119127 soc.simpleuart.send_divcnt[5]
.sym 119128 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 119131 soc.simpleuart.send_divcnt[6]
.sym 119132 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 119135 soc.simpleuart.send_divcnt[7]
.sym 119136 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 119139 soc.simpleuart.send_divcnt[8]
.sym 119140 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 119143 soc.simpleuart.send_divcnt[9]
.sym 119144 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 119147 soc.simpleuart.send_divcnt[10]
.sym 119148 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 119151 soc.simpleuart.send_divcnt[11]
.sym 119152 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 119155 soc.simpleuart.send_divcnt[12]
.sym 119156 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 119159 soc.simpleuart.send_divcnt[13]
.sym 119160 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 119163 soc.simpleuart.send_divcnt[14]
.sym 119164 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 119167 soc.simpleuart.send_divcnt[15]
.sym 119168 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 119171 soc.simpleuart.send_divcnt[16]
.sym 119172 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 119175 soc.simpleuart.send_divcnt[17]
.sym 119176 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 119179 soc.simpleuart.send_divcnt[18]
.sym 119180 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 119183 soc.simpleuart.send_divcnt[19]
.sym 119184 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 119187 soc.simpleuart.send_divcnt[20]
.sym 119188 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 119191 soc.simpleuart.send_divcnt[21]
.sym 119192 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 119195 soc.simpleuart.send_divcnt[22]
.sym 119196 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 119199 soc.simpleuart.send_divcnt[23]
.sym 119200 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 119203 soc.simpleuart.send_divcnt[24]
.sym 119204 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 119207 soc.simpleuart.send_divcnt[25]
.sym 119208 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 119211 soc.simpleuart.send_divcnt[26]
.sym 119212 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 119215 soc.simpleuart.send_divcnt[27]
.sym 119216 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 119219 soc.simpleuart.send_divcnt[28]
.sym 119220 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 119223 soc.simpleuart.send_divcnt[29]
.sym 119224 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 119227 soc.simpleuart.send_divcnt[30]
.sym 119228 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 119231 soc.simpleuart.send_divcnt[31]
.sym 119232 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 119234 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119235 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119236 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 119238 soc.spimem_rdata[22]
.sym 119239 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119240 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119242 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119243 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119244 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 119246 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119247 iomem_wstrb[3]
.sym 119248 UART_RX_SB_LUT4_I1_I0[3]
.sym 119250 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119251 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119252 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 119253 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119254 soc.simpleuart_reg_div_do[24]
.sym 119255 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 119256 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 119257 soc.spimemio.buffer[2]
.sym 119261 soc.spimemio.buffer[18]
.sym 119266 soc.spimem_rdata[20]
.sym 119267 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119268 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119269 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119270 soc.simpleuart_reg_div_do[28]
.sym 119271 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 119272 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 119274 soc.spimem_rdata[16]
.sym 119275 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119276 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119281 soc.spimem_rdata[0]
.sym 119282 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119283 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119284 flash_csb_SB_LUT4_I1_O[3]
.sym 119285 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 119289 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 119290 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 119291 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 119292 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 119293 soc.spimem_rdata[4]
.sym 119294 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119295 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119296 flash_csb_SB_LUT4_I1_O[3]
.sym 119297 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119298 soc.simpleuart_reg_div_do[29]
.sym 119299 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 119300 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 119301 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 119302 soc.spimem_rdata[28]
.sym 119303 flash_csb_SB_LUT4_I1_O[3]
.sym 119304 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 119305 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119306 soc.simpleuart_reg_div_do[23]
.sym 119307 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 119308 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 119311 flash_csb_SB_LUT4_I1_O[3]
.sym 119312 iomem_rdata[0]
.sym 119313 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119314 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 119315 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 119316 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 119317 gpio_in[0]
.sym 119322 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 119323 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 119324 UART_RX_SB_LUT4_I1_I0[3]
.sym 119325 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119326 soc.simpleuart_reg_div_do[30]
.sym 119327 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 119328 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 119329 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 119330 soc.spimem_rdata[27]
.sym 119331 flash_csb_SB_LUT4_I1_O[3]
.sym 119332 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 119333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 119334 soc.spimem_rdata[13]
.sym 119335 flash_csb_SB_LUT4_I1_O[3]
.sym 119336 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 119337 SET_SEC$SB_IO_IN
.sym 119345 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 119346 soc.spimem_rdata[23]
.sym 119347 flash_csb_SB_LUT4_I1_O[3]
.sym 119348 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 119349 UP_DWN$SB_IO_IN
.sym 119353 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 119354 soc.spimem_rdata[30]
.sym 119355 flash_csb_SB_LUT4_I1_O[3]
.sym 119356 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 119357 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 119358 soc.spimem_rdata[29]
.sym 119359 flash_csb_SB_LUT4_I1_O[3]
.sym 119360 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 119389 soc.spimemio.dout_data[5]
.sym 119407 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 119408 UART_RX_SB_LUT4_I1_I0[3]
.sym 119413 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 119425 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 119426 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 119427 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 119428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 119430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1[1]
.sym 119431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 119432 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119433 soc.cpu.mem_rdata_latched[1]
.sym 119438 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 119439 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 119440 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 119441 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 119442 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 119443 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 119444 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 119445 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 119449 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 119453 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 119454 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 119455 soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 119456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 119457 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 119458 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 119459 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119460 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119461 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 119462 soc.mem_rdata[28]
.sym 119463 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119464 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119465 soc.cpu.mem_rdata_q[29]
.sym 119466 soc.mem_rdata[29]
.sym 119467 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119468 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119469 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 119470 soc.mem_rdata[28]
.sym 119471 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119472 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 119473 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 119474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 119475 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119476 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119477 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 119478 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 119479 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119480 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119483 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 119484 soc.cpu.mem_do_rinst
.sym 119485 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 119486 soc.mem_rdata[23]
.sym 119487 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119488 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119489 soc.mem_rdata[27]
.sym 119494 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 119495 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 119496 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119497 soc.mem_rdata[29]
.sym 119501 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 119502 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 119503 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 119504 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 119507 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 119508 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 119511 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 119512 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 119513 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 119514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_I1[1]
.sym 119515 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119516 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119518 soc.cpu.mem_rdata_q[19]
.sym 119519 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119520 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119522 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 119523 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 119524 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 119525 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 119526 soc.mem_rdata[30]
.sym 119527 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119528 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119530 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 119531 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 119532 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119534 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 119535 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 119536 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 119537 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 119538 soc.mem_rdata[27]
.sym 119539 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119540 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119541 soc.cpu.mem_rdata_q[29]
.sym 119542 soc.mem_rdata[29]
.sym 119543 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119544 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119545 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 119546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 119547 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119548 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119550 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 119551 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 119552 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 119554 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 119555 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 119556 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 119557 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 119558 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 119559 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 119560 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 119562 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 119563 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 119564 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 119566 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 119567 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 119568 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119571 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[0]
.sym 119572 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 119575 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 119576 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 119579 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 119580 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 119582 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 119583 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 119584 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 119585 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 119586 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 119587 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119588 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 119590 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 119591 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 119592 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 119593 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 119594 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 119595 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[2]
.sym 119596 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[3]
.sym 119598 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 119599 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 119600 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 119602 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 119603 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 119604 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 119607 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 119608 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 119611 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 119612 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 119614 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 119615 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 119616 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 119617 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 119618 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 119619 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 119620 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 119621 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 119622 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 119623 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 119624 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 119625 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119626 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 119627 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 119628 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 119631 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 119632 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 119634 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 119635 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 119636 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 119637 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 119638 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 119639 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 119640 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 119642 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 119643 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 119644 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 119647 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 119648 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 119649 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 119650 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 119651 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 119652 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 119654 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 119655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119656 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119658 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119659 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 119660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 119662 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 119663 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 119664 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 119665 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 119666 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 119667 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 119668 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 119670 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 119671 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 119672 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119673 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 119674 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 119675 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 119676 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 119677 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0[0]
.sym 119678 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0[1]
.sym 119679 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 119680 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0[3]
.sym 119690 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 119691 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 119692 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 119698 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 119699 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 119700 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 119702 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 119703 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 119704 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119709 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 119710 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 119711 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 119712 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 119714 soc.spimemio.xfer.count[0]
.sym 119715 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 119718 soc.spimemio.xfer.count[1]
.sym 119719 $PACKER_VCC_NET
.sym 119720 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 119722 $PACKER_VCC_NET
.sym 119724 $nextpnr_ICESTORM_LC_53$I3
.sym 119726 soc.spimemio.xfer.count[2]
.sym 119727 $PACKER_VCC_NET
.sym 119729 soc.spimemio.xfer_clk
.sym 119730 soc.spimemio.xfer.count[3]
.sym 119731 $PACKER_VCC_NET
.sym 119732 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 119734 flash_io1_do_SB_LUT4_O_I2[0]
.sym 119735 flash_io1_do_SB_LUT4_O_I2[1]
.sym 119736 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119738 flash_io0_do_SB_LUT4_O_I2[0]
.sym 119739 flash_io0_do_SB_LUT4_O_I2[1]
.sym 119740 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119742 flash_io0_di
.sym 119743 flash_io1_di
.sym 119744 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119745 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 119746 soc.spimemio.xfer.count[1]
.sym 119747 soc.spimemio.xfer.count[0]
.sym 119748 soc.spimemio.xfer_clk
.sym 119749 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 119750 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 119751 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 119752 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 119753 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[1]
.sym 119754 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 119755 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 119756 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 119758 soc.spimemio.xfer.count[1]
.sym 119759 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 119760 $PACKER_VCC_NET
.sym 119761 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 119762 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 119763 soc.spimemio.xfer.xfer_ddr
.sym 119764 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 119766 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 119767 soc.spimemio.xfer.count[1]
.sym 119768 soc.spimemio.xfer_clk
.sym 119769 soc.spimemio.xfer_clk
.sym 119770 soc.spimemio.xfer.count[0]
.sym 119771 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 119772 $PACKER_VCC_NET
.sym 119773 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 119774 soc.spimemio.xfer.count[0]
.sym 119775 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 119776 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119778 soc.spimemio.xfer_io2_90
.sym 119779 soc.spimemio.xfer_io2_do
.sym 119780 soc.spimemio_cfgreg_do[22]
.sym 119782 soc.spimemio.xfer_io3_90
.sym 119783 soc.spimemio.xfer_io3_do
.sym 119784 soc.spimemio_cfgreg_do[22]
.sym 119787 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 119788 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 119789 soc.spimemio.xfer_io3_do
.sym 119795 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 119796 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 119798 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_O[0]
.sym 119799 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 119800 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 119801 soc.spimemio.xfer_io2_do
.sym 119805 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 119806 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 119807 soc.spimemio.xfer.xfer_ddr
.sym 119808 soc.spimemio.xfer_clk
.sym 119811 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 119812 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 119815 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 119816 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 119818 soc.spimemio.xfer_io0_90
.sym 119819 soc.spimemio.xfer_io0_do
.sym 119820 soc.spimemio_cfgreg_do[22]
.sym 119821 soc.spimemio.xfer_io1_do
.sym 119831 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 119832 soc.spimemio.xfer.obuffer[6]
.sym 119834 soc.spimemio.xfer_io1_90
.sym 119835 soc.spimemio.xfer_io1_do
.sym 119836 soc.spimemio_cfgreg_do[22]
.sym 119837 soc.spimemio.xfer_io0_do
.sym 119842 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119843 soc.spimemio.dout_data[5]
.sym 119844 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 119846 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 119847 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 119848 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 119849 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 119850 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 119851 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 119852 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 119854 flash_io1_di
.sym 119855 soc.spimemio.dout_data[0]
.sym 119856 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119857 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119858 soc.spimemio.dout_data[5]
.sym 119859 soc.spimemio.dout_data[3]
.sym 119860 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 119863 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 119864 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 119865 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119866 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 119867 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 119868 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 119870 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119871 soc.spimemio.dout_data[6]
.sym 119872 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 119873 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 119874 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 119875 soc.spimemio.config_oe[3]
.sym 119876 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119879 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 119880 soc.spimemio.din_ddr
.sym 119881 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119882 soc.spimemio.dout_data[4]
.sym 119883 soc.spimemio.dout_data[2]
.sym 119884 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 119887 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 119888 soc.spimemio.din_ddr
.sym 119889 soc.spimemio.din_rd
.sym 119893 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 119894 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 119895 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 119896 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119897 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 119901 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 119902 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 119903 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 119904 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119905 soc.spimemio.xfer.last_fetch
.sym 119906 soc.spimemio.xfer.fetch
.sym 119907 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 119908 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 119909 soc.spimemio.xfer.fetch
.sym 119910 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 119911 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 119912 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 119915 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 119916 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_I3[1]
.sym 119917 iomem_wdata[11]
.sym 119921 iomem_wdata[9]
.sym 119927 flash_io0_oe_SB_LUT4_O_I2[2]
.sym 119928 flash_io0_oe_SB_LUT4_O_I3[1]
.sym 119929 iomem_wdata[8]
.sym 119933 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119934 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 119935 soc.spimemio.config_oe[0]
.sym 119936 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119944 soc.simpleuart.recv_divcnt[3]
.sym 119946 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119947 flash_io0_oe_SB_LUT4_O_I2[1]
.sym 119948 flash_io0_oe_SB_LUT4_O_I2[2]
.sym 119952 soc.simpleuart_reg_div_do[13]
.sym 119961 soc.spimemio.xfer.xfer_ddr
.sym 119970 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 119973 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 119975 soc.simpleuart.recv_divcnt[1]
.sym 119976 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 119977 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 119979 soc.simpleuart.recv_divcnt[2]
.sym 119980 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 119981 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 119983 soc.simpleuart.recv_divcnt[3]
.sym 119984 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 119985 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 119987 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 119988 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 119989 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 119991 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 119992 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 119993 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 119995 soc.simpleuart.recv_divcnt[6]
.sym 119996 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 119997 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 119999 soc.simpleuart.recv_divcnt[7]
.sym 120000 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 120001 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120003 soc.simpleuart.recv_divcnt[8]
.sym 120004 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[8]
.sym 120005 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120007 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 120008 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[9]
.sym 120009 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120011 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 120012 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[3]
.sym 120013 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120015 soc.simpleuart.recv_divcnt[11]
.sym 120016 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[11]
.sym 120017 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120019 soc.simpleuart.recv_divcnt[12]
.sym 120020 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[12]
.sym 120021 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120023 soc.simpleuart.recv_divcnt[13]
.sym 120024 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[13]
.sym 120025 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120027 soc.simpleuart.recv_divcnt[14]
.sym 120028 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[14]
.sym 120029 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120031 soc.simpleuart.recv_divcnt[15]
.sym 120032 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[15]
.sym 120033 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120035 soc.simpleuart.recv_divcnt[16]
.sym 120036 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[16]
.sym 120037 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120039 soc.simpleuart.recv_divcnt[17]
.sym 120040 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[17]
.sym 120041 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120043 soc.simpleuart.recv_divcnt[18]
.sym 120044 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[18]
.sym 120045 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120047 soc.simpleuart.recv_divcnt[19]
.sym 120048 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[19]
.sym 120049 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120051 soc.simpleuart.recv_divcnt[20]
.sym 120052 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[20]
.sym 120053 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120055 soc.simpleuart.recv_divcnt[21]
.sym 120056 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[21]
.sym 120057 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120059 soc.simpleuart.recv_divcnt[22]
.sym 120060 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[22]
.sym 120061 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120063 soc.simpleuart.recv_divcnt[23]
.sym 120064 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[23]
.sym 120065 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120067 soc.simpleuart.recv_divcnt[24]
.sym 120068 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[24]
.sym 120069 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120071 soc.simpleuart.recv_divcnt[25]
.sym 120072 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[25]
.sym 120073 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120075 soc.simpleuart.recv_divcnt[26]
.sym 120076 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[26]
.sym 120077 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120079 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 120080 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[27]
.sym 120081 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120083 soc.simpleuart.recv_divcnt[28]
.sym 120084 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[28]
.sym 120085 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120087 soc.simpleuart.recv_divcnt[29]
.sym 120088 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[29]
.sym 120089 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120091 soc.simpleuart.recv_divcnt[30]
.sym 120092 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[30]
.sym 120093 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120095 soc.simpleuart.recv_divcnt[31]
.sym 120096 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[31]
.sym 120099 flash_io0_oe_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 120100 soc.simpleuart.recv_divcnt[19]
.sym 120101 soc.simpleuart_reg_div_do[25]
.sym 120102 soc.simpleuart.recv_divcnt[25]
.sym 120103 soc.simpleuart.recv_divcnt[30]
.sym 120104 soc.simpleuart_reg_div_do[30]
.sym 120105 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[0]
.sym 120106 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 120107 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 120108 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[3]
.sym 120109 soc.simpleuart.recv_divcnt[20]
.sym 120110 soc.simpleuart_reg_div_do[20]
.sym 120111 soc.simpleuart_reg_div_do[6]
.sym 120112 soc.simpleuart.recv_divcnt[6]
.sym 120119 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 120120 UART_RX_SB_LUT4_I1_I2[0]
.sym 120121 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 120122 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 120123 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 120124 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 120125 soc.simpleuart_reg_div_do[21]
.sym 120126 soc.simpleuart.recv_divcnt[21]
.sym 120127 soc.simpleuart_reg_div_do[20]
.sym 120128 soc.simpleuart.recv_divcnt[20]
.sym 120129 soc.spimemio.dout_data[7]
.sym 120133 soc.spimemio.dout_data[5]
.sym 120141 soc.spimemio.dout_data[0]
.sym 120153 soc.spimemio.dout_data[2]
.sym 120161 iomem_wdata[27]
.sym 120169 iomem_wdata[24]
.sym 120189 iomem_wdata[30]
.sym 120193 soc.spimemio.buffer[22]
.sym 120213 soc.spimemio.buffer[21]
.sym 120225 soc.spimemio.buffer[8]
.sym 120233 soc.spimemio.buffer[20]
.sym 120237 soc.spimemio.buffer[16]
.sym 120245 soc.spimemio.buffer[0]
.sym 120249 soc.spimemio.buffer[1]
.sym 120253 soc.spimemio.buffer[4]
.sym 120265 soc.spimemio.buffer[6]
.sym 120277 soc.spimemio.dout_data[4]
.sym 120289 soc.spimemio.buffer[13]
.sym 120293 soc.spimemio.dout_data[6]
.sym 120297 soc.spimemio.buffer[23]
.sym 120301 soc.spimemio.buffer[19]
.sym 120305 soc.spimemio.buffer[14]
.sym 120310 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 120311 iomem_wstrb[3]
.sym 120312 UART_RX_SB_LUT4_I1_I0[3]
.sym 120313 soc.spimemio.buffer[3]
.sym 120317 soc.spimemio.buffer[7]
.sym 120329 iomem_wdata[31]
.sym 120358 soc.cpu.clear_prefetched_high_word_q
.sym 120359 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 120360 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 120361 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 120362 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 120363 UART_RX_SB_LUT4_I1_I0[3]
.sym 120364 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 120365 soc.cpu.clear_prefetched_high_word
.sym 120371 soc.cpu.clear_prefetched_high_word
.sym 120372 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 120381 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 120382 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 120383 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 120384 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 120387 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 120388 UART_RX_SB_LUT4_I1_I0[3]
.sym 120389 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 120390 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 120391 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 120392 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 120393 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 120394 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 120395 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 120396 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 120398 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 120399 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 120400 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 120403 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 120404 soc.cpu.mem_do_rinst
.sym 120405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 120410 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 120411 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 120412 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 120414 soc.cpu.clear_prefetched_high_word
.sym 120415 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120416 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 120421 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120422 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 120423 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 120424 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 120426 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 120427 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 120428 soc.cpu.mem_la_firstword_xfer
.sym 120429 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 120434 soc.cpu.mem_rdata_q[22]
.sym 120435 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 120436 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 120438 soc.cpu.mem_rdata_q[29]
.sym 120439 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 120440 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 120441 soc.cpu.mem_rdata_q[19]
.sym 120442 soc.cpu.mem_rdata_q[22]
.sym 120443 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 120444 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 120446 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 120447 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 120448 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120451 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 120452 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 120453 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 120454 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 120455 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 120456 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120457 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 120458 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 120459 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 120460 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 120461 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120462 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120463 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120464 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 120466 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 120467 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 120468 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 120469 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 120470 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 120471 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120472 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3]
.sym 120473 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 120474 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 120475 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 120476 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 120477 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120478 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 120479 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 120480 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120483 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 120484 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 120485 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120486 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 120487 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 120488 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 120490 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 120491 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 120492 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 120493 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 120494 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 120495 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 120496 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 120499 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 120500 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 120501 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 120502 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3[1]
.sym 120503 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 120504 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3[3]
.sym 120505 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 120506 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 120507 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 120508 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 120509 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 120510 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 120511 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 120512 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 120514 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 120515 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 120516 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 120517 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 120518 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 120519 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 120520 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 120522 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 120523 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 120524 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 120527 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 120528 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 120530 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120531 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 120532 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 120533 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 120534 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 120535 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 120536 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 120538 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 120539 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 120540 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 120543 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 120544 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 120546 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 120547 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 120548 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120551 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 120552 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 120554 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 120555 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 120556 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 120559 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 120560 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 120561 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 120562 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 120563 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 120564 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 120567 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 120568 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 120570 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 120571 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 120572 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120573 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120574 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 120575 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120576 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 120577 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 120578 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 120579 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 120580 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 120582 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 120583 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 120584 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 120587 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 120588 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 120591 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[0]
.sym 120592 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 120594 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 120595 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 120596 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120599 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 120600 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 120602 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 120603 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 120604 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 120606 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 120607 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 120608 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 120610 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 120611 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 120612 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120613 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 120614 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 120615 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 120616 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 120617 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120618 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120619 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120620 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 120622 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 120623 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 120624 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[2]
.sym 120625 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 120626 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 120627 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
.sym 120628 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[3]
.sym 120630 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 120631 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 120632 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120634 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[0]
.sym 120635 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[3]
.sym 120636 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[2]
.sym 120637 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 120638 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120639 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 120640 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 120642 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 120643 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 120644 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 120646 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120647 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 120648 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 120653 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 120654 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 120655 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 120656 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 120657 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 120658 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 120659 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 120660 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 120662 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 120663 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 120664 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 120666 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 120667 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 120668 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120671 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 120672 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 120674 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[3]
.sym 120675 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 120676 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 120679 soc.spimemio.xfer.count[2]
.sym 120680 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 120685 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 120686 soc.spimemio.xfer.count[1]
.sym 120687 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 120688 soc.spimemio.xfer_clk
.sym 120689 soc.spimemio.xfer_clk
.sym 120690 soc.spimemio.xfer.count[2]
.sym 120691 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120692 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 120694 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 120695 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 120696 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120698 soc.spimemio.xfer.count[3]
.sym 120699 soc.spimemio.xfer.count[0]
.sym 120700 soc.spimemio.xfer.count[1]
.sym 120701 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[0]
.sym 120702 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[1]
.sym 120703 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[2]
.sym 120704 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0[3]
.sym 120706 soc.spimemio.xfer.count[1]
.sym 120707 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120709 soc.spimemio.xfer_clk
.sym 120710 soc.spimemio.xfer.count[2]
.sym 120711 $PACKER_VCC_NET
.sym 120712 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 120713 soc.spimemio.xfer_clk
.sym 120714 soc.spimemio.xfer.count[3]
.sym 120715 $PACKER_VCC_NET
.sym 120716 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 120717 iomem_wdata[5]
.sym 120721 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 120722 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 120723 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 120724 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 120726 soc.spimemio.config_clk
.sym 120727 soc.spimemio.xfer_clk
.sym 120728 flash_io0_do_SB_LUT4_O_I2[2]
.sym 120730 soc.spimemio.xfer.xfer_ddr
.sym 120731 soc.spimemio.xfer_clk
.sym 120732 soc.spimemio.xfer.count[2]
.sym 120733 iomem_wdata[4]
.sym 120739 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 120740 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 120742 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 120743 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 120744 soc.spimemio.xfer.xfer_ddr
.sym 120746 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120747 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 120748 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 120750 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 120751 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 120752 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 120754 soc.spimemio.config_csb
.sym 120755 soc.spimemio.xfer_csb
.sym 120756 flash_io0_do_SB_LUT4_O_I2[2]
.sym 120767 soc.spimemio.xfer_clk
.sym 120768 soc.spimemio.xfer_csb
.sym 120769 $PACKER_GND_NET
.sym 120785 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120786 soc.spimemio.din_valid_SB_LUT4_I3_I1[0]
.sym 120787 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I0_O[2]
.sym 120788 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 120791 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120792 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 120797 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 120798 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 120799 soc.spimemio.xfer.xfer_ddr
.sym 120800 soc.spimemio.xfer_clk
.sym 120801 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 120802 soc.spimemio.xfer.obuffer[6]
.sym 120803 soc.spimemio.xfer.obuffer[4]
.sym 120804 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 120806 soc.spimemio.xfer.obuffer[3]
.sym 120807 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 120808 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120810 soc.spimemio.din_data[7]
.sym 120811 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 120812 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120816 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 120819 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 120820 soc.spimemio.xfer.obuffer[4]
.sym 120823 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 120824 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120825 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 120826 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 120827 soc.spimemio.xfer.obuffer[6]
.sym 120828 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120829 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 120830 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 120831 soc.spimemio.din_data[6]
.sym 120832 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120837 soc.spimemio.din_data[0]
.sym 120854 soc.spimemio.xfer.xfer_ddr
.sym 120855 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 120856 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 120875 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 120876 soc.spimemio.xfer.xfer_ddr
.sym 120893 soc.spimemio.xfer.fetch
.sym 120939 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 120940 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 120964 soc.simpleuart_reg_div_do[21]
.sym 120968 soc.simpleuart.recv_divcnt[19]
.sym 120972 soc.simpleuart_reg_div_do[18]
.sym 120973 soc.simpleuart_reg_div_do[13]
.sym 120974 soc.simpleuart.recv_divcnt[13]
.sym 120975 soc.simpleuart_reg_div_do[23]
.sym 120976 soc.simpleuart.recv_divcnt[23]
.sym 120980 soc.simpleuart.recv_divcnt[18]
.sym 120981 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 120982 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 120983 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 120984 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 120987 soc.simpleuart.recv_divcnt[21]
.sym 120988 soc.simpleuart_reg_div_do[21]
.sym 120992 soc.simpleuart.recv_divcnt[23]
.sym 121009 soc.simpleuart_reg_div_do[18]
.sym 121010 soc.simpleuart.recv_divcnt[18]
.sym 121011 soc.simpleuart_reg_div_do[24]
.sym 121012 soc.simpleuart.recv_divcnt[24]
.sym 121029 iomem_wdata[31]
.sym 121035 UART_RX_SB_LUT4_I1_I2[0]
.sym 121036 UART_RX_SB_LUT4_I1_I0[2]
.sym 121038 flash_io0_oe_SB_LUT4_I1_I3[1]
.sym 121039 iomem_wstrb[3]
.sym 121040 UART_RX_SB_LUT4_I1_I0[3]
.sym 121043 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 121044 UART_RX_SB_LUT4_I1_I2[0]
.sym 121047 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 121048 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 121049 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 121050 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 121051 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 121052 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 121053 UART_RX_SB_LUT4_I1_I0[0]
.sym 121054 UART_RX$SB_IO_IN
.sym 121055 UART_RX_SB_LUT4_I1_I0[2]
.sym 121056 UART_RX_SB_LUT4_I1_I0[3]
.sym 121058 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 121063 soc.simpleuart.recv_state[1]
.sym 121065 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 121067 soc.simpleuart.recv_state[2]
.sym 121068 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 121069 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 121071 soc.simpleuart.recv_state[3]
.sym 121072 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 121073 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 121074 soc.simpleuart.recv_state[2]
.sym 121075 soc.simpleuart.recv_state[3]
.sym 121076 soc.simpleuart.recv_state[1]
.sym 121078 soc.simpleuart.recv_state[3]
.sym 121079 soc.simpleuart.recv_state[2]
.sym 121080 soc.simpleuart.recv_state[1]
.sym 121081 soc.simpleuart.recv_state[2]
.sym 121082 soc.simpleuart.recv_state[3]
.sym 121083 soc.simpleuart.recv_state[1]
.sym 121084 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 121085 UART_RX_SB_LUT4_I1_I2[0]
.sym 121086 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 121087 soc.simpleuart.recv_state[1]
.sym 121088 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 121137 soc.spimemio.dout_data[0]
.sym 121153 soc.spimemio.dout_data[0]
.sym 121157 soc.spimemio.dout_data[6]
.sym 121161 soc.spimemio.dout_data[2]
.sym 121165 soc.spimemio.dout_data[5]
.sym 121173 soc.spimemio.dout_data[7]
.sym 121181 soc.spimemio.dout_data[4]
.sym 121201 soc.spimemio.dout_data[1]
.sym 121213 soc.spimemio.dout_data[4]
.sym 121225 soc.spimemio.dout_data[6]
.sym 121233 soc.spimemio.dout_data[3]
.sym 121261 soc.spimemio.dout_data[7]
.sym 121269 soc.spimemio.dout_data[6]
.sym 121273 soc.spimemio.dout_data[5]
.sym 121317 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 121318 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 121319 soc.cpu.mem_state[1]
.sym 121320 soc.cpu.mem_state[0]
.sym 121323 soc.cpu.mem_state[1]
.sym 121324 soc.cpu.mem_state[0]
.sym 121325 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 121326 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 121327 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 121328 UART_RX_SB_LUT4_I1_I0[3]
.sym 121329 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 121330 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 121331 UART_RX_SB_LUT4_I1_I0[3]
.sym 121332 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 121333 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121334 soc.cpu.mem_state[1]
.sym 121335 soc.cpu.mem_state[0]
.sym 121336 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 121337 soc.cpu.mem_state[0]
.sym 121338 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 121339 soc.cpu.mem_state[1]
.sym 121340 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 121341 soc.cpu.mem_do_rinst
.sym 121342 soc.cpu.mem_state[1]
.sym 121343 soc.cpu.mem_state[0]
.sym 121344 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 121347 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 121348 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 121349 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 121350 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 121351 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 121352 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 121353 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 121357 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 121358 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 121359 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 121360 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121363 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 121364 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 121366 soc.cpu.mem_state[1]
.sym 121367 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121368 soc.cpu.mem_state[0]
.sym 121369 soc.cpu.mem_do_rinst
.sym 121370 soc.cpu.mem_state[1]
.sym 121371 soc.cpu.mem_state[0]
.sym 121372 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 121376 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 121441 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 121442 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3[1]
.sym 121443 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 121444 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3]
.sym 121446 soc.cpu.mem_rdata_q[29]
.sym 121447 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 121448 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121449 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121450 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 121451 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 121452 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 121454 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 121455 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 121456 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 121459 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[0]
.sym 121460 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 121462 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 121463 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 121464 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121466 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121467 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 121468 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 121469 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[0]
.sym 121470 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 121471 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 121472 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 121473 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 121474 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 121475 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 121476 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 121478 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 121479 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 121480 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121482 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121483 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121484 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121486 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 121487 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 121488 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 121489 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 121490 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 121491 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 121492 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 121494 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 121495 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 121496 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 121498 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 121499 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 121500 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 121501 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[0]
.sym 121502 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121503 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 121504 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121505 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 121506 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 121507 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 121508 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 121509 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 121510 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 121511 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 121512 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 121514 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 121515 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 121516 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 121518 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 121519 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 121520 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121521 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121522 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 121523 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121524 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121525 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 121526 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 121527 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 121528 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 121529 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 121530 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[0]
.sym 121531 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 121532 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 121533 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121534 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121535 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121536 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 121537 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 121538 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 121539 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121540 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 121543 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 121544 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 121545 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[1]
.sym 121546 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[0]
.sym 121547 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 121548 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[3]
.sym 121549 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[1]
.sym 121550 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121551 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 121552 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 121555 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121556 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121559 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 121560 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 121562 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 121563 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 121564 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121566 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 121567 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 121568 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 121570 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121571 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121572 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 121574 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 121575 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 121576 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121578 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[0]
.sym 121579 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 121580 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 121581 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 121582 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 121583 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 121584 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 121585 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 121586 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 121587 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 121588 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 121589 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121590 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121591 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 121592 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 121593 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[0]
.sym 121594 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121595 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 121596 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 121597 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 121598 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121599 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121600 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 121670 soc.spimemio.xfer_clk
.sym 121671 soc.spimemio.xfer.xfer_ddr
.sym 121672 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 121677 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 121678 soc.spimemio.xfer.count[3]
.sym 121679 soc.spimemio.xfer.count[2]
.sym 121680 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 121682 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 121683 soc.spimemio.xfer.count[2]
.sym 121684 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 121685 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 121686 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 121687 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 121688 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 121689 soc.spimemio.xfer.xfer_ddr
.sym 121690 soc.spimemio.xfer_clk
.sym 121691 soc.spimemio.xfer.count[3]
.sym 121692 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 121693 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 121694 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 121695 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 121696 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121763 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 121764 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 121765 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 121766 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 121767 soc.spimemio.din_data[5]
.sym 121768 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 121777 soc.spimemio.xfer.obuffer[1]
.sym 121778 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 121779 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121780 soc.spimemio.xfer.obuffer[4]
.sym 121781 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 121782 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 121783 soc.spimemio.din_data[4]
.sym 121784 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 121787 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 121788 soc.spimemio.xfer.obuffer[3]
.sym 121789 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 121790 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 121791 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121792 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 121793 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121794 soc.spimemio.xfer.obuffer[0]
.sym 121795 soc.spimemio.din_data[1]
.sym 121796 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 121797 soc.spimemio.xfer.obuffer[0]
.sym 121798 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 121799 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121800 soc.spimemio.xfer.obuffer[3]
.sym 121801 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 121802 soc.spimemio.xfer.obuffer[0]
.sym 121803 soc.spimemio.xfer.obuffer[1]
.sym 121804 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121805 soc.spimemio.din_valid_SB_LUT4_I3_I1[1]
.sym 121806 soc.spimemio.xfer.obuffer[1]
.sym 121807 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 121808 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121814 soc.spimemio.din_data[2]
.sym 121815 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 121816 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 121818 soc.spimemio.din_data[3]
.sym 121819 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 121820 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 121829 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 122181 soc.spimemio.dout_data[3]
.sym 122313 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 122314 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 122315 soc.cpu.mem_state[1]
.sym 122316 soc.cpu.mem_state[0]
.sym 122321 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 122322 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 122323 soc.cpu.mem_state[1]
.sym 122324 soc.cpu.mem_state[0]
.sym 122490 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 122491 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[1]
.sym 122492 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 122597 soc.memory.rdata_0[22]
.sym 122598 soc.memory.rdata_1[22]
.sym 122599 iomem_addr[16]
.sym 122600 flash_clk_SB_LUT4_I1_I2[3]
.sym 122601 soc.memory.rdata_0[19]
.sym 122602 soc.memory.rdata_1[19]
.sym 122603 iomem_addr[16]
.sym 122604 flash_clk_SB_LUT4_I1_I2[3]
.sym 122609 soc.memory.rdata_0[26]
.sym 122610 soc.memory.rdata_1[26]
.sym 122611 iomem_addr[16]
.sym 122612 flash_clk_SB_LUT4_I1_I2[3]
.sym 122613 soc.memory.rdata_0[27]
.sym 122614 soc.memory.rdata_1[27]
.sym 122615 iomem_addr[16]
.sym 122616 flash_clk_SB_LUT4_I1_I2[3]
.sym 122617 soc.memory.rdata_0[18]
.sym 122618 soc.memory.rdata_1[18]
.sym 122619 iomem_addr[16]
.sym 122620 flash_clk_SB_LUT4_I1_I2[3]
.sym 122621 soc.memory.rdata_0[17]
.sym 122622 soc.memory.rdata_1[17]
.sym 122623 iomem_addr[16]
.sym 122624 flash_clk_SB_LUT4_I1_I2[3]
.sym 123553 soc.memory.rdata_0[23]
.sym 123554 soc.memory.rdata_1[23]
.sym 123555 iomem_addr[16]
.sym 123556 flash_clk_SB_LUT4_I1_I2[3]
.sym 123557 soc.memory.rdata_0[24]
.sym 123558 soc.memory.rdata_1[24]
.sym 123559 iomem_addr[16]
.sym 123560 flash_clk_SB_LUT4_I1_I2[3]
.sym 123563 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 123564 iomem_wstrb[2]
.sym 123567 soc.memory.wen[2]
.sym 123568 soc.memory.wen[3]
.sym 123569 soc.memory.rdata_0[16]
.sym 123570 soc.memory.rdata_1[16]
.sym 123571 iomem_addr[16]
.sym 123572 flash_clk_SB_LUT4_I1_I2[3]
.sym 123573 soc.memory.rdata_0[25]
.sym 123574 soc.memory.rdata_1[25]
.sym 123575 iomem_addr[16]
.sym 123576 flash_clk_SB_LUT4_I1_I2[3]
.sym 123579 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 123580 iomem_wstrb[3]
.sym 123581 soc.memory.rdata_0[20]
.sym 123582 soc.memory.rdata_1[20]
.sym 123583 iomem_addr[16]
.sym 123584 flash_clk_SB_LUT4_I1_I2[3]
.sym 123585 soc.memory.rdata_0[28]
.sym 123586 soc.memory.rdata_1[28]
.sym 123587 iomem_addr[16]
.sym 123588 flash_clk_SB_LUT4_I1_I2[3]
.sym 123593 soc.memory.rdata_0[31]
.sym 123594 soc.memory.rdata_1[31]
.sym 123595 iomem_addr[16]
.sym 123596 flash_clk_SB_LUT4_I1_I2[3]
.sym 123597 soc.memory.rdata_0[21]
.sym 123598 soc.memory.rdata_1[21]
.sym 123599 iomem_addr[16]
.sym 123600 flash_clk_SB_LUT4_I1_I2[3]
.sym 123601 soc.memory.rdata_0[30]
.sym 123602 soc.memory.rdata_1[30]
.sym 123603 iomem_addr[16]
.sym 123604 flash_clk_SB_LUT4_I1_I2[3]
.sym 123613 soc.memory.rdata_0[29]
.sym 123614 soc.memory.rdata_1[29]
.sym 123615 iomem_addr[16]
.sym 123616 flash_clk_SB_LUT4_I1_I2[3]
