// Seed: 3899562738
module module_0 (
    output supply1 id_0,
    input wire id_1,
    output supply1 id_2,
    output wire id_3,
    output wand id_4
);
  assign id_0 = id_1;
endmodule
module module_1 #(
    parameter id_16 = 32'd66
) (
    input uwire id_0,
    input tri1 id_1,
    input uwire id_2,
    input wor id_3,
    output wor id_4,
    output uwire id_5,
    input supply1 id_6,
    output tri0 id_7,
    input wand id_8,
    output logic id_9,
    output wor id_10,
    input supply1 id_11
);
  wire id_13, id_14, id_15, _id_16;
  wire id_17;
  wire id_18, id_19;
  assign id_4 = id_15;
  wire [1 : -1  -  id_16] id_20, id_21;
  always id_9 <= -1;
  logic [7:0][1] id_22;
  ;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_7,
      id_5,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
