Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6cd5745713a94cf09591192369ddc226 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AutoPlayMode_behav xil_defaultlib.AutoPlayMode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port light on this module [D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/AutoPlayMode.v:93]
ERROR: [VRFC 10-2063] Module <Spring> not found while processing module instance <song3> [D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/AutoPlayMode.v:94]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
