// Seed: 2076512648
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    output id_7,
    output logic id_8,
    input logic id_9,
    input id_10,
    input logic id_11,
    output id_12
);
  logic id_13 = id_10;
  assign id_2 = 1 ? 1 : 1'b0;
  always @(id_5 or id_6) begin
    id_2 <= id_1;
  end
endmodule
