<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>mdio.h source code [linux-4.14.y/include/uapi/linux/mdio.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/uapi/linux/mdio.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>uapi</a>/<a href='./'>linux</a>/<a href='mdio.h.html'>mdio.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> * linux/mdio.h: definitions for MDIO (clause 45) transceivers</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2006-2009 Solarflare Communications Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="7">7</th><td><i> * under the terms of the GNU General Public License version 2 as published</i></td></tr>
<tr><th id="8">8</th><td><i> * by the Free Software Foundation, incorporated herein by reference.</i></td></tr>
<tr><th id="9">9</th><td><i> */</i></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#<span data-ppcond="11">ifndef</span> <span class="macro" data-ref="_M/_UAPI__LINUX_MDIO_H__">_UAPI__LINUX_MDIO_H__</span></u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/_UAPI__LINUX_MDIO_H__" data-ref="_M/_UAPI__LINUX_MDIO_H__">_UAPI__LINUX_MDIO_H__</dfn></u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../linux/types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../linux/mii.h.html">&lt;linux/mii.h&gt;</a></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><i>/* MDIO Manageable Devices (MMDs). */</i></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_PMAPMD" data-ref="_M/MDIO_MMD_PMAPMD">MDIO_MMD_PMAPMD</dfn>		1	/* Physical Medium Attachment/</u></td></tr>
<tr><th id="19">19</th><td><u>					 * Physical Medium Dependent */</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_WIS" data-ref="_M/MDIO_MMD_WIS">MDIO_MMD_WIS</dfn>		2	/* WAN Interface Sublayer */</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_PCS" data-ref="_M/MDIO_MMD_PCS">MDIO_MMD_PCS</dfn>		3	/* Physical Coding Sublayer */</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_PHYXS" data-ref="_M/MDIO_MMD_PHYXS">MDIO_MMD_PHYXS</dfn>		4	/* PHY Extender Sublayer */</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_DTEXS" data-ref="_M/MDIO_MMD_DTEXS">MDIO_MMD_DTEXS</dfn>		5	/* DTE Extender Sublayer */</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_TC" data-ref="_M/MDIO_MMD_TC">MDIO_MMD_TC</dfn>		6	/* Transmission Convergence */</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_AN" data-ref="_M/MDIO_MMD_AN">MDIO_MMD_AN</dfn>		7	/* Auto-Negotiation */</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_C22EXT" data-ref="_M/MDIO_MMD_C22EXT">MDIO_MMD_C22EXT</dfn>		29	/* Clause 22 extension */</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_VEND1" data-ref="_M/MDIO_MMD_VEND1">MDIO_MMD_VEND1</dfn>		30	/* Vendor specific 1 */</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/MDIO_MMD_VEND2" data-ref="_M/MDIO_MMD_VEND2">MDIO_MMD_VEND2</dfn>		31	/* Vendor specific 2 */</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>/* Generic MDIO registers. */</i></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL1" data-ref="_M/MDIO_CTRL1">MDIO_CTRL1</dfn>		MII_BMCR</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/MDIO_STAT1" data-ref="_M/MDIO_STAT1">MDIO_STAT1</dfn>		MII_BMSR</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVID1" data-ref="_M/MDIO_DEVID1">MDIO_DEVID1</dfn>		MII_PHYSID1</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVID2" data-ref="_M/MDIO_DEVID2">MDIO_DEVID2</dfn>		MII_PHYSID2</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/MDIO_SPEED" data-ref="_M/MDIO_SPEED">MDIO_SPEED</dfn>		4	/* Speed ability */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVS1" data-ref="_M/MDIO_DEVS1">MDIO_DEVS1</dfn>		5	/* Devices in package */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVS2" data-ref="_M/MDIO_DEVS2">MDIO_DEVS2</dfn>		6</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL2" data-ref="_M/MDIO_CTRL2">MDIO_CTRL2</dfn>		7	/* 10G control 2 */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/MDIO_STAT2" data-ref="_M/MDIO_STAT2">MDIO_STAT2</dfn>		8	/* 10G status 2 */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_TXDIS" data-ref="_M/MDIO_PMA_TXDIS">MDIO_PMA_TXDIS</dfn>		9	/* 10G PMA/PMD transmit disable */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_RXDET" data-ref="_M/MDIO_PMA_RXDET">MDIO_PMA_RXDET</dfn>		10	/* 10G PMA/PMD receive signal detect */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_EXTABLE" data-ref="_M/MDIO_PMA_EXTABLE">MDIO_PMA_EXTABLE</dfn>	11	/* 10G PMA/PMD extended ability */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/MDIO_PKGID1" data-ref="_M/MDIO_PKGID1">MDIO_PKGID1</dfn>		14	/* Package identifier */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/MDIO_PKGID2" data-ref="_M/MDIO_PKGID2">MDIO_PKGID2</dfn>		15</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_ADVERTISE" data-ref="_M/MDIO_AN_ADVERTISE">MDIO_AN_ADVERTISE</dfn>	16	/* AN advertising (base page) */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_LPA" data-ref="_M/MDIO_AN_LPA">MDIO_AN_LPA</dfn>		19	/* AN LP abilities (base page) */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_EEE_ABLE" data-ref="_M/MDIO_PCS_EEE_ABLE">MDIO_PCS_EEE_ABLE</dfn>	20	/* EEE Capability register */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_EEE_WK_ERR" data-ref="_M/MDIO_PCS_EEE_WK_ERR">MDIO_PCS_EEE_WK_ERR</dfn>	22	/* EEE wake error counter */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_LNSTAT" data-ref="_M/MDIO_PHYXS_LNSTAT">MDIO_PHYXS_LNSTAT</dfn>	24	/* PHY XGXS lane state */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_EEE_ADV" data-ref="_M/MDIO_AN_EEE_ADV">MDIO_AN_EEE_ADV</dfn>		60	/* EEE advertisement */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_EEE_LPABLE" data-ref="_M/MDIO_AN_EEE_LPABLE">MDIO_AN_EEE_LPABLE</dfn>	61	/* EEE link partner ability */</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>/* Media-dependent registers. */</i></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBT_SWAPPOL" data-ref="_M/MDIO_PMA_10GBT_SWAPPOL">MDIO_PMA_10GBT_SWAPPOL</dfn>	130	/* 10GBASE-T pair swap &amp; polarity */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBT_TXPWR" data-ref="_M/MDIO_PMA_10GBT_TXPWR">MDIO_PMA_10GBT_TXPWR</dfn>	131	/* 10GBASE-T TX power control */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBT_SNR" data-ref="_M/MDIO_PMA_10GBT_SNR">MDIO_PMA_10GBT_SNR</dfn>	133	/* 10GBASE-T SNR margin, lane A.</u></td></tr>
<tr><th id="57">57</th><td><u>					 * Lanes B-D are numbered 134-136. */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBR_FECABLE" data-ref="_M/MDIO_PMA_10GBR_FECABLE">MDIO_PMA_10GBR_FECABLE</dfn>	170	/* 10GBASE-R FEC ability */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_10GBX_STAT1" data-ref="_M/MDIO_PCS_10GBX_STAT1">MDIO_PCS_10GBX_STAT1</dfn>	24	/* 10GBASE-X PCS status 1 */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_10GBRT_STAT1" data-ref="_M/MDIO_PCS_10GBRT_STAT1">MDIO_PCS_10GBRT_STAT1</dfn>	32	/* 10GBASE-R/-T PCS status 1 */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_10GBRT_STAT2" data-ref="_M/MDIO_PCS_10GBRT_STAT2">MDIO_PCS_10GBRT_STAT2</dfn>	33	/* 10GBASE-R/-T PCS status 2 */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_10GBT_CTRL" data-ref="_M/MDIO_AN_10GBT_CTRL">MDIO_AN_10GBT_CTRL</dfn>	32	/* 10GBASE-T auto-negotiation control */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_10GBT_STAT" data-ref="_M/MDIO_AN_10GBT_STAT">MDIO_AN_10GBT_STAT</dfn>	33	/* 10GBASE-T auto-negotiation status */</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>/* LASI (Link Alarm Status Interrupt) registers, defined by XENPAK MSA. */</i></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_RXCTRL" data-ref="_M/MDIO_PMA_LASI_RXCTRL">MDIO_PMA_LASI_RXCTRL</dfn>	0x9000	/* RX_ALARM control */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_TXCTRL" data-ref="_M/MDIO_PMA_LASI_TXCTRL">MDIO_PMA_LASI_TXCTRL</dfn>	0x9001	/* TX_ALARM control */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_CTRL" data-ref="_M/MDIO_PMA_LASI_CTRL">MDIO_PMA_LASI_CTRL</dfn>	0x9002	/* LASI control */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_RXSTAT" data-ref="_M/MDIO_PMA_LASI_RXSTAT">MDIO_PMA_LASI_RXSTAT</dfn>	0x9003	/* RX_ALARM status */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_TXSTAT" data-ref="_M/MDIO_PMA_LASI_TXSTAT">MDIO_PMA_LASI_TXSTAT</dfn>	0x9004	/* TX_ALARM status */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_STAT" data-ref="_M/MDIO_PMA_LASI_STAT">MDIO_PMA_LASI_STAT</dfn>	0x9005	/* LASI status */</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/* Control register 1. */</i></td></tr>
<tr><th id="74">74</th><td><i>/* Enable extended speed selection */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL1_SPEEDSELEXT" data-ref="_M/MDIO_CTRL1_SPEEDSELEXT">MDIO_CTRL1_SPEEDSELEXT</dfn>		(BMCR_SPEED1000 | BMCR_SPEED100)</u></td></tr>
<tr><th id="76">76</th><td><i>/* All speed selection bits */</i></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL1_SPEEDSEL" data-ref="_M/MDIO_CTRL1_SPEEDSEL">MDIO_CTRL1_SPEEDSEL</dfn>		(MDIO_CTRL1_SPEEDSELEXT | 0x003c)</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL1_FULLDPLX" data-ref="_M/MDIO_CTRL1_FULLDPLX">MDIO_CTRL1_FULLDPLX</dfn>		BMCR_FULLDPLX</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL1_LPOWER" data-ref="_M/MDIO_CTRL1_LPOWER">MDIO_CTRL1_LPOWER</dfn>		BMCR_PDOWN</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL1_RESET" data-ref="_M/MDIO_CTRL1_RESET">MDIO_CTRL1_RESET</dfn>		BMCR_RESET</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL1_LOOPBACK" data-ref="_M/MDIO_PMA_CTRL1_LOOPBACK">MDIO_PMA_CTRL1_LOOPBACK</dfn>		0x0001</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL1_SPEED1000" data-ref="_M/MDIO_PMA_CTRL1_SPEED1000">MDIO_PMA_CTRL1_SPEED1000</dfn>	BMCR_SPEED1000</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL1_SPEED100" data-ref="_M/MDIO_PMA_CTRL1_SPEED100">MDIO_PMA_CTRL1_SPEED100</dfn>		BMCR_SPEED100</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_CTRL1_LOOPBACK" data-ref="_M/MDIO_PCS_CTRL1_LOOPBACK">MDIO_PCS_CTRL1_LOOPBACK</dfn>		BMCR_LOOPBACK</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_CTRL1_LOOPBACK" data-ref="_M/MDIO_PHYXS_CTRL1_LOOPBACK">MDIO_PHYXS_CTRL1_LOOPBACK</dfn>	BMCR_LOOPBACK</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_CTRL1_RESTART" data-ref="_M/MDIO_AN_CTRL1_RESTART">MDIO_AN_CTRL1_RESTART</dfn>		BMCR_ANRESTART</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_CTRL1_ENABLE" data-ref="_M/MDIO_AN_CTRL1_ENABLE">MDIO_AN_CTRL1_ENABLE</dfn>		BMCR_ANENABLE</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_CTRL1_XNP" data-ref="_M/MDIO_AN_CTRL1_XNP">MDIO_AN_CTRL1_XNP</dfn>		0x2000	/* Enable extended next page */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_CTRL1_CLKSTOP_EN" data-ref="_M/MDIO_PCS_CTRL1_CLKSTOP_EN">MDIO_PCS_CTRL1_CLKSTOP_EN</dfn>	0x400	/* Stop the clock during LPI */</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>/* 10 Gb/s */</i></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL1_SPEED10G" data-ref="_M/MDIO_CTRL1_SPEED10G">MDIO_CTRL1_SPEED10G</dfn>		(MDIO_CTRL1_SPEEDSELEXT | 0x00)</u></td></tr>
<tr><th id="93">93</th><td><i>/* 10PASS-TS/2BASE-TL */</i></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL1_SPEED10P2B" data-ref="_M/MDIO_CTRL1_SPEED10P2B">MDIO_CTRL1_SPEED10P2B</dfn>		(MDIO_CTRL1_SPEEDSELEXT | 0x04)</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>/* Status register 1. */</i></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/MDIO_STAT1_LPOWERABLE" data-ref="_M/MDIO_STAT1_LPOWERABLE">MDIO_STAT1_LPOWERABLE</dfn>		0x0002	/* Low-power ability */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/MDIO_STAT1_LSTATUS" data-ref="_M/MDIO_STAT1_LSTATUS">MDIO_STAT1_LSTATUS</dfn>		BMSR_LSTATUS</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/MDIO_STAT1_FAULT" data-ref="_M/MDIO_STAT1_FAULT">MDIO_STAT1_FAULT</dfn>		0x0080	/* Fault */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_STAT1_LPABLE" data-ref="_M/MDIO_AN_STAT1_LPABLE">MDIO_AN_STAT1_LPABLE</dfn>		0x0001	/* Link partner AN ability */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_STAT1_ABLE" data-ref="_M/MDIO_AN_STAT1_ABLE">MDIO_AN_STAT1_ABLE</dfn>		BMSR_ANEGCAPABLE</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_STAT1_RFAULT" data-ref="_M/MDIO_AN_STAT1_RFAULT">MDIO_AN_STAT1_RFAULT</dfn>		BMSR_RFAULT</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_STAT1_COMPLETE" data-ref="_M/MDIO_AN_STAT1_COMPLETE">MDIO_AN_STAT1_COMPLETE</dfn>		BMSR_ANEGCOMPLETE</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_STAT1_PAGE" data-ref="_M/MDIO_AN_STAT1_PAGE">MDIO_AN_STAT1_PAGE</dfn>		0x0040	/* Page received */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_STAT1_XNP" data-ref="_M/MDIO_AN_STAT1_XNP">MDIO_AN_STAT1_XNP</dfn>		0x0080	/* Extended next page status */</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i>/* Speed register. */</i></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/MDIO_SPEED_10G" data-ref="_M/MDIO_SPEED_10G">MDIO_SPEED_10G</dfn>			0x0001	/* 10G capable */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_SPEED_2B" data-ref="_M/MDIO_PMA_SPEED_2B">MDIO_PMA_SPEED_2B</dfn>		0x0002	/* 2BASE-TL capable */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_SPEED_10P" data-ref="_M/MDIO_PMA_SPEED_10P">MDIO_PMA_SPEED_10P</dfn>		0x0004	/* 10PASS-TS capable */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_SPEED_1000" data-ref="_M/MDIO_PMA_SPEED_1000">MDIO_PMA_SPEED_1000</dfn>		0x0010	/* 1000M capable */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_SPEED_100" data-ref="_M/MDIO_PMA_SPEED_100">MDIO_PMA_SPEED_100</dfn>		0x0020	/* 100M capable */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_SPEED_10" data-ref="_M/MDIO_PMA_SPEED_10">MDIO_PMA_SPEED_10</dfn>		0x0040	/* 10M capable */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_SPEED_10P2B" data-ref="_M/MDIO_PCS_SPEED_10P2B">MDIO_PCS_SPEED_10P2B</dfn>		0x0002	/* 10PASS-TS/2BASE-TL capable */</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/* Device present registers. */</i></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVS_PRESENT" data-ref="_M/MDIO_DEVS_PRESENT">MDIO_DEVS_PRESENT</dfn>(devad)	(1 &lt;&lt; (devad))</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVS_PMAPMD" data-ref="_M/MDIO_DEVS_PMAPMD">MDIO_DEVS_PMAPMD</dfn>		MDIO_DEVS_PRESENT(MDIO_MMD_PMAPMD)</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVS_WIS" data-ref="_M/MDIO_DEVS_WIS">MDIO_DEVS_WIS</dfn>			MDIO_DEVS_PRESENT(MDIO_MMD_WIS)</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVS_PCS" data-ref="_M/MDIO_DEVS_PCS">MDIO_DEVS_PCS</dfn>			MDIO_DEVS_PRESENT(MDIO_MMD_PCS)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVS_PHYXS" data-ref="_M/MDIO_DEVS_PHYXS">MDIO_DEVS_PHYXS</dfn>			MDIO_DEVS_PRESENT(MDIO_MMD_PHYXS)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVS_DTEXS" data-ref="_M/MDIO_DEVS_DTEXS">MDIO_DEVS_DTEXS</dfn>			MDIO_DEVS_PRESENT(MDIO_MMD_DTEXS)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVS_TC" data-ref="_M/MDIO_DEVS_TC">MDIO_DEVS_TC</dfn>			MDIO_DEVS_PRESENT(MDIO_MMD_TC)</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVS_AN" data-ref="_M/MDIO_DEVS_AN">MDIO_DEVS_AN</dfn>			MDIO_DEVS_PRESENT(MDIO_MMD_AN)</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/MDIO_DEVS_C22EXT" data-ref="_M/MDIO_DEVS_C22EXT">MDIO_DEVS_C22EXT</dfn>		MDIO_DEVS_PRESENT(MDIO_MMD_C22EXT)</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i>/* Control register 2. */</i></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_TYPE" data-ref="_M/MDIO_PMA_CTRL2_TYPE">MDIO_PMA_CTRL2_TYPE</dfn>		0x000f	/* PMA/PMD type selection */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_10GBCX4" data-ref="_M/MDIO_PMA_CTRL2_10GBCX4">MDIO_PMA_CTRL2_10GBCX4</dfn>		0x0000	/* 10GBASE-CX4 type */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_10GBEW" data-ref="_M/MDIO_PMA_CTRL2_10GBEW">MDIO_PMA_CTRL2_10GBEW</dfn>		0x0001	/* 10GBASE-EW type */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_10GBLW" data-ref="_M/MDIO_PMA_CTRL2_10GBLW">MDIO_PMA_CTRL2_10GBLW</dfn>		0x0002	/* 10GBASE-LW type */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_10GBSW" data-ref="_M/MDIO_PMA_CTRL2_10GBSW">MDIO_PMA_CTRL2_10GBSW</dfn>		0x0003	/* 10GBASE-SW type */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_10GBLX4" data-ref="_M/MDIO_PMA_CTRL2_10GBLX4">MDIO_PMA_CTRL2_10GBLX4</dfn>		0x0004	/* 10GBASE-LX4 type */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_10GBER" data-ref="_M/MDIO_PMA_CTRL2_10GBER">MDIO_PMA_CTRL2_10GBER</dfn>		0x0005	/* 10GBASE-ER type */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_10GBLR" data-ref="_M/MDIO_PMA_CTRL2_10GBLR">MDIO_PMA_CTRL2_10GBLR</dfn>		0x0006	/* 10GBASE-LR type */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_10GBSR" data-ref="_M/MDIO_PMA_CTRL2_10GBSR">MDIO_PMA_CTRL2_10GBSR</dfn>		0x0007	/* 10GBASE-SR type */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_10GBLRM" data-ref="_M/MDIO_PMA_CTRL2_10GBLRM">MDIO_PMA_CTRL2_10GBLRM</dfn>		0x0008	/* 10GBASE-LRM type */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_10GBT" data-ref="_M/MDIO_PMA_CTRL2_10GBT">MDIO_PMA_CTRL2_10GBT</dfn>		0x0009	/* 10GBASE-T type */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_10GBKX4" data-ref="_M/MDIO_PMA_CTRL2_10GBKX4">MDIO_PMA_CTRL2_10GBKX4</dfn>		0x000a	/* 10GBASE-KX4 type */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_10GBKR" data-ref="_M/MDIO_PMA_CTRL2_10GBKR">MDIO_PMA_CTRL2_10GBKR</dfn>		0x000b	/* 10GBASE-KR type */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_1000BT" data-ref="_M/MDIO_PMA_CTRL2_1000BT">MDIO_PMA_CTRL2_1000BT</dfn>		0x000c	/* 1000BASE-T type */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_1000BKX" data-ref="_M/MDIO_PMA_CTRL2_1000BKX">MDIO_PMA_CTRL2_1000BKX</dfn>		0x000d	/* 1000BASE-KX type */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_100BTX" data-ref="_M/MDIO_PMA_CTRL2_100BTX">MDIO_PMA_CTRL2_100BTX</dfn>		0x000e	/* 100BASE-TX type */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_CTRL2_10BT" data-ref="_M/MDIO_PMA_CTRL2_10BT">MDIO_PMA_CTRL2_10BT</dfn>		0x000f	/* 10BASE-T type */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_CTRL2_TYPE" data-ref="_M/MDIO_PCS_CTRL2_TYPE">MDIO_PCS_CTRL2_TYPE</dfn>		0x0003	/* PCS type selection */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_CTRL2_10GBR" data-ref="_M/MDIO_PCS_CTRL2_10GBR">MDIO_PCS_CTRL2_10GBR</dfn>		0x0000	/* 10GBASE-R type */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_CTRL2_10GBX" data-ref="_M/MDIO_PCS_CTRL2_10GBX">MDIO_PCS_CTRL2_10GBX</dfn>		0x0001	/* 10GBASE-X type */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_CTRL2_10GBW" data-ref="_M/MDIO_PCS_CTRL2_10GBW">MDIO_PCS_CTRL2_10GBW</dfn>		0x0002	/* 10GBASE-W type */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_CTRL2_10GBT" data-ref="_M/MDIO_PCS_CTRL2_10GBT">MDIO_PCS_CTRL2_10GBT</dfn>		0x0003	/* 10GBASE-T type */</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i>/* Status register 2. */</i></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/MDIO_STAT2_RXFAULT" data-ref="_M/MDIO_STAT2_RXFAULT">MDIO_STAT2_RXFAULT</dfn>		0x0400	/* Receive fault */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/MDIO_STAT2_TXFAULT" data-ref="_M/MDIO_STAT2_TXFAULT">MDIO_STAT2_TXFAULT</dfn>		0x0800	/* Transmit fault */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/MDIO_STAT2_DEVPRST" data-ref="_M/MDIO_STAT2_DEVPRST">MDIO_STAT2_DEVPRST</dfn>		0xc000	/* Device present */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/MDIO_STAT2_DEVPRST_VAL" data-ref="_M/MDIO_STAT2_DEVPRST_VAL">MDIO_STAT2_DEVPRST_VAL</dfn>		0x8000	/* Device present value */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_STAT2_LBABLE" data-ref="_M/MDIO_PMA_STAT2_LBABLE">MDIO_PMA_STAT2_LBABLE</dfn>		0x0001	/* PMA loopback ability */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_STAT2_10GBEW" data-ref="_M/MDIO_PMA_STAT2_10GBEW">MDIO_PMA_STAT2_10GBEW</dfn>		0x0002	/* 10GBASE-EW ability */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_STAT2_10GBLW" data-ref="_M/MDIO_PMA_STAT2_10GBLW">MDIO_PMA_STAT2_10GBLW</dfn>		0x0004	/* 10GBASE-LW ability */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_STAT2_10GBSW" data-ref="_M/MDIO_PMA_STAT2_10GBSW">MDIO_PMA_STAT2_10GBSW</dfn>		0x0008	/* 10GBASE-SW ability */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_STAT2_10GBLX4" data-ref="_M/MDIO_PMA_STAT2_10GBLX4">MDIO_PMA_STAT2_10GBLX4</dfn>		0x0010	/* 10GBASE-LX4 ability */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_STAT2_10GBER" data-ref="_M/MDIO_PMA_STAT2_10GBER">MDIO_PMA_STAT2_10GBER</dfn>		0x0020	/* 10GBASE-ER ability */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_STAT2_10GBLR" data-ref="_M/MDIO_PMA_STAT2_10GBLR">MDIO_PMA_STAT2_10GBLR</dfn>		0x0040	/* 10GBASE-LR ability */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_STAT2_10GBSR" data-ref="_M/MDIO_PMA_STAT2_10GBSR">MDIO_PMA_STAT2_10GBSR</dfn>		0x0080	/* 10GBASE-SR ability */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMD_STAT2_TXDISAB" data-ref="_M/MDIO_PMD_STAT2_TXDISAB">MDIO_PMD_STAT2_TXDISAB</dfn>		0x0100	/* PMD TX disable ability */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_STAT2_EXTABLE" data-ref="_M/MDIO_PMA_STAT2_EXTABLE">MDIO_PMA_STAT2_EXTABLE</dfn>		0x0200	/* Extended abilities */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_STAT2_RXFLTABLE" data-ref="_M/MDIO_PMA_STAT2_RXFLTABLE">MDIO_PMA_STAT2_RXFLTABLE</dfn>	0x1000	/* Receive fault ability */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_STAT2_TXFLTABLE" data-ref="_M/MDIO_PMA_STAT2_TXFLTABLE">MDIO_PMA_STAT2_TXFLTABLE</dfn>	0x2000	/* Transmit fault ability */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_STAT2_10GBR" data-ref="_M/MDIO_PCS_STAT2_10GBR">MDIO_PCS_STAT2_10GBR</dfn>		0x0001	/* 10GBASE-R capable */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_STAT2_10GBX" data-ref="_M/MDIO_PCS_STAT2_10GBX">MDIO_PCS_STAT2_10GBX</dfn>		0x0002	/* 10GBASE-X capable */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_STAT2_10GBW" data-ref="_M/MDIO_PCS_STAT2_10GBW">MDIO_PCS_STAT2_10GBW</dfn>		0x0004	/* 10GBASE-W capable */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_STAT2_RXFLTABLE" data-ref="_M/MDIO_PCS_STAT2_RXFLTABLE">MDIO_PCS_STAT2_RXFLTABLE</dfn>	0x1000	/* Receive fault ability */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_STAT2_TXFLTABLE" data-ref="_M/MDIO_PCS_STAT2_TXFLTABLE">MDIO_PCS_STAT2_TXFLTABLE</dfn>	0x2000	/* Transmit fault ability */</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/* Transmit disable register. */</i></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMD_TXDIS_GLOBAL" data-ref="_M/MDIO_PMD_TXDIS_GLOBAL">MDIO_PMD_TXDIS_GLOBAL</dfn>		0x0001	/* Global PMD TX disable */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMD_TXDIS_0" data-ref="_M/MDIO_PMD_TXDIS_0">MDIO_PMD_TXDIS_0</dfn>		0x0002	/* PMD TX disable 0 */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMD_TXDIS_1" data-ref="_M/MDIO_PMD_TXDIS_1">MDIO_PMD_TXDIS_1</dfn>		0x0004	/* PMD TX disable 1 */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMD_TXDIS_2" data-ref="_M/MDIO_PMD_TXDIS_2">MDIO_PMD_TXDIS_2</dfn>		0x0008	/* PMD TX disable 2 */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMD_TXDIS_3" data-ref="_M/MDIO_PMD_TXDIS_3">MDIO_PMD_TXDIS_3</dfn>		0x0010	/* PMD TX disable 3 */</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i>/* Receive signal detect register. */</i></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMD_RXDET_GLOBAL" data-ref="_M/MDIO_PMD_RXDET_GLOBAL">MDIO_PMD_RXDET_GLOBAL</dfn>		0x0001	/* Global PMD RX signal detect */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMD_RXDET_0" data-ref="_M/MDIO_PMD_RXDET_0">MDIO_PMD_RXDET_0</dfn>		0x0002	/* PMD RX signal detect 0 */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMD_RXDET_1" data-ref="_M/MDIO_PMD_RXDET_1">MDIO_PMD_RXDET_1</dfn>		0x0004	/* PMD RX signal detect 1 */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMD_RXDET_2" data-ref="_M/MDIO_PMD_RXDET_2">MDIO_PMD_RXDET_2</dfn>		0x0008	/* PMD RX signal detect 2 */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMD_RXDET_3" data-ref="_M/MDIO_PMD_RXDET_3">MDIO_PMD_RXDET_3</dfn>		0x0010	/* PMD RX signal detect 3 */</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><i>/* Extended abilities register. */</i></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_EXTABLE_10GCX4" data-ref="_M/MDIO_PMA_EXTABLE_10GCX4">MDIO_PMA_EXTABLE_10GCX4</dfn>		0x0001	/* 10GBASE-CX4 ability */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_EXTABLE_10GBLRM" data-ref="_M/MDIO_PMA_EXTABLE_10GBLRM">MDIO_PMA_EXTABLE_10GBLRM</dfn>	0x0002	/* 10GBASE-LRM ability */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_EXTABLE_10GBT" data-ref="_M/MDIO_PMA_EXTABLE_10GBT">MDIO_PMA_EXTABLE_10GBT</dfn>		0x0004	/* 10GBASE-T ability */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_EXTABLE_10GBKX4" data-ref="_M/MDIO_PMA_EXTABLE_10GBKX4">MDIO_PMA_EXTABLE_10GBKX4</dfn>	0x0008	/* 10GBASE-KX4 ability */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_EXTABLE_10GBKR" data-ref="_M/MDIO_PMA_EXTABLE_10GBKR">MDIO_PMA_EXTABLE_10GBKR</dfn>		0x0010	/* 10GBASE-KR ability */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_EXTABLE_1000BT" data-ref="_M/MDIO_PMA_EXTABLE_1000BT">MDIO_PMA_EXTABLE_1000BT</dfn>		0x0020	/* 1000BASE-T ability */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_EXTABLE_1000BKX" data-ref="_M/MDIO_PMA_EXTABLE_1000BKX">MDIO_PMA_EXTABLE_1000BKX</dfn>	0x0040	/* 1000BASE-KX ability */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_EXTABLE_100BTX" data-ref="_M/MDIO_PMA_EXTABLE_100BTX">MDIO_PMA_EXTABLE_100BTX</dfn>		0x0080	/* 100BASE-TX ability */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_EXTABLE_10BT" data-ref="_M/MDIO_PMA_EXTABLE_10BT">MDIO_PMA_EXTABLE_10BT</dfn>		0x0100	/* 10BASE-T ability */</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><i>/* PHY XGXS lane state register. */</i></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_LNSTAT_SYNC0" data-ref="_M/MDIO_PHYXS_LNSTAT_SYNC0">MDIO_PHYXS_LNSTAT_SYNC0</dfn>		0x0001</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_LNSTAT_SYNC1" data-ref="_M/MDIO_PHYXS_LNSTAT_SYNC1">MDIO_PHYXS_LNSTAT_SYNC1</dfn>		0x0002</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_LNSTAT_SYNC2" data-ref="_M/MDIO_PHYXS_LNSTAT_SYNC2">MDIO_PHYXS_LNSTAT_SYNC2</dfn>		0x0004</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_LNSTAT_SYNC3" data-ref="_M/MDIO_PHYXS_LNSTAT_SYNC3">MDIO_PHYXS_LNSTAT_SYNC3</dfn>		0x0008</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_LNSTAT_ALIGN" data-ref="_M/MDIO_PHYXS_LNSTAT_ALIGN">MDIO_PHYXS_LNSTAT_ALIGN</dfn>		0x1000</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i>/* PMA 10GBASE-T pair swap &amp; polarity */</i></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBT_SWAPPOL_ABNX" data-ref="_M/MDIO_PMA_10GBT_SWAPPOL_ABNX">MDIO_PMA_10GBT_SWAPPOL_ABNX</dfn>	0x0001	/* Pair A/B uncrossed */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBT_SWAPPOL_CDNX" data-ref="_M/MDIO_PMA_10GBT_SWAPPOL_CDNX">MDIO_PMA_10GBT_SWAPPOL_CDNX</dfn>	0x0002	/* Pair C/D uncrossed */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBT_SWAPPOL_AREV" data-ref="_M/MDIO_PMA_10GBT_SWAPPOL_AREV">MDIO_PMA_10GBT_SWAPPOL_AREV</dfn>	0x0100	/* Pair A polarity reversed */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBT_SWAPPOL_BREV" data-ref="_M/MDIO_PMA_10GBT_SWAPPOL_BREV">MDIO_PMA_10GBT_SWAPPOL_BREV</dfn>	0x0200	/* Pair B polarity reversed */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBT_SWAPPOL_CREV" data-ref="_M/MDIO_PMA_10GBT_SWAPPOL_CREV">MDIO_PMA_10GBT_SWAPPOL_CREV</dfn>	0x0400	/* Pair C polarity reversed */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBT_SWAPPOL_DREV" data-ref="_M/MDIO_PMA_10GBT_SWAPPOL_DREV">MDIO_PMA_10GBT_SWAPPOL_DREV</dfn>	0x0800	/* Pair D polarity reversed */</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i>/* PMA 10GBASE-T TX power register. */</i></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBT_TXPWR_SHORT" data-ref="_M/MDIO_PMA_10GBT_TXPWR_SHORT">MDIO_PMA_10GBT_TXPWR_SHORT</dfn>	0x0001	/* Short-reach mode */</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><i>/* PMA 10GBASE-T SNR registers. */</i></td></tr>
<tr><th id="218">218</th><td><i>/* Value is SNR margin in dB, clamped to range [-127, 127], plus 0x8000. */</i></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBT_SNR_BIAS" data-ref="_M/MDIO_PMA_10GBT_SNR_BIAS">MDIO_PMA_10GBT_SNR_BIAS</dfn>		0x8000</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBT_SNR_MAX" data-ref="_M/MDIO_PMA_10GBT_SNR_MAX">MDIO_PMA_10GBT_SNR_MAX</dfn>		127</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><i>/* PMA 10GBASE-R FEC ability register. */</i></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBR_FECABLE_ABLE" data-ref="_M/MDIO_PMA_10GBR_FECABLE_ABLE">MDIO_PMA_10GBR_FECABLE_ABLE</dfn>	0x0001	/* FEC ability */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBR_FECABLE_ERRABLE" data-ref="_M/MDIO_PMA_10GBR_FECABLE_ERRABLE">MDIO_PMA_10GBR_FECABLE_ERRABLE</dfn>	0x0002	/* FEC error indic. ability */</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i>/* PCS 10GBASE-R/-T status register 1. */</i></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_10GBRT_STAT1_BLKLK" data-ref="_M/MDIO_PCS_10GBRT_STAT1_BLKLK">MDIO_PCS_10GBRT_STAT1_BLKLK</dfn>	0x0001	/* Block lock attained */</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><i>/* PCS 10GBASE-R/-T status register 2. */</i></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_10GBRT_STAT2_ERR" data-ref="_M/MDIO_PCS_10GBRT_STAT2_ERR">MDIO_PCS_10GBRT_STAT2_ERR</dfn>	0x00ff</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_10GBRT_STAT2_BER" data-ref="_M/MDIO_PCS_10GBRT_STAT2_BER">MDIO_PCS_10GBRT_STAT2_BER</dfn>	0x3f00</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><i>/* AN 10GBASE-T control register. */</i></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_10GBT_CTRL_ADV10G" data-ref="_M/MDIO_AN_10GBT_CTRL_ADV10G">MDIO_AN_10GBT_CTRL_ADV10G</dfn>	0x1000	/* Advertise 10GBASE-T */</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i>/* AN 10GBASE-T status register. */</i></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_10GBT_STAT_LPTRR" data-ref="_M/MDIO_AN_10GBT_STAT_LPTRR">MDIO_AN_10GBT_STAT_LPTRR</dfn>	0x0200	/* LP training reset req. */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_10GBT_STAT_LPLTABLE" data-ref="_M/MDIO_AN_10GBT_STAT_LPLTABLE">MDIO_AN_10GBT_STAT_LPLTABLE</dfn>	0x0400	/* LP loop timing ability */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_10GBT_STAT_LP10G" data-ref="_M/MDIO_AN_10GBT_STAT_LP10G">MDIO_AN_10GBT_STAT_LP10G</dfn>	0x0800	/* LP is 10GBT capable */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_10GBT_STAT_REMOK" data-ref="_M/MDIO_AN_10GBT_STAT_REMOK">MDIO_AN_10GBT_STAT_REMOK</dfn>	0x1000	/* Remote OK */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_10GBT_STAT_LOCOK" data-ref="_M/MDIO_AN_10GBT_STAT_LOCOK">MDIO_AN_10GBT_STAT_LOCOK</dfn>	0x2000	/* Local OK */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_10GBT_STAT_MS" data-ref="_M/MDIO_AN_10GBT_STAT_MS">MDIO_AN_10GBT_STAT_MS</dfn>		0x4000	/* Master/slave config */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_10GBT_STAT_MSFLT" data-ref="_M/MDIO_AN_10GBT_STAT_MSFLT">MDIO_AN_10GBT_STAT_MSFLT</dfn>	0x8000	/* Master/slave config fault */</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><i>/* EEE Supported/Advertisement/LP Advertisement registers.</i></td></tr>
<tr><th id="246">246</th><td><i> *</i></td></tr>
<tr><th id="247">247</th><td><i> * EEE capability Register (3.20), Advertisement (7.60) and</i></td></tr>
<tr><th id="248">248</th><td><i> * Link partner ability (7.61) registers have and can use the same identical</i></td></tr>
<tr><th id="249">249</th><td><i> * bit masks.</i></td></tr>
<tr><th id="250">250</th><td><i> */</i></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_EEE_ADV_100TX" data-ref="_M/MDIO_AN_EEE_ADV_100TX">MDIO_AN_EEE_ADV_100TX</dfn>	0x0002	/* Advertise 100TX EEE cap */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_EEE_ADV_1000T" data-ref="_M/MDIO_AN_EEE_ADV_1000T">MDIO_AN_EEE_ADV_1000T</dfn>	0x0004	/* Advertise 1000T EEE cap */</u></td></tr>
<tr><th id="253">253</th><td><i>/* Note: the two defines above can be potentially used by the user-land</i></td></tr>
<tr><th id="254">254</th><td><i> * and cannot remove them now.</i></td></tr>
<tr><th id="255">255</th><td><i> * So, we define the new generic MDIO_EEE_100TX and MDIO_EEE_1000T macros</i></td></tr>
<tr><th id="256">256</th><td><i> * using the previous ones (that can be considered obsolete).</i></td></tr>
<tr><th id="257">257</th><td><i> */</i></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/MDIO_EEE_100TX" data-ref="_M/MDIO_EEE_100TX">MDIO_EEE_100TX</dfn>		MDIO_AN_EEE_ADV_100TX	/* 100TX EEE cap */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/MDIO_EEE_1000T" data-ref="_M/MDIO_EEE_1000T">MDIO_EEE_1000T</dfn>		MDIO_AN_EEE_ADV_1000T	/* 1000T EEE cap */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/MDIO_EEE_10GT" data-ref="_M/MDIO_EEE_10GT">MDIO_EEE_10GT</dfn>		0x0008	/* 10GT EEE cap */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/MDIO_EEE_1000KX" data-ref="_M/MDIO_EEE_1000KX">MDIO_EEE_1000KX</dfn>		0x0010	/* 1000KX EEE cap */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/MDIO_EEE_10GKX4" data-ref="_M/MDIO_EEE_10GKX4">MDIO_EEE_10GKX4</dfn>		0x0020	/* 10G KX4 EEE cap */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/MDIO_EEE_10GKR" data-ref="_M/MDIO_EEE_10GKR">MDIO_EEE_10GKR</dfn>		0x0040	/* 10G KR EEE cap */</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><i>/* LASI RX_ALARM control/status registers. */</i></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_RX_PHYXSLFLT" data-ref="_M/MDIO_PMA_LASI_RX_PHYXSLFLT">MDIO_PMA_LASI_RX_PHYXSLFLT</dfn>	0x0001	/* PHY XS RX local fault */</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_RX_PCSLFLT" data-ref="_M/MDIO_PMA_LASI_RX_PCSLFLT">MDIO_PMA_LASI_RX_PCSLFLT</dfn>	0x0008	/* PCS RX local fault */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_RX_PMALFLT" data-ref="_M/MDIO_PMA_LASI_RX_PMALFLT">MDIO_PMA_LASI_RX_PMALFLT</dfn>	0x0010	/* PMA/PMD RX local fault */</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_RX_OPTICPOWERFLT" data-ref="_M/MDIO_PMA_LASI_RX_OPTICPOWERFLT">MDIO_PMA_LASI_RX_OPTICPOWERFLT</dfn>	0x0020	/* RX optical power fault */</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_RX_WISLFLT" data-ref="_M/MDIO_PMA_LASI_RX_WISLFLT">MDIO_PMA_LASI_RX_WISLFLT</dfn>	0x0200	/* WIS local fault */</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><i>/* LASI TX_ALARM control/status registers. */</i></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_TX_PHYXSLFLT" data-ref="_M/MDIO_PMA_LASI_TX_PHYXSLFLT">MDIO_PMA_LASI_TX_PHYXSLFLT</dfn>	0x0001	/* PHY XS TX local fault */</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_TX_PCSLFLT" data-ref="_M/MDIO_PMA_LASI_TX_PCSLFLT">MDIO_PMA_LASI_TX_PCSLFLT</dfn>	0x0008	/* PCS TX local fault */</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_TX_PMALFLT" data-ref="_M/MDIO_PMA_LASI_TX_PMALFLT">MDIO_PMA_LASI_TX_PMALFLT</dfn>	0x0010	/* PMA/PMD TX local fault */</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_TX_LASERPOWERFLT" data-ref="_M/MDIO_PMA_LASI_TX_LASERPOWERFLT">MDIO_PMA_LASI_TX_LASERPOWERFLT</dfn>	0x0080	/* Laser output power fault */</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_TX_LASERTEMPFLT" data-ref="_M/MDIO_PMA_LASI_TX_LASERTEMPFLT">MDIO_PMA_LASI_TX_LASERTEMPFLT</dfn>	0x0100	/* Laser temperature fault */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_TX_LASERBICURRFLT" data-ref="_M/MDIO_PMA_LASI_TX_LASERBICURRFLT">MDIO_PMA_LASI_TX_LASERBICURRFLT</dfn>	0x0200	/* Laser bias current fault */</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i>/* LASI control/status registers. */</i></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_LSALARM" data-ref="_M/MDIO_PMA_LASI_LSALARM">MDIO_PMA_LASI_LSALARM</dfn>		0x0001	/* LS_ALARM enable/status */</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_TXALARM" data-ref="_M/MDIO_PMA_LASI_TXALARM">MDIO_PMA_LASI_TXALARM</dfn>		0x0002	/* TX_ALARM enable/status */</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_LASI_RXALARM" data-ref="_M/MDIO_PMA_LASI_RXALARM">MDIO_PMA_LASI_RXALARM</dfn>		0x0004	/* RX_ALARM enable/status */</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i>/* Mapping between MDIO PRTAD/DEVAD and mii_ioctl_data::phy_id */</i></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHY_ID_C45" data-ref="_M/MDIO_PHY_ID_C45">MDIO_PHY_ID_C45</dfn>			0x8000</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHY_ID_PRTAD" data-ref="_M/MDIO_PHY_ID_PRTAD">MDIO_PHY_ID_PRTAD</dfn>		0x03e0</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHY_ID_DEVAD" data-ref="_M/MDIO_PHY_ID_DEVAD">MDIO_PHY_ID_DEVAD</dfn>		0x001f</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHY_ID_C45_MASK" data-ref="_M/MDIO_PHY_ID_C45_MASK">MDIO_PHY_ID_C45_MASK</dfn>						\</u></td></tr>
<tr><th id="291">291</th><td><u>	(MDIO_PHY_ID_C45 | MDIO_PHY_ID_PRTAD | MDIO_PHY_ID_DEVAD)</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><em>static</em> <a class="macro" href="../../linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../asm-generic/int-ll64.h.html#__u16" title='__u16' data-type='unsigned short' data-ref="__u16">__u16</a> <dfn class="decl def fn" id="mdio_phy_id_c45" title='mdio_phy_id_c45' data-ref="mdio_phy_id_c45">mdio_phy_id_c45</dfn>(<em>int</em> <dfn class="local col0 decl" id="110prtad" title='prtad' data-type='int' data-ref="110prtad">prtad</dfn>, <em>int</em> <dfn class="local col1 decl" id="111devad" title='devad' data-type='int' data-ref="111devad">devad</dfn>)</td></tr>
<tr><th id="294">294</th><td>{</td></tr>
<tr><th id="295">295</th><td>	<b>return</b> <a class="macro" href="#287" title="0x8000" data-ref="_M/MDIO_PHY_ID_C45">MDIO_PHY_ID_C45</a> | (<a class="local col0 ref" href="#110prtad" title='prtad' data-ref="110prtad">prtad</a> &lt;&lt; <var>5</var>) | <a class="local col1 ref" href="#111devad" title='devad' data-ref="111devad">devad</a>;</td></tr>
<tr><th id="296">296</th><td>}</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#<span data-ppcond="11">endif</span> /* _UAPI__LINUX_MDIO_H__ */</u></td></tr>
<tr><th id="299">299</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../drivers/base/property.c.html'>linux-4.14.y/drivers/base/property.c</a><br/>Generated on <em>2018-Aug-03</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
