// Seed: 502793559
module module_0 (
    input id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    output logic id_6
);
  always @(posedge id_1#(.id_3(id_1)
  ) + 1)
  begin
    id_6 = id_6 ^ id_2;
  end
  logic id_7;
  logic id_8;
  logic id_9;
  logic id_10;
  assign id_4 = id_9;
endmodule
