// Seed: 3064561430
module module_0;
  reg id_2;
  always begin : LABEL_0
    id_1 <= id_2;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1
    , id_5,
    output supply1 id_2,
    output wand id_3
);
  wire id_6;
  supply1 id_7 = id_5[1];
  id_8 :
  assert property (@(id_1 or posedge 1) 1)
  else;
  assign id_7 = 1'd0;
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_9;
  wire id_10 = id_6;
  wire id_11;
endmodule
module module_2 (
    input  wand  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  wand  id_4,
    output wire  id_5
);
  wire id_7;
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
