|pong_vga_interface
CLOCK_50 => CLOCK_50.IN7
KEY[0] => resetn.IN6
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => _.IN1
KEY[3] => LEDR[9].DATAIN
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
LEDR[0] << holdPulse:lhs_LED.port3
LEDR[1] << lhs_count[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << lhs_count[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << holdPulse:rhs_LED.port3
LEDR[4] << rhs_count[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << rhs_count[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << holdPulse:boundary_LED.port3
LEDR[7] << <GND>
LEDR[8] << resetn.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] << KEY[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] << hex_decoder:hex0.port1
HEX0[1] << hex_decoder:hex0.port1
HEX0[2] << hex_decoder:hex0.port1
HEX0[3] << hex_decoder:hex0.port1
HEX0[4] << hex_decoder:hex0.port1
HEX0[5] << hex_decoder:hex0.port1
HEX0[6] << hex_decoder:hex0.port1
HEX1[0] << hex_decoder:hex1.port1
HEX1[1] << hex_decoder:hex1.port1
HEX1[2] << hex_decoder:hex1.port1
HEX1[3] << hex_decoder:hex1.port1
HEX1[4] << hex_decoder:hex1.port1
HEX1[5] << hex_decoder:hex1.port1
HEX1[6] << hex_decoder:hex1.port1
HEX2[0] << <GND>
HEX2[1] << <GND>
HEX2[2] << <GND>
HEX2[3] << <GND>
HEX2[4] << <GND>
HEX2[5] << <GND>
HEX2[6] << <GND>
HEX3[0] << <GND>
HEX3[1] << <GND>
HEX3[2] << <GND>
HEX3[3] << <GND>
HEX3[4] << <GND>
HEX3[5] << <GND>
HEX3[6] << <GND>
HEX4[0] << <GND>
HEX4[1] << <GND>
HEX4[2] << <GND>
HEX4[3] << <GND>
HEX4[4] << <GND>
HEX4[5] << <GND>
HEX4[6] << <GND>
HEX5[0] << <GND>
HEX5[1] << <GND>
HEX5[2] << <GND>
HEX5[3] << <GND>
HEX5[4] << <GND>
HEX5[5] << <GND>
HEX5[6] << <GND>
VGA_CLK << vga_adapter:VGA.VGA_CLK
VGA_HS << vga_adapter:VGA.VGA_HS
VGA_VS << vga_adapter:VGA.VGA_VS
VGA_BLANK_N << vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N << vga_adapter:VGA.VGA_SYNC
VGA_R[0] << vga_adapter:VGA.VGA_R
VGA_R[1] << vga_adapter:VGA.VGA_R
VGA_R[2] << vga_adapter:VGA.VGA_R
VGA_R[3] << vga_adapter:VGA.VGA_R
VGA_R[4] << vga_adapter:VGA.VGA_R
VGA_R[5] << vga_adapter:VGA.VGA_R
VGA_R[6] << vga_adapter:VGA.VGA_R
VGA_R[7] << vga_adapter:VGA.VGA_R
VGA_G[0] << vga_adapter:VGA.VGA_G
VGA_G[1] << vga_adapter:VGA.VGA_G
VGA_G[2] << vga_adapter:VGA.VGA_G
VGA_G[3] << vga_adapter:VGA.VGA_G
VGA_G[4] << vga_adapter:VGA.VGA_G
VGA_G[5] << vga_adapter:VGA.VGA_G
VGA_G[6] << vga_adapter:VGA.VGA_G
VGA_G[7] << vga_adapter:VGA.VGA_G
VGA_B[0] << vga_adapter:VGA.VGA_B
VGA_B[1] << vga_adapter:VGA.VGA_B
VGA_B[2] << vga_adapter:VGA.VGA_B
VGA_B[3] << vga_adapter:VGA.VGA_B
VGA_B[4] << vga_adapter:VGA.VGA_B
VGA_B[5] << vga_adapter:VGA.VGA_B
VGA_B[6] << vga_adapter:VGA.VGA_B
VGA_B[7] << vga_adapter:VGA.VGA_B
PS2_CLK <> PS2_Controller:PS2.PS2_CLK
PS2_DAT <> PS2_Controller:PS2.PS2_DAT


|pong_vga_interface|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|pong_vga_interface|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_jnm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jnm1:auto_generated.data_a[0]
data_a[1] => altsyncram_jnm1:auto_generated.data_a[1]
data_a[2] => altsyncram_jnm1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_jnm1:auto_generated.address_a[0]
address_a[1] => altsyncram_jnm1:auto_generated.address_a[1]
address_a[2] => altsyncram_jnm1:auto_generated.address_a[2]
address_a[3] => altsyncram_jnm1:auto_generated.address_a[3]
address_a[4] => altsyncram_jnm1:auto_generated.address_a[4]
address_a[5] => altsyncram_jnm1:auto_generated.address_a[5]
address_a[6] => altsyncram_jnm1:auto_generated.address_a[6]
address_a[7] => altsyncram_jnm1:auto_generated.address_a[7]
address_a[8] => altsyncram_jnm1:auto_generated.address_a[8]
address_a[9] => altsyncram_jnm1:auto_generated.address_a[9]
address_a[10] => altsyncram_jnm1:auto_generated.address_a[10]
address_a[11] => altsyncram_jnm1:auto_generated.address_a[11]
address_a[12] => altsyncram_jnm1:auto_generated.address_a[12]
address_a[13] => altsyncram_jnm1:auto_generated.address_a[13]
address_a[14] => altsyncram_jnm1:auto_generated.address_a[14]
address_a[15] => altsyncram_jnm1:auto_generated.address_a[15]
address_a[16] => altsyncram_jnm1:auto_generated.address_a[16]
address_b[0] => altsyncram_jnm1:auto_generated.address_b[0]
address_b[1] => altsyncram_jnm1:auto_generated.address_b[1]
address_b[2] => altsyncram_jnm1:auto_generated.address_b[2]
address_b[3] => altsyncram_jnm1:auto_generated.address_b[3]
address_b[4] => altsyncram_jnm1:auto_generated.address_b[4]
address_b[5] => altsyncram_jnm1:auto_generated.address_b[5]
address_b[6] => altsyncram_jnm1:auto_generated.address_b[6]
address_b[7] => altsyncram_jnm1:auto_generated.address_b[7]
address_b[8] => altsyncram_jnm1:auto_generated.address_b[8]
address_b[9] => altsyncram_jnm1:auto_generated.address_b[9]
address_b[10] => altsyncram_jnm1:auto_generated.address_b[10]
address_b[11] => altsyncram_jnm1:auto_generated.address_b[11]
address_b[12] => altsyncram_jnm1:auto_generated.address_b[12]
address_b[13] => altsyncram_jnm1:auto_generated.address_b[13]
address_b[14] => altsyncram_jnm1:auto_generated.address_b[14]
address_b[15] => altsyncram_jnm1:auto_generated.address_b[15]
address_b[16] => altsyncram_jnm1:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jnm1:auto_generated.clock0
clock1 => altsyncram_jnm1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_jnm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_jnm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_jnm1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pong_vga_interface|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_jnm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => decode_nma:decode2.data[0]
address_a[13] => decode_nma:wren_decode_a.data[0]
address_a[14] => decode_nma:decode2.data[1]
address_a[14] => decode_nma:wren_decode_a.data[1]
address_a[15] => decode_nma:decode2.data[2]
address_a[15] => decode_nma:wren_decode_a.data[2]
address_a[16] => decode_nma:decode2.data[3]
address_a[16] => decode_nma:wren_decode_a.data[3]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_g2a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_g2a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_g2a:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_g2a:rden_decode_b.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
q_b[0] <= mux_2hb:mux3.result[0]
q_b[1] <= mux_2hb:mux3.result[1]
q_b[2] <= mux_2hb:mux3.result[2]
wren_a => decode_nma:decode2.enable
wren_a => decode_nma:wren_decode_a.enable


|pong_vga_interface|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_jnm1:auto_generated|decode_nma:decode2
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_jnm1:auto_generated|decode_g2a:rden_decode_b
data[0] => w_anode150w[1].IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1].IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode197w[1].IN0
data[0] => w_anode207w[1].IN1
data[0] => w_anode217w[1].IN0
data[0] => w_anode227w[1].IN1
data[0] => w_anode237w[1].IN0
data[0] => w_anode248w[1].IN1
data[0] => w_anode258w[1].IN0
data[0] => w_anode268w[1].IN1
data[0] => w_anode278w[1].IN0
data[0] => w_anode288w[1].IN1
data[0] => w_anode298w[1].IN0
data[0] => w_anode308w[1].IN1
data[1] => w_anode150w[2].IN0
data[1] => w_anode167w[2].IN0
data[1] => w_anode177w[2].IN1
data[1] => w_anode187w[2].IN1
data[1] => w_anode197w[2].IN0
data[1] => w_anode207w[2].IN0
data[1] => w_anode217w[2].IN1
data[1] => w_anode227w[2].IN1
data[1] => w_anode237w[2].IN0
data[1] => w_anode248w[2].IN0
data[1] => w_anode258w[2].IN1
data[1] => w_anode268w[2].IN1
data[1] => w_anode278w[2].IN0
data[1] => w_anode288w[2].IN0
data[1] => w_anode298w[2].IN1
data[1] => w_anode308w[2].IN1
data[2] => w_anode150w[3].IN0
data[2] => w_anode167w[3].IN0
data[2] => w_anode177w[3].IN0
data[2] => w_anode187w[3].IN0
data[2] => w_anode197w[3].IN1
data[2] => w_anode207w[3].IN1
data[2] => w_anode217w[3].IN1
data[2] => w_anode227w[3].IN1
data[2] => w_anode237w[3].IN0
data[2] => w_anode248w[3].IN0
data[2] => w_anode258w[3].IN0
data[2] => w_anode268w[3].IN0
data[2] => w_anode278w[3].IN1
data[2] => w_anode288w[3].IN1
data[2] => w_anode298w[3].IN1
data[2] => w_anode308w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode237w[1].IN0
data[3] => w_anode248w[1].IN0
data[3] => w_anode258w[1].IN0
data[3] => w_anode268w[1].IN0
data[3] => w_anode278w[1].IN0
data[3] => w_anode288w[1].IN0
data[3] => w_anode298w[1].IN0
data[3] => w_anode308w[1].IN0
eq[0] <= w_anode150w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode217w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode227w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode248w[3].DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_jnm1:auto_generated|decode_nma:wren_decode_a
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_jnm1:auto_generated|mux_2hb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|pong_vga_interface|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|pong_vga_interface|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|pong_vga_interface|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|pong_vga_interface|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
memory_address[15] <= vga_address_translator:controller_translator.mem_address
memory_address[16] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong
iResetn => iResetn.IN11
iClock => iClock.IN11
iColour[0] => iColour[0].IN1
iColour[1] => iColour[1].IN1
iColour[2] => iColour[2].IN1
iBlack => iBlack.IN1
iEnable => iEnable.IN9
iUp => iUp.IN1
iDown => iDown.IN1
iUp2 => iUp2.IN1
iDown2 => iDown2.IN1
oX[0] <= oX.DB_MAX_OUTPUT_PORT_TYPE
oX[1] <= oX.DB_MAX_OUTPUT_PORT_TYPE
oX[2] <= oX.DB_MAX_OUTPUT_PORT_TYPE
oX[3] <= oX.DB_MAX_OUTPUT_PORT_TYPE
oX[4] <= oX.DB_MAX_OUTPUT_PORT_TYPE
oX[5] <= oX.DB_MAX_OUTPUT_PORT_TYPE
oX[6] <= oX.DB_MAX_OUTPUT_PORT_TYPE
oX[7] <= oX.DB_MAX_OUTPUT_PORT_TYPE
oX[8] <= oX.DB_MAX_OUTPUT_PORT_TYPE
oX[9] <= oX.DB_MAX_OUTPUT_PORT_TYPE
oY[0] <= oY.DB_MAX_OUTPUT_PORT_TYPE
oY[1] <= oY.DB_MAX_OUTPUT_PORT_TYPE
oY[2] <= oY.DB_MAX_OUTPUT_PORT_TYPE
oY[3] <= oY.DB_MAX_OUTPUT_PORT_TYPE
oY[4] <= oY.DB_MAX_OUTPUT_PORT_TYPE
oY[5] <= oY.DB_MAX_OUTPUT_PORT_TYPE
oY[6] <= oY.DB_MAX_OUTPUT_PORT_TYPE
oY[7] <= oY.DB_MAX_OUTPUT_PORT_TYPE
oY[8] <= oY.DB_MAX_OUTPUT_PORT_TYPE
oColour[0] <= oColour.DB_MAX_OUTPUT_PORT_TYPE
oColour[1] <= oColour.DB_MAX_OUTPUT_PORT_TYPE
oColour[2] <= oColour.DB_MAX_OUTPUT_PORT_TYPE
oPlot <= rendered.DB_MAX_OUTPUT_PORT_TYPE
lhs_scored <= control_ball_movement:c_ball_move.port12
rhs_scored <= control_ball_movement:c_ball_move.port13
boundaryHit <= control_ball_movement:c_ball_move.port14
ball_x_out[0] <= ball_x[0].DB_MAX_OUTPUT_PORT_TYPE
ball_x_out[1] <= ball_x[1].DB_MAX_OUTPUT_PORT_TYPE
ball_x_out[2] <= ball_x[2].DB_MAX_OUTPUT_PORT_TYPE
ball_x_out[3] <= ball_x[3].DB_MAX_OUTPUT_PORT_TYPE
ball_x_out[4] <= ball_x[4].DB_MAX_OUTPUT_PORT_TYPE
ball_x_out[5] <= ball_x[5].DB_MAX_OUTPUT_PORT_TYPE
ball_x_out[6] <= ball_x[6].DB_MAX_OUTPUT_PORT_TYPE
ball_x_out[7] <= ball_x[7].DB_MAX_OUTPUT_PORT_TYPE
ball_x_out[8] <= ball_x[8].DB_MAX_OUTPUT_PORT_TYPE
ball_x_out[9] <= ball_x[9].DB_MAX_OUTPUT_PORT_TYPE
ball_y_out[0] <= ball_x[0].DB_MAX_OUTPUT_PORT_TYPE
ball_y_out[1] <= ball_x[1].DB_MAX_OUTPUT_PORT_TYPE
ball_y_out[2] <= ball_x[2].DB_MAX_OUTPUT_PORT_TYPE
ball_y_out[3] <= ball_x[3].DB_MAX_OUTPUT_PORT_TYPE
ball_y_out[4] <= ball_x[4].DB_MAX_OUTPUT_PORT_TYPE
ball_y_out[5] <= ball_x[5].DB_MAX_OUTPUT_PORT_TYPE
ball_y_out[6] <= ball_x[6].DB_MAX_OUTPUT_PORT_TYPE
ball_y_out[7] <= ball_x[7].DB_MAX_OUTPUT_PORT_TYPE
ball_y_out[8] <= ball_x[8].DB_MAX_OUTPUT_PORT_TYPE
paddle_x2_out[0] <= paddle_x2[0].DB_MAX_OUTPUT_PORT_TYPE
paddle_x2_out[1] <= paddle_x2[1].DB_MAX_OUTPUT_PORT_TYPE
paddle_x2_out[2] <= paddle_x2[2].DB_MAX_OUTPUT_PORT_TYPE
paddle_x2_out[3] <= paddle_x2[3].DB_MAX_OUTPUT_PORT_TYPE
paddle_x2_out[4] <= paddle_x2[4].DB_MAX_OUTPUT_PORT_TYPE
paddle_x2_out[5] <= paddle_x2[5].DB_MAX_OUTPUT_PORT_TYPE
paddle_x2_out[6] <= paddle_x2[6].DB_MAX_OUTPUT_PORT_TYPE
paddle_x2_out[7] <= paddle_x2[7].DB_MAX_OUTPUT_PORT_TYPE
paddle_x2_out[8] <= paddle_x2[8].DB_MAX_OUTPUT_PORT_TYPE
paddle_x2_out[9] <= paddle_x2[9].DB_MAX_OUTPUT_PORT_TYPE
paddle_y2_out[0] <= paddle_y2[0].DB_MAX_OUTPUT_PORT_TYPE
paddle_y2_out[1] <= paddle_y2[1].DB_MAX_OUTPUT_PORT_TYPE
paddle_y2_out[2] <= paddle_y2[2].DB_MAX_OUTPUT_PORT_TYPE
paddle_y2_out[3] <= paddle_y2[3].DB_MAX_OUTPUT_PORT_TYPE
paddle_y2_out[4] <= paddle_y2[4].DB_MAX_OUTPUT_PORT_TYPE
paddle_y2_out[5] <= paddle_y2[5].DB_MAX_OUTPUT_PORT_TYPE
paddle_y2_out[6] <= paddle_y2[6].DB_MAX_OUTPUT_PORT_TYPE
paddle_y2_out[7] <= paddle_y2[7].DB_MAX_OUTPUT_PORT_TYPE
paddle_y2_out[8] <= paddle_y2[8].DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|control_ball_movement:c_ball_move
clk => current_move_state[0].CLK
clk => current_move_state[1].CLK
clk => current_score_state~1.DATAIN
resetn => current_move_state.OUTPUTSELECT
resetn => current_move_state.OUTPUTSELECT
resetn => current_score_state.OUTPUTSELECT
resetn => current_score_state.OUTPUTSELECT
resetn => current_score_state.OUTPUTSELECT
resetn => current_score_state.OUTPUTSELECT
enable => next_score_state.S_BOUND_HIT_139.LATCH_ENABLE
enable => next_score_state.S_RIGHT_SCORED_145.LATCH_ENABLE
enable => next_score_state.S_LEFT_SCORED_151.LATCH_ENABLE
enable => next_score_state.S_PLAY_157.LATCH_ENABLE
enable => next_move_state[0].LATCH_ENABLE
enable => next_move_state[1].LATCH_ENABLE
blackScreen => ~NO_FANOUT~
frameTick => ~NO_FANOUT~
x_pos[0] => LessThan2.IN20
x_pos[0] => LessThan3.IN20
x_pos[1] => LessThan2.IN19
x_pos[1] => LessThan3.IN19
x_pos[2] => LessThan2.IN18
x_pos[2] => LessThan3.IN18
x_pos[3] => LessThan2.IN17
x_pos[3] => LessThan3.IN17
x_pos[4] => LessThan2.IN16
x_pos[4] => LessThan3.IN16
x_pos[5] => LessThan2.IN15
x_pos[5] => LessThan3.IN15
x_pos[6] => LessThan2.IN14
x_pos[6] => LessThan3.IN14
x_pos[7] => LessThan2.IN13
x_pos[7] => LessThan3.IN13
x_pos[8] => LessThan2.IN12
x_pos[8] => LessThan3.IN12
x_pos[9] => LessThan2.IN11
x_pos[9] => LessThan3.IN11
y_pos[0] => y_pos[0].IN2
y_pos[1] => y_pos[1].IN2
y_pos[2] => y_pos[2].IN2
y_pos[3] => y_pos[3].IN2
y_pos[4] => y_pos[4].IN2
y_pos[5] => y_pos[5].IN2
y_pos[6] => y_pos[6].IN2
y_pos[7] => y_pos[7].IN2
y_pos[8] => y_pos[8].IN2
actual_rate[0] => LessThan1.IN18
actual_rate[0] => Add1.IN2
actual_rate[0] => LessThan3.IN9
actual_rate[0] => LessThan0.IN8
actual_rate[1] => LessThan1.IN17
actual_rate[1] => Add1.IN1
actual_rate[1] => LessThan3.IN8
actual_rate[1] => LessThan0.IN7
actual_rate[2] => Add0.IN0
actual_rate[2] => Add1.IN0
actual_rate[2] => LessThan3.IN7
actual_rate[2] => LessThan0.IN6
actual_rate[3] => Add0.IN2
actual_rate[3] => Add1.IN4
actual_rate[3] => Add2.IN1
left_paddle_pos_y[0] => left_paddle_pos_y[0].IN1
left_paddle_pos_y[1] => left_paddle_pos_y[1].IN1
left_paddle_pos_y[2] => left_paddle_pos_y[2].IN1
left_paddle_pos_y[3] => left_paddle_pos_y[3].IN1
left_paddle_pos_y[4] => left_paddle_pos_y[4].IN1
left_paddle_pos_y[5] => left_paddle_pos_y[5].IN1
left_paddle_pos_y[6] => left_paddle_pos_y[6].IN1
left_paddle_pos_y[7] => left_paddle_pos_y[7].IN1
left_paddle_pos_y[8] => left_paddle_pos_y[8].IN1
right_paddle_pos_y[0] => right_paddle_pos_y[0].IN1
right_paddle_pos_y[1] => right_paddle_pos_y[1].IN1
right_paddle_pos_y[2] => right_paddle_pos_y[2].IN1
right_paddle_pos_y[3] => right_paddle_pos_y[3].IN1
right_paddle_pos_y[4] => right_paddle_pos_y[4].IN1
right_paddle_pos_y[5] => right_paddle_pos_y[5].IN1
right_paddle_pos_y[6] => right_paddle_pos_y[6].IN1
right_paddle_pos_y[7] => right_paddle_pos_y[7].IN1
right_paddle_pos_y[8] => right_paddle_pos_y[8].IN1
x_dir <= current_move_state[1].DB_MAX_OUTPUT_PORT_TYPE
y_dir <= current_move_state[0].DB_MAX_OUTPUT_PORT_TYPE
lhs_scored <= lhs_scored.DB_MAX_OUTPUT_PORT_TYPE
rhs_scored <= rhs_scored.DB_MAX_OUTPUT_PORT_TYPE
boundary_contact <= boundary_contact.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|control_ball_movement:c_ball_move|hitDetect:left_bound
ball_y[0] => LessThan0.IN15
ball_y[0] => LessThan1.IN16
ball_y[1] => LessThan0.IN14
ball_y[1] => LessThan1.IN15
ball_y[2] => LessThan0.IN13
ball_y[2] => LessThan1.IN14
ball_y[3] => LessThan0.IN12
ball_y[3] => LessThan1.IN13
ball_y[4] => LessThan0.IN11
ball_y[4] => LessThan1.IN12
ball_y[5] => LessThan0.IN10
ball_y[5] => LessThan1.IN11
ball_y[6] => LessThan0.IN9
ball_y[6] => LessThan1.IN10
ball_y[7] => LessThan0.IN8
ball_y[7] => LessThan1.IN9
ball_y[8] => LessThan0.IN7
ball_y[8] => LessThan1.IN8
paddle_y[0] => LessThan0.IN18
paddle_y[0] => LessThan1.IN18
paddle_y[1] => LessThan0.IN17
paddle_y[1] => LessThan1.IN17
paddle_y[2] => LessThan0.IN16
paddle_y[2] => Add1.IN14
paddle_y[3] => Add0.IN12
paddle_y[3] => Add1.IN13
paddle_y[4] => Add0.IN11
paddle_y[4] => Add1.IN12
paddle_y[5] => Add0.IN10
paddle_y[5] => Add1.IN11
paddle_y[6] => Add0.IN9
paddle_y[6] => Add1.IN10
paddle_y[7] => Add0.IN8
paddle_y[7] => Add1.IN9
paddle_y[8] => Add0.IN7
paddle_y[8] => Add1.IN8
contact <= contact.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|control_ball_movement:c_ball_move|hitDetect:right_bound
ball_y[0] => LessThan0.IN15
ball_y[0] => LessThan1.IN16
ball_y[1] => LessThan0.IN14
ball_y[1] => LessThan1.IN15
ball_y[2] => LessThan0.IN13
ball_y[2] => LessThan1.IN14
ball_y[3] => LessThan0.IN12
ball_y[3] => LessThan1.IN13
ball_y[4] => LessThan0.IN11
ball_y[4] => LessThan1.IN12
ball_y[5] => LessThan0.IN10
ball_y[5] => LessThan1.IN11
ball_y[6] => LessThan0.IN9
ball_y[6] => LessThan1.IN10
ball_y[7] => LessThan0.IN8
ball_y[7] => LessThan1.IN9
ball_y[8] => LessThan0.IN7
ball_y[8] => LessThan1.IN8
paddle_y[0] => LessThan0.IN18
paddle_y[0] => LessThan1.IN18
paddle_y[1] => LessThan0.IN17
paddle_y[1] => LessThan1.IN17
paddle_y[2] => LessThan0.IN16
paddle_y[2] => Add1.IN14
paddle_y[3] => Add0.IN12
paddle_y[3] => Add1.IN13
paddle_y[4] => Add0.IN11
paddle_y[4] => Add1.IN12
paddle_y[5] => Add0.IN10
paddle_y[5] => Add1.IN11
paddle_y[6] => Add0.IN9
paddle_y[6] => Add1.IN10
paddle_y[7] => Add0.IN8
paddle_y[7] => Add1.IN9
paddle_y[8] => Add0.IN7
paddle_y[8] => Add1.IN8
contact <= contact.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|ball_physics:ball_phys1
clk => actual_rate[0]~reg0.CLK
clk => actual_rate[1]~reg0.CLK
clk => actual_rate[2]~reg0.CLK
clk => actual_rate[3]~reg0.CLK
clk => secondCounter[0].CLK
clk => secondCounter[1].CLK
clk => ball_y[0]~reg0.CLK
clk => ball_y[1]~reg0.CLK
clk => ball_y[2]~reg0.CLK
clk => ball_y[3]~reg0.CLK
clk => ball_y[4]~reg0.CLK
clk => ball_y[5]~reg0.CLK
clk => ball_y[6]~reg0.CLK
clk => ball_y[7]~reg0.CLK
clk => ball_y[8]~reg0.CLK
clk => ball_x[0]~reg0.CLK
clk => ball_x[1]~reg0.CLK
clk => ball_x[2]~reg0.CLK
clk => ball_x[3]~reg0.CLK
clk => ball_x[4]~reg0.CLK
clk => ball_x[5]~reg0.CLK
clk => ball_x[6]~reg0.CLK
clk => ball_x[7]~reg0.CLK
clk => ball_x[8]~reg0.CLK
clk => ball_x[9]~reg0.CLK
clk => old_y[0]~reg0.CLK
clk => old_y[1]~reg0.CLK
clk => old_y[2]~reg0.CLK
clk => old_y[3]~reg0.CLK
clk => old_y[4]~reg0.CLK
clk => old_y[5]~reg0.CLK
clk => old_y[6]~reg0.CLK
clk => old_y[7]~reg0.CLK
clk => old_y[8]~reg0.CLK
clk => old_x[0]~reg0.CLK
clk => old_x[1]~reg0.CLK
clk => old_x[2]~reg0.CLK
clk => old_x[3]~reg0.CLK
clk => old_x[4]~reg0.CLK
clk => old_x[5]~reg0.CLK
clk => old_x[6]~reg0.CLK
clk => old_x[7]~reg0.CLK
clk => old_x[8]~reg0.CLK
clk => old_x[9]~reg0.CLK
resetn => old_x.OUTPUTSELECT
resetn => old_x.OUTPUTSELECT
resetn => old_x.OUTPUTSELECT
resetn => old_x.OUTPUTSELECT
resetn => old_x.OUTPUTSELECT
resetn => old_x.OUTPUTSELECT
resetn => old_x.OUTPUTSELECT
resetn => old_x.OUTPUTSELECT
resetn => old_x.OUTPUTSELECT
resetn => old_x.OUTPUTSELECT
resetn => old_y.OUTPUTSELECT
resetn => old_y.OUTPUTSELECT
resetn => old_y.OUTPUTSELECT
resetn => old_y.OUTPUTSELECT
resetn => old_y.OUTPUTSELECT
resetn => old_y.OUTPUTSELECT
resetn => old_y.OUTPUTSELECT
resetn => old_y.OUTPUTSELECT
resetn => old_y.OUTPUTSELECT
resetn => ball_x.OUTPUTSELECT
resetn => ball_x.OUTPUTSELECT
resetn => ball_x.OUTPUTSELECT
resetn => ball_x.OUTPUTSELECT
resetn => ball_x.OUTPUTSELECT
resetn => ball_x.OUTPUTSELECT
resetn => ball_x.OUTPUTSELECT
resetn => ball_x.OUTPUTSELECT
resetn => ball_x.OUTPUTSELECT
resetn => ball_x.OUTPUTSELECT
resetn => ball_y.OUTPUTSELECT
resetn => ball_y.OUTPUTSELECT
resetn => ball_y.OUTPUTSELECT
resetn => ball_y.OUTPUTSELECT
resetn => ball_y.OUTPUTSELECT
resetn => ball_y.OUTPUTSELECT
resetn => ball_y.OUTPUTSELECT
resetn => ball_y.OUTPUTSELECT
resetn => ball_y.OUTPUTSELECT
resetn => secondCounter.OUTPUTSELECT
resetn => secondCounter.OUTPUTSELECT
resetn => actual_rate.OUTPUTSELECT
resetn => actual_rate.OUTPUTSELECT
resetn => actual_rate.OUTPUTSELECT
resetn => actual_rate.OUTPUTSELECT
enable => old_x.OUTPUTSELECT
enable => old_x.OUTPUTSELECT
enable => old_x.OUTPUTSELECT
enable => old_x.OUTPUTSELECT
enable => old_x.OUTPUTSELECT
enable => old_x.OUTPUTSELECT
enable => old_x.OUTPUTSELECT
enable => old_x.OUTPUTSELECT
enable => old_x.OUTPUTSELECT
enable => old_x.OUTPUTSELECT
enable => old_y.OUTPUTSELECT
enable => old_y.OUTPUTSELECT
enable => old_y.OUTPUTSELECT
enable => old_y.OUTPUTSELECT
enable => old_y.OUTPUTSELECT
enable => old_y.OUTPUTSELECT
enable => old_y.OUTPUTSELECT
enable => old_y.OUTPUTSELECT
enable => old_y.OUTPUTSELECT
enable => ball_x.OUTPUTSELECT
enable => ball_x.OUTPUTSELECT
enable => ball_x.OUTPUTSELECT
enable => ball_x.OUTPUTSELECT
enable => ball_x.OUTPUTSELECT
enable => ball_x.OUTPUTSELECT
enable => ball_x.OUTPUTSELECT
enable => ball_x.OUTPUTSELECT
enable => ball_x.OUTPUTSELECT
enable => ball_x.OUTPUTSELECT
enable => ball_y.OUTPUTSELECT
enable => ball_y.OUTPUTSELECT
enable => ball_y.OUTPUTSELECT
enable => ball_y.OUTPUTSELECT
enable => ball_y.OUTPUTSELECT
enable => ball_y.OUTPUTSELECT
enable => ball_y.OUTPUTSELECT
enable => ball_y.OUTPUTSELECT
enable => ball_y.OUTPUTSELECT
frameTick => old_x.OUTPUTSELECT
frameTick => old_x.OUTPUTSELECT
frameTick => old_x.OUTPUTSELECT
frameTick => old_x.OUTPUTSELECT
frameTick => old_x.OUTPUTSELECT
frameTick => old_x.OUTPUTSELECT
frameTick => old_x.OUTPUTSELECT
frameTick => old_x.OUTPUTSELECT
frameTick => old_x.OUTPUTSELECT
frameTick => old_x.OUTPUTSELECT
frameTick => old_y.OUTPUTSELECT
frameTick => old_y.OUTPUTSELECT
frameTick => old_y.OUTPUTSELECT
frameTick => old_y.OUTPUTSELECT
frameTick => old_y.OUTPUTSELECT
frameTick => old_y.OUTPUTSELECT
frameTick => old_y.OUTPUTSELECT
frameTick => old_y.OUTPUTSELECT
frameTick => old_y.OUTPUTSELECT
frameTick => ball_x.OUTPUTSELECT
frameTick => ball_x.OUTPUTSELECT
frameTick => ball_x.OUTPUTSELECT
frameTick => ball_x.OUTPUTSELECT
frameTick => ball_x.OUTPUTSELECT
frameTick => ball_x.OUTPUTSELECT
frameTick => ball_x.OUTPUTSELECT
frameTick => ball_x.OUTPUTSELECT
frameTick => ball_x.OUTPUTSELECT
frameTick => ball_x.OUTPUTSELECT
frameTick => ball_y.OUTPUTSELECT
frameTick => ball_y.OUTPUTSELECT
frameTick => ball_y.OUTPUTSELECT
frameTick => ball_y.OUTPUTSELECT
frameTick => ball_y.OUTPUTSELECT
frameTick => ball_y.OUTPUTSELECT
frameTick => ball_y.OUTPUTSELECT
frameTick => ball_y.OUTPUTSELECT
frameTick => ball_y.OUTPUTSELECT
frameTick => always1.IN1
frameTick => always1.IN1
frameCount[0] => Equal1.IN31
frameCount[1] => Equal1.IN30
frameCount[2] => Equal1.IN3
frameCount[3] => Equal1.IN2
frameCount[4] => Equal1.IN1
frameCount[5] => Equal1.IN0
frameCount[6] => Equal1.IN29
x_dir => ball_x.OUTPUTSELECT
x_dir => ball_x.OUTPUTSELECT
x_dir => ball_x.OUTPUTSELECT
x_dir => ball_x.OUTPUTSELECT
x_dir => ball_x.OUTPUTSELECT
x_dir => ball_x.OUTPUTSELECT
x_dir => ball_x.OUTPUTSELECT
x_dir => ball_x.OUTPUTSELECT
x_dir => ball_x.OUTPUTSELECT
x_dir => ball_x.OUTPUTSELECT
y_dir => ball_y.OUTPUTSELECT
y_dir => ball_y.OUTPUTSELECT
y_dir => ball_y.OUTPUTSELECT
y_dir => ball_y.OUTPUTSELECT
y_dir => ball_y.OUTPUTSELECT
y_dir => ball_y.OUTPUTSELECT
y_dir => ball_y.OUTPUTSELECT
y_dir => ball_y.OUTPUTSELECT
y_dir => ball_y.OUTPUTSELECT
blackScreen_pulse => ball_x.OUTPUTSELECT
blackScreen_pulse => ball_x.OUTPUTSELECT
blackScreen_pulse => ball_x.OUTPUTSELECT
blackScreen_pulse => ball_x.OUTPUTSELECT
blackScreen_pulse => ball_x.OUTPUTSELECT
blackScreen_pulse => ball_x.OUTPUTSELECT
blackScreen_pulse => ball_x.OUTPUTSELECT
blackScreen_pulse => ball_x.OUTPUTSELECT
blackScreen_pulse => ball_x.OUTPUTSELECT
blackScreen_pulse => ball_x.OUTPUTSELECT
blackScreen_pulse => ball_y.OUTPUTSELECT
blackScreen_pulse => ball_y.OUTPUTSELECT
blackScreen_pulse => ball_y.OUTPUTSELECT
blackScreen_pulse => ball_y.OUTPUTSELECT
blackScreen_pulse => ball_y.OUTPUTSELECT
blackScreen_pulse => ball_y.OUTPUTSELECT
blackScreen_pulse => ball_y.OUTPUTSELECT
blackScreen_pulse => ball_y.OUTPUTSELECT
blackScreen_pulse => ball_y.OUTPUTSELECT
blackScreen_pulse => actual_rate.OUTPUTSELECT
blackScreen_pulse => actual_rate.OUTPUTSELECT
blackScreen_pulse => actual_rate.OUTPUTSELECT
blackScreen_pulse => actual_rate.OUTPUTSELECT
blackScreen_pulse => secondCounter.OUTPUTSELECT
blackScreen_pulse => secondCounter.OUTPUTSELECT
ball_x[0] <= ball_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[1] <= ball_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[2] <= ball_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[3] <= ball_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[4] <= ball_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[5] <= ball_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[6] <= ball_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[7] <= ball_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[8] <= ball_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_x[9] <= ball_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[0] <= ball_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[1] <= ball_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[2] <= ball_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[3] <= ball_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[4] <= ball_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[5] <= ball_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[6] <= ball_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[7] <= ball_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ball_y[8] <= ball_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_x[0] <= old_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_x[1] <= old_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_x[2] <= old_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_x[3] <= old_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_x[4] <= old_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_x[5] <= old_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_x[6] <= old_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_x[7] <= old_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_x[8] <= old_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_x[9] <= old_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_y[0] <= old_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_y[1] <= old_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_y[2] <= old_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_y[3] <= old_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_y[4] <= old_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_y[5] <= old_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_y[6] <= old_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_y[7] <= old_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_y[8] <= old_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
actual_rate[0] <= actual_rate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
actual_rate[1] <= actual_rate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
actual_rate[2] <= actual_rate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
actual_rate[3] <= actual_rate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|control_paddle_move:c_paddleA_move
clk => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
enable => next_state.S_DOWN_94.LATCH_ENABLE
enable => next_state.S_UP_100.LATCH_ENABLE
enable => next_state.S_STATIONARY_106.LATCH_ENABLE
x_pos[0] => ~NO_FANOUT~
x_pos[1] => ~NO_FANOUT~
x_pos[2] => ~NO_FANOUT~
x_pos[3] => ~NO_FANOUT~
x_pos[4] => ~NO_FANOUT~
x_pos[5] => ~NO_FANOUT~
x_pos[6] => ~NO_FANOUT~
x_pos[7] => ~NO_FANOUT~
x_pos[8] => ~NO_FANOUT~
y_pos[0] => LessThan0.IN18
y_pos[0] => LessThan1.IN18
y_pos[1] => LessThan0.IN17
y_pos[1] => LessThan1.IN17
y_pos[2] => LessThan0.IN16
y_pos[2] => LessThan1.IN16
y_pos[3] => LessThan0.IN15
y_pos[3] => LessThan1.IN15
y_pos[4] => LessThan0.IN14
y_pos[4] => LessThan1.IN14
y_pos[5] => LessThan0.IN13
y_pos[5] => LessThan1.IN13
y_pos[6] => LessThan0.IN12
y_pos[6] => LessThan1.IN12
y_pos[7] => LessThan0.IN11
y_pos[7] => LessThan1.IN11
y_pos[8] => LessThan0.IN10
y_pos[8] => LessThan1.IN10
up => always0.IN0
up => next_state.DATAB
up => always0.IN0
up => next_state.DATAB
down => always0.IN1
down => next_state.DATAB
down => always0.IN1
down => next_state.DATAB
y_dir[0] <= y_dir[0].DB_MAX_OUTPUT_PORT_TYPE
y_dir[1] <= y_dir[1].DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|control_paddle_move:c_paddleB_move
clk => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
enable => next_state.S_DOWN_94.LATCH_ENABLE
enable => next_state.S_UP_100.LATCH_ENABLE
enable => next_state.S_STATIONARY_106.LATCH_ENABLE
x_pos[0] => ~NO_FANOUT~
x_pos[1] => ~NO_FANOUT~
x_pos[2] => ~NO_FANOUT~
x_pos[3] => ~NO_FANOUT~
x_pos[4] => ~NO_FANOUT~
x_pos[5] => ~NO_FANOUT~
x_pos[6] => ~NO_FANOUT~
x_pos[7] => ~NO_FANOUT~
x_pos[8] => ~NO_FANOUT~
y_pos[0] => LessThan0.IN18
y_pos[0] => LessThan1.IN18
y_pos[1] => LessThan0.IN17
y_pos[1] => LessThan1.IN17
y_pos[2] => LessThan0.IN16
y_pos[2] => LessThan1.IN16
y_pos[3] => LessThan0.IN15
y_pos[3] => LessThan1.IN15
y_pos[4] => LessThan0.IN14
y_pos[4] => LessThan1.IN14
y_pos[5] => LessThan0.IN13
y_pos[5] => LessThan1.IN13
y_pos[6] => LessThan0.IN12
y_pos[6] => LessThan1.IN12
y_pos[7] => LessThan0.IN11
y_pos[7] => LessThan1.IN11
y_pos[8] => LessThan0.IN10
y_pos[8] => LessThan1.IN10
up => always0.IN0
up => next_state.DATAB
up => always0.IN0
up => next_state.DATAB
down => always0.IN1
down => next_state.DATAB
down => always0.IN1
down => next_state.DATAB
y_dir[0] <= y_dir[0].DB_MAX_OUTPUT_PORT_TYPE
y_dir[1] <= y_dir[1].DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|paddle_physics:paddle_phys
clk => paddle_y2[0]~reg0.CLK
clk => paddle_y2[1]~reg0.CLK
clk => paddle_y2[2]~reg0.CLK
clk => paddle_y2[3]~reg0.CLK
clk => paddle_y2[4]~reg0.CLK
clk => paddle_y2[5]~reg0.CLK
clk => paddle_y2[6]~reg0.CLK
clk => paddle_y2[7]~reg0.CLK
clk => paddle_y2[8]~reg0.CLK
clk => paddle_x2[0]~reg0.CLK
clk => paddle_x2[1]~reg0.CLK
clk => paddle_x2[2]~reg0.CLK
clk => paddle_x2[3]~reg0.CLK
clk => paddle_x2[4]~reg0.CLK
clk => paddle_x2[5]~reg0.CLK
clk => paddle_x2[6]~reg0.CLK
clk => paddle_x2[7]~reg0.CLK
clk => paddle_x2[8]~reg0.CLK
clk => paddle_x2[9]~reg0.CLK
clk => paddle_y[0]~reg0.CLK
clk => paddle_y[1]~reg0.CLK
clk => paddle_y[2]~reg0.CLK
clk => paddle_y[3]~reg0.CLK
clk => paddle_y[4]~reg0.CLK
clk => paddle_y[5]~reg0.CLK
clk => paddle_y[6]~reg0.CLK
clk => paddle_y[7]~reg0.CLK
clk => paddle_y[8]~reg0.CLK
clk => paddle_x[0]~reg0.CLK
clk => paddle_x[1]~reg0.CLK
clk => paddle_x[2]~reg0.CLK
clk => paddle_x[3]~reg0.CLK
clk => paddle_x[4]~reg0.CLK
clk => paddle_x[5]~reg0.CLK
clk => paddle_x[6]~reg0.CLK
clk => paddle_x[7]~reg0.CLK
clk => paddle_x[8]~reg0.CLK
clk => paddle_x[9]~reg0.CLK
clk => old_paddle_y2[0]~reg0.CLK
clk => old_paddle_y2[1]~reg0.CLK
clk => old_paddle_y2[2]~reg0.CLK
clk => old_paddle_y2[3]~reg0.CLK
clk => old_paddle_y2[4]~reg0.CLK
clk => old_paddle_y2[5]~reg0.CLK
clk => old_paddle_y2[6]~reg0.CLK
clk => old_paddle_y2[7]~reg0.CLK
clk => old_paddle_y2[8]~reg0.CLK
clk => old_paddle_x2[0]~reg0.CLK
clk => old_paddle_x2[1]~reg0.CLK
clk => old_paddle_x2[2]~reg0.CLK
clk => old_paddle_x2[3]~reg0.CLK
clk => old_paddle_x2[4]~reg0.CLK
clk => old_paddle_x2[5]~reg0.CLK
clk => old_paddle_x2[6]~reg0.CLK
clk => old_paddle_x2[7]~reg0.CLK
clk => old_paddle_x2[8]~reg0.CLK
clk => old_paddle_x2[9]~reg0.CLK
clk => old_paddle_y[0]~reg0.CLK
clk => old_paddle_y[1]~reg0.CLK
clk => old_paddle_y[2]~reg0.CLK
clk => old_paddle_y[3]~reg0.CLK
clk => old_paddle_y[4]~reg0.CLK
clk => old_paddle_y[5]~reg0.CLK
clk => old_paddle_y[6]~reg0.CLK
clk => old_paddle_y[7]~reg0.CLK
clk => old_paddle_y[8]~reg0.CLK
clk => old_paddle_x[0]~reg0.CLK
clk => old_paddle_x[1]~reg0.CLK
clk => old_paddle_x[2]~reg0.CLK
clk => old_paddle_x[3]~reg0.CLK
clk => old_paddle_x[4]~reg0.CLK
clk => old_paddle_x[5]~reg0.CLK
clk => old_paddle_x[6]~reg0.CLK
clk => old_paddle_x[7]~reg0.CLK
clk => old_paddle_x[8]~reg0.CLK
clk => old_paddle_x[9]~reg0.CLK
resetn => old_paddle_x.OUTPUTSELECT
resetn => old_paddle_x.OUTPUTSELECT
resetn => old_paddle_x.OUTPUTSELECT
resetn => old_paddle_x.OUTPUTSELECT
resetn => old_paddle_x.OUTPUTSELECT
resetn => old_paddle_x.OUTPUTSELECT
resetn => old_paddle_x.OUTPUTSELECT
resetn => old_paddle_x.OUTPUTSELECT
resetn => old_paddle_x.OUTPUTSELECT
resetn => old_paddle_x.OUTPUTSELECT
resetn => old_paddle_y.OUTPUTSELECT
resetn => old_paddle_y.OUTPUTSELECT
resetn => old_paddle_y.OUTPUTSELECT
resetn => old_paddle_y.OUTPUTSELECT
resetn => old_paddle_y.OUTPUTSELECT
resetn => old_paddle_y.OUTPUTSELECT
resetn => old_paddle_y.OUTPUTSELECT
resetn => old_paddle_y.OUTPUTSELECT
resetn => old_paddle_y.OUTPUTSELECT
resetn => old_paddle_x2.OUTPUTSELECT
resetn => old_paddle_x2.OUTPUTSELECT
resetn => old_paddle_x2.OUTPUTSELECT
resetn => old_paddle_x2.OUTPUTSELECT
resetn => old_paddle_x2.OUTPUTSELECT
resetn => old_paddle_x2.OUTPUTSELECT
resetn => old_paddle_x2.OUTPUTSELECT
resetn => old_paddle_x2.OUTPUTSELECT
resetn => old_paddle_x2.OUTPUTSELECT
resetn => old_paddle_x2.OUTPUTSELECT
resetn => old_paddle_y2.OUTPUTSELECT
resetn => old_paddle_y2.OUTPUTSELECT
resetn => old_paddle_y2.OUTPUTSELECT
resetn => old_paddle_y2.OUTPUTSELECT
resetn => old_paddle_y2.OUTPUTSELECT
resetn => old_paddle_y2.OUTPUTSELECT
resetn => old_paddle_y2.OUTPUTSELECT
resetn => old_paddle_y2.OUTPUTSELECT
resetn => old_paddle_y2.OUTPUTSELECT
resetn => paddle_y.OUTPUTSELECT
resetn => paddle_y.OUTPUTSELECT
resetn => paddle_y.OUTPUTSELECT
resetn => paddle_y.OUTPUTSELECT
resetn => paddle_y.OUTPUTSELECT
resetn => paddle_y.OUTPUTSELECT
resetn => paddle_y.OUTPUTSELECT
resetn => paddle_y.OUTPUTSELECT
resetn => paddle_y.OUTPUTSELECT
resetn => paddle_y2.OUTPUTSELECT
resetn => paddle_y2.OUTPUTSELECT
resetn => paddle_y2.OUTPUTSELECT
resetn => paddle_y2.OUTPUTSELECT
resetn => paddle_y2.OUTPUTSELECT
resetn => paddle_y2.OUTPUTSELECT
resetn => paddle_y2.OUTPUTSELECT
resetn => paddle_y2.OUTPUTSELECT
resetn => paddle_y2.OUTPUTSELECT
resetn => paddle_x2[0]~reg0.ENA
resetn => paddle_x2[1]~reg0.ENA
resetn => paddle_x2[2]~reg0.ENA
resetn => paddle_x2[3]~reg0.ENA
resetn => paddle_x2[4]~reg0.ENA
resetn => paddle_x2[5]~reg0.ENA
resetn => paddle_x2[6]~reg0.ENA
resetn => paddle_x2[7]~reg0.ENA
resetn => paddle_x2[8]~reg0.ENA
resetn => paddle_x2[9]~reg0.ENA
resetn => paddle_x[0]~reg0.ENA
resetn => paddle_x[1]~reg0.ENA
resetn => paddle_x[2]~reg0.ENA
resetn => paddle_x[3]~reg0.ENA
resetn => paddle_x[4]~reg0.ENA
resetn => paddle_x[5]~reg0.ENA
resetn => paddle_x[6]~reg0.ENA
resetn => paddle_x[7]~reg0.ENA
resetn => paddle_x[8]~reg0.ENA
resetn => paddle_x[9]~reg0.ENA
enable => old_paddle_x.OUTPUTSELECT
enable => old_paddle_x.OUTPUTSELECT
enable => old_paddle_x.OUTPUTSELECT
enable => old_paddle_x.OUTPUTSELECT
enable => old_paddle_x.OUTPUTSELECT
enable => old_paddle_x.OUTPUTSELECT
enable => old_paddle_x.OUTPUTSELECT
enable => old_paddle_x.OUTPUTSELECT
enable => old_paddle_x.OUTPUTSELECT
enable => old_paddle_x.OUTPUTSELECT
enable => old_paddle_y.OUTPUTSELECT
enable => old_paddle_y.OUTPUTSELECT
enable => old_paddle_y.OUTPUTSELECT
enable => old_paddle_y.OUTPUTSELECT
enable => old_paddle_y.OUTPUTSELECT
enable => old_paddle_y.OUTPUTSELECT
enable => old_paddle_y.OUTPUTSELECT
enable => old_paddle_y.OUTPUTSELECT
enable => old_paddle_y.OUTPUTSELECT
enable => old_paddle_x2.OUTPUTSELECT
enable => old_paddle_x2.OUTPUTSELECT
enable => old_paddle_x2.OUTPUTSELECT
enable => old_paddle_x2.OUTPUTSELECT
enable => old_paddle_x2.OUTPUTSELECT
enable => old_paddle_x2.OUTPUTSELECT
enable => old_paddle_x2.OUTPUTSELECT
enable => old_paddle_x2.OUTPUTSELECT
enable => old_paddle_x2.OUTPUTSELECT
enable => old_paddle_x2.OUTPUTSELECT
enable => old_paddle_y2.OUTPUTSELECT
enable => old_paddle_y2.OUTPUTSELECT
enable => old_paddle_y2.OUTPUTSELECT
enable => old_paddle_y2.OUTPUTSELECT
enable => old_paddle_y2.OUTPUTSELECT
enable => old_paddle_y2.OUTPUTSELECT
enable => old_paddle_y2.OUTPUTSELECT
enable => old_paddle_y2.OUTPUTSELECT
enable => old_paddle_y2.OUTPUTSELECT
enable => paddle_y.OUTPUTSELECT
enable => paddle_y.OUTPUTSELECT
enable => paddle_y.OUTPUTSELECT
enable => paddle_y.OUTPUTSELECT
enable => paddle_y.OUTPUTSELECT
enable => paddle_y.OUTPUTSELECT
enable => paddle_y.OUTPUTSELECT
enable => paddle_y.OUTPUTSELECT
enable => paddle_y.OUTPUTSELECT
enable => paddle_y2.OUTPUTSELECT
enable => paddle_y2.OUTPUTSELECT
enable => paddle_y2.OUTPUTSELECT
enable => paddle_y2.OUTPUTSELECT
enable => paddle_y2.OUTPUTSELECT
enable => paddle_y2.OUTPUTSELECT
enable => paddle_y2.OUTPUTSELECT
enable => paddle_y2.OUTPUTSELECT
enable => paddle_y2.OUTPUTSELECT
frameTick => old_paddle_x.OUTPUTSELECT
frameTick => old_paddle_x.OUTPUTSELECT
frameTick => old_paddle_x.OUTPUTSELECT
frameTick => old_paddle_x.OUTPUTSELECT
frameTick => old_paddle_x.OUTPUTSELECT
frameTick => old_paddle_x.OUTPUTSELECT
frameTick => old_paddle_x.OUTPUTSELECT
frameTick => old_paddle_x.OUTPUTSELECT
frameTick => old_paddle_x.OUTPUTSELECT
frameTick => old_paddle_x.OUTPUTSELECT
frameTick => old_paddle_y.OUTPUTSELECT
frameTick => old_paddle_y.OUTPUTSELECT
frameTick => old_paddle_y.OUTPUTSELECT
frameTick => old_paddle_y.OUTPUTSELECT
frameTick => old_paddle_y.OUTPUTSELECT
frameTick => old_paddle_y.OUTPUTSELECT
frameTick => old_paddle_y.OUTPUTSELECT
frameTick => old_paddle_y.OUTPUTSELECT
frameTick => old_paddle_y.OUTPUTSELECT
frameTick => old_paddle_x2.OUTPUTSELECT
frameTick => old_paddle_x2.OUTPUTSELECT
frameTick => old_paddle_x2.OUTPUTSELECT
frameTick => old_paddle_x2.OUTPUTSELECT
frameTick => old_paddle_x2.OUTPUTSELECT
frameTick => old_paddle_x2.OUTPUTSELECT
frameTick => old_paddle_x2.OUTPUTSELECT
frameTick => old_paddle_x2.OUTPUTSELECT
frameTick => old_paddle_x2.OUTPUTSELECT
frameTick => old_paddle_x2.OUTPUTSELECT
frameTick => old_paddle_y2.OUTPUTSELECT
frameTick => old_paddle_y2.OUTPUTSELECT
frameTick => old_paddle_y2.OUTPUTSELECT
frameTick => old_paddle_y2.OUTPUTSELECT
frameTick => old_paddle_y2.OUTPUTSELECT
frameTick => old_paddle_y2.OUTPUTSELECT
frameTick => old_paddle_y2.OUTPUTSELECT
frameTick => old_paddle_y2.OUTPUTSELECT
frameTick => old_paddle_y2.OUTPUTSELECT
frameTick => paddle_y.OUTPUTSELECT
frameTick => paddle_y.OUTPUTSELECT
frameTick => paddle_y.OUTPUTSELECT
frameTick => paddle_y.OUTPUTSELECT
frameTick => paddle_y.OUTPUTSELECT
frameTick => paddle_y.OUTPUTSELECT
frameTick => paddle_y.OUTPUTSELECT
frameTick => paddle_y.OUTPUTSELECT
frameTick => paddle_y.OUTPUTSELECT
frameTick => paddle_y2.OUTPUTSELECT
frameTick => paddle_y2.OUTPUTSELECT
frameTick => paddle_y2.OUTPUTSELECT
frameTick => paddle_y2.OUTPUTSELECT
frameTick => paddle_y2.OUTPUTSELECT
frameTick => paddle_y2.OUTPUTSELECT
frameTick => paddle_y2.OUTPUTSELECT
frameTick => paddle_y2.OUTPUTSELECT
frameTick => paddle_y2.OUTPUTSELECT
frameCount[0] => ~NO_FANOUT~
frameCount[1] => ~NO_FANOUT~
frameCount[2] => ~NO_FANOUT~
frameCount[3] => ~NO_FANOUT~
frameCount[4] => ~NO_FANOUT~
frameCount[5] => ~NO_FANOUT~
frameCount[6] => ~NO_FANOUT~
y_dir[0] => Equal0.IN0
y_dir[0] => Equal1.IN1
y_dir[1] => Equal0.IN1
y_dir[1] => Equal1.IN0
y_dir2[0] => Equal2.IN0
y_dir2[0] => Equal3.IN1
y_dir2[1] => Equal2.IN1
y_dir2[1] => Equal3.IN0
paddle_x[0] <= paddle_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x[1] <= paddle_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x[2] <= paddle_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x[3] <= paddle_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x[4] <= paddle_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x[5] <= paddle_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x[6] <= paddle_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x[7] <= paddle_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x[8] <= paddle_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x[9] <= paddle_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y[0] <= paddle_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y[1] <= paddle_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y[2] <= paddle_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y[3] <= paddle_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y[4] <= paddle_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y[5] <= paddle_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y[6] <= paddle_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y[7] <= paddle_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y[8] <= paddle_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x2[0] <= paddle_x2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x2[1] <= paddle_x2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x2[2] <= paddle_x2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x2[3] <= paddle_x2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x2[4] <= paddle_x2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x2[5] <= paddle_x2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x2[6] <= paddle_x2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x2[7] <= paddle_x2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x2[8] <= paddle_x2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_x2[9] <= paddle_x2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y2[0] <= paddle_y2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y2[1] <= paddle_y2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y2[2] <= paddle_y2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y2[3] <= paddle_y2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y2[4] <= paddle_y2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y2[5] <= paddle_y2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y2[6] <= paddle_y2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y2[7] <= paddle_y2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_y2[8] <= paddle_y2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x[0] <= old_paddle_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x[1] <= old_paddle_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x[2] <= old_paddle_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x[3] <= old_paddle_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x[4] <= old_paddle_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x[5] <= old_paddle_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x[6] <= old_paddle_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x[7] <= old_paddle_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x[8] <= old_paddle_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x[9] <= old_paddle_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y[0] <= old_paddle_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y[1] <= old_paddle_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y[2] <= old_paddle_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y[3] <= old_paddle_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y[4] <= old_paddle_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y[5] <= old_paddle_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y[6] <= old_paddle_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y[7] <= old_paddle_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y[8] <= old_paddle_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x2[0] <= old_paddle_x2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x2[1] <= old_paddle_x2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x2[2] <= old_paddle_x2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x2[3] <= old_paddle_x2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x2[4] <= old_paddle_x2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x2[5] <= old_paddle_x2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x2[6] <= old_paddle_x2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x2[7] <= old_paddle_x2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x2[8] <= old_paddle_x2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_x2[9] <= old_paddle_x2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y2[0] <= old_paddle_y2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y2[1] <= old_paddle_y2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y2[2] <= old_paddle_y2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y2[3] <= old_paddle_y2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y2[4] <= old_paddle_y2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y2[5] <= old_paddle_y2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y2[6] <= old_paddle_y2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y2[7] <= old_paddle_y2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_paddle_y2[8] <= old_paddle_y2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|ball_render:ball_rend1
clk => clk.IN5
resetn => resetn.IN3
color[0] => col_out.DATAB
color[1] => col_out.DATAB
color[2] => col_out.DATAB
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => col_out.OUTPUTSELECT
enable => col_out.OUTPUTSELECT
enable => col_out.OUTPUTSELECT
enable => rendered.OUTPUTSELECT
frameTick => ~NO_FANOUT~
frameCount[0] => ~NO_FANOUT~
frameCount[1] => ~NO_FANOUT~
frameCount[2] => ~NO_FANOUT~
frameCount[3] => ~NO_FANOUT~
frameCount[4] => ~NO_FANOUT~
frameCount[5] => ~NO_FANOUT~
frameCount[6] => ~NO_FANOUT~
ball_x[0] => ball_x[0].IN1
ball_x[1] => ball_x[1].IN1
ball_x[2] => ball_x[2].IN1
ball_x[3] => ball_x[3].IN1
ball_x[4] => ball_x[4].IN1
ball_x[5] => ball_x[5].IN1
ball_x[6] => ball_x[6].IN1
ball_x[7] => ball_x[7].IN1
ball_x[8] => ball_x[8].IN1
ball_x[9] => ball_x[9].IN1
ball_y[0] => ball_y[0].IN1
ball_y[1] => ball_y[1].IN1
ball_y[2] => ball_y[2].IN1
ball_y[3] => ball_y[3].IN1
ball_y[4] => ball_y[4].IN1
ball_y[5] => ball_y[5].IN1
ball_y[6] => ball_y[6].IN1
ball_y[7] => ball_y[7].IN1
ball_y[8] => ball_y[8].IN1
old_x[0] => old_x[0].IN1
old_x[1] => old_x[1].IN1
old_x[2] => old_x[2].IN1
old_x[3] => old_x[3].IN1
old_x[4] => old_x[4].IN1
old_x[5] => old_x[5].IN1
old_x[6] => old_x[6].IN1
old_x[7] => old_x[7].IN1
old_x[8] => old_x[8].IN1
old_x[9] => old_x[9].IN1
old_y[0] => old_y[0].IN1
old_y[1] => old_y[1].IN1
old_y[2] => old_y[2].IN1
old_y[3] => old_y[3].IN1
old_y[4] => old_y[4].IN1
old_y[5] => old_y[5].IN1
old_y[6] => old_y[6].IN1
old_y[7] => old_y[7].IN1
old_y[8] => old_y[8].IN1
clearOld_pulse => clearOld_pulse.IN1
drawNew_pulse => render_x.OUTPUTSELECT
drawNew_pulse => render_x.OUTPUTSELECT
drawNew_pulse => render_x.OUTPUTSELECT
drawNew_pulse => render_x.OUTPUTSELECT
drawNew_pulse => render_x.OUTPUTSELECT
drawNew_pulse => render_x.OUTPUTSELECT
drawNew_pulse => render_x.OUTPUTSELECT
drawNew_pulse => render_x.OUTPUTSELECT
drawNew_pulse => render_x.OUTPUTSELECT
drawNew_pulse => render_x.OUTPUTSELECT
drawNew_pulse => render_y.OUTPUTSELECT
drawNew_pulse => render_y.OUTPUTSELECT
drawNew_pulse => render_y.OUTPUTSELECT
drawNew_pulse => render_y.OUTPUTSELECT
drawNew_pulse => render_y.OUTPUTSELECT
drawNew_pulse => render_y.OUTPUTSELECT
drawNew_pulse => render_y.OUTPUTSELECT
drawNew_pulse => render_y.OUTPUTSELECT
drawNew_pulse => render_y.OUTPUTSELECT
drawNew_pulse => col_out.OUTPUTSELECT
drawNew_pulse => col_out.OUTPUTSELECT
drawNew_pulse => col_out.OUTPUTSELECT
drawNew_pulse => rendered.OUTPUTSELECT
drawNew_pulse => comb.IN1
blackScreen_pulse => blackScreen_pulse.IN1
done_clearOld <= drawBox_signal:clearOld.port7
done_drawNew <= drawBox_signal:drawNew.port7
done_blackScreen <= done_blackScreen.DB_MAX_OUTPUT_PORT_TYPE
render_x[0] <= render_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[1] <= render_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[2] <= render_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[3] <= render_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[4] <= render_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[5] <= render_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[6] <= render_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[7] <= render_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[8] <= render_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[9] <= render_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[0] <= render_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[1] <= render_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[2] <= render_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[3] <= render_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[4] <= render_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[5] <= render_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[6] <= render_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[7] <= render_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[8] <= render_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_out[0] <= col_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_out[1] <= col_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_out[2] <= col_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rendered <= rendered~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|ball_render:ball_rend1|stars_hexROM:backgroundA
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|pong_vga_interface|pong_game:pong|ball_render:ball_rend1|stars_hexROM:backgroundA|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1vg1:auto_generated.address_a[0]
address_a[1] => altsyncram_1vg1:auto_generated.address_a[1]
address_a[2] => altsyncram_1vg1:auto_generated.address_a[2]
address_a[3] => altsyncram_1vg1:auto_generated.address_a[3]
address_a[4] => altsyncram_1vg1:auto_generated.address_a[4]
address_a[5] => altsyncram_1vg1:auto_generated.address_a[5]
address_a[6] => altsyncram_1vg1:auto_generated.address_a[6]
address_a[7] => altsyncram_1vg1:auto_generated.address_a[7]
address_a[8] => altsyncram_1vg1:auto_generated.address_a[8]
address_a[9] => altsyncram_1vg1:auto_generated.address_a[9]
address_a[10] => altsyncram_1vg1:auto_generated.address_a[10]
address_a[11] => altsyncram_1vg1:auto_generated.address_a[11]
address_a[12] => altsyncram_1vg1:auto_generated.address_a[12]
address_a[13] => altsyncram_1vg1:auto_generated.address_a[13]
address_a[14] => altsyncram_1vg1:auto_generated.address_a[14]
address_a[15] => altsyncram_1vg1:auto_generated.address_a[15]
address_a[16] => altsyncram_1vg1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1vg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1vg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1vg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1vg1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pong_vga_interface|pong_game:pong|ball_render:ball_rend1|stars_hexROM:backgroundA|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_2hb:mux2.result[0]
q_a[1] <= mux_2hb:mux2.result[1]
q_a[2] <= mux_2hb:mux2.result[2]


|pong_vga_interface|pong_game:pong|ball_render:ball_rend1|stars_hexROM:backgroundA|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode150w[1].IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1].IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode197w[1].IN0
data[0] => w_anode207w[1].IN1
data[0] => w_anode217w[1].IN0
data[0] => w_anode227w[1].IN1
data[0] => w_anode237w[1].IN0
data[0] => w_anode248w[1].IN1
data[0] => w_anode258w[1].IN0
data[0] => w_anode268w[1].IN1
data[0] => w_anode278w[1].IN0
data[0] => w_anode288w[1].IN1
data[0] => w_anode298w[1].IN0
data[0] => w_anode308w[1].IN1
data[1] => w_anode150w[2].IN0
data[1] => w_anode167w[2].IN0
data[1] => w_anode177w[2].IN1
data[1] => w_anode187w[2].IN1
data[1] => w_anode197w[2].IN0
data[1] => w_anode207w[2].IN0
data[1] => w_anode217w[2].IN1
data[1] => w_anode227w[2].IN1
data[1] => w_anode237w[2].IN0
data[1] => w_anode248w[2].IN0
data[1] => w_anode258w[2].IN1
data[1] => w_anode268w[2].IN1
data[1] => w_anode278w[2].IN0
data[1] => w_anode288w[2].IN0
data[1] => w_anode298w[2].IN1
data[1] => w_anode308w[2].IN1
data[2] => w_anode150w[3].IN0
data[2] => w_anode167w[3].IN0
data[2] => w_anode177w[3].IN0
data[2] => w_anode187w[3].IN0
data[2] => w_anode197w[3].IN1
data[2] => w_anode207w[3].IN1
data[2] => w_anode217w[3].IN1
data[2] => w_anode227w[3].IN1
data[2] => w_anode237w[3].IN0
data[2] => w_anode248w[3].IN0
data[2] => w_anode258w[3].IN0
data[2] => w_anode268w[3].IN0
data[2] => w_anode278w[3].IN1
data[2] => w_anode288w[3].IN1
data[2] => w_anode298w[3].IN1
data[2] => w_anode308w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode237w[1].IN0
data[3] => w_anode248w[1].IN0
data[3] => w_anode258w[1].IN0
data[3] => w_anode268w[1].IN0
data[3] => w_anode278w[1].IN0
data[3] => w_anode288w[1].IN0
data[3] => w_anode298w[1].IN0
data[3] => w_anode308w[1].IN0
eq[0] <= w_anode150w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode217w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode227w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode248w[3].DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|ball_render:ball_rend1|stars_hexROM:backgroundA|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated|mux_2hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|pong_vga_interface|pong_game:pong|ball_render:ball_rend1|stars_hexROM:redrawBack
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|pong_vga_interface|pong_game:pong|ball_render:ball_rend1|stars_hexROM:redrawBack|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1vg1:auto_generated.address_a[0]
address_a[1] => altsyncram_1vg1:auto_generated.address_a[1]
address_a[2] => altsyncram_1vg1:auto_generated.address_a[2]
address_a[3] => altsyncram_1vg1:auto_generated.address_a[3]
address_a[4] => altsyncram_1vg1:auto_generated.address_a[4]
address_a[5] => altsyncram_1vg1:auto_generated.address_a[5]
address_a[6] => altsyncram_1vg1:auto_generated.address_a[6]
address_a[7] => altsyncram_1vg1:auto_generated.address_a[7]
address_a[8] => altsyncram_1vg1:auto_generated.address_a[8]
address_a[9] => altsyncram_1vg1:auto_generated.address_a[9]
address_a[10] => altsyncram_1vg1:auto_generated.address_a[10]
address_a[11] => altsyncram_1vg1:auto_generated.address_a[11]
address_a[12] => altsyncram_1vg1:auto_generated.address_a[12]
address_a[13] => altsyncram_1vg1:auto_generated.address_a[13]
address_a[14] => altsyncram_1vg1:auto_generated.address_a[14]
address_a[15] => altsyncram_1vg1:auto_generated.address_a[15]
address_a[16] => altsyncram_1vg1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1vg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1vg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1vg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1vg1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pong_vga_interface|pong_game:pong|ball_render:ball_rend1|stars_hexROM:redrawBack|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_2hb:mux2.result[0]
q_a[1] <= mux_2hb:mux2.result[1]
q_a[2] <= mux_2hb:mux2.result[2]


|pong_vga_interface|pong_game:pong|ball_render:ball_rend1|stars_hexROM:redrawBack|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode150w[1].IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1].IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode197w[1].IN0
data[0] => w_anode207w[1].IN1
data[0] => w_anode217w[1].IN0
data[0] => w_anode227w[1].IN1
data[0] => w_anode237w[1].IN0
data[0] => w_anode248w[1].IN1
data[0] => w_anode258w[1].IN0
data[0] => w_anode268w[1].IN1
data[0] => w_anode278w[1].IN0
data[0] => w_anode288w[1].IN1
data[0] => w_anode298w[1].IN0
data[0] => w_anode308w[1].IN1
data[1] => w_anode150w[2].IN0
data[1] => w_anode167w[2].IN0
data[1] => w_anode177w[2].IN1
data[1] => w_anode187w[2].IN1
data[1] => w_anode197w[2].IN0
data[1] => w_anode207w[2].IN0
data[1] => w_anode217w[2].IN1
data[1] => w_anode227w[2].IN1
data[1] => w_anode237w[2].IN0
data[1] => w_anode248w[2].IN0
data[1] => w_anode258w[2].IN1
data[1] => w_anode268w[2].IN1
data[1] => w_anode278w[2].IN0
data[1] => w_anode288w[2].IN0
data[1] => w_anode298w[2].IN1
data[1] => w_anode308w[2].IN1
data[2] => w_anode150w[3].IN0
data[2] => w_anode167w[3].IN0
data[2] => w_anode177w[3].IN0
data[2] => w_anode187w[3].IN0
data[2] => w_anode197w[3].IN1
data[2] => w_anode207w[3].IN1
data[2] => w_anode217w[3].IN1
data[2] => w_anode227w[3].IN1
data[2] => w_anode237w[3].IN0
data[2] => w_anode248w[3].IN0
data[2] => w_anode258w[3].IN0
data[2] => w_anode268w[3].IN0
data[2] => w_anode278w[3].IN1
data[2] => w_anode288w[3].IN1
data[2] => w_anode298w[3].IN1
data[2] => w_anode308w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode237w[1].IN0
data[3] => w_anode248w[1].IN0
data[3] => w_anode258w[1].IN0
data[3] => w_anode268w[1].IN0
data[3] => w_anode278w[1].IN0
data[3] => w_anode288w[1].IN0
data[3] => w_anode298w[1].IN0
data[3] => w_anode308w[1].IN0
eq[0] <= w_anode150w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode217w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode227w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode248w[3].DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|ball_render:ball_rend1|stars_hexROM:redrawBack|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated|mux_2hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|pong_vga_interface|pong_game:pong|ball_render:ball_rend1|drawBox_signal:clearOld
clk => done~reg0.CLK
clk => pt_y[0]~reg0.CLK
clk => pt_y[1]~reg0.CLK
clk => pt_y[2]~reg0.CLK
clk => pt_y[3]~reg0.CLK
clk => pt_y[4]~reg0.CLK
clk => pt_y[5]~reg0.CLK
clk => pt_y[6]~reg0.CLK
clk => pt_y[7]~reg0.CLK
clk => pt_y[8]~reg0.CLK
clk => pt_x[0]~reg0.CLK
clk => pt_x[1]~reg0.CLK
clk => pt_x[2]~reg0.CLK
clk => pt_x[3]~reg0.CLK
clk => pt_x[4]~reg0.CLK
clk => pt_x[5]~reg0.CLK
clk => pt_x[6]~reg0.CLK
clk => pt_x[7]~reg0.CLK
clk => pt_x[8]~reg0.CLK
clk => pt_x[9]~reg0.CLK
clk => y_counter[0].CLK
clk => y_counter[1].CLK
clk => y_counter[2].CLK
clk => x_counter[0].CLK
clk => x_counter[1].CLK
clk => x_counter[2].CLK
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => done.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
x_orig[0] => Add0.IN17
x_orig[0] => pt_x.DATAB
x_orig[1] => Add0.IN16
x_orig[1] => pt_x.DATAB
x_orig[2] => Add0.IN15
x_orig[2] => pt_x.DATAB
x_orig[3] => Add0.IN14
x_orig[3] => pt_x.DATAB
x_orig[4] => Add0.IN13
x_orig[4] => pt_x.DATAB
x_orig[5] => Add0.IN12
x_orig[5] => pt_x.DATAB
x_orig[6] => Add0.IN11
x_orig[6] => pt_x.DATAB
x_orig[7] => Add0.IN10
x_orig[7] => pt_x.DATAB
x_orig[8] => Add0.IN9
x_orig[8] => pt_x.DATAB
x_orig[9] => Add0.IN8
x_orig[9] => pt_x.DATAB
y_orig[0] => Add1.IN15
y_orig[0] => pt_y.DATAB
y_orig[1] => Add1.IN14
y_orig[1] => pt_y.DATAB
y_orig[2] => Add1.IN13
y_orig[2] => pt_y.DATAB
y_orig[3] => Add1.IN12
y_orig[3] => pt_y.DATAB
y_orig[4] => Add1.IN11
y_orig[4] => pt_y.DATAB
y_orig[5] => Add1.IN10
y_orig[5] => pt_y.DATAB
y_orig[6] => Add1.IN9
y_orig[6] => pt_y.DATAB
y_orig[7] => Add1.IN8
y_orig[7] => pt_y.DATAB
y_orig[8] => Add1.IN7
y_orig[8] => pt_y.DATAB
pt_x[0] <= pt_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[1] <= pt_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[2] <= pt_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[3] <= pt_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[4] <= pt_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[5] <= pt_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[6] <= pt_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[7] <= pt_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[8] <= pt_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[9] <= pt_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[0] <= pt_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[1] <= pt_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[2] <= pt_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[3] <= pt_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[4] <= pt_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[5] <= pt_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[6] <= pt_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[7] <= pt_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[8] <= pt_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|ball_render:ball_rend1|drawBox_signal:drawNew
clk => done~reg0.CLK
clk => pt_y[0]~reg0.CLK
clk => pt_y[1]~reg0.CLK
clk => pt_y[2]~reg0.CLK
clk => pt_y[3]~reg0.CLK
clk => pt_y[4]~reg0.CLK
clk => pt_y[5]~reg0.CLK
clk => pt_y[6]~reg0.CLK
clk => pt_y[7]~reg0.CLK
clk => pt_y[8]~reg0.CLK
clk => pt_x[0]~reg0.CLK
clk => pt_x[1]~reg0.CLK
clk => pt_x[2]~reg0.CLK
clk => pt_x[3]~reg0.CLK
clk => pt_x[4]~reg0.CLK
clk => pt_x[5]~reg0.CLK
clk => pt_x[6]~reg0.CLK
clk => pt_x[7]~reg0.CLK
clk => pt_x[8]~reg0.CLK
clk => pt_x[9]~reg0.CLK
clk => y_counter[0].CLK
clk => y_counter[1].CLK
clk => y_counter[2].CLK
clk => x_counter[0].CLK
clk => x_counter[1].CLK
clk => x_counter[2].CLK
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => done.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
x_orig[0] => Add0.IN17
x_orig[0] => pt_x.DATAB
x_orig[1] => Add0.IN16
x_orig[1] => pt_x.DATAB
x_orig[2] => Add0.IN15
x_orig[2] => pt_x.DATAB
x_orig[3] => Add0.IN14
x_orig[3] => pt_x.DATAB
x_orig[4] => Add0.IN13
x_orig[4] => pt_x.DATAB
x_orig[5] => Add0.IN12
x_orig[5] => pt_x.DATAB
x_orig[6] => Add0.IN11
x_orig[6] => pt_x.DATAB
x_orig[7] => Add0.IN10
x_orig[7] => pt_x.DATAB
x_orig[8] => Add0.IN9
x_orig[8] => pt_x.DATAB
x_orig[9] => Add0.IN8
x_orig[9] => pt_x.DATAB
y_orig[0] => Add1.IN15
y_orig[0] => pt_y.DATAB
y_orig[1] => Add1.IN14
y_orig[1] => pt_y.DATAB
y_orig[2] => Add1.IN13
y_orig[2] => pt_y.DATAB
y_orig[3] => Add1.IN12
y_orig[3] => pt_y.DATAB
y_orig[4] => Add1.IN11
y_orig[4] => pt_y.DATAB
y_orig[5] => Add1.IN10
y_orig[5] => pt_y.DATAB
y_orig[6] => Add1.IN9
y_orig[6] => pt_y.DATAB
y_orig[7] => Add1.IN8
y_orig[7] => pt_y.DATAB
y_orig[8] => Add1.IN7
y_orig[8] => pt_y.DATAB
pt_x[0] <= pt_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[1] <= pt_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[2] <= pt_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[3] <= pt_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[4] <= pt_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[5] <= pt_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[6] <= pt_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[7] <= pt_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[8] <= pt_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[9] <= pt_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[0] <= pt_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[1] <= pt_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[2] <= pt_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[3] <= pt_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[4] <= pt_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[5] <= pt_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[6] <= pt_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[7] <= pt_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[8] <= pt_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|ball_render:ball_rend1|drawBox_signal:black_screen
clk => done~reg0.CLK
clk => pt_y[0]~reg0.CLK
clk => pt_y[1]~reg0.CLK
clk => pt_y[2]~reg0.CLK
clk => pt_y[3]~reg0.CLK
clk => pt_y[4]~reg0.CLK
clk => pt_y[5]~reg0.CLK
clk => pt_y[6]~reg0.CLK
clk => pt_y[7]~reg0.CLK
clk => pt_y[8]~reg0.CLK
clk => pt_x[0]~reg0.CLK
clk => pt_x[1]~reg0.CLK
clk => pt_x[2]~reg0.CLK
clk => pt_x[3]~reg0.CLK
clk => pt_x[4]~reg0.CLK
clk => pt_x[5]~reg0.CLK
clk => pt_x[6]~reg0.CLK
clk => pt_x[7]~reg0.CLK
clk => pt_x[8]~reg0.CLK
clk => pt_x[9]~reg0.CLK
clk => y_counter[0].CLK
clk => y_counter[1].CLK
clk => y_counter[2].CLK
clk => y_counter[3].CLK
clk => y_counter[4].CLK
clk => y_counter[5].CLK
clk => y_counter[6].CLK
clk => y_counter[7].CLK
clk => y_counter[8].CLK
clk => x_counter[0].CLK
clk => x_counter[1].CLK
clk => x_counter[2].CLK
clk => x_counter[3].CLK
clk => x_counter[4].CLK
clk => x_counter[5].CLK
clk => x_counter[6].CLK
clk => x_counter[7].CLK
clk => x_counter[8].CLK
clk => x_counter[9].CLK
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => done.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
x_orig[0] => Add0.IN10
x_orig[0] => pt_x.DATAB
x_orig[1] => Add0.IN9
x_orig[1] => pt_x.DATAB
x_orig[2] => Add0.IN8
x_orig[2] => pt_x.DATAB
x_orig[3] => Add0.IN7
x_orig[3] => pt_x.DATAB
x_orig[4] => Add0.IN6
x_orig[4] => pt_x.DATAB
x_orig[5] => Add0.IN5
x_orig[5] => pt_x.DATAB
x_orig[6] => Add0.IN4
x_orig[6] => pt_x.DATAB
x_orig[7] => Add0.IN3
x_orig[7] => pt_x.DATAB
x_orig[8] => Add0.IN2
x_orig[8] => pt_x.DATAB
x_orig[9] => Add0.IN1
x_orig[9] => pt_x.DATAB
y_orig[0] => Add1.IN9
y_orig[0] => pt_y.DATAB
y_orig[1] => Add1.IN8
y_orig[1] => pt_y.DATAB
y_orig[2] => Add1.IN7
y_orig[2] => pt_y.DATAB
y_orig[3] => Add1.IN6
y_orig[3] => pt_y.DATAB
y_orig[4] => Add1.IN5
y_orig[4] => pt_y.DATAB
y_orig[5] => Add1.IN4
y_orig[5] => pt_y.DATAB
y_orig[6] => Add1.IN3
y_orig[6] => pt_y.DATAB
y_orig[7] => Add1.IN2
y_orig[7] => pt_y.DATAB
y_orig[8] => Add1.IN1
y_orig[8] => pt_y.DATAB
pt_x[0] <= pt_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[1] <= pt_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[2] <= pt_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[3] <= pt_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[4] <= pt_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[5] <= pt_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[6] <= pt_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[7] <= pt_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[8] <= pt_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[9] <= pt_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[0] <= pt_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[1] <= pt_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[2] <= pt_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[3] <= pt_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[4] <= pt_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[5] <= pt_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[6] <= pt_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[7] <= pt_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[8] <= pt_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|paddle_render:paddle_rend
clk => clk.IN4
resetn => resetn.IN4
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_x.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => render_y.OUTPUTSELECT
enable => col_out.OUTPUTSELECT
enable => col_out.OUTPUTSELECT
enable => col_out.OUTPUTSELECT
enable => rendered.OUTPUTSELECT
frameTick => ~NO_FANOUT~
frameCount[0] => ~NO_FANOUT~
frameCount[1] => ~NO_FANOUT~
frameCount[2] => ~NO_FANOUT~
frameCount[3] => ~NO_FANOUT~
frameCount[4] => ~NO_FANOUT~
frameCount[5] => ~NO_FANOUT~
frameCount[6] => ~NO_FANOUT~
paddle_x[0] => paddle_x[0].IN1
paddle_x[1] => paddle_x[1].IN1
paddle_y[0] => paddle_y[0].IN1
paddle_y[1] => paddle_y[1].IN1
paddle_y[2] => paddle_y[2].IN1
paddle_y[3] => paddle_y[3].IN1
paddle_y[4] => paddle_y[4].IN1
paddle_y[5] => paddle_y[5].IN1
paddle_y[6] => paddle_y[6].IN1
paddle_y[7] => paddle_y[7].IN1
paddle_y[8] => paddle_y[8].IN1
paddle_x2[0] => paddle_x2[0].IN1
paddle_x2[1] => paddle_x2[1].IN1
paddle_x2[2] => paddle_x2[2].IN1
paddle_x2[3] => paddle_x2[3].IN1
paddle_x2[4] => paddle_x2[4].IN1
paddle_x2[5] => paddle_x2[5].IN1
paddle_x2[6] => paddle_x2[6].IN1
paddle_x2[7] => paddle_x2[7].IN1
paddle_x2[8] => paddle_x2[8].IN1
paddle_x2[9] => paddle_x2[9].IN1
paddle_y2[0] => paddle_y2[0].IN1
paddle_y2[1] => paddle_y2[1].IN1
paddle_y2[2] => paddle_y2[2].IN1
paddle_y2[3] => paddle_y2[3].IN1
paddle_y2[4] => paddle_y2[4].IN1
paddle_y2[5] => paddle_y2[5].IN1
paddle_y2[6] => paddle_y2[6].IN1
paddle_y2[7] => paddle_y2[7].IN1
paddle_y2[8] => paddle_y2[8].IN1
old_paddle_x[0] => old_paddle_x[0].IN1
old_paddle_x[1] => old_paddle_x[1].IN1
old_paddle_y[0] => old_paddle_y[0].IN1
old_paddle_y[1] => old_paddle_y[1].IN1
old_paddle_y[2] => old_paddle_y[2].IN1
old_paddle_y[3] => old_paddle_y[3].IN1
old_paddle_y[4] => old_paddle_y[4].IN1
old_paddle_y[5] => old_paddle_y[5].IN1
old_paddle_y[6] => old_paddle_y[6].IN1
old_paddle_y[7] => old_paddle_y[7].IN1
old_paddle_y[8] => old_paddle_y[8].IN1
old_paddle_x2[0] => old_paddle_x2[0].IN1
old_paddle_x2[1] => old_paddle_x2[1].IN1
old_paddle_x2[2] => old_paddle_x2[2].IN1
old_paddle_x2[3] => old_paddle_x2[3].IN1
old_paddle_x2[4] => old_paddle_x2[4].IN1
old_paddle_x2[5] => old_paddle_x2[5].IN1
old_paddle_x2[6] => old_paddle_x2[6].IN1
old_paddle_x2[7] => old_paddle_x2[7].IN1
old_paddle_x2[8] => old_paddle_x2[8].IN1
old_paddle_x2[9] => old_paddle_x2[9].IN1
old_paddle_y2[0] => old_paddle_y2[0].IN1
old_paddle_y2[1] => old_paddle_y2[1].IN1
old_paddle_y2[2] => old_paddle_y2[2].IN1
old_paddle_y2[3] => old_paddle_y2[3].IN1
old_paddle_y2[4] => old_paddle_y2[4].IN1
old_paddle_y2[5] => old_paddle_y2[5].IN1
old_paddle_y2[6] => old_paddle_y2[6].IN1
old_paddle_y2[7] => old_paddle_y2[7].IN1
old_paddle_y2[8] => old_paddle_y2[8].IN1
pulse_clear1 => pulse_clear1.IN1
pulse_draw1 => render_x.OUTPUTSELECT
pulse_draw1 => render_x.OUTPUTSELECT
pulse_draw1 => render_x.OUTPUTSELECT
pulse_draw1 => render_x.OUTPUTSELECT
pulse_draw1 => render_x.OUTPUTSELECT
pulse_draw1 => render_x.OUTPUTSELECT
pulse_draw1 => render_x.OUTPUTSELECT
pulse_draw1 => render_x.OUTPUTSELECT
pulse_draw1 => render_x.OUTPUTSELECT
pulse_draw1 => render_x.OUTPUTSELECT
pulse_draw1 => render_y.OUTPUTSELECT
pulse_draw1 => render_y.OUTPUTSELECT
pulse_draw1 => render_y.OUTPUTSELECT
pulse_draw1 => render_y.OUTPUTSELECT
pulse_draw1 => render_y.OUTPUTSELECT
pulse_draw1 => render_y.OUTPUTSELECT
pulse_draw1 => render_y.OUTPUTSELECT
pulse_draw1 => render_y.OUTPUTSELECT
pulse_draw1 => render_y.OUTPUTSELECT
pulse_draw1 => col_out.OUTPUTSELECT
pulse_draw1 => rendered.OUTPUTSELECT
pulse_draw1 => comb.IN1
pulse_clear2 => pulse_clear2.IN1
pulse_draw2 => render_x.OUTPUTSELECT
pulse_draw2 => render_x.OUTPUTSELECT
pulse_draw2 => render_x.OUTPUTSELECT
pulse_draw2 => render_x.OUTPUTSELECT
pulse_draw2 => render_x.OUTPUTSELECT
pulse_draw2 => render_x.OUTPUTSELECT
pulse_draw2 => render_x.OUTPUTSELECT
pulse_draw2 => render_x.OUTPUTSELECT
pulse_draw2 => render_x.OUTPUTSELECT
pulse_draw2 => render_x.OUTPUTSELECT
pulse_draw2 => render_y.OUTPUTSELECT
pulse_draw2 => render_y.OUTPUTSELECT
pulse_draw2 => render_y.OUTPUTSELECT
pulse_draw2 => render_y.OUTPUTSELECT
pulse_draw2 => render_y.OUTPUTSELECT
pulse_draw2 => render_y.OUTPUTSELECT
pulse_draw2 => render_y.OUTPUTSELECT
pulse_draw2 => render_y.OUTPUTSELECT
pulse_draw2 => render_y.OUTPUTSELECT
pulse_draw2 => comb.IN1
pulse_draw2 => col_out.DATAA
pulse_draw2 => rendered.DATAA
done_clear1 <= drawBox_signal:clearOld1.port7
done_draw1 <= drawBox_signal:drawNew1.port7
done_clear2 <= drawBox_signal:clearOld2.port7
done_draw2 <= drawBox_signal:drawNew2.port7
render_x[0] <= render_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[1] <= render_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[2] <= render_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[3] <= render_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[4] <= render_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[5] <= render_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[6] <= render_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[7] <= render_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[8] <= render_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_x[9] <= render_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[0] <= render_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[1] <= render_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[2] <= render_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[3] <= render_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[4] <= render_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[5] <= render_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[6] <= render_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[7] <= render_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
render_y[8] <= render_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_out[0] <= col_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_out[1] <= col_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_out[2] <= col_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rendered <= rendered~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|paddle_render:paddle_rend|drawBox_signal:clearOld1
clk => done~reg0.CLK
clk => pt_y[0]~reg0.CLK
clk => pt_y[1]~reg0.CLK
clk => pt_y[2]~reg0.CLK
clk => pt_y[3]~reg0.CLK
clk => pt_y[4]~reg0.CLK
clk => pt_y[5]~reg0.CLK
clk => pt_y[6]~reg0.CLK
clk => pt_y[7]~reg0.CLK
clk => pt_y[8]~reg0.CLK
clk => pt_x[0]~reg0.CLK
clk => pt_x[1]~reg0.CLK
clk => pt_x[2]~reg0.CLK
clk => pt_x[3]~reg0.CLK
clk => pt_x[4]~reg0.CLK
clk => pt_x[5]~reg0.CLK
clk => pt_x[6]~reg0.CLK
clk => pt_x[7]~reg0.CLK
clk => pt_x[8]~reg0.CLK
clk => pt_x[9]~reg0.CLK
clk => y_counter[0].CLK
clk => y_counter[1].CLK
clk => y_counter[2].CLK
clk => y_counter[3].CLK
clk => y_counter[4].CLK
clk => y_counter[5].CLK
clk => y_counter[6].CLK
clk => x_counter[0].CLK
clk => x_counter[1].CLK
clk => x_counter[2].CLK
clk => x_counter[3].CLK
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => done.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
x_orig[0] => Add0.IN4
x_orig[0] => pt_x.DATAB
x_orig[1] => Add0.IN3
x_orig[1] => pt_x.DATAB
y_orig[0] => Add1.IN11
y_orig[0] => pt_y.DATAB
y_orig[1] => Add1.IN10
y_orig[1] => pt_y.DATAB
y_orig[2] => Add1.IN9
y_orig[2] => pt_y.DATAB
y_orig[3] => Add1.IN8
y_orig[3] => pt_y.DATAB
y_orig[4] => Add1.IN7
y_orig[4] => pt_y.DATAB
y_orig[5] => Add1.IN6
y_orig[5] => pt_y.DATAB
y_orig[6] => Add1.IN5
y_orig[6] => pt_y.DATAB
y_orig[7] => Add1.IN4
y_orig[7] => pt_y.DATAB
y_orig[8] => Add1.IN3
y_orig[8] => pt_y.DATAB
pt_x[0] <= pt_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[1] <= pt_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[2] <= pt_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[3] <= pt_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[4] <= pt_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[5] <= pt_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[6] <= pt_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[7] <= pt_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[8] <= pt_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[9] <= pt_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[0] <= pt_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[1] <= pt_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[2] <= pt_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[3] <= pt_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[4] <= pt_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[5] <= pt_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[6] <= pt_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[7] <= pt_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[8] <= pt_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|paddle_render:paddle_rend|drawBox_signal:drawNew1
clk => done~reg0.CLK
clk => pt_y[0]~reg0.CLK
clk => pt_y[1]~reg0.CLK
clk => pt_y[2]~reg0.CLK
clk => pt_y[3]~reg0.CLK
clk => pt_y[4]~reg0.CLK
clk => pt_y[5]~reg0.CLK
clk => pt_y[6]~reg0.CLK
clk => pt_y[7]~reg0.CLK
clk => pt_y[8]~reg0.CLK
clk => pt_x[0]~reg0.CLK
clk => pt_x[1]~reg0.CLK
clk => pt_x[2]~reg0.CLK
clk => pt_x[3]~reg0.CLK
clk => pt_x[4]~reg0.CLK
clk => pt_x[5]~reg0.CLK
clk => pt_x[6]~reg0.CLK
clk => pt_x[7]~reg0.CLK
clk => pt_x[8]~reg0.CLK
clk => pt_x[9]~reg0.CLK
clk => y_counter[0].CLK
clk => y_counter[1].CLK
clk => y_counter[2].CLK
clk => y_counter[3].CLK
clk => y_counter[4].CLK
clk => y_counter[5].CLK
clk => y_counter[6].CLK
clk => x_counter[0].CLK
clk => x_counter[1].CLK
clk => x_counter[2].CLK
clk => x_counter[3].CLK
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => done.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
x_orig[0] => Add0.IN4
x_orig[0] => pt_x.DATAB
x_orig[1] => Add0.IN3
x_orig[1] => pt_x.DATAB
y_orig[0] => Add1.IN11
y_orig[0] => pt_y.DATAB
y_orig[1] => Add1.IN10
y_orig[1] => pt_y.DATAB
y_orig[2] => Add1.IN9
y_orig[2] => pt_y.DATAB
y_orig[3] => Add1.IN8
y_orig[3] => pt_y.DATAB
y_orig[4] => Add1.IN7
y_orig[4] => pt_y.DATAB
y_orig[5] => Add1.IN6
y_orig[5] => pt_y.DATAB
y_orig[6] => Add1.IN5
y_orig[6] => pt_y.DATAB
y_orig[7] => Add1.IN4
y_orig[7] => pt_y.DATAB
y_orig[8] => Add1.IN3
y_orig[8] => pt_y.DATAB
pt_x[0] <= pt_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[1] <= pt_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[2] <= pt_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[3] <= pt_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[4] <= pt_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[5] <= pt_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[6] <= pt_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[7] <= pt_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[8] <= pt_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[9] <= pt_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[0] <= pt_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[1] <= pt_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[2] <= pt_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[3] <= pt_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[4] <= pt_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[5] <= pt_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[6] <= pt_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[7] <= pt_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[8] <= pt_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|paddle_render:paddle_rend|drawBox_signal:clearOld2
clk => done~reg0.CLK
clk => pt_y[0]~reg0.CLK
clk => pt_y[1]~reg0.CLK
clk => pt_y[2]~reg0.CLK
clk => pt_y[3]~reg0.CLK
clk => pt_y[4]~reg0.CLK
clk => pt_y[5]~reg0.CLK
clk => pt_y[6]~reg0.CLK
clk => pt_y[7]~reg0.CLK
clk => pt_y[8]~reg0.CLK
clk => pt_x[0]~reg0.CLK
clk => pt_x[1]~reg0.CLK
clk => pt_x[2]~reg0.CLK
clk => pt_x[3]~reg0.CLK
clk => pt_x[4]~reg0.CLK
clk => pt_x[5]~reg0.CLK
clk => pt_x[6]~reg0.CLK
clk => pt_x[7]~reg0.CLK
clk => pt_x[8]~reg0.CLK
clk => pt_x[9]~reg0.CLK
clk => y_counter[0].CLK
clk => y_counter[1].CLK
clk => y_counter[2].CLK
clk => y_counter[3].CLK
clk => y_counter[4].CLK
clk => y_counter[5].CLK
clk => y_counter[6].CLK
clk => x_counter[0].CLK
clk => x_counter[1].CLK
clk => x_counter[2].CLK
clk => x_counter[3].CLK
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => done.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
x_orig[0] => Add0.IN16
x_orig[0] => pt_x.DATAB
x_orig[1] => Add0.IN15
x_orig[1] => pt_x.DATAB
x_orig[2] => Add0.IN14
x_orig[2] => pt_x.DATAB
x_orig[3] => Add0.IN13
x_orig[3] => pt_x.DATAB
x_orig[4] => Add0.IN12
x_orig[4] => pt_x.DATAB
x_orig[5] => Add0.IN11
x_orig[5] => pt_x.DATAB
x_orig[6] => Add0.IN10
x_orig[6] => pt_x.DATAB
x_orig[7] => Add0.IN9
x_orig[7] => pt_x.DATAB
x_orig[8] => Add0.IN8
x_orig[8] => pt_x.DATAB
x_orig[9] => Add0.IN7
x_orig[9] => pt_x.DATAB
y_orig[0] => Add1.IN11
y_orig[0] => pt_y.DATAB
y_orig[1] => Add1.IN10
y_orig[1] => pt_y.DATAB
y_orig[2] => Add1.IN9
y_orig[2] => pt_y.DATAB
y_orig[3] => Add1.IN8
y_orig[3] => pt_y.DATAB
y_orig[4] => Add1.IN7
y_orig[4] => pt_y.DATAB
y_orig[5] => Add1.IN6
y_orig[5] => pt_y.DATAB
y_orig[6] => Add1.IN5
y_orig[6] => pt_y.DATAB
y_orig[7] => Add1.IN4
y_orig[7] => pt_y.DATAB
y_orig[8] => Add1.IN3
y_orig[8] => pt_y.DATAB
pt_x[0] <= pt_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[1] <= pt_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[2] <= pt_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[3] <= pt_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[4] <= pt_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[5] <= pt_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[6] <= pt_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[7] <= pt_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[8] <= pt_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[9] <= pt_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[0] <= pt_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[1] <= pt_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[2] <= pt_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[3] <= pt_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[4] <= pt_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[5] <= pt_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[6] <= pt_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[7] <= pt_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[8] <= pt_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|paddle_render:paddle_rend|drawBox_signal:drawNew2
clk => done~reg0.CLK
clk => pt_y[0]~reg0.CLK
clk => pt_y[1]~reg0.CLK
clk => pt_y[2]~reg0.CLK
clk => pt_y[3]~reg0.CLK
clk => pt_y[4]~reg0.CLK
clk => pt_y[5]~reg0.CLK
clk => pt_y[6]~reg0.CLK
clk => pt_y[7]~reg0.CLK
clk => pt_y[8]~reg0.CLK
clk => pt_x[0]~reg0.CLK
clk => pt_x[1]~reg0.CLK
clk => pt_x[2]~reg0.CLK
clk => pt_x[3]~reg0.CLK
clk => pt_x[4]~reg0.CLK
clk => pt_x[5]~reg0.CLK
clk => pt_x[6]~reg0.CLK
clk => pt_x[7]~reg0.CLK
clk => pt_x[8]~reg0.CLK
clk => pt_x[9]~reg0.CLK
clk => y_counter[0].CLK
clk => y_counter[1].CLK
clk => y_counter[2].CLK
clk => y_counter[3].CLK
clk => y_counter[4].CLK
clk => y_counter[5].CLK
clk => y_counter[6].CLK
clk => x_counter[0].CLK
clk => x_counter[1].CLK
clk => x_counter[2].CLK
clk => x_counter[3].CLK
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => done.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => done.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
x_orig[0] => Add0.IN16
x_orig[0] => pt_x.DATAB
x_orig[1] => Add0.IN15
x_orig[1] => pt_x.DATAB
x_orig[2] => Add0.IN14
x_orig[2] => pt_x.DATAB
x_orig[3] => Add0.IN13
x_orig[3] => pt_x.DATAB
x_orig[4] => Add0.IN12
x_orig[4] => pt_x.DATAB
x_orig[5] => Add0.IN11
x_orig[5] => pt_x.DATAB
x_orig[6] => Add0.IN10
x_orig[6] => pt_x.DATAB
x_orig[7] => Add0.IN9
x_orig[7] => pt_x.DATAB
x_orig[8] => Add0.IN8
x_orig[8] => pt_x.DATAB
x_orig[9] => Add0.IN7
x_orig[9] => pt_x.DATAB
y_orig[0] => Add1.IN11
y_orig[0] => pt_y.DATAB
y_orig[1] => Add1.IN10
y_orig[1] => pt_y.DATAB
y_orig[2] => Add1.IN9
y_orig[2] => pt_y.DATAB
y_orig[3] => Add1.IN8
y_orig[3] => pt_y.DATAB
y_orig[4] => Add1.IN7
y_orig[4] => pt_y.DATAB
y_orig[5] => Add1.IN6
y_orig[5] => pt_y.DATAB
y_orig[6] => Add1.IN5
y_orig[6] => pt_y.DATAB
y_orig[7] => Add1.IN4
y_orig[7] => pt_y.DATAB
y_orig[8] => Add1.IN3
y_orig[8] => pt_y.DATAB
pt_x[0] <= pt_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[1] <= pt_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[2] <= pt_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[3] <= pt_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[4] <= pt_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[5] <= pt_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[6] <= pt_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[7] <= pt_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[8] <= pt_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[9] <= pt_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[0] <= pt_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[1] <= pt_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[2] <= pt_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[3] <= pt_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[4] <= pt_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[5] <= pt_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[6] <= pt_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[7] <= pt_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[8] <= pt_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|background_anim:drawBackground
clk => clk.IN1
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => plot.OUTPUTSELECT
resetn => outColour.OUTPUTSELECT
resetn => outColour.OUTPUTSELECT
resetn => outColour.OUTPUTSELECT
resetn => done.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => outColour.OUTPUTSELECT
enable => outColour.OUTPUTSELECT
enable => outColour.OUTPUTSELECT
enable => plot.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => done.OUTPUTSELECT
x_orig[0] => Add2.IN10
x_orig[0] => pt_x.DATAB
x_orig[1] => Add2.IN9
x_orig[1] => pt_x.DATAB
x_orig[2] => Add2.IN8
x_orig[2] => pt_x.DATAB
x_orig[3] => Add2.IN7
x_orig[3] => pt_x.DATAB
x_orig[4] => Add2.IN6
x_orig[4] => pt_x.DATAB
x_orig[5] => Add2.IN5
x_orig[5] => pt_x.DATAB
x_orig[6] => Add2.IN4
x_orig[6] => pt_x.DATAB
x_orig[7] => Add2.IN3
x_orig[7] => pt_x.DATAB
x_orig[8] => Add2.IN2
x_orig[8] => pt_x.DATAB
x_orig[9] => Add2.IN1
x_orig[9] => pt_x.DATAB
y_orig[0] => Add3.IN9
y_orig[0] => pt_y.DATAB
y_orig[1] => Add3.IN8
y_orig[1] => pt_y.DATAB
y_orig[2] => Add3.IN7
y_orig[2] => pt_y.DATAB
y_orig[3] => Add3.IN6
y_orig[3] => pt_y.DATAB
y_orig[4] => Add3.IN5
y_orig[4] => pt_y.DATAB
y_orig[5] => Add3.IN4
y_orig[5] => pt_y.DATAB
y_orig[6] => Add3.IN3
y_orig[6] => pt_y.DATAB
y_orig[7] => Add3.IN2
y_orig[7] => pt_y.DATAB
y_orig[8] => Add3.IN1
y_orig[8] => pt_y.DATAB
pt_x[0] <= pt_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[1] <= pt_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[2] <= pt_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[3] <= pt_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[4] <= pt_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[5] <= pt_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[6] <= pt_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[7] <= pt_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[8] <= pt_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[9] <= pt_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[0] <= pt_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[1] <= pt_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[2] <= pt_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[3] <= pt_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[4] <= pt_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[5] <= pt_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[6] <= pt_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[7] <= pt_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[8] <= pt_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outColour[0] <= outColour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outColour[1] <= outColour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outColour[2] <= outColour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
plot <= plot~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|background_anim:drawBackground|stars_hexROM:backgroundA
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|pong_vga_interface|pong_game:pong|background_anim:drawBackground|stars_hexROM:backgroundA|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1vg1:auto_generated.address_a[0]
address_a[1] => altsyncram_1vg1:auto_generated.address_a[1]
address_a[2] => altsyncram_1vg1:auto_generated.address_a[2]
address_a[3] => altsyncram_1vg1:auto_generated.address_a[3]
address_a[4] => altsyncram_1vg1:auto_generated.address_a[4]
address_a[5] => altsyncram_1vg1:auto_generated.address_a[5]
address_a[6] => altsyncram_1vg1:auto_generated.address_a[6]
address_a[7] => altsyncram_1vg1:auto_generated.address_a[7]
address_a[8] => altsyncram_1vg1:auto_generated.address_a[8]
address_a[9] => altsyncram_1vg1:auto_generated.address_a[9]
address_a[10] => altsyncram_1vg1:auto_generated.address_a[10]
address_a[11] => altsyncram_1vg1:auto_generated.address_a[11]
address_a[12] => altsyncram_1vg1:auto_generated.address_a[12]
address_a[13] => altsyncram_1vg1:auto_generated.address_a[13]
address_a[14] => altsyncram_1vg1:auto_generated.address_a[14]
address_a[15] => altsyncram_1vg1:auto_generated.address_a[15]
address_a[16] => altsyncram_1vg1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1vg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1vg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1vg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1vg1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pong_vga_interface|pong_game:pong|background_anim:drawBackground|stars_hexROM:backgroundA|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_2hb:mux2.result[0]
q_a[1] <= mux_2hb:mux2.result[1]
q_a[2] <= mux_2hb:mux2.result[2]


|pong_vga_interface|pong_game:pong|background_anim:drawBackground|stars_hexROM:backgroundA|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode150w[1].IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1].IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode197w[1].IN0
data[0] => w_anode207w[1].IN1
data[0] => w_anode217w[1].IN0
data[0] => w_anode227w[1].IN1
data[0] => w_anode237w[1].IN0
data[0] => w_anode248w[1].IN1
data[0] => w_anode258w[1].IN0
data[0] => w_anode268w[1].IN1
data[0] => w_anode278w[1].IN0
data[0] => w_anode288w[1].IN1
data[0] => w_anode298w[1].IN0
data[0] => w_anode308w[1].IN1
data[1] => w_anode150w[2].IN0
data[1] => w_anode167w[2].IN0
data[1] => w_anode177w[2].IN1
data[1] => w_anode187w[2].IN1
data[1] => w_anode197w[2].IN0
data[1] => w_anode207w[2].IN0
data[1] => w_anode217w[2].IN1
data[1] => w_anode227w[2].IN1
data[1] => w_anode237w[2].IN0
data[1] => w_anode248w[2].IN0
data[1] => w_anode258w[2].IN1
data[1] => w_anode268w[2].IN1
data[1] => w_anode278w[2].IN0
data[1] => w_anode288w[2].IN0
data[1] => w_anode298w[2].IN1
data[1] => w_anode308w[2].IN1
data[2] => w_anode150w[3].IN0
data[2] => w_anode167w[3].IN0
data[2] => w_anode177w[3].IN0
data[2] => w_anode187w[3].IN0
data[2] => w_anode197w[3].IN1
data[2] => w_anode207w[3].IN1
data[2] => w_anode217w[3].IN1
data[2] => w_anode227w[3].IN1
data[2] => w_anode237w[3].IN0
data[2] => w_anode248w[3].IN0
data[2] => w_anode258w[3].IN0
data[2] => w_anode268w[3].IN0
data[2] => w_anode278w[3].IN1
data[2] => w_anode288w[3].IN1
data[2] => w_anode298w[3].IN1
data[2] => w_anode308w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode237w[1].IN0
data[3] => w_anode248w[1].IN0
data[3] => w_anode258w[1].IN0
data[3] => w_anode268w[1].IN0
data[3] => w_anode278w[1].IN0
data[3] => w_anode288w[1].IN0
data[3] => w_anode298w[1].IN0
data[3] => w_anode308w[1].IN0
eq[0] <= w_anode150w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode217w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode227w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode248w[3].DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|background_anim:drawBackground|stars_hexROM:backgroundA|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated|mux_2hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|pong_vga_interface|pong_game:pong|border_anim:drawBorder
clk => clk.IN1
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => x_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_x.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => pt_y.OUTPUTSELECT
resetn => plot.OUTPUTSELECT
resetn => outColour.OUTPUTSELECT
resetn => outColour.OUTPUTSELECT
resetn => outColour.OUTPUTSELECT
resetn => done.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_x.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => pt_y.OUTPUTSELECT
enable => outColour.OUTPUTSELECT
enable => outColour.OUTPUTSELECT
enable => outColour.OUTPUTSELECT
enable => plot.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => x_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => y_counter.OUTPUTSELECT
enable => done.OUTPUTSELECT
x_orig[0] => Add2.IN10
x_orig[0] => pt_x.DATAB
x_orig[1] => Add2.IN9
x_orig[1] => pt_x.DATAB
x_orig[2] => Add2.IN8
x_orig[2] => pt_x.DATAB
x_orig[3] => Add2.IN7
x_orig[3] => pt_x.DATAB
x_orig[4] => Add2.IN6
x_orig[4] => pt_x.DATAB
x_orig[5] => Add2.IN5
x_orig[5] => pt_x.DATAB
x_orig[6] => Add2.IN4
x_orig[6] => pt_x.DATAB
x_orig[7] => Add2.IN3
x_orig[7] => pt_x.DATAB
x_orig[8] => Add2.IN2
x_orig[8] => pt_x.DATAB
x_orig[9] => Add2.IN1
x_orig[9] => pt_x.DATAB
y_orig[0] => Add3.IN6
y_orig[0] => pt_y.DATAB
y_orig[1] => Add3.IN5
y_orig[1] => pt_y.DATAB
y_orig[2] => Add3.IN4
y_orig[2] => pt_y.DATAB
y_orig[3] => Add3.IN3
y_orig[3] => pt_y.DATAB
y_orig[4] => Add3.IN2
y_orig[4] => pt_y.DATAB
y_orig[5] => Add3.IN1
y_orig[5] => pt_y.DATAB
pt_x[0] <= pt_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[1] <= pt_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[2] <= pt_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[3] <= pt_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[4] <= pt_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[5] <= pt_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[6] <= pt_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[7] <= pt_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[8] <= pt_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_x[9] <= pt_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[0] <= pt_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[1] <= pt_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[2] <= pt_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[3] <= pt_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[4] <= pt_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pt_y[5] <= pt_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outColour[0] <= outColour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outColour[1] <= outColour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outColour[2] <= outColour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
plot <= plot~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|border_anim:drawBorder|border_ROM:borderMemory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|pong_vga_interface|pong_game:pong|border_anim:drawBorder|border_ROM:borderMemory|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gvg1:auto_generated.address_a[0]
address_a[1] => altsyncram_gvg1:auto_generated.address_a[1]
address_a[2] => altsyncram_gvg1:auto_generated.address_a[2]
address_a[3] => altsyncram_gvg1:auto_generated.address_a[3]
address_a[4] => altsyncram_gvg1:auto_generated.address_a[4]
address_a[5] => altsyncram_gvg1:auto_generated.address_a[5]
address_a[6] => altsyncram_gvg1:auto_generated.address_a[6]
address_a[7] => altsyncram_gvg1:auto_generated.address_a[7]
address_a[8] => altsyncram_gvg1:auto_generated.address_a[8]
address_a[9] => altsyncram_gvg1:auto_generated.address_a[9]
address_a[10] => altsyncram_gvg1:auto_generated.address_a[10]
address_a[11] => altsyncram_gvg1:auto_generated.address_a[11]
address_a[12] => altsyncram_gvg1:auto_generated.address_a[12]
address_a[13] => altsyncram_gvg1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gvg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gvg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gvg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gvg1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pong_vga_interface|pong_game:pong|border_anim:drawBorder|border_ROM:borderMemory|altsyncram:altsyncram_component|altsyncram_gvg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_u0a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_gfb:mux2.result[0]
q_a[1] <= mux_gfb:mux2.result[1]
q_a[2] <= mux_gfb:mux2.result[2]


|pong_vga_interface|pong_game:pong|border_anim:drawBorder|border_ROM:borderMemory|altsyncram:altsyncram_component|altsyncram_gvg1:auto_generated|decode_u0a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|border_anim:drawBorder|border_ROM:borderMemory|altsyncram:altsyncram_component|altsyncram_gvg1:auto_generated|mux_gfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0


|pong_vga_interface|pong_game:pong|control_render:control_rend1
clk => current_draw_state~1.DATAIN
resetn => next_draw_state.IN0
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.OUTPUTSELECT
resetn => current_draw_state.S_BLACKSCREEN_START.DATAIN
enable => next_draw_state.S_BLACKSCREEN_WAIT_298.LATCH_ENABLE
enable => next_draw_state.S_DRAWNEW_BALL_WAIT_307.LATCH_ENABLE
enable => next_draw_state.S_DRAWNEW_BALL_START_313.LATCH_ENABLE
enable => next_draw_state.S_CLEAROLD_BALL_WAIT_319.LATCH_ENABLE
enable => next_draw_state.S_CLEAROLD_BALL_START_325.LATCH_ENABLE
enable => next_draw_state.S_DRAWNEW_PADDLE2_WAIT_331.LATCH_ENABLE
enable => next_draw_state.S_DRAWNEW_PADDLE2_337.LATCH_ENABLE
enable => next_draw_state.S_CLEAROLD_PADDLE2_WAIT_343.LATCH_ENABLE
enable => next_draw_state.S_CLEAROLD_PADDLE2_349.LATCH_ENABLE
enable => next_draw_state.S_DRAWNEW_PADDLE1_WAIT_355.LATCH_ENABLE
enable => next_draw_state.S_DRAWNEW_PADDLE1_361.LATCH_ENABLE
enable => next_draw_state.S_CLEAROLD_PADDLE1_WAIT_367.LATCH_ENABLE
enable => next_draw_state.S_CLEAROLD_PADDLE1_373.LATCH_ENABLE
enable => next_draw_state.S_BORDER_WAIT_379.LATCH_ENABLE
enable => next_draw_state.S_BORDER_START_385.LATCH_ENABLE
enable => next_draw_state.S_BACKGROUND_WAIT_391.LATCH_ENABLE
enable => next_draw_state.S_BACKGROUND_START_397.LATCH_ENABLE
enable => next_draw_state.S_WAIT_403.LATCH_ENABLE
frameTick => next_draw_state.DATAA
frameTick => next_draw_state.DATAA
frameCount[0] => ~NO_FANOUT~
frameCount[1] => ~NO_FANOUT~
frameCount[2] => ~NO_FANOUT~
frameCount[3] => ~NO_FANOUT~
frameCount[4] => ~NO_FANOUT~
frameCount[5] => ~NO_FANOUT~
frameCount[6] => ~NO_FANOUT~
done_background => next_draw_state.DATAA
done_background => next_draw_state.DATAA
done_border => next_draw_state.DATAA
done_border => next_draw_state.DATAA
done_clearOld1 => next_draw_state.DATAA
done_clearOld1 => next_draw_state.DATAA
done_drawNew1 => next_draw_state.DATAA
done_drawNew1 => next_draw_state.DATAA
done_clearOld2 => next_draw_state.DATAA
done_clearOld2 => next_draw_state.DATAA
done_drawNew2 => next_draw_state.DATAA
done_drawNew2 => next_draw_state.DATAA
done_clearOld_ball => next_draw_state.DATAA
done_clearOld_ball => next_draw_state.DATAA
done_drawNew_ball => next_draw_state.DATAA
done_drawNew_ball => next_draw_state.DATAA
done_blackScreen => next_draw_state.IN1
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => next_draw_state.OUTPUTSELECT
scored => Selector1.IN4
scored => Selector1.IN5
scored => Selector1.IN6
scored => Selector1.IN7
scored => Selector1.IN8
scored => Selector1.IN9
scored => Selector1.IN10
scored => Selector1.IN11
scored => Selector1.IN12
scored => Selector1.IN13
scored => Selector1.IN14
scored => Selector1.IN15
scored => Selector1.IN16
scored => Selector1.IN17
scored => Selector1.IN18
scored => Selector9.IN1
scored => Selector8.IN2
scored => Selector7.IN2
scored => Selector6.IN2
scored => Selector5.IN2
scored => Selector4.IN2
scored => Selector3.IN2
rhs_score[0] => ~NO_FANOUT~
rhs_score[1] => ~NO_FANOUT~
rhs_score[2] => ~NO_FANOUT~
lhs_score[0] => ~NO_FANOUT~
lhs_score[1] => ~NO_FANOUT~
lhs_score[2] => ~NO_FANOUT~
clearOld1_pulse <= clearOld1_pulse.DB_MAX_OUTPUT_PORT_TYPE
drawNew1_pulse <= drawNew1_pulse.DB_MAX_OUTPUT_PORT_TYPE
clearOld2_pulse <= clearOld2_pulse.DB_MAX_OUTPUT_PORT_TYPE
drawNew2_pulse <= drawNew2_pulse.DB_MAX_OUTPUT_PORT_TYPE
clearOld_pulse_ball <= clearOld_pulse_ball.DB_MAX_OUTPUT_PORT_TYPE
drawNew_pulse_ball <= drawNew_pulse_ball.DB_MAX_OUTPUT_PORT_TYPE
blackScreen_pulse <= blackScreen_pulse.DB_MAX_OUTPUT_PORT_TYPE
draw_background_pulse <= draw_background_pulse.DB_MAX_OUTPUT_PORT_TYPE
draw_border_pulse <= draw_border_pulse.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|pong_game:pong|rateDivider:frameHandler
clk => pulse~reg0.CLK
clk => frameCount[0]~reg0.CLK
clk => frameCount[1]~reg0.CLK
clk => frameCount[2]~reg0.CLK
clk => frameCount[3]~reg0.CLK
clk => frameCount[4]~reg0.CLK
clk => frameCount[5]~reg0.CLK
clk => frameCount[6]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => frameCount.OUTPUTSELECT
resetn => frameCount.OUTPUTSELECT
resetn => frameCount.OUTPUTSELECT
resetn => frameCount.OUTPUTSELECT
resetn => frameCount.OUTPUTSELECT
resetn => frameCount.OUTPUTSELECT
resetn => frameCount.OUTPUTSELECT
resetn => pulse.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameCount[0] <= frameCount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameCount[1] <= frameCount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameCount[2] <= frameCount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameCount[3] <= frameCount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameCount[4] <= frameCount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameCount[5] <= frameCount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameCount[6] <= frameCount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|scoreHandler:scoreHandle
clk => clk.IN2
resetn => resetn.IN2
lhs_scored => lhs_scored.IN1
rhs_scored => rhs_scored.IN1
lhs_score_count[0] <= lhs_score_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lhs_score_count[1] <= lhs_score_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lhs_score_count[2] <= lhs_score_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhs_score_count[0] <= rhs_score_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhs_score_count[1] <= rhs_score_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhs_score_count[2] <= rhs_score_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|scoreHandler:scoreHandle|signalToPulse:left_pulse
clk => held.CLK
resetn => held.OUTPUTSELECT
signal => pulse.IN1
signal => held.OUTPUTSELECT
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|scoreHandler:scoreHandle|signalToPulse:right_pulse
clk => held.CLK
resetn => held.OUTPUTSELECT
signal => pulse.IN1
signal => held.OUTPUTSELECT
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|holdPulse:lhs_LED
clk => hold.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => hold.OUTPUTSELECT
heldPulse <= hold.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|holdPulse:rhs_LED
clk => hold.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => hold.OUTPUTSELECT
heldPulse <= hold.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|holdPulse:boundary_LED
clk => hold.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => hold.OUTPUTSELECT
heldPulse <= hold.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|hex_decoder:hex0
c[0] => c[0].IN7
c[1] => c[1].IN7
c[2] => c[2].IN7
c[3] => c[3].IN7
display[0] <= calcD0:d_0.w
display[1] <= calcD1:d_1.w
display[2] <= calcD2:d_2.w
display[3] <= calcD3:d_3.w
display[4] <= calcD4:d_4.w
display[5] <= calcD5:d_5.w
display[6] <= calcD6:d_6.w


|pong_vga_interface|hex_decoder:hex0|calcD0:d_0
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
w <= w.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|hex_decoder:hex0|calcD1:d_1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
w <= w.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|hex_decoder:hex0|calcD2:d_2
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[2] => w.IN0
c[2] => w.IN0
c[3] => w.IN1
c[3] => w.IN1
w <= w.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|hex_decoder:hex0|calcD3:d_3
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
w <= w.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|hex_decoder:hex0|calcD4:d_4
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
w <= w.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|hex_decoder:hex0|calcD5:d_5
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
w <= w.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|hex_decoder:hex0|calcD6:d_6
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
w <= w.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|hex_decoder:hex1
c[0] => c[0].IN7
c[1] => c[1].IN7
c[2] => c[2].IN7
c[3] => c[3].IN7
display[0] <= calcD0:d_0.w
display[1] <= calcD1:d_1.w
display[2] <= calcD2:d_2.w
display[3] <= calcD3:d_3.w
display[4] <= calcD4:d_4.w
display[5] <= calcD5:d_5.w
display[6] <= calcD6:d_6.w


|pong_vga_interface|hex_decoder:hex1|calcD0:d_0
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
w <= w.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|hex_decoder:hex1|calcD1:d_1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
w <= w.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|hex_decoder:hex1|calcD2:d_2
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[2] => w.IN0
c[2] => w.IN0
c[3] => w.IN1
c[3] => w.IN1
w <= w.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|hex_decoder:hex1|calcD3:d_3
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
w <= w.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|hex_decoder:hex1|calcD4:d_4
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
w <= w.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|hex_decoder:hex1|calcD5:d_5
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
w <= w.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|hex_decoder:hex1|calcD6:d_6
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[0] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[1] => w.IN1
c[2] => w.IN0
c[2] => w.IN0
c[2] => w.IN0
c[3] => w.IN1
c[3] => w.IN1
c[3] => w.IN1
w <= w.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|pong_vga_interface|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pong_vga_interface|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


