{
  "design": {
    "design_info": {
      "boundary_crc": "0x6D55B1492F60AA88",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../SpeedTest.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "SpeedCounter_0": "",
      "clk_wiz_0": "",
      "vio_0": ""
    },
    "ports": {
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "SpeedCLK_0": {
        "direction": "I"
      },
      "reset_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "SpeedCounter_0": {
        "vlnv": "xilinx.com:module_ref:SpeedCounter:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_SpeedCounter_0_0",
        "xci_path": "ip\\design_1_SpeedCounter_0_0\\design_1_SpeedCounter_0_0.xci",
        "inst_hier_path": "SpeedCounter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SpeedCounter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SpeedCLK": {
            "direction": "I"
          },
          "clk_in": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "Distance": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Speed": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "ip_revision": "24",
        "xci_name": "design_1_vio_0_0",
        "xci_path": "ip\\design_1_vio_0_0\\design_1_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "2"
          },
          "C_NUM_PROBE_OUT": {
            "value": "0"
          }
        }
      }
    },
    "nets": {
      "SpeedCLK_0_1": {
        "ports": [
          "SpeedCLK_0",
          "SpeedCounter_0/SpeedCLK"
        ]
      },
      "SpeedCounter_0_Distance": {
        "ports": [
          "SpeedCounter_0/Distance",
          "vio_0/probe_in0"
        ]
      },
      "SpeedCounter_0_Speed": {
        "ports": [
          "SpeedCounter_0/Speed",
          "vio_0/probe_in1"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_in1_0",
          "clk_wiz_0/clk_in1",
          "vio_0/clk"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "SpeedCounter_0/clk_in"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset_0",
          "SpeedCounter_0/reset"
        ]
      }
    }
  }
}