{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 20:13:32 2008 " "Info: Processing started: Tue Jun 10 20:13:32 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VHDLProcess -c VHDLProcess " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VHDLProcess -c VHDLProcess" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "A " "Info: Assuming node \"A\" is an undefined clock" {  } { { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 8 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "A" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "A " "Info: No valid register-to-register data paths exist for clock \"A\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "OUT2~reg0 Vettore\[2\] A 53.400 ns register " "Info: tsu for register \"OUT2~reg0\" (data pin = \"Vettore\[2\]\", clock pin = \"A\") is 53.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "54.100 ns + Longest pin register " "Info: + Longest pin to register delay is 54.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns Vettore\[2\] 1 PIN PIN_37 23 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_37; Fanout = 23; PIN Node = 'Vettore\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Vettore[2] } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.200 ns) 5.100 ns lpm_add_sub:Add3\|addcore:adder\|addcore:adder\[0\]\|ps\[2\]~94 2 COMB LC17 1 " "Info: 2: + IC(2.500 ns) + CELL(1.200 ns) = 5.100 ns; Loc. = LC17; Fanout = 1; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|addcore:adder\[0\]\|ps\[2\]~94'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Vettore[2] lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~94 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 169 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.200 ns) 9.300 ns lpm_add_sub:Add3\|addcore:adder\|addcore:adder\[0\]\|ps\[2\]~93 3 COMB LC18 21 " "Info: 3: + IC(0.000 ns) + CELL(4.200 ns) = 9.300 ns; Loc. = LC18; Fanout = 21; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|addcore:adder\[0\]\|ps\[2\]~93'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~94 lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~93 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 169 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(3.900 ns) 15.700 ns lpm_add_sub:Add7\|addcore:adder\|addcore:adder\[0\]\|ps\[2\]~12 4 COMB SEXP37 1 " "Info: 4: + IC(2.500 ns) + CELL(3.900 ns) = 15.700 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'lpm_add_sub:Add7\|addcore:adder\|addcore:adder\[0\]\|ps\[2\]~12'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~93 lpm_add_sub:Add7|addcore:adder|addcore:adder[0]|ps[2]~12 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 169 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.500 ns) 20.200 ns lpm_add_sub:Add7\|addcore:adder\|addcore:adder\[0\]\|ps\[2\]~13 5 COMB LC46 36 " "Info: 5: + IC(0.000 ns) + CELL(4.500 ns) = 20.200 ns; Loc. = LC46; Fanout = 36; COMB Node = 'lpm_add_sub:Add7\|addcore:adder\|addcore:adder\[0\]\|ps\[2\]~13'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { lpm_add_sub:Add7|addcore:adder|addcore:adder[0]|ps[2]~12 lpm_add_sub:Add7|addcore:adder|addcore:adder[0]|ps[2]~13 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 169 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 27.000 ns lpm_add_sub:Add9\|addcore:adder\|addcore:adder\[0\]\|ps\[2\]~8bal 6 COMB LC13 1 " "Info: 6: + IC(2.300 ns) + CELL(4.500 ns) = 27.000 ns; Loc. = LC13; Fanout = 1; COMB Node = 'lpm_add_sub:Add9\|addcore:adder\|addcore:adder\[0\]\|ps\[2\]~8bal'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { lpm_add_sub:Add7|addcore:adder|addcore:adder[0]|ps[2]~13 lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|ps[2]~8bal } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 169 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 33.800 ns lpm_add_sub:Add9\|addcore:adder\|addcore:adder\[0\]\|ps\[2\]~13 7 COMB LC20 21 " "Info: 7: + IC(2.300 ns) + CELL(4.500 ns) = 33.800 ns; Loc. = LC20; Fanout = 21; COMB Node = 'lpm_add_sub:Add9\|addcore:adder\|addcore:adder\[0\]\|ps\[2\]~13'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|ps[2]~8bal lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|ps[2]~13 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 169 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(4.500 ns) 40.700 ns lpm_add_sub:Add9\|addcore:adder\|addcore:adder\[0\]\|gc\[2\]~29 8 COMB LC4 5 " "Info: 8: + IC(2.400 ns) + CELL(4.500 ns) = 40.700 ns; Loc. = LC4; Fanout = 5; COMB Node = 'lpm_add_sub:Add9\|addcore:adder\|addcore:adder\[0\]\|gc\[2\]~29'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|ps[2]~13 lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|gc[2]~29 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 172 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(4.500 ns) 47.600 ns lpm_add_sub:Add14\|addcore:adder\|addcore:adder\[0\]\|ps\[3\]~25 9 COMB LC12 3 " "Info: 9: + IC(2.400 ns) + CELL(4.500 ns) = 47.600 ns; Loc. = LC12; Fanout = 3; COMB Node = 'lpm_add_sub:Add14\|addcore:adder\|addcore:adder\[0\]\|ps\[3\]~25'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|gc[2]~29 lpm_add_sub:Add14|addcore:adder|addcore:adder[0]|ps[3]~25 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 169 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.200 ns) 51.200 ns LessThan0~104 10 COMB LC24 1 " "Info: 10: + IC(2.400 ns) + CELL(1.200 ns) = 51.200 ns; Loc. = LC24; Fanout = 1; COMB Node = 'LessThan0~104'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { lpm_add_sub:Add14|addcore:adder|addcore:adder[0]|ps[3]~25 LessThan0~104 } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 54.100 ns OUT2~reg0 11 REG LC25 1 " "Info: 11: + IC(0.000 ns) + CELL(2.900 ns) = 54.100 ns; Loc. = LC25; Fanout = 1; REG Node = 'OUT2~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { LessThan0~104 OUT2~reg0 } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "37.300 ns ( 68.95 % ) " "Info: Total cell delay = 37.300 ns ( 68.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.800 ns ( 31.05 % ) " "Info: Total interconnect delay = 16.800 ns ( 31.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "54.100 ns" { Vettore[2] lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~94 lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~93 lpm_add_sub:Add7|addcore:adder|addcore:adder[0]|ps[2]~12 lpm_add_sub:Add7|addcore:adder|addcore:adder[0]|ps[2]~13 lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|ps[2]~8bal lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|ps[2]~13 lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|gc[2]~29 lpm_add_sub:Add14|addcore:adder|addcore:adder[0]|ps[3]~25 LessThan0~104 OUT2~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "54.100 ns" { Vettore[2] Vettore[2]~out lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~94 lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~93 lpm_add_sub:Add7|addcore:adder|addcore:adder[0]|ps[2]~12 lpm_add_sub:Add7|addcore:adder|addcore:adder[0]|ps[2]~13 lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|ps[2]~8bal lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|ps[2]~13 lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|gc[2]~29 lpm_add_sub:Add14|addcore:adder|addcore:adder[0]|ps[3]~25 LessThan0~104 OUT2~reg0 } { 0.000ns 0.000ns 2.500ns 0.000ns 2.500ns 0.000ns 2.300ns 2.300ns 2.400ns 2.400ns 2.400ns 0.000ns } { 0.000ns 1.400ns 1.200ns 4.200ns 3.900ns 4.500ns 4.500ns 4.500ns 4.500ns 4.500ns 1.200ns 2.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A destination 3.600 ns - Shortest register " "Info: - Shortest clock path from clock \"A\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns A 1 CLK PIN_43 3 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 3; CLK Node = 'A'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns OUT2~reg0 2 REG LC25 1 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC25; Fanout = 1; REG Node = 'OUT2~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { A OUT2~reg0 } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { A OUT2~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { A A~out OUT2~reg0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "54.100 ns" { Vettore[2] lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~94 lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~93 lpm_add_sub:Add7|addcore:adder|addcore:adder[0]|ps[2]~12 lpm_add_sub:Add7|addcore:adder|addcore:adder[0]|ps[2]~13 lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|ps[2]~8bal lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|ps[2]~13 lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|gc[2]~29 lpm_add_sub:Add14|addcore:adder|addcore:adder[0]|ps[3]~25 LessThan0~104 OUT2~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "54.100 ns" { Vettore[2] Vettore[2]~out lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~94 lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~93 lpm_add_sub:Add7|addcore:adder|addcore:adder[0]|ps[2]~12 lpm_add_sub:Add7|addcore:adder|addcore:adder[0]|ps[2]~13 lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|ps[2]~8bal lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|ps[2]~13 lpm_add_sub:Add9|addcore:adder|addcore:adder[0]|gc[2]~29 lpm_add_sub:Add14|addcore:adder|addcore:adder[0]|ps[3]~25 LessThan0~104 OUT2~reg0 } { 0.000ns 0.000ns 2.500ns 0.000ns 2.500ns 0.000ns 2.300ns 2.300ns 2.400ns 2.400ns 2.400ns 0.000ns } { 0.000ns 1.400ns 1.200ns 4.200ns 3.900ns 4.500ns 4.500ns 4.500ns 4.500ns 4.500ns 1.200ns 2.900ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { A OUT2~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { A A~out OUT2~reg0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "A OUT2 OUT2~reg0 7.000 ns register " "Info: tco from clock \"A\" to destination pin \"OUT2\" through register \"OUT2~reg0\" is 7.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A source 3.600 ns + Longest register " "Info: + Longest clock path from clock \"A\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns A 1 CLK PIN_43 3 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 3; CLK Node = 'A'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns OUT2~reg0 2 REG LC25 1 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC25; Fanout = 1; REG Node = 'OUT2~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { A OUT2~reg0 } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { A OUT2~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { A A~out OUT2~reg0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns + Longest register pin " "Info: + Longest register to pin delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OUT2~reg0 1 REG LC25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC25; Fanout = 1; REG Node = 'OUT2~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT2~reg0 } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 1.800 ns OUT2 2 PIN PIN_16 0 " "Info: 2: + IC(0.000 ns) + CELL(1.800 ns) = 1.800 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'OUT2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { OUT2~reg0 OUT2 } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 100.00 % ) " "Info: Total cell delay = 1.800 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { OUT2~reg0 OUT2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { OUT2~reg0 OUT2 } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { A OUT2~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { A A~out OUT2~reg0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { OUT2~reg0 OUT2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { OUT2~reg0 OUT2 } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B OUT1 10.000 ns Longest " "Info: Longest tpd from source pin \"B\" to destination pin \"OUT1\" is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns B 1 PIN PIN_19 1 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_19; Fanout = 1; PIN Node = 'B'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 8.200 ns OUT1~9 2 COMB LC49 1 " "Info: 2: + IC(2.300 ns) + CELL(4.500 ns) = 8.200 ns; Loc. = LC49; Fanout = 1; COMB Node = 'OUT1~9'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { B OUT1~9 } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 10.000 ns OUT1 3 PIN PIN_33 0 " "Info: 3: + IC(0.000 ns) + CELL(1.800 ns) = 10.000 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'OUT1'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { OUT1~9 OUT1 } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 77.00 % ) " "Info: Total cell delay = 7.700 ns ( 77.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 23.00 % ) " "Info: Total interconnect delay = 2.300 ns ( 23.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { B OUT1~9 OUT1 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { B B~out OUT1~9 OUT1 } { 0.000ns 0.000ns 2.300ns 0.000ns } { 0.000ns 1.400ns 4.500ns 1.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "OUT2~reg0 Vettore\[15\] A -2.000 ns register " "Info: th for register \"OUT2~reg0\" (data pin = \"Vettore\[15\]\", clock pin = \"A\") is -2.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A destination 3.600 ns + Longest register " "Info: + Longest clock path from clock \"A\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns A 1 CLK PIN_43 3 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 3; CLK Node = 'A'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns OUT2~reg0 2 REG LC25 1 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC25; Fanout = 1; REG Node = 'OUT2~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { A OUT2~reg0 } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { A OUT2~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { A A~out OUT2~reg0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns Vettore\[15\] 1 PIN PIN_20 18 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_20; Fanout = 18; PIN Node = 'Vettore\[15\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Vettore[15] } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 6.900 ns OUT2~reg0 2 REG LC25 1 " "Info: 2: + IC(2.300 ns) + CELL(3.200 ns) = 6.900 ns; Loc. = LC25; Fanout = 1; REG Node = 'OUT2~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Vettore[15] OUT2~reg0 } "NODE_NAME" } } { "VHDLProcess.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Process/VHDLProcess.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 66.67 % ) " "Info: Total cell delay = 4.600 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 33.33 % ) " "Info: Total interconnect delay = 2.300 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { Vettore[15] OUT2~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { Vettore[15] Vettore[15]~out OUT2~reg0 } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { A OUT2~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { A A~out OUT2~reg0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { Vettore[15] OUT2~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { Vettore[15] Vettore[15]~out OUT2~reg0 } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "95 " "Info: Allocated 95 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 10 20:13:33 2008 " "Info: Processing ended: Tue Jun 10 20:13:33 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
