

================================================================
== Vitis HLS Report for 'ram'
================================================================
* Date:           Wed Sep  8 09:54:53 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        ram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.477 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      786|      789|  7.860 us|  7.890 us|  787|  790|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- input_hardcode   |      784|      784|         2|          1|          1|   784|       yes|
        |- output_hardcode  |      787|      787|         5|          1|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
  Pipeline-1 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 8 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 
8 --> 7 9 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_str_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_str_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_str_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_str_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %enable"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %in_str_V, i32 1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 18 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %tmp, void, void" [ram.cpp:116]   --->   Operation 19 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %enable, i1 1" [ram.cpp:123]   --->   Operation 20 'write' 'write_ln123' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%br_ln103 = br void" [ram.cpp:103]   --->   Operation 21 'br' 'br_ln103' <Predicate = (!tmp)> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %enable, i1 0" [ram.cpp:118]   --->   Operation 22 'write' 'write_ln118' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%br_ln93 = br void" [ram.cpp:93]   --->   Operation 23 'br' 'br_ln93' <Predicate = (tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv11 = phi i10 %add_ln103, void %_ifconv11, i10 0, void" [ram.cpp:103]   --->   Operation 24 'phi' 'indvars_iv11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln103 = add i10 %indvars_iv11, i10 1" [ram.cpp:103]   --->   Operation 25 'add' 'add_ln103' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.91ns)   --->   "%icmp_ln103 = icmp_eq  i10 %indvars_iv11, i10 784" [ram.cpp:103]   --->   Operation 26 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 27 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %_ifconv11, void %_ZL14input_hardcodeRN3hls6streamI8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEE.exit.loopexit" [ram.cpp:103]   --->   Operation 28 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i10 %indvars_iv11" [ram.cpp:103]   --->   Operation 29 'zext' 'zext_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%image_input_addr = getelementptr i32 %image_input, i64 0, i64 %zext_ln103" [ram.cpp:106]   --->   Operation 30 'getelementptr' 'image_input_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.23ns)   --->   "%image_input_load = load i10 %image_input_addr" [ram.cpp:106]   --->   Operation 31 'load' 'image_input_load' <Predicate = (!icmp_ln103)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 3 <SV = 2> <Delay = 3.54>
ST_3 : Operation 32 [1/2] (1.23ns)   --->   "%image_input_load = load i10 %image_input_addr" [ram.cpp:106]   --->   Operation 32 'load' 'image_input_load' <Predicate = (!icmp_ln103)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 33 [2/2] (2.30ns)   --->   "%d = fpext i32 %image_input_load"   --->   Operation 33 'fpext' 'd' <Predicate = (!icmp_ln103)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.43>
ST_4 : Operation 34 [1/2] (2.30ns)   --->   "%d = fpext i32 %image_input_load"   --->   Operation 34 'fpext' 'd' <Predicate = (!icmp_ln103)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 35 'bitcast' 'ireg' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 36 'trunc' 'trunc_ln555' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 37 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 38 'partselect' 'exp_tmp' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 39 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.13ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0"   --->   Operation 40 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln103)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.47>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 41 'zext' 'zext_ln455' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565"   --->   Operation 42 'bitconcatenate' 'p_Result_9' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_9"   --->   Operation 43 'zext' 'zext_ln569' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.10ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln569"   --->   Operation 44 'sub' 'man_V_1' <Predicate = (!icmp_ln103 & p_Result_8)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.40ns)   --->   "%man_V_2 = select i1 %p_Result_8, i54 %man_V_1, i54 %zext_ln569"   --->   Operation 45 'select' 'man_V_2' <Predicate = (!icmp_ln103)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.80ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 46 'sub' 'F2' <Predicate = (!icmp_ln103)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.97ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12 24"   --->   Operation 47 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln103)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.80ns)   --->   "%add_ln581 = add i12 %F2, i12 4072"   --->   Operation 48 'add' 'add_ln581' <Predicate = (!icmp_ln103)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.80ns)   --->   "%sub_ln581 = sub i12 24, i12 %F2"   --->   Operation 49 'sub' 'sub_ln581' <Predicate = (!icmp_ln103)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.37ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 50 'select' 'sh_amt' <Predicate = (!icmp_ln103)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt"   --->   Operation 51 'sext' 'sext_ln581' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.97ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12 24"   --->   Operation 52 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln103)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2"   --->   Operation 53 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 54 'partselect' 'tmp_7' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.81ns)   --->   "%icmp_ln603 = icmp_eq  i7 %tmp_7, i7 0"   --->   Operation 55 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln103)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%zext_ln586 = zext i32 %sext_ln581"   --->   Operation 56 'zext' 'zext_ln586' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586"   --->   Operation 57 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586"   --->   Operation 58 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%bitcast_ln702 = bitcast i32 %image_input_load"   --->   Operation 59 'bitcast' 'bitcast_ln702' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702, i32 31"   --->   Operation 60 'bitselect' 'tmp_8' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln588 = select i1 %tmp_8, i32 4294967295, i32 0"   --->   Operation 61 'select' 'select_ln588' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581"   --->   Operation 62 'shl' 'shl_ln604' <Predicate = (!icmp_ln103 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 63 'xor' 'xor_ln571' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 64 'and' 'and_ln582' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.28ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 65 'or' 'or_ln582' <Predicate = (!icmp_ln103)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1 1"   --->   Operation 66 'xor' 'xor_ln582' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 67 'and' 'and_ln581' <Predicate = (!icmp_ln103)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.97ns)   --->   "%icmp_ln585 = icmp_ugt  i12 %sh_amt, i12 53"   --->   Operation 68 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln103)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 69 'and' 'and_ln585' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 70 'or' 'or_ln581' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%xor_ln581 = xor i1 %or_ln581, i1 1"   --->   Operation 71 'xor' 'xor_ln581' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 72 'and' 'and_ln603' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%select_ln571 = select i1 %icmp_ln571, i32 0, i32 %shl_ln604"   --->   Operation 73 'select' 'select_ln571' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln571 = or i1 %icmp_ln571, i1 %and_ln603"   --->   Operation 74 'or' 'or_ln571' <Predicate = (!icmp_ln103)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln586"   --->   Operation 75 'select' 'select_ln571_1' <Predicate = (!icmp_ln103)> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln571_2 = select i1 %and_ln582, i32 %trunc_ln583, i32 0"   --->   Operation 76 'select' 'select_ln571_2' <Predicate = (!icmp_ln103)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.38ns) (out node of the LUT)   --->   "%select_ln571_3 = select i1 %or_ln571, i32 %select_ln571, i32 %select_ln571_1"   --->   Operation 77 'select' 'select_ln571_3' <Predicate = (!icmp_ln103)> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%or_ln571_1 = or i1 %or_ln571, i1 %and_ln581"   --->   Operation 78 'or' 'or_ln571_1' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln571_4 = select i1 %or_ln571_1, i32 %select_ln571_3, i32 %select_ln571_2"   --->   Operation 79 'select' 'select_ln571_4' <Predicate = (!icmp_ln103)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_str_V, i32 %select_ln571_4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'write' 'write_ln174' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [ram.cpp:106]   --->   Operation 81 'specpipeline' 'specpipeline_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [ram.cpp:106]   --->   Operation 82 'specloopname' 'specloopname_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 83 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_str_V, i32 %select_ln571_4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'write' 'write_ln174' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln103 = br void" [ram.cpp:103]   --->   Operation 84 'br' 'br_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL14input_hardcodeRN3hls6streamI8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEE.exit"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL14input_hardcodeRN3hls6streamI8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEE.exit"   --->   Operation 86 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln127 = ret" [ram.cpp:127]   --->   Operation 87 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>

State 8 <SV = 1> <Delay = 5.17>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%indvars_iv = phi i10 %add_ln93, void %_ifconv, i10 0, void" [ram.cpp:93]   --->   Operation 88 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.78ns)   --->   "%add_ln93 = add i10 %indvars_iv, i10 1" [ram.cpp:93]   --->   Operation 89 'add' 'add_ln93' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.91ns)   --->   "%icmp_ln93 = icmp_eq  i10 %indvars_iv, i10 784" [ram.cpp:93]   --->   Operation 90 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %_ifconv, void %_ZL14input_hardcodeRN3hls6streamI8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEE.exit.loopexit16" [ram.cpp:93]   --->   Operation 92 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_V_3 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_str_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'read' 'tmp_V_3' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 94 [1/1] (0.99ns)   --->   "%icmp_ln935 = icmp_eq  i32 %tmp_V_3, i32 0"   --->   Operation 94 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_3, i32 31"   --->   Operation 95 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.01ns)   --->   "%tmp_V = sub i32 0, i32 %tmp_V_3"   --->   Operation 96 'sub' 'tmp_V' <Predicate = (!icmp_ln93)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.44ns)   --->   "%tmp_V_4 = select i1 %p_Result_4, i32 %tmp_V, i32 %tmp_V_3"   --->   Operation 97 'select' 'tmp_V_4' <Predicate = (!icmp_ln93)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_4, i32 31, i32 0"   --->   Operation 98 'partselect' 'p_Result_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_5, i1 1"   --->   Operation 99 'cttz' 'l' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.01ns)   --->   "%sub_ln944 = sub i32 32, i32 %l"   --->   Operation 100 'sub' 'sub_ln944' <Predicate = (!icmp_ln93)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (1.01ns)   --->   "%lsb_index = add i32 %sub_ln944, i32 4294967272"   --->   Operation 101 'add' 'lsb_index' <Predicate = (!icmp_ln93)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 102 'partselect' 'tmp_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.99ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp_3, i31 0"   --->   Operation 103 'icmp' 'icmp_ln946' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 104 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.78ns)   --->   "%sub_ln947 = sub i6 57, i6 %trunc_ln947"   --->   Operation 105 'sub' 'sub_ln947' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln947 = zext i6 %sub_ln947"   --->   Operation 106 'zext' 'zext_ln947' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%lshr_ln947 = lshr i32 4294967295, i32 %zext_ln947"   --->   Operation 107 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%shl_ln949 = shl i32 1, i32 %lsb_index"   --->   Operation 108 'shl' 'shl_ln949' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln949_1 = or i32 %lshr_ln947, i32 %shl_ln949"   --->   Operation 109 'or' 'or_ln949_1' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%and_ln949 = and i32 %tmp_V_4, i32 %or_ln949_1"   --->   Operation 110 'and' 'and_ln949' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln949 = icmp_ne  i32 %and_ln949, i32 0"   --->   Operation 111 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln93)> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 112 'bitselect' 'tmp_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%xor_ln949 = xor i1 %tmp_4, i1 1"   --->   Operation 113 'xor' 'xor_ln949' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_4, i32 %lsb_index"   --->   Operation 114 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.99ns)   --->   "%icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 115 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_6"   --->   Operation 116 'select' 'select_ln946' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%and_ln949_1 = and i1 %p_Result_6, i1 %xor_ln949"   --->   Operation 117 'and' 'and_ln949_1' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln958 = select i1 %icmp_ln958, i1 %select_ln946, i1 %and_ln949_1"   --->   Operation 118 'select' 'select_ln958' <Predicate = (!icmp_ln93)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l"   --->   Operation 119 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 5.53>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i10 %indvars_iv" [ram.cpp:93]   --->   Operation 120 'zext' 'zext_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 121 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln957 = zext i32 %tmp_V_4"   --->   Operation 123 'zext' 'zext_ln957' <Predicate = (!icmp_ln93 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (1.01ns)   --->   "%add_ln958 = add i32 %sub_ln944, i32 4294967271"   --->   Operation 124 'add' 'add_ln958' <Predicate = (!icmp_ln93 & icmp_ln958 & !icmp_ln935)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln958 = zext i32 %add_ln958"   --->   Operation 125 'zext' 'zext_ln958' <Predicate = (!icmp_ln93 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln958 = lshr i64 %zext_ln957, i64 %zext_ln958"   --->   Operation 126 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln93 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (1.01ns)   --->   "%sub_ln959 = sub i32 25, i32 %sub_ln944"   --->   Operation 127 'sub' 'sub_ln959' <Predicate = (!icmp_ln93 & !icmp_ln958 & !icmp_ln935)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln959 = zext i32 %sub_ln959"   --->   Operation 128 'zext' 'zext_ln959' <Predicate = (!icmp_ln93 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln959 = shl i64 %zext_ln957, i64 %zext_ln959"   --->   Operation 129 'shl' 'shl_ln959' <Predicate = (!icmp_ln93 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959"   --->   Operation 130 'select' 'm_2' <Predicate = (!icmp_ln93 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln961 = zext i1 %select_ln958"   --->   Operation 131 'zext' 'zext_ln961' <Predicate = (!icmp_ln93 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_2, i64 %zext_ln961"   --->   Operation 132 'add' 'm_3' <Predicate = (!icmp_ln93 & !icmp_ln935)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 133 'partselect' 'm_4' <Predicate = (!icmp_ln93 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %m_4"   --->   Operation 134 'zext' 'zext_ln962' <Predicate = (!icmp_ln93 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 25"   --->   Operation 135 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln93 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.39ns)   --->   "%select_ln943 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 136 'select' 'select_ln943' <Predicate = (!icmp_ln93 & !icmp_ln935)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 8, i8 %trunc_ln943"   --->   Operation 137 'sub' 'sub_ln964' <Predicate = (!icmp_ln93 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 138 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, i8 %select_ln943"   --->   Operation 138 'add' 'add_ln964' <Predicate = (!icmp_ln93 & !icmp_ln935)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_4, i8 %add_ln964"   --->   Operation 139 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln93 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_2, i32 23, i32 31"   --->   Operation 140 'partset' 'p_Result_7' <Predicate = (!icmp_ln93 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_7"   --->   Operation 141 'trunc' 'LD' <Predicate = (!icmp_ln93 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln744 = bitcast i32 %LD"   --->   Operation 142 'bitcast' 'bitcast_ln744' <Predicate = (!icmp_ln93 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.44ns)   --->   "%select_ln935 = select i1 %icmp_ln935, i32 0, i32 %bitcast_ln744"   --->   Operation 143 'select' 'select_ln935' <Predicate = (!icmp_ln93)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%image_input_addr_1 = getelementptr i32 %image_input, i64 0, i64 %zext_ln93" [ram.cpp:97]   --->   Operation 144 'getelementptr' 'image_input_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.23ns)   --->   "%store_ln97 = store i32 %select_ln935, i10 %image_input_addr_1" [ram.cpp:97]   --->   Operation 145 'store' 'store_ln97' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln93 = br void" [ram.cpp:93]   --->   Operation 146 'br' 'br_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_str_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_str_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ image_input]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0  (spectopmodule    ) [ 0000000000]
specinterface_ln0  (specinterface    ) [ 0000000000]
specinterface_ln0  (specinterface    ) [ 0000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000]
specinterface_ln0  (specinterface    ) [ 0000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000]
specinterface_ln0  (specinterface    ) [ 0000000000]
tmp                (nbreadreq        ) [ 0111111111]
br_ln116           (br               ) [ 0000000000]
write_ln123        (write            ) [ 0000000000]
br_ln103           (br               ) [ 0111111000]
write_ln118        (write            ) [ 0000000000]
br_ln93            (br               ) [ 0100000011]
indvars_iv11       (phi              ) [ 0010000000]
add_ln103          (add              ) [ 0111111000]
icmp_ln103         (icmp             ) [ 0011111000]
empty_19           (speclooptripcount) [ 0000000000]
br_ln103           (br               ) [ 0000000000]
zext_ln103         (zext             ) [ 0000000000]
image_input_addr   (getelementptr    ) [ 0011000000]
image_input_load   (load             ) [ 0010110000]
d                  (fpext            ) [ 0000000000]
ireg               (bitcast          ) [ 0000000000]
trunc_ln555        (trunc            ) [ 0000000000]
p_Result_8         (bitselect        ) [ 0010010000]
exp_tmp            (partselect       ) [ 0010010000]
trunc_ln565        (trunc            ) [ 0010010000]
icmp_ln571         (icmp             ) [ 0010010000]
zext_ln455         (zext             ) [ 0000000000]
p_Result_9         (bitconcatenate   ) [ 0000000000]
zext_ln569         (zext             ) [ 0000000000]
man_V_1            (sub              ) [ 0000000000]
man_V_2            (select           ) [ 0000000000]
F2                 (sub              ) [ 0000000000]
icmp_ln581         (icmp             ) [ 0000000000]
add_ln581          (add              ) [ 0000000000]
sub_ln581          (sub              ) [ 0000000000]
sh_amt             (select           ) [ 0000000000]
sext_ln581         (sext             ) [ 0000000000]
icmp_ln582         (icmp             ) [ 0000000000]
trunc_ln583        (trunc            ) [ 0000000000]
tmp_7              (partselect       ) [ 0000000000]
icmp_ln603         (icmp             ) [ 0000000000]
zext_ln586         (zext             ) [ 0000000000]
ashr_ln586         (ashr             ) [ 0000000000]
trunc_ln586        (trunc            ) [ 0000000000]
bitcast_ln702      (bitcast          ) [ 0000000000]
tmp_8              (bitselect        ) [ 0000000000]
select_ln588       (select           ) [ 0000000000]
shl_ln604          (shl              ) [ 0000000000]
xor_ln571          (xor              ) [ 0000000000]
and_ln582          (and              ) [ 0000000000]
or_ln582           (or               ) [ 0000000000]
xor_ln582          (xor              ) [ 0000000000]
and_ln581          (and              ) [ 0000000000]
icmp_ln585         (icmp             ) [ 0000000000]
and_ln585          (and              ) [ 0000000000]
or_ln581           (or               ) [ 0000000000]
xor_ln581          (xor              ) [ 0000000000]
and_ln603          (and              ) [ 0000000000]
select_ln571       (select           ) [ 0000000000]
or_ln571           (or               ) [ 0000000000]
select_ln571_1     (select           ) [ 0000000000]
select_ln571_2     (select           ) [ 0000000000]
select_ln571_3     (select           ) [ 0000000000]
or_ln571_1         (or               ) [ 0000000000]
select_ln571_4     (select           ) [ 0010001000]
specpipeline_ln106 (specpipeline     ) [ 0000000000]
specloopname_ln106 (specloopname     ) [ 0000000000]
write_ln174        (write            ) [ 0000000000]
br_ln103           (br               ) [ 0111111000]
br_ln0             (br               ) [ 0000000000]
br_ln0             (br               ) [ 0000000000]
ret_ln127          (ret              ) [ 0000000000]
indvars_iv         (phi              ) [ 0000000011]
add_ln93           (add              ) [ 0100000011]
icmp_ln93          (icmp             ) [ 0000000011]
empty              (speclooptripcount) [ 0000000000]
br_ln93            (br               ) [ 0000000000]
tmp_V_3            (read             ) [ 0000000000]
icmp_ln935         (icmp             ) [ 0000000011]
p_Result_4         (bitselect        ) [ 0000000011]
tmp_V              (sub              ) [ 0000000000]
tmp_V_4            (select           ) [ 0000000011]
p_Result_5         (partselect       ) [ 0000000000]
l                  (cttz             ) [ 0000000000]
sub_ln944          (sub              ) [ 0000000011]
lsb_index          (add              ) [ 0000000000]
tmp_3              (partselect       ) [ 0000000000]
icmp_ln946         (icmp             ) [ 0000000000]
trunc_ln947        (trunc            ) [ 0000000000]
sub_ln947          (sub              ) [ 0000000000]
zext_ln947         (zext             ) [ 0000000000]
lshr_ln947         (lshr             ) [ 0000000000]
shl_ln949          (shl              ) [ 0000000000]
or_ln949_1         (or               ) [ 0000000000]
and_ln949          (and              ) [ 0000000000]
icmp_ln949         (icmp             ) [ 0000000000]
tmp_4              (bitselect        ) [ 0000000000]
xor_ln949          (xor              ) [ 0000000000]
p_Result_6         (bitselect        ) [ 0000000000]
icmp_ln958         (icmp             ) [ 0000000011]
select_ln946       (select           ) [ 0000000000]
and_ln949_1        (and              ) [ 0000000000]
select_ln958       (select           ) [ 0000000011]
trunc_ln943        (trunc            ) [ 0000000011]
zext_ln93          (zext             ) [ 0000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000]
specloopname_ln0   (specloopname     ) [ 0000000000]
zext_ln957         (zext             ) [ 0000000000]
add_ln958          (add              ) [ 0000000000]
zext_ln958         (zext             ) [ 0000000000]
lshr_ln958         (lshr             ) [ 0000000000]
sub_ln959          (sub              ) [ 0000000000]
zext_ln959         (zext             ) [ 0000000000]
shl_ln959          (shl              ) [ 0000000000]
m_2                (select           ) [ 0000000000]
zext_ln961         (zext             ) [ 0000000000]
m_3                (add              ) [ 0000000000]
m_4                (partselect       ) [ 0000000000]
zext_ln962         (zext             ) [ 0000000000]
p_Result_s         (bitselect        ) [ 0000000000]
select_ln943       (select           ) [ 0000000000]
sub_ln964          (sub              ) [ 0000000000]
add_ln964          (add              ) [ 0000000000]
tmp_2              (bitconcatenate   ) [ 0000000000]
p_Result_7         (partset          ) [ 0000000000]
LD                 (trunc            ) [ 0000000000]
bitcast_ln744      (bitcast          ) [ 0000000000]
select_ln935       (select           ) [ 0000000000]
image_input_addr_1 (getelementptr    ) [ 0000000000]
store_ln97         (store            ) [ 0000000000]
br_ln93            (br               ) [ 0100000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_str_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_str_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_str_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_str_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="enable">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_input">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_input"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_nbreadreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/1 write_ln118/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_V_3_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_3/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="image_input_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="10" slack="0"/>
<pin id="168" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_input_addr/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="image_input_load/2 store_ln97/9 "/>
</bind>
</comp>

<comp id="177" class="1004" name="image_input_addr_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_input_addr_1/9 "/>
</bind>
</comp>

<comp id="185" class="1005" name="indvars_iv11_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="1"/>
<pin id="187" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv11 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="indvars_iv11_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv11/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="indvars_iv_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="1"/>
<pin id="198" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="indvars_iv_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln103_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln103_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="9" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln103_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="ireg_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln555_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln555/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_Result_8_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exp_tmp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="0" index="3" bw="7" slack="0"/>
<pin id="250" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln565_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln571_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="63" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln455_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="1"/>
<pin id="267" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln455/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_Result_9_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="53" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="52" slack="1"/>
<pin id="272" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln569_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="53" slack="0"/>
<pin id="277" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln569/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="man_V_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="53" slack="0"/>
<pin id="282" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="man_V_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="54" slack="0"/>
<pin id="288" dir="0" index="2" bw="53" slack="0"/>
<pin id="289" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="F2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="0"/>
<pin id="294" dir="0" index="1" bw="11" slack="0"/>
<pin id="295" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln581_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="0" index="1" bw="6" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln581_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="0" index="1" bw="6" slack="0"/>
<pin id="307" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sub_ln581_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="0" index="1" bw="12" slack="0"/>
<pin id="313" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sh_amt_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="12" slack="0"/>
<pin id="319" dir="0" index="2" bw="12" slack="0"/>
<pin id="320" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln581_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln582_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="12" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln583_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="54" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_7_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="12" slack="0"/>
<pin id="341" dir="0" index="2" bw="4" slack="0"/>
<pin id="342" dir="0" index="3" bw="5" slack="0"/>
<pin id="343" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln603_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln586_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="0"/>
<pin id="356" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="ashr_ln586_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="54" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln586_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="54" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="bitcast_ln702_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="2"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln702/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_8_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="select_ln588_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="shl_ln604_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="12" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="xor_ln571_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="and_ln582_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_ln582_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="xor_ln582_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="and_ln581_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln585_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="0" index="1" bw="7" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="and_ln585_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="or_ln581_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="xor_ln581_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="and_ln603_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln571_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="32" slack="0"/>
<pin id="455" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln571/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="or_ln571_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln571/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln571_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="32" slack="0"/>
<pin id="467" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln571_1/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln571_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln571_2/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="select_ln571_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="0" index="2" bw="32" slack="0"/>
<pin id="483" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln571_3/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="or_ln571_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln571_1/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln571_4_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="0" index="2" bw="32" slack="0"/>
<pin id="497" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln571_4/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln93_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln93_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="0" index="1" bw="9" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln935_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_Result_4_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="0" index="2" bw="6" slack="0"/>
<pin id="524" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_V_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_V_4_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="0" index="2" bw="32" slack="0"/>
<pin id="538" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="p_Result_5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="0" index="2" bw="6" slack="0"/>
<pin id="546" dir="0" index="3" bw="1" slack="0"/>
<pin id="547" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="l_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sub_ln944_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="lsb_index_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="6" slack="0"/>
<pin id="569" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/8 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="31" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="0" index="3" bw="6" slack="0"/>
<pin id="577" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln946_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="31" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln946/8 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln947_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sub_ln947_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="0"/>
<pin id="594" dir="0" index="1" bw="6" slack="0"/>
<pin id="595" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/8 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln947_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="lshr_ln947_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="6" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/8 "/>
</bind>
</comp>

<comp id="608" class="1004" name="shl_ln949_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln949/8 "/>
</bind>
</comp>

<comp id="614" class="1004" name="or_ln949_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949_1/8 "/>
</bind>
</comp>

<comp id="620" class="1004" name="and_ln949_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/8 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln949_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_4_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="0" index="2" bw="6" slack="0"/>
<pin id="636" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="640" class="1004" name="xor_ln949_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/8 "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_Result_6_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="0" index="2" bw="32" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/8 "/>
</bind>
</comp>

<comp id="654" class="1004" name="icmp_ln958_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/8 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln946_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946/8 "/>
</bind>
</comp>

<comp id="668" class="1004" name="and_ln949_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949_1/8 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln958_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="0" index="2" bw="1" slack="0"/>
<pin id="678" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln958/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="trunc_ln943_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/8 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln93_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="1"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/9 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln957_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957/9 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln958_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="0" index="1" bw="6" slack="0"/>
<pin id="697" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/9 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln958_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/9 "/>
</bind>
</comp>

<comp id="703" class="1004" name="lshr_ln958_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/9 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sub_ln959_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="1"/>
<pin id="712" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln959/9 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln959_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln959/9 "/>
</bind>
</comp>

<comp id="718" class="1004" name="shl_ln959_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln959/9 "/>
</bind>
</comp>

<comp id="724" class="1004" name="m_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="1"/>
<pin id="726" dir="0" index="1" bw="64" slack="0"/>
<pin id="727" dir="0" index="2" bw="64" slack="0"/>
<pin id="728" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_2/9 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln961_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/9 "/>
</bind>
</comp>

<comp id="734" class="1004" name="m_3_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="64" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/9 "/>
</bind>
</comp>

<comp id="740" class="1004" name="m_4_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="63" slack="0"/>
<pin id="742" dir="0" index="1" bw="64" slack="0"/>
<pin id="743" dir="0" index="2" bw="1" slack="0"/>
<pin id="744" dir="0" index="3" bw="7" slack="0"/>
<pin id="745" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln962_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="63" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/9 "/>
</bind>
</comp>

<comp id="754" class="1004" name="p_Result_s_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="64" slack="0"/>
<pin id="757" dir="0" index="2" bw="6" slack="0"/>
<pin id="758" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="762" class="1004" name="select_ln943_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="8" slack="0"/>
<pin id="765" dir="0" index="2" bw="8" slack="0"/>
<pin id="766" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln943/9 "/>
</bind>
</comp>

<comp id="770" class="1004" name="sub_ln964_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="5" slack="0"/>
<pin id="772" dir="0" index="1" bw="8" slack="1"/>
<pin id="773" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/9 "/>
</bind>
</comp>

<comp id="775" class="1004" name="add_ln964_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="0"/>
<pin id="777" dir="0" index="1" bw="8" slack="0"/>
<pin id="778" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/9 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_2_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="9" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="1"/>
<pin id="784" dir="0" index="2" bw="8" slack="0"/>
<pin id="785" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="788" class="1004" name="p_Result_7_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="64" slack="0"/>
<pin id="790" dir="0" index="1" bw="63" slack="0"/>
<pin id="791" dir="0" index="2" bw="9" slack="0"/>
<pin id="792" dir="0" index="3" bw="6" slack="0"/>
<pin id="793" dir="0" index="4" bw="6" slack="0"/>
<pin id="794" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/9 "/>
</bind>
</comp>

<comp id="800" class="1004" name="LD_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="64" slack="0"/>
<pin id="802" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LD/9 "/>
</bind>
</comp>

<comp id="804" class="1004" name="bitcast_ln744_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln744/9 "/>
</bind>
</comp>

<comp id="808" class="1004" name="select_ln935_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="0" index="2" bw="32" slack="0"/>
<pin id="812" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/9 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="820" class="1005" name="add_ln103_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="10" slack="0"/>
<pin id="822" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="825" class="1005" name="icmp_ln103_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="829" class="1005" name="image_input_addr_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="10" slack="1"/>
<pin id="831" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="image_input_addr "/>
</bind>
</comp>

<comp id="834" class="1005" name="image_input_load_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_input_load "/>
</bind>
</comp>

<comp id="840" class="1005" name="p_Result_8_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="845" class="1005" name="exp_tmp_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="11" slack="1"/>
<pin id="847" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp "/>
</bind>
</comp>

<comp id="850" class="1005" name="trunc_ln565_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="52" slack="1"/>
<pin id="852" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln565 "/>
</bind>
</comp>

<comp id="855" class="1005" name="icmp_ln571_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="1"/>
<pin id="857" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="863" class="1005" name="select_ln571_4_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln571_4 "/>
</bind>
</comp>

<comp id="868" class="1005" name="add_ln93_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="10" slack="0"/>
<pin id="870" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln93 "/>
</bind>
</comp>

<comp id="873" class="1005" name="icmp_ln93_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="1"/>
<pin id="875" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="877" class="1005" name="icmp_ln935_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="1"/>
<pin id="879" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="882" class="1005" name="p_Result_4_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="1"/>
<pin id="884" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="887" class="1005" name="tmp_V_4_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="1"/>
<pin id="889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="892" class="1005" name="sub_ln944_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="898" class="1005" name="icmp_ln958_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="1"/>
<pin id="900" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="903" class="1005" name="select_ln958_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln958 "/>
</bind>
</comp>

<comp id="908" class="1005" name="trunc_ln943_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="1"/>
<pin id="910" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="156"><net_src comp="88" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="96" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="171" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="189" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="189" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="189" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="232"><net_src comp="208" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="229" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="229" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="58" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="258"><net_src comp="229" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="233" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="273"><net_src comp="62" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="275" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="66" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="265" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="68" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="292" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="70" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="68" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="292" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="298" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="304" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="310" pin="2"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="316" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="292" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="285" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="316" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="74" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="76" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="352"><net_src comp="338" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="78" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="324" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="285" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="376"><net_src comp="80" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="368" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="82" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="84" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="14" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="334" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="324" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="34" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="328" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="328" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="34" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="298" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="316" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="86" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="415" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="421" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="404" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="298" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="34" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="348" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="14" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="457"><net_src comp="387" pin="2"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="445" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="427" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="379" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="364" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="476"><net_src comp="398" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="334" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="14" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="484"><net_src comp="458" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="451" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="463" pin="3"/><net_sink comp="479" pin=2"/></net>

<net id="491"><net_src comp="458" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="415" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="479" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="471" pin="3"/><net_sink comp="493" pin=2"/></net>

<net id="501"><net_src comp="493" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="506"><net_src comp="200" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="40" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="200" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="42" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="158" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="14" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="80" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="158" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="82" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="532"><net_src comp="14" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="158" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="539"><net_src comp="520" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="158" pin="2"/><net_sink comp="534" pin=2"/></net>

<net id="548"><net_src comp="98" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="534" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="82" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="14" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="557"><net_src comp="100" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="542" pin="4"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="34" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="102" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="552" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="104" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="106" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="566" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="22" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="82" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="586"><net_src comp="572" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="108" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="560" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="110" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="588" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="84" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="598" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="22" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="566" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="602" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="608" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="534" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="14" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="80" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="566" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="82" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="644"><net_src comp="632" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="34" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="80" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="534" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="566" pin="2"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="566" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="14" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="582" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="626" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="646" pin="3"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="646" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="640" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="654" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="660" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="668" pin="2"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="552" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="196" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="698"><net_src comp="114" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="694" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="691" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="699" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="116" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="709" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="691" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="714" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="729"><net_src comp="703" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="730"><net_src comp="718" pin="2"/><net_sink comp="724" pin=2"/></net>

<net id="738"><net_src comp="724" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="746"><net_src comp="118" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="734" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="22" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="749"><net_src comp="52" pin="0"/><net_sink comp="740" pin=3"/></net>

<net id="753"><net_src comp="740" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="759"><net_src comp="50" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="734" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="116" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="767"><net_src comp="754" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="120" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="122" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="774"><net_src comp="124" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="779"><net_src comp="770" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="762" pin="3"/><net_sink comp="775" pin=1"/></net>

<net id="786"><net_src comp="126" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="775" pin="2"/><net_sink comp="781" pin=2"/></net>

<net id="795"><net_src comp="128" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="750" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="781" pin="3"/><net_sink comp="788" pin=2"/></net>

<net id="798"><net_src comp="130" pin="0"/><net_sink comp="788" pin=3"/></net>

<net id="799"><net_src comp="82" pin="0"/><net_sink comp="788" pin=4"/></net>

<net id="803"><net_src comp="788" pin="5"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="813"><net_src comp="132" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="814"><net_src comp="804" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="815"><net_src comp="808" pin="3"/><net_sink comp="171" pin=1"/></net>

<net id="819"><net_src comp="134" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="212" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="828"><net_src comp="218" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="164" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="837"><net_src comp="171" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="843"><net_src comp="237" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="848"><net_src comp="245" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="853"><net_src comp="255" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="858"><net_src comp="259" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="861"><net_src comp="855" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="862"><net_src comp="855" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="866"><net_src comp="493" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="871"><net_src comp="502" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="876"><net_src comp="508" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="514" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="885"><net_src comp="520" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="890"><net_src comp="534" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="895"><net_src comp="560" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="901"><net_src comp="654" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="906"><net_src comp="674" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="911"><net_src comp="682" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="770" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_str_V | {6 }
	Port: enable | {1 }
	Port: image_input | {9 }
 - Input state : 
	Port: ram : in_str_V | {1 8 }
	Port: ram : image_input | {2 3 }
  - Chain level:
	State 1
	State 2
		add_ln103 : 1
		icmp_ln103 : 1
		br_ln103 : 2
		zext_ln103 : 1
		image_input_addr : 2
		image_input_load : 3
	State 3
		d : 1
	State 4
		ireg : 1
		trunc_ln555 : 2
		p_Result_8 : 2
		exp_tmp : 2
		trunc_ln565 : 2
		icmp_ln571 : 3
	State 5
		zext_ln569 : 1
		man_V_1 : 2
		man_V_2 : 3
		F2 : 1
		icmp_ln581 : 2
		add_ln581 : 2
		sub_ln581 : 2
		sh_amt : 3
		sext_ln581 : 4
		icmp_ln582 : 2
		trunc_ln583 : 4
		tmp_7 : 4
		icmp_ln603 : 5
		zext_ln586 : 5
		ashr_ln586 : 6
		trunc_ln586 : 7
		tmp_8 : 1
		select_ln588 : 2
		shl_ln604 : 5
		and_ln582 : 3
		or_ln582 : 3
		xor_ln582 : 3
		and_ln581 : 3
		icmp_ln585 : 4
		and_ln585 : 3
		or_ln581 : 3
		xor_ln581 : 3
		and_ln603 : 3
		select_ln571 : 6
		or_ln571 : 3
		select_ln571_1 : 8
		select_ln571_2 : 5
		select_ln571_3 : 9
		or_ln571_1 : 3
		select_ln571_4 : 10
		write_ln174 : 11
	State 6
	State 7
	State 8
		add_ln93 : 1
		icmp_ln93 : 1
		br_ln93 : 2
		tmp_V_4 : 1
		p_Result_5 : 2
		l : 3
		sub_ln944 : 4
		lsb_index : 5
		tmp_3 : 6
		icmp_ln946 : 7
		trunc_ln947 : 5
		sub_ln947 : 6
		zext_ln947 : 7
		lshr_ln947 : 8
		shl_ln949 : 6
		or_ln949_1 : 9
		and_ln949 : 9
		icmp_ln949 : 9
		tmp_4 : 6
		xor_ln949 : 7
		p_Result_6 : 6
		icmp_ln958 : 6
		select_ln946 : 10
		and_ln949_1 : 7
		select_ln958 : 11
		trunc_ln943 : 4
	State 9
		zext_ln958 : 1
		lshr_ln958 : 2
		zext_ln959 : 1
		shl_ln959 : 2
		m_2 : 3
		m_3 : 4
		m_4 : 5
		zext_ln962 : 6
		p_Result_s : 5
		select_ln943 : 6
		add_ln964 : 7
		tmp_2 : 8
		p_Result_7 : 9
		LD : 10
		bitcast_ln744 : 11
		select_ln935 : 12
		image_input_addr_1 : 1
		store_ln97 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |     man_V_2_fu_285    |    0    |    52   |
|          |     sh_amt_fu_316     |    0    |    11   |
|          |  select_ln588_fu_379  |    0    |    2    |
|          |  select_ln571_fu_451  |    0    |    32   |
|          | select_ln571_1_fu_463 |    0    |    32   |
|          | select_ln571_2_fu_471 |    0    |    32   |
|  select  | select_ln571_3_fu_479 |    0    |    32   |
|          | select_ln571_4_fu_493 |    0    |    32   |
|          |     tmp_V_4_fu_534    |    0    |    32   |
|          |  select_ln946_fu_660  |    0    |    2    |
|          |  select_ln958_fu_674  |    0    |    2    |
|          |       m_2_fu_724      |    0    |    64   |
|          |  select_ln943_fu_762  |    0    |    8    |
|          |  select_ln935_fu_808  |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |    shl_ln604_fu_387   |    0    |    96   |
|    shl   |    shl_ln949_fu_608   |    0    |    96   |
|          |    shl_ln959_fu_718   |    0    |    96   |
|----------|-----------------------|---------|---------|
|          |     man_V_1_fu_279    |    0    |    60   |
|          |       F2_fu_292       |    0    |    19   |
|          |    sub_ln581_fu_310   |    0    |    19   |
|    sub   |      tmp_V_fu_528     |    0    |    39   |
|          |    sub_ln944_fu_560   |    0    |    39   |
|          |    sub_ln947_fu_592   |    0    |    13   |
|          |    sub_ln959_fu_709   |    0    |    39   |
|          |    sub_ln964_fu_770   |    0    |    19   |
|----------|-----------------------|---------|---------|
|          |    add_ln103_fu_212   |    0    |    17   |
|          |    add_ln581_fu_304   |    0    |    19   |
|          |    add_ln93_fu_502    |    0    |    17   |
|    add   |    lsb_index_fu_566   |    0    |    39   |
|          |    add_ln958_fu_694   |    0    |    39   |
|          |       m_3_fu_734      |    0    |    71   |
|          |    add_ln964_fu_775   |    0    |    19   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln103_fu_218   |    0    |    11   |
|          |   icmp_ln571_fu_259   |    0    |    28   |
|          |   icmp_ln581_fu_298   |    0    |    12   |
|          |   icmp_ln582_fu_328   |    0    |    12   |
|          |   icmp_ln603_fu_348   |    0    |    10   |
|   icmp   |   icmp_ln585_fu_421   |    0    |    12   |
|          |    icmp_ln93_fu_508   |    0    |    11   |
|          |   icmp_ln935_fu_514   |    0    |    20   |
|          |   icmp_ln946_fu_582   |    0    |    19   |
|          |   icmp_ln949_fu_626   |    0    |    20   |
|          |   icmp_ln958_fu_654   |    0    |    20   |
|----------|-----------------------|---------|---------|
|   ashr   |   ashr_ln586_fu_358   |    0    |   159   |
|----------|-----------------------|---------|---------|
|   lshr   |   lshr_ln947_fu_602   |    0    |    13   |
|          |   lshr_ln958_fu_703   |    0    |    96   |
|----------|-----------------------|---------|---------|
|          |    and_ln582_fu_398   |    0    |    2    |
|          |    and_ln581_fu_415   |    0    |    2    |
|    and   |    and_ln585_fu_427   |    0    |    2    |
|          |    and_ln603_fu_445   |    0    |    2    |
|          |    and_ln949_fu_620   |    0    |    32   |
|          |   and_ln949_1_fu_668  |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    or_ln582_fu_404    |    0    |    2    |
|          |    or_ln581_fu_433    |    0    |    2    |
|    or    |    or_ln571_fu_458    |    0    |    2    |
|          |   or_ln571_1_fu_487   |    0    |    2    |
|          |   or_ln949_1_fu_614   |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |    xor_ln571_fu_393   |    0    |    2    |
|    xor   |    xor_ln582_fu_409   |    0    |    2    |
|          |    xor_ln581_fu_439   |    0    |    2    |
|          |    xor_ln949_fu_640   |    0    |    2    |
|----------|-----------------------|---------|---------|
| nbreadreq|  tmp_nbreadreq_fu_134 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_142   |    0    |    0    |
|          |    grp_write_fu_151   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   read   |  tmp_V_3_read_fu_158  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   fpext  |       grp_fu_208      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln103_fu_224   |    0    |    0    |
|          |   zext_ln455_fu_265   |    0    |    0    |
|          |   zext_ln569_fu_275   |    0    |    0    |
|          |   zext_ln586_fu_354   |    0    |    0    |
|          |   zext_ln947_fu_598   |    0    |    0    |
|   zext   |    zext_ln93_fu_686   |    0    |    0    |
|          |   zext_ln957_fu_691   |    0    |    0    |
|          |   zext_ln958_fu_699   |    0    |    0    |
|          |   zext_ln959_fu_714   |    0    |    0    |
|          |   zext_ln961_fu_731   |    0    |    0    |
|          |   zext_ln962_fu_750   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   trunc_ln555_fu_233  |    0    |    0    |
|          |   trunc_ln565_fu_255  |    0    |    0    |
|          |   trunc_ln583_fu_334  |    0    |    0    |
|   trunc  |   trunc_ln586_fu_364  |    0    |    0    |
|          |   trunc_ln947_fu_588  |    0    |    0    |
|          |   trunc_ln943_fu_682  |    0    |    0    |
|          |       LD_fu_800       |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   p_Result_8_fu_237   |    0    |    0    |
|          |      tmp_8_fu_371     |    0    |    0    |
| bitselect|   p_Result_4_fu_520   |    0    |    0    |
|          |      tmp_4_fu_632     |    0    |    0    |
|          |   p_Result_6_fu_646   |    0    |    0    |
|          |   p_Result_s_fu_754   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     exp_tmp_fu_245    |    0    |    0    |
|          |      tmp_7_fu_338     |    0    |    0    |
|partselect|   p_Result_5_fu_542   |    0    |    0    |
|          |      tmp_3_fu_572     |    0    |    0    |
|          |       m_4_fu_740      |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|   p_Result_9_fu_268   |    0    |    0    |
|          |      tmp_2_fu_781     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |   sext_ln581_fu_324   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   cttz   |        l_fu_552       |    0    |    0    |
|----------|-----------------------|---------|---------|
|  partset |   p_Result_7_fu_788   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   1654  |
|----------|-----------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|image_input|    2   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln103_reg_820   |   10   |
|    add_ln93_reg_868    |   10   |
|     exp_tmp_reg_845    |   11   |
|   icmp_ln103_reg_825   |    1   |
|   icmp_ln571_reg_855   |    1   |
|   icmp_ln935_reg_877   |    1   |
|    icmp_ln93_reg_873   |    1   |
|   icmp_ln958_reg_898   |    1   |
|image_input_addr_reg_829|   10   |
|image_input_load_reg_834|   32   |
|  indvars_iv11_reg_185  |   10   |
|   indvars_iv_reg_196   |   10   |
|   p_Result_4_reg_882   |    1   |
|   p_Result_8_reg_840   |    1   |
| select_ln571_4_reg_863 |   32   |
|  select_ln958_reg_903  |    1   |
|    sub_ln944_reg_892   |   32   |
|     tmp_V_4_reg_887    |   32   |
|       tmp_reg_816      |    1   |
|   trunc_ln565_reg_850  |   52   |
|   trunc_ln943_reg_908  |    8   |
+------------------------+--------+
|          Total         |   258  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_142  |  p2  |   2  |   1  |    2   |
|  grp_write_fu_151  |  p2  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_171 |  p0  |   3  |  10  |   30   ||    14   |
| indvars_iv_reg_196 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_208     |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   180  ||  2.184  ||    41   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1654  |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   41   |
|  Register |    -   |    -   |   258  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   258  |  1695  |
+-----------+--------+--------+--------+--------+
