
---------- Begin Simulation Statistics ----------
final_tick                                 2120988500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 130909                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725096                       # Number of bytes of host memory used
host_op_rate                                   240802                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.23                       # Real time elapsed on the host
host_tick_rate                               72557423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826700                       # Number of instructions simulated
sim_ops                                       7039090                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002121                       # Number of seconds simulated
sim_ticks                                  2120988500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5092098                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3578126                       # number of cc regfile writes
system.cpu.committedInsts                     3826700                       # Number of Instructions Simulated
system.cpu.committedOps                       7039090                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.108521                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.108521                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    215499                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142330                       # number of floating regfile writes
system.cpu.idleCycles                          163404                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84329                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   980545                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.164606                       # Inst execution rate
system.cpu.iew.exec_refs                      1563704                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     484470                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  454154                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1218520                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                233                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8409                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               619420                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10344929                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1079234                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            171879                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9182210                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4719                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                119020                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80651                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                125377                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            360                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        47146                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37183                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12932303                       # num instructions consuming a value
system.cpu.iew.wb_count                       9071094                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532299                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6883851                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.138411                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9130003                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15175362                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8745574                       # number of integer regfile writes
system.cpu.ipc                               0.902103                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.902103                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            182309      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6855880     73.29%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20594      0.22%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632002      6.76%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1292      0.01%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31278      0.33%     82.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12008      0.13%     82.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8661      0.09%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             521      0.01%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             199      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1028450     10.99%     93.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              447962      4.79%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           76985      0.82%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          52254      0.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9354089                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  225946                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              434123                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       194142                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             352964                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      139558                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014919                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  111705     80.04%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    438      0.31%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     48      0.03%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    78      0.06%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3798      2.72%     83.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4981      3.57%     86.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12736      9.13%     95.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5774      4.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9085392                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22510341                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8876952                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13298114                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10342238                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9354089                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2691                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3305833                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18154                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2476                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4206655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4078574                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.293470                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.369776                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1579787     38.73%     38.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              326185      8.00%     46.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              468464     11.49%     58.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              448100     10.99%     69.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              401085      9.83%     79.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              310916      7.62%     86.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              292235      7.17%     93.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              180070      4.42%     98.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               71732      1.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4078574                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.205124                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            223261                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           154322                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1218520                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              619420                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3402592                       # number of misc regfile reads
system.cpu.numCycles                          4241978                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4886                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12161                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        28690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2778                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        58405                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2780                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3790                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2540                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2345                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3486                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3486                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3790                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        19437                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        19437                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  19437                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       628224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       628224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  628224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7276                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7276    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7276                       # Request fanout histogram
system.membus.reqLayer2.occupancy            24030500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38620250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             20327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5500                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8545                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9387                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6013                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14315                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        17525                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        70594                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 88119                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       736768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2761280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3498048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7339                       # Total snoops (count)
system.tol2bus.snoopTraffic                    162624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            37054                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.075215                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.263945                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34269     92.48%     92.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2783      7.51%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              37054                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           54145500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35553998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9018998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 3966                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18471                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22437                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                3966                       # number of overall hits
system.l2.overall_hits::.cpu.data               18471                       # number of overall hits
system.l2.overall_hits::total                   22437                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2047                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5231                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7278                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2047                       # number of overall misses
system.l2.overall_misses::.cpu.data              5231                       # number of overall misses
system.l2.overall_misses::total                  7278                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    167585500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    416092500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        583678000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    167585500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    416092500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       583678000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6013                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23702                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                29715                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6013                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23702                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               29715                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.340429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.220699                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.244927                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.340429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.220699                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.244927                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81868.832438                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79543.586312                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80197.581753                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81868.832438                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79543.586312                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80197.581753                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2541                       # number of writebacks
system.l2.writebacks::total                      2541                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7277                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7277                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    147125500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    363712000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    510837500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    147125500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    363712000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    510837500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.340429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.220656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.244893                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.340429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.220656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.244893                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71873.717636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69543.403442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70198.914388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71873.717636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69543.403442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70198.914388                       # average overall mshr miss latency
system.l2.replacements                           7339                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19443                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19443                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5497                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5497                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5497                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5497                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          327                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           327                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              5901                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5901                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3486                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3486                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    269434500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     269434500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.371365                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.371365                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77290.447504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77290.447504                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3486                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3486                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    234574500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    234574500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.371365                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.371365                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67290.447504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67290.447504                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3966                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3966                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2047                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2047                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    167585500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    167585500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.340429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.340429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81868.832438                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81868.832438                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2047                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2047                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    147125500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    147125500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.340429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.340429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71873.717636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71873.717636                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    146658000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    146658000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        14315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.121900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.121900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84044.699140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84044.699140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1744                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1744                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    129137500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    129137500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.121830                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.121830                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74046.731651                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74046.731651                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1903.441820                       # Cycle average of tags in use
system.l2.tags.total_refs                       58071                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9387                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.186322                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     273.503609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       263.264475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1366.673736                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.133547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.128547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.667321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.929415                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          638                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    126187                       # Number of tag accesses
system.l2.tags.data_accesses                   126187                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001046454750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          146                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          146                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               17004                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2351                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7276                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2540                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7276                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2540                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     96                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.95                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7276                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2540                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.095890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.382714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    233.354705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           143     97.95%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      1.37%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           146                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.047945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.983905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.572752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               86     58.90%     58.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.74%     61.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               37     25.34%     86.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      8.90%     95.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.37%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.68%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      1.37%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           146                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    6144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  465664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               162560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    219.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2120911000                       # Total gap between requests
system.mem_ctrls.avgGap                     216066.73                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       130944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       328576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       159296                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 61737251.286369539797                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 154916445.798739582300                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 75104603.348863035440                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2046                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5230                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2540                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     62858250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    149866500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  43647278750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30722.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28655.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17183968.01                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       130944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       334720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        465664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       130944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       130944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       162560                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       162560                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2046                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5230                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2540                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2540                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     61737251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    157813208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        219550460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     61737251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     61737251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76643508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76643508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76643508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     61737251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    157813208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       296193968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7180                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2489                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           30                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          243                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           61                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                78099750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35900000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          212724750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10877.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29627.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5490                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1966                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.46                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2200                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   280.203636                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   178.183891                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   285.230205                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          744     33.82%     33.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          611     27.77%     61.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          272     12.36%     73.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          171      7.77%     81.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           94      4.27%     86.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           69      3.14%     89.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           52      2.36%     91.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           37      1.68%     93.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          150      6.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2200                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                459520                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             159296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              216.653697                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               75.104603                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.28                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         6882960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3628020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       22126860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5079060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 167182080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    556779420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    345592800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1107271200                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.054316                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    893053000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     70720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1157215500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         8917860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4720980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       29138340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       7913520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 167182080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    557428650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    345046080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1120347510                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   528.219512                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    891401000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     70720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1158867500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80651                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1042981                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  647489                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1166                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1528966                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                777321                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10926846                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1389                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 230961                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  56820                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 387829                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31440                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14798760                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29466843                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18423563                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    253083                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9882040                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4916714                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1216448                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       911645                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           911645                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       911645                       # number of overall hits
system.cpu.icache.overall_hits::total          911645                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7234                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7234                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7234                       # number of overall misses
system.cpu.icache.overall_misses::total          7234                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    278873499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    278873499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    278873499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    278873499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       918879                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       918879                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       918879                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       918879                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007873                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007873                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007873                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007873                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38550.386923                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38550.386923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38550.386923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38550.386923                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1034                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.625000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5500                       # number of writebacks
system.cpu.icache.writebacks::total              5500                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1221                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1221                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1221                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1221                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6013                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6013                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6013                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6013                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    218438499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    218438499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    218438499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    218438499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006544                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006544                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006544                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006544                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36327.706469                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36327.706469                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36327.706469                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36327.706469                       # average overall mshr miss latency
system.cpu.icache.replacements                   5500                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       911645                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          911645                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7234                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7234                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    278873499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    278873499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       918879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       918879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007873                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007873                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38550.386923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38550.386923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1221                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1221                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6013                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6013                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    218438499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    218438499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36327.706469                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36327.706469                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.058631                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              917657                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6012                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            152.637558                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.058631                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988396                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988396                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3681528                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3681528                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82950                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  425615                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  970                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 360                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 256263                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  594                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    261                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1081917                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      485184                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           361                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           256                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      919695                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           972                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   916040                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1401383                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1387796                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                292704                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80651                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               695172                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4112                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11233826                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 18776                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13456147                       # The number of ROB reads
system.cpu.rob.writes                        20984387                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1278517                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1278517                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1286229                       # number of overall hits
system.cpu.dcache.overall_hits::total         1286229                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        74851                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          74851                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        75517                       # number of overall misses
system.cpu.dcache.overall_misses::total         75517                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1498187495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1498187495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1498187495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1498187495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1353368                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1353368                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1361746                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1361746                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.055307                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.055307                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.055456                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.055456                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20015.597587                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20015.597587                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19839.075903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19839.075903                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9434                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           26                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               333                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.330330                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19443                       # number of writebacks
system.cpu.dcache.writebacks::total             19443                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        51583                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51583                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        51583                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51583                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        23268                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23268                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        23702                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23702                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    635764496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    635764496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    647050996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    647050996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017193                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017193                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017406                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017406                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27323.555785                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27323.555785                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27299.426040                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27299.426040                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23190                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       924048                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          924048                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        65459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         65459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1142538000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1142538000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       989507                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       989507                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.066153                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.066153                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17454.253808                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17454.253808                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51578                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51578                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13881                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13881                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    289696000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    289696000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20869.966141                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20869.966141                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       354469                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         354469                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         9392                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9392                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    355649495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    355649495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363861                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363861                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37867.280132                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37867.280132                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9387                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9387                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    346068496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    346068496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025798                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025798                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36866.783424                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36866.783424                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7712                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7712                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          666                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          666                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8378                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8378                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.079494                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.079494                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          434                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          434                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11286500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11286500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.051802                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.051802                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 26005.760369                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26005.760369                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.021721                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1309931                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23702                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.266686                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.021721                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974652                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974652                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          420                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5470686                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5470686                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2120988500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2120988500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1377805                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1203670                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80830                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               745525                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  739025                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.128131                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   41029                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           15434                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11097                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4337                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          760                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3226240                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77597                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3626972                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.940762                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.631650                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1623199     44.75%     44.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          650972     17.95%     62.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          307700      8.48%     71.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          324668      8.95%     80.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          152128      4.19%     84.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           69167      1.91%     86.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           49653      1.37%     87.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49431      1.36%     88.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          400054     11.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3626972                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826700                       # Number of instructions committed
system.cpu.commit.opsCommitted                7039090                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156062                       # Number of memory references committed
system.cpu.commit.loads                        792905                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810799                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6819390                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29685                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138407      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5099514     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20130      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765147     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343560      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7039090                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        400054                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826700                       # Number of Instructions committed
system.cpu.thread0.numOps                     7039090                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1096279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6654968                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1377805                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             791151                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2891817                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  169264                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  908                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4871                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    918880                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29805                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4078574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.906014                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.440236                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2129820     52.22%     52.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    85019      2.08%     54.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   150735      3.70%     58.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   165559      4.06%     62.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122249      3.00%     65.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151839      3.72%     68.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   138172      3.39%     72.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   189445      4.64%     76.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   945736     23.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4078574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.324802                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.568836                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
