// Seed: 3890383081
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0
    , id_3,
    input id_1,
    input id_2
    , id_4
);
  assign id_4 = {id_0, 1 != 1, 1'd0 < id_4, id_1, (1)} - id_4;
endmodule
