\hypertarget{union__hw__sim__sopt2}{}\section{\+\_\+hw\+\_\+sim\+\_\+sopt2 Union Reference}
\label{union__hw__sim__sopt2}\index{\+\_\+hw\+\_\+sim\+\_\+sopt2@{\+\_\+hw\+\_\+sim\+\_\+sopt2}}


H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+O\+P\+T2 -\/ System Options Register 2 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sim.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields}{\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sim__sopt2_a0dd841dbc28a3c8e491cc64645d7e977}{}\label{union__hw__sim__sopt2_a0dd841dbc28a3c8e491cc64645d7e977}

\item 
struct \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields}{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sim__sopt2_a182ab302db2a24c12d56e6d37fbebca0}{}\label{union__hw__sim__sopt2_a182ab302db2a24c12d56e6d37fbebca0}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+O\+P\+T2 -\/ System Options Register 2 (RW) 

Reset value\+: 0x00001000U

S\+O\+P\+T2 contains the controls for selecting many of the module clock source options on this device. See the Clock Distribution chapter for more information including clocking diagrams and definitions of device clocks. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
