{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592933663555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592933663563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 23 14:34:23 2020 " "Processing started: Tue Jun 23 14:34:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592933663563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592933663563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off logica_combinatoria -c logica_combinatoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off logica_combinatoria -c logica_combinatoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592933663563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592933664346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592933664346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_combinatoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_combinatoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquina-BEHAVIOR " "Found design unit 1: maquina-BEHAVIOR" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592933680165 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquina " "Found entity 1: maquina" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592933680165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592933680165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquina123-BEHAVIOR " "Found design unit 1: maquina123-BEHAVIOR" {  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/maquina.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592933680167 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquina123 " "Found entity 1: maquina123" {  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/maquina.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592933680167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592933680167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maquina " "Elaborating entity \"maquina\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592933680202 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_fstate logica_combinatoria.vhd(45) " "VHDL Process Statement warning at logica_combinatoria.vhd(45): inferring latch(es) for signal or variable \"reg_fstate\", which holds its previous value in one or more paths through the process" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1592933680222 "|maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.AmA_AmB logica_combinatoria.vhd(45) " "Inferred latch for \"reg_fstate.AmA_AmB\" at logica_combinatoria.vhd(45)" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592933680223 "|maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.Apagado logica_combinatoria.vhd(45) " "Inferred latch for \"reg_fstate.Apagado\" at logica_combinatoria.vhd(45)" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592933680224 "|maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.VmA_VmB logica_combinatoria.vhd(45) " "Inferred latch for \"reg_fstate.VmA_VmB\" at logica_combinatoria.vhd(45)" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592933680224 "|maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.VmA_AmB logica_combinatoria.vhd(45) " "Inferred latch for \"reg_fstate.VmA_AmB\" at logica_combinatoria.vhd(45)" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592933680224 "|maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.AmA_VmB logica_combinatoria.vhd(45) " "Inferred latch for \"reg_fstate.AmA_VmB\" at logica_combinatoria.vhd(45)" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592933680224 "|maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.VmA_VdB logica_combinatoria.vhd(45) " "Inferred latch for \"reg_fstate.VmA_VdB\" at logica_combinatoria.vhd(45)" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592933680224 "|maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.VdA_Vmb logica_combinatoria.vhd(45) " "Inferred latch for \"reg_fstate.VdA_Vmb\" at logica_combinatoria.vhd(45)" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592933680224 "|maquina"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_fstate.AmA_VmB_307 " "Latch reg_fstate.AmA_VmB_307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA noturno " "Ports D and ENA on the latch are fed by the same signal noturno" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592933681151 ""}  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592933681151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_fstate.VmA_AmB_286 " "Latch reg_fstate.VmA_AmB_286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fstate.VmA_VdB " "Ports D and ENA on the latch are fed by the same signal fstate.VmA_VdB" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592933681151 ""}  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592933681151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_fstate.AmA_AmB_223 " "Latch reg_fstate.AmA_AmB_223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA noturno " "Ports D and ENA on the latch are fed by the same signal noturno" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592933681152 ""}  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592933681152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_fstate.VmA_VdB_328 " "Latch reg_fstate.VmA_VdB_328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fstate.VmA_VdB " "Ports D and ENA on the latch are fed by the same signal fstate.VmA_VdB" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592933681152 ""}  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592933681152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_fstate.VmA_VmB_265 " "Latch reg_fstate.VmA_VmB_265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA noturno " "Ports D and ENA on the latch are fed by the same signal noturno" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592933681152 ""}  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592933681152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_fstate.Apagado_244 " "Latch reg_fstate.Apagado_244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA noturno " "Ports D and ENA on the latch are fed by the same signal noturno" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592933681152 ""}  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592933681152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_fstate.VdA_Vmb_349 " "Latch reg_fstate.VdA_Vmb_349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA noturno " "Ports D and ENA on the latch are fed by the same signal noturno" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592933681152 ""}  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/2/logica_combinatoria.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592933681152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592933681359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592933682264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592933682264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592933682551 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592933682551 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592933682551 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592933682551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592933682603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 23 14:34:42 2020 " "Processing ended: Tue Jun 23 14:34:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592933682603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592933682603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592933682603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592933682603 ""}
