Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar  6 14:50:59 2024
| Host         : LAPTOP-59TOG2H2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file graycode_timing_summary_routed.rpt -pb graycode_timing_summary_routed.pb -rpx graycode_timing_summary_routed.rpx -warn_on_violation
| Design       : graycode
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.054ns  (logic 5.212ns (37.088%)  route 8.842ns (62.912%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  A_IBUF[3]_inst/O
                         net (fo=2, routed)           6.991     8.507    B_OBUF[3]
    SLICE_X113Y104       LUT2 (Prop_lut2_I0_O)        0.124     8.631 r  B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.851    10.482    B_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    14.054 r  B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.054    B[2]
    N16                                                               r  B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.002ns  (logic 5.412ns (38.654%)  route 8.590ns (61.346%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    Y8                   IBUF (Prop_ibuf_I_O)         1.529     1.529 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           6.926     8.455    A_IBUF[1]
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.152     8.607 r  B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.664    10.270    B_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.732    14.002 r  B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.002    B[0]
    R14                                                               r  B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.808ns  (logic 5.210ns (37.732%)  route 8.598ns (62.268%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    Y8                   IBUF (Prop_ibuf_I_O)         1.529     1.529 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           6.926     8.455    A_IBUF[1]
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672    10.251    B_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    13.808 r  B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.808    B[1]
    P14                                                               r  B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.491ns  (logic 5.097ns (37.781%)  route 8.394ns (62.219%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  A_IBUF[3]_inst/O
                         net (fo=2, routed)           8.394     9.910    B_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    13.491 r  B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.491    B[3]
    M14                                                               r  B[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.005ns  (logic 1.563ns (52.016%)  route 1.442ns (47.984%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           1.036     1.281    A_IBUF[2]
    SLICE_X113Y104       LUT2 (Prop_lut2_I1_O)        0.045     1.326 r  B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.406     1.732    B_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.005 r  B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.005    B[2]
    N16                                                               r  B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.135ns  (logic 1.548ns (49.387%)  route 1.586ns (50.613%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           1.259     1.504    A_IBUF[2]
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.045     1.549 r  B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.877    B_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.135 r  B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.135    B[1]
    P14                                                               r  B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.237ns  (logic 1.575ns (48.642%)  route 1.663ns (51.358%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    C20                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  A_IBUF[0]_inst/O
                         net (fo=1, routed)           1.328     1.568    A_IBUF[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.042     1.610 r  B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.945    B_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.293     3.237 r  B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.237    B[0]
    R14                                                               r  B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.039ns  (logic 1.565ns (31.056%)  route 3.474ns (68.944%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W9                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  A_IBUF[3]_inst/O
                         net (fo=2, routed)           3.474     3.758    B_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     5.039 r  B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.039    B[3]
    M14                                                               r  B[3] (OUT)
  -------------------------------------------------------------------    -------------------





