###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon Apr 12 18:26:59 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[10]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.114
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.253 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.251 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.211 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |               | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.208 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.052 | 0.054 |  -0.039 |   -0.154 | 
     | sb_wide/out_2_1_id1_reg_10_            |               | DFQD2BWP40       | 0.052 | 0.000 |  -0.039 |   -0.153 | 
     | sb_wide/out_2_1_id1_reg_10_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.016 | 0.080 |   0.041 |   -0.073 | 
     | sb_wide/U862                           |               | AO22D2BWP40      | 0.016 | 0.000 |   0.041 |   -0.073 | 
     | sb_wide/U862                           | A2 ^ -> Z ^   | AO22D2BWP40      | 0.020 | 0.034 |   0.075 |   -0.039 | 
     | sb_wide                                | out_2_1[10] ^ | sb_unq1          |       |       |   0.075 |   -0.039 | 
     | FE_OCPC267_out_BUS16_S2_T1_10          |               | CKBD10BWP40      | 0.020 | 0.000 |   0.075 |   -0.039 | 
     | FE_OCPC267_out_BUS16_S2_T1_10          | I ^ -> Z ^    | CKBD10BWP40      | 0.041 | 0.036 |   0.111 |   -0.003 | 
     |                                        |               | pe_tile_new_unq1 | 0.041 | 0.003 |   0.114 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[12]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.115
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.254 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.252 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.211 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |               | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.209 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.052 | 0.054 |  -0.039 |   -0.154 | 
     | sb_wide/out_2_1_id1_reg_12_            |               | DFQD2BWP40       | 0.052 | 0.000 |  -0.039 |   -0.154 | 
     | sb_wide/out_2_1_id1_reg_12_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.017 | 0.081 |   0.042 |   -0.073 | 
     | sb_wide/U813                           |               | AO22D2BWP40      | 0.017 | 0.000 |   0.042 |   -0.073 | 
     | sb_wide/U813                           | A2 ^ -> Z ^   | AO22D2BWP40      | 0.019 | 0.033 |   0.075 |   -0.040 | 
     | sb_wide                                | out_2_1[12] ^ | sb_unq1          |       |       |   0.075 |   -0.040 | 
     | FE_OCPC265_out_BUS16_S2_T1_12          |               | CKBD10BWP40      | 0.019 | 0.000 |   0.075 |   -0.040 | 
     | FE_OCPC265_out_BUS16_S2_T1_12          | I ^ -> Z ^    | CKBD10BWP40      | 0.041 | 0.036 |   0.111 |   -0.004 | 
     |                                        |               | pe_tile_new_unq1 | 0.042 | 0.004 |   0.115 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[6]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.118
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.257 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.255 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.214 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |              | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.212 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.052 | 0.054 |  -0.039 |   -0.157 | 
     | sb_wide/out_2_1_id1_reg_6_             |              | DFQD2BWP40       | 0.052 | 0.001 |  -0.039 |   -0.157 | 
     | sb_wide/out_2_1_id1_reg_6_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.018 | 0.082 |   0.043 |   -0.075 | 
     | sb_wide/U887                           |              | AO22D2BWP40      | 0.018 | 0.000 |   0.043 |   -0.075 | 
     | sb_wide/U887                           | A2 ^ -> Z ^  | AO22D2BWP40      | 0.021 | 0.035 |   0.078 |   -0.040 | 
     | sb_wide                                | out_2_1[6] ^ | sb_unq1          |       |       |   0.078 |   -0.040 | 
     | FE_OCPC270_out_BUS16_S2_T1_6           |              | CKBD10BWP40      | 0.021 | 0.000 |   0.078 |   -0.040 | 
     | FE_OCPC270_out_BUS16_S2_T1_6           | I ^ -> Z ^   | CKBD10BWP40      | 0.040 | 0.037 |   0.115 |   -0.003 | 
     |                                        |              | pe_tile_new_unq1 | 0.041 | 0.003 |   0.118 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[15]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.120
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.257 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.219 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |               | CKLNQD3BWP40     | 0.034 | 0.005 |  -0.094 |   -0.214 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.052 | 0.052 |  -0.041 |   -0.161 | 
     | sb_wide/out_0_3_id1_reg_15_            |               | DFQD2BWP40       | 0.052 | 0.001 |  -0.041 |   -0.161 | 
     | sb_wide/out_0_3_id1_reg_15_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.021 | 0.084 |   0.043 |   -0.077 | 
     | sb_wide/U394                           |               | AO22D4BWP40      | 0.021 | 0.000 |   0.043 |   -0.077 | 
     | sb_wide/U394                           | A2 ^ -> Z ^   | AO22D4BWP40      | 0.105 | 0.070 |   0.113 |   -0.007 | 
     | sb_wide                                | out_0_3[15] ^ | sb_unq1          |       |       |   0.120 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.106 | 0.007 |   0.120 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[9]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.120
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.257 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.219 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |              | CKLNQD3BWP40     | 0.034 | 0.004 |  -0.095 |   -0.215 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.051 |  -0.044 |   -0.164 | 
     | sb_wide/out_2_2_id1_reg_9_             |              | DFQD2BWP40       | 0.050 | 0.000 |  -0.043 |   -0.163 | 
     | sb_wide/out_2_2_id1_reg_9_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.017 | 0.081 |   0.038 |   -0.082 | 
     | sb_wide/U894                           |              | AO22D4BWP40      | 0.017 | 0.000 |   0.038 |   -0.082 | 
     | sb_wide/U894                           | A1 ^ -> Z ^  | AO22D4BWP40      | 0.120 | 0.069 |   0.106 |   -0.014 | 
     | sb_wide                                | out_2_2[9] ^ | sb_unq1          |       |       |   0.120 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.123 | 0.014 |   0.120 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[7]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.121
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.258 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.220 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |              | CKLNQD3BWP40     | 0.034 | 0.004 |  -0.095 |   -0.216 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.051 |  -0.044 |   -0.164 | 
     | sb_wide/out_2_2_id1_reg_7_             |              | DFQD2BWP40       | 0.050 | 0.000 |  -0.043 |   -0.164 | 
     | sb_wide/out_2_2_id1_reg_7_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.018 | 0.081 |   0.038 |   -0.083 | 
     | sb_wide/U776                           |              | AO22D2BWP40      | 0.018 | 0.000 |   0.038 |   -0.083 | 
     | sb_wide/U776                           | A1 ^ -> Z ^  | AO22D2BWP40      | 0.021 | 0.033 |   0.071 |   -0.049 | 
     | sb_wide                                | out_2_2[7] ^ | sb_unq1          |       |       |   0.071 |   -0.049 | 
     | FE_OCPC241_out_BUS16_S2_T2_7           |              | CKBD10BWP40      | 0.021 | 0.000 |   0.071 |   -0.049 | 
     | FE_OCPC241_out_BUS16_S2_T2_7           | I ^ -> Z ^   | CKBD10BWP40      | 0.053 | 0.034 |   0.105 |   -0.015 | 
     |                                        |              | pe_tile_new_unq1 | 0.061 | 0.015 |   0.121 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[11]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.121
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.258 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.220 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |               | CKLNQD3BWP40     | 0.034 | 0.005 |  -0.094 |   -0.214 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.052 | 0.052 |  -0.041 |   -0.162 | 
     | sb_wide/out_0_3_id1_reg_11_            |               | DFQD2BWP40       | 0.052 | 0.001 |  -0.041 |   -0.162 | 
     | sb_wide/out_0_3_id1_reg_11_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.024 | 0.085 |   0.045 |   -0.076 | 
     | sb_wide/U1044                          |               | AO22D4BWP40      | 0.024 | 0.000 |   0.045 |   -0.076 | 
     | sb_wide/U1044                          | A2 ^ -> Z ^   | AO22D4BWP40      | 0.101 | 0.070 |   0.114 |   -0.006 | 
     | sb_wide                                | out_0_3[11] ^ | sb_unq1          |       |       |   0.121 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.102 | 0.006 |   0.121 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[15]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.121
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.260 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.258 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.218 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |               | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.215 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.052 | 0.054 |  -0.039 |   -0.160 | 
     | sb_wide/out_2_1_id1_reg_15_            |               | DFQD2BWP40       | 0.052 | 0.000 |  -0.039 |   -0.160 | 
     | sb_wide/out_2_1_id1_reg_15_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.018 | 0.081 |   0.042 |   -0.079 | 
     | sb_wide/U805                           |               | AO22D2BWP40      | 0.018 | 0.000 |   0.042 |   -0.079 | 
     | sb_wide/U805                           | A2 ^ -> Z ^   | AO22D2BWP40      | 0.025 | 0.038 |   0.080 |   -0.041 | 
     | sb_wide                                | out_2_1[15] ^ | sb_unq1          |       |       |   0.080 |   -0.041 | 
     | FE_OCPC17_out_BUS16_S2_T1_15           |               | CKBD10BWP40      | 0.025 | 0.000 |   0.080 |   -0.041 | 
     | FE_OCPC17_out_BUS16_S2_T1_15           | I ^ -> Z ^    | CKBD10BWP40      | 0.041 | 0.037 |   0.117 |   -0.004 | 
     |                                        |               | pe_tile_new_unq1 | 0.042 | 0.004 |   0.121 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[2]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.121
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.260 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.258 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.218 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |              | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.215 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.052 | 0.054 |  -0.039 |   -0.161 | 
     | sb_wide/out_2_1_id1_reg_2_             |              | DFQD2BWP40       | 0.052 | 0.001 |  -0.039 |   -0.160 | 
     | sb_wide/out_2_1_id1_reg_2_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.016 | 0.080 |   0.041 |   -0.080 | 
     | sb_wide/U875                           |              | AO22D2BWP40      | 0.016 | 0.000 |   0.041 |   -0.080 | 
     | sb_wide/U875                           | A2 ^ -> Z ^  | AO22D2BWP40      | 0.030 | 0.038 |   0.080 |   -0.042 | 
     | sb_wide                                | out_2_1[2] ^ | sb_unq1          |       |       |   0.080 |   -0.042 | 
     | FE_OCPC19_out_BUS16_S2_T1_2            |              | CKBD10BWP40      | 0.030 | 0.000 |   0.080 |   -0.042 | 
     | FE_OCPC19_out_BUS16_S2_T1_2            | I ^ -> Z ^   | CKBD10BWP40      | 0.040 | 0.039 |   0.118 |   -0.003 | 
     |                                        |              | pe_tile_new_unq1 | 0.040 | 0.003 |   0.121 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[12]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.121
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.258 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.220 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |               | CKLNQD3BWP40     | 0.034 | 0.005 |  -0.094 |   -0.216 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.050 | 0.051 |  -0.043 |   -0.164 | 
     | sb_wide/out_2_3_id1_reg_12_            |               | DFQD2BWP40       | 0.050 | 0.001 |  -0.043 |   -0.164 | 
     | sb_wide/out_2_3_id1_reg_12_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.019 | 0.082 |   0.039 |   -0.082 | 
     | sb_wide/FE_RC_8_0                      |               | AOI22D3BWP40     | 0.019 | 0.000 |   0.039 |   -0.082 | 
     | sb_wide/FE_RC_8_0                      | A1 ^ -> ZN v  | AOI22D3BWP40     | 0.019 | 0.018 |   0.057 |   -0.064 | 
     | sb_wide/FE_RC_56_0                     |               | INVD5BWP40       | 0.019 | 0.000 |   0.057 |   -0.064 | 
     | sb_wide/FE_RC_56_0                     | I v -> ZN ^   | INVD5BWP40       | 0.106 | 0.046 |   0.103 |   -0.018 | 
     | sb_wide                                | out_2_3[12] ^ | sb_unq1          |       |       |   0.121 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.111 | 0.018 |   0.121 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[12]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.121
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.258 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.220 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |               | CKLNQD3BWP40     | 0.034 | 0.004 |  -0.095 |   -0.216 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.050 | 0.051 |  -0.044 |   -0.165 | 
     | sb_wide/out_2_2_id1_reg_12_            |               | DFQD2BWP40       | 0.050 | 0.000 |  -0.043 |   -0.165 | 
     | sb_wide/out_2_2_id1_reg_12_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.018 | 0.082 |   0.038 |   -0.083 | 
     | sb_wide/FE_RC_13_0                     |               | AOI22D3BWP40     | 0.018 | 0.000 |   0.038 |   -0.083 | 
     | sb_wide/FE_RC_13_0                     | A1 ^ -> ZN v  | AOI22D3BWP40     | 0.015 | 0.014 |   0.052 |   -0.069 | 
     | sb_wide/FE_RC_14_0                     |               | INVD2BWP40       | 0.015 | 0.000 |   0.052 |   -0.069 | 
     | sb_wide/FE_RC_14_0                     | I v -> ZN ^   | INVD2BWP40       | 0.020 | 0.016 |   0.069 |   -0.053 | 
     | sb_wide                                | out_2_2[12] ^ | sb_unq1          |       |       |   0.069 |   -0.053 | 
     | FE_OCPC235_out_BUS16_S2_T2_12          |               | CKBD10BWP40      | 0.020 | 0.000 |   0.069 |   -0.053 | 
     | FE_OCPC235_out_BUS16_S2_T2_12          | I ^ -> Z ^    | CKBD10BWP40      | 0.054 | 0.032 |   0.101 |   -0.020 | 
     |                                        |               | pe_tile_new_unq1 | 0.068 | 0.020 |   0.121 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[0]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.122
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.261 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.221 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |              | CKLNQD3BWP40     | 0.034 | 0.004 |  -0.095 |   -0.217 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.051 |  -0.044 |   -0.165 | 
     | sb_wide/out_2_2_id1_reg_0_             |              | DFQD2BWP40       | 0.050 | 0.001 |  -0.043 |   -0.165 | 
     | sb_wide/out_2_2_id1_reg_0_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.020 | 0.083 |   0.040 |   -0.082 | 
     | sb_wide/U920                           |              | AO22D4BWP40      | 0.020 | 0.000 |   0.040 |   -0.082 | 
     | sb_wide/U920                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.120 | 0.070 |   0.109 |   -0.013 | 
     | sb_wide                                | out_2_2[0] ^ | sb_unq1          |       |       |   0.122 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.122 | 0.013 |   0.122 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[14]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.122
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.261 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.259 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.219 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |               | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.216 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.052 | 0.054 |  -0.039 |   -0.162 | 
     | sb_wide/out_2_1_id1_reg_14_            |               | DFQD2BWP40       | 0.052 | 0.000 |  -0.039 |   -0.161 | 
     | sb_wide/out_2_1_id1_reg_14_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.016 | 0.080 |   0.041 |   -0.081 | 
     | sb_wide/U1188                          |               | AO22D2BWP40      | 0.016 | 0.000 |   0.041 |   -0.081 | 
     | sb_wide/U1188                          | A2 ^ -> Z ^   | AO22D2BWP40      | 0.030 | 0.040 |   0.081 |   -0.041 | 
     | sb_wide                                | out_2_1[14] ^ | sb_unq1          |       |       |   0.081 |   -0.041 | 
     | FE_OCPC18_out_BUS16_S2_T1_14           |               | CKBD10BWP40      | 0.030 | 0.000 |   0.081 |   -0.041 | 
     | FE_OCPC18_out_BUS16_S2_T1_14           | I ^ -> Z ^    | CKBD10BWP40      | 0.039 | 0.039 |   0.120 |   -0.002 | 
     |                                        |               | pe_tile_new_unq1 | 0.039 | 0.002 |   0.122 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[5]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.122
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.261 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.221 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |              | CKLNQD3BWP40     | 0.034 | 0.005 |  -0.094 |   -0.216 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.052 | 0.052 |  -0.041 |   -0.164 | 
     | sb_wide/out_0_3_id1_reg_5_             |              | DFQD2BWP40       | 0.052 | 0.000 |  -0.041 |   -0.163 | 
     | sb_wide/out_0_3_id1_reg_5_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.026 | 0.087 |   0.046 |   -0.076 | 
     | sb_wide/U421                           |              | AO22D4BWP40      | 0.026 | 0.000 |   0.046 |   -0.076 | 
     | sb_wide/U421                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.098 | 0.071 |   0.117 |   -0.005 | 
     | sb_wide                                | out_0_3[5] ^ | sb_unq1          |       |       |   0.122 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.098 | 0.005 |   0.122 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[5]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.122
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.261 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.259 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.219 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |              | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.216 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.054 |  -0.040 |   -0.162 | 
     | sb_wide/out_2_0_id1_reg_5_             |              | DFQD2BWP40       | 0.050 | 0.001 |  -0.039 |   -0.162 | 
     | sb_wide/out_2_0_id1_reg_5_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.021 | 0.083 |   0.043 |   -0.079 | 
     | sb_wide/U662                           |              | AO22D4BWP40      | 0.021 | 0.000 |   0.043 |   -0.079 | 
     | sb_wide/U662                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.098 | 0.075 |   0.119 |   -0.004 | 
     | sb_wide                                | out_2_0[5] ^ | sb_unq1          |       |       |   0.122 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.098 | 0.004 |   0.122 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[6]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.123
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.261 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.260 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.219 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |              | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.216 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.054 |  -0.040 |   -0.163 | 
     | sb_wide/out_2_0_id1_reg_6_             |              | DFQD2BWP40       | 0.050 | 0.001 |  -0.039 |   -0.162 | 
     | sb_wide/out_2_0_id1_reg_6_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.021 | 0.083 |   0.043 |   -0.079 | 
     | sb_wide/U659                           |              | AO22D4BWP40      | 0.021 | 0.000 |   0.043 |   -0.079 | 
     | sb_wide/U659                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.099 | 0.076 |   0.119 |   -0.004 | 
     | sb_wide                                | out_2_0[6] ^ | sb_unq1          |       |       |   0.123 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.099 | 0.004 |   0.123 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[13]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.123
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.261 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.222 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch |               | CKLNQD2BWP40     | 0.034 | 0.005 |  -0.094 |   -0.217 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD2BWP40     | 0.060 | 0.053 |  -0.041 |   -0.164 | 
     | sb_wide/out_1_3_id1_reg_13_            |               | DFQD2BWP40       | 0.060 | 0.001 |  -0.041 |   -0.163 | 
     | sb_wide/out_1_3_id1_reg_13_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.016 | 0.082 |   0.042 |   -0.081 | 
     | sb_wide/U1294                          |               | AO22D2BWP40      | 0.016 | 0.000 |   0.042 |   -0.081 | 
     | sb_wide/U1294                          | A2 ^ -> Z ^   | AO22D2BWP40      | 0.021 | 0.034 |   0.076 |   -0.047 | 
     | sb_wide                                | out_1_3[13] ^ | sb_unq1          |       |       |   0.076 |   -0.047 | 
     | FE_OCPC233_out_BUS16_S1_T3_13          |               | CKBD10BWP40      | 0.021 | 0.000 |   0.076 |   -0.047 | 
     | FE_OCPC233_out_BUS16_S1_T3_13          | I ^ -> Z ^    | CKBD10BWP40      | 0.050 | 0.035 |   0.111 |   -0.012 | 
     |                                        |               | pe_tile_new_unq1 | 0.055 | 0.012 |   0.123 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.123
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +-------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |              |                  |       |       |  Time   |   Time   | 
     |--------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.262 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.260 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.222 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40       | 0.034 | 0.004 |  -0.095 |   -0.217 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40       | 0.070 | 0.052 |  -0.043 |   -0.165 | 
     | sb_1b/out_3_1_id1_reg_0_ |              | EDFQD1BWP40      | 0.070 | 0.003 |  -0.039 |   -0.162 | 
     | sb_1b/out_3_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40      | 0.029 | 0.101 |   0.062 |   -0.061 | 
     | sb_1b/U66                |              | IOA21D4BWP40     | 0.029 | 0.000 |   0.062 |   -0.061 | 
     | sb_1b/U66                | A2 ^ -> ZN ^ | IOA21D4BWP40     | 0.067 | 0.055 |   0.117 |   -0.006 | 
     | sb_1b                    | out_3_1[0] ^ | sb_unq2          |       |       |   0.123 |    0.000 | 
     |                          |              | pe_tile_new_unq1 | 0.068 | 0.006 |   0.123 |    0.000 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[8]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.123
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.262 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.260 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.219 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |              | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.216 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.054 |  -0.040 |   -0.163 | 
     | sb_wide/out_2_0_id1_reg_8_             |              | DFQD2BWP40       | 0.050 | 0.001 |  -0.039 |   -0.162 | 
     | sb_wide/out_2_0_id1_reg_8_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.022 | 0.084 |   0.045 |   -0.078 | 
     | sb_wide/U679                           |              | AO22D4BWP40      | 0.022 | 0.000 |   0.045 |   -0.078 | 
     | sb_wide/U679                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.099 | 0.074 |   0.119 |   -0.004 | 
     | sb_wide                                | out_2_0[8] ^ | sb_unq1          |       |       |   0.123 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.099 | 0.004 |   0.123 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[9]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.123
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.262 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.222 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |              | CKLNQD3BWP40     | 0.034 | 0.005 |  -0.094 |   -0.217 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.052 | 0.052 |  -0.041 |   -0.164 | 
     | sb_wide/out_0_3_id1_reg_9_             |              | DFQD2BWP40       | 0.052 | 0.001 |  -0.041 |   -0.164 | 
     | sb_wide/out_0_3_id1_reg_9_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.026 | 0.087 |   0.046 |   -0.077 | 
     | sb_wide/U406                           |              | AO22D4BWP40      | 0.026 | 0.000 |   0.046 |   -0.077 | 
     | sb_wide/U406                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.101 | 0.070 |   0.117 |   -0.006 | 
     | sb_wide                                | out_0_3[9] ^ | sb_unq1          |       |       |   0.123 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.101 | 0.006 |   0.123 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[1]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.123
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.262 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.222 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |              | CKLNQD3BWP40     | 0.034 | 0.005 |  -0.094 |   -0.217 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.052 | 0.052 |  -0.041 |   -0.164 | 
     | sb_wide/out_0_3_id1_reg_1_             |              | DFQD2BWP40       | 0.052 | 0.000 |  -0.041 |   -0.164 | 
     | sb_wide/out_0_3_id1_reg_1_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.025 | 0.085 |   0.044 |   -0.079 | 
     | sb_wide/U450                           |              | AO22D4BWP40      | 0.025 | 0.000 |   0.044 |   -0.079 | 
     | sb_wide/U450                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.095 | 0.074 |   0.118 |   -0.005 | 
     | sb_wide                                | out_0_3[1] ^ | sb_unq1          |       |       |   0.123 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.096 | 0.005 |   0.123 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[11]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.123
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.262 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.222 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |               | CKLNQD3BWP40     | 0.034 | 0.005 |  -0.094 |   -0.218 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.050 | 0.051 |  -0.043 |   -0.166 | 
     | sb_wide/out_2_3_id1_reg_11_            |               | DFQD2BWP40       | 0.050 | 0.001 |  -0.043 |   -0.166 | 
     | sb_wide/out_2_3_id1_reg_11_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.017 | 0.081 |   0.038 |   -0.085 | 
     | sb_wide/U1396                          |               | AO22D4BWP40      | 0.017 | 0.000 |   0.038 |   -0.085 | 
     | sb_wide/U1396                          | A2 ^ -> Z ^   | AO22D4BWP40      | 0.133 | 0.066 |   0.104 |   -0.019 | 
     | sb_wide                                | out_2_3[11] ^ | sb_unq1          |       |       |   0.123 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.137 | 0.019 |   0.123 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[10]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.123
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.262 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.222 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |               | CKLNQD3BWP40     | 0.034 | 0.005 |  -0.094 |   -0.218 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.050 | 0.051 |  -0.043 |   -0.166 | 
     | sb_wide/out_2_3_id1_reg_10_            |               | DFQD2BWP40       | 0.050 | 0.001 |  -0.043 |   -0.166 | 
     | sb_wide/out_2_3_id1_reg_10_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.017 | 0.081 |   0.038 |   -0.085 | 
     | sb_wide/U1390                          |               | AO22D4BWP40      | 0.017 | 0.000 |   0.038 |   -0.085 | 
     | sb_wide/U1390                          | A2 ^ -> Z ^   | AO22D4BWP40      | 0.127 | 0.069 |   0.107 |   -0.016 | 
     | sb_wide                                | out_2_3[10] ^ | sb_unq1          |       |       |   0.123 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.131 | 0.016 |   0.123 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[11]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.123
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.262 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.222 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |               | CKLNQD3BWP40     | 0.034 | 0.004 |  -0.095 |   -0.218 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.050 | 0.051 |  -0.044 |   -0.167 | 
     | sb_wide/out_2_2_id1_reg_11_            |               | DFQD2BWP40       | 0.050 | 0.000 |  -0.043 |   -0.167 | 
     | sb_wide/out_2_2_id1_reg_11_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.018 | 0.081 |   0.038 |   -0.085 | 
     | sb_wide/U901                           |               | AO22D4BWP40      | 0.018 | 0.000 |   0.038 |   -0.085 | 
     | sb_wide/U901                           | A1 ^ -> Z ^   | AO22D4BWP40      | 0.125 | 0.072 |   0.110 |   -0.013 | 
     | sb_wide                                | out_2_2[11] ^ | sb_unq1          |       |       |   0.123 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.128 | 0.013 |   0.123 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[11]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.124
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.262 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.261 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.220 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |               | CKLNQD3BWP40     | 0.049 | 0.009 |  -0.087 |   -0.211 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.052 | 0.055 |  -0.032 |   -0.156 | 
     | sb_wide/out_3_1_id1_reg_11_            |               | DFQD2BWP40       | 0.052 | 0.001 |  -0.032 |   -0.155 | 
     | sb_wide/out_3_1_id1_reg_11_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.019 | 0.082 |   0.050 |   -0.073 | 
     | sb_wide/U1064                          |               | AO22D2BWP40      | 0.019 | 0.000 |   0.050 |   -0.073 | 
     | sb_wide/U1064                          | A2 ^ -> Z ^   | AO22D2BWP40      | 0.020 | 0.034 |   0.085 |   -0.039 | 
     | sb_wide                                | out_3_1[11] ^ | sb_unq1          |       |       |   0.085 |   -0.039 | 
     | FE_OCPC16_out_BUS16_S3_T1_11           |               | CKBD10BWP40      | 0.020 | 0.000 |   0.085 |   -0.039 | 
     | FE_OCPC16_out_BUS16_S3_T1_11           | I ^ -> Z ^    | CKBD10BWP40      | 0.040 | 0.036 |   0.121 |   -0.003 | 
     |                                        |               | pe_tile_new_unq1 | 0.040 | 0.003 |   0.124 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[7]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.124
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.262 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.261 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.220 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |              | CKLNQD3BWP40     | 0.049 | 0.012 |  -0.085 |   -0.208 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.049 | 0.054 |  -0.031 |   -0.155 | 
     | sb_wide/out_3_2_id1_reg_7_             |              | DFQD2BWP40       | 0.049 | 0.001 |  -0.030 |   -0.154 | 
     | sb_wide/out_3_2_id1_reg_7_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.018 | 0.082 |   0.051 |   -0.072 | 
     | sb_wide/U964                           |              | AO22D4BWP40      | 0.018 | 0.000 |   0.051 |   -0.072 | 
     | sb_wide/U964                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.087 | 0.071 |   0.122 |   -0.002 | 
     | sb_wide                                | out_3_2[7] ^ | sb_unq1          |       |       |   0.124 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.088 | 0.002 |   0.124 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[5]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.124
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.263 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.261 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.223 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |              | CKLNQD3BWP40     | 0.034 | 0.004 |  -0.095 |   -0.219 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.051 |  -0.044 |   -0.167 | 
     | sb_wide/out_2_2_id1_reg_5_             |              | DFQD2BWP40       | 0.050 | 0.000 |  -0.043 |   -0.167 | 
     | sb_wide/out_2_2_id1_reg_5_             | CP ^ -> Q v  | DFQD2BWP40       | 0.015 | 0.099 |   0.056 |   -0.068 | 
     | sb_wide/U770                           |              | AO22D4BWP40      | 0.015 | 0.000 |   0.056 |   -0.068 | 
     | sb_wide/U770                           | A1 v -> Z v  | AO22D4BWP40      | 0.073 | 0.054 |   0.110 |   -0.014 | 
     | sb_wide                                | out_2_2[5] v | sb_unq1          |       |       |   0.124 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.078 | 0.014 |   0.124 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[10]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.124
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.262 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.261 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.223 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |               | CKLNQD3BWP40     | 0.034 | 0.005 |  -0.094 |   -0.218 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.052 | 0.052 |  -0.041 |   -0.165 | 
     | sb_wide/out_0_3_id1_reg_10_            |               | DFQD2BWP40       | 0.052 | 0.001 |  -0.041 |   -0.165 | 
     | sb_wide/out_0_3_id1_reg_10_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.027 | 0.087 |   0.046 |   -0.077 | 
     | sb_wide/U1000                          |               | AO22D4BWP40      | 0.027 | 0.000 |   0.046 |   -0.077 | 
     | sb_wide/U1000                          | A2 ^ -> Z ^   | AO22D4BWP40      | 0.101 | 0.071 |   0.117 |   -0.006 | 
     | sb_wide                                | out_0_3[10] ^ | sb_unq1          |       |       |   0.124 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.102 | 0.006 |   0.124 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[7]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.124
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.263 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.261 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.220 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |              | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.217 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.054 |  -0.040 |   -0.164 | 
     | sb_wide/out_2_0_id1_reg_7_             |              | DFQD2BWP40       | 0.050 | 0.001 |  -0.039 |   -0.163 | 
     | sb_wide/out_2_0_id1_reg_7_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.023 | 0.085 |   0.046 |   -0.078 | 
     | sb_wide/U656                           |              | AO22D4BWP40      | 0.023 | 0.000 |   0.046 |   -0.078 | 
     | sb_wide/U656                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.099 | 0.075 |   0.120 |   -0.003 | 
     | sb_wide                                | out_2_0[7] ^ | sb_unq1          |       |       |   0.124 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.099 | 0.003 |   0.124 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[6]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.124
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.263 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.261 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.220 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |              | CKLNQD3BWP40     | 0.049 | 0.012 |  -0.085 |   -0.209 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.049 | 0.054 |  -0.031 |   -0.155 | 
     | sb_wide/out_3_2_id1_reg_6_             |              | DFQD2BWP40       | 0.049 | 0.001 |  -0.030 |   -0.154 | 
     | sb_wide/out_3_2_id1_reg_6_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.019 | 0.082 |   0.052 |   -0.072 | 
     | sb_wide/U511                           |              | AO22D4BWP40      | 0.019 | 0.000 |   0.052 |   -0.072 | 
     | sb_wide/U511                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.087 | 0.071 |   0.122 |   -0.002 | 
     | sb_wide                                | out_3_2[6] ^ | sb_unq1          |       |       |   0.124 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.087 | 0.002 |   0.124 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[10]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.124
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.263 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.261 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.221 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |               | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.218 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.050 | 0.054 |  -0.040 |   -0.164 | 
     | sb_wide/out_2_0_id1_reg_10_            |               | DFQD2BWP40       | 0.050 | 0.001 |  -0.039 |   -0.163 | 
     | sb_wide/out_2_0_id1_reg_10_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.023 | 0.083 |   0.044 |   -0.080 | 
     | sb_wide/U716                           |               | AO22D4BWP40      | 0.023 | 0.000 |   0.044 |   -0.080 | 
     | sb_wide/U716                           | A2 ^ -> Z ^   | AO22D4BWP40      | 0.099 | 0.076 |   0.120 |   -0.004 | 
     | sb_wide                                | out_2_0[10] ^ | sb_unq1          |       |       |   0.124 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.099 | 0.004 |   0.124 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[13]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.124
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.263 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.262 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.221 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |               | CKLNQD3BWP40     | 0.049 | 0.012 |  -0.085 |   -0.209 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.049 | 0.054 |  -0.031 |   -0.155 | 
     | sb_wide/out_3_2_id1_reg_13_            |               | DFQD2BWP40       | 0.049 | 0.001 |  -0.030 |   -0.155 | 
     | sb_wide/out_3_2_id1_reg_13_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.018 | 0.082 |   0.051 |   -0.073 | 
     | sb_wide/U1128                          |               | AO22D4BWP40      | 0.018 | 0.000 |   0.051 |   -0.073 | 
     | sb_wide/U1128                          | A2 ^ -> Z ^   | AO22D4BWP40      | 0.089 | 0.071 |   0.122 |   -0.002 | 
     | sb_wide                                | out_3_2[13] ^ | sb_unq1          |       |       |   0.124 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.089 | 0.002 |   0.124 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[4]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.263 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.262 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.221 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |              | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.218 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.054 |  -0.040 |   -0.165 | 
     | sb_wide/out_2_0_id1_reg_4_             |              | DFQD2BWP40       | 0.050 | 0.001 |  -0.039 |   -0.164 | 
     | sb_wide/out_2_0_id1_reg_4_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.022 | 0.084 |   0.044 |   -0.080 | 
     | sb_wide/U665                           |              | AO22D4BWP40      | 0.022 | 0.000 |   0.044 |   -0.080 | 
     | sb_wide/U665                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.100 | 0.076 |   0.121 |   -0.004 | 
     | sb_wide                                | out_2_0[4] ^ | sb_unq1          |       |       |   0.125 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.100 | 0.004 |   0.125 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[13]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.264 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.262 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.224 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |               | CKLNQD3BWP40     | 0.034 | 0.004 |  -0.095 |   -0.220 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.050 | 0.051 |  -0.044 |   -0.168 | 
     | sb_wide/out_2_2_id1_reg_13_            |               | DFQD2BWP40       | 0.050 | 0.000 |  -0.043 |   -0.168 | 
     | sb_wide/out_2_2_id1_reg_13_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.019 | 0.082 |   0.039 |   -0.086 | 
     | sb_wide/U914                           |               | AO22D4BWP40      | 0.019 | 0.000 |   0.039 |   -0.086 | 
     | sb_wide/U914                           | A2 ^ -> Z ^   | AO22D4BWP40      | 0.121 | 0.072 |   0.111 |   -0.014 | 
     | sb_wide                                | out_2_2[13] ^ | sb_unq1          |       |       |   0.125 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.124 | 0.014 |   0.125 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[14]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.264 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.262 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.221 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |               | CKLNQD3BWP40     | 0.049 | 0.009 |  -0.087 |   -0.212 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.052 | 0.055 |  -0.032 |   -0.157 | 
     | sb_wide/out_0_1_id1_reg_14_            |               | DFQD2BWP40       | 0.052 | 0.001 |  -0.032 |   -0.156 | 
     | sb_wide/out_0_1_id1_reg_14_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.016 | 0.080 |   0.049 |   -0.076 | 
     | sb_wide/U1160                          |               | AO22D4BWP40      | 0.016 | 0.000 |   0.049 |   -0.076 | 
     | sb_wide/U1160                          | A2 ^ -> Z ^   | AO22D4BWP40      | 0.107 | 0.067 |   0.116 |   -0.009 | 
     | sb_wide                                | out_0_1[14] ^ | sb_unq1          |       |       |   0.125 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.109 | 0.009 |   0.125 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[7]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.264 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.262 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.224 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |              | CKLNQD3BWP40     | 0.034 | 0.005 |  -0.094 |   -0.219 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.051 |  -0.043 |   -0.168 | 
     | sb_wide/out_2_3_id1_reg_7_             |              | DFQD2BWP40       | 0.050 | 0.001 |  -0.043 |   -0.168 | 
     | sb_wide/out_2_3_id1_reg_7_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.018 | 0.082 |   0.039 |   -0.086 | 
     | sb_wide/U1360                          |              | AO22D4BWP40      | 0.018 | 0.000 |   0.039 |   -0.086 | 
     | sb_wide/U1360                          | A2 ^ -> Z ^  | AO22D4BWP40      | 0.132 | 0.067 |   0.106 |   -0.019 | 
     | sb_wide                                | out_2_3[7] ^ | sb_unq1          |       |       |   0.125 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.137 | 0.019 |   0.125 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[4]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.264 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.262 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.221 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD4BWP40     | 0.049 | 0.012 |  -0.084 |   -0.209 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.041 | 0.051 |  -0.033 |   -0.158 | 
     | sb_wide/out_0_4_id1_reg_4_             |              | DFQD2BWP40       | 0.041 | 0.001 |  -0.032 |   -0.157 | 
     | sb_wide/out_0_4_id1_reg_4_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.020 | 0.081 |   0.048 |   -0.077 | 
     | sb_wide/U140                           |              | AO22D4BWP40      | 0.020 | 0.000 |   0.048 |   -0.077 | 
     | sb_wide/U140                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.109 | 0.067 |   0.115 |   -0.010 | 
     | sb_wide                                | out_0_4[4] ^ | sb_unq1          |       |       |   0.125 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.111 | 0.010 |   0.125 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[10]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.264 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.262 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.222 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |               | CKLNQD3BWP40     | 0.049 | 0.009 |  -0.087 |   -0.213 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.052 | 0.055 |  -0.032 |   -0.158 | 
     | sb_wide/out_3_1_id1_reg_10_            |               | DFQD2BWP40       | 0.052 | 0.000 |  -0.032 |   -0.157 | 
     | sb_wide/out_3_1_id1_reg_10_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.019 | 0.082 |   0.050 |   -0.075 | 
     | sb_wide/U1012                          |               | AO22D4BWP40      | 0.019 | 0.000 |   0.050 |   -0.075 | 
     | sb_wide/U1012                          | A2 ^ -> Z ^   | AO22D4BWP40      | 0.092 | 0.072 |   0.122 |   -0.003 | 
     | sb_wide                                | out_3_1[10] ^ | sb_unq1          |       |       |   0.125 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.092 | 0.003 |   0.125 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[3]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.264 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.262 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.222 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |              | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.219 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.054 |  -0.040 |   -0.165 | 
     | sb_wide/out_2_0_id1_reg_3_             |              | DFQD2BWP40       | 0.050 | 0.000 |  -0.040 |   -0.165 | 
     | sb_wide/out_2_0_id1_reg_3_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.020 | 0.082 |   0.043 |   -0.083 | 
     | sb_wide/U653                           |              | AO22D4BWP40      | 0.020 | 0.000 |   0.043 |   -0.083 | 
     | sb_wide/U653                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.105 | 0.077 |   0.119 |   -0.006 | 
     | sb_wide                                | out_2_0[3] ^ | sb_unq1          |       |       |   0.125 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.105 | 0.006 |   0.125 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[8]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.264 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.262 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.224 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |              | CKLNQD3BWP40     | 0.034 | 0.004 |  -0.095 |   -0.220 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.051 |  -0.044 |   -0.169 | 
     | sb_wide/out_2_2_id1_reg_8_             |              | DFQD2BWP40       | 0.050 | 0.000 |  -0.043 |   -0.169 | 
     | sb_wide/out_2_2_id1_reg_8_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.021 | 0.083 |   0.040 |   -0.085 | 
     | sb_wide/U753                           |              | AO22D4BWP40      | 0.021 | 0.000 |   0.040 |   -0.085 | 
     | sb_wide/U753                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.121 | 0.073 |   0.113 |   -0.013 | 
     | sb_wide                                | out_2_2[8] ^ | sb_unq1          |       |       |   0.125 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.123 | 0.013 |   0.125 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[10]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.264 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40      | 0.044 | 0.002 |  -0.137 |   -0.262 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40      | 0.033 | 0.038 |  -0.099 |   -0.225 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |               | CKLNQD3BWP40     | 0.034 | 0.004 |  -0.095 |   -0.220 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.050 | 0.051 |  -0.044 |   -0.169 | 
     | sb_wide/out_2_2_id1_reg_10_            |               | DFQD2BWP40       | 0.050 | 0.000 |  -0.043 |   -0.169 | 
     | sb_wide/out_2_2_id1_reg_10_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.019 | 0.082 |   0.038 |   -0.087 | 
     | sb_wide/U907                           |               | AO22D4BWP40      | 0.019 | 0.000 |   0.038 |   -0.087 | 
     | sb_wide/U907                           | A2 ^ -> Z ^   | AO22D4BWP40      | 0.120 | 0.074 |   0.112 |   -0.013 | 
     | sb_wide                                | out_2_2[10] ^ | sb_unq1          |       |       |   0.126 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.122 | 0.013 |   0.126 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[14]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.264 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.263 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.222 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD4BWP40     | 0.049 | 0.012 |  -0.084 |   -0.210 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.041 | 0.051 |  -0.033 |   -0.159 | 
     | sb_wide/out_0_4_id1_reg_14_            |               | DFQD2BWP40       | 0.041 | 0.001 |  -0.032 |   -0.158 | 
     | sb_wide/out_0_4_id1_reg_14_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.020 | 0.081 |   0.048 |   -0.077 | 
     | sb_wide/U1156                          |               | AO22D4BWP40      | 0.020 | 0.000 |   0.048 |   -0.077 | 
     | sb_wide/U1156                          | A2 ^ -> Z ^   | AO22D4BWP40      | 0.110 | 0.068 |   0.116 |   -0.010 | 
     | sb_wide                                | out_0_4[14] ^ | sb_unq1          |       |       |   0.126 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.112 | 0.010 |   0.126 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[9]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.264 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.263 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.222 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |              | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.219 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.054 |  -0.040 |   -0.166 | 
     | sb_wide/out_2_0_id1_reg_9_             |              | DFQD2BWP40       | 0.050 | 0.001 |  -0.039 |   -0.165 | 
     | sb_wide/out_2_0_id1_reg_9_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.020 | 0.083 |   0.044 |   -0.082 | 
     | sb_wide/U675                           |              | AO22D4BWP40      | 0.020 | 0.000 |   0.044 |   -0.082 | 
     | sb_wide/U675                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.103 | 0.076 |   0.120 |   -0.006 | 
     | sb_wide                                | out_2_0[9] ^ | sb_unq1          |       |       |   0.126 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.104 | 0.006 |   0.126 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.265 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.263 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.223 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |              | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.093 |   -0.220 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.051 | 0.054 |  -0.039 |   -0.165 | 
     | sb_wide/out_3_0_id1_reg_7_             |              | DFQD2BWP40       | 0.051 | 0.000 |  -0.039 |   -0.165 | 
     | sb_wide/out_3_0_id1_reg_7_             | CP ^ -> Q v  | DFQD2BWP40       | 0.013 | 0.097 |   0.059 |   -0.068 | 
     | sb_wide/FE_RC_4_0                      |              | AOI22D2BWP40     | 0.013 | 0.000 |   0.059 |   -0.068 | 
     | sb_wide/FE_RC_4_0                      | A1 v -> ZN ^ | AOI22D2BWP40     | 0.025 | 0.020 |   0.078 |   -0.048 | 
     | sb_wide/FE_RC_46_0                     |              | INVD3BWP40       | 0.025 | 0.000 |   0.078 |   -0.048 | 
     | sb_wide/FE_RC_46_0                     | I ^ -> ZN v  | INVD3BWP40       | 0.063 | 0.046 |   0.124 |   -0.002 | 
     | sb_wide                                | out_3_0[7] v | sb_unq1          |       |       |   0.126 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.063 | 0.002 |   0.126 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[13]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.265 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.263 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.223 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |               | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.220 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.050 | 0.054 |  -0.040 |   -0.166 | 
     | sb_wide/out_2_0_id1_reg_13_            |               | DFQD2BWP40       | 0.050 | 0.001 |  -0.039 |   -0.166 | 
     | sb_wide/out_2_0_id1_reg_13_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.023 | 0.085 |   0.045 |   -0.081 | 
     | sb_wide/U723                           |               | AO22D4BWP40      | 0.023 | 0.000 |   0.045 |   -0.081 | 
     | sb_wide/U723                           | A2 ^ -> Z ^   | AO22D4BWP40      | 0.100 | 0.076 |   0.122 |   -0.004 | 
     | sb_wide                                | out_2_0[13] ^ | sb_unq1          |       |       |   0.126 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.100 | 0.004 |   0.126 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[5]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.265 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.263 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.223 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD4BWP40     | 0.049 | 0.012 |  -0.084 |   -0.210 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.041 | 0.051 |  -0.033 |   -0.159 | 
     | sb_wide/out_0_4_id1_reg_5_             |              | DFQD2BWP40       | 0.041 | 0.001 |  -0.032 |   -0.158 | 
     | sb_wide/out_0_4_id1_reg_5_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.020 | 0.081 |   0.048 |   -0.078 | 
     | sb_wide/U101                           |              | AO22D4BWP40      | 0.020 | 0.000 |   0.048 |   -0.078 | 
     | sb_wide/U101                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.108 | 0.068 |   0.117 |   -0.009 | 
     | sb_wide                                | out_0_4[5] ^ | sb_unq1          |       |       |   0.126 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.110 | 0.009 |   0.126 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[8]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.265 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.263 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.223 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |              | CKLNQD3BWP40     | 0.049 | 0.012 |  -0.085 |   -0.211 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.049 | 0.054 |  -0.031 |   -0.157 | 
     | sb_wide/out_3_2_id1_reg_8_             |              | DFQD2BWP40       | 0.049 | 0.001 |  -0.030 |   -0.156 | 
     | sb_wide/out_3_2_id1_reg_8_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.021 | 0.083 |   0.053 |   -0.073 | 
     | sb_wide/U522                           |              | AO22D4BWP40      | 0.021 | 0.000 |   0.053 |   -0.073 | 
     | sb_wide/U522                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.088 | 0.071 |   0.124 |   -0.002 | 
     | sb_wide                                | out_3_2[8] ^ | sb_unq1          |       |       |   0.126 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.088 | 0.002 |   0.126 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[11]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.265 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.263 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.223 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |               | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.220 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.050 | 0.054 |  -0.040 |   -0.166 | 
     | sb_wide/out_2_0_id1_reg_11_            |               | DFQD2BWP40       | 0.050 | 0.001 |  -0.039 |   -0.166 | 
     | sb_wide/out_2_0_id1_reg_11_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.023 | 0.084 |   0.045 |   -0.081 | 
     | sb_wide/U729                           |               | AO22D4BWP40      | 0.023 | 0.000 |   0.045 |   -0.081 | 
     | sb_wide/U729                           | A2 ^ -> Z ^   | AO22D4BWP40      | 0.101 | 0.077 |   0.122 |   -0.004 | 
     | sb_wide                                | out_2_0[11] ^ | sb_unq1          |       |       |   0.126 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.101 | 0.004 |   0.126 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[0]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.044 |       |  -0.139 |   -0.265 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.263 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.223 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |              | CKLNQD3BWP40     | 0.046 | 0.003 |  -0.094 |   -0.220 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.054 |  -0.040 |   -0.166 | 
     | sb_wide/out_2_0_id1_reg_0_             |              | DFQD2BWP40       | 0.050 | 0.000 |  -0.040 |   -0.166 | 
     | sb_wide/out_2_0_id1_reg_0_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.020 | 0.083 |   0.043 |   -0.083 | 
     | sb_wide/U735                           |              | AO22D4BWP40      | 0.020 | 0.000 |   0.043 |   -0.083 | 
     | sb_wide/U735                           | A2 ^ -> Z ^  | AO22D4BWP40      | 0.105 | 0.077 |   0.120 |   -0.007 | 
     | sb_wide                                | out_2_0[0] ^ | sb_unq1          |       |       |   0.126 |    0.000 | 
     |                                        |              | pe_tile_new_unq1 | 0.106 | 0.007 |   0.126 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[11]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.044 |       |  -0.139 |   -0.265 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.044 | 0.002 |  -0.137 |   -0.263 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.044 | 0.041 |  -0.097 |   -0.223 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD4BWP40     | 0.049 | 0.012 |  -0.084 |   -0.211 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.041 | 0.051 |  -0.033 |   -0.159 | 
     | sb_wide/out_0_4_id1_reg_11_            |               | DFQD2BWP40       | 0.041 | 0.001 |  -0.032 |   -0.159 | 
     | sb_wide/out_0_4_id1_reg_11_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.021 | 0.081 |   0.049 |   -0.078 | 
     | sb_wide/U1052                          |               | AO22D4BWP40      | 0.021 | 0.000 |   0.049 |   -0.078 | 
     | sb_wide/U1052                          | A2 ^ -> Z ^   | AO22D4BWP40      | 0.110 | 0.068 |   0.117 |   -0.010 | 
     | sb_wide                                | out_0_4[11] ^ | sb_unq1          |       |       |   0.126 |    0.000 | 
     |                                        |               | pe_tile_new_unq1 | 0.112 | 0.010 |   0.126 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 

