--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 328154 paths analyzed, 38915 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.762ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk00000022 (SLICE_X64Y153.G2), 79 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000022 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.762ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux_1 to tfm_inst/inst_mulfp/blk00000022
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.YQ      Tcko                  0.360   tfm_inst/CalculatePixOS_run
                                                       tfm_inst/CalculatePixOS_mux_1
    SLICE_X47Y102.F2     net (fanout=5)        2.475   tfm_inst/CalculatePixOS_mux1
    SLICE_X47Y102.X      Tilo                  0.194   tfm_inst/mulfpond85_SW0
                                                       tfm_inst/mulfpond85_SW01
    SLICE_X53Y109.F2     net (fanout=1)        1.227   tfm_inst/mulfpond85_SW0
    SLICE_X53Y109.XMUX   Tif5x                 0.566   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpond85_G
                                                       tfm_inst/mulfpond85
    SLICE_X60Y127.F1     net (fanout=6)        1.869   tfm_inst/mulfpce85
    SLICE_X60Y127.X      Tilo                  0.195   N334
                                                       tfm_inst/mulfpond201_1_SW2
    SLICE_X62Y138.G4     net (fanout=1)        0.587   N334
    SLICE_X62Y138.Y      Tilo                  0.195   tfm_inst/mulfpr<10>
                                                       tfm_inst/inst_mulfp/blk000009cf
    SLICE_X64Y153.G2     net (fanout=22)       1.881   tfm_inst/inst_mulfp/sig00000947
    SLICE_X64Y153.CLK    Tgck                  0.213   tfm_inst/mulfpr<15>
                                                       tfm_inst/inst_mulfp/blk00000022_rstpot1
                                                       tfm_inst/inst_mulfp/blk00000022
    -------------------------------------------------  ---------------------------
    Total                                      9.762ns (1.723ns logic, 8.039ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000022 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.726ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux_1 to tfm_inst/inst_mulfp/blk00000022
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.YQ      Tcko                  0.360   tfm_inst/CalculatePixOS_run
                                                       tfm_inst/CalculatePixOS_mux_1
    SLICE_X47Y102.F2     net (fanout=5)        2.475   tfm_inst/CalculatePixOS_mux1
    SLICE_X47Y102.X      Tilo                  0.194   tfm_inst/mulfpond85_SW0
                                                       tfm_inst/mulfpond85_SW01
    SLICE_X53Y109.F2     net (fanout=1)        1.227   tfm_inst/mulfpond85_SW0
    SLICE_X53Y109.XMUX   Tif5x                 0.566   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpond85_G
                                                       tfm_inst/mulfpond85
    SLICE_X63Y129.G1     net (fanout=6)        1.674   tfm_inst/mulfpce85
    SLICE_X63Y129.Y      Tilo                  0.194   tfm_inst/mulfpond201_1
                                                       tfm_inst/mulfpond201_1_SW3
    SLICE_X62Y138.G2     net (fanout=1)        0.747   N335
    SLICE_X62Y138.Y      Tilo                  0.195   tfm_inst/mulfpr<10>
                                                       tfm_inst/inst_mulfp/blk000009cf
    SLICE_X64Y153.G2     net (fanout=22)       1.881   tfm_inst/inst_mulfp/sig00000947
    SLICE_X64Y153.CLK    Tgck                  0.213   tfm_inst/mulfpr<15>
                                                       tfm_inst/inst_mulfp/blk00000022_rstpot1
                                                       tfm_inst/inst_mulfp/blk00000022
    -------------------------------------------------  ---------------------------
    Total                                      9.726ns (1.722ns logic, 8.004ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000022 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.248ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (1.909 - 1.971)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_mulfp/blk00000022
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y86.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X30Y102.G4     net (fanout=229)      1.441   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X30Y102.Y      Tilo                  0.195   tfm_inst/mulfpond85_SW01
                                                       tfm_inst/mulfpond18
    SLICE_X30Y102.F4     net (fanout=1)        0.159   tfm_inst/mulfpce18
    SLICE_X30Y102.X      Tilo                  0.195   tfm_inst/mulfpond85_SW01
                                                       tfm_inst/mulfpond85_SW02
    SLICE_X53Y109.G3     net (fanout=1)        1.404   tfm_inst/mulfpond85_SW01
    SLICE_X53Y109.XMUX   Tif5x                 0.574   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpond85_F
                                                       tfm_inst/mulfpond85
    SLICE_X60Y127.F1     net (fanout=6)        1.869   tfm_inst/mulfpce85
    SLICE_X60Y127.X      Tilo                  0.195   N334
                                                       tfm_inst/mulfpond201_1_SW2
    SLICE_X62Y138.G4     net (fanout=1)        0.587   N334
    SLICE_X62Y138.Y      Tilo                  0.195   tfm_inst/mulfpr<10>
                                                       tfm_inst/inst_mulfp/blk000009cf
    SLICE_X64Y153.G2     net (fanout=22)       1.881   tfm_inst/inst_mulfp/sig00000947
    SLICE_X64Y153.CLK    Tgck                  0.213   tfm_inst/mulfpr<15>
                                                       tfm_inst/inst_mulfp/blk00000022_rstpot1
                                                       tfm_inst/inst_mulfp/blk00000022
    -------------------------------------------------  ---------------------------
    Total                                      9.248ns (1.907ns logic, 7.341ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk00000419 (SLICE_X79Y154.CE), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000419 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.754ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux_1 to tfm_inst/inst_mulfp/blk00000419
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.YQ      Tcko                  0.360   tfm_inst/CalculatePixOS_run
                                                       tfm_inst/CalculatePixOS_mux_1
    SLICE_X47Y102.F2     net (fanout=5)        2.475   tfm_inst/CalculatePixOS_mux1
    SLICE_X47Y102.X      Tilo                  0.194   tfm_inst/mulfpond85_SW0
                                                       tfm_inst/mulfpond85_SW01
    SLICE_X53Y109.F2     net (fanout=1)        1.227   tfm_inst/mulfpond85_SW0
    SLICE_X53Y109.XMUX   Tif5x                 0.566   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpond85_G
                                                       tfm_inst/mulfpond85
    SLICE_X63Y128.F4     net (fanout=6)        1.446   tfm_inst/mulfpce85
    SLICE_X63Y128.X      Tilo                  0.194   tfm_inst/mulfpond201_11
                                                       tfm_inst/mulfpond201_1_2
    SLICE_X79Y154.CE     net (fanout=152)      2.739   tfm_inst/mulfpond201_11
    SLICE_X79Y154.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig000007fa
                                                       tfm_inst/inst_mulfp/blk00000419
    -------------------------------------------------  ---------------------------
    Total                                      9.754ns (1.867ns logic, 7.887ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000419 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.262ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_mulfp/blk00000419
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y113.YQ     Tcko                  0.360   tfm_inst/CalculateAlphaComp_run
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X66Y126.G1     net (fanout=277)      2.366   tfm_inst/CalculateAlphaComp_mux
    SLICE_X66Y126.Y      Tilo                  0.195   tfm_inst/mulfpce114
                                                       tfm_inst/mulfpond114_SW0
    SLICE_X66Y126.F1     net (fanout=1)        0.550   N260
    SLICE_X66Y126.X      Tilo                  0.195   tfm_inst/mulfpce114
                                                       tfm_inst/mulfpond114
    SLICE_X62Y127.G3     net (fanout=1)        0.946   tfm_inst/mulfpce114
    SLICE_X62Y127.XMUX   Tif5x                 0.560   N159
                                                       tfm_inst/mulfpond176_SW0_F
                                                       tfm_inst/mulfpond176_SW0
    SLICE_X63Y128.F2     net (fanout=5)        0.604   N159
    SLICE_X63Y128.X      Tilo                  0.194   tfm_inst/mulfpond201_11
                                                       tfm_inst/mulfpond201_1_2
    SLICE_X79Y154.CE     net (fanout=152)      2.739   tfm_inst/mulfpond201_11
    SLICE_X79Y154.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig000007fa
                                                       tfm_inst/inst_mulfp/blk00000419
    -------------------------------------------------  ---------------------------
    Total                                      9.262ns (2.057ns logic, 7.205ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000419 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.240ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_mulfp/blk00000419
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y86.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X30Y102.G4     net (fanout=229)      1.441   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X30Y102.Y      Tilo                  0.195   tfm_inst/mulfpond85_SW01
                                                       tfm_inst/mulfpond18
    SLICE_X30Y102.F4     net (fanout=1)        0.159   tfm_inst/mulfpce18
    SLICE_X30Y102.X      Tilo                  0.195   tfm_inst/mulfpond85_SW01
                                                       tfm_inst/mulfpond85_SW02
    SLICE_X53Y109.G3     net (fanout=1)        1.404   tfm_inst/mulfpond85_SW01
    SLICE_X53Y109.XMUX   Tif5x                 0.574   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpond85_F
                                                       tfm_inst/mulfpond85
    SLICE_X63Y128.F4     net (fanout=6)        1.446   tfm_inst/mulfpce85
    SLICE_X63Y128.X      Tilo                  0.194   tfm_inst/mulfpond201_11
                                                       tfm_inst/mulfpond201_1_2
    SLICE_X79Y154.CE     net (fanout=152)      2.739   tfm_inst/mulfpond201_11
    SLICE_X79Y154.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig000007fa
                                                       tfm_inst/inst_mulfp/blk00000419
    -------------------------------------------------  ---------------------------
    Total                                      9.240ns (2.051ns logic, 7.189ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk00000418 (SLICE_X79Y154.CE), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000418 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.754ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux_1 to tfm_inst/inst_mulfp/blk00000418
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.YQ      Tcko                  0.360   tfm_inst/CalculatePixOS_run
                                                       tfm_inst/CalculatePixOS_mux_1
    SLICE_X47Y102.F2     net (fanout=5)        2.475   tfm_inst/CalculatePixOS_mux1
    SLICE_X47Y102.X      Tilo                  0.194   tfm_inst/mulfpond85_SW0
                                                       tfm_inst/mulfpond85_SW01
    SLICE_X53Y109.F2     net (fanout=1)        1.227   tfm_inst/mulfpond85_SW0
    SLICE_X53Y109.XMUX   Tif5x                 0.566   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpond85_G
                                                       tfm_inst/mulfpond85
    SLICE_X63Y128.F4     net (fanout=6)        1.446   tfm_inst/mulfpce85
    SLICE_X63Y128.X      Tilo                  0.194   tfm_inst/mulfpond201_11
                                                       tfm_inst/mulfpond201_1_2
    SLICE_X79Y154.CE     net (fanout=152)      2.739   tfm_inst/mulfpond201_11
    SLICE_X79Y154.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig000007fa
                                                       tfm_inst/inst_mulfp/blk00000418
    -------------------------------------------------  ---------------------------
    Total                                      9.754ns (1.867ns logic, 7.887ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000418 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.262ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_mulfp/blk00000418
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y113.YQ     Tcko                  0.360   tfm_inst/CalculateAlphaComp_run
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X66Y126.G1     net (fanout=277)      2.366   tfm_inst/CalculateAlphaComp_mux
    SLICE_X66Y126.Y      Tilo                  0.195   tfm_inst/mulfpce114
                                                       tfm_inst/mulfpond114_SW0
    SLICE_X66Y126.F1     net (fanout=1)        0.550   N260
    SLICE_X66Y126.X      Tilo                  0.195   tfm_inst/mulfpce114
                                                       tfm_inst/mulfpond114
    SLICE_X62Y127.G3     net (fanout=1)        0.946   tfm_inst/mulfpce114
    SLICE_X62Y127.XMUX   Tif5x                 0.560   N159
                                                       tfm_inst/mulfpond176_SW0_F
                                                       tfm_inst/mulfpond176_SW0
    SLICE_X63Y128.F2     net (fanout=5)        0.604   N159
    SLICE_X63Y128.X      Tilo                  0.194   tfm_inst/mulfpond201_11
                                                       tfm_inst/mulfpond201_1_2
    SLICE_X79Y154.CE     net (fanout=152)      2.739   tfm_inst/mulfpond201_11
    SLICE_X79Y154.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig000007fa
                                                       tfm_inst/inst_mulfp/blk00000418
    -------------------------------------------------  ---------------------------
    Total                                      9.262ns (2.057ns logic, 7.205ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000418 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.240ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_mulfp/blk00000418
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y86.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X30Y102.G4     net (fanout=229)      1.441   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X30Y102.Y      Tilo                  0.195   tfm_inst/mulfpond85_SW01
                                                       tfm_inst/mulfpond18
    SLICE_X30Y102.F4     net (fanout=1)        0.159   tfm_inst/mulfpce18
    SLICE_X30Y102.X      Tilo                  0.195   tfm_inst/mulfpond85_SW01
                                                       tfm_inst/mulfpond85_SW02
    SLICE_X53Y109.G3     net (fanout=1)        1.404   tfm_inst/mulfpond85_SW01
    SLICE_X53Y109.XMUX   Tif5x                 0.574   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpond85_F
                                                       tfm_inst/mulfpond85
    SLICE_X63Y128.F4     net (fanout=6)        1.446   tfm_inst/mulfpce85
    SLICE_X63Y128.X      Tilo                  0.194   tfm_inst/mulfpond201_11
                                                       tfm_inst/mulfpond201_1_2
    SLICE_X79Y154.CE     net (fanout=152)      2.739   tfm_inst/mulfpond201_11
    SLICE_X79Y154.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig000007fa
                                                       tfm_inst/inst_mulfp/blk00000418
    -------------------------------------------------  ---------------------------
    Total                                      9.240ns (2.051ns logic, 7.189ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2 (RAMB16_X6Y11.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_0 (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      -0.058ns (0.877 - 0.935)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_0 to tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y88.YQ      Tcko                  0.331   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia<1>
                                                       tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_0
    RAMB16_X6Y11.DIA0    net (fanout=2)        0.314   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia<0>
    RAMB16_X6Y11.CLKA    Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
                                                       tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.009ns logic, 0.314ns route)
                                                       (2.8% logic, 97.2% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X5Y19.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_3 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.801 - 0.889)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_3 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y154.XQ     Tcko                  0.313   dualmem_addra<3>
                                                       dualmem_addra_3
    RAMB16_X5Y19.ADDRA7  net (fanout=2)        0.314   dualmem_addra<3>
    RAMB16_X5Y19.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (-0.009ns logic, 0.314ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X5Y19.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_dina_4 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.801 - 0.889)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_dina_4 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y155.YQ     Tcko                  0.331   dualmem_dina<5>
                                                       dualmem_dina_4
    RAMB16_X5Y19.DIA4    net (fanout=1)        0.308   dualmem_dina<4>
    RAMB16_X5Y19.CLKA    Trckd_DIA   (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.009ns logic, 0.308ns route)
                                                       (2.8% logic, 97.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X5Y10.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X5Y9.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X4Y11.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.762|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 328154 paths, 0 nets, and 65931 connections

Design statistics:
   Minimum period:   9.762ns{1}   (Maximum frequency: 102.438MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct  8 21:10:09 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 726 MB



