#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_000000000106e6c0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v00000000010c87d0_0 .net "add_result", 8 0, L_00000000010d43d0;  1 drivers
v00000000010c7bf0_0 .net "cout", 0 0, L_00000000010d3ed0;  1 drivers
v00000000010c7790_0 .var "first", 7 0;
v00000000010c7f10_0 .var "second", 7 0;
S_000000000106e850 .scope module, "adder" "nbit_CLA_full_adder" 2 32, 3 3 0, S_000000000106e6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /INPUT 1 "initCin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "Cout";
P_0000000001066160 .param/l "BIT_NUMBER" 0 3 4, +C4<00000000000000000000000000001000>;
L_0000000001130088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000010d8f10 .functor BUFZ 1, L_0000000001130088, C4<0>, C4<0>, C4<0>;
v00000000010c8a50_0 .net "Cins", 8 0, L_00000000010d3c50;  1 drivers
v00000000010c85f0_0 .net "Cout", 0 0, L_00000000010d3ed0;  alias, 1 drivers
v00000000010c7150_0 .net "S", 8 0, L_00000000010d43d0;  alias, 1 drivers
v00000000010c7fb0_0 .net "X", 7 0, v00000000010c7790_0;  1 drivers
v00000000010c7a10_0 .net "Y", 7 0, v00000000010c7f10_0;  1 drivers
v00000000010c82d0_0 .net *"_ivl_151", 0 0, L_00000000010d8f10;  1 drivers
v00000000010c8190_0 .net *"_ivl_153", 0 0, L_00000000010d3e30;  1 drivers
v00000000010c7e70_0 .net "generates", 7 0, L_00000000010cf770;  1 drivers
v00000000010c73d0_0 .net "initCin", 0 0, L_0000000001130088;  1 drivers
v00000000010c76f0_0 .net "propagates", 7 0, L_00000000010cf4f0;  1 drivers
v00000000010c78d0_0 .net "sum", 7 0, L_00000000010d3890;  1 drivers
L_00000000010c7830 .part v00000000010c7790_0, 0, 1;
L_00000000010c8690 .part v00000000010c7f10_0, 0, 1;
L_00000000010c8050 .part v00000000010c7790_0, 0, 1;
L_00000000010c7dd0 .part v00000000010c7f10_0, 0, 1;
L_00000000010c8af0 .part L_00000000010cf770, 0, 1;
L_00000000010c71f0 .part L_00000000010cf4f0, 0, 1;
L_00000000010c6ed0 .part L_00000000010d3c50, 0, 1;
L_00000000010c8730 .part v00000000010c7790_0, 1, 1;
L_00000000010c80f0 .part v00000000010c7f10_0, 1, 1;
L_00000000010c8370 .part v00000000010c7790_0, 1, 1;
L_00000000010c75b0 .part v00000000010c7f10_0, 1, 1;
L_00000000010c7970 .part L_00000000010cf770, 1, 1;
L_00000000010c8870 .part L_00000000010cf4f0, 1, 1;
L_00000000010c8cd0 .part L_00000000010d3c50, 1, 1;
L_00000000010c6e30 .part v00000000010c7790_0, 2, 1;
L_00000000010c6f70 .part v00000000010c7f10_0, 2, 1;
L_00000000010c7010 .part v00000000010c7790_0, 2, 1;
L_00000000010c7290 .part v00000000010c7f10_0, 2, 1;
L_00000000010c7330 .part L_00000000010cf770, 2, 1;
L_00000000010c7470 .part L_00000000010cf4f0, 2, 1;
L_00000000010c7510 .part L_00000000010d3c50, 2, 1;
L_00000000010cf590 .part v00000000010c7790_0, 3, 1;
L_00000000010cf630 .part v00000000010c7f10_0, 3, 1;
L_00000000010cf130 .part v00000000010c7790_0, 3, 1;
L_00000000010cde70 .part v00000000010c7f10_0, 3, 1;
L_00000000010cfa90 .part L_00000000010cf770, 3, 1;
L_00000000010cf1d0 .part L_00000000010cf4f0, 3, 1;
L_00000000010cf810 .part L_00000000010d3c50, 3, 1;
L_00000000010cecd0 .part v00000000010c7790_0, 4, 1;
L_00000000010ce690 .part v00000000010c7f10_0, 4, 1;
L_00000000010ceb90 .part v00000000010c7790_0, 4, 1;
L_00000000010ced70 .part v00000000010c7f10_0, 4, 1;
L_00000000010ce190 .part L_00000000010cf770, 4, 1;
L_00000000010cee10 .part L_00000000010cf4f0, 4, 1;
L_00000000010cf090 .part L_00000000010d3c50, 4, 1;
L_00000000010cfd10 .part v00000000010c7790_0, 5, 1;
L_00000000010ce4b0 .part v00000000010c7f10_0, 5, 1;
L_00000000010cec30 .part v00000000010c7790_0, 5, 1;
L_00000000010cef50 .part v00000000010c7f10_0, 5, 1;
L_00000000010ce730 .part L_00000000010cf770, 5, 1;
L_00000000010ce410 .part L_00000000010cf4f0, 5, 1;
L_00000000010ce7d0 .part L_00000000010d3c50, 5, 1;
L_00000000010ce9b0 .part v00000000010c7790_0, 6, 1;
L_00000000010cf450 .part v00000000010c7f10_0, 6, 1;
L_00000000010ceeb0 .part v00000000010c7790_0, 6, 1;
L_00000000010cf270 .part v00000000010c7f10_0, 6, 1;
L_00000000010cf310 .part L_00000000010cf770, 6, 1;
L_00000000010ce870 .part L_00000000010cf4f0, 6, 1;
L_00000000010cf6d0 .part L_00000000010d3c50, 6, 1;
LS_00000000010cf770_0_0 .concat8 [ 1 1 1 1], L_000000000105ef60, L_000000000105f040, L_00000000010cae50, L_00000000010cb550;
LS_00000000010cf770_0_4 .concat8 [ 1 1 1 1], L_00000000010cb1d0, L_00000000010cb7f0, L_00000000010cbd30, L_00000000010cbcc0;
L_00000000010cf770 .concat8 [ 4 4 0 0], LS_00000000010cf770_0_0, LS_00000000010cf770_0_4;
L_00000000010ceff0 .part v00000000010c7790_0, 7, 1;
L_00000000010cf3b0 .part v00000000010c7f10_0, 7, 1;
LS_00000000010cf4f0_0_0 .concat8 [ 1 1 1 1], L_000000000105eb70, L_000000000105f0b0, L_00000000010cbbe0, L_00000000010cb940;
LS_00000000010cf4f0_0_4 .concat8 [ 1 1 1 1], L_00000000010cb2b0, L_00000000010caf30, L_00000000010cb0f0, L_00000000010cb9b0;
L_00000000010cf4f0 .concat8 [ 4 4 0 0], LS_00000000010cf4f0_0_0, LS_00000000010cf4f0_0_4;
L_00000000010ce910 .part v00000000010c7790_0, 7, 1;
L_00000000010cea50 .part v00000000010c7f10_0, 7, 1;
L_00000000010ce0f0 .part L_00000000010cf770, 7, 1;
L_00000000010cdf10 .part L_00000000010cf4f0, 7, 1;
L_00000000010cf8b0 .part L_00000000010d3c50, 7, 1;
L_00000000010ceaf0 .part v00000000010c7790_0, 0, 1;
L_00000000010cdfb0 .part v00000000010c7f10_0, 0, 1;
L_00000000010ce050 .part L_00000000010d3c50, 0, 1;
L_00000000010cf950 .part v00000000010c7790_0, 1, 1;
L_00000000010cf9f0 .part v00000000010c7f10_0, 1, 1;
L_00000000010cfb30 .part L_00000000010d3c50, 1, 1;
L_00000000010cfbd0 .part v00000000010c7790_0, 2, 1;
L_00000000010ce550 .part v00000000010c7f10_0, 2, 1;
L_00000000010cfc70 .part L_00000000010d3c50, 2, 1;
L_00000000010ce230 .part v00000000010c7790_0, 3, 1;
L_00000000010ce2d0 .part v00000000010c7f10_0, 3, 1;
L_00000000010ce370 .part L_00000000010d3c50, 3, 1;
L_00000000010ce5f0 .part v00000000010c7790_0, 4, 1;
L_00000000010d1f90 .part v00000000010c7f10_0, 4, 1;
L_00000000010d22b0 .part L_00000000010d3c50, 4, 1;
L_00000000010d3b10 .part v00000000010c7790_0, 5, 1;
L_00000000010d3bb0 .part v00000000010c7f10_0, 5, 1;
L_00000000010d4290 .part L_00000000010d3c50, 5, 1;
L_00000000010d2b70 .part v00000000010c7790_0, 6, 1;
L_00000000010d23f0 .part v00000000010c7f10_0, 6, 1;
L_00000000010d39d0 .part L_00000000010d3c50, 6, 1;
L_00000000010d3a70 .part v00000000010c7790_0, 7, 1;
L_00000000010d2030 .part v00000000010c7f10_0, 7, 1;
L_00000000010d4330 .part L_00000000010d3c50, 7, 1;
LS_00000000010d3890_0_0 .concat8 [ 1 1 1 1], L_00000000010cb240, L_00000000010cb630, L_00000000010d0f40, L_00000000010d11e0;
LS_00000000010d3890_0_4 .concat8 [ 1 1 1 1], L_00000000010d0ed0, L_00000000010d14f0, L_00000000010d1640, L_00000000010d0e60;
L_00000000010d3890 .concat8 [ 4 4 0 0], LS_00000000010d3890_0_0, LS_00000000010d3890_0_4;
LS_00000000010d3c50_0_0 .concat8 [ 1 1 1 1], L_00000000010d8f10, L_000000000105efd0, L_00000000010cb010, L_00000000010cba20;
LS_00000000010d3c50_0_4 .concat8 [ 1 1 1 1], L_00000000010caec0, L_00000000010cb080, L_00000000010cb470, L_00000000010cb320;
LS_00000000010d3c50_0_8 .concat8 [ 1 0 0 0], L_00000000010cafa0;
L_00000000010d3c50 .concat8 [ 4 4 1 0], LS_00000000010d3c50_0_0, LS_00000000010d3c50_0_4, LS_00000000010d3c50_0_8;
L_00000000010d3e30 .part L_00000000010d3c50, 8, 1;
L_00000000010d43d0 .concat [ 1 8 0 0], L_00000000010d3e30, L_00000000010d3890;
L_00000000010d3ed0 .part L_00000000010d3c50, 8, 1;
S_0000000001039050 .scope generate, "genblk1[0]" "genblk1[0]" 3 19, 3 19 0, S_000000000106e850;
 .timescale 0 0;
P_00000000010664a0 .param/l "i" 0 3 19, +C4<00>;
L_000000000105ef60 .functor AND 1, L_00000000010c7830, L_00000000010c8690, C4<1>, C4<1>;
L_000000000105eb70 .functor XOR 1, L_00000000010c8050, L_00000000010c7dd0, C4<0>, C4<0>;
L_000000000105f190 .functor AND 1, L_00000000010c71f0, L_00000000010c6ed0, C4<1>, C4<1>;
L_000000000105efd0 .functor OR 1, L_00000000010c8af0, L_000000000105f190, C4<0>, C4<0>;
v00000000010692f0_0 .net *"_ivl_0", 0 0, L_00000000010c7830;  1 drivers
v0000000001068d50_0 .net *"_ivl_1", 0 0, L_00000000010c8690;  1 drivers
v00000000010685d0_0 .net *"_ivl_10", 0 0, L_00000000010c6ed0;  1 drivers
v00000000010688f0_0 .net *"_ivl_11", 0 0, L_000000000105f190;  1 drivers
v0000000001067e50_0 .net *"_ivl_13", 0 0, L_000000000105efd0;  1 drivers
v0000000001068530_0 .net *"_ivl_2", 0 0, L_000000000105ef60;  1 drivers
v0000000001068c10_0 .net *"_ivl_4", 0 0, L_00000000010c8050;  1 drivers
v0000000001068a30_0 .net *"_ivl_5", 0 0, L_00000000010c7dd0;  1 drivers
v0000000001067770_0 .net *"_ivl_6", 0 0, L_000000000105eb70;  1 drivers
v0000000001068ad0_0 .net *"_ivl_8", 0 0, L_00000000010c8af0;  1 drivers
v0000000001068e90_0 .net *"_ivl_9", 0 0, L_00000000010c71f0;  1 drivers
S_00000000010391e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 19, 3 19 0, S_000000000106e850;
 .timescale 0 0;
P_00000000010668a0 .param/l "i" 0 3 19, +C4<01>;
L_000000000105f040 .functor AND 1, L_00000000010c8730, L_00000000010c80f0, C4<1>, C4<1>;
L_000000000105f0b0 .functor XOR 1, L_00000000010c8370, L_00000000010c75b0, C4<0>, C4<0>;
L_000000000105f430 .functor AND 1, L_00000000010c8870, L_00000000010c8cd0, C4<1>, C4<1>;
L_00000000010cb010 .functor OR 1, L_00000000010c7970, L_000000000105f430, C4<0>, C4<0>;
v0000000001067810_0 .net *"_ivl_0", 0 0, L_00000000010c8730;  1 drivers
v0000000001068b70_0 .net *"_ivl_1", 0 0, L_00000000010c80f0;  1 drivers
v0000000001068350_0 .net *"_ivl_10", 0 0, L_00000000010c8cd0;  1 drivers
v0000000001068cb0_0 .net *"_ivl_11", 0 0, L_000000000105f430;  1 drivers
v0000000001068fd0_0 .net *"_ivl_13", 0 0, L_00000000010cb010;  1 drivers
v0000000001068df0_0 .net *"_ivl_2", 0 0, L_000000000105f040;  1 drivers
v0000000001067db0_0 .net *"_ivl_4", 0 0, L_00000000010c8370;  1 drivers
v00000000010691b0_0 .net *"_ivl_5", 0 0, L_00000000010c75b0;  1 drivers
v0000000001069250_0 .net *"_ivl_6", 0 0, L_000000000105f0b0;  1 drivers
v0000000001069390_0 .net *"_ivl_8", 0 0, L_00000000010c7970;  1 drivers
v0000000001069430_0 .net *"_ivl_9", 0 0, L_00000000010c8870;  1 drivers
S_0000000001039370 .scope generate, "genblk1[2]" "genblk1[2]" 3 19, 3 19 0, S_000000000106e850;
 .timescale 0 0;
P_00000000010668e0 .param/l "i" 0 3 19, +C4<010>;
L_00000000010cae50 .functor AND 1, L_00000000010c6e30, L_00000000010c6f70, C4<1>, C4<1>;
L_00000000010cbbe0 .functor XOR 1, L_00000000010c7010, L_00000000010c7290, C4<0>, C4<0>;
L_00000000010cbb00 .functor AND 1, L_00000000010c7470, L_00000000010c7510, C4<1>, C4<1>;
L_00000000010cba20 .functor OR 1, L_00000000010c7330, L_00000000010cbb00, C4<0>, C4<0>;
v00000000010694d0_0 .net *"_ivl_0", 0 0, L_00000000010c6e30;  1 drivers
v00000000010678b0_0 .net *"_ivl_1", 0 0, L_00000000010c6f70;  1 drivers
v00000000010683f0_0 .net *"_ivl_10", 0 0, L_00000000010c7510;  1 drivers
v0000000001067950_0 .net *"_ivl_11", 0 0, L_00000000010cbb00;  1 drivers
v0000000001068210_0 .net *"_ivl_13", 0 0, L_00000000010cba20;  1 drivers
v0000000001067c70_0 .net *"_ivl_2", 0 0, L_00000000010cae50;  1 drivers
v00000000010679f0_0 .net *"_ivl_4", 0 0, L_00000000010c7010;  1 drivers
v0000000001067a90_0 .net *"_ivl_5", 0 0, L_00000000010c7290;  1 drivers
v0000000001067b30_0 .net *"_ivl_6", 0 0, L_00000000010cbbe0;  1 drivers
v0000000001067bd0_0 .net *"_ivl_8", 0 0, L_00000000010c7330;  1 drivers
v0000000001068030_0 .net *"_ivl_9", 0 0, L_00000000010c7470;  1 drivers
S_0000000001036650 .scope generate, "genblk1[3]" "genblk1[3]" 3 19, 3 19 0, S_000000000106e850;
 .timescale 0 0;
P_0000000001066d60 .param/l "i" 0 3 19, +C4<011>;
L_00000000010cb550 .functor AND 1, L_00000000010cf590, L_00000000010cf630, C4<1>, C4<1>;
L_00000000010cb940 .functor XOR 1, L_00000000010cf130, L_00000000010cde70, C4<0>, C4<0>;
L_00000000010cbb70 .functor AND 1, L_00000000010cf1d0, L_00000000010cf810, C4<1>, C4<1>;
L_00000000010caec0 .functor OR 1, L_00000000010cfa90, L_00000000010cbb70, C4<0>, C4<0>;
v0000000001067d10_0 .net *"_ivl_0", 0 0, L_00000000010cf590;  1 drivers
v0000000001067ef0_0 .net *"_ivl_1", 0 0, L_00000000010cf630;  1 drivers
v00000000010680d0_0 .net *"_ivl_10", 0 0, L_00000000010cf810;  1 drivers
v0000000001068170_0 .net *"_ivl_11", 0 0, L_00000000010cbb70;  1 drivers
v00000000010682b0_0 .net *"_ivl_13", 0 0, L_00000000010caec0;  1 drivers
v0000000001068490_0 .net *"_ivl_2", 0 0, L_00000000010cb550;  1 drivers
v000000000105aa90_0 .net *"_ivl_4", 0 0, L_00000000010cf130;  1 drivers
v000000000105ba30_0 .net *"_ivl_5", 0 0, L_00000000010cde70;  1 drivers
v000000000105b530_0 .net *"_ivl_6", 0 0, L_00000000010cb940;  1 drivers
v000000000105be90_0 .net *"_ivl_8", 0 0, L_00000000010cfa90;  1 drivers
v000000000105bc10_0 .net *"_ivl_9", 0 0, L_00000000010cf1d0;  1 drivers
S_00000000010367e0 .scope generate, "genblk1[4]" "genblk1[4]" 3 19, 3 19 0, S_000000000106e850;
 .timescale 0 0;
P_00000000010664e0 .param/l "i" 0 3 19, +C4<0100>;
L_00000000010cb1d0 .functor AND 1, L_00000000010cecd0, L_00000000010ce690, C4<1>, C4<1>;
L_00000000010cb2b0 .functor XOR 1, L_00000000010ceb90, L_00000000010ced70, C4<0>, C4<0>;
L_00000000010cbc50 .functor AND 1, L_00000000010cee10, L_00000000010cf090, C4<1>, C4<1>;
L_00000000010cb080 .functor OR 1, L_00000000010ce190, L_00000000010cbc50, C4<0>, C4<0>;
v000000000104df60_0 .net *"_ivl_0", 0 0, L_00000000010cecd0;  1 drivers
v000000000104cfc0_0 .net *"_ivl_1", 0 0, L_00000000010ce690;  1 drivers
v000000000104c660_0 .net *"_ivl_10", 0 0, L_00000000010cf090;  1 drivers
v000000000104c340_0 .net *"_ivl_11", 0 0, L_00000000010cbc50;  1 drivers
v00000000010415e0_0 .net *"_ivl_13", 0 0, L_00000000010cb080;  1 drivers
v0000000001041e00_0 .net *"_ivl_2", 0 0, L_00000000010cb1d0;  1 drivers
v0000000001040be0_0 .net *"_ivl_4", 0 0, L_00000000010ceb90;  1 drivers
v0000000001040d20_0 .net *"_ivl_5", 0 0, L_00000000010ced70;  1 drivers
v0000000001025e30_0 .net *"_ivl_6", 0 0, L_00000000010cb2b0;  1 drivers
v00000000010260b0_0 .net *"_ivl_8", 0 0, L_00000000010ce190;  1 drivers
v00000000010c1b40_0 .net *"_ivl_9", 0 0, L_00000000010cee10;  1 drivers
S_0000000001036970 .scope generate, "genblk1[5]" "genblk1[5]" 3 19, 3 19 0, S_000000000106e850;
 .timescale 0 0;
P_0000000001066960 .param/l "i" 0 3 19, +C4<0101>;
L_00000000010cb7f0 .functor AND 1, L_00000000010cfd10, L_00000000010ce4b0, C4<1>, C4<1>;
L_00000000010caf30 .functor XOR 1, L_00000000010cec30, L_00000000010cef50, C4<0>, C4<0>;
L_00000000010cb4e0 .functor AND 1, L_00000000010ce410, L_00000000010ce7d0, C4<1>, C4<1>;
L_00000000010cb470 .functor OR 1, L_00000000010ce730, L_00000000010cb4e0, C4<0>, C4<0>;
v00000000010c1be0_0 .net *"_ivl_0", 0 0, L_00000000010cfd10;  1 drivers
v00000000010c10a0_0 .net *"_ivl_1", 0 0, L_00000000010ce4b0;  1 drivers
v00000000010c2ae0_0 .net *"_ivl_10", 0 0, L_00000000010ce7d0;  1 drivers
v00000000010c2cc0_0 .net *"_ivl_11", 0 0, L_00000000010cb4e0;  1 drivers
v00000000010c1a00_0 .net *"_ivl_13", 0 0, L_00000000010cb470;  1 drivers
v00000000010c1320_0 .net *"_ivl_2", 0 0, L_00000000010cb7f0;  1 drivers
v00000000010c2b80_0 .net *"_ivl_4", 0 0, L_00000000010cec30;  1 drivers
v00000000010c2860_0 .net *"_ivl_5", 0 0, L_00000000010cef50;  1 drivers
v00000000010c2f40_0 .net *"_ivl_6", 0 0, L_00000000010caf30;  1 drivers
v00000000010c2900_0 .net *"_ivl_8", 0 0, L_00000000010ce730;  1 drivers
v00000000010c1fa0_0 .net *"_ivl_9", 0 0, L_00000000010ce410;  1 drivers
S_0000000001002510 .scope generate, "genblk1[6]" "genblk1[6]" 3 19, 3 19 0, S_000000000106e850;
 .timescale 0 0;
P_00000000010663a0 .param/l "i" 0 3 19, +C4<0110>;
L_00000000010cbd30 .functor AND 1, L_00000000010ce9b0, L_00000000010cf450, C4<1>, C4<1>;
L_00000000010cb0f0 .functor XOR 1, L_00000000010ceeb0, L_00000000010cf270, C4<0>, C4<0>;
L_00000000010cb780 .functor AND 1, L_00000000010ce870, L_00000000010cf6d0, C4<1>, C4<1>;
L_00000000010cb320 .functor OR 1, L_00000000010cf310, L_00000000010cb780, C4<0>, C4<0>;
v00000000010c1dc0_0 .net *"_ivl_0", 0 0, L_00000000010ce9b0;  1 drivers
v00000000010c18c0_0 .net *"_ivl_1", 0 0, L_00000000010cf450;  1 drivers
v00000000010c22c0_0 .net *"_ivl_10", 0 0, L_00000000010cf6d0;  1 drivers
v00000000010c2040_0 .net *"_ivl_11", 0 0, L_00000000010cb780;  1 drivers
v00000000010c2180_0 .net *"_ivl_13", 0 0, L_00000000010cb320;  1 drivers
v00000000010c11e0_0 .net *"_ivl_2", 0 0, L_00000000010cbd30;  1 drivers
v00000000010c1460_0 .net *"_ivl_4", 0 0, L_00000000010ceeb0;  1 drivers
v00000000010c1140_0 .net *"_ivl_5", 0 0, L_00000000010cf270;  1 drivers
v00000000010c1280_0 .net *"_ivl_6", 0 0, L_00000000010cb0f0;  1 drivers
v00000000010c25e0_0 .net *"_ivl_8", 0 0, L_00000000010cf310;  1 drivers
v00000000010c1960_0 .net *"_ivl_9", 0 0, L_00000000010ce870;  1 drivers
S_00000000010026a0 .scope generate, "genblk1[7]" "genblk1[7]" 3 19, 3 19 0, S_000000000106e850;
 .timescale 0 0;
P_0000000001066720 .param/l "i" 0 3 19, +C4<0111>;
L_00000000010cbcc0 .functor AND 1, L_00000000010ceff0, L_00000000010cf3b0, C4<1>, C4<1>;
L_00000000010cb9b0 .functor XOR 1, L_00000000010ce910, L_00000000010cea50, C4<0>, C4<0>;
L_00000000010cb160 .functor AND 1, L_00000000010cdf10, L_00000000010cf8b0, C4<1>, C4<1>;
L_00000000010cafa0 .functor OR 1, L_00000000010ce0f0, L_00000000010cb160, C4<0>, C4<0>;
v00000000010c2c20_0 .net *"_ivl_0", 0 0, L_00000000010ceff0;  1 drivers
v00000000010c1c80_0 .net *"_ivl_1", 0 0, L_00000000010cf3b0;  1 drivers
v00000000010c1d20_0 .net *"_ivl_10", 0 0, L_00000000010cf8b0;  1 drivers
v00000000010c2400_0 .net *"_ivl_11", 0 0, L_00000000010cb160;  1 drivers
v00000000010c1780_0 .net *"_ivl_13", 0 0, L_00000000010cafa0;  1 drivers
v00000000010c29a0_0 .net *"_ivl_2", 0 0, L_00000000010cbcc0;  1 drivers
v00000000010c1e60_0 .net *"_ivl_4", 0 0, L_00000000010ce910;  1 drivers
v00000000010c2680_0 .net *"_ivl_5", 0 0, L_00000000010cea50;  1 drivers
v00000000010c2a40_0 .net *"_ivl_6", 0 0, L_00000000010cb9b0;  1 drivers
v00000000010c20e0_0 .net *"_ivl_8", 0 0, L_00000000010ce0f0;  1 drivers
v00000000010c13c0_0 .net *"_ivl_9", 0 0, L_00000000010cdf10;  1 drivers
S_0000000001002830 .scope generate, "genblk2[0]" "genblk2[0]" 3 29, 3 29 0, S_000000000106e850;
 .timescale 0 0;
P_0000000001065ee0 .param/l "j" 0 3 29, +C4<00>;
v00000000010c2d60_0 .net "cout", 0 0, L_00000000010cb5c0;  1 drivers
S_00000000010c3060 .scope module, "adder" "one_bit_full_adder" 3 32, 4 1 0, S_0000000001002830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000000010cb860 .functor XOR 1, L_00000000010ceaf0, L_00000000010cdfb0, C4<0>, C4<0>;
L_00000000010cb240 .functor XOR 1, L_00000000010cb860, L_00000000010ce050, C4<0>, C4<0>;
L_00000000010cb390 .functor AND 1, L_00000000010ceaf0, L_00000000010cdfb0, C4<1>, C4<1>;
L_00000000010cba90 .functor XOR 1, L_00000000010ceaf0, L_00000000010cdfb0, C4<0>, C4<0>;
L_00000000010cb400 .functor AND 1, L_00000000010cba90, L_00000000010ce050, C4<1>, C4<1>;
L_00000000010cb5c0 .functor OR 1, L_00000000010cb390, L_00000000010cb400, C4<0>, C4<0>;
v00000000010c15a0_0 .net "Cin", 0 0, L_00000000010ce050;  1 drivers
v00000000010c1aa0_0 .net "Cout", 0 0, L_00000000010cb5c0;  alias, 1 drivers
v00000000010c2e00_0 .net *"_ivl_0", 0 0, L_00000000010cb860;  1 drivers
v00000000010c1f00_0 .net *"_ivl_4", 0 0, L_00000000010cb390;  1 drivers
v00000000010c2220_0 .net *"_ivl_6", 0 0, L_00000000010cba90;  1 drivers
v00000000010c2720_0 .net *"_ivl_8", 0 0, L_00000000010cb400;  1 drivers
v00000000010c1500_0 .net "s", 0 0, L_00000000010cb240;  1 drivers
v00000000010c2360_0 .net "x", 0 0, L_00000000010ceaf0;  1 drivers
v00000000010c27c0_0 .net "y", 0 0, L_00000000010cdfb0;  1 drivers
S_00000000010c31f0 .scope generate, "genblk2[1]" "genblk2[1]" 3 29, 3 29 0, S_000000000106e850;
 .timescale 0 0;
P_00000000010669a0 .param/l "j" 0 3 29, +C4<01>;
v00000000010c45a0_0 .net "cout", 0 0, L_00000000010d0fb0;  1 drivers
S_00000000010c3380 .scope module, "adder" "one_bit_full_adder" 3 32, 4 1 0, S_00000000010c31f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000000010cb8d0 .functor XOR 1, L_00000000010cf950, L_00000000010cf9f0, C4<0>, C4<0>;
L_00000000010cb630 .functor XOR 1, L_00000000010cb8d0, L_00000000010cfb30, C4<0>, C4<0>;
L_00000000010cb6a0 .functor AND 1, L_00000000010cf950, L_00000000010cf9f0, C4<1>, C4<1>;
L_00000000010cb710 .functor XOR 1, L_00000000010cf950, L_00000000010cf9f0, C4<0>, C4<0>;
L_00000000010d0df0 .functor AND 1, L_00000000010cb710, L_00000000010cfb30, C4<1>, C4<1>;
L_00000000010d0fb0 .functor OR 1, L_00000000010cb6a0, L_00000000010d0df0, C4<0>, C4<0>;
v00000000010c2ea0_0 .net "Cin", 0 0, L_00000000010cfb30;  1 drivers
v00000000010c1640_0 .net "Cout", 0 0, L_00000000010d0fb0;  alias, 1 drivers
v00000000010c16e0_0 .net *"_ivl_0", 0 0, L_00000000010cb8d0;  1 drivers
v00000000010c1820_0 .net *"_ivl_4", 0 0, L_00000000010cb6a0;  1 drivers
v00000000010c24a0_0 .net *"_ivl_6", 0 0, L_00000000010cb710;  1 drivers
v00000000010c2540_0 .net *"_ivl_8", 0 0, L_00000000010d0df0;  1 drivers
v00000000010c4140_0 .net "s", 0 0, L_00000000010cb630;  1 drivers
v00000000010c3f60_0 .net "x", 0 0, L_00000000010cf950;  1 drivers
v00000000010c4a00_0 .net "y", 0 0, L_00000000010cf9f0;  1 drivers
S_00000000010c5520 .scope generate, "genblk2[2]" "genblk2[2]" 3 29, 3 29 0, S_000000000106e850;
 .timescale 0 0;
P_0000000001066620 .param/l "j" 0 3 29, +C4<010>;
v00000000010c40a0_0 .net "cout", 0 0, L_00000000010d0c30;  1 drivers
S_00000000010c56b0 .scope module, "adder" "one_bit_full_adder" 3 32, 4 1 0, S_00000000010c5520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000000010d0bc0 .functor XOR 1, L_00000000010cfbd0, L_00000000010ce550, C4<0>, C4<0>;
L_00000000010d0f40 .functor XOR 1, L_00000000010d0bc0, L_00000000010cfc70, C4<0>, C4<0>;
L_00000000010d15d0 .functor AND 1, L_00000000010cfbd0, L_00000000010ce550, C4<1>, C4<1>;
L_00000000010d13a0 .functor XOR 1, L_00000000010cfbd0, L_00000000010ce550, C4<0>, C4<0>;
L_00000000010d0a70 .functor AND 1, L_00000000010d13a0, L_00000000010cfc70, C4<1>, C4<1>;
L_00000000010d0c30 .functor OR 1, L_00000000010d15d0, L_00000000010d0a70, C4<0>, C4<0>;
v00000000010c4500_0 .net "Cin", 0 0, L_00000000010cfc70;  1 drivers
v00000000010c5220_0 .net "Cout", 0 0, L_00000000010d0c30;  alias, 1 drivers
v00000000010c4c80_0 .net *"_ivl_0", 0 0, L_00000000010d0bc0;  1 drivers
v00000000010c4000_0 .net *"_ivl_4", 0 0, L_00000000010d15d0;  1 drivers
v00000000010c37e0_0 .net *"_ivl_6", 0 0, L_00000000010d13a0;  1 drivers
v00000000010c3560_0 .net *"_ivl_8", 0 0, L_00000000010d0a70;  1 drivers
v00000000010c4e60_0 .net "s", 0 0, L_00000000010d0f40;  1 drivers
v00000000010c52c0_0 .net "x", 0 0, L_00000000010cfbd0;  1 drivers
v00000000010c3880_0 .net "y", 0 0, L_00000000010ce550;  1 drivers
S_00000000010c5840 .scope generate, "genblk2[3]" "genblk2[3]" 3 29, 3 29 0, S_000000000106e850;
 .timescale 0 0;
P_0000000001066660 .param/l "j" 0 3 29, +C4<011>;
v00000000010c4280_0 .net "cout", 0 0, L_00000000010d1800;  1 drivers
S_00000000010c5d40 .scope module, "adder" "one_bit_full_adder" 3 32, 4 1 0, S_00000000010c5840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000000010d1480 .functor XOR 1, L_00000000010ce230, L_00000000010ce2d0, C4<0>, C4<0>;
L_00000000010d11e0 .functor XOR 1, L_00000000010d1480, L_00000000010ce370, C4<0>, C4<0>;
L_00000000010d16b0 .functor AND 1, L_00000000010ce230, L_00000000010ce2d0, C4<1>, C4<1>;
L_00000000010d0a00 .functor XOR 1, L_00000000010ce230, L_00000000010ce2d0, C4<0>, C4<0>;
L_00000000010d1560 .functor AND 1, L_00000000010d0a00, L_00000000010ce370, C4<1>, C4<1>;
L_00000000010d1800 .functor OR 1, L_00000000010d16b0, L_00000000010d1560, C4<0>, C4<0>;
v00000000010c4320_0 .net "Cin", 0 0, L_00000000010ce370;  1 drivers
v00000000010c41e0_0 .net "Cout", 0 0, L_00000000010d1800;  alias, 1 drivers
v00000000010c4640_0 .net *"_ivl_0", 0 0, L_00000000010d1480;  1 drivers
v00000000010c48c0_0 .net *"_ivl_4", 0 0, L_00000000010d16b0;  1 drivers
v00000000010c4aa0_0 .net *"_ivl_6", 0 0, L_00000000010d0a00;  1 drivers
v00000000010c3ec0_0 .net *"_ivl_8", 0 0, L_00000000010d1560;  1 drivers
v00000000010c46e0_0 .net "s", 0 0, L_00000000010d11e0;  1 drivers
v00000000010c3920_0 .net "x", 0 0, L_00000000010ce230;  1 drivers
v00000000010c43c0_0 .net "y", 0 0, L_00000000010ce2d0;  1 drivers
S_00000000010c5a20 .scope generate, "genblk2[4]" "genblk2[4]" 3 29, 3 29 0, S_000000000106e850;
 .timescale 0 0;
P_0000000001066560 .param/l "j" 0 3 29, +C4<0100>;
v00000000010c5400_0 .net "cout", 0 0, L_00000000010d1020;  1 drivers
S_00000000010c5bb0 .scope module, "adder" "one_bit_full_adder" 3 32, 4 1 0, S_00000000010c5a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000000010d1720 .functor XOR 1, L_00000000010ce5f0, L_00000000010d1f90, C4<0>, C4<0>;
L_00000000010d0ed0 .functor XOR 1, L_00000000010d1720, L_00000000010d22b0, C4<0>, C4<0>;
L_00000000010d0ae0 .functor AND 1, L_00000000010ce5f0, L_00000000010d1f90, C4<1>, C4<1>;
L_00000000010d1330 .functor XOR 1, L_00000000010ce5f0, L_00000000010d1f90, C4<0>, C4<0>;
L_00000000010d18e0 .functor AND 1, L_00000000010d1330, L_00000000010d22b0, C4<1>, C4<1>;
L_00000000010d1020 .functor OR 1, L_00000000010d0ae0, L_00000000010d18e0, C4<0>, C4<0>;
v00000000010c50e0_0 .net "Cin", 0 0, L_00000000010d22b0;  1 drivers
v00000000010c4780_0 .net "Cout", 0 0, L_00000000010d1020;  alias, 1 drivers
v00000000010c4820_0 .net *"_ivl_0", 0 0, L_00000000010d1720;  1 drivers
v00000000010c3600_0 .net *"_ivl_4", 0 0, L_00000000010d0ae0;  1 drivers
v00000000010c5360_0 .net *"_ivl_6", 0 0, L_00000000010d1330;  1 drivers
v00000000010c36a0_0 .net *"_ivl_8", 0 0, L_00000000010d18e0;  1 drivers
v00000000010c3740_0 .net "s", 0 0, L_00000000010d0ed0;  1 drivers
v00000000010c4960_0 .net "x", 0 0, L_00000000010ce5f0;  1 drivers
v00000000010c4460_0 .net "y", 0 0, L_00000000010d1f90;  1 drivers
S_00000000010c5ed0 .scope generate, "genblk2[5]" "genblk2[5]" 3 29, 3 29 0, S_000000000106e850;
 .timescale 0 0;
P_0000000001066ba0 .param/l "j" 0 3 29, +C4<0101>;
v00000000010c3a60_0 .net "cout", 0 0, L_00000000010d1090;  1 drivers
S_00000000010c6060 .scope module, "adder" "one_bit_full_adder" 3 32, 4 1 0, S_00000000010c5ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000000010d1870 .functor XOR 1, L_00000000010d3b10, L_00000000010d3bb0, C4<0>, C4<0>;
L_00000000010d14f0 .functor XOR 1, L_00000000010d1870, L_00000000010d4290, C4<0>, C4<0>;
L_00000000010d0ca0 .functor AND 1, L_00000000010d3b10, L_00000000010d3bb0, C4<1>, C4<1>;
L_00000000010d1250 .functor XOR 1, L_00000000010d3b10, L_00000000010d3bb0, C4<0>, C4<0>;
L_00000000010d12c0 .functor AND 1, L_00000000010d1250, L_00000000010d4290, C4<1>, C4<1>;
L_00000000010d1090 .functor OR 1, L_00000000010d0ca0, L_00000000010d12c0, C4<0>, C4<0>;
v00000000010c5180_0 .net "Cin", 0 0, L_00000000010d4290;  1 drivers
v00000000010c3ba0_0 .net "Cout", 0 0, L_00000000010d1090;  alias, 1 drivers
v00000000010c39c0_0 .net *"_ivl_0", 0 0, L_00000000010d1870;  1 drivers
v00000000010c4b40_0 .net *"_ivl_4", 0 0, L_00000000010d0ca0;  1 drivers
v00000000010c3b00_0 .net *"_ivl_6", 0 0, L_00000000010d1250;  1 drivers
v00000000010c4be0_0 .net *"_ivl_8", 0 0, L_00000000010d12c0;  1 drivers
v00000000010c4d20_0 .net "s", 0 0, L_00000000010d14f0;  1 drivers
v00000000010c4f00_0 .net "x", 0 0, L_00000000010d3b10;  1 drivers
v00000000010c5040_0 .net "y", 0 0, L_00000000010d3bb0;  1 drivers
S_00000000010c61f0 .scope generate, "genblk2[6]" "genblk2[6]" 3 29, 3 29 0, S_000000000106e850;
 .timescale 0 0;
P_0000000001066520 .param/l "j" 0 3 29, +C4<0110>;
v00000000010c8230_0 .net "cout", 0 0, L_00000000010d0d80;  1 drivers
S_00000000010c6380 .scope module, "adder" "one_bit_full_adder" 3 32, 4 1 0, S_00000000010c61f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000000010d1410 .functor XOR 1, L_00000000010d2b70, L_00000000010d23f0, C4<0>, C4<0>;
L_00000000010d1640 .functor XOR 1, L_00000000010d1410, L_00000000010d39d0, C4<0>, C4<0>;
L_00000000010d1100 .functor AND 1, L_00000000010d2b70, L_00000000010d23f0, C4<1>, C4<1>;
L_00000000010d1170 .functor XOR 1, L_00000000010d2b70, L_00000000010d23f0, C4<0>, C4<0>;
L_00000000010d0d10 .functor AND 1, L_00000000010d1170, L_00000000010d39d0, C4<1>, C4<1>;
L_00000000010d0d80 .functor OR 1, L_00000000010d1100, L_00000000010d0d10, C4<0>, C4<0>;
v00000000010c3c40_0 .net "Cin", 0 0, L_00000000010d39d0;  1 drivers
v00000000010c4dc0_0 .net "Cout", 0 0, L_00000000010d0d80;  alias, 1 drivers
v00000000010c3ce0_0 .net *"_ivl_0", 0 0, L_00000000010d1410;  1 drivers
v00000000010c4fa0_0 .net *"_ivl_4", 0 0, L_00000000010d1100;  1 drivers
v00000000010c3d80_0 .net *"_ivl_6", 0 0, L_00000000010d1170;  1 drivers
v00000000010c3e20_0 .net *"_ivl_8", 0 0, L_00000000010d0d10;  1 drivers
v00000000010c7650_0 .net "s", 0 0, L_00000000010d1640;  1 drivers
v00000000010c8550_0 .net "x", 0 0, L_00000000010d2b70;  1 drivers
v00000000010c70b0_0 .net "y", 0 0, L_00000000010d23f0;  1 drivers
S_00000000010c6510 .scope generate, "genblk2[7]" "genblk2[7]" 3 29, 3 29 0, S_000000000106e850;
 .timescale 0 0;
P_0000000001066a20 .param/l "j" 0 3 29, +C4<0111>;
v00000000010c7ab0_0 .net "cout", 0 0, L_00000000010d8dc0;  1 drivers
S_00000000010c66a0 .scope module, "adder" "one_bit_full_adder" 3 32, 4 1 0, S_00000000010c6510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000000010d0b50 .functor XOR 1, L_00000000010d3a70, L_00000000010d2030, C4<0>, C4<0>;
L_00000000010d0e60 .functor XOR 1, L_00000000010d0b50, L_00000000010d4330, C4<0>, C4<0>;
L_00000000010d1790 .functor AND 1, L_00000000010d3a70, L_00000000010d2030, C4<1>, C4<1>;
L_00000000010d8260 .functor XOR 1, L_00000000010d3a70, L_00000000010d2030, C4<0>, C4<0>;
L_00000000010d8d50 .functor AND 1, L_00000000010d8260, L_00000000010d4330, C4<1>, C4<1>;
L_00000000010d8dc0 .functor OR 1, L_00000000010d1790, L_00000000010d8d50, C4<0>, C4<0>;
v00000000010c8910_0 .net "Cin", 0 0, L_00000000010d4330;  1 drivers
v00000000010c8410_0 .net "Cout", 0 0, L_00000000010d8dc0;  alias, 1 drivers
v00000000010c8b90_0 .net *"_ivl_0", 0 0, L_00000000010d0b50;  1 drivers
v00000000010c7d30_0 .net *"_ivl_4", 0 0, L_00000000010d1790;  1 drivers
v00000000010c89b0_0 .net *"_ivl_6", 0 0, L_00000000010d8260;  1 drivers
v00000000010c8c30_0 .net *"_ivl_8", 0 0, L_00000000010d8d50;  1 drivers
v00000000010c84b0_0 .net "s", 0 0, L_00000000010d0e60;  1 drivers
v00000000010c7b50_0 .net "x", 0 0, L_00000000010d3a70;  1 drivers
v00000000010c7c90_0 .net "y", 0 0, L_00000000010d2030;  1 drivers
    .scope S_000000000106e6c0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000010c7790_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000010c7f10_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_000000000106e6c0;
T_1 ;
    %vpi_call 2 14 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000106e6c0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000000010c7790_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000010c7f10_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000000010c7790_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v00000000010c7f10_0, 0, 8;
    %delay 300, 0;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v00000000010c7790_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v00000000010c7f10_0, 0, 8;
    %delay 500, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000000000106e6c0;
T_2 ;
    %vpi_call 2 35 "$monitor", "At time %t, result = %h, cout = %b", $time, v00000000010c87d0_0, v00000000010c7bf0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench/nbit_CLA_full_adder_tb.v";
    "nbit_CLA_full_adder.v";
    "././1bit_full_adder.v";
