{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550739446730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550739446730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 21 02:57:26 2019 " "Processing started: Thu Feb 21 02:57:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550739446730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1550739446730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gen_shift_reg -c gen_shift_reg --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off gen_shift_reg -c gen_shift_reg --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1550739446731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1550739447104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_shift_reg-structure " "Found design unit 1: gen_shift_reg-structure" {  } { { "gen_shift_reg.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 3 ex2 - shift register/gen_shift_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550739455175 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_shift_reg " "Found entity 1: gen_shift_reg" {  } { { "gen_shift_reg.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 3 ex2 - shift register/gen_shift_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550739455175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550739455175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-behavioral " "Found design unit 1: d_ff-behavioral" {  } { { "d_ff.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 3 ex2 - shift register/d_ff.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550739455178 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 3 ex2 - shift register/d_ff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550739455178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550739455178 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gen_shift_reg " "Elaborating entity \"gen_shift_reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1550739455216 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "4 3 downto 0 Qinternal gen_shift_reg.vhd(32) " "VHDL error at gen_shift_reg.vhd(32): index value 4 is outside the range (3 downto 0) of object \"Qinternal\"" {  } { { "gen_shift_reg.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 3 ex2 - shift register/gen_shift_reg.vhd" 32 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Design Software" 0 -1 1550739455217 ""}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "4 3 downto 0 Qinternal gen_shift_reg.vhd(32) " "VHDL assignment error at gen_shift_reg.vhd(32): index 4 is outside the range (3 downto 0) of object \"Qinternal\"" {  } { { "gen_shift_reg.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 3 ex2 - shift register/gen_shift_reg.vhd" 32 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Design Software" 0 -1 1550739455218 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1550739455218 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550739455318 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 21 02:57:35 2019 " "Processing ended: Thu Feb 21 02:57:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550739455318 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550739455318 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550739455318 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1550739455318 ""}
