TimeQuest Timing Analyzer report for d_trig
Thu Jan 16 11:37:46 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 28. Slow 1200mV 0C Model Setup: 'clk'
 29. Slow 1200mV 0C Model Hold: 'clk'
 30. Slow 1200mV 0C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 42. Fast 1200mV 0C Model Setup: 'clk'
 43. Fast 1200mV 0C Model Hold: 'clk'
 44. Fast 1200mV 0C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Slow Corner Signal Integrity Metrics
 56. Fast Corner Signal Integrity Metrics
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; d_trig                                             ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------+
; Clock Name                                                                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                             ;
+-------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------+
; clk                                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                             ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] } ;
+-------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                              ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                      ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 624.61 MHz  ; 250.0 MHz       ; clk                                                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1547.99 MHz ; 500.0 MHz       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                      ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -1.908 ; -2.655        ;
; clk                                                                                             ; -0.601 ; -1.706        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                       ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                             ; -0.638 ; -1.256        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.224 ; -0.224        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                             ; -3.000 ; -7.000        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.908 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.500        ; -0.259     ; 1.246      ;
; -1.706 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.500        ; -0.259     ; 1.044      ;
; -1.620 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.500        ; -0.259     ; 0.958      ;
; -0.747 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -0.399     ; 1.333      ;
; -0.555 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -0.399     ; 1.141      ;
; -0.471 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -0.399     ; 1.057      ;
; 0.177  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst1   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.500        ; 1.995      ; 2.512      ;
; 0.761  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst1   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; 1.995      ; 2.428      ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.601 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.062     ; 1.534      ;
; -0.526 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 1.000        ; -0.062     ; 1.459      ;
; -0.486 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.062     ; 1.419      ;
; -0.485 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; clk         ; 1.000        ; -0.062     ; 1.418      ;
; -0.096 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 1.000        ; -0.062     ; 1.029      ;
; -0.094 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; clk                                                                                             ; clk         ; 1.000        ; -0.062     ; 1.027      ;
; 0.053  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 2.310      ; 2.941      ;
; 0.059  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 2.310      ; 2.935      ;
; 0.080  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.062     ; 0.853      ;
; 0.589  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 2.310      ; 2.405      ;
; 0.719  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 2.310      ; 2.775      ;
; 0.841  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 2.310      ; 2.653      ;
; 1.160  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 2.310      ; 2.334      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.638 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 2.394      ; 2.142      ;
; -0.364 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 2.394      ; 2.416      ;
; -0.254 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 2.394      ; 2.526      ;
; -0.044 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 2.394      ; 2.236      ;
; 0.286  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 2.394      ; 2.566      ;
; 0.288  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 2.394      ; 2.568      ;
; 0.531  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.062      ; 0.750      ;
; 0.591  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 0.000        ; 0.062      ; 0.810      ;
; 0.610  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; clk                                                                                             ; clk         ; 0.000        ; 0.062      ; 0.829      ;
; 0.877  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; clk         ; 0.000        ; 0.062      ; 1.096      ;
; 0.878  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.062      ; 1.097      ;
; 0.879  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 0.000        ; 0.062      ; 1.098      ;
; 0.989  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.062      ; 1.208      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.224 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst1   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; 2.096      ; 2.228      ;
; 0.384  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst1   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.500       ; 2.096      ; 2.356      ;
; 0.965  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -0.214     ; 0.938      ;
; 1.060  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -0.214     ; 1.033      ;
; 1.144  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -0.214     ; 1.117      ;
; 1.407  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.500       ; -0.085     ; 0.852      ;
; 1.503  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.500       ; -0.085     ; 0.948      ;
; 1.593  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.500       ; -0.085     ; 1.038      ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; 0.094  ; 0.278        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; 0.094  ; 0.278        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; 0.094  ; 0.278        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; 0.094  ; 0.278        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                     ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.262  ; 0.262        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                       ;
; 0.262  ; 0.262        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                     ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; 0.737  ; 0.737        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                       ;
; 0.737  ; 0.737        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                         ;
; 0.744  ; 0.744        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.744  ; 0.744        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.744  ; 0.744        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.744  ; 0.744        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.755  ; 0.755        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                           ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst1                                                                          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst1                                                                          ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst1                                                                          ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Fall       ; inst2                                                                          ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst2|datac                                                                    ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst1|clk                                                                      ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~clkctrl|inclk[0] ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q                ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~clkctrl|inclk[0] ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~clkctrl|outclk   ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst1|clk                                                                      ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst2|datac                                                                    ;
; 0.578  ; 0.578        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Fall       ; inst2                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; D         ; clk                                                                                             ; 6.352 ; 6.194 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 5.706 ; 5.597 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 5.706 ; 5.597 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 5.644 ; 5.540 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 5.536 ; 5.457 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.929 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 4.824 ; 4.696 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dff     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 5.213 ; 5.119 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.939 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.939 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.853 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 4.929 ; 4.780 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dlanch  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 5.128 ; 5.003 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.863 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.863 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; D         ; clk                                                                                             ; 5.876 ; 5.724 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 5.425 ; 5.343 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 5.588 ; 5.477 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 5.529 ; 5.423 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 5.425 ; 5.343 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.902 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 4.657 ; 4.593 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dff     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 5.087 ; 4.991 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.912 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.912 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.824 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 4.822 ; 4.632 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dlanch  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 5.012 ; 4.888 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.834 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.834 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                               ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                      ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 702.74 MHz  ; 250.0 MHz       ; clk                                                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1845.02 MHz ; 500.0 MHz       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                       ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -1.744 ; -2.379        ;
; clk                                                                                             ; -0.423 ; -1.105        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                             ; -0.594 ; -1.203        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.155 ; -0.155        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                             ; -3.000 ; -7.000        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.744 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.500        ; -0.318     ; 1.117      ;
; -1.570 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.500        ; -0.318     ; 0.943      ;
; -1.492 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.500        ; -0.318     ; 0.865      ;
; -0.635 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -0.426     ; 1.194      ;
; -0.474 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -0.426     ; 1.033      ;
; -0.393 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -0.426     ; 0.952      ;
; 0.229  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst1   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.500        ; 1.777      ; 2.223      ;
; 0.748  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst1   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; 1.777      ; 2.204      ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.423 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.055     ; 1.363      ;
; -0.359 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 1.000        ; -0.055     ; 1.299      ;
; -0.323 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; clk         ; 1.000        ; -0.055     ; 1.263      ;
; -0.323 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.055     ; 1.263      ;
; 0.027  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 1.000        ; -0.055     ; 0.913      ;
; 0.029  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; clk                                                                                             ; clk         ; 1.000        ; -0.055     ; 0.911      ;
; 0.178  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.055     ; 0.762      ;
; 0.195  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 2.129      ; 2.599      ;
; 0.213  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 2.129      ; 2.581      ;
; 0.663  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 2.129      ; 2.131      ;
; 0.767  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 2.129      ; 2.527      ;
; 0.885  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 2.129      ; 2.409      ;
; 1.162  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 2.129      ; 2.132      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.594 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 2.203      ; 1.963      ;
; -0.349 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 2.203      ; 2.208      ;
; -0.260 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 2.203      ; 2.297      ;
; -0.084 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 2.203      ; 1.973      ;
; 0.207  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 2.203      ; 2.264      ;
; 0.214  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 2.203      ; 2.271      ;
; 0.480  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.055      ; 0.679      ;
; 0.530  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 0.000        ; 0.055      ; 0.729      ;
; 0.546  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; clk                                                                                             ; clk         ; 0.000        ; 0.055      ; 0.745      ;
; 0.779  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; clk         ; 0.000        ; 0.055      ; 0.978      ;
; 0.779  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.055      ; 0.978      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 0.000        ; 0.055      ; 0.985      ;
; 0.875  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.055      ; 1.074      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.155 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst1   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; 1.867      ; 2.036      ;
; 0.373  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst1   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.500       ; 1.867      ; 2.084      ;
; 0.927  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -0.262     ; 0.839      ;
; 1.012  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -0.262     ; 0.924      ;
; 1.097  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -0.262     ; 1.009      ;
; 1.398  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.500       ; -0.165     ; 0.763      ;
; 1.484  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.500       ; -0.165     ; 0.849      ;
; 1.574  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.500       ; -0.165     ; 0.939      ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                     ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.254  ; 0.254        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                       ;
; 0.254  ; 0.254        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                     ;
; 0.510  ; 0.726        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; 0.510  ; 0.726        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; 0.510  ; 0.726        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; 0.510  ; 0.726        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; 0.745  ; 0.745        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                       ;
; 0.745  ; 0.745        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                         ;
; 0.750  ; 0.750        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.750  ; 0.750        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.750  ; 0.750        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.750  ; 0.750        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.755  ; 0.755        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                           ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst1                                                                          ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst1                                                                          ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst1                                                                          ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst2|datac                                                                    ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Fall       ; inst2                                                                          ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst1|clk                                                                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~clkctrl|inclk[0] ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q                ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~clkctrl|inclk[0] ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~clkctrl|outclk   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst1|clk                                                                      ;
; 0.553  ; 0.553        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Fall       ; inst2                                                                          ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst2|datac                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; D         ; clk                                                                                             ; 6.009 ; 5.835 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 5.438 ; 5.283 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 5.438 ; 5.283 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 5.382 ; 5.239 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 5.268 ; 5.162 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.869 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 4.619 ; 4.472 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dff     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 4.911 ; 4.805 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.879 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.879 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.769 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 4.655 ; 4.488 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dlanch  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 4.815 ; 4.682 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.779 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.779 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; D         ; clk                                                                                             ; 5.589 ; 5.420 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 5.169 ; 5.062 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 5.332 ; 5.178 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 5.279 ; 5.136 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 5.169 ; 5.062 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.845 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 4.466 ; 4.378 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dff     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 4.797 ; 4.690 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.855 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.855 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.744 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 4.559 ; 4.356 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dlanch  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 4.713 ; 4.580 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.754 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.754 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                       ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.774 ; -0.774        ;
; clk                                                                                             ; 0.116  ; 0.000         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                             ; -0.352 ; -0.695        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.187 ; -0.187        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                             ; -3.000 ; -8.297        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.774 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.500        ; -0.078     ; 0.683      ;
; -0.646 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.500        ; -0.078     ; 0.555      ;
; -0.607 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.500        ; -0.078     ; 0.516      ;
; 0.079  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -0.169     ; 0.729      ;
; 0.201  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -0.169     ; 0.607      ;
; 0.231  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -0.169     ; 0.577      ;
; 0.291  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst1   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.500        ; 1.163      ; 1.464      ;
; 0.910  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst1   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; 1.163      ; 1.345      ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.116 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.036     ; 0.835      ;
; 0.119 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 1.282      ; 1.745      ;
; 0.123 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 1.282      ; 1.741      ;
; 0.151 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 1.000        ; -0.036     ; 0.800      ;
; 0.183 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.036     ; 0.768      ;
; 0.184 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; clk         ; 1.000        ; -0.036     ; 0.767      ;
; 0.386 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 1.000        ; -0.036     ; 0.565      ;
; 0.387 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; clk                                                                                             ; clk         ; 1.000        ; -0.036     ; 0.564      ;
; 0.416 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 1.282      ; 1.448      ;
; 0.482 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.036     ; 0.469      ;
; 0.818 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 1.282      ; 1.546      ;
; 0.882 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 1.282      ; 1.482      ;
; 1.057 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 1.282      ; 1.307      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.352 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 1.332      ; 1.199      ;
; -0.203 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 1.332      ; 1.348      ;
; -0.140 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 1.332      ; 1.411      ;
; 0.277  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.036      ; 0.397      ;
; 0.293  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 1.332      ; 1.344      ;
; 0.317  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 0.000        ; 0.036      ; 0.437      ;
; 0.327  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; clk                                                                                             ; clk         ; 0.000        ; 0.036      ; 0.447      ;
; 0.474  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; clk         ; 0.000        ; 0.036      ; 0.594      ;
; 0.475  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.036      ; 0.595      ;
; 0.477  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 0.000        ; 0.036      ; 0.597      ;
; 0.480  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 1.332      ; 1.531      ;
; 0.483  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 1.332      ; 1.534      ;
; 0.540  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.036      ; 0.660      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.187 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst1   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; 1.222      ; 1.224      ;
; 0.443  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -0.060     ; 0.497      ;
; 0.448  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst1   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.500       ; 1.222      ; 1.379      ;
; 0.508  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -0.060     ; 0.562      ;
; 0.543  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst1   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -0.060     ; 0.597      ;
; 0.899  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.500       ; 0.024      ; 0.453      ;
; 0.961  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.500       ; 0.024      ; 0.515      ;
; 1.001  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst2   ; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.500       ; 0.024      ; 0.555      ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; -0.059 ; -0.059       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                     ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; -0.045 ; -0.045       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                       ;
; -0.045 ; -0.045       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                     ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; 1.044  ; 1.044        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                       ;
; 1.044  ; 1.044        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                         ;
; 1.053  ; 1.053        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 1.053  ; 1.053        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 1.053  ; 1.053        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 1.053  ; 1.053        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 1.059  ; 1.059        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                           ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst1                                                                          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst1                                                                          ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst1                                                                          ;
; 0.426  ; 0.426        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Fall       ; inst2                                                                          ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst2|datac                                                                    ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst1|clk                                                                      ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~clkctrl|inclk[0] ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~clkctrl|inclk[0] ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~clkctrl|outclk   ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst1|clk                                                                      ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst2|datac                                                                    ;
; 0.571  ; 0.571        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Fall       ; inst2                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; D         ; clk                                                                                             ; 3.767 ; 3.719 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 3.395 ; 3.383 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 3.395 ; 3.383 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 3.370 ; 3.357 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 3.313 ; 3.303 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.868 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.919 ; 2.898 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dff     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.204 ; 3.186 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.878 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.878 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 1.862 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.058 ; 3.017 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dlanch  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.169 ; 3.135 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 1.872 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 1.872 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; D         ; clk                                                                                             ; 3.487 ; 3.456 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 3.249 ; 3.236 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 3.327 ; 3.313 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 3.303 ; 3.288 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 3.249 ; 3.236 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.854 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.827 ; 2.839 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dff     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.131 ; 3.110 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.863 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.863 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 1.845 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.995 ; 2.935 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dlanch  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.104 ; 3.067 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 1.855 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 1.855 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                           ;
+--------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                                                            ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                 ; -1.908 ; -0.638 ; N/A      ; N/A     ; -3.000              ;
;  clk                                                                                             ; -0.601 ; -0.638 ; N/A      ; N/A     ; -3.000              ;
;  lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -1.908 ; -0.224 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                                                  ; -4.361 ; -1.48  ; 0.0      ; 0.0     ; -9.297              ;
;  clk                                                                                             ; -1.706 ; -1.256 ; N/A      ; N/A     ; -8.297              ;
;  lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -2.655 ; -0.224 ; N/A      ; N/A     ; -1.000              ;
+--------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; D         ; clk                                                                                             ; 6.352 ; 6.194 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 5.706 ; 5.597 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 5.706 ; 5.597 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 5.644 ; 5.540 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 5.536 ; 5.457 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.929 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 4.824 ; 4.696 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dff     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 5.213 ; 5.119 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.939 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.939 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.853 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 4.929 ; 4.780 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dlanch  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 5.128 ; 5.003 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.863 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.863 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; D         ; clk                                                                                             ; 3.487 ; 3.456 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 3.249 ; 3.236 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 3.327 ; 3.313 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 3.303 ; 3.288 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 3.249 ; 3.236 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.854 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.827 ; 2.839 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dff     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.131 ; 3.110 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.863 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.863 ;       ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 1.845 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; D         ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.995 ; 2.935 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q_dlanch  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.104 ; 3.067 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 1.855 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 1.855 ; Fall       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; C             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q_dlanch      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q_dff         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; C             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; D             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; Q_dlanch      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; Q_dff         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; X[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; X[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; X[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; X[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; C             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; D             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; Q_dlanch      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; Q_dff         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; X[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; X[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; X[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; X[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                      ; To Clock                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                             ; clk                                                                                             ; 7        ; 0        ; 0        ; 0        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; 3        ; 3        ; 0        ; 0        ;
; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3        ; 0        ; 3        ; 0        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1        ; 1        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                      ; To Clock                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                             ; clk                                                                                             ; 7        ; 0        ; 0        ; 0        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; 3        ; 3        ; 0        ; 0        ;
; clk                                                                                             ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3        ; 0        ; 3        ; 0        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1        ; 1        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jan 16 11:37:42 2025
Info: Command: quartus_sta d_trig -c d_trig
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'd_trig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.908
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.908              -2.655 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
    Info (332119):    -0.601              -1.706 clk 
Info (332146): Worst-case hold slack is -0.638
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.638              -1.256 clk 
    Info (332119):    -0.224              -0.224 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 clk 
    Info (332119):    -1.000              -1.000 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.744              -2.379 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
    Info (332119):    -0.423              -1.105 clk 
Info (332146): Worst-case hold slack is -0.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.594              -1.203 clk 
    Info (332119):    -0.155              -0.155 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 clk 
    Info (332119):    -1.000              -1.000 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.774
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.774              -0.774 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
    Info (332119):     0.116               0.000 clk 
Info (332146): Worst-case hold slack is -0.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.352              -0.695 clk 
    Info (332119):    -0.187              -0.187 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -8.297 clk 
    Info (332119):    -1.000              -1.000 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4675 megabytes
    Info: Processing ended: Thu Jan 16 11:37:46 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


