20:05:29 INFO  : Registering command handlers for SDK TCF services
20:05:29 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\digital_circuits\Mini_System\Mini_System.sdk\temp_xsdb_launch_script.tcl
20:05:32 INFO  : XSCT server has started successfully.
20:05:32 INFO  : Successfully done setting XSCT server connection channel  
20:05:32 INFO  : Successfully done setting SDK workspace  
20:05:32 INFO  : Processing command line option -hwspec D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf.
20:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505458A" && level==0} -index 0' command is executed.
20:27:54 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
20:35:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505458A" && level==0} -index 0' command is executed.
20:35:36 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
20:41:24 INFO  : Processor reset is completed for microblaze_0
20:45:01 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:45:03 INFO  : Processor reset is completed for microblaze_0
20:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505458A" && level==0} -index 0' command is executed.
20:46:07 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
20:46:33 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:46:35 INFO  : Processor reset is completed for microblaze_0
20:47:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505458A" && level==0} -index 0' command is executed.
20:47:23 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
21:40:39 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:06:13 INFO  : Registering command handlers for SDK TCF services
20:06:13 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\digital_circuits\Mini_System\Mini_System.sdk\temp_xsdb_launch_script.tcl
20:06:17 INFO  : XSCT server has started successfully.
20:06:19 INFO  : Successfully done setting XSCT server connection channel  
20:06:19 INFO  : Successfully done setting SDK workspace  
20:06:19 INFO  : Processing command line option -hwspec D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf.
20:06:19 INFO  : Checking for hwspec changes in the project design_CPU_System_wrapper_hw_platform_0.
20:06:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1621339271391,  Project:1620820574201
20:06:19 INFO  : The hardware specification for project 'design_CPU_System_wrapper_hw_platform_0' is different from D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf.
20:06:19 INFO  : Copied contents of D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf into \design_CPU_System_wrapper_hw_platform_0\system.hdf.
20:06:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:06:23 INFO  : 
20:06:24 INFO  : Updating hardware inferred compiler options for C_DataType.
20:06:25 INFO  : Updating hardware inferred compiler options for Hello_World.
20:06:25 INFO  : Clearing existing target manager status.
22:36:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
22:36:42 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
22:37:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
22:37:06 INFO  : 'fpga -state' command is executed.
22:37:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:06 INFO  : Jtag cable 'Digilent Nexys4 210274533151A' is selected.
22:37:06 INFO  : 'jtag frequency' command is executed.
22:37:06 INFO  : Context for processor 'microblaze_0' is selected.
22:37:06 INFO  : Hardware design information is loaded from 'D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
22:37:06 INFO  : Context for processor 'microblaze_0' is selected.
22:37:06 INFO  : Processor reset is completed for 'microblaze_0'.
22:37:06 INFO  : Context for processor 'microblaze_0' is selected.
22:37:06 INFO  : The application 'D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/button_in/Debug/button_in.elf' is downloaded to processor 'microblaze_0'.
22:37:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274533151A"} -index 0
loadhw D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274533151A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274533151A"} -index 0
dow D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/button_in/Debug/button_in.elf
----------------End of Script----------------

22:37:06 INFO  : Memory regions updated for context MicroBlaze #0
22:37:06 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
22:37:06 INFO  : Context for processor 'microblaze_0' is selected.
22:37:06 INFO  : 'con' command is executed.
22:37:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274533151A"} -index 0
con
----------------End of Script----------------

22:37:06 INFO  : Launch script is exported to file 'D:\Vivado\digital_circuits\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_button_in.elf_on_local.tcl'
22:38:43 INFO  : Disconnected from the channel tcfchan#1.
22:38:44 INFO  : Processor reset is completed for microblaze_0
22:39:36 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:39:54 INFO  : Processor reset is completed for microblaze_0
22:39:54 ERROR : Port COM3 is already in use.
22:40:12 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:40:16 INFO  : Processor reset is completed for microblaze_0
22:40:40 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:40:42 INFO  : Processor reset is completed for microblaze_0
22:40:42 ERROR : Port COM3 is already in use.
22:40:52 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:40:53 INFO  : Processor reset is completed for microblaze_0
22:41:10 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:41:12 INFO  : Processor reset is completed for microblaze_0
22:41:12 ERROR : Port COM3 is already in use.
22:41:21 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:41:23 INFO  : Processor reset is completed for microblaze_0
22:41:37 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:41:38 INFO  : Processor reset is completed for microblaze_0
22:41:38 ERROR : Port COM3 is already in use.
22:43:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
22:43:11 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
22:43:47 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:44:00 INFO  : Processor reset is completed for microblaze_0
22:44:00 ERROR : Port COM3 is already in use.
22:45:12 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:45:14 INFO  : Processor reset is completed for microblaze_0
22:45:14 ERROR : Port COM3 is already in use.
22:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
22:46:09 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
22:48:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
22:49:01 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
22:49:49 INFO  : Processor reset is completed for microblaze_0
22:50:15 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:50:17 INFO  : Processor reset is completed for microblaze_0
22:52:54 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:52:55 INFO  : Processor reset is completed for microblaze_0
22:54:31 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:54:34 INFO  : Processor reset is completed for microblaze_0
22:58:24 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:58:27 INFO  : Processor reset is completed for microblaze_0
22:58:57 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:59:00 INFO  : Processor reset is completed for microblaze_0
23:01:26 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:01:28 INFO  : Processor reset is completed for microblaze_0
23:21:46 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:21:47 INFO  : Processor reset is completed for microblaze_0
23:24:23 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:24:25 INFO  : Processor reset is completed for microblaze_0
23:24:25 ERROR : Port COM3 is already in use.
23:24:34 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:24:36 INFO  : Processor reset is completed for microblaze_0
23:24:36 ERROR : Port COM3 is already in use.
23:24:58 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:25:18 INFO  : Processor reset is completed for microblaze_0
23:41:08 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:41:10 INFO  : Processor reset is completed for microblaze_0
23:42:50 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:42:52 INFO  : Processor reset is completed for microblaze_0
23:42:53 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:42:55 INFO  : Processor reset is completed for microblaze_0
23:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
23:52:52 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
23:53:38 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:53:47 INFO  : Processor reset is completed for microblaze_0
23:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
23:54:38 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
23:54:48 INFO  : Processor reset is completed for microblaze_0
23:55:00 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:55:03 INFO  : Processor reset is completed for microblaze_0
23:56:00 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:56:02 INFO  : Processor reset is completed for microblaze_0
23:57:28 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:21:40 INFO  : Registering command handlers for SDK TCF services
10:21:41 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\digital_circuits\Mini_System\Mini_System.sdk\temp_xsdb_launch_script.tcl
10:21:43 INFO  : XSCT server has started successfully.
10:21:44 INFO  : Successfully done setting XSCT server connection channel  
10:21:44 INFO  : Successfully done setting SDK workspace  
10:21:44 INFO  : Processing command line option -hwspec D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf.
10:21:44 INFO  : Checking for hwspec changes in the project design_CPU_System_wrapper_hw_platform_0.
11:01:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1621393289982,  Project:1621339271391
11:01:52 INFO  : Project design_CPU_System_wrapper_hw_platform_0's source hardware specification located at D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:02:33 INFO  : Copied contents of D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf into \design_CPU_System_wrapper_hw_platform_0\system.hdf.
11:02:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:02:36 INFO  : 
11:02:37 INFO  : Updating hardware inferred compiler options for Hello_World.
11:02:38 INFO  : Updating hardware inferred compiler options for button_in.
11:02:39 INFO  : Updating hardware inferred compiler options for led_out.
11:02:40 INFO  : Updating hardware inferred compiler options for segment_display.
11:02:41 INFO  : Updating hardware inferred compiler options for switch_in.
11:02:41 INFO  : Clearing existing target manager status.
11:03:29 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:03:51 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\digital_circuits\Mini_System\Mini_System.sdk\temp_xsdb_launch_script.tcl
11:03:53 INFO  : XSCT server has started successfully.
11:03:53 INFO  : Successfully done setting XSCT server connection channel  
11:03:54 INFO  : Successfully done setting SDK workspace  
11:03:56 INFO  : Registering command handlers for SDK TCF services
11:03:56 INFO  : Processing command line option -hwspec D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf.
11:03:56 INFO  : Checking for hwspec changes in the project design_CPU_System_wrapper_hw_platform_0.
11:05:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
11:05:37 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
13:15:43 INFO  : Registering command handlers for SDK TCF services
13:15:43 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\digital_circuits\Mini_System\Mini_System.sdk\temp_xsdb_launch_script.tcl
13:15:45 INFO  : XSCT server has started successfully.
13:15:46 INFO  : Successfully done setting XSCT server connection channel  
13:15:46 INFO  : Successfully done setting SDK workspace  
13:15:46 INFO  : Processing command line option -hwspec D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf.
13:15:46 INFO  : Checking for hwspec changes in the project design_CPU_System_wrapper_hw_platform_0.
13:15:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1621401294041,  Project:1621393289982
13:15:46 INFO  : The hardware specification for project 'design_CPU_System_wrapper_hw_platform_0' is different from D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf.
13:15:46 INFO  : Copied contents of D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf into \design_CPU_System_wrapper_hw_platform_0\system.hdf.
13:15:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:15:49 INFO  : 
13:15:50 INFO  : Updating hardware inferred compiler options for Hello_World.
13:15:51 INFO  : Updating hardware inferred compiler options for button_in.
13:15:52 INFO  : Updating hardware inferred compiler options for led_out.
13:15:53 INFO  : Updating hardware inferred compiler options for segment_display.
13:15:53 INFO  : Updating hardware inferred compiler options for switch_in.
13:15:54 INFO  : Clearing existing target manager status.
13:28:54 INFO  : Processor reset is completed for microblaze_0
13:29:37 INFO  : Processor reset is completed for microblaze_0
13:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
13:30:50 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
13:32:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
13:32:46 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
13:32:59 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:33:02 INFO  : Processor reset is completed for microblaze_0
16:43:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
16:43:52 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
16:44:09 INFO  : Processor reset is completed for microblaze_0
16:47:43 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:47:45 INFO  : Processor reset is completed for microblaze_0
16:52:10 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:52:13 INFO  : Processor reset is completed for microblaze_0
16:57:03 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:57:04 INFO  : Processor reset is completed for microblaze_0
17:03:29 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:03:31 INFO  : Processor reset is completed for microblaze_0
17:12:54 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:12:56 INFO  : Processor reset is completed for microblaze_0
17:13:57 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:13:58 INFO  : Processor reset is completed for microblaze_0
17:14:35 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:14:37 INFO  : Processor reset is completed for microblaze_0
17:15:47 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:15:49 INFO  : Processor reset is completed for microblaze_0
17:43:36 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:43:38 INFO  : Processor reset is completed for microblaze_0
17:46:23 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:46:25 INFO  : Processor reset is completed for microblaze_0
18:30:05 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:30:06 INFO  : Processor reset is completed for microblaze_0
18:30:28 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:30:30 INFO  : Processor reset is completed for microblaze_0
18:30:56 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:31:01 INFO  : Processor reset is completed for microblaze_0
19:05:48 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

19:05:48 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
19:06:58 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

19:06:58 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
19:07:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505458A" && level==0} -index 0' command is executed.
19:07:41 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
19:09:06 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

19:09:06 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
19:09:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505458A" && level==0} -index 0' command is executed.
19:09:32 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
19:10:58 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

19:10:58 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
19:11:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505458A" && level==0} -index 0' command is executed.
19:11:36 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
19:12:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505458A" && level==0} -index 0' command is executed.
19:12:26 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
19:13:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505458A" && level==0} -index 0' command is executed.
19:13:53 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
19:19:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505458A" && level==0} -index 0' command is executed.
19:19:46 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
19:22:10 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

19:22:10 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
19:22:18 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

19:22:18 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
19:22:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505458A" && level==0} -index 0' command is executed.
19:22:43 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
19:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505458A" && level==0} -index 0' command is executed.
19:34:24 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
21:52:48 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:09:14 INFO  : Registering command handlers for SDK TCF services
18:09:14 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\digital_circuits\Mini_System\Mini_System.sdk\temp_xsdb_launch_script.tcl
18:09:17 INFO  : XSCT server has started successfully.
18:09:18 INFO  : Successfully done setting XSCT server connection channel  
18:09:18 INFO  : Successfully done setting SDK workspace  
18:09:18 INFO  : Processing command line option -hwspec D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf.
18:09:18 INFO  : Checking for hwspec changes in the project design_CPU_System_wrapper_hw_platform_0.
18:09:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1622023700106,  Project:1621401294041
18:09:18 INFO  : The hardware specification for project 'design_CPU_System_wrapper_hw_platform_0' is different from D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf.
18:09:18 INFO  : Copied contents of D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf into \design_CPU_System_wrapper_hw_platform_0\system.hdf.
18:09:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:09:22 INFO  : 
18:09:23 INFO  : Updating hardware inferred compiler options for Hello_World.
18:09:24 INFO  : Updating hardware inferred compiler options for button_in.
18:09:25 INFO  : Updating hardware inferred compiler options for led_out.
18:09:26 INFO  : Updating hardware inferred compiler options for seg_timer_intr.
18:09:27 INFO  : Updating hardware inferred compiler options for segment_display.
18:09:27 INFO  : Updating hardware inferred compiler options for segment_roll.
18:09:28 INFO  : Updating hardware inferred compiler options for switch_in.
18:09:52 INFO  : Clearing existing target manager status.
20:06:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
20:07:00 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
20:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
20:07:25 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
20:13:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
20:13:20 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
20:13:45 INFO  : Processor reset is completed for microblaze_0
20:14:10 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:14:13 INFO  : Processor reset is completed for microblaze_0
20:14:31 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:14:37 INFO  : Processor reset is completed for microblaze_0
20:23:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
20:23:57 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
20:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
20:30:29 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
21:40:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
21:40:55 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
21:43:06 INFO  : Processor reset is completed for microblaze_0
21:43:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
21:43:42 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
21:51:46 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:51:48 INFO  : Processor reset is completed for microblaze_0
21:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
21:52:40 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
21:53:23 INFO  : Processor reset is completed for microblaze_0
21:53:54 INFO  : Processor reset is completed for microblaze_0
21:54:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
21:54:28 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
21:55:11 INFO  : Processor reset is completed for microblaze_0
21:56:51 INFO  : Processor reset is completed for microblaze_0
21:57:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274533151A" && level==0} -index 0' command is executed.
21:57:20 INFO  : FPGA configured successfully with bitstream "D:/Vivado/digital_circuits/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
21:59:34 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:22:21 INFO  : Registering command handlers for SDK TCF services
18:22:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado\project\Mini_System\Mini_System.sdk\temp_xsdb_launch_script.tcl
18:22:23 INFO  : XSCT server has started successfully.
18:22:23 INFO  : Successfully done setting XSCT server connection channel  
18:22:24 INFO  : Successfully done setting SDK workspace  
18:22:24 INFO  : Processing command line option -hwspec C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf.
18:23:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
18:23:48 INFO  : FPGA configured successfully with bitstream "C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
18:25:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
18:25:28 INFO  : 'fpga -state' command is executed.
18:25:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:28 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
18:25:28 INFO  : 'jtag frequency' command is executed.
18:25:28 INFO  : Context for processor 'microblaze_0' is selected.
18:25:28 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
18:25:28 INFO  : Context for processor 'microblaze_0' is selected.
18:25:28 INFO  : Processor reset is completed for 'microblaze_0'.
18:25:28 INFO  : Context for processor 'microblaze_0' is selected.
18:25:28 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/seg_timer_intr/Debug/seg_timer_intr.elf' is downloaded to processor 'microblaze_0'.
18:25:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/seg_timer_intr/Debug/seg_timer_intr.elf
----------------End of Script----------------

18:25:28 INFO  : Memory regions updated for context MicroBlaze #0
18:25:28 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:25:28 INFO  : Context for processor 'microblaze_0' is selected.
18:25:28 INFO  : 'con' command is executed.
18:25:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

18:25:28 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_seg_timer_intr.elf_on_local.tcl'
18:29:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
18:29:06 INFO  : 'fpga -state' command is executed.
18:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:06 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
18:29:06 INFO  : 'jtag frequency' command is executed.
18:29:06 INFO  : Context for processor 'microblaze_0' is selected.
18:29:06 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
18:29:06 INFO  : Context for processor 'microblaze_0' is selected.
18:29:06 INFO  : Processor reset is completed for 'microblaze_0'.
18:29:06 INFO  : Context for processor 'microblaze_0' is selected.
18:29:06 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/seg_timer/Debug/seg_timer.elf' is downloaded to processor 'microblaze_0'.
18:29:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/seg_timer/Debug/seg_timer.elf
----------------End of Script----------------

18:29:06 INFO  : Memory regions updated for context MicroBlaze #0
18:29:06 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:29:06 INFO  : Context for processor 'microblaze_0' is selected.
18:29:06 INFO  : 'con' command is executed.
18:29:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

18:29:06 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\performance_analysis\performance_analysis_using_debug_seg_timer.elf_on_local.tcl'
18:29:07 INFO  : Apm configuration has been updated and stored to 'C:\vivado\project\Mini_System\Mini_System.sdk\design_CPU_System_wrapper_hw_platform_0\apmconfigs\apm_default.json' for the project 'design_CPU_System_wrapper_hw_platform_0'
18:29:07 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
18:29:07 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
18:29:08 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
18:29:08 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
18:29:18 INFO  : Disconnected from the channel tcfchan#1.
18:29:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
18:29:20 INFO  : 'fpga -state' command is executed.
18:29:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:20 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
18:29:20 INFO  : 'jtag frequency' command is executed.
18:29:20 INFO  : Context for processor 'microblaze_0' is selected.
18:29:21 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
18:29:21 INFO  : Context for processor 'microblaze_0' is selected.
18:29:21 INFO  : Processor reset is completed for 'microblaze_0'.
18:29:21 INFO  : Context for processor 'microblaze_0' is selected.
18:29:21 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/seg_timer/Debug/seg_timer.elf' is downloaded to processor 'microblaze_0'.
18:29:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/seg_timer/Debug/seg_timer.elf
----------------End of Script----------------

18:29:21 INFO  : Memory regions updated for context MicroBlaze #0
18:29:21 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:29:21 INFO  : Context for processor 'microblaze_0' is selected.
18:29:21 INFO  : 'con' command is executed.
18:29:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

18:29:21 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_seg_timer.elf_on_local.tcl'
18:29:23 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
18:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
18:30:52 INFO  : FPGA configured successfully with bitstream "C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
18:31:30 WARN  : channel "tcfchan#1" closed
18:31:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
18:31:31 INFO  : 'fpga -state' command is executed.
18:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:32 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
18:31:32 INFO  : 'jtag frequency' command is executed.
18:31:32 INFO  : Context for processor 'microblaze_0' is selected.
18:31:32 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
18:31:32 INFO  : Context for processor 'microblaze_0' is selected.
18:31:32 INFO  : Processor reset is completed for 'microblaze_0'.
18:31:32 INFO  : Context for processor 'microblaze_0' is selected.
18:31:32 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/seg_timer_intr/Debug/seg_timer_intr.elf' is downloaded to processor 'microblaze_0'.
18:31:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/seg_timer_intr/Debug/seg_timer_intr.elf
----------------End of Script----------------

18:31:32 INFO  : Memory regions updated for context MicroBlaze #0
18:31:32 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:31:32 INFO  : Context for processor 'microblaze_0' is selected.
18:31:32 INFO  : 'con' command is executed.
18:31:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

18:31:32 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_seg_timer_intr.elf_on_local.tcl'
18:31:34 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
18:40:43 INFO  : Disconnected from the channel tcfchan#2.
18:40:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
18:40:44 INFO  : 'fpga -state' command is executed.
18:40:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:44 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
18:40:44 INFO  : 'jtag frequency' command is executed.
18:40:44 INFO  : Context for processor 'microblaze_0' is selected.
18:40:44 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
18:40:44 INFO  : Context for processor 'microblaze_0' is selected.
18:40:44 INFO  : Processor reset is completed for 'microblaze_0'.
18:40:44 INFO  : Context for processor 'microblaze_0' is selected.
18:40:45 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/seg_timer/Debug/seg_timer.elf' is downloaded to processor 'microblaze_0'.
18:40:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/seg_timer/Debug/seg_timer.elf
----------------End of Script----------------

18:40:45 INFO  : Memory regions updated for context MicroBlaze #0
18:40:45 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:40:45 INFO  : Context for processor 'microblaze_0' is selected.
18:40:45 INFO  : 'con' command is executed.
18:40:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

18:40:45 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_seg_timer.elf_on_local.tcl'
18:40:47 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
18:41:28 WARN  : channel "tcfchan#2" closed
18:41:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
18:41:29 INFO  : 'fpga -state' command is executed.
18:41:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:29 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
18:41:29 INFO  : 'jtag frequency' command is executed.
18:41:30 INFO  : Context for processor 'microblaze_0' is selected.
18:41:30 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
18:41:30 INFO  : Context for processor 'microblaze_0' is selected.
18:41:30 INFO  : Processor reset is completed for 'microblaze_0'.
18:41:30 INFO  : Context for processor 'microblaze_0' is selected.
18:41:30 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/switch_in/Debug/switch_in.elf' is downloaded to processor 'microblaze_0'.
18:41:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/switch_in/Debug/switch_in.elf
----------------End of Script----------------

18:41:30 INFO  : Memory regions updated for context MicroBlaze #0
18:41:30 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:41:30 INFO  : Context for processor 'microblaze_0' is selected.
18:41:30 INFO  : 'con' command is executed.
18:41:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

18:41:30 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_switch_in.elf_on_local.tcl'
18:41:32 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
18:42:23 INFO  : Disconnected from the channel tcfchan#3.
18:42:24 INFO  : Processor reset is completed for microblaze_0
18:42:35 ERROR : No such port: COM4
18:43:11 WARN  : channel "tcfchan#3" closed
18:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
18:43:12 INFO  : 'fpga -state' command is executed.
18:43:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:13 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
18:43:13 INFO  : 'jtag frequency' command is executed.
18:43:16 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"". available targets:
  1* xc7a100t
     2  MicroBlaze Debug Module at USER2
        3  MicroBlaze #0 (Access denied) (Running)
18:43:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
----------------End of Script----------------

18:43:43 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:43:45 INFO  : Processor reset is completed for microblaze_0
18:43:50 ERROR : No such port: COM4
18:44:30 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:44:33 INFO  : Processor reset is completed for microblaze_0
18:44:38 ERROR : No such port: COM4
18:45:09 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:45:11 INFO  : Processor reset is completed for microblaze_0
18:45:16 ERROR : Port COM9 is already in use.
18:45:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
18:45:53 INFO  : FPGA configured successfully with bitstream "C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
18:47:13 ERROR : Failed to call write_mss 
Reason: ERROR: [Common 17-176] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/vivado/project/Mini_System/Mini_System.sdk/intergration_test_bsp/system.mss]

18:49:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
18:49:34 INFO  : 'fpga -state' command is executed.
18:49:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:34 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
18:49:34 INFO  : 'jtag frequency' command is executed.
18:49:37 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"". available targets:
  1* xc7a100t
     2  MicroBlaze Debug Module at USER2
        3  MicroBlaze #0 (Access denied) (Running)
18:49:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
----------------End of Script----------------

18:50:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
18:50:23 INFO  : FPGA configured successfully with bitstream "C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
19:02:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
19:02:03 INFO  : FPGA configured successfully with bitstream "C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
19:07:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
19:08:01 INFO  : FPGA configured successfully with bitstream "C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
20:44:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
20:44:48 INFO  : FPGA configured successfully with bitstream "C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
20:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
20:48:32 INFO  : FPGA configured successfully with bitstream "C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
20:48:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
20:48:41 INFO  : 'fpga -state' command is executed.
20:48:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:42 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
20:48:42 INFO  : 'jtag frequency' command is executed.
20:48:42 INFO  : Context for processor 'microblaze_0' is selected.
20:48:42 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
20:48:42 INFO  : Context for processor 'microblaze_0' is selected.
20:48:42 INFO  : Processor reset is completed for 'microblaze_0'.
20:48:42 INFO  : Context for processor 'microblaze_0' is selected.
20:48:42 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/intergration_test1/Debug/intergration_test1.elf' is downloaded to processor 'microblaze_0'.
20:48:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/intergration_test1/Debug/intergration_test1.elf
----------------End of Script----------------

20:48:42 INFO  : Memory regions updated for context MicroBlaze #0
20:48:42 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
20:48:42 INFO  : Context for processor 'microblaze_0' is selected.
20:48:42 INFO  : 'con' command is executed.
20:48:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

20:48:42 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_intergration_test1.elf_on_local.tcl'
20:48:44 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
20:49:11 INFO  : Disconnected from the channel tcfchan#4.
20:49:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
20:49:12 INFO  : 'fpga -state' command is executed.
20:49:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:12 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
20:49:12 INFO  : 'jtag frequency' command is executed.
20:49:12 INFO  : Context for processor 'microblaze_0' is selected.
20:49:12 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
20:49:12 INFO  : Context for processor 'microblaze_0' is selected.
20:49:12 INFO  : Processor reset is completed for 'microblaze_0'.
20:49:13 INFO  : Context for processor 'microblaze_0' is selected.
20:49:13 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/segment_display/Debug/segment_display.elf' is downloaded to processor 'microblaze_0'.
20:49:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/segment_display/Debug/segment_display.elf
----------------End of Script----------------

20:49:13 INFO  : Memory regions updated for context MicroBlaze #0
20:49:13 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
20:49:13 INFO  : Context for processor 'microblaze_0' is selected.
20:49:13 INFO  : 'con' command is executed.
20:49:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

20:49:13 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_segment_display.elf_on_local.tcl'
20:49:15 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
20:49:24 INFO  : Disconnected from the channel tcfchan#5.
20:49:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
20:49:25 INFO  : 'fpga -state' command is executed.
20:49:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:26 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
20:49:26 INFO  : 'jtag frequency' command is executed.
20:49:26 INFO  : Context for processor 'microblaze_0' is selected.
20:49:26 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
20:49:26 INFO  : Context for processor 'microblaze_0' is selected.
20:49:26 INFO  : Processor reset is completed for 'microblaze_0'.
20:49:26 INFO  : Context for processor 'microblaze_0' is selected.
20:49:26 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/intergration_test1/Debug/intergration_test1.elf' is downloaded to processor 'microblaze_0'.
20:49:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/intergration_test1/Debug/intergration_test1.elf
----------------End of Script----------------

20:49:26 INFO  : Memory regions updated for context MicroBlaze #0
20:49:26 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
20:49:26 INFO  : Context for processor 'microblaze_0' is selected.
20:49:26 INFO  : 'con' command is executed.
20:49:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

20:49:26 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_intergration_test1.elf_on_local.tcl'
20:49:28 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
21:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
21:14:03 INFO  : FPGA configured successfully with bitstream "C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
21:19:08 INFO  : Disconnected from the channel tcfchan#6.
21:19:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
21:19:09 INFO  : 'fpga -state' command is executed.
21:19:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:09 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
21:19:09 INFO  : 'jtag frequency' command is executed.
21:19:09 INFO  : Context for processor 'microblaze_0' is selected.
21:19:09 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
21:19:09 INFO  : Context for processor 'microblaze_0' is selected.
21:19:09 INFO  : Processor reset is completed for 'microblaze_0'.
21:19:09 INFO  : Context for processor 'microblaze_0' is selected.
21:19:09 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/intergration_test1/Debug/intergration_test1.elf' is downloaded to processor 'microblaze_0'.
21:19:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/intergration_test1/Debug/intergration_test1.elf
----------------End of Script----------------

21:19:09 INFO  : Memory regions updated for context MicroBlaze #0
21:19:09 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
21:19:09 INFO  : Context for processor 'microblaze_0' is selected.
21:19:09 INFO  : 'con' command is executed.
21:19:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

21:19:09 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_intergration_test1.elf_on_local.tcl'
21:19:11 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
21:20:43 INFO  : Disconnected from the channel tcfchan#7.
21:20:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
21:20:44 INFO  : 'fpga -state' command is executed.
21:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:44 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
21:20:44 INFO  : 'jtag frequency' command is executed.
21:20:44 INFO  : Context for processor 'microblaze_0' is selected.
21:20:44 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
21:20:44 INFO  : Context for processor 'microblaze_0' is selected.
21:20:44 INFO  : Processor reset is completed for 'microblaze_0'.
21:20:44 INFO  : Context for processor 'microblaze_0' is selected.
21:20:44 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/intergration_test1/Debug/intergration_test1.elf' is downloaded to processor 'microblaze_0'.
21:20:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/intergration_test1/Debug/intergration_test1.elf
----------------End of Script----------------

21:20:44 INFO  : Memory regions updated for context MicroBlaze #0
21:20:44 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
21:20:44 INFO  : Context for processor 'microblaze_0' is selected.
21:20:44 INFO  : 'con' command is executed.
21:20:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

21:20:44 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_intergration_test1.elf_on_local.tcl'
21:20:46 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
21:21:30 INFO  : Disconnected from the channel tcfchan#8.
21:21:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
21:21:31 INFO  : 'fpga -state' command is executed.
21:21:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:31 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
21:21:31 INFO  : 'jtag frequency' command is executed.
21:21:31 INFO  : Context for processor 'microblaze_0' is selected.
21:21:31 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
21:21:32 INFO  : Context for processor 'microblaze_0' is selected.
21:21:32 INFO  : Processor reset is completed for 'microblaze_0'.
21:21:32 INFO  : Context for processor 'microblaze_0' is selected.
21:21:32 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/intergration_test1/Debug/intergration_test1.elf' is downloaded to processor 'microblaze_0'.
21:21:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/intergration_test1/Debug/intergration_test1.elf
----------------End of Script----------------

21:21:32 INFO  : Memory regions updated for context MicroBlaze #0
21:21:32 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
21:21:32 INFO  : Context for processor 'microblaze_0' is selected.
21:21:32 INFO  : 'con' command is executed.
21:21:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

21:21:32 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_intergration_test1.elf_on_local.tcl'
21:21:34 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
21:22:24 INFO  : Disconnected from the channel tcfchan#9.
21:22:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
21:22:25 INFO  : 'fpga -state' command is executed.
21:22:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:25 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
21:22:25 INFO  : 'jtag frequency' command is executed.
21:22:25 INFO  : Context for processor 'microblaze_0' is selected.
21:22:25 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
21:22:25 INFO  : Context for processor 'microblaze_0' is selected.
21:22:25 INFO  : Processor reset is completed for 'microblaze_0'.
21:22:25 INFO  : Context for processor 'microblaze_0' is selected.
21:22:25 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/intergration_test1/Debug/intergration_test1.elf' is downloaded to processor 'microblaze_0'.
21:22:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/intergration_test1/Debug/intergration_test1.elf
----------------End of Script----------------

21:22:25 INFO  : Memory regions updated for context MicroBlaze #0
21:22:25 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
21:22:25 INFO  : Context for processor 'microblaze_0' is selected.
21:22:25 INFO  : 'con' command is executed.
21:22:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

21:22:25 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_intergration_test1.elf_on_local.tcl'
21:22:27 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
21:43:38 INFO  : Disconnected from the channel tcfchan#10.
21:43:48 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:30:00 INFO  : Registering command handlers for SDK TCF services
12:30:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado\project\Mini_System\Mini_System.sdk\temp_xsdb_launch_script.tcl
12:30:02 INFO  : XSCT server has started successfully.
12:30:02 INFO  : Successfully done setting XSCT server connection channel  
12:30:03 INFO  : Successfully done setting SDK workspace  
12:30:04 INFO  : Processing command line option -hwspec C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf.
12:30:04 INFO  : Checking for hwspec changes in the project design_CPU_System_wrapper_hw_platform_1.
13:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
13:24:57 INFO  : FPGA configured successfully with bitstream "C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
14:40:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
14:40:40 INFO  : FPGA configured successfully with bitstream "C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
14:44:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
14:44:11 INFO  : 'fpga -state' command is executed.
14:44:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:11 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
14:44:11 INFO  : 'jtag frequency' command is executed.
14:44:11 INFO  : Context for processor 'microblaze_0' is selected.
14:44:11 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
14:44:11 INFO  : Context for processor 'microblaze_0' is selected.
14:44:11 INFO  : Processor reset is completed for 'microblaze_0'.
14:44:12 INFO  : Context for processor 'microblaze_0' is selected.
14:44:12 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
14:44:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

14:44:12 INFO  : Memory regions updated for context MicroBlaze #0
14:44:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:44:12 INFO  : Context for processor 'microblaze_0' is selected.
14:44:12 INFO  : 'con' command is executed.
14:44:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

14:44:12 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
14:46:08 INFO  : Disconnected from the channel tcfchan#1.
14:46:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
14:46:10 INFO  : 'fpga -state' command is executed.
14:46:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:10 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
14:46:10 INFO  : 'jtag frequency' command is executed.
14:46:10 INFO  : Context for processor 'microblaze_0' is selected.
14:46:12 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
14:46:12 INFO  : Context for processor 'microblaze_0' is selected.
14:46:12 INFO  : Processor reset is completed for 'microblaze_0'.
14:46:12 INFO  : Context for processor 'microblaze_0' is selected.
14:46:12 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
14:46:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

14:46:12 INFO  : Memory regions updated for context MicroBlaze #0
14:46:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:46:12 INFO  : Context for processor 'microblaze_0' is selected.
14:46:12 INFO  : 'con' command is executed.
14:46:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

14:46:12 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
14:47:31 INFO  : Disconnected from the channel tcfchan#2.
14:47:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
14:47:32 INFO  : 'fpga -state' command is executed.
14:47:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:33 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
14:47:33 INFO  : 'jtag frequency' command is executed.
14:47:33 INFO  : Context for processor 'microblaze_0' is selected.
14:47:33 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
14:47:33 INFO  : Context for processor 'microblaze_0' is selected.
14:47:33 INFO  : Processor reset is completed for 'microblaze_0'.
14:47:33 INFO  : Context for processor 'microblaze_0' is selected.
14:47:33 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
14:47:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

14:47:33 INFO  : Memory regions updated for context MicroBlaze #0
14:47:33 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:47:33 INFO  : Context for processor 'microblaze_0' is selected.
14:47:33 INFO  : 'con' command is executed.
14:47:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

14:47:33 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
14:49:23 INFO  : Disconnected from the channel tcfchan#3.
14:49:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
14:49:24 INFO  : 'fpga -state' command is executed.
14:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:25 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
14:49:25 INFO  : 'jtag frequency' command is executed.
14:49:25 INFO  : Context for processor 'microblaze_0' is selected.
14:49:25 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
14:49:25 INFO  : Context for processor 'microblaze_0' is selected.
14:49:25 INFO  : Processor reset is completed for 'microblaze_0'.
14:49:25 INFO  : Context for processor 'microblaze_0' is selected.
14:49:25 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
14:49:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

14:49:25 INFO  : Memory regions updated for context MicroBlaze #0
14:49:25 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:49:25 INFO  : Context for processor 'microblaze_0' is selected.
14:49:25 INFO  : 'con' command is executed.
14:49:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

14:49:25 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
14:50:49 INFO  : Disconnected from the channel tcfchan#4.
14:50:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
14:50:50 INFO  : 'fpga -state' command is executed.
14:50:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:50 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
14:50:50 INFO  : 'jtag frequency' command is executed.
14:50:50 INFO  : Context for processor 'microblaze_0' is selected.
14:50:50 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
14:50:50 INFO  : Context for processor 'microblaze_0' is selected.
14:50:50 INFO  : Processor reset is completed for 'microblaze_0'.
14:50:50 INFO  : Context for processor 'microblaze_0' is selected.
14:50:50 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
14:50:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

14:50:50 INFO  : Memory regions updated for context MicroBlaze #0
14:50:50 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:50:50 INFO  : Context for processor 'microblaze_0' is selected.
14:50:50 INFO  : 'con' command is executed.
14:50:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

14:50:50 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
14:51:40 INFO  : Disconnected from the channel tcfchan#5.
14:51:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
14:51:41 INFO  : 'fpga -state' command is executed.
14:51:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:41 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
14:51:41 INFO  : 'jtag frequency' command is executed.
14:51:41 INFO  : Context for processor 'microblaze_0' is selected.
14:51:41 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
14:51:41 INFO  : Context for processor 'microblaze_0' is selected.
14:51:41 INFO  : Processor reset is completed for 'microblaze_0'.
14:51:42 INFO  : Context for processor 'microblaze_0' is selected.
14:51:42 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
14:51:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

14:51:42 INFO  : Memory regions updated for context MicroBlaze #0
14:51:42 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:51:42 INFO  : Context for processor 'microblaze_0' is selected.
14:51:42 INFO  : 'con' command is executed.
14:51:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

14:51:42 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
15:03:51 INFO  : Disconnected from the channel tcfchan#6.
15:03:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
15:03:52 INFO  : 'fpga -state' command is executed.
15:03:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:52 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
15:03:52 INFO  : 'jtag frequency' command is executed.
15:03:52 INFO  : Context for processor 'microblaze_0' is selected.
15:03:52 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
15:03:52 INFO  : Context for processor 'microblaze_0' is selected.
15:03:52 INFO  : Processor reset is completed for 'microblaze_0'.
15:03:52 INFO  : Context for processor 'microblaze_0' is selected.
15:03:53 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
15:03:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

15:03:53 INFO  : Memory regions updated for context MicroBlaze #0
15:03:53 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:03:53 INFO  : Context for processor 'microblaze_0' is selected.
15:03:53 INFO  : 'con' command is executed.
15:03:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

15:03:53 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
15:06:25 INFO  : Disconnected from the channel tcfchan#7.
15:06:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
15:06:26 INFO  : 'fpga -state' command is executed.
15:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:26 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
15:06:26 INFO  : 'jtag frequency' command is executed.
15:06:26 INFO  : Context for processor 'microblaze_0' is selected.
15:06:26 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
15:06:26 INFO  : Context for processor 'microblaze_0' is selected.
15:06:26 INFO  : Processor reset is completed for 'microblaze_0'.
15:06:26 INFO  : Context for processor 'microblaze_0' is selected.
15:06:26 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
15:06:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

15:06:26 INFO  : Memory regions updated for context MicroBlaze #0
15:06:26 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:06:26 INFO  : Context for processor 'microblaze_0' is selected.
15:06:26 INFO  : 'con' command is executed.
15:06:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

15:06:26 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
15:06:52 INFO  : Disconnected from the channel tcfchan#8.
15:06:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
15:06:53 INFO  : 'fpga -state' command is executed.
15:06:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:53 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
15:06:53 INFO  : 'jtag frequency' command is executed.
15:06:53 INFO  : Context for processor 'microblaze_0' is selected.
15:06:53 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
15:06:53 INFO  : Context for processor 'microblaze_0' is selected.
15:06:53 INFO  : Processor reset is completed for 'microblaze_0'.
15:06:53 INFO  : Context for processor 'microblaze_0' is selected.
15:06:53 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
15:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

15:06:53 INFO  : Memory regions updated for context MicroBlaze #0
15:06:53 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:06:54 INFO  : Context for processor 'microblaze_0' is selected.
15:06:54 INFO  : 'con' command is executed.
15:06:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

15:06:54 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
15:07:43 INFO  : Disconnected from the channel tcfchan#9.
15:07:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
15:07:44 INFO  : 'fpga -state' command is executed.
15:07:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:44 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
15:07:44 INFO  : 'jtag frequency' command is executed.
15:07:44 INFO  : Context for processor 'microblaze_0' is selected.
15:07:44 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
15:07:44 INFO  : Context for processor 'microblaze_0' is selected.
15:07:45 INFO  : Processor reset is completed for 'microblaze_0'.
15:07:45 INFO  : Context for processor 'microblaze_0' is selected.
15:07:45 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
15:07:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

15:07:45 INFO  : Memory regions updated for context MicroBlaze #0
15:07:45 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:07:45 INFO  : Context for processor 'microblaze_0' is selected.
15:07:45 INFO  : 'con' command is executed.
15:07:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

15:07:45 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
15:09:06 INFO  : Disconnected from the channel tcfchan#10.
15:09:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
15:09:07 INFO  : 'fpga -state' command is executed.
15:09:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:07 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
15:09:07 INFO  : 'jtag frequency' command is executed.
15:09:07 INFO  : Context for processor 'microblaze_0' is selected.
15:09:07 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
15:09:07 INFO  : Context for processor 'microblaze_0' is selected.
15:09:07 INFO  : Processor reset is completed for 'microblaze_0'.
15:09:07 INFO  : Context for processor 'microblaze_0' is selected.
15:09:07 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
15:09:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

15:09:07 INFO  : Memory regions updated for context MicroBlaze #0
15:09:07 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:09:08 INFO  : Context for processor 'microblaze_0' is selected.
15:09:08 INFO  : 'con' command is executed.
15:09:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

15:09:08 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
15:10:53 INFO  : Disconnected from the channel tcfchan#11.
15:10:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
15:10:54 INFO  : 'fpga -state' command is executed.
15:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:54 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
15:10:54 INFO  : 'jtag frequency' command is executed.
15:10:54 INFO  : Context for processor 'microblaze_0' is selected.
15:10:54 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
15:10:54 INFO  : Context for processor 'microblaze_0' is selected.
15:10:54 INFO  : Processor reset is completed for 'microblaze_0'.
15:10:54 INFO  : Context for processor 'microblaze_0' is selected.
15:10:54 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
15:10:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

15:10:54 INFO  : Memory regions updated for context MicroBlaze #0
15:10:54 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:10:55 INFO  : Context for processor 'microblaze_0' is selected.
15:10:55 INFO  : 'con' command is executed.
15:10:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

15:10:55 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
15:18:51 INFO  : Disconnected from the channel tcfchan#12.
15:18:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
15:18:52 INFO  : 'fpga -state' command is executed.
15:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:53 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
15:18:53 INFO  : 'jtag frequency' command is executed.
15:18:53 INFO  : Context for processor 'microblaze_0' is selected.
15:18:53 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
15:18:53 INFO  : Context for processor 'microblaze_0' is selected.
15:18:53 INFO  : Processor reset is completed for 'microblaze_0'.
15:18:53 INFO  : Context for processor 'microblaze_0' is selected.
15:18:53 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
15:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

15:18:53 INFO  : Memory regions updated for context MicroBlaze #0
15:18:53 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:18:53 INFO  : Context for processor 'microblaze_0' is selected.
15:18:53 INFO  : 'con' command is executed.
15:18:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

15:18:53 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
15:19:40 INFO  : Disconnected from the channel tcfchan#13.
15:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
15:19:41 INFO  : 'fpga -state' command is executed.
15:19:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:42 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
15:19:42 INFO  : 'jtag frequency' command is executed.
15:19:42 INFO  : Context for processor 'microblaze_0' is selected.
15:19:42 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
15:19:42 INFO  : Context for processor 'microblaze_0' is selected.
15:19:42 INFO  : Processor reset is completed for 'microblaze_0'.
15:19:42 INFO  : Context for processor 'microblaze_0' is selected.
15:19:42 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
15:19:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

15:19:42 INFO  : Memory regions updated for context MicroBlaze #0
15:19:42 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:19:42 INFO  : Context for processor 'microblaze_0' is selected.
15:19:42 INFO  : 'con' command is executed.
15:19:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

15:19:42 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
15:20:46 INFO  : Disconnected from the channel tcfchan#14.
15:20:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
15:20:47 INFO  : 'fpga -state' command is executed.
15:20:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:47 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
15:20:47 INFO  : 'jtag frequency' command is executed.
15:20:47 INFO  : Context for processor 'microblaze_0' is selected.
15:20:47 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
15:20:47 INFO  : Context for processor 'microblaze_0' is selected.
15:20:47 INFO  : Processor reset is completed for 'microblaze_0'.
15:20:47 INFO  : Context for processor 'microblaze_0' is selected.
15:20:48 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
15:20:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

15:20:48 INFO  : Memory regions updated for context MicroBlaze #0
15:20:48 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:20:48 INFO  : Context for processor 'microblaze_0' is selected.
15:20:48 INFO  : 'con' command is executed.
15:20:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

15:20:48 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
15:22:04 INFO  : Disconnected from the channel tcfchan#15.
15:22:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
15:22:05 INFO  : 'fpga -state' command is executed.
15:22:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:06 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
15:22:06 INFO  : 'jtag frequency' command is executed.
15:22:06 INFO  : Context for processor 'microblaze_0' is selected.
15:22:06 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
15:22:06 INFO  : Context for processor 'microblaze_0' is selected.
15:22:06 INFO  : Processor reset is completed for 'microblaze_0'.
15:22:06 INFO  : Context for processor 'microblaze_0' is selected.
15:22:06 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
15:22:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

15:22:06 INFO  : Memory regions updated for context MicroBlaze #0
15:22:06 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:22:06 INFO  : Context for processor 'microblaze_0' is selected.
15:22:06 INFO  : 'con' command is executed.
15:22:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

15:22:06 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
15:22:54 INFO  : Disconnected from the channel tcfchan#16.
15:22:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
15:22:55 INFO  : 'fpga -state' command is executed.
15:22:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:55 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
15:22:55 INFO  : 'jtag frequency' command is executed.
15:22:55 INFO  : Context for processor 'microblaze_0' is selected.
15:22:55 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
15:22:55 INFO  : Context for processor 'microblaze_0' is selected.
15:22:55 INFO  : Processor reset is completed for 'microblaze_0'.
15:22:55 INFO  : Context for processor 'microblaze_0' is selected.
15:22:55 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
15:22:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

15:22:55 INFO  : Memory regions updated for context MicroBlaze #0
15:22:55 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:22:55 INFO  : Context for processor 'microblaze_0' is selected.
15:22:55 INFO  : 'con' command is executed.
15:22:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

15:22:55 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
15:26:45 INFO  : Disconnected from the channel tcfchan#17.
15:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
15:26:46 INFO  : 'fpga -state' command is executed.
15:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:46 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
15:26:46 INFO  : 'jtag frequency' command is executed.
15:26:46 INFO  : Context for processor 'microblaze_0' is selected.
15:26:46 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
15:26:46 INFO  : Context for processor 'microblaze_0' is selected.
15:26:46 INFO  : Processor reset is completed for 'microblaze_0'.
15:26:47 INFO  : Context for processor 'microblaze_0' is selected.
15:26:47 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
15:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

15:26:47 INFO  : Memory regions updated for context MicroBlaze #0
15:26:47 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:26:47 INFO  : Context for processor 'microblaze_0' is selected.
15:26:47 INFO  : 'con' command is executed.
15:26:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

15:26:47 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
15:30:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
15:30:55 INFO  : FPGA configured successfully with bitstream "C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
15:33:53 INFO  : Disconnected from the channel tcfchan#18.
15:33:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
15:33:54 INFO  : 'fpga -state' command is executed.
15:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:55 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
15:33:55 INFO  : 'jtag frequency' command is executed.
15:33:55 INFO  : Context for processor 'microblaze_0' is selected.
15:33:55 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
15:33:55 INFO  : Context for processor 'microblaze_0' is selected.
15:33:55 INFO  : Processor reset is completed for 'microblaze_0'.
15:33:55 INFO  : Context for processor 'microblaze_0' is selected.
15:33:55 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
15:33:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

15:33:55 INFO  : Memory regions updated for context MicroBlaze #0
15:33:55 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:33:55 INFO  : Context for processor 'microblaze_0' is selected.
15:33:55 INFO  : 'con' command is executed.
15:33:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

15:33:55 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
16:02:04 INFO  : Disconnected from the channel tcfchan#19.
16:02:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
16:02:06 INFO  : 'fpga -state' command is executed.
16:02:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:06 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
16:02:06 INFO  : 'jtag frequency' command is executed.
16:02:06 INFO  : Context for processor 'microblaze_0' is selected.
16:02:06 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
16:02:06 INFO  : Context for processor 'microblaze_0' is selected.
16:02:06 INFO  : Processor reset is completed for 'microblaze_0'.
16:02:06 INFO  : Context for processor 'microblaze_0' is selected.
16:02:06 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
16:02:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

16:02:06 INFO  : Memory regions updated for context MicroBlaze #0
16:02:06 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:02:06 INFO  : Context for processor 'microblaze_0' is selected.
16:02:06 INFO  : 'con' command is executed.
16:02:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

16:02:06 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
16:02:45 INFO  : Disconnected from the channel tcfchan#20.
16:02:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
16:02:46 INFO  : 'fpga -state' command is executed.
16:02:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:46 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
16:02:46 INFO  : 'jtag frequency' command is executed.
16:02:46 INFO  : Context for processor 'microblaze_0' is selected.
16:02:46 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
16:02:47 INFO  : Context for processor 'microblaze_0' is selected.
16:02:47 INFO  : Processor reset is completed for 'microblaze_0'.
16:02:47 INFO  : Context for processor 'microblaze_0' is selected.
16:02:47 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
16:02:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

16:02:47 INFO  : Memory regions updated for context MicroBlaze #0
16:02:47 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:02:47 INFO  : Context for processor 'microblaze_0' is selected.
16:02:47 INFO  : 'con' command is executed.
16:02:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

16:02:47 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
16:10:10 INFO  : Disconnected from the channel tcfchan#21.
16:10:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
16:10:11 INFO  : 'fpga -state' command is executed.
16:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:11 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
16:10:11 INFO  : 'jtag frequency' command is executed.
16:10:11 INFO  : Context for processor 'microblaze_0' is selected.
16:10:11 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
16:10:12 INFO  : Context for processor 'microblaze_0' is selected.
16:10:12 INFO  : Processor reset is completed for 'microblaze_0'.
16:10:12 INFO  : Context for processor 'microblaze_0' is selected.
16:10:12 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
16:10:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

16:10:12 INFO  : Memory regions updated for context MicroBlaze #0
16:10:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:10:12 INFO  : Context for processor 'microblaze_0' is selected.
16:10:12 INFO  : 'con' command is executed.
16:10:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

16:10:12 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
16:26:50 INFO  : Disconnected from the channel tcfchan#22.
16:27:31 INFO  : Registering command handlers for SDK TCF services
16:27:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado\project\Mini_System\Mini_System.sdk\temp_xsdb_launch_script.tcl
16:27:35 INFO  : XSCT server has started successfully.
16:27:35 INFO  : Successfully done setting XSCT server connection channel  
16:27:36 INFO  : Successfully done setting SDK workspace  
16:27:36 INFO  : Processing command line option -hwspec C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper.hdf.
16:27:36 INFO  : Checking for hwspec changes in the project design_CPU_System_wrapper_hw_platform_1.
16:28:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
16:28:04 INFO  : 'fpga -state' command is executed.
16:28:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:05 INFO  : Jtag cable 'Digilent Nexys4 210274505629A' is selected.
16:28:05 INFO  : 'jtag frequency' command is executed.
16:28:05 INFO  : Context for processor 'microblaze_0' is selected.
16:28:05 INFO  : Hardware design information is loaded from 'C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf'.
16:28:05 INFO  : Context for processor 'microblaze_0' is selected.
16:28:05 INFO  : Processor reset is completed for 'microblaze_0'.
16:28:05 INFO  : Context for processor 'microblaze_0' is selected.
16:28:05 INFO  : The application 'C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf' is downloaded to processor 'microblaze_0'.
16:28:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
loadhw C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
dow C:/vivado/project/Mini_System/Mini_System.sdk/signal_generator/Debug/signal_generator.elf
----------------End of Script----------------

16:28:05 INFO  : Memory regions updated for context MicroBlaze #0
16:28:05 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:28:05 INFO  : Context for processor 'microblaze_0' is selected.
16:28:05 INFO  : 'con' command is executed.
16:28:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4 210274505629A"} -index 0
con
----------------End of Script----------------

16:28:05 INFO  : Launch script is exported to file 'C:\vivado\project\Mini_System\Mini_System.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_signal_generator.elf_on_local.tcl'
16:28:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274505629A" && level==0} -index 0' command is executed.
16:28:36 INFO  : FPGA configured successfully with bitstream "C:/vivado/project/Mini_System/Mini_System.sdk/design_CPU_System_wrapper_hw_platform_0/download.bit"
16:29:42 INFO  : Disconnected from the channel tcfchan#1.
