<profile>

<section name = "Vivado HLS Report for 'dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0'" level="0">
<item name = "Date">Tue Oct 31 15:29:32 2023
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485tffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.108, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4, 4, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 128</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 8, 664, 196</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 9</column>
<column name="Register">-, -, 385, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="myproject_mul_32s_14s_46_3_0_U89">myproject_mul_32s_14s_46_3_0, 0, 2, 166, 49</column>
<column name="myproject_mul_32s_15ns_46_3_0_U87">myproject_mul_32s_15ns_46_3_0, 0, 2, 166, 49</column>
<column name="myproject_mul_32s_15s_46_3_0_U88">myproject_mul_32s_15s_46_3_0, 0, 2, 166, 49</column>
<column name="myproject_mul_32s_15s_46_3_0_U90">myproject_mul_32s_15s_46_3_0, 0, 2, 166, 49</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="res_V_write_assign_fu_223_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp1_fu_214_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp2_fu_209_p2">+, 0, 0, 32, 32, 13</column>
<column name="tmp_fu_219_p2">+, 0, 0, 32, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_return">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_ce_reg">1, 0, 1, 0</column>
<column name="ap_return_int_reg">32, 0, 32, 0</column>
<column name="data_0_V_read_3_reg_233">32, 0, 32, 0</column>
<column name="data_0_V_read_int_reg">32, 0, 32, 0</column>
<column name="data_1_V_read_3_reg_228">32, 0, 32, 0</column>
<column name="data_1_V_read_int_reg">32, 0, 32, 0</column>
<column name="data_2_V_read_int_reg">32, 0, 32, 0</column>
<column name="data_3_V_read_int_reg">32, 0, 32, 0</column>
<column name="tmp1_reg_278">32, 0, 32, 0</column>
<column name="tmp_5_1_reg_273">32, 0, 32, 0</column>
<column name="tmp_5_2_reg_258">32, 0, 32, 0</column>
<column name="tmp_5_3_reg_263">32, 0, 32, 0</column>
<column name="tmp_5_reg_268">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_latency&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt;, ap_fixed&lt;32, 18, 5, 3, 0&gt;, config6&gt;.0.0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_latency&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt;, ap_fixed&lt;32, 18, 5, 3, 0&gt;, config6&gt;.0.0, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, dense_latency&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt;, ap_fixed&lt;32, 18, 5, 3, 0&gt;, config6&gt;.0.0, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, dense_latency&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt;, ap_fixed&lt;32, 18, 5, 3, 0&gt;, config6&gt;.0.0, return value</column>
<column name="data_0_V_read">in, 32, ap_none, data_0_V_read, scalar</column>
<column name="data_1_V_read">in, 32, ap_none, data_1_V_read, scalar</column>
<column name="data_2_V_read">in, 32, ap_none, data_2_V_read, scalar</column>
<column name="data_3_V_read">in, 32, ap_none, data_3_V_read, scalar</column>
</table>
</item>
</section>
</profile>
