<stg><name>ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1</name>


<trans_list>

<trans id="205" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %read_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="read_block"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_011 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_011"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="44" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %ofm_y_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ofm_y_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %ofm_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="ofm_x"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %inp_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp_5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %k_y_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_y_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %k_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_x"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %current_block_write_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_block_write_7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %count_simd = alloca i32 1

]]></Node>
<StgValue><ssdm name="count_simd"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %current_line_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_line_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %counter_internal_block_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="counter_internal_block_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wa_in_i822, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp_i10, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
newFuncRoot:14 %bound_read = read i44 @_ssdm_op_Read.ap_auto.i44, i44 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:15 %inputBuf = alloca i64 1

]]></Node>
<StgValue><ssdm name="inputBuf"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:16 %inputBuf_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="inputBuf_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:17 %inputBuf_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="inputBuf_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:18 %inputBuf_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="inputBuf_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %store_ln97 = store i32 0, i32 %counter_internal_block_4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %store_ln100 = store i32 0, i32 %current_line_5

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %store_ln102 = store i32 0, i32 %count_simd

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %store_ln98 = store i32 0, i32 %current_block_write_7

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %store_ln102 = store i32 0, i32 %k_x

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %store_ln102 = store i32 0, i32 %k_y_4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %store_ln102 = store i32 0, i32 %inp_5

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %store_ln102 = store i32 0, i32 %ofm_x

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %store_ln102 = store i32 0, i32 %ofm_y_5

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
newFuncRoot:28 %store_ln0 = store i44 0, i44 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:29 %store_ln105 = store i12 0, i12 %i_011

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %store_ln101 = store i32 0, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:31 %br_ln0 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body4:0 %i_35 = load i12 %i_011

]]></Node>
<StgValue><ssdm name="i_35"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="44" op_0_bw="44" op_1_bw="0">
<![CDATA[
for.body4:1 %indvar_flatten_load = load i44 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.body4:5 %icmp_ln104 = icmp_eq  i44 %indvar_flatten_load, i44 %bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.body4:6 %add_ln104 = add i44 %indvar_flatten_load, i44 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4:7 %br_ln104 = br i1 %icmp_ln104, void %for.inc77, void %for.end79.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc77:3 %icmp_ln105 = icmp_eq  i12 %i_35, i12 2676

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:0 %add_ln105 = add i12 %i_35, i12 1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc:1 %i = select i1 %icmp_ln105, i12 1, i12 %add_ln105

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="44" op_1_bw="44" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:2 %store_ln104 = store i44 %add_ln104, i44 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:3 %store_ln105 = store i12 %i, i12 %i_011

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
for.inc:4 %br_ln105 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body4:2 %inp = load i32 %inp_5

]]></Node>
<StgValue><ssdm name="inp"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body4:3 %current_block_write = load i32 %current_block_write_7

]]></Node>
<StgValue><ssdm name="current_block_write"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body4:4 %counter_internal_block = load i32 %counter_internal_block_4

]]></Node>
<StgValue><ssdm name="counter_internal_block"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc77:0 %read_block_load = load i32 %read_block

]]></Node>
<StgValue><ssdm name="read_block_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc77:1 %count_simd_load = load i32 %count_simd

]]></Node>
<StgValue><ssdm name="count_simd_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc77:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_104_1_VITIS_LOOP_105_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc77:4 %select_ln98 = select i1 %icmp_ln105, i32 0, i32 %read_block_load

]]></Node>
<StgValue><ssdm name="select_ln98"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="32">
<![CDATA[
for.inc77:5 %trunc_ln105 = trunc i32 %count_simd_load

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc77:6 %specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln106"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="32">
<![CDATA[
for.inc77:7 %trunc_ln98 = trunc i32 %current_block_write

]]></Node>
<StgValue><ssdm name="trunc_ln98"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77:8 %icmp_ln107 = icmp_ult  i32 %inp, i32 84

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77:9 %br_ln107 = br i1 %icmp_ln107, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:0 %icmp_ln123 = icmp_ult  i32 %counter_internal_block, i32 215

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:1 %br_ln123 = br i1 %icmp_ln123, void %if.end51, void %if.then17

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then17:0 %ofm_x_load = load i32 %ofm_x

]]></Node>
<StgValue><ssdm name="ofm_x_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then17:1 %k_y_4_load = load i32 %k_y_4

]]></Node>
<StgValue><ssdm name="k_y_4_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then17:2 %k_x_load = load i32 %k_x

]]></Node>
<StgValue><ssdm name="k_x_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then17:3 %count_simd_load_3 = load i32 %count_simd

]]></Node>
<StgValue><ssdm name="count_simd_load_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then17:4 %k_y = add i32 %k_y_4_load, i32 1

]]></Node>
<StgValue><ssdm name="k_y"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="32">
<![CDATA[
if.then17:5 %trunc_ln124 = trunc i32 %k_y

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then17:6 %add_ln124_2 = add i2 %trunc_ln124, i2 %trunc_ln98

]]></Node>
<StgValue><ssdm name="add_ln124_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32">
<![CDATA[
if.then17:7 %trunc_ln128 = trunc i32 %k_x_load

]]></Node>
<StgValue><ssdm name="trunc_ln128"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32">
<![CDATA[
if.then17:8 %trunc_ln128_3 = trunc i32 %ofm_x_load

]]></Node>
<StgValue><ssdm name="trunc_ln128_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then17:9 %add_ln128 = add i4 %trunc_ln128_3, i4 %trunc_ln128

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
if.then17:10 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln128, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then17:11 %current_line_in_block = add i5 %shl_ln, i5 %trunc_ln105

]]></Node>
<StgValue><ssdm name="current_line_in_block"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="5">
<![CDATA[
if.then17:12 %zext_ln129 = zext i5 %current_line_in_block

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then17:13 %inputBuf_addr_3 = getelementptr i32 %inputBuf, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="inputBuf_addr_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then17:14 %inputBuf_1_addr_3 = getelementptr i32 %inputBuf_1, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="inputBuf_1_addr_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then17:15 %inputBuf_2_addr_3 = getelementptr i32 %inputBuf_2, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="inputBuf_2_addr_3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then17:16 %inputBuf_3_addr_3 = getelementptr i32 %inputBuf_3, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="inputBuf_3_addr_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5">
<![CDATA[
if.then17:17 %inputBuf_load = load i5 %inputBuf_addr_3

]]></Node>
<StgValue><ssdm name="inputBuf_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="5">
<![CDATA[
if.then17:18 %inputBuf_1_load = load i5 %inputBuf_1_addr_3

]]></Node>
<StgValue><ssdm name="inputBuf_1_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5">
<![CDATA[
if.then17:19 %inputBuf_2_load = load i5 %inputBuf_2_addr_3

]]></Node>
<StgValue><ssdm name="inputBuf_2_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5">
<![CDATA[
if.then17:20 %inputBuf_3_load = load i5 %inputBuf_3_addr_3

]]></Node>
<StgValue><ssdm name="inputBuf_3_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then17:23 %count_simd_4 = add i32 %count_simd_load_3, i32 1

]]></Node>
<StgValue><ssdm name="count_simd_4"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then17:24 %icmp_ln132 = icmp_eq  i32 %count_simd_4, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then17:25 %br_ln132 = br i1 %icmp_ln132, void %if.then17.if.end51_crit_edge, void %if.then33

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then17.if.end51_crit_edge:0 %store_ln102 = store i32 %count_simd_4, i32 %count_simd

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
if.then17.if.end51_crit_edge:1 %br_ln132 = br void %if.end51

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then33:0 %k_x_5 = add i32 %k_x_load, i32 1

]]></Node>
<StgValue><ssdm name="k_x_5"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then33:1 %icmp_ln135 = icmp_eq  i32 %k_x_5, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then33:2 %br_ln135 = br i1 %icmp_ln135, void %if.then33.if.end51_crit_edge, void %if.then36

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then33.if.end51_crit_edge:0 %store_ln102 = store i32 0, i32 %count_simd

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then33.if.end51_crit_edge:1 %store_ln102 = store i32 %k_x_5, i32 %k_x

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
if.then33.if.end51_crit_edge:2 %br_ln135 = br void %if.end51

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then36:0 %icmp_ln138 = icmp_eq  i32 %k_y, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then36:1 %br_ln138 = br i1 %icmp_ln138, void %if.then36.if.end51_crit_edge, void %if.then39

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then36.if.end51_crit_edge:0 %store_ln102 = store i32 0, i32 %count_simd

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then36.if.end51_crit_edge:1 %store_ln102 = store i32 0, i32 %k_x

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then36.if.end51_crit_edge:2 %store_ln102 = store i32 %k_y, i32 %k_y_4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
if.then36.if.end51_crit_edge:3 %br_ln138 = br void %if.end51

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then39:0 %ofm_x_load_4 = load i32 %ofm_x

]]></Node>
<StgValue><ssdm name="ofm_x_load_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then39:1 %ofm_x_4 = add i32 %ofm_x_load_4, i32 1

]]></Node>
<StgValue><ssdm name="ofm_x_4"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then39:2 %icmp_ln141 = icmp_eq  i32 %ofm_x_4, i32 12

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then39:3 %store_ln102 = store i32 0, i32 %k_y_4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then39:4 %br_ln141 = br i1 %icmp_ln141, void %if.then39.if.end51_crit_edge, void %if.then42

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then39.if.end51_crit_edge:0 %store_ln102 = store i32 0, i32 %count_simd

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then39.if.end51_crit_edge:1 %store_ln102 = store i32 0, i32 %k_x

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then39.if.end51_crit_edge:2 %store_ln102 = store i32 %ofm_x_4, i32 %ofm_x

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
if.then39.if.end51_crit_edge:3 %br_ln141 = br void %if.end51

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then42:0 %ofm_y_5_load = load i32 %ofm_y_5

]]></Node>
<StgValue><ssdm name="ofm_y_5_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then42:1 %ofm_y = add i32 %ofm_y_5_load, i32 1

]]></Node>
<StgValue><ssdm name="ofm_y"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then42:2 %icmp_ln144 = icmp_eq  i32 %ofm_y, i32 12

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then42:3 %inp_15 = select i1 %icmp_ln144, i32 0, i32 %inp

]]></Node>
<StgValue><ssdm name="inp_15"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then42:4 %ofm_y_7 = select i1 %icmp_ln144, i32 0, i32 %ofm_y

]]></Node>
<StgValue><ssdm name="ofm_y_7"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then42:5 %store_ln102 = store i32 0, i32 %count_simd

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then42:6 %store_ln102 = store i32 0, i32 %k_x

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then42:7 %store_ln102 = store i32 %inp_15, i32 %inp_5

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then42:8 %store_ln102 = store i32 0, i32 %ofm_x

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then42:9 %store_ln102 = store i32 %ofm_y_7, i32 %ofm_y_5

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
if.then42:10 %br_ln148 = br void %if.end51

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end51:0 %icmp_ln153 = icmp_ult  i32 %counter_internal_block, i32 27

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end51:1 %icmp_ln153_3 = icmp_ult  i32 %select_ln98, i32 14

]]></Node>
<StgValue><ssdm name="icmp_ln153_3"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end51:2 %and_ln153 = and i1 %icmp_ln153, i1 %icmp_ln153_3

]]></Node>
<StgValue><ssdm name="and_ln153"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end51:3 %br_ln153 = br i1 %and_ln153, void %if.end51.if.end70_crit_edge, void %if.then54

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end51.if.end70_crit_edge:0 %store_ln101 = store i32 %select_ln98, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
if.end51.if.end70_crit_edge:1 %br_ln153 = br void %if.end70

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then54:0 %current_line_5_load_3 = load i32 %current_line_5

]]></Node>
<StgValue><ssdm name="current_line_5_load_3"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then54:7 %switch_ln156 = switch i2 %trunc_ln98, void %arrayidx601.case.3, i2 0, void %arrayidx601.case.0, i2 1, void %arrayidx601.case.1, i2 2, void %arrayidx601.case.2

]]></Node>
<StgValue><ssdm name="switch_ln156"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx601.exit:0 %current_line_5_load = load i32 %current_line_5

]]></Node>
<StgValue><ssdm name="current_line_5_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx601.exit:1 %current_line_9 = add i32 %current_line_5_load, i32 1

]]></Node>
<StgValue><ssdm name="current_line_9"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx601.exit:2 %icmp_ln160 = icmp_eq  i32 %current_line_9, i32 28

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx601.exit:3 %br_ln160 = br i1 %icmp_ln160, void %arrayidx601.exit.if.end70_crit_edge, void %if.then63

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx601.exit.if.end70_crit_edge:0 %store_ln100 = store i32 %current_line_9, i32 %current_line_5

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx601.exit.if.end70_crit_edge:1 %store_ln101 = store i32 %select_ln98, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
arrayidx601.exit.if.end70_crit_edge:2 %br_ln160 = br void %if.end70

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then63:0 %read_block_10 = add i32 %select_ln98, i32 1

]]></Node>
<StgValue><ssdm name="read_block_10"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then63:1 %current_block_write_22 = add i32 %current_block_write, i32 1

]]></Node>
<StgValue><ssdm name="current_block_write_22"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then63:2 %icmp_ln165 = icmp_eq  i32 %current_block_write_22, i32 4

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then63:3 %current_block_write_23 = select i1 %icmp_ln165, i32 0, i32 %current_block_write_22

]]></Node>
<StgValue><ssdm name="current_block_write_23"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then63:4 %store_ln100 = store i32 0, i32 %current_line_5

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then63:5 %store_ln98 = store i32 %current_block_write_23, i32 %current_block_write_7

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then63:6 %store_ln101 = store i32 %read_block_10, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
if.then63:7 %br_ln169 = br void %if.end70

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end70:0 %counter_internal_block_13 = add i32 %counter_internal_block, i32 1

]]></Node>
<StgValue><ssdm name="counter_internal_block_13"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end70:1 %icmp_ln172 = icmp_eq  i32 %counter_internal_block_13, i32 215

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end70:2 %counter_internal_block_14 = select i1 %icmp_ln172, i32 0, i32 %counter_internal_block_13

]]></Node>
<StgValue><ssdm name="counter_internal_block_14"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end70:3 %store_ln97 = store i32 %counter_internal_block_14, i32 %counter_internal_block_4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
if.end70:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:0 %current_line_5_load_1 = load i32 %current_line_5

]]></Node>
<StgValue><ssdm name="current_line_5_load_1"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then:7 %switch_ln110 = switch i2 %trunc_ln98, void %arrayidx73.case.3, i2 0, void %arrayidx73.case.0, i2 1, void %arrayidx73.case.1, i2 2, void %arrayidx73.case.2

]]></Node>
<StgValue><ssdm name="switch_ln110"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx73.exit:0 %current_line_5_load_2 = load i32 %current_line_5

]]></Node>
<StgValue><ssdm name="current_line_5_load_2"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx73.exit:1 %current_line = add i32 %current_line_5_load_2, i32 1

]]></Node>
<StgValue><ssdm name="current_line"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx73.exit:2 %inp_14 = add i32 %inp, i32 1

]]></Node>
<StgValue><ssdm name="inp_14"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx73.exit:3 %icmp_ln113 = icmp_eq  i32 %current_line, i32 28

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx73.exit:4 %store_ln102 = store i32 %inp_14, i32 %inp_5

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx73.exit:5 %br_ln113 = br i1 %icmp_ln113, void %arrayidx73.exit.for.inc_crit_edge, void %if.then10

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
<literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx73.exit.for.inc_crit_edge:0 %store_ln100 = store i32 %current_line, i32 %current_line_5

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
<literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx73.exit.for.inc_crit_edge:1 %store_ln101 = store i32 %select_ln98, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
<literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
arrayidx73.exit.for.inc_crit_edge:2 %br_ln113 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10:0 %current_block_write_20 = add i32 %current_block_write, i32 1

]]></Node>
<StgValue><ssdm name="current_block_write_20"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10:1 %icmp_ln116 = icmp_eq  i32 %current_block_write_20, i32 4

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then10:2 %current_block_write_21 = select i1 %icmp_ln116, i32 0, i32 %current_block_write_20

]]></Node>
<StgValue><ssdm name="current_block_write_21"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10:3 %read_block_9 = add i32 %select_ln98, i32 1

]]></Node>
<StgValue><ssdm name="read_block_9"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then10:4 %store_ln97 = store i32 0, i32 %counter_internal_block_4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then10:5 %store_ln100 = store i32 0, i32 %current_line_5

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then10:6 %store_ln98 = store i32 %current_block_write_21, i32 %current_block_write_7

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then10:7 %store_ln101 = store i32 %read_block_9, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
<literal name="icmp_ln107" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
if.then10:8 %br_ln121 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5">
<![CDATA[
if.then17:17 %inputBuf_load = load i5 %inputBuf_addr_3

]]></Node>
<StgValue><ssdm name="inputBuf_load"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="5">
<![CDATA[
if.then17:18 %inputBuf_1_load = load i5 %inputBuf_1_addr_3

]]></Node>
<StgValue><ssdm name="inputBuf_1_load"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5">
<![CDATA[
if.then17:19 %inputBuf_2_load = load i5 %inputBuf_2_addr_3

]]></Node>
<StgValue><ssdm name="inputBuf_2_load"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5">
<![CDATA[
if.then17:20 %inputBuf_3_load = load i5 %inputBuf_3_addr_3

]]></Node>
<StgValue><ssdm name="inputBuf_3_load"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
if.then17:21 %p_0 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %inputBuf_load, i2 1, i32 %inputBuf_1_load, i2 2, i32 %inputBuf_2_load, i2 3, i32 %inputBuf_3_load, i32 0, i2 %add_ln124_2

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then54:1 %inElem_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %wa_in_i822

]]></Node>
<StgValue><ssdm name="inElem_5"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
if.then54:2 %zext_ln156 = zext i32 %current_line_5_load_3

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then54:3 %inputBuf_addr_4 = getelementptr i32 %inputBuf, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="inputBuf_addr_4"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then54:4 %inputBuf_1_addr_4 = getelementptr i32 %inputBuf_1, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="inputBuf_1_addr_4"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then54:5 %inputBuf_2_addr_4 = getelementptr i32 %inputBuf_2, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="inputBuf_2_addr_4"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then54:6 %inputBuf_3_addr_4 = getelementptr i32 %inputBuf_3, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="inputBuf_3_addr_4"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="trunc_ln98" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx601.case.2:0 %store_ln156 = store i32 %inElem_5, i5 %inputBuf_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="trunc_ln98" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx601.case.2:1 %br_ln156 = br void %arrayidx601.exit

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="trunc_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx601.case.1:0 %store_ln156 = store i32 %inElem_5, i5 %inputBuf_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="trunc_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
arrayidx601.case.1:1 %br_ln156 = br void %arrayidx601.exit

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="trunc_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx601.case.0:0 %store_ln156 = store i32 %inElem_5, i5 %inputBuf_addr_4

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="trunc_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
arrayidx601.case.0:1 %br_ln156 = br void %arrayidx601.exit

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="trunc_ln98" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx601.case.3:0 %store_ln156 = store i32 %inElem_5, i5 %inputBuf_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="and_ln153" val="1"/>
<literal name="trunc_ln98" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
arrayidx601.case.3:1 %br_ln156 = br void %arrayidx601.exit

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:1 %inElem = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %wa_in_i822

]]></Node>
<StgValue><ssdm name="inElem"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="32">
<![CDATA[
if.then:2 %zext_ln110 = zext i32 %current_line_5_load_1

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:3 %inputBuf_addr = getelementptr i32 %inputBuf, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="inputBuf_addr"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:4 %inputBuf_1_addr = getelementptr i32 %inputBuf_1, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="inputBuf_1_addr"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:5 %inputBuf_2_addr = getelementptr i32 %inputBuf_2, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="inputBuf_2_addr"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:6 %inputBuf_3_addr = getelementptr i32 %inputBuf_3, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="inputBuf_3_addr"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
<literal name="trunc_ln98" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx73.case.2:0 %store_ln110 = store i32 %inElem, i5 %inputBuf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
<literal name="trunc_ln98" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
arrayidx73.case.2:1 %br_ln110 = br void %arrayidx73.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
<literal name="trunc_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx73.case.1:0 %store_ln110 = store i32 %inElem, i5 %inputBuf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
<literal name="trunc_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
arrayidx73.case.1:1 %br_ln110 = br void %arrayidx73.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
<literal name="trunc_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx73.case.0:0 %store_ln110 = store i32 %inElem, i5 %inputBuf_addr

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
<literal name="trunc_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
arrayidx73.case.0:1 %br_ln110 = br void %arrayidx73.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
<literal name="trunc_ln98" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx73.case.3:0 %store_ln110 = store i32 %inElem, i5 %inputBuf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
<literal name="trunc_ln98" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
arrayidx73.case.3:1 %br_ln110 = br void %arrayidx73.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0">
<![CDATA[
for.end79.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="203" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then17:22 %write_ln130 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %convInp_i10, i32 %p_0

]]></Node>
<StgValue><ssdm name="write_ln130"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
