

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Wed Jul  5 16:25:50 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.331 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6221|     6221| 24.884 us | 24.884 us |  6221|  6221|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     6220|     6220|       622|          -|          -|    10|    no    |
        | + Loop 1.1      |      620|      620|        62|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |       60|       60|         6|          -|          -|    10|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %dist) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.06ns)   --->   "br label %.loopexit" [loop_imperfect.c:96]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ 0, %0 ], [ %k, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i4 %k_0 to i7" [loop_imperfect.c:96]   --->   Operation 14 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.08ns)   --->   "%icmp_ln96 = icmp eq i4 %k_0, -6" [loop_imperfect.c:96]   --->   Operation 15 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.32ns)   --->   "%k = add i4 %k_0, 1" [loop_imperfect.c:96]   --->   Operation 17 'add' 'k' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %3, label %.preheader1.preheader" [loop_imperfect.c:96]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0, i3 0)" [loop_imperfect.c:99]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln99_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %k_0, i1 false)" [loop_imperfect.c:99]   --->   Operation 20 'bitconcatenate' 'shl_ln99_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.06ns)   --->   "br label %.preheader1" [loop_imperfect.c:97]   --->   Operation 21 'br' <Predicate = (!icmp_ln96)> <Delay = 1.06>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [loop_imperfect.c:104]   --->   Operation 22 'ret' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.74>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %.preheader1.preheader ], [ %i, %.preheader1.loopexit ]"   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.08ns)   --->   "%icmp_ln97 = icmp eq i4 %i_0, -6" [loop_imperfect.c:97]   --->   Operation 24 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 25 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.32ns)   --->   "%i = add i4 %i_0, 1" [loop_imperfect.c:97]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %.loopexit.loopexit, label %.preheader.preheader" [loop_imperfect.c:97]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln99_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [loop_imperfect.c:99]   --->   Operation 28 'bitconcatenate' 'shl_ln99_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln99_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [loop_imperfect.c:99]   --->   Operation 29 'bitconcatenate' 'shl_ln99_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln99_3 = zext i5 %shl_ln99_3 to i7" [loop_imperfect.c:99]   --->   Operation 30 'zext' 'zext_ln99_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.37ns)   --->   "%add_ln99_4 = add i7 %zext_ln99_3, %shl_ln99_2" [loop_imperfect.c:99]   --->   Operation 31 'add' 'add_ln99_4' <Predicate = (!icmp_ln97)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.37ns)   --->   "%add_ln99 = add i7 %add_ln99_4, %zext_ln96" [loop_imperfect.c:99]   --->   Operation 32 'add' 'add_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i7 %add_ln99 to i64" [loop_imperfect.c:99]   --->   Operation 33 'zext' 'zext_ln99' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%dist_addr = getelementptr [100 x i32]* %dist, i64 0, i64 %zext_ln99" [loop_imperfect.c:99]   --->   Operation 34 'getelementptr' 'dist_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.06ns)   --->   "br label %.preheader" [loop_imperfect.c:98]   --->   Operation 35 'br' <Predicate = (!icmp_ln97)> <Delay = 1.06>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 36 'br' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.71>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 37 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i4 %j_0 to i5" [loop_imperfect.c:98]   --->   Operation 38 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i4 %j_0 to i7" [loop_imperfect.c:98]   --->   Operation 39 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.08ns)   --->   "%icmp_ln98 = icmp eq i4 %j_0, -6" [loop_imperfect.c:98]   --->   Operation 40 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 41 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.32ns)   --->   "%j = add i4 %j_0, 1" [loop_imperfect.c:98]   --->   Operation 42 'add' 'j' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %.preheader1.loopexit, label %1" [loop_imperfect.c:98]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.37ns)   --->   "%add_ln99_1 = add i7 %add_ln99_4, %zext_ln98_1" [loop_imperfect.c:99]   --->   Operation 44 'add' 'add_ln99_1' <Predicate = (!icmp_ln98)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.33ns)   --->   "%add_ln99_5 = add i5 %shl_ln99_1, %zext_ln98" [loop_imperfect.c:99]   --->   Operation 45 'add' 'add_ln99_5' <Predicate = (!icmp_ln98)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln99_4 = zext i5 %add_ln99_5 to i7" [loop_imperfect.c:99]   --->   Operation 46 'zext' 'zext_ln99_4' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.37ns)   --->   "%add_ln99_2 = add i7 %zext_ln99_4, %shl_ln" [loop_imperfect.c:99]   --->   Operation 47 'add' 'add_ln99_2' <Predicate = (!icmp_ln98)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 48 'br' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i7 %add_ln99_1 to i64" [loop_imperfect.c:99]   --->   Operation 49 'zext' 'zext_ln99_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%dist_addr_1 = getelementptr [100 x i32]* %dist, i64 0, i64 %zext_ln99_1" [loop_imperfect.c:99]   --->   Operation 50 'getelementptr' 'dist_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (2.66ns)   --->   "%dist_load = load i32* %dist_addr_1, align 4" [loop_imperfect.c:99]   --->   Operation 51 'load' 'dist_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 52 [1/2] (2.66ns)   --->   "%dist_load = load i32* %dist_addr_1, align 4" [loop_imperfect.c:99]   --->   Operation 52 'load' 'dist_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 53 [2/2] (2.66ns)   --->   "%dist_load_1 = load i32* %dist_addr, align 4" [loop_imperfect.c:99]   --->   Operation 53 'load' 'dist_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln99_2 = zext i7 %add_ln99_2 to i64" [loop_imperfect.c:99]   --->   Operation 54 'zext' 'zext_ln99_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%dist_addr_2 = getelementptr [100 x i32]* %dist, i64 0, i64 %zext_ln99_2" [loop_imperfect.c:99]   --->   Operation 55 'getelementptr' 'dist_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [2/2] (2.66ns)   --->   "%dist_load_2 = load i32* %dist_addr_2, align 4" [loop_imperfect.c:99]   --->   Operation 56 'load' 'dist_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 57 [1/2] (2.66ns)   --->   "%dist_load_1 = load i32* %dist_addr, align 4" [loop_imperfect.c:99]   --->   Operation 57 'load' 'dist_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 58 [1/2] (2.66ns)   --->   "%dist_load_2 = load i32* %dist_addr_2, align 4" [loop_imperfect.c:99]   --->   Operation 58 'load' 'dist_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 59 [1/1] (1.78ns)   --->   "%add_ln99_3 = add nsw i32 %dist_load_1, %dist_load_2" [loop_imperfect.c:99]   --->   Operation 59 'add' 'add_ln99_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (1.54ns)   --->   "%icmp_ln99 = icmp sgt i32 %dist_load, %add_ln99_3" [loop_imperfect.c:99]   --->   Operation 60 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %2, label %._crit_edge" [loop_imperfect.c:99]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 62 [1/1] (2.66ns)   --->   "store i32 %add_ln99_3, i32* %dist_addr_1, align 4" [loop_imperfect.c:100]   --->   Operation 62 'store' <Predicate = (icmp_ln99)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "br label %._crit_edge" [loop_imperfect.c:100]   --->   Operation 63 'br' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader" [loop_imperfect.c:98]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', loop_imperfect.c:96) [6]  (1.06 ns)

 <State 2>: 1.32ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', loop_imperfect.c:96) [6]  (0 ns)
	'add' operation ('k', loop_imperfect.c:96) [10]  (1.32 ns)

 <State 3>: 2.75ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', loop_imperfect.c:97) [17]  (0 ns)
	'add' operation ('add_ln99_4', loop_imperfect.c:99) [26]  (1.37 ns)
	'add' operation ('add_ln99', loop_imperfect.c:99) [27]  (1.37 ns)

 <State 4>: 2.71ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', loop_imperfect.c:98) [32]  (0 ns)
	'add' operation ('add_ln99_5', loop_imperfect.c:99) [45]  (1.34 ns)
	'add' operation ('add_ln99_2', loop_imperfect.c:99) [47]  (1.37 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('dist_addr_1', loop_imperfect.c:99) [42]  (0 ns)
	'load' operation ('dist_load', loop_imperfect.c:99) on array 'dist' [43]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'load' operation ('dist_load', loop_imperfect.c:99) on array 'dist' [43]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'load' operation ('dist_load_1', loop_imperfect.c:99) on array 'dist' [44]  (2.66 ns)

 <State 8>: 3.33ns
The critical path consists of the following:
	'add' operation ('add_ln99_3', loop_imperfect.c:99) [51]  (1.78 ns)
	'icmp' operation ('icmp_ln99', loop_imperfect.c:99) [52]  (1.55 ns)

 <State 9>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln100', loop_imperfect.c:100) of variable 'add_ln99_3', loop_imperfect.c:99 on array 'dist' [55]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
