Analysis & Synthesis report for simulacion_1
Wed Feb 14 15:05:55 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |simulacion_1|PROYECTO_MSS:inst|y
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for Inferred Entity Instance: decoder_bin_bcd:inst3|lpm_divide:Mod0
 15. Parameter Settings for Inferred Entity Instance: decoder_bin_bcd:inst3|lpm_divide:Div0
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Feb 14 15:05:55 2018           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name               ; simulacion_1                                    ;
; Top-level Entity Name       ; simulacion_1                                    ;
; Family                      ; MAX V                                           ;
; Total logic elements        ; 309                                             ;
; Total pins                  ; 32                                              ;
; Total virtual pins          ; 0                                               ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                   ;
+-----------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 5M570ZF256C5       ;                    ;
; Top-level entity name                                                      ; simulacion_1       ; simulacion_1       ;
; Family name                                                                ; MAX V              ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+---------+
; ANTIREBOTE.vhd                   ; yes             ; User VHDL File                     ; C:/Users/estudiante/Desktop/proyec_simulacion_1/ANTIREBOTE.vhd             ;         ;
; decoder_bin_bcd.vhd              ; yes             ; User VHDL File                     ; C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd        ;         ;
; CLOCK_DIV_10_MHz.vhd             ; yes             ; User VHDL File                     ; C:/Users/estudiante/Desktop/proyec_simulacion_1/CLOCK_DIV_10_MHz.vhd       ;         ;
; reg_sostenimiento.vhd            ; yes             ; User VHDL File                     ; C:/Users/estudiante/Desktop/proyec_simulacion_1/reg_sostenimiento.vhd      ;         ;
; or_5.vhd                         ; yes             ; User VHDL File                     ; C:/Users/estudiante/Desktop/proyec_simulacion_1/or_5.vhd                   ;         ;
; delay_1seg.vhd                   ; yes             ; User VHDL File                     ; C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd             ;         ;
; comparador_8b.vhd                ; yes             ; User VHDL File                     ; C:/Users/estudiante/Desktop/proyec_simulacion_1/comparador_8b.vhd          ;         ;
; restador_6b.vhd                  ; yes             ; User VHDL File                     ; C:/Users/estudiante/Desktop/proyec_simulacion_1/restador_6b.vhd            ;         ;
; PROYECTO_MSS.vhd                 ; yes             ; User VHDL File                     ; C:/Users/estudiante/Desktop/proyec_simulacion_1/PROYECTO_MSS.vhd           ;         ;
; MUX_4_1.vhd                      ; yes             ; User VHDL File                     ; C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd                ;         ;
; divisor_2.vhd                    ; yes             ; User VHDL File                     ; C:/Users/estudiante/Desktop/proyec_simulacion_1/divisor_2.vhd              ;         ;
; contador_6b.vhd                  ; yes             ; User VHDL File                     ; C:/Users/estudiante/Desktop/proyec_simulacion_1/contador_6b.vhd            ;         ;
; cerrar_vectores.vhd              ; yes             ; User VHDL File                     ; C:/Users/estudiante/Desktop/proyec_simulacion_1/cerrar_vectores.vhd        ;         ;
; abrir_vectores.vhd               ; yes             ; User VHDL File                     ; C:/Users/estudiante/Desktop/proyec_simulacion_1/abrir_vectores.vhd         ;         ;
; sumador_6b.vhd                   ; yes             ; User VHDL File                     ; C:/Users/estudiante/Desktop/proyec_simulacion_1/sumador_6b.vhd             ;         ;
; simulacion_1.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf           ;         ;
; 7447.bdf                         ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/others/maxplus2/7447.bdf               ;         ;
; 7404.bdf                         ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/others/maxplus2/7404.bdf               ;         ;
; 7408.bdf                         ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/others/maxplus2/7408.bdf               ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_divide.tdf           ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/abs_divider.inc          ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc      ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc           ;         ;
; db/lpm_divide_5ll.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/estudiante/Desktop/proyec_simulacion_1/db/lpm_divide_5ll.tdf      ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/estudiante/Desktop/proyec_simulacion_1/db/sign_div_unsign_fkh.tdf ;         ;
; db/alt_u_div_4te.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/estudiante/Desktop/proyec_simulacion_1/db/alt_u_div_4te.tdf       ;         ;
; db/lpm_divide_2tl.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/estudiante/Desktop/proyec_simulacion_1/db/lpm_divide_2tl.tdf      ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                       ;
+---------------------------------------------+-------------------------------------+
; Resource                                    ; Usage                               ;
+---------------------------------------------+-------------------------------------+
; Total logic elements                        ; 309                                 ;
;     -- Combinational with no register       ; 198                                 ;
;     -- Register only                        ; 33                                  ;
;     -- Combinational with a register        ; 78                                  ;
;                                             ;                                     ;
; Logic element usage by number of LUT inputs ;                                     ;
;     -- 4 input functions                    ; 83                                  ;
;     -- 3 input functions                    ; 91                                  ;
;     -- 2 input functions                    ; 84                                  ;
;     -- 1 input functions                    ; 18                                  ;
;     -- 0 input functions                    ; 0                                   ;
;                                             ;                                     ;
; Logic elements by mode                      ;                                     ;
;     -- normal mode                          ; 229                                 ;
;     -- arithmetic mode                      ; 80                                  ;
;     -- qfbk mode                            ; 0                                   ;
;     -- register cascade mode                ; 0                                   ;
;     -- synchronous clear/load mode          ; 0                                   ;
;     -- asynchronous clear/load mode         ; 56                                  ;
;                                             ;                                     ;
; Total registers                             ; 111                                 ;
; Total logic cells in carry chains           ; 94                                  ;
; I/O pins                                    ; 32                                  ;
; Maximum fan-out node                        ; CLOCK_DIV_10_MHz:inst11|CLOCK_100Hz ;
; Maximum fan-out                             ; 77                                  ;
; Total fan-out                               ; 1045                                ;
; Average fan-out                             ; 3.06                                ;
+---------------------------------------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                 ; Entity Name         ; Library Name ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |simulacion_1                             ; 309 (0)     ; 111          ; 0          ; 32   ; 0            ; 198 (0)      ; 33 (0)            ; 78 (0)           ; 94 (0)          ; 0 (0)      ; |simulacion_1                                                                                                                       ; simulacion_1        ; work         ;
;    |7408:inst17|                          ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |simulacion_1|7408:inst17                                                                                                           ; 7408                ; work         ;
;    |7447:inst8|                           ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |simulacion_1|7447:inst8                                                                                                            ; 7447                ; work         ;
;    |7447:inst9|                           ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |simulacion_1|7447:inst9                                                                                                            ; 7447                ; work         ;
;    |ANTIREBOTE:inst21|                    ; 5 (5)       ; 5            ; 0          ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |simulacion_1|ANTIREBOTE:inst21                                                                                                     ; ANTIREBOTE          ; work         ;
;    |ANTIREBOTE:inst23|                    ; 5 (5)       ; 5            ; 0          ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |simulacion_1|ANTIREBOTE:inst23                                                                                                     ; ANTIREBOTE          ; work         ;
;    |ANTIREBOTE:inst25|                    ; 5 (5)       ; 5            ; 0          ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |simulacion_1|ANTIREBOTE:inst25                                                                                                     ; ANTIREBOTE          ; work         ;
;    |CLOCK_DIV_10_MHz:inst11|              ; 32 (32)     ; 32           ; 0          ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 29 (29)          ; 0 (0)           ; 0 (0)      ; |simulacion_1|CLOCK_DIV_10_MHz:inst11                                                                                               ; CLOCK_DIV_10_MHz    ; work         ;
;    |MUX_4_1:inst34|                       ; 10 (10)     ; 0            ; 0          ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |simulacion_1|MUX_4_1:inst34                                                                                                        ; MUX_4_1             ; work         ;
;    |MUX_4_1:inst47|                       ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |simulacion_1|MUX_4_1:inst47                                                                                                        ; MUX_4_1             ; work         ;
;    |MUX_4_1:inst4|                        ; 12 (12)     ; 0            ; 0          ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |simulacion_1|MUX_4_1:inst4                                                                                                         ; MUX_4_1             ; work         ;
;    |PROYECTO_MSS:inst|                    ; 39 (39)     ; 22           ; 0          ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 22 (22)          ; 0 (0)           ; 0 (0)      ; |simulacion_1|PROYECTO_MSS:inst                                                                                                     ; PROYECTO_MSS        ; work         ;
;    |comparador_8b:inst20|                 ; 21 (21)     ; 0            ; 0          ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |simulacion_1|comparador_8b:inst20                                                                                                  ; comparador_8b       ; work         ;
;    |comparador_8b:inst58|                 ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |simulacion_1|comparador_8b:inst58                                                                                                  ; comparador_8b       ; work         ;
;    |comparador_8b:inst59|                 ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |simulacion_1|comparador_8b:inst59                                                                                                  ; comparador_8b       ; work         ;
;    |contador_6b:inst22|                   ; 6 (6)       ; 6            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 5 (5)           ; 0 (0)      ; |simulacion_1|contador_6b:inst22                                                                                                    ; contador_6b         ; work         ;
;    |decoder_bin_bcd:inst3|                ; 101 (4)     ; 0            ; 0          ; 0    ; 0            ; 101 (4)      ; 0 (0)             ; 0 (0)            ; 46 (4)          ; 0 (0)      ; |simulacion_1|decoder_bin_bcd:inst3                                                                                                 ; decoder_bin_bcd     ; work         ;
;       |lpm_divide:Div0|                   ; 45 (0)      ; 0            ; 0          ; 0    ; 0            ; 45 (0)       ; 0 (0)             ; 0 (0)            ; 21 (0)          ; 0 (0)      ; |simulacion_1|decoder_bin_bcd:inst3|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_2tl:auto_generated|  ; 45 (0)      ; 0            ; 0          ; 0    ; 0            ; 45 (0)       ; 0 (0)             ; 0 (0)            ; 21 (0)          ; 0 (0)      ; |simulacion_1|decoder_bin_bcd:inst3|lpm_divide:Div0|lpm_divide_2tl:auto_generated                                                   ; lpm_divide_2tl      ; work         ;
;             |sign_div_unsign_fkh:divider| ; 45 (0)      ; 0            ; 0          ; 0    ; 0            ; 45 (0)       ; 0 (0)             ; 0 (0)            ; 21 (0)          ; 0 (0)      ; |simulacion_1|decoder_bin_bcd:inst3|lpm_divide:Div0|lpm_divide_2tl:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh ; work         ;
;                |alt_u_div_4te:divider|    ; 45 (45)     ; 0            ; 0          ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 0 (0)            ; 21 (21)         ; 0 (0)      ; |simulacion_1|decoder_bin_bcd:inst3|lpm_divide:Div0|lpm_divide_2tl:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider ; alt_u_div_4te       ; work         ;
;       |lpm_divide:Mod0|                   ; 52 (0)      ; 0            ; 0          ; 0    ; 0            ; 52 (0)       ; 0 (0)             ; 0 (0)            ; 21 (0)          ; 0 (0)      ; |simulacion_1|decoder_bin_bcd:inst3|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_5ll:auto_generated|  ; 52 (0)      ; 0            ; 0          ; 0    ; 0            ; 52 (0)       ; 0 (0)             ; 0 (0)            ; 21 (0)          ; 0 (0)      ; |simulacion_1|decoder_bin_bcd:inst3|lpm_divide:Mod0|lpm_divide_5ll:auto_generated                                                   ; lpm_divide_5ll      ; work         ;
;             |sign_div_unsign_fkh:divider| ; 52 (0)      ; 0            ; 0          ; 0    ; 0            ; 52 (0)       ; 0 (0)             ; 0 (0)            ; 21 (0)          ; 0 (0)      ; |simulacion_1|decoder_bin_bcd:inst3|lpm_divide:Mod0|lpm_divide_5ll:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh ; work         ;
;                |alt_u_div_4te:divider|    ; 52 (52)     ; 0            ; 0          ; 0    ; 0            ; 52 (52)      ; 0 (0)             ; 0 (0)            ; 21 (21)         ; 0 (0)      ; |simulacion_1|decoder_bin_bcd:inst3|lpm_divide:Mod0|lpm_divide_5ll:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider ; alt_u_div_4te       ; work         ;
;    |delay_1seg:inst12|                    ; 3 (3)       ; 2            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |simulacion_1|delay_1seg:inst12                                                                                                     ; delay_1seg          ; work         ;
;    |reg_sostenimiento:inst18|             ; 8 (8)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |simulacion_1|reg_sostenimiento:inst18                                                                                              ; reg_sostenimiento   ; work         ;
;    |reg_sostenimiento:inst27|             ; 8 (8)       ; 7            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |simulacion_1|reg_sostenimiento:inst27                                                                                              ; reg_sostenimiento   ; work         ;
;    |reg_sostenimiento:inst42|             ; 7 (7)       ; 6            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 7 (7)           ; 0 (0)      ; |simulacion_1|reg_sostenimiento:inst42                                                                                              ; reg_sostenimiento   ; work         ;
;    |reg_sostenimiento:inst51|             ; 6 (6)       ; 6            ; 0          ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |simulacion_1|reg_sostenimiento:inst51                                                                                              ; reg_sostenimiento   ; work         ;
;    |reg_sostenimiento:inst52|             ; 7 (7)       ; 7            ; 0          ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |simulacion_1|reg_sostenimiento:inst52                                                                                              ; reg_sostenimiento   ; work         ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simulacion_1|PROYECTO_MSS:inst|y                                                                                                                           ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+------+------+------+------+------+------+------+------+------+------+
; Name  ; y.s21 ; y.s20 ; y.s19 ; y.s18 ; y.s17 ; y.s16 ; y.s15 ; y.s14 ; y.s13 ; y.s12 ; y.s11 ; y.s10 ; y.s9 ; y.s8 ; y.s7 ; y.s6 ; y.s5 ; y.s4 ; y.s3 ; y.s2 ; y.s1 ; y.s0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+------+------+------+------+------+------+------+------+------+------+
; y.s0  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ;
; y.s1  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 1    ;
; y.s2  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 1    ;
; y.s3  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 1    ;
; y.s4  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 1    ;
; y.s5  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s6  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s7  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s8  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s9  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s10 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s11 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s12 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s13 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s14 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s15 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s16 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s17 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s18 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s19 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s20 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.s21 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+------+------+------+------+------+------+------+------+------+------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; delay_1seg:inst12|var                              ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; reg_sostenimiento:inst27|data_out[7]  ; Stuck at GND due to stuck port data_in ;
; reg_sostenimiento:inst52|data_out[7]  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                               ;
+--------------------------------------+---------------------------+----------------------------------------+
; Register name                        ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------------------+---------------------------+----------------------------------------+
; reg_sostenimiento:inst27|data_out[7] ; Stuck at GND              ; reg_sostenimiento:inst52|data_out[7]   ;
;                                      ; due to stuck port data_in ;                                        ;
+--------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 111   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 56    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 38    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |simulacion_1|MUX_4_1:inst4|Mux0           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |simulacion_1|PROYECTO_MSS:inst|Selector13 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |simulacion_1|PROYECTO_MSS:inst|Selector20 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decoder_bin_bcd:inst3|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 8              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_5ll ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decoder_bin_bcd:inst3|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 8              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_2tl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Wed Feb 14 15:05:43 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simulacion_1 -c simulacion_1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file antirebote.vhd
    Info (12022): Found design unit 1: ANTIREBOTE-a File: C:/Users/estudiante/Desktop/proyec_simulacion_1/ANTIREBOTE.vhd Line: 12
    Info (12023): Found entity 1: ANTIREBOTE File: C:/Users/estudiante/Desktop/proyec_simulacion_1/ANTIREBOTE.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file decoder_bin_bcd.vhd
    Info (12022): Found design unit 1: decoder_bin_bcd-solucion File: C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd Line: 16
    Info (12023): Found entity 1: decoder_bin_bcd File: C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file clock_div_10_mhz.vhd
    Info (12022): Found design unit 1: CLOCK_DIV_10_MHz-a File: C:/Users/estudiante/Desktop/proyec_simulacion_1/CLOCK_DIV_10_MHz.vhd Line: 16
    Info (12023): Found entity 1: CLOCK_DIV_10_MHz File: C:/Users/estudiante/Desktop/proyec_simulacion_1/CLOCK_DIV_10_MHz.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reg_sostenimiento.vhd
    Info (12022): Found design unit 1: reg_sostenimiento-solucion File: C:/Users/estudiante/Desktop/proyec_simulacion_1/reg_sostenimiento.vhd Line: 11
    Info (12023): Found entity 1: reg_sostenimiento File: C:/Users/estudiante/Desktop/proyec_simulacion_1/reg_sostenimiento.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file or_5.vhd
    Info (12022): Found design unit 1: or_5-solucion File: C:/Users/estudiante/Desktop/proyec_simulacion_1/or_5.vhd Line: 9
    Info (12023): Found entity 1: or_5 File: C:/Users/estudiante/Desktop/proyec_simulacion_1/or_5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file delay_1seg.vhd
    Info (12022): Found design unit 1: delay_1seg-solucion File: C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd Line: 12
    Info (12023): Found entity 1: delay_1seg File: C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file comparador_8b.vhd
    Info (12022): Found design unit 1: comparador_8b-solucion File: C:/Users/estudiante/Desktop/proyec_simulacion_1/comparador_8b.vhd Line: 10
    Info (12023): Found entity 1: comparador_8b File: C:/Users/estudiante/Desktop/proyec_simulacion_1/comparador_8b.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file restador_6b.vhd
    Info (12022): Found design unit 1: restador_6b-solucion File: C:/Users/estudiante/Desktop/proyec_simulacion_1/restador_6b.vhd Line: 11
    Info (12023): Found entity 1: restador_6b File: C:/Users/estudiante/Desktop/proyec_simulacion_1/restador_6b.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file proyecto_mss.vhd
    Info (12022): Found design unit 1: PROYECTO_MSS-solucion File: C:/Users/estudiante/Desktop/proyec_simulacion_1/PROYECTO_MSS.vhd Line: 16
    Info (12023): Found entity 1: PROYECTO_MSS File: C:/Users/estudiante/Desktop/proyec_simulacion_1/PROYECTO_MSS.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_4_1.vhd
    Info (12022): Found design unit 1: MUX_4_1-solucion File: C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd Line: 14
    Info (12023): Found entity 1: MUX_4_1 File: C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file divisor_2.vhd
    Info (12022): Found design unit 1: divisor_2-solucion File: C:/Users/estudiante/Desktop/proyec_simulacion_1/divisor_2.vhd Line: 9
    Info (12023): Found entity 1: divisor_2 File: C:/Users/estudiante/Desktop/proyec_simulacion_1/divisor_2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder_bin_5_14_seg.vhd
    Info (12022): Found design unit 1: decoder_bin_5_14_seg-solucion File: C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_5_14_seg.vhd Line: 15
    Info (12023): Found entity 1: decoder_bin_5_14_seg File: C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_5_14_seg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file contador_6b.vhd
    Info (12022): Found design unit 1: contador_6b-solucion File: C:/Users/estudiante/Desktop/proyec_simulacion_1/contador_6b.vhd Line: 12
    Info (12023): Found entity 1: contador_6b File: C:/Users/estudiante/Desktop/proyec_simulacion_1/contador_6b.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cerrar_vectores.vhd
    Info (12022): Found design unit 1: cerrar_vectores-solucion File: C:/Users/estudiante/Desktop/proyec_simulacion_1/cerrar_vectores.vhd Line: 9
    Info (12023): Found entity 1: cerrar_vectores File: C:/Users/estudiante/Desktop/proyec_simulacion_1/cerrar_vectores.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file abrir_vectores.vhd
    Info (12022): Found design unit 1: abrir_vectores-solucion File: C:/Users/estudiante/Desktop/proyec_simulacion_1/abrir_vectores.vhd Line: 9
    Info (12023): Found entity 1: abrir_vectores File: C:/Users/estudiante/Desktop/proyec_simulacion_1/abrir_vectores.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sumador_6b.vhd
    Info (12022): Found design unit 1: sumador_6b-solucion File: C:/Users/estudiante/Desktop/proyec_simulacion_1/sumador_6b.vhd Line: 12
    Info (12023): Found entity 1: sumador_6b File: C:/Users/estudiante/Desktop/proyec_simulacion_1/sumador_6b.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file simulacion_1.bdf
    Info (12023): Found entity 1: simulacion_1
Info (12021): Found 1 design units, including 1 entities, in source file prueba_sost.bdf
    Info (12023): Found entity 1: prueba_sost
Info (12021): Found 1 design units, including 1 entities, in source file contador_prueba.bdf
    Info (12023): Found entity 1: contador_prueba
Info (12127): Elaborating entity "simulacion_1" for the top level hierarchy
Info (12128): Elaborating entity "7447" for hierarchy "7447:inst8"
Info (12130): Elaborated megafunction instantiation "7447:inst8"
Info (12128): Elaborating entity "abrir_vectores" for hierarchy "abrir_vectores:inst7"
Info (12128): Elaborating entity "decoder_bin_bcd" for hierarchy "decoder_bin_bcd:inst3"
Info (12128): Elaborating entity "MUX_4_1" for hierarchy "MUX_4_1:inst4"
Warning (10492): VHDL Process Statement warning at MUX_4_1.vhd(27): signal "Q_FRECUENCIA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd Line: 27
Warning (10492): VHDL Process Statement warning at MUX_4_1.vhd(28): signal "Q_FRECUENCIA_MIN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd Line: 28
Warning (10492): VHDL Process Statement warning at MUX_4_1.vhd(29): signal "Q_FRECUENCIA_MAX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd Line: 29
Warning (10492): VHDL Process Statement warning at MUX_4_1.vhd(30): signal "Q_FRECUENCIA_PROMEDIO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd Line: 30
Info (12128): Elaborating entity "PROYECTO_MSS" for hierarchy "PROYECTO_MSS:inst"
Info (12128): Elaborating entity "CLOCK_DIV_10_MHz" for hierarchy "CLOCK_DIV_10_MHz:inst11"
Info (12128): Elaborating entity "ANTIREBOTE" for hierarchy "ANTIREBOTE:inst21"
Info (12128): Elaborating entity "delay_1seg" for hierarchy "delay_1seg:inst12"
Warning (10492): VHDL Process Statement warning at delay_1seg.vhd(23): signal "en_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd Line: 23
Warning (10492): VHDL Process Statement warning at delay_1seg.vhd(34): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd Line: 34
Warning (10631): VHDL Process Statement warning at delay_1seg.vhd(20): inferring latch(es) for signal or variable "var", which holds its previous value in one or more paths through the process File: C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd Line: 20
Info (10041): Inferred latch for "var" at delay_1seg.vhd(20) File: C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd Line: 20
Info (12128): Elaborating entity "7404" for hierarchy "7404:inst60"
Info (12130): Elaborated megafunction instantiation "7404:inst60"
Info (12128): Elaborating entity "comparador_8b" for hierarchy "comparador_8b:inst58"
Info (12128): Elaborating entity "reg_sostenimiento" for hierarchy "reg_sostenimiento:inst27"
Warning (10492): VHDL Process Statement warning at reg_sostenimiento.vhd(18): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/estudiante/Desktop/proyec_simulacion_1/reg_sostenimiento.vhd Line: 18
Info (12128): Elaborating entity "cerrar_vectores" for hierarchy "cerrar_vectores:inst29"
Info (12128): Elaborating entity "restador_6b" for hierarchy "restador_6b:inst24"
Info (12128): Elaborating entity "contador_6b" for hierarchy "contador_6b:inst22"
Warning (10492): VHDL Process Statement warning at contador_6b.vhd(19): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/estudiante/Desktop/proyec_simulacion_1/contador_6b.vhd Line: 19
Info (12128): Elaborating entity "7408" for hierarchy "7408:inst17"
Info (12130): Elaborated megafunction instantiation "7408:inst17"
Info (12128): Elaborating entity "or_5" for hierarchy "or_5:inst46"
Info (12128): Elaborating entity "divisor_2" for hierarchy "divisor_2:inst39"
Info (12128): Elaborating entity "sumador_6b" for hierarchy "sumador_6b:inst33"
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decoder_bin_bcd:inst3|Mod0" File: C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decoder_bin_bcd:inst3|Div0" File: C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd Line: 22
Info (12130): Elaborated megafunction instantiation "decoder_bin_bcd:inst3|lpm_divide:Mod0" File: C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd Line: 23
Info (12133): Instantiated megafunction "decoder_bin_bcd:inst3|lpm_divide:Mod0" with the following parameter: File: C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5ll.tdf
    Info (12023): Found entity 1: lpm_divide_5ll File: C:/Users/estudiante/Desktop/proyec_simulacion_1/db/lpm_divide_5ll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: C:/Users/estudiante/Desktop/proyec_simulacion_1/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf
    Info (12023): Found entity 1: alt_u_div_4te File: C:/Users/estudiante/Desktop/proyec_simulacion_1/db/alt_u_div_4te.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "decoder_bin_bcd:inst3|lpm_divide:Div0" File: C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd Line: 22
Info (12133): Instantiated megafunction "decoder_bin_bcd:inst3|lpm_divide:Div0" with the following parameter: File: C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2tl.tdf
    Info (12023): Found entity 1: lpm_divide_2tl File: C:/Users/estudiante/Desktop/proyec_simulacion_1/db/lpm_divide_2tl.tdf Line: 25
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vcc" is stuck at VCC
Info (21057): Implemented 341 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 309 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 707 megabytes
    Info: Processing ended: Wed Feb 14 15:05:55 2018
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:25


