// Seed: 2928057888
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd18,
    parameter id_5 = 32'd28
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_2,
      id_4
  );
  output wire id_2;
  inout wire _id_1;
  assign id_3 = id_4;
  logic [1 'b0 : 1] _id_5;
  assign id_4 = id_1;
  wire [id_5  ==?  1  <  (  id_1  ) : 1] id_6;
  logic id_7;
endmodule
