// Seed: 2422213501
module module_0 ();
  reg id_1, id_2;
  always begin : LABEL_0
    id_1 <= 1;
    id_1 <= -1;
    id_1 = id_1;
  end
  always id_1 = 1;
  wor id_3;
  integer id_4 (.id_0(id_3 != -1));
  reg id_5, id_6 = 1, id_7, id_8, id_9;
  assign id_8 = -1;
  assign id_5 = id_2;
  id_10(
      .id_0(-1),
      .id_1(),
      .id_2(-1),
      .id_3(-1),
      .id_4(id_3),
      .id_5(id_6),
      .id_6(id_7),
      .id_7(1'b0),
      .id_8(-1),
      .id_9(1),
      .id_10($display(-1 - -1'b0 || id_3, id_1, -1)),
      .id_11($display(id_11, -1, id_9)),
      .id_12((id_9 ? id_6 : 1)),
      .id_13(1),
      .id_14(-1),
      .id_15(id_11),
      .id_16(-1),
      .id_17(1),
      .id_18(),
      .id_19(id_8 - -1),
      .id_20(1),
      .id_21(id_1),
      .id_22(1),
      .id_23(((id_7))),
      .id_24(id_2),
      .id_25(id_9)
  );
  uwire id_12 = 1;
  wire  id_13;
  assign id_1 = -1'b0;
  wire id_14, id_15, id_16;
  assign id_9 = id_7;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    id_17,
    output supply0 id_2,
    input tri id_3,
    id_18,
    input wor id_4,
    id_19,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output wand id_8,
    input uwire id_9,
    output wor id_10,
    input tri1 id_11,
    output wire id_12,
    output supply0 id_13,
    input wire id_14,
    output wire id_15
);
  tri id_20 = id_5 == -1'd0;
  module_0 modCall_1 ();
  assign modCall_1.id_9 = 0;
endmodule
