"dimensionality",3,0
"cycle_starting_addr",265,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",60,0
"cycle_stride_1",64,0
"extent_0",15,0
"cycle_stride_0",4,0
"write","cim_stencil_op_hcompute_cim_stencil_55_to_cim_stencil_op_hcompute_cim_output_stencil_63_ubuf_sram"
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",15,0
"write_data_stride_0",1,0
"read","cim_stencil_op_hcompute_cim_stencil_55_to_cim_stencil_op_hcompute_cim_output_stencil_63_ubuf_0_agg"
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
