# compile vhdl design source files
vhdl xbip_utils_v3_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd"
vhdl c_reg_fd_v12_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd"
vhdl c_reg_fd_v12_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd"
vhdl xbip_dsp48_wrapper_v3_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd"
vhdl xbip_dsp48_addsub_v3_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_addsub_v3_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd"
vhdl xbip_addsub_v3_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd"
vhdl xbip_addsub_v3_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd"
vhdl c_addsub_v12_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd"
vhdl c_addsub_v12_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd"
vhdl c_gate_bit_v12_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/c_gate_bit_v12_0/hdl/c_gate_bit_v12_0_vh_rfs.vhd"
vhdl c_gate_bit_v12_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/c_gate_bit_v12_0/hdl/c_gate_bit_v12_0.vhd"
vhdl xbip_counter_v3_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd"
vhdl xbip_counter_v3_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_counter_v3_0/hdl/xbip_counter_v3_0.vhd"
vhdl c_counter_binary_v12_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd"
vhdl c_counter_binary_v12_0  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/ip/clk_5MHz/clk_5MHz_clk_wiz.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/ip/clk_5MHz/clk_5MHz.vhd"
vhdl xil_defaultlib  "../../../../lab8-20170323/clk_divider_refresh_rate_2display.vhd"
vhdl xil_defaultlib  "../../../../lab8-20170323/clk_divider_1hz_behavior.vhd"
vhdl xil_defaultlib  "../../../../lab8-20170323/bcd27seg.vhd"
vhdl xil_defaultlib  "../../../../lab8-20170323/twodigit_counter_7segment_-_to_be_edited.vhd"

# Do not sort compile order
nosort
