// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _image_filter_Resize_opr_linear_HH_
#define _image_filter_Resize_opr_linear_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "image_filter_udiv_43ns_27ns_43_47_seq.h"
#include "image_filter_udiv_27ns_27ns_27_31.h"
#include "image_filter_mul_32s_12s_32_3.h"
#include "image_filter_mul_28s_20s_47_3.h"
#include "image_filter_mul_mul_20s_8ns_28_1.h"
#include "image_filter_Resize_opr_linear_k_buf_val_val_0_0.h"

namespace ap_rtl {

struct image_filter_Resize_opr_linear : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<11> > p_src_rows_V_read;
    sc_in< sc_lv<11> > p_src_cols_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_V_dout;
    sc_in< sc_logic > p_src_data_stream_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_V_read;
    sc_in< sc_lv<11> > p_dst_rows_V_read;
    sc_in< sc_lv<11> > p_dst_cols_V_read;
    sc_out< sc_lv<8> > p_dst_data_stream_V_din;
    sc_in< sc_logic > p_dst_data_stream_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_V_write;


    // Module declarations
    image_filter_Resize_opr_linear(sc_module_name name);
    SC_HAS_PROCESS(image_filter_Resize_opr_linear);

    ~image_filter_Resize_opr_linear();

    sc_trace_file* mVcdFile;

    image_filter_Resize_opr_linear_k_buf_val_val_0_0* k_buf_val_val_0_0_U;
    image_filter_Resize_opr_linear_k_buf_val_val_0_0* k_buf_val_val_1_0_U;
    image_filter_udiv_43ns_27ns_43_47_seq<1,47,43,27,43>* image_filter_udiv_43ns_27ns_43_47_seq_U21;
    image_filter_udiv_43ns_27ns_43_47_seq<1,47,43,27,43>* image_filter_udiv_43ns_27ns_43_47_seq_U22;
    image_filter_udiv_27ns_27ns_27_31<1,31,27,27,27>* image_filter_udiv_27ns_27ns_27_31_U23;
    image_filter_udiv_27ns_27ns_27_31<1,31,27,27,27>* image_filter_udiv_27ns_27ns_27_31_U24;
    image_filter_mul_32s_12s_32_3<1,3,32,12,32>* image_filter_mul_32s_12s_32_3_U25;
    image_filter_mul_32s_12s_32_3<1,3,32,12,32>* image_filter_mul_32s_12s_32_3_U26;
    image_filter_mul_28s_20s_47_3<1,3,28,20,47>* image_filter_mul_28s_20s_47_3_U27;
    image_filter_mul_28s_20s_47_3<1,3,28,20,47>* image_filter_mul_28s_20s_47_3_U28;
    image_filter_mul_28s_20s_47_3<1,3,28,20,47>* image_filter_mul_28s_20s_47_3_U29;
    image_filter_mul_28s_20s_47_3<1,3,28,20,47>* image_filter_mul_28s_20s_47_3_U30;
    image_filter_mul_mul_20s_8ns_28_1<1,1,20,8,28>* image_filter_mul_mul_20s_8ns_28_1_U31;
    image_filter_mul_mul_20s_8ns_28_1<1,1,20,8,28>* image_filter_mul_mul_20s_8ns_28_1_U32;
    image_filter_mul_mul_20s_8ns_28_1<1,1,20,8,28>* image_filter_mul_mul_20s_8ns_28_1_U33;
    image_filter_mul_mul_20s_8ns_28_1<1,1,20,8,28>* image_filter_mul_mul_20s_8ns_28_1_U34;
    sc_signal< sc_lv<50> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_68;
    sc_signal< sc_lv<11> > p_Val2_15_reg_290;
    sc_signal< sc_logic > ap_sig_cseq_ST_st47_fsm_46;
    sc_signal< bool > ap_sig_bdd_119;
    sc_signal< sc_logic > grp_fu_364_ap_done;
    sc_signal< sc_logic > grp_fu_390_ap_done;
    sc_signal< sc_lv<20> > p_Val2_8_fu_465_p4;
    sc_signal< sc_lv<1> > tmp_51_fu_475_p3;
    sc_signal< sc_lv<20> > p_Val2_12_fu_503_p4;
    sc_signal< sc_lv<1> > tmp_52_fu_513_p3;
    sc_signal< sc_lv<1> > tmp_15_fu_521_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_527_p2;
    sc_signal< sc_lv<11> > rows_fu_558_p3;
    sc_signal< sc_logic > ap_sig_cseq_ST_st48_fsm_47;
    sc_signal< bool > ap_sig_bdd_153;
    sc_signal< sc_lv<11> > cols_fu_574_p3;
    sc_signal< sc_lv<16> > tmp_41_cast_fu_586_p1;
    sc_signal< sc_lv<16> > tmp_42_cast_fu_595_p1;
    sc_signal< sc_lv<32> > tmp_60_cast_fu_607_p1;
    sc_signal< sc_lv<32> > tmp_62_cast_fu_619_p1;
    sc_signal< sc_lv<1> > exitcond1_fu_627_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st49_fsm_48;
    sc_signal< bool > ap_sig_bdd_172;
    sc_signal< sc_lv<11> > i_fu_632_p2;
    sc_signal< sc_lv<11> > i_reg_1745;
    sc_signal< sc_lv<12> > tmp_19_fu_638_p2;
    sc_signal< sc_lv<12> > tmp_19_reg_1750;
    sc_signal< sc_lv<16> > tmp_45_cast_fu_644_p1;
    sc_signal< sc_lv<16> > tmp_45_cast_reg_1755;
    sc_signal< sc_lv<1> > tmp_20_fu_648_p2;
    sc_signal< sc_lv<1> > tmp_20_reg_1760;
    sc_signal< sc_lv<1> > row_wr_2_fu_654_p2;
    sc_signal< sc_lv<1> > row_wr_2_reg_1766;
    sc_signal< sc_lv<27> > tmp_21_fu_660_p3;
    sc_signal< sc_lv<27> > tmp_21_reg_1771;
    sc_signal< sc_lv<12> > i_op_assign_cast_fu_668_p1;
    sc_signal< sc_lv<12> > i_op_assign_cast_reg_1776;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_49;
    sc_signal< bool > ap_sig_bdd_196;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it12;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it13;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it14;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it15;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it16;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it17;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it18;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it19;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it20;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it21;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it22;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it23;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it24;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it25;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it26;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it27;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it28;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it29;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it30;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it31;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it32;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it33;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it34;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it35;
    sc_signal< sc_lv<1> > exitcond_reg_1782;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it35;
    sc_signal< sc_lv<1> > col_rd_2_reg_1924;
    sc_signal< sc_lv<1> > row_rd_5_reg_1920;
    sc_signal< sc_lv<1> > or_cond_reg_1957;
    sc_signal< bool > ap_sig_bdd_287;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it36;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it37;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it38;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it39;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it40;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it41;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it42;
    sc_signal< sc_lv<1> > brmerge_demorgan_reg_1961;
    sc_signal< sc_lv<1> > ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it42;
    sc_signal< bool > ap_sig_bdd_309;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it43;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it1;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it2;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it3;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it4;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it5;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it6;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it7;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it8;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it9;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it10;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it11;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it12;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it13;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it14;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it15;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it16;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it17;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it18;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it19;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it20;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it21;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it22;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it23;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it24;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it25;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it26;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it27;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it28;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it29;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it30;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it31;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it32;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it33;
    sc_signal< sc_lv<12> > ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it34;
    sc_signal< sc_lv<1> > exitcond_fu_672_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it28;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it29;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it30;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it31;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it32;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it33;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it34;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1782_pp0_it36;
    sc_signal< sc_lv<11> > j_fu_677_p2;
    sc_signal< sc_lv<1> > tmp_39_fu_700_p2;
    sc_signal< sc_lv<1> > tmp_39_reg_1796;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it28;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it29;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it30;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it31;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it32;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it33;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_39_reg_1796_pp0_it34;
    sc_signal< sc_lv<1> > col_wr_1_fu_706_p2;
    sc_signal< sc_lv<1> > col_wr_1_reg_1808;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it28;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it29;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it30;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it31;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it32;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it33;
    sc_signal< sc_lv<1> > ap_reg_ppstg_col_wr_1_reg_1808_pp0_it34;
    sc_signal< sc_lv<12> > tmp_53_fu_712_p1;
    sc_signal< sc_lv<12> > tmp_25_fu_716_p2;
    sc_signal< sc_lv<12> > tmp_54_fu_721_p1;
    sc_signal< sc_lv<32> > p_Val2_3_fu_743_p2;
    sc_signal< sc_lv<32> > p_Val2_3_reg_1838;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_3_reg_1838_pp0_it34;
    sc_signal< sc_lv<32> > grp_fu_738_p2;
    sc_signal< sc_lv<32> > p_Val2_1_reg_1843;
    sc_signal< sc_lv<16> > ret_V_2_reg_1848;
    sc_signal< sc_lv<1> > tmp_57_reg_1855;
    sc_signal< sc_lv<16> > tmp_58_fu_766_p1;
    sc_signal< sc_lv<16> > tmp_58_reg_1860;
    sc_signal< sc_lv<32> > p_Val2_2_fu_770_p2;
    sc_signal< sc_lv<32> > p_Val2_2_reg_1865;
    sc_signal< sc_lv<16> > sx_2_fu_816_p3;
    sc_signal< sc_lv<16> > sx_2_reg_1870;
    sc_signal< sc_lv<16> > sy_3_fu_841_p3;
    sc_signal< sc_lv<16> > sy_3_reg_1877;
    sc_signal< sc_lv<1> > tmp_38_fu_847_p2;
    sc_signal< sc_lv<1> > tmp_38_reg_1882;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_38_reg_1882_pp0_it35;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_38_reg_1882_pp0_it36;
    sc_signal< sc_lv<16> > sy_4_fu_852_p3;
    sc_signal< sc_lv<16> > sy_4_reg_1887;
    sc_signal< sc_lv<1> > tmp_30_fu_894_p2;
    sc_signal< sc_lv<1> > tmp_30_reg_1895;
    sc_signal< sc_lv<18> > tmp_59_fu_900_p1;
    sc_signal< sc_lv<18> > tmp_59_reg_1900;
    sc_signal< sc_lv<1> > tmp_35_fu_924_p2;
    sc_signal< sc_lv<1> > tmp_35_reg_1905;
    sc_signal< sc_lv<18> > tmp_60_fu_930_p1;
    sc_signal< sc_lv<18> > tmp_60_reg_1910;
    sc_signal< sc_lv<1> > tmp_37_fu_934_p2;
    sc_signal< sc_lv<1> > tmp_37_reg_1915;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_37_reg_1915_pp0_it36;
    sc_signal< sc_lv<1> > row_rd_5_fu_1003_p3;
    sc_signal< sc_lv<1> > col_rd_2_fu_1064_p2;
    sc_signal< sc_lv<64> > tmp_41_fu_1080_p1;
    sc_signal< sc_lv<64> > tmp_41_reg_1928;
    sc_signal< sc_lv<11> > k_buf_val_val_0_0_addr_gep_fu_257_p3;
    sc_signal< sc_lv<11> > k_buf_val_val_0_0_addr_reg_1943;
    sc_signal< sc_lv<1> > tmp_42_fu_1087_p2;
    sc_signal< sc_lv<1> > tmp_42_reg_1949;
    sc_signal< sc_lv<1> > tmp_43_fu_1091_p2;
    sc_signal< sc_lv<1> > tmp_43_reg_1953;
    sc_signal< sc_lv<1> > or_cond_fu_1096_p2;
    sc_signal< sc_lv<1> > brmerge_demorgan_fu_1113_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it36;
    sc_signal< sc_lv<1> > ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it37;
    sc_signal< sc_lv<1> > ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it38;
    sc_signal< sc_lv<1> > ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it39;
    sc_signal< sc_lv<1> > ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it40;
    sc_signal< sc_lv<1> > ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it41;
    sc_signal< sc_lv<20> > u_V_fu_1149_p3;
    sc_signal< sc_lv<20> > u_V_reg_1965;
    sc_signal< sc_lv<20> > v_V_2_fu_1163_p3;
    sc_signal< sc_lv<20> > v_V_2_reg_1971;
    sc_signal< sc_lv<20> > v1_V_fu_1207_p2;
    sc_signal< sc_lv<20> > v1_V_reg_1977;
    sc_signal< sc_lv<20> > p_u_V_fu_1212_p3;
    sc_signal< sc_lv<20> > p_u_V_reg_1982;
    sc_signal< sc_lv<20> > v_V_fu_1218_p3;
    sc_signal< sc_lv<20> > v_V_reg_1987;
    sc_signal< sc_lv<28> > r_V_fu_1528_p2;
    sc_signal< sc_lv<28> > r_V_reg_1992;
    sc_signal< sc_lv<28> > r_V_6_fu_1534_p2;
    sc_signal< sc_lv<28> > r_V_6_reg_1997;
    sc_signal< sc_lv<28> > r_V_7_fu_1522_p2;
    sc_signal< sc_lv<28> > r_V_7_reg_2002;
    sc_signal< sc_lv<28> > r_V_8_fu_1516_p2;
    sc_signal< sc_lv<28> > r_V_8_reg_2007;
    sc_signal< sc_lv<47> > OP2_V_8_cast_fu_1291_p1;
    sc_signal< sc_lv<47> > grp_fu_1270_p2;
    sc_signal< sc_lv<47> > p_Val2_20_reg_2048;
    sc_signal< sc_lv<47> > grp_fu_1282_p2;
    sc_signal< sc_lv<47> > p_Val2_4_reg_2053;
    sc_signal< sc_lv<47> > grp_fu_1294_p2;
    sc_signal< sc_lv<47> > p_Val2_5_reg_2058;
    sc_signal< sc_lv<47> > grp_fu_1303_p2;
    sc_signal< sc_lv<47> > p_Val2_6_reg_2063;
    sc_signal< sc_lv<1> > signbit_reg_2068;
    sc_signal< sc_lv<8> > p_Val2_27_reg_2075;
    sc_signal< sc_lv<1> > tmp_63_reg_2080;
    sc_signal< sc_lv<1> > tmp_64_reg_2085;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_1403_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_reg_2090;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_1409_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_reg_2096;
    sc_signal< sc_lv<8> > p_Val2_28_fu_1418_p2;
    sc_signal< sc_lv<8> > p_Val2_28_reg_2101;
    sc_signal< sc_lv<1> > neg_src_fu_1459_p2;
    sc_signal< sc_lv<1> > neg_src_reg_2107;
    sc_signal< sc_lv<1> > p_39_demorgan_i_i_i_fu_1464_p2;
    sc_signal< sc_lv<1> > p_39_demorgan_i_i_i_reg_2112;
    sc_signal< sc_lv<1> > neg_src_not_i_i_fu_1474_p2;
    sc_signal< sc_lv<1> > neg_src_not_i_i_reg_2118;
    sc_signal< sc_lv<11> > k_buf_val_val_0_0_address0;
    sc_signal< sc_logic > k_buf_val_val_0_0_ce0;
    sc_signal< sc_lv<8> > k_buf_val_val_0_0_q0;
    sc_signal< sc_lv<11> > k_buf_val_val_0_0_address1;
    sc_signal< sc_logic > k_buf_val_val_0_0_ce1;
    sc_signal< sc_logic > k_buf_val_val_0_0_we1;
    sc_signal< sc_lv<8> > k_buf_val_val_0_0_d1;
    sc_signal< sc_lv<11> > k_buf_val_val_1_0_address0;
    sc_signal< sc_logic > k_buf_val_val_1_0_ce0;
    sc_signal< sc_lv<8> > k_buf_val_val_1_0_q0;
    sc_signal< sc_lv<11> > k_buf_val_val_1_0_address1;
    sc_signal< sc_logic > k_buf_val_val_1_0_ce1;
    sc_signal< sc_logic > k_buf_val_val_1_0_we1;
    sc_signal< sc_lv<8> > k_buf_val_val_1_0_d1;
    sc_signal< sc_lv<11> > p_Val2_14_reg_279;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it30;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it31;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it0;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it1;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it2;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it3;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it4;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it5;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it6;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it7;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it8;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it9;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it10;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it11;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it12;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it13;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it14;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it15;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it16;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it17;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it18;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it19;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it20;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it21;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it22;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it23;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it24;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it25;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it26;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it27;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it28;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dy_reg_301pp0_it29;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dx_reg_310pp0_it30;
    sc_signal< sc_lv<12> > ap_reg_phiprechg_dx_reg_310pp0_it31;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_win_val_val_1_0_0_2_reg_319pp0_it36;
    sc_signal< sc_lv<8> > win_val_val_1_0_0_2_phi_fu_322_p10;
    sc_signal< sc_lv<1> > row_wr_fu_150;
    sc_signal< sc_lv<1> > row_wr_3_fu_1017_p3;
    sc_signal< sc_lv<1> > row_rd_fu_154;
    sc_signal< sc_lv<16> > pre_fx_fu_158;
    sc_signal< sc_lv<16> > pre_fx_5_fu_1052_p3;
    sc_signal< sc_lv<16> > pre_fy_fu_162;
    sc_signal< sc_lv<16> > pre_fy_5_fu_978_p3;
    sc_signal< sc_lv<16> > x_fu_166;
    sc_signal< sc_lv<16> > x_2_fu_959_p3;
    sc_signal< sc_lv<16> > x_1_fu_1102_p2;
    sc_signal< sc_lv<8> > win_val_0_val_1_0_fu_170;
    sc_signal< sc_lv<8> > win_val_0_val_1_0_1_fu_174;
    sc_signal< sc_lv<8> > win_val_1_val_1_0_fu_178;
    sc_signal< sc_lv<8> > win_val_1_val_1_0_1_fu_182;
    sc_signal< sc_lv<8> > tmp_fu_186;
    sc_signal< sc_lv<27> > tmp_s_fu_344_p3;
    sc_signal< sc_lv<43> > grp_fu_364_p0;
    sc_signal< sc_lv<27> > grp_fu_364_p1;
    sc_signal< sc_lv<27> > tmp_7_fu_370_p3;
    sc_signal< sc_lv<43> > grp_fu_390_p0;
    sc_signal< sc_lv<27> > grp_fu_390_p1;
    sc_signal< sc_lv<43> > grp_fu_364_p2;
    sc_signal< sc_lv<43> > grp_fu_390_p2;
    sc_signal< sc_lv<26> > p_lshr_f1_cast_fu_445_p4;
    sc_signal< sc_lv<27> > tmp_30_cast_cast_fu_455_p1;
    sc_signal< sc_lv<27> > p_Val2_7_fu_459_p2;
    sc_signal< sc_lv<26> > p_lshr_f_cast_fu_483_p4;
    sc_signal< sc_lv<27> > tmp_34_cast_cast_fu_493_p1;
    sc_signal< sc_lv<27> > p_Val2_11_fu_497_p2;
    sc_signal< sc_lv<28> > tmp_11_fu_425_p1;
    sc_signal< sc_lv<28> > tmp_47_fu_437_p1;
    sc_signal< sc_lv<20> > tmp_1_fu_533_p1;
    sc_signal< sc_lv<20> > tmp_2_fu_541_p1;
    sc_signal< sc_lv<1> > tmp_10_fu_549_p2;
    sc_signal< sc_lv<11> > tmp_12_fu_553_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_565_p2;
    sc_signal< sc_lv<11> > tmp_14_fu_569_p2;
    sc_signal< sc_lv<11> > sx_fu_581_p2;
    sc_signal< sc_lv<11> > sy_fu_590_p2;
    sc_signal< sc_lv<20> > p_Val2_16_fu_536_p2;
    sc_signal< sc_lv<26> > tmp_17_fu_599_p3;
    sc_signal< sc_lv<20> > p_Val2_17_fu_544_p2;
    sc_signal< sc_lv<26> > tmp_18_fu_611_p3;
    sc_signal< sc_lv<12> > i_op_assign_11_cast_fu_623_p1;
    sc_signal< sc_lv<27> > grp_fu_683_p1;
    sc_signal< sc_lv<27> > grp_fu_695_p0;
    sc_signal< sc_lv<27> > grp_fu_695_p1;
    sc_signal< sc_lv<27> > grp_fu_683_p2;
    sc_signal< sc_lv<27> > grp_fu_695_p2;
    sc_signal< sc_lv<32> > grp_fu_729_p0;
    sc_signal< sc_lv<32> > grp_fu_738_p0;
    sc_signal< sc_lv<32> > grp_fu_729_p2;
    sc_signal< sc_lv<16> > tmp_56_fu_792_p1;
    sc_signal< sc_lv<16> > ret_V_fu_774_p4;
    sc_signal< sc_lv<1> > tmp_26_fu_796_p2;
    sc_signal< sc_lv<16> > ret_V_1_fu_802_p2;
    sc_signal< sc_lv<1> > tmp_55_fu_784_p3;
    sc_signal< sc_lv<16> > p_6_fu_808_p3;
    sc_signal< sc_lv<1> > tmp_27_fu_824_p2;
    sc_signal< sc_lv<16> > ret_V_3_fu_829_p2;
    sc_signal< sc_lv<16> > p_7_fu_834_p3;
    sc_signal< sc_lv<32> > tmp_29_fu_877_p3;
    sc_signal< sc_lv<33> > tmp_28_fu_874_p1;
    sc_signal< sc_lv<33> > tmp_67_cast_fu_884_p1;
    sc_signal< sc_lv<33> > r_V_3_fu_888_p2;
    sc_signal< sc_lv<32> > tmp_34_fu_907_p3;
    sc_signal< sc_lv<33> > tmp_32_fu_904_p1;
    sc_signal< sc_lv<33> > tmp_73_cast_fu_914_p1;
    sc_signal< sc_lv<33> > r_V_4_fu_918_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_966_p2;
    sc_signal< sc_lv<16> > pre_fy_1_sy_fu_953_p3;
    sc_signal< sc_lv<16> > sel_tmp5_fu_970_p3;
    sc_signal< sc_lv<1> > not_1_fu_948_p2;
    sc_signal< sc_lv<1> > tmp1_fu_992_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_998_p2;
    sc_signal< sc_lv<1> > row_wr_1_fu_944_p2;
    sc_signal< sc_lv<1> > row_wr_4_fu_1010_p3;
    sc_signal< sc_lv<12> > tmp_40_fu_1024_p2;
    sc_signal< sc_lv<16> > pre_fx_1_fu_938_p3;
    sc_signal< sc_lv<16> > tmp_85_cast_fu_1029_p1;
    sc_signal< sc_lv<16> > pre_fx_2_fu_985_p3;
    sc_signal< sc_lv<16> > pre_fx_2_sx_fu_1045_p3;
    sc_signal< sc_lv<1> > not_s_fu_1039_p2;
    sc_signal< sc_lv<1> > tmp2_fu_1059_p2;
    sc_signal< sc_lv<1> > col_wr_fu_1033_p2;
    sc_signal< sc_lv<1> > col_wr_2_fu_1069_p3;
    sc_signal< sc_lv<20> > tmp_31_fu_1142_p3;
    sc_signal< sc_lv<20> > tmp_36_fu_1156_p3;
    sc_signal< sc_lv<20> > u1_V_fu_1202_p2;
    sc_signal< sc_lv<20> > grp_fu_1294_p1;
    sc_signal< sc_lv<20> > grp_fu_1303_p1;
    sc_signal< sc_lv<48> > p_Val2_4_cast_fu_1312_p1;
    sc_signal< sc_lv<48> > p_Val2_49_cast_fu_1309_p1;
    sc_signal< sc_lv<48> > p_Val2_23_fu_1315_p2;
    sc_signal< sc_lv<49> > p_Val2_50_cast_fu_1321_p1;
    sc_signal< sc_lv<48> > p_Val2_5_cast_fu_1325_p1;
    sc_signal< sc_lv<48> > p_Val2_6_cast_fu_1336_p1;
    sc_signal< sc_lv<49> > tmp_54_cast_fu_1332_p1;
    sc_signal< sc_lv<49> > tmp_1398_cast_cast_fu_1339_p1;
    sc_signal< sc_lv<49> > tmp3_fu_1343_p2;
    sc_signal< sc_lv<50> > tmp28_cast_fu_1349_p1;
    sc_signal< sc_lv<50> > tmp_44_fu_1328_p1;
    sc_signal< sc_lv<50> > p_Val2_26_fu_1353_p2;
    sc_signal< sc_lv<4> > p_Result_4_i_i_fu_1393_p4;
    sc_signal< sc_lv<8> > tmp_1_i_i_fu_1415_p1;
    sc_signal< sc_lv<1> > tmp_65_fu_1423_p3;
    sc_signal< sc_lv<1> > tmp_2_i_i_fu_1431_p2;
    sc_signal< sc_lv<1> > carry_fu_1437_p2;
    sc_signal< sc_lv<1> > p_38_i_i_i_fu_1448_p2;
    sc_signal< sc_lv<1> > tmp_3_i_i_fu_1453_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_1442_p3;
    sc_signal< sc_lv<1> > signbit_not_fu_1469_p2;
    sc_signal< sc_lv<1> > p_39_demorgan_i_not_i_i_fu_1484_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_not_i_i_fu_1480_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_fu_1489_p2;
    sc_signal< sc_lv<8> > p_mux_i_i_fu_1494_p3;
    sc_signal< sc_lv<8> > p_i_i_fu_1501_p3;
    sc_signal< sc_lv<8> > r_V_8_fu_1516_p1;
    sc_signal< sc_lv<20> > r_V_7_fu_1522_p0;
    sc_signal< sc_lv<28> > OP2_V_fu_1236_p1;
    sc_signal< sc_lv<8> > r_V_7_fu_1522_p1;
    sc_signal< sc_lv<20> > r_V_fu_1528_p0;
    sc_signal< sc_lv<8> > r_V_fu_1528_p1;
    sc_signal< sc_lv<8> > r_V_6_fu_1534_p1;
    sc_signal< sc_logic > grp_fu_364_ap_start;
    sc_signal< sc_logic > grp_fu_364_ce;
    sc_signal< sc_logic > grp_fu_390_ap_start;
    sc_signal< sc_logic > grp_fu_390_ce;
    sc_signal< sc_logic > grp_fu_683_ce;
    sc_signal< sc_logic > grp_fu_695_ce;
    sc_signal< sc_logic > grp_fu_729_ce;
    sc_signal< sc_logic > grp_fu_738_ce;
    sc_signal< sc_logic > grp_fu_1270_ce;
    sc_signal< sc_logic > grp_fu_1282_ce;
    sc_signal< sc_logic > grp_fu_1294_ce;
    sc_signal< sc_logic > grp_fu_1303_ce;
    sc_signal< sc_lv<50> > ap_NS_fsm;
    sc_signal< sc_lv<43> > grp_fu_364_p10;
    sc_signal< sc_lv<43> > grp_fu_390_p10;
    sc_signal< sc_lv<28> > r_V_6_fu_1534_p10;
    sc_signal< sc_lv<28> > r_V_7_fu_1522_p10;
    sc_signal< sc_lv<28> > r_V_8_fu_1516_p10;
    sc_signal< sc_lv<28> > r_V_fu_1528_p10;
    sc_signal< bool > ap_sig_bdd_526;
    sc_signal< bool > ap_sig_bdd_522;
    sc_signal< bool > ap_sig_bdd_782;
    sc_signal< bool > ap_sig_bdd_846;
    sc_signal< bool > ap_sig_bdd_398;
    sc_signal< bool > ap_sig_bdd_518;
    sc_signal< bool > ap_sig_bdd_1977;
    sc_signal< bool > ap_sig_bdd_1980;
    sc_signal< bool > ap_sig_bdd_889;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<50> ap_ST_st1_fsm_0;
    static const sc_lv<50> ap_ST_st2_fsm_1;
    static const sc_lv<50> ap_ST_st3_fsm_2;
    static const sc_lv<50> ap_ST_st4_fsm_3;
    static const sc_lv<50> ap_ST_st5_fsm_4;
    static const sc_lv<50> ap_ST_st6_fsm_5;
    static const sc_lv<50> ap_ST_st7_fsm_6;
    static const sc_lv<50> ap_ST_st8_fsm_7;
    static const sc_lv<50> ap_ST_st9_fsm_8;
    static const sc_lv<50> ap_ST_st10_fsm_9;
    static const sc_lv<50> ap_ST_st11_fsm_10;
    static const sc_lv<50> ap_ST_st12_fsm_11;
    static const sc_lv<50> ap_ST_st13_fsm_12;
    static const sc_lv<50> ap_ST_st14_fsm_13;
    static const sc_lv<50> ap_ST_st15_fsm_14;
    static const sc_lv<50> ap_ST_st16_fsm_15;
    static const sc_lv<50> ap_ST_st17_fsm_16;
    static const sc_lv<50> ap_ST_st18_fsm_17;
    static const sc_lv<50> ap_ST_st19_fsm_18;
    static const sc_lv<50> ap_ST_st20_fsm_19;
    static const sc_lv<50> ap_ST_st21_fsm_20;
    static const sc_lv<50> ap_ST_st22_fsm_21;
    static const sc_lv<50> ap_ST_st23_fsm_22;
    static const sc_lv<50> ap_ST_st24_fsm_23;
    static const sc_lv<50> ap_ST_st25_fsm_24;
    static const sc_lv<50> ap_ST_st26_fsm_25;
    static const sc_lv<50> ap_ST_st27_fsm_26;
    static const sc_lv<50> ap_ST_st28_fsm_27;
    static const sc_lv<50> ap_ST_st29_fsm_28;
    static const sc_lv<50> ap_ST_st30_fsm_29;
    static const sc_lv<50> ap_ST_st31_fsm_30;
    static const sc_lv<50> ap_ST_st32_fsm_31;
    static const sc_lv<50> ap_ST_st33_fsm_32;
    static const sc_lv<50> ap_ST_st34_fsm_33;
    static const sc_lv<50> ap_ST_st35_fsm_34;
    static const sc_lv<50> ap_ST_st36_fsm_35;
    static const sc_lv<50> ap_ST_st37_fsm_36;
    static const sc_lv<50> ap_ST_st38_fsm_37;
    static const sc_lv<50> ap_ST_st39_fsm_38;
    static const sc_lv<50> ap_ST_st40_fsm_39;
    static const sc_lv<50> ap_ST_st41_fsm_40;
    static const sc_lv<50> ap_ST_st42_fsm_41;
    static const sc_lv<50> ap_ST_st43_fsm_42;
    static const sc_lv<50> ap_ST_st44_fsm_43;
    static const sc_lv<50> ap_ST_st45_fsm_44;
    static const sc_lv<50> ap_ST_st46_fsm_45;
    static const sc_lv<50> ap_ST_st47_fsm_46;
    static const sc_lv<50> ap_ST_st48_fsm_47;
    static const sc_lv<50> ap_ST_st49_fsm_48;
    static const sc_lv<50> ap_ST_pp0_stg0_fsm_49;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<16> ap_const_lv16_FFF6;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<27> ap_const_lv27_7FF8000;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<28> ap_const_lv28_10000;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<12> ap_const_lv12_FFF;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<33> ap_const_lv33_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<20> ap_const_lv20_40000;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_0;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_OP2_V_8_cast_fu_1291_p1();
    void thread_OP2_V_fu_1236_p1();
    void thread_Range1_all_ones_fu_1403_p2();
    void thread_Range1_all_zeros_fu_1409_p2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_reg_phiprechg_dx_reg_310pp0_it30();
    void thread_ap_reg_phiprechg_dy_reg_301pp0_it0();
    void thread_ap_reg_phiprechg_win_val_val_1_0_0_2_reg_319pp0_it36();
    void thread_ap_sig_bdd_119();
    void thread_ap_sig_bdd_153();
    void thread_ap_sig_bdd_172();
    void thread_ap_sig_bdd_196();
    void thread_ap_sig_bdd_1977();
    void thread_ap_sig_bdd_1980();
    void thread_ap_sig_bdd_287();
    void thread_ap_sig_bdd_309();
    void thread_ap_sig_bdd_398();
    void thread_ap_sig_bdd_518();
    void thread_ap_sig_bdd_522();
    void thread_ap_sig_bdd_526();
    void thread_ap_sig_bdd_68();
    void thread_ap_sig_bdd_782();
    void thread_ap_sig_bdd_846();
    void thread_ap_sig_bdd_889();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_49();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st47_fsm_46();
    void thread_ap_sig_cseq_ST_st48_fsm_47();
    void thread_ap_sig_cseq_ST_st49_fsm_48();
    void thread_brmerge_demorgan_fu_1113_p2();
    void thread_brmerge_i_i_fu_1489_p2();
    void thread_brmerge_i_i_not_i_i_fu_1480_p2();
    void thread_carry_fu_1437_p2();
    void thread_col_rd_2_fu_1064_p2();
    void thread_col_wr_1_fu_706_p2();
    void thread_col_wr_2_fu_1069_p3();
    void thread_col_wr_fu_1033_p2();
    void thread_cols_fu_574_p3();
    void thread_deleted_zeros_fu_1442_p3();
    void thread_exitcond1_fu_627_p2();
    void thread_exitcond_fu_672_p2();
    void thread_grp_fu_1270_ce();
    void thread_grp_fu_1282_ce();
    void thread_grp_fu_1294_ce();
    void thread_grp_fu_1294_p1();
    void thread_grp_fu_1303_ce();
    void thread_grp_fu_1303_p1();
    void thread_grp_fu_364_ap_start();
    void thread_grp_fu_364_ce();
    void thread_grp_fu_364_p0();
    void thread_grp_fu_364_p1();
    void thread_grp_fu_364_p10();
    void thread_grp_fu_390_ap_start();
    void thread_grp_fu_390_ce();
    void thread_grp_fu_390_p0();
    void thread_grp_fu_390_p1();
    void thread_grp_fu_390_p10();
    void thread_grp_fu_683_ce();
    void thread_grp_fu_683_p1();
    void thread_grp_fu_695_ce();
    void thread_grp_fu_695_p0();
    void thread_grp_fu_695_p1();
    void thread_grp_fu_729_ce();
    void thread_grp_fu_729_p0();
    void thread_grp_fu_738_ce();
    void thread_grp_fu_738_p0();
    void thread_i_fu_632_p2();
    void thread_i_op_assign_11_cast_fu_623_p1();
    void thread_i_op_assign_cast_fu_668_p1();
    void thread_j_fu_677_p2();
    void thread_k_buf_val_val_0_0_addr_gep_fu_257_p3();
    void thread_k_buf_val_val_0_0_address0();
    void thread_k_buf_val_val_0_0_address1();
    void thread_k_buf_val_val_0_0_ce0();
    void thread_k_buf_val_val_0_0_ce1();
    void thread_k_buf_val_val_0_0_d1();
    void thread_k_buf_val_val_0_0_we1();
    void thread_k_buf_val_val_1_0_address0();
    void thread_k_buf_val_val_1_0_address1();
    void thread_k_buf_val_val_1_0_ce0();
    void thread_k_buf_val_val_1_0_ce1();
    void thread_k_buf_val_val_1_0_d1();
    void thread_k_buf_val_val_1_0_we1();
    void thread_neg_src_fu_1459_p2();
    void thread_neg_src_not_i_i_fu_1474_p2();
    void thread_not_1_fu_948_p2();
    void thread_not_s_fu_1039_p2();
    void thread_or_cond_fu_1096_p2();
    void thread_p_38_i_i_i_fu_1448_p2();
    void thread_p_39_demorgan_i_i_i_fu_1464_p2();
    void thread_p_39_demorgan_i_not_i_i_fu_1484_p2();
    void thread_p_6_fu_808_p3();
    void thread_p_7_fu_834_p3();
    void thread_p_Result_4_i_i_fu_1393_p4();
    void thread_p_Val2_11_fu_497_p2();
    void thread_p_Val2_12_fu_503_p4();
    void thread_p_Val2_16_fu_536_p2();
    void thread_p_Val2_17_fu_544_p2();
    void thread_p_Val2_23_fu_1315_p2();
    void thread_p_Val2_26_fu_1353_p2();
    void thread_p_Val2_28_fu_1418_p2();
    void thread_p_Val2_2_fu_770_p2();
    void thread_p_Val2_3_fu_743_p2();
    void thread_p_Val2_49_cast_fu_1309_p1();
    void thread_p_Val2_4_cast_fu_1312_p1();
    void thread_p_Val2_50_cast_fu_1321_p1();
    void thread_p_Val2_5_cast_fu_1325_p1();
    void thread_p_Val2_6_cast_fu_1336_p1();
    void thread_p_Val2_7_fu_459_p2();
    void thread_p_Val2_8_fu_465_p4();
    void thread_p_dst_data_stream_V_din();
    void thread_p_dst_data_stream_V_write();
    void thread_p_i_i_fu_1501_p3();
    void thread_p_lshr_f1_cast_fu_445_p4();
    void thread_p_lshr_f_cast_fu_483_p4();
    void thread_p_mux_i_i_fu_1494_p3();
    void thread_p_src_data_stream_V_read();
    void thread_p_u_V_fu_1212_p3();
    void thread_pre_fx_1_fu_938_p3();
    void thread_pre_fx_2_fu_985_p3();
    void thread_pre_fx_2_sx_fu_1045_p3();
    void thread_pre_fx_5_fu_1052_p3();
    void thread_pre_fy_1_sy_fu_953_p3();
    void thread_pre_fy_5_fu_978_p3();
    void thread_r_V_3_fu_888_p2();
    void thread_r_V_4_fu_918_p2();
    void thread_r_V_6_fu_1534_p1();
    void thread_r_V_6_fu_1534_p10();
    void thread_r_V_7_fu_1522_p0();
    void thread_r_V_7_fu_1522_p1();
    void thread_r_V_7_fu_1522_p10();
    void thread_r_V_8_fu_1516_p1();
    void thread_r_V_8_fu_1516_p10();
    void thread_r_V_fu_1528_p0();
    void thread_r_V_fu_1528_p1();
    void thread_r_V_fu_1528_p10();
    void thread_ret_V_1_fu_802_p2();
    void thread_ret_V_3_fu_829_p2();
    void thread_ret_V_fu_774_p4();
    void thread_row_rd_5_fu_1003_p3();
    void thread_row_wr_1_fu_944_p2();
    void thread_row_wr_2_fu_654_p2();
    void thread_row_wr_3_fu_1017_p3();
    void thread_row_wr_4_fu_1010_p3();
    void thread_rows_fu_558_p3();
    void thread_sel_tmp4_fu_966_p2();
    void thread_sel_tmp5_fu_970_p3();
    void thread_sel_tmp_fu_998_p2();
    void thread_signbit_not_fu_1469_p2();
    void thread_sx_2_fu_816_p3();
    void thread_sx_fu_581_p2();
    void thread_sy_3_fu_841_p3();
    void thread_sy_4_fu_852_p3();
    void thread_sy_fu_590_p2();
    void thread_tmp1_fu_992_p2();
    void thread_tmp28_cast_fu_1349_p1();
    void thread_tmp2_fu_1059_p2();
    void thread_tmp3_fu_1343_p2();
    void thread_tmp_10_fu_549_p2();
    void thread_tmp_11_fu_425_p1();
    void thread_tmp_12_fu_553_p2();
    void thread_tmp_1398_cast_cast_fu_1339_p1();
    void thread_tmp_13_fu_565_p2();
    void thread_tmp_14_fu_569_p2();
    void thread_tmp_15_fu_521_p2();
    void thread_tmp_16_fu_527_p2();
    void thread_tmp_17_fu_599_p3();
    void thread_tmp_18_fu_611_p3();
    void thread_tmp_19_fu_638_p2();
    void thread_tmp_1_fu_533_p1();
    void thread_tmp_1_i_i_fu_1415_p1();
    void thread_tmp_20_fu_648_p2();
    void thread_tmp_21_fu_660_p3();
    void thread_tmp_25_fu_716_p2();
    void thread_tmp_26_fu_796_p2();
    void thread_tmp_27_fu_824_p2();
    void thread_tmp_28_fu_874_p1();
    void thread_tmp_29_fu_877_p3();
    void thread_tmp_2_fu_541_p1();
    void thread_tmp_2_i_i_fu_1431_p2();
    void thread_tmp_30_cast_cast_fu_455_p1();
    void thread_tmp_30_fu_894_p2();
    void thread_tmp_31_fu_1142_p3();
    void thread_tmp_32_fu_904_p1();
    void thread_tmp_34_cast_cast_fu_493_p1();
    void thread_tmp_34_fu_907_p3();
    void thread_tmp_35_fu_924_p2();
    void thread_tmp_36_fu_1156_p3();
    void thread_tmp_37_fu_934_p2();
    void thread_tmp_38_fu_847_p2();
    void thread_tmp_39_fu_700_p2();
    void thread_tmp_3_i_i_fu_1453_p2();
    void thread_tmp_40_fu_1024_p2();
    void thread_tmp_41_cast_fu_586_p1();
    void thread_tmp_41_fu_1080_p1();
    void thread_tmp_42_cast_fu_595_p1();
    void thread_tmp_42_fu_1087_p2();
    void thread_tmp_43_fu_1091_p2();
    void thread_tmp_44_fu_1328_p1();
    void thread_tmp_45_cast_fu_644_p1();
    void thread_tmp_47_fu_437_p1();
    void thread_tmp_51_fu_475_p3();
    void thread_tmp_52_fu_513_p3();
    void thread_tmp_53_fu_712_p1();
    void thread_tmp_54_cast_fu_1332_p1();
    void thread_tmp_54_fu_721_p1();
    void thread_tmp_55_fu_784_p3();
    void thread_tmp_56_fu_792_p1();
    void thread_tmp_58_fu_766_p1();
    void thread_tmp_59_fu_900_p1();
    void thread_tmp_60_cast_fu_607_p1();
    void thread_tmp_60_fu_930_p1();
    void thread_tmp_62_cast_fu_619_p1();
    void thread_tmp_65_fu_1423_p3();
    void thread_tmp_67_cast_fu_884_p1();
    void thread_tmp_73_cast_fu_914_p1();
    void thread_tmp_7_fu_370_p3();
    void thread_tmp_85_cast_fu_1029_p1();
    void thread_tmp_s_fu_344_p3();
    void thread_u1_V_fu_1202_p2();
    void thread_u_V_fu_1149_p3();
    void thread_v1_V_fu_1207_p2();
    void thread_v_V_2_fu_1163_p3();
    void thread_v_V_fu_1218_p3();
    void thread_win_val_val_1_0_0_2_phi_fu_322_p10();
    void thread_x_1_fu_1102_p2();
    void thread_x_2_fu_959_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
