
ECEN-361-STM32-Lab-10-IPC-Examples.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009438  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000470  080095c8  080095c8  0000a5c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a38  08009a38  0000b070  2**0
                  CONTENTS
  4 .ARM          00000008  08009a38  08009a38  0000aa38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a40  08009a40  0000b070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a40  08009a40  0000aa40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a44  08009a44  0000aa44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08009a48  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b5c  20000070  08009ab8  0000b070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004bcc  08009ab8  0000bbcc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c7e4  00000000  00000000  0000b0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a75  00000000  00000000  00027884  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001848  00000000  00000000  0002b300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012d0  00000000  00000000  0002cb48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029718  00000000  00000000  0002de18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a8a1  00000000  00000000  00057530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffdcd  00000000  00000000  00071dd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00171b9e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fa8  00000000  00000000  00171be4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  00178b8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080095b0 	.word	0x080095b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080095b0 	.word	0x080095b0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <shiftOut>:
#define SevenSeg_LATCH_Port

void shiftOut(	GPIO_TypeDef* dataPort,uint16_t dataPin,
				GPIO_TypeDef* clockPort, uint16_t clockPin,
				uint8_t bitOrder, uint8_t val)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b086      	sub	sp, #24
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	607a      	str	r2, [r7, #4]
 80005a6:	461a      	mov	r2, r3
 80005a8:	460b      	mov	r3, r1
 80005aa:	817b      	strh	r3, [r7, #10]
 80005ac:	4613      	mov	r3, r2
 80005ae:	813b      	strh	r3, [r7, #8]
	uint8_t i;

	for (i = 0; i < 8; i++)  {
 80005b0:	2300      	movs	r3, #0
 80005b2:	75fb      	strb	r3, [r7, #23]
 80005b4:	e038      	b.n	8000628 <shiftOut+0x8c>
		if (bitOrder == LSBFIRST) {
 80005b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d10f      	bne.n	80005de <shiftOut+0x42>
			HAL_GPIO_WritePin(dataPort, dataPin,val & 1);
 80005be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80005c2:	f003 0301 	and.w	r3, r3, #1
 80005c6:	b2da      	uxtb	r2, r3
 80005c8:	897b      	ldrh	r3, [r7, #10]
 80005ca:	4619      	mov	r1, r3
 80005cc:	68f8      	ldr	r0, [r7, #12]
 80005ce:	f001 fb37 	bl	8001c40 <HAL_GPIO_WritePin>
			val >>= 1;
 80005d2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80005d6:	085b      	lsrs	r3, r3, #1
 80005d8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 80005dc:	e00f      	b.n	80005fe <shiftOut+0x62>
		} else {	
			HAL_GPIO_WritePin(dataPort, dataPin, (val & 128) != 0);
 80005de:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 80005e2:	b2db      	uxtb	r3, r3
 80005e4:	09db      	lsrs	r3, r3, #7
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	461a      	mov	r2, r3
 80005ea:	897b      	ldrh	r3, [r7, #10]
 80005ec:	4619      	mov	r1, r3
 80005ee:	68f8      	ldr	r0, [r7, #12]
 80005f0:	f001 fb26 	bl	8001c40 <HAL_GPIO_WritePin>
			val <<= 1;
 80005f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80005f8:	005b      	lsls	r3, r3, #1
 80005fa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
		}
			
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_RESET);
 80005fe:	893b      	ldrh	r3, [r7, #8]
 8000600:	2200      	movs	r2, #0
 8000602:	4619      	mov	r1, r3
 8000604:	6878      	ldr	r0, [r7, #4]
 8000606:	f001 fb1b 	bl	8001c40 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_SET);
 800060a:	893b      	ldrh	r3, [r7, #8]
 800060c:	2201      	movs	r2, #1
 800060e:	4619      	mov	r1, r3
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f001 fb15 	bl	8001c40 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_RESET);
 8000616:	893b      	ldrh	r3, [r7, #8]
 8000618:	2200      	movs	r2, #0
 800061a:	4619      	mov	r1, r3
 800061c:	6878      	ldr	r0, [r7, #4]
 800061e:	f001 fb0f 	bl	8001c40 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)  {
 8000622:	7dfb      	ldrb	r3, [r7, #23]
 8000624:	3301      	adds	r3, #1
 8000626:	75fb      	strb	r3, [r7, #23]
 8000628:	7dfb      	ldrb	r3, [r7, #23]
 800062a:	2b07      	cmp	r3, #7
 800062c:	d9c3      	bls.n	80005b6 <shiftOut+0x1a>
	}
}
 800062e:	bf00      	nop
 8000630:	bf00      	nop
 8000632:	3718      	adds	r7, #24
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}

08000638 <MultiFunctionShield_Single_Digit_Display>:
* @param digit: 1..4, pick the digit to write to
* @param value: 0..9, pick the value to display
* @retval None
*/
void MultiFunctionShield_Single_Digit_Display (int digit, int8_t value)
	{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	460b      	mov	r3, r1
 8000642:	70fb      	strb	r3, [r7, #3]
	if (value <0) //then blank a digit
 8000644:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000648:	2b00      	cmp	r3, #0
 800064a:	da06      	bge.n	800065a <MultiFunctionShield_Single_Digit_Display+0x22>
		{
		SEGMENT_VALUE[4-digit] = SEGMENT_BLANK;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	f1c3 0304 	rsb	r3, r3, #4
 8000652:	21ff      	movs	r1, #255	@ 0xff
 8000654:	4a21      	ldr	r2, [pc, #132]	@ (80006dc <MultiFunctionShield_Single_Digit_Display+0xa4>)
 8000656:	54d1      	strb	r1, [r2, r3]
			SEGMENT_VALUE[1] = SEGMENT_MINUS;
			SEGMENT_VALUE[2] = SEGMENT_MINUS;
			SEGMENT_VALUE[3] = SEGMENT_MINUS;
			}
		}
	}
 8000658:	e039      	b.n	80006ce <MultiFunctionShield_Single_Digit_Display+0x96>
		value = (value & 0b1111) % 10 ;
 800065a:	78fb      	ldrb	r3, [r7, #3]
 800065c:	f003 020f 	and.w	r2, r3, #15
 8000660:	4b1f      	ldr	r3, [pc, #124]	@ (80006e0 <MultiFunctionShield_Single_Digit_Display+0xa8>)
 8000662:	fb83 1302 	smull	r1, r3, r3, r2
 8000666:	1099      	asrs	r1, r3, #2
 8000668:	17d3      	asrs	r3, r2, #31
 800066a:	1ac9      	subs	r1, r1, r3
 800066c:	460b      	mov	r3, r1
 800066e:	009b      	lsls	r3, r3, #2
 8000670:	440b      	add	r3, r1
 8000672:	005b      	lsls	r3, r3, #1
 8000674:	1ad1      	subs	r1, r2, r3
 8000676:	460b      	mov	r3, r1
 8000678:	70fb      	strb	r3, [r7, #3]
		if ((digit <=4 ) && (digit >=0))
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	2b04      	cmp	r3, #4
 800067e:	dc1a      	bgt.n	80006b6 <MultiFunctionShield_Single_Digit_Display+0x7e>
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	2b00      	cmp	r3, #0
 8000684:	db17      	blt.n	80006b6 <MultiFunctionShield_Single_Digit_Display+0x7e>
			SEGMENT_VALUE[4-digit] = SEGMENT_MAP [(uint8_t) (value % 10)];
 8000686:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800068a:	4b15      	ldr	r3, [pc, #84]	@ (80006e0 <MultiFunctionShield_Single_Digit_Display+0xa8>)
 800068c:	fb83 1302 	smull	r1, r3, r3, r2
 8000690:	1099      	asrs	r1, r3, #2
 8000692:	17d3      	asrs	r3, r2, #31
 8000694:	1ac9      	subs	r1, r1, r3
 8000696:	460b      	mov	r3, r1
 8000698:	009b      	lsls	r3, r3, #2
 800069a:	440b      	add	r3, r1
 800069c:	005b      	lsls	r3, r3, #1
 800069e:	1ad3      	subs	r3, r2, r3
 80006a0:	b25b      	sxtb	r3, r3
 80006a2:	b2db      	uxtb	r3, r3
 80006a4:	4619      	mov	r1, r3
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	f1c3 0304 	rsb	r3, r3, #4
 80006ac:	4a0d      	ldr	r2, [pc, #52]	@ (80006e4 <MultiFunctionShield_Single_Digit_Display+0xac>)
 80006ae:	5c51      	ldrb	r1, [r2, r1]
 80006b0:	4a0a      	ldr	r2, [pc, #40]	@ (80006dc <MultiFunctionShield_Single_Digit_Display+0xa4>)
 80006b2:	54d1      	strb	r1, [r2, r3]
	}
 80006b4:	e00b      	b.n	80006ce <MultiFunctionShield_Single_Digit_Display+0x96>
			SEGMENT_VALUE[0] = SEGMENT_MINUS;
 80006b6:	22bf      	movs	r2, #191	@ 0xbf
 80006b8:	4b08      	ldr	r3, [pc, #32]	@ (80006dc <MultiFunctionShield_Single_Digit_Display+0xa4>)
 80006ba:	701a      	strb	r2, [r3, #0]
			SEGMENT_VALUE[1] = SEGMENT_MINUS;
 80006bc:	22bf      	movs	r2, #191	@ 0xbf
 80006be:	4b07      	ldr	r3, [pc, #28]	@ (80006dc <MultiFunctionShield_Single_Digit_Display+0xa4>)
 80006c0:	705a      	strb	r2, [r3, #1]
			SEGMENT_VALUE[2] = SEGMENT_MINUS;
 80006c2:	22bf      	movs	r2, #191	@ 0xbf
 80006c4:	4b05      	ldr	r3, [pc, #20]	@ (80006dc <MultiFunctionShield_Single_Digit_Display+0xa4>)
 80006c6:	709a      	strb	r2, [r3, #2]
			SEGMENT_VALUE[3] = SEGMENT_MINUS;
 80006c8:	22bf      	movs	r2, #191	@ 0xbf
 80006ca:	4b04      	ldr	r3, [pc, #16]	@ (80006dc <MultiFunctionShield_Single_Digit_Display+0xa4>)
 80006cc:	70da      	strb	r2, [r3, #3]
	}
 80006ce:	bf00      	nop
 80006d0:	370c      	adds	r7, #12
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	20000090 	.word	0x20000090
 80006e0:	66666667 	.word	0x66666667
 80006e4:	08009714 	.word	0x08009714

080006e8 <MultiFunctionShield_Display_Two_Digits>:


void MultiFunctionShield_Display_Two_Digits (int8_t value)
// Just change the right-most 2 display digits.  Must be 0<= x <=99
	{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	4603      	mov	r3, r0
 80006f0:	71fb      	strb	r3, [r7, #7]
	if (value <0) {	//Display negative
 80006f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	da06      	bge.n	8000708 <MultiFunctionShield_Display_Two_Digits+0x20>
			SEGMENT_VALUE[2] = SEGMENT_MINUS;
 80006fa:	22bf      	movs	r2, #191	@ 0xbf
 80006fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000770 <MultiFunctionShield_Display_Two_Digits+0x88>)
 80006fe:	709a      	strb	r2, [r3, #2]
			SEGMENT_VALUE[3] = SEGMENT_MINUS;
 8000700:	22bf      	movs	r2, #191	@ 0xbf
 8000702:	4b1b      	ldr	r3, [pc, #108]	@ (8000770 <MultiFunctionShield_Display_Two_Digits+0x88>)
 8000704:	70da      	strb	r2, [r3, #3]
		{
		value = value % 99; // Just in case it's bigger
		MultiFunctionShield_Single_Digit_Display(2, (value / 10));
		MultiFunctionShield_Single_Digit_Display(1, (value % 10));
		}
	}
 8000706:	e02e      	b.n	8000766 <MultiFunctionShield_Display_Two_Digits+0x7e>
		value = value % 99; // Just in case it's bigger
 8000708:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800070c:	4b19      	ldr	r3, [pc, #100]	@ (8000774 <MultiFunctionShield_Display_Two_Digits+0x8c>)
 800070e:	fb83 1302 	smull	r1, r3, r3, r2
 8000712:	4413      	add	r3, r2
 8000714:	1199      	asrs	r1, r3, #6
 8000716:	17d3      	asrs	r3, r2, #31
 8000718:	1ac9      	subs	r1, r1, r3
 800071a:	460b      	mov	r3, r1
 800071c:	005b      	lsls	r3, r3, #1
 800071e:	440b      	add	r3, r1
 8000720:	0159      	lsls	r1, r3, #5
 8000722:	440b      	add	r3, r1
 8000724:	1ad3      	subs	r3, r2, r3
 8000726:	71fb      	strb	r3, [r7, #7]
		MultiFunctionShield_Single_Digit_Display(2, (value / 10));
 8000728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072c:	4a12      	ldr	r2, [pc, #72]	@ (8000778 <MultiFunctionShield_Display_Two_Digits+0x90>)
 800072e:	fb82 1203 	smull	r1, r2, r2, r3
 8000732:	1092      	asrs	r2, r2, #2
 8000734:	17db      	asrs	r3, r3, #31
 8000736:	1ad3      	subs	r3, r2, r3
 8000738:	b25b      	sxtb	r3, r3
 800073a:	4619      	mov	r1, r3
 800073c:	2002      	movs	r0, #2
 800073e:	f7ff ff7b 	bl	8000638 <MultiFunctionShield_Single_Digit_Display>
		MultiFunctionShield_Single_Digit_Display(1, (value % 10));
 8000742:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000746:	4b0c      	ldr	r3, [pc, #48]	@ (8000778 <MultiFunctionShield_Display_Two_Digits+0x90>)
 8000748:	fb83 1302 	smull	r1, r3, r3, r2
 800074c:	1099      	asrs	r1, r3, #2
 800074e:	17d3      	asrs	r3, r2, #31
 8000750:	1ac9      	subs	r1, r1, r3
 8000752:	460b      	mov	r3, r1
 8000754:	009b      	lsls	r3, r3, #2
 8000756:	440b      	add	r3, r1
 8000758:	005b      	lsls	r3, r3, #1
 800075a:	1ad3      	subs	r3, r2, r3
 800075c:	b25b      	sxtb	r3, r3
 800075e:	4619      	mov	r1, r3
 8000760:	2001      	movs	r0, #1
 8000762:	f7ff ff69 	bl	8000638 <MultiFunctionShield_Single_Digit_Display>
	}
 8000766:	bf00      	nop
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	20000090 	.word	0x20000090
 8000774:	a57eb503 	.word	0xa57eb503
 8000778:	66666667 	.word	0x66666667

0800077c <Clear_LEDs>:
		SEGMENT_VALUE[1] = SEGMENT_MAP [1];
		}
	}

void Clear_LEDs(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
	  // Clear the LED lights


// LAB-04 needs D1 and D3 for SPI
#ifndef          LAB_04
  HAL_GPIO_WritePin(LED_D3_GPIO_Port, LED_D3_Pin,GPIO_PIN_SET);
 8000780:	2201      	movs	r2, #1
 8000782:	2180      	movs	r1, #128	@ 0x80
 8000784:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000788:	f001 fa5a 	bl	8001c40 <HAL_GPIO_WritePin>
#endif

  HAL_GPIO_WritePin(LED_D2_GPIO_Port, LED_D2_Pin,GPIO_PIN_SET);
 800078c:	2201      	movs	r2, #1
 800078e:	2140      	movs	r1, #64	@ 0x40
 8000790:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000794:	f001 fa54 	bl	8001c40 <HAL_GPIO_WritePin>

#ifndef          LAB_06
  HAL_GPIO_WritePin(LED_D4_GPIO_Port, LED_D4_Pin,GPIO_PIN_SET);
 8000798:	2201      	movs	r2, #1
 800079a:	2140      	movs	r1, #64	@ 0x40
 800079c:	4805      	ldr	r0, [pc, #20]	@ (80007b4 <Clear_LEDs+0x38>)
 800079e:	f001 fa4f 	bl	8001c40 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_D1_GPIO_Port, LED_D1_Pin,GPIO_PIN_SET);
 80007a2:	2201      	movs	r2, #1
 80007a4:	2120      	movs	r1, #32
 80007a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007aa:	f001 fa49 	bl	8001c40 <HAL_GPIO_WritePin>
#endif
}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	48000400 	.word	0x48000400

080007b8 <MultiFunctionShield_Clear>:

void MultiFunctionShield_Clear(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
	/* This blanks the SevenSegments and turns off the LEDs */


  SEGMENT_VALUE[0] = SEGMENT_BLANK;
 80007bc:	22ff      	movs	r2, #255	@ 0xff
 80007be:	4b08      	ldr	r3, [pc, #32]	@ (80007e0 <MultiFunctionShield_Clear+0x28>)
 80007c0:	701a      	strb	r2, [r3, #0]
  SEGMENT_VALUE[1] = SEGMENT_BLANK;
 80007c2:	22ff      	movs	r2, #255	@ 0xff
 80007c4:	4b06      	ldr	r3, [pc, #24]	@ (80007e0 <MultiFunctionShield_Clear+0x28>)
 80007c6:	705a      	strb	r2, [r3, #1]
  SEGMENT_VALUE[2] = SEGMENT_BLANK;
 80007c8:	22ff      	movs	r2, #255	@ 0xff
 80007ca:	4b05      	ldr	r3, [pc, #20]	@ (80007e0 <MultiFunctionShield_Clear+0x28>)
 80007cc:	709a      	strb	r2, [r3, #2]
  SEGMENT_VALUE[3] = SEGMENT_BLANK;
 80007ce:	22ff      	movs	r2, #255	@ 0xff
 80007d0:	4b03      	ldr	r3, [pc, #12]	@ (80007e0 <MultiFunctionShield_Clear+0x28>)
 80007d2:	70da      	strb	r2, [r3, #3]
}
 80007d4:	bf00      	nop
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	20000090 	.word	0x20000090

080007e4 <MultiFunctionShield_WriteNumberToSegment>:

void MultiFunctionShield_WriteNumberToSegment(uint8_t digit)
	{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af02      	add	r7, sp, #8
 80007ea:	4603      	mov	r3, r0
 80007ec:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SevenSeg_LATCH_GPIO_Port, SevenSeg_LATCH_Pin,GPIO_PIN_RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2120      	movs	r1, #32
 80007f2:	4816      	ldr	r0, [pc, #88]	@ (800084c <MultiFunctionShield_WriteNumberToSegment+0x68>)
 80007f4:	f001 fa24 	bl	8001c40 <HAL_GPIO_WritePin>
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80007f8:	79fb      	ldrb	r3, [r7, #7]
			MSBFIRST, SEGMENT_VALUE[digit]);
 80007fa:	4a15      	ldr	r2, [pc, #84]	@ (8000850 <MultiFunctionShield_WriteNumberToSegment+0x6c>)
 80007fc:	5cd3      	ldrb	r3, [r2, r3]
 80007fe:	b2db      	uxtb	r3, r3
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 8000800:	9301      	str	r3, [sp, #4]
 8000802:	2301      	movs	r3, #1
 8000804:	9300      	str	r3, [sp, #0]
 8000806:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800080a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800080e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000812:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000816:	f7ff fec1 	bl	800059c <shiftOut>
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 800081a:	79fb      	ldrb	r3, [r7, #7]
				MSBFIRST, SEGMENT_SELECT[digit]);
 800081c:	4a0d      	ldr	r2, [pc, #52]	@ (8000854 <MultiFunctionShield_WriteNumberToSegment+0x70>)
 800081e:	5cd3      	ldrb	r3, [r2, r3]
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 8000820:	9301      	str	r3, [sp, #4]
 8000822:	2301      	movs	r3, #1
 8000824:	9300      	str	r3, [sp, #0]
 8000826:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800082a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800082e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000832:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000836:	f7ff feb1 	bl	800059c <shiftOut>
	HAL_GPIO_WritePin(SevenSeg_LATCH_GPIO_Port, SevenSeg_LATCH_Pin,GPIO_PIN_SET);
 800083a:	2201      	movs	r2, #1
 800083c:	2120      	movs	r1, #32
 800083e:	4803      	ldr	r0, [pc, #12]	@ (800084c <MultiFunctionShield_WriteNumberToSegment+0x68>)
 8000840:	f001 f9fe 	bl	8001c40 <HAL_GPIO_WritePin>
	}
 8000844:	bf00      	nop
 8000846:	3708      	adds	r7, #8
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	48000400 	.word	0x48000400
 8000850:	20000090 	.word	0x20000090
 8000854:	08009720 	.word	0x08009720

08000858 <MultiFunctionShield__ISRFunc>:
	}



void MultiFunctionShield__ISRFunc(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  switch (++ActDigit)
 800085c:	4b16      	ldr	r3, [pc, #88]	@ (80008b8 <MultiFunctionShield__ISRFunc+0x60>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	b2db      	uxtb	r3, r3
 8000862:	3301      	adds	r3, #1
 8000864:	b2da      	uxtb	r2, r3
 8000866:	4b14      	ldr	r3, [pc, #80]	@ (80008b8 <MultiFunctionShield__ISRFunc+0x60>)
 8000868:	4611      	mov	r1, r2
 800086a:	7019      	strb	r1, [r3, #0]
 800086c:	4613      	mov	r3, r2
 800086e:	3b01      	subs	r3, #1
 8000870:	2b03      	cmp	r3, #3
 8000872:	d81e      	bhi.n	80008b2 <MultiFunctionShield__ISRFunc+0x5a>
 8000874:	a201      	add	r2, pc, #4	@ (adr r2, 800087c <MultiFunctionShield__ISRFunc+0x24>)
 8000876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800087a:	bf00      	nop
 800087c:	0800088d 	.word	0x0800088d
 8000880:	08000895 	.word	0x08000895
 8000884:	0800089d 	.word	0x0800089d
 8000888:	080008a5 	.word	0x080008a5
  {
    case 1 : MultiFunctionShield_WriteNumberToSegment(0); break;
 800088c:	2000      	movs	r0, #0
 800088e:	f7ff ffa9 	bl	80007e4 <MultiFunctionShield_WriteNumberToSegment>
 8000892:	e00e      	b.n	80008b2 <MultiFunctionShield__ISRFunc+0x5a>
    case 2 : MultiFunctionShield_WriteNumberToSegment(1); break;
 8000894:	2001      	movs	r0, #1
 8000896:	f7ff ffa5 	bl	80007e4 <MultiFunctionShield_WriteNumberToSegment>
 800089a:	e00a      	b.n	80008b2 <MultiFunctionShield__ISRFunc+0x5a>
    case 3 : MultiFunctionShield_WriteNumberToSegment(2); break;
 800089c:	2002      	movs	r0, #2
 800089e:	f7ff ffa1 	bl	80007e4 <MultiFunctionShield_WriteNumberToSegment>
 80008a2:	e006      	b.n	80008b2 <MultiFunctionShield__ISRFunc+0x5a>
    case 4 : MultiFunctionShield_WriteNumberToSegment(3); ActDigit = 0; break;
 80008a4:	2003      	movs	r0, #3
 80008a6:	f7ff ff9d 	bl	80007e4 <MultiFunctionShield_WriteNumberToSegment>
 80008aa:	4b03      	ldr	r3, [pc, #12]	@ (80008b8 <MultiFunctionShield__ISRFunc+0x60>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	701a      	strb	r2, [r3, #0]
 80008b0:	bf00      	nop
  }
}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	2000008c 	.word	0x2000008c

080008bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008c0:	f000 fef2 	bl	80016a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008c4:	f000 f902 	bl	8000acc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c8:	f000 f9a8 	bl	8000c1c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80008cc:	f000 f976 	bl	8000bbc <MX_USART2_UART_Init>
  MX_TIM17_Init();
 80008d0:	f000 f94e 	bl	8000b70 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  printf("\033\143"); printf("Welcome to ECEN-361 Lab-10 \n\r");
 80008d4:	484c      	ldr	r0, [pc, #304]	@ (8000a08 <main+0x14c>)
 80008d6:	f007 ff0f 	bl	80086f8 <iprintf>
 80008da:	484c      	ldr	r0, [pc, #304]	@ (8000a0c <main+0x150>)
 80008dc:	f007 ff0c 	bl	80086f8 <iprintf>
	// Start timer
	MultiFunctionShield_Clear();							// Clear the 7-seg display
 80008e0:	f7ff ff6a 	bl	80007b8 <MultiFunctionShield_Clear>
	HAL_TIM_Base_Start_IT(&htim17);							// LED SevenSeg cycle thru them
 80008e4:	484a      	ldr	r0, [pc, #296]	@ (8000a10 <main+0x154>)
 80008e6:	f002 fd9f 	bl	8003428 <HAL_TIM_Base_Start_IT>
	Clear_LEDs();
 80008ea:	f7ff ff47 	bl	800077c <Clear_LEDs>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80008ee:	f003 fdef 	bl	80044d0 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of UpDownMutex */
  UpDownMutexHandle = osMutexNew(&UpDownMutex_attributes);
 80008f2:	4848      	ldr	r0, [pc, #288]	@ (8000a14 <main+0x158>)
 80008f4:	f003 fff5 	bl	80048e2 <osMutexNew>
 80008f8:	4603      	mov	r3, r0
 80008fa:	4a47      	ldr	r2, [pc, #284]	@ (8000a18 <main+0x15c>)
 80008fc:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Button_1_Semaphore */
  Button_1_SemaphoreHandle = osSemaphoreNew(10, 0, &Button_1_Semaphore_attributes);
 80008fe:	4a47      	ldr	r2, [pc, #284]	@ (8000a1c <main+0x160>)
 8000900:	2100      	movs	r1, #0
 8000902:	200a      	movs	r0, #10
 8000904:	f004 f8fb 	bl	8004afe <osSemaphoreNew>
 8000908:	4603      	mov	r3, r0
 800090a:	4a45      	ldr	r2, [pc, #276]	@ (8000a20 <main+0x164>)
 800090c:	6013      	str	r3, [r2, #0]

  /* creation of Button_2_Semaphore */
  Button_2_SemaphoreHandle = osSemaphoreNew(1, 0, &Button_2_Semaphore_attributes);
 800090e:	4a45      	ldr	r2, [pc, #276]	@ (8000a24 <main+0x168>)
 8000910:	2100      	movs	r1, #0
 8000912:	2001      	movs	r0, #1
 8000914:	f004 f8f3 	bl	8004afe <osSemaphoreNew>
 8000918:	4603      	mov	r3, r0
 800091a:	4a43      	ldr	r2, [pc, #268]	@ (8000a28 <main+0x16c>)
 800091c:	6013      	str	r3, [r2, #0]

  /* creation of Button_3_Semaphore */
  Button_3_SemaphoreHandle = osSemaphoreNew(1, 0, &Button_3_Semaphore_attributes);
 800091e:	4a43      	ldr	r2, [pc, #268]	@ (8000a2c <main+0x170>)
 8000920:	2100      	movs	r1, #0
 8000922:	2001      	movs	r0, #1
 8000924:	f004 f8eb 	bl	8004afe <osSemaphoreNew>
 8000928:	4603      	mov	r3, r0
 800092a:	4a41      	ldr	r2, [pc, #260]	@ (8000a30 <main+0x174>)
 800092c:	6013      	str	r3, [r2, #0]

  /* creation of Semaphore_Counting */
  Semaphore_CountingHandle = osSemaphoreNew(31, 31, &Semaphore_Counting_attributes);
 800092e:	4a41      	ldr	r2, [pc, #260]	@ (8000a34 <main+0x178>)
 8000930:	211f      	movs	r1, #31
 8000932:	201f      	movs	r0, #31
 8000934:	f004 f8e3 	bl	8004afe <osSemaphoreNew>
 8000938:	4603      	mov	r3, r0
 800093a:	4a3f      	ldr	r2, [pc, #252]	@ (8000a38 <main+0x17c>)
 800093c:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of SW_Timer_7Seg */
  SW_Timer_7SegHandle = osTimerNew(SW_Timer_Countdown, osTimerPeriodic, NULL, &SW_Timer_7Seg_attributes);
 800093e:	4b3f      	ldr	r3, [pc, #252]	@ (8000a3c <main+0x180>)
 8000940:	2200      	movs	r2, #0
 8000942:	2101      	movs	r1, #1
 8000944:	483e      	ldr	r0, [pc, #248]	@ (8000a40 <main+0x184>)
 8000946:	f003 fecf 	bl	80046e8 <osTimerNew>
 800094a:	4603      	mov	r3, r0
 800094c:	4a3d      	ldr	r2, [pc, #244]	@ (8000a44 <main+0x188>)
 800094e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(Default_Task, NULL, &defaultTask_attributes);
 8000950:	4a3d      	ldr	r2, [pc, #244]	@ (8000a48 <main+0x18c>)
 8000952:	2100      	movs	r1, #0
 8000954:	483d      	ldr	r0, [pc, #244]	@ (8000a4c <main+0x190>)
 8000956:	f003 fe05 	bl	8004564 <osThreadNew>
 800095a:	4603      	mov	r3, r0
 800095c:	4a3c      	ldr	r2, [pc, #240]	@ (8000a50 <main+0x194>)
 800095e:	6013      	str	r3, [r2, #0]

  /* creation of NotifyToggle */
  NotifyToggleHandle = osThreadNew(NotifyToggleTask, NULL, &NotifyToggle_attributes);
 8000960:	4a3c      	ldr	r2, [pc, #240]	@ (8000a54 <main+0x198>)
 8000962:	2100      	movs	r1, #0
 8000964:	483c      	ldr	r0, [pc, #240]	@ (8000a58 <main+0x19c>)
 8000966:	f003 fdfd 	bl	8004564 <osThreadNew>
 800096a:	4603      	mov	r3, r0
 800096c:	4a3b      	ldr	r2, [pc, #236]	@ (8000a5c <main+0x1a0>)
 800096e:	6013      	str	r3, [r2, #0]

  /* creation of SW_Timer_Toggle */
  SW_Timer_ToggleHandle = osThreadNew(SW_Timer_Task, NULL, &SW_Timer_Toggle_attributes);
 8000970:	4a3b      	ldr	r2, [pc, #236]	@ (8000a60 <main+0x1a4>)
 8000972:	2100      	movs	r1, #0
 8000974:	483b      	ldr	r0, [pc, #236]	@ (8000a64 <main+0x1a8>)
 8000976:	f003 fdf5 	bl	8004564 <osThreadNew>
 800097a:	4603      	mov	r3, r0
 800097c:	4a3a      	ldr	r2, [pc, #232]	@ (8000a68 <main+0x1ac>)
 800097e:	6013      	str	r3, [r2, #0]

  /* creation of Mutex_CountUp */
  Mutex_CountUpHandle = osThreadNew(Mutex_CountUpTask, NULL, &Mutex_CountUp_attributes);
 8000980:	4a3a      	ldr	r2, [pc, #232]	@ (8000a6c <main+0x1b0>)
 8000982:	2100      	movs	r1, #0
 8000984:	483a      	ldr	r0, [pc, #232]	@ (8000a70 <main+0x1b4>)
 8000986:	f003 fded 	bl	8004564 <osThreadNew>
 800098a:	4603      	mov	r3, r0
 800098c:	4a39      	ldr	r2, [pc, #228]	@ (8000a74 <main+0x1b8>)
 800098e:	6013      	str	r3, [r2, #0]

  /* creation of Mutex_CountDown */
  Mutex_CountDownHandle = osThreadNew(Mutex_CountDownTask, NULL, &Mutex_CountDown_attributes);
 8000990:	4a39      	ldr	r2, [pc, #228]	@ (8000a78 <main+0x1bc>)
 8000992:	2100      	movs	r1, #0
 8000994:	4839      	ldr	r0, [pc, #228]	@ (8000a7c <main+0x1c0>)
 8000996:	f003 fde5 	bl	8004564 <osThreadNew>
 800099a:	4603      	mov	r3, r0
 800099c:	4a38      	ldr	r2, [pc, #224]	@ (8000a80 <main+0x1c4>)
 800099e:	6013      	str	r3, [r2, #0]

  /* creation of UpdateGlobDisp */
  UpdateGlobDispHandle = osThreadNew(UpdateGlobDisplayProcess, NULL, &UpdateGlobDisp_attributes);
 80009a0:	4a38      	ldr	r2, [pc, #224]	@ (8000a84 <main+0x1c8>)
 80009a2:	2100      	movs	r1, #0
 80009a4:	4838      	ldr	r0, [pc, #224]	@ (8000a88 <main+0x1cc>)
 80009a6:	f003 fddd 	bl	8004564 <osThreadNew>
 80009aa:	4603      	mov	r3, r0
 80009ac:	4a37      	ldr	r2, [pc, #220]	@ (8000a8c <main+0x1d0>)
 80009ae:	6013      	str	r3, [r2, #0]

  /* creation of ResetGlobal */
  ResetGlobalHandle = osThreadNew(ResetGlobalTask, NULL, &ResetGlobal_attributes);
 80009b0:	4a37      	ldr	r2, [pc, #220]	@ (8000a90 <main+0x1d4>)
 80009b2:	2100      	movs	r1, #0
 80009b4:	4837      	ldr	r0, [pc, #220]	@ (8000a94 <main+0x1d8>)
 80009b6:	f003 fdd5 	bl	8004564 <osThreadNew>
 80009ba:	4603      	mov	r3, r0
 80009bc:	4a36      	ldr	r2, [pc, #216]	@ (8000a98 <main+0x1dc>)
 80009be:	6013      	str	r3, [r2, #0]

  /* creation of DebounceTask */
  DebounceTaskHandle = osThreadNew(StartDebounce, NULL, &DebounceTask_attributes);
 80009c0:	4a36      	ldr	r2, [pc, #216]	@ (8000a9c <main+0x1e0>)
 80009c2:	2100      	movs	r1, #0
 80009c4:	4836      	ldr	r0, [pc, #216]	@ (8000aa0 <main+0x1e4>)
 80009c6:	f003 fdcd 	bl	8004564 <osThreadNew>
 80009ca:	4603      	mov	r3, r0
 80009cc:	4a35      	ldr	r2, [pc, #212]	@ (8000aa4 <main+0x1e8>)
 80009ce:	6013      	str	r3, [r2, #0]

  /* creation of SemaphoreToggle */
  SemaphoreToggleHandle = osThreadNew(Semaphore_Toggle_Task, NULL, &SemaphoreToggle_attributes);
 80009d0:	4a35      	ldr	r2, [pc, #212]	@ (8000aa8 <main+0x1ec>)
 80009d2:	2100      	movs	r1, #0
 80009d4:	4835      	ldr	r0, [pc, #212]	@ (8000aac <main+0x1f0>)
 80009d6:	f003 fdc5 	bl	8004564 <osThreadNew>
 80009da:	4603      	mov	r3, r0
 80009dc:	4a34      	ldr	r2, [pc, #208]	@ (8000ab0 <main+0x1f4>)
 80009de:	6013      	str	r3, [r2, #0]

  /* creation of ToggleD3 */
  ToggleD3Handle = osThreadNew(Semaphore_Toggle_D3, NULL, &ToggleD3_attributes);
 80009e0:	4a34      	ldr	r2, [pc, #208]	@ (8000ab4 <main+0x1f8>)
 80009e2:	2100      	movs	r1, #0
 80009e4:	4834      	ldr	r0, [pc, #208]	@ (8000ab8 <main+0x1fc>)
 80009e6:	f003 fdbd 	bl	8004564 <osThreadNew>
 80009ea:	4603      	mov	r3, r0
 80009ec:	4a33      	ldr	r2, [pc, #204]	@ (8000abc <main+0x200>)
 80009ee:	6013      	str	r3, [r2, #0]

  /* creation of Mutex_Dashed */
  Mutex_DashedHandle = osThreadNew(Mutex_Dashed_Task, NULL, &Mutex_Dashed_attributes);
 80009f0:	4a33      	ldr	r2, [pc, #204]	@ (8000ac0 <main+0x204>)
 80009f2:	2100      	movs	r1, #0
 80009f4:	4833      	ldr	r0, [pc, #204]	@ (8000ac4 <main+0x208>)
 80009f6:	f003 fdb5 	bl	8004564 <osThreadNew>
 80009fa:	4603      	mov	r3, r0
 80009fc:	4a32      	ldr	r2, [pc, #200]	@ (8000ac8 <main+0x20c>)
 80009fe:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000a00:	f003 fd8a 	bl	8004518 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a04:	bf00      	nop
 8000a06:	e7fd      	b.n	8000a04 <main+0x148>
 8000a08:	080096d8 	.word	0x080096d8
 8000a0c:	080096dc 	.word	0x080096dc
 8000a10:	20000094 	.word	0x20000094
 8000a14:	080098c0 	.word	0x080098c0
 8000a18:	20000198 	.word	0x20000198
 8000a1c:	080098d0 	.word	0x080098d0
 8000a20:	2000019c 	.word	0x2000019c
 8000a24:	080098e0 	.word	0x080098e0
 8000a28:	200001a0 	.word	0x200001a0
 8000a2c:	080098f0 	.word	0x080098f0
 8000a30:	200001a4 	.word	0x200001a4
 8000a34:	08009900 	.word	0x08009900
 8000a38:	200001a8 	.word	0x200001a8
 8000a3c:	080098b0 	.word	0x080098b0
 8000a40:	08001155 	.word	0x08001155
 8000a44:	20000194 	.word	0x20000194
 8000a48:	08009724 	.word	0x08009724
 8000a4c:	08000ebd 	.word	0x08000ebd
 8000a50:	20000168 	.word	0x20000168
 8000a54:	08009748 	.word	0x08009748
 8000a58:	08000ecd 	.word	0x08000ecd
 8000a5c:	2000016c 	.word	0x2000016c
 8000a60:	0800976c 	.word	0x0800976c
 8000a64:	08000efd 	.word	0x08000efd
 8000a68:	20000170 	.word	0x20000170
 8000a6c:	08009790 	.word	0x08009790
 8000a70:	08000f4d 	.word	0x08000f4d
 8000a74:	20000174 	.word	0x20000174
 8000a78:	080097b4 	.word	0x080097b4
 8000a7c:	08000fa5 	.word	0x08000fa5
 8000a80:	20000178 	.word	0x20000178
 8000a84:	080097d8 	.word	0x080097d8
 8000a88:	08000ff9 	.word	0x08000ff9
 8000a8c:	2000017c 	.word	0x2000017c
 8000a90:	080097fc 	.word	0x080097fc
 8000a94:	0800101d 	.word	0x0800101d
 8000a98:	20000180 	.word	0x20000180
 8000a9c:	08009820 	.word	0x08009820
 8000aa0:	08001071 	.word	0x08001071
 8000aa4:	20000184 	.word	0x20000184
 8000aa8:	08009844 	.word	0x08009844
 8000aac:	080010dd 	.word	0x080010dd
 8000ab0:	20000188 	.word	0x20000188
 8000ab4:	08009868 	.word	0x08009868
 8000ab8:	08001109 	.word	0x08001109
 8000abc:	2000018c 	.word	0x2000018c
 8000ac0:	0800988c 	.word	0x0800988c
 8000ac4:	08001119 	.word	0x08001119
 8000ac8:	20000190 	.word	0x20000190

08000acc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b096      	sub	sp, #88	@ 0x58
 8000ad0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ad2:	f107 0314 	add.w	r3, r7, #20
 8000ad6:	2244      	movs	r2, #68	@ 0x44
 8000ad8:	2100      	movs	r1, #0
 8000ada:	4618      	mov	r0, r3
 8000adc:	f007 fe61 	bl	80087a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ae0:	463b      	mov	r3, r7
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	601a      	str	r2, [r3, #0]
 8000ae6:	605a      	str	r2, [r3, #4]
 8000ae8:	609a      	str	r2, [r3, #8]
 8000aea:	60da      	str	r2, [r3, #12]
 8000aec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000aee:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000af2:	f001 f8fd 	bl	8001cf0 <HAL_PWREx_ControlVoltageScaling>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000afc:	f000 fb64 	bl	80011c8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b00:	2302      	movs	r3, #2
 8000b02:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b08:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b0a:	2310      	movs	r3, #16
 8000b0c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b12:	2302      	movs	r3, #2
 8000b14:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b16:	2301      	movs	r3, #1
 8000b18:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000b1a:	230a      	movs	r3, #10
 8000b1c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000b1e:	2307      	movs	r3, #7
 8000b20:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b22:	2302      	movs	r3, #2
 8000b24:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b26:	2302      	movs	r3, #2
 8000b28:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b2a:	f107 0314 	add.w	r3, r7, #20
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f001 f934 	bl	8001d9c <HAL_RCC_OscConfig>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000b3a:	f000 fb45 	bl	80011c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b3e:	230f      	movs	r3, #15
 8000b40:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b42:	2303      	movs	r3, #3
 8000b44:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b46:	2300      	movs	r3, #0
 8000b48:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b52:	463b      	mov	r3, r7
 8000b54:	2104      	movs	r1, #4
 8000b56:	4618      	mov	r0, r3
 8000b58:	f001 fcfc 	bl	8002554 <HAL_RCC_ClockConfig>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b62:	f000 fb31 	bl	80011c8 <Error_Handler>
  }
}
 8000b66:	bf00      	nop
 8000b68:	3758      	adds	r7, #88	@ 0x58
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
	...

08000b70 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000b74:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb4 <MX_TIM17_Init+0x44>)
 8000b76:	4a10      	ldr	r2, [pc, #64]	@ (8000bb8 <MX_TIM17_Init+0x48>)
 8000b78:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 800-1;
 8000b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb4 <MX_TIM17_Init+0x44>)
 8000b7c:	f240 321f 	movw	r2, #799	@ 0x31f
 8000b80:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b82:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb4 <MX_TIM17_Init+0x44>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 100;
 8000b88:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb4 <MX_TIM17_Init+0x44>)
 8000b8a:	2264      	movs	r2, #100	@ 0x64
 8000b8c:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b8e:	4b09      	ldr	r3, [pc, #36]	@ (8000bb4 <MX_TIM17_Init+0x44>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000b94:	4b07      	ldr	r3, [pc, #28]	@ (8000bb4 <MX_TIM17_Init+0x44>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b9a:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <MX_TIM17_Init+0x44>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000ba0:	4804      	ldr	r0, [pc, #16]	@ (8000bb4 <MX_TIM17_Init+0x44>)
 8000ba2:	f002 fbe9 	bl	8003378 <HAL_TIM_Base_Init>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8000bac:	f000 fb0c 	bl	80011c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000bb0:	bf00      	nop
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	20000094 	.word	0x20000094
 8000bb8:	40014800 	.word	0x40014800

08000bbc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bc0:	4b14      	ldr	r3, [pc, #80]	@ (8000c14 <MX_USART2_UART_Init+0x58>)
 8000bc2:	4a15      	ldr	r2, [pc, #84]	@ (8000c18 <MX_USART2_UART_Init+0x5c>)
 8000bc4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bc6:	4b13      	ldr	r3, [pc, #76]	@ (8000c14 <MX_USART2_UART_Init+0x58>)
 8000bc8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bcc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bce:	4b11      	ldr	r3, [pc, #68]	@ (8000c14 <MX_USART2_UART_Init+0x58>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000c14 <MX_USART2_UART_Init+0x58>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bda:	4b0e      	ldr	r3, [pc, #56]	@ (8000c14 <MX_USART2_UART_Init+0x58>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000be0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c14 <MX_USART2_UART_Init+0x58>)
 8000be2:	220c      	movs	r2, #12
 8000be4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000be6:	4b0b      	ldr	r3, [pc, #44]	@ (8000c14 <MX_USART2_UART_Init+0x58>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bec:	4b09      	ldr	r3, [pc, #36]	@ (8000c14 <MX_USART2_UART_Init+0x58>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bf2:	4b08      	ldr	r3, [pc, #32]	@ (8000c14 <MX_USART2_UART_Init+0x58>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bf8:	4b06      	ldr	r3, [pc, #24]	@ (8000c14 <MX_USART2_UART_Init+0x58>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bfe:	4805      	ldr	r0, [pc, #20]	@ (8000c14 <MX_USART2_UART_Init+0x58>)
 8000c00:	f002 fe76 	bl	80038f0 <HAL_UART_Init>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000c0a:	f000 fadd 	bl	80011c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	200000e0 	.word	0x200000e0
 8000c18:	40004400 	.word	0x40004400

08000c1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08a      	sub	sp, #40	@ 0x28
 8000c20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c22:	f107 0314 	add.w	r3, r7, #20
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	605a      	str	r2, [r3, #4]
 8000c2c:	609a      	str	r2, [r3, #8]
 8000c2e:	60da      	str	r2, [r3, #12]
 8000c30:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c32:	4b6a      	ldr	r3, [pc, #424]	@ (8000ddc <MX_GPIO_Init+0x1c0>)
 8000c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c36:	4a69      	ldr	r2, [pc, #420]	@ (8000ddc <MX_GPIO_Init+0x1c0>)
 8000c38:	f043 0304 	orr.w	r3, r3, #4
 8000c3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c3e:	4b67      	ldr	r3, [pc, #412]	@ (8000ddc <MX_GPIO_Init+0x1c0>)
 8000c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c42:	f003 0304 	and.w	r3, r3, #4
 8000c46:	613b      	str	r3, [r7, #16]
 8000c48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c4a:	4b64      	ldr	r3, [pc, #400]	@ (8000ddc <MX_GPIO_Init+0x1c0>)
 8000c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4e:	4a63      	ldr	r2, [pc, #396]	@ (8000ddc <MX_GPIO_Init+0x1c0>)
 8000c50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c56:	4b61      	ldr	r3, [pc, #388]	@ (8000ddc <MX_GPIO_Init+0x1c0>)
 8000c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c62:	4b5e      	ldr	r3, [pc, #376]	@ (8000ddc <MX_GPIO_Init+0x1c0>)
 8000c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c66:	4a5d      	ldr	r2, [pc, #372]	@ (8000ddc <MX_GPIO_Init+0x1c0>)
 8000c68:	f043 0301 	orr.w	r3, r3, #1
 8000c6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c6e:	4b5b      	ldr	r3, [pc, #364]	@ (8000ddc <MX_GPIO_Init+0x1c0>)
 8000c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c72:	f003 0301 	and.w	r3, r3, #1
 8000c76:	60bb      	str	r3, [r7, #8]
 8000c78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7a:	4b58      	ldr	r3, [pc, #352]	@ (8000ddc <MX_GPIO_Init+0x1c0>)
 8000c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c7e:	4a57      	ldr	r2, [pc, #348]	@ (8000ddc <MX_GPIO_Init+0x1c0>)
 8000c80:	f043 0302 	orr.w	r3, r3, #2
 8000c84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c86:	4b55      	ldr	r3, [pc, #340]	@ (8000ddc <MX_GPIO_Init+0x1c0>)
 8000c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c8a:	f003 0302 	and.w	r3, r3, #2
 8000c8e:	607b      	str	r3, [r7, #4]
 8000c90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|SevenSeg_CLK_Pin
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 7178 	mov.w	r1, #992	@ 0x3e0
 8000c98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c9c:	f000 ffd0 	bl	8001c40 <HAL_GPIO_WritePin>
                          |SevenSeg_DATA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SevenSeg_LATCH_Pin|LED_D4_Pin, GPIO_PIN_RESET);
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	2160      	movs	r1, #96	@ 0x60
 8000ca4:	484e      	ldr	r0, [pc, #312]	@ (8000de0 <MX_GPIO_Init+0x1c4>)
 8000ca6:	f000 ffcb 	bl	8001c40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000caa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cb0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000cb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cba:	f107 0314 	add.w	r3, r7, #20
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4848      	ldr	r0, [pc, #288]	@ (8000de4 <MX_GPIO_Init+0x1c8>)
 8000cc2:	f000 fe13 	bl	80018ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LM35_IN_Pin */
  GPIO_InitStruct.Pin = LM35_IN_Pin;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000cca:	230b      	movs	r3, #11
 8000ccc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LM35_IN_GPIO_Port, &GPIO_InitStruct);
 8000cd2:	f107 0314 	add.w	r3, r7, #20
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4842      	ldr	r0, [pc, #264]	@ (8000de4 <MX_GPIO_Init+0x1c8>)
 8000cda:	f000 fe07 	bl	80018ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ce2:	230b      	movs	r3, #11
 8000ce4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cea:	f107 0314 	add.w	r3, r7, #20
 8000cee:	4619      	mov	r1, r3
 8000cf0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cf4:	f000 fdfa 	bl	80018ec <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_1_Pin Button_2_Pin */
  GPIO_InitStruct.Pin = Button_1_Pin|Button_2_Pin;
 8000cf8:	2312      	movs	r3, #18
 8000cfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cfc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000d00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d02:	2300      	movs	r3, #0
 8000d04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d06:	f107 0314 	add.w	r3, r7, #20
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d10:	f000 fdec 	bl	80018ec <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_D1_Pin LED_D2_Pin LED_D3_Pin */
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin;
 8000d14:	23e0      	movs	r3, #224	@ 0xe0
 8000d16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000d18:	2311      	movs	r3, #17
 8000d1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d20:	2300      	movs	r3, #0
 8000d22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d24:	f107 0314 	add.w	r3, r7, #20
 8000d28:	4619      	mov	r1, r3
 8000d2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d2e:	f000 fddd 	bl	80018ec <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_3_Pin */
  GPIO_InitStruct.Pin = Button_3_Pin;
 8000d32:	2301      	movs	r3, #1
 8000d34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d36:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000d3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_3_GPIO_Port, &GPIO_InitStruct);
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	4619      	mov	r1, r3
 8000d46:	4826      	ldr	r0, [pc, #152]	@ (8000de0 <MX_GPIO_Init+0x1c4>)
 8000d48:	f000 fdd0 	bl	80018ec <HAL_GPIO_Init>

  /*Configure GPIO pins : SevenSeg_CLK_Pin SevenSeg_DATA_Pin */
  GPIO_InitStruct.Pin = SevenSeg_CLK_Pin|SevenSeg_DATA_Pin;
 8000d4c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d52:	2301      	movs	r3, #1
 8000d54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5e:	f107 0314 	add.w	r3, r7, #20
 8000d62:	4619      	mov	r1, r3
 8000d64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d68:	f000 fdc0 	bl	80018ec <HAL_GPIO_Init>

  /*Configure GPIO pin : SevenSeg_LATCH_Pin */
  GPIO_InitStruct.Pin = SevenSeg_LATCH_Pin;
 8000d6c:	2320      	movs	r3, #32
 8000d6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d70:	2301      	movs	r3, #1
 8000d72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	2300      	movs	r3, #0
 8000d76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SevenSeg_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000d7c:	f107 0314 	add.w	r3, r7, #20
 8000d80:	4619      	mov	r1, r3
 8000d82:	4817      	ldr	r0, [pc, #92]	@ (8000de0 <MX_GPIO_Init+0x1c4>)
 8000d84:	f000 fdb2 	bl	80018ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_D4_Pin */
  GPIO_InitStruct.Pin = LED_D4_Pin;
 8000d88:	2340      	movs	r3, #64	@ 0x40
 8000d8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000d8c:	2311      	movs	r3, #17
 8000d8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d90:	2301      	movs	r3, #1
 8000d92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d94:	2300      	movs	r3, #0
 8000d96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_D4_GPIO_Port, &GPIO_InitStruct);
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4810      	ldr	r0, [pc, #64]	@ (8000de0 <MX_GPIO_Init+0x1c4>)
 8000da0:	f000 fda4 	bl	80018ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8000da4:	2200      	movs	r2, #0
 8000da6:	2105      	movs	r1, #5
 8000da8:	2006      	movs	r0, #6
 8000daa:	f000 fd75 	bl	8001898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000dae:	2006      	movs	r0, #6
 8000db0:	f000 fd8e 	bl	80018d0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000db4:	2200      	movs	r2, #0
 8000db6:	2105      	movs	r1, #5
 8000db8:	2007      	movs	r0, #7
 8000dba:	f000 fd6d 	bl	8001898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000dbe:	2007      	movs	r0, #7
 8000dc0:	f000 fd86 	bl	80018d0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2105      	movs	r1, #5
 8000dc8:	200a      	movs	r0, #10
 8000dca:	f000 fd65 	bl	8001898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000dce:	200a      	movs	r0, #10
 8000dd0:	f000 fd7e 	bl	80018d0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000dd4:	bf00      	nop
 8000dd6:	3728      	adds	r7, #40	@ 0x28
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	40021000 	.word	0x40021000
 8000de0:	48000400 	.word	0x48000400
 8000de4:	48000800 	.word	0x48000800

08000de8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
	{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b086      	sub	sp, #24
 8000dec:	af02      	add	r7, sp, #8
 8000dee:	4603      	mov	r3, r0
 8000df0:	80fb      	strh	r3, [r7, #6]
	//BaseType_t pxH ;
	uint32_t pxH = 0 ;
 8000df2:	2300      	movs	r3, #0
 8000df4:	60fb      	str	r3, [r7, #12]
	// All three buttons generate GPIO  interrupts
	switch(GPIO_Pin)
 8000df6:	88fb      	ldrh	r3, [r7, #6]
 8000df8:	2b10      	cmp	r3, #16
 8000dfa:	d011      	beq.n	8000e20 <HAL_GPIO_EXTI_Callback+0x38>
 8000dfc:	2b10      	cmp	r3, #16
 8000dfe:	dc27      	bgt.n	8000e50 <HAL_GPIO_EXTI_Callback+0x68>
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	d019      	beq.n	8000e38 <HAL_GPIO_EXTI_Callback+0x50>
 8000e04:	2b02      	cmp	r3, #2
 8000e06:	d123      	bne.n	8000e50 <HAL_GPIO_EXTI_Callback+0x68>
		{
		case Button_1_Pin:
			pxH = 1;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	60fb      	str	r3, [r7, #12]
			xTaskNotifyFromISR(DebounceTaskHandle, B1, eSetBits, (BaseType_t*) pxH );
 8000e0c:	4b12      	ldr	r3, [pc, #72]	@ (8000e58 <HAL_GPIO_EXTI_Callback+0x70>)
 8000e0e:	6818      	ldr	r0, [r3, #0]
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	9300      	str	r3, [sp, #0]
 8000e14:	2300      	movs	r3, #0
 8000e16:	2201      	movs	r2, #1
 8000e18:	2101      	movs	r1, #1
 8000e1a:	f006 f9b1 	bl	8007180 <xTaskGenericNotifyFromISR>
			break  ;
 8000e1e:	e017      	b.n	8000e50 <HAL_GPIO_EXTI_Callback+0x68>

		case Button_2_Pin:
			pxH = 2;
 8000e20:	2302      	movs	r3, #2
 8000e22:	60fb      	str	r3, [r7, #12]
			xTaskNotifyFromISR(DebounceTaskHandle, B2, eSetBits, (BaseType_t*) pxH );
 8000e24:	4b0c      	ldr	r3, [pc, #48]	@ (8000e58 <HAL_GPIO_EXTI_Callback+0x70>)
 8000e26:	6818      	ldr	r0, [r3, #0]
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	9300      	str	r3, [sp, #0]
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	2201      	movs	r2, #1
 8000e30:	2102      	movs	r1, #2
 8000e32:	f006 f9a5 	bl	8007180 <xTaskGenericNotifyFromISR>
			break;
 8000e36:	e00b      	b.n	8000e50 <HAL_GPIO_EXTI_Callback+0x68>

		case Button_3_Pin:
			pxH = 3;
 8000e38:	2303      	movs	r3, #3
 8000e3a:	60fb      	str	r3, [r7, #12]
			xTaskNotifyFromISR(DebounceTaskHandle, B3, eSetBits, (BaseType_t*) pxH );
 8000e3c:	4b06      	ldr	r3, [pc, #24]	@ (8000e58 <HAL_GPIO_EXTI_Callback+0x70>)
 8000e3e:	6818      	ldr	r0, [r3, #0]
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	9300      	str	r3, [sp, #0]
 8000e44:	2300      	movs	r3, #0
 8000e46:	2201      	movs	r2, #1
 8000e48:	2104      	movs	r1, #4
 8000e4a:	f006 f999 	bl	8007180 <xTaskGenericNotifyFromISR>
			// srand((unsigned) uwTick );
			// osSemaphoreRelease(Button_3_SemaphoreHandle);
			break;
 8000e4e:	bf00      	nop
		}

	}
 8000e50:	bf00      	nop
 8000e52:	3710      	adds	r7, #16
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20000184 	.word	0x20000184

08000e5c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000e64:	1d39      	adds	r1, r7, #4
 8000e66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	4803      	ldr	r0, [pc, #12]	@ (8000e7c <__io_putchar+0x20>)
 8000e6e:	f002 fd8d 	bl	800398c <HAL_UART_Transmit>

  return ch;
 8000e72:	687b      	ldr	r3, [r7, #4]
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	200000e0 	.word	0x200000e0

08000e80 <random_wait>:


int random_wait(int min)
	{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
	/* Return a random number between 200 - 300
	 * Meant to be mS for the count up or count down in the protected
	 * mutex demonstration routines
	 */
	int rand_millisec = min + (rand() % 99);
 8000e88:	f007 fb36 	bl	80084f8 <rand>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb8 <random_wait+0x38>)
 8000e90:	fb83 1302 	smull	r1, r3, r3, r2
 8000e94:	4413      	add	r3, r2
 8000e96:	1199      	asrs	r1, r3, #6
 8000e98:	17d3      	asrs	r3, r2, #31
 8000e9a:	1ac9      	subs	r1, r1, r3
 8000e9c:	460b      	mov	r3, r1
 8000e9e:	005b      	lsls	r3, r3, #1
 8000ea0:	440b      	add	r3, r1
 8000ea2:	0159      	lsls	r1, r3, #5
 8000ea4:	440b      	add	r3, r1
 8000ea6:	1ad1      	subs	r1, r2, r3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	440b      	add	r3, r1
 8000eac:	60fb      	str	r3, [r7, #12]
	return rand_millisec;
 8000eae:	68fb      	ldr	r3, [r7, #12]

	}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3710      	adds	r7, #16
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	a57eb503 	.word	0xa57eb503

08000ebc <Default_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Default_Task */
void Default_Task(void *argument)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000ec4:	2001      	movs	r0, #1
 8000ec6:	f003 fbdf 	bl	8004688 <osDelay>
 8000eca:	e7fb      	b.n	8000ec4 <Default_Task+0x8>

08000ecc <NotifyToggleTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_NotifyToggleTask */
void NotifyToggleTask(void *argument)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NotifyToggleTask */
  /* Infinite loop */
 // unsigned int *p = 0;
 uint32_t *p = 0 ;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60fb      	str	r3, [r7, #12]
  for(;;)
  {
	xTaskNotifyWait( 0,  0, p, osWaitForever);
 8000ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8000edc:	68fa      	ldr	r2, [r7, #12]
 8000ede:	2100      	movs	r1, #0
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	f006 f8ed 	bl	80070c0 <xTaskNotifyWait>
	HAL_GPIO_TogglePin(LED_D2_GPIO_Port , LED_D2_Pin);
 8000ee6:	2140      	movs	r1, #64	@ 0x40
 8000ee8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eec:	f000 fec0 	bl	8001c70 <HAL_GPIO_TogglePin>
    osDelay(20);
 8000ef0:	2014      	movs	r0, #20
 8000ef2:	f003 fbc9 	bl	8004688 <osDelay>
	xTaskNotifyWait( 0,  0, p, osWaitForever);
 8000ef6:	bf00      	nop
 8000ef8:	e7ee      	b.n	8000ed8 <NotifyToggleTask+0xc>
	...

08000efc <SW_Timer_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SW_Timer_Task */
void SW_Timer_Task(void *argument)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SW_Timer_Task */
  /* Infinite loop */
  for(;;)
  {
	osSemaphoreAcquire(Button_2_SemaphoreHandle,osWaitForever);
 8000f04:	4b0f      	ldr	r3, [pc, #60]	@ (8000f44 <SW_Timer_Task+0x48>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f04f 31ff 	mov.w	r1, #4294967295
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f003 fe7f 	bl	8004c10 <osSemaphoreAcquire>
	  // A button push starts or stops the SW Timer
	  // Button push is indicated by the semaphore
	if (osTimerIsRunning(SW_Timer_7SegHandle))
 8000f12:	4b0d      	ldr	r3, [pc, #52]	@ (8000f48 <SW_Timer_Task+0x4c>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f003 fcc7 	bl	80048aa <osTimerIsRunning>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d005      	beq.n	8000f2e <SW_Timer_Task+0x32>
		osTimerStop(SW_Timer_7SegHandle );
 8000f22:	4b09      	ldr	r3, [pc, #36]	@ (8000f48 <SW_Timer_Task+0x4c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4618      	mov	r0, r3
 8000f28:	f003 fc88 	bl	800483c <osTimerStop>
 8000f2c:	e006      	b.n	8000f3c <SW_Timer_Task+0x40>
	else
		osTimerStart(SW_Timer_7SegHandle , 1000);
 8000f2e:	4b06      	ldr	r3, [pc, #24]	@ (8000f48 <SW_Timer_Task+0x4c>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f36:	4618      	mov	r0, r3
 8000f38:	f003 fc52 	bl	80047e0 <osTimerStart>
    osDelay(1);
 8000f3c:	2001      	movs	r0, #1
 8000f3e:	f003 fba3 	bl	8004688 <osDelay>
	osSemaphoreAcquire(Button_2_SemaphoreHandle,osWaitForever);
 8000f42:	e7df      	b.n	8000f04 <SW_Timer_Task+0x8>
 8000f44:	200001a0 	.word	0x200001a0
 8000f48:	20000194 	.word	0x20000194

08000f4c <Mutex_CountUpTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Mutex_CountUpTask */
void Mutex_CountUpTask(void *argument)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Mutex_CountUpTask */
  /* Infinite loop */
  for(;;)
  {
	  osMutexWait(UpDownMutexHandle,osWaitForever);
 8000f54:	4b11      	ldr	r3, [pc, #68]	@ (8000f9c <Mutex_CountUpTask+0x50>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f04f 31ff 	mov.w	r1, #4294967295
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f003 fd46 	bl	80049ee <osMutexAcquire>
	  // Once we have it, we can start counting Up
	  // THe count up will be some random between 200 - 300 mS

	if (mutex_protected_count<99)
 8000f62:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa0 <Mutex_CountUpTask+0x54>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b62      	cmp	r3, #98	@ 0x62
 8000f68:	d806      	bhi.n	8000f78 <Mutex_CountUpTask+0x2c>
		mutex_protected_count++;
 8000f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa0 <Mutex_CountUpTask+0x54>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	3301      	adds	r3, #1
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa0 <Mutex_CountUpTask+0x54>)
 8000f74:	701a      	strb	r2, [r3, #0]
 8000f76:	e002      	b.n	8000f7e <Mutex_CountUpTask+0x32>
	else
		mutex_protected_count=0;
 8000f78:	4b09      	ldr	r3, [pc, #36]	@ (8000fa0 <Mutex_CountUpTask+0x54>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]
	// Done writing, so give back the mutex
	osMutexRelease(UpDownMutexHandle);
 8000f7e:	4b07      	ldr	r3, [pc, #28]	@ (8000f9c <Mutex_CountUpTask+0x50>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4618      	mov	r0, r3
 8000f84:	f003 fd7e 	bl	8004a84 <osMutexRelease>
    osDelay(random_wait(300));
 8000f88:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000f8c:	f7ff ff78 	bl	8000e80 <random_wait>
 8000f90:	4603      	mov	r3, r0
 8000f92:	4618      	mov	r0, r3
 8000f94:	f003 fb78 	bl	8004688 <osDelay>
	  osMutexWait(UpDownMutexHandle,osWaitForever);
 8000f98:	e7dc      	b.n	8000f54 <Mutex_CountUpTask+0x8>
 8000f9a:	bf00      	nop
 8000f9c:	20000198 	.word	0x20000198
 8000fa0:	20000001 	.word	0x20000001

08000fa4 <Mutex_CountDownTask>:
* @retval None
*/
/* USER CODE END Header_Mutex_CountDownTask */

void Mutex_CountDownTask(void *argument)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Mutex_CountDownTask */
  /* Infinite loop */
  for(;;)
  {
	  osMutexWait(UpDownMutexHandle,osWaitForever);
 8000fac:	4b10      	ldr	r3, [pc, #64]	@ (8000ff0 <Mutex_CountDownTask+0x4c>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f003 fd1a 	bl	80049ee <osMutexAcquire>
	  if (mutex_protected_count<1)
 8000fba:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff4 <Mutex_CountDownTask+0x50>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d103      	bne.n	8000fca <Mutex_CountDownTask+0x26>
	  		mutex_protected_count=99;
 8000fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff4 <Mutex_CountDownTask+0x50>)
 8000fc4:	2263      	movs	r2, #99	@ 0x63
 8000fc6:	701a      	strb	r2, [r3, #0]
 8000fc8:	e005      	b.n	8000fd6 <Mutex_CountDownTask+0x32>
	  	else
	  		mutex_protected_count--;
 8000fca:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff4 <Mutex_CountDownTask+0x50>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	3b01      	subs	r3, #1
 8000fd0:	b2da      	uxtb	r2, r3
 8000fd2:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <Mutex_CountDownTask+0x50>)
 8000fd4:	701a      	strb	r2, [r3, #0]
	  	// Done writing, so give back the mutex
		osMutexRelease(UpDownMutexHandle);
 8000fd6:	4b06      	ldr	r3, [pc, #24]	@ (8000ff0 <Mutex_CountDownTask+0x4c>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f003 fd52 	bl	8004a84 <osMutexRelease>
		osDelay(random_wait(200));
 8000fe0:	20c8      	movs	r0, #200	@ 0xc8
 8000fe2:	f7ff ff4d 	bl	8000e80 <random_wait>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f003 fb4d 	bl	8004688 <osDelay>
	  osMutexWait(UpDownMutexHandle,osWaitForever);
 8000fee:	e7dd      	b.n	8000fac <Mutex_CountDownTask+0x8>
 8000ff0:	20000198 	.word	0x20000198
 8000ff4:	20000001 	.word	0x20000001

08000ff8 <UpdateGlobDisplayProcess>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UpdateGlobDisplayProcess */
void UpdateGlobDisplayProcess(void *argument)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
   * This just puts the value of the GlobalVariable on the
   * right-most two-digits of the 7Seg Display */

  for(;;)
	  {
	  MultiFunctionShield_Display_Two_Digits(mutex_protected_count);
 8001000:	4b05      	ldr	r3, [pc, #20]	@ (8001018 <UpdateGlobDisplayProcess+0x20>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	b25b      	sxtb	r3, r3
 8001006:	4618      	mov	r0, r3
 8001008:	f7ff fb6e 	bl	80006e8 <MultiFunctionShield_Display_Two_Digits>
	  osDelay(150);	// The competing process to inc/dec are 200 - 300mS
 800100c:	2096      	movs	r0, #150	@ 0x96
 800100e:	f003 fb3b 	bl	8004688 <osDelay>
	  MultiFunctionShield_Display_Two_Digits(mutex_protected_count);
 8001012:	bf00      	nop
 8001014:	e7f4      	b.n	8001000 <UpdateGlobDisplayProcess+0x8>
 8001016:	bf00      	nop
 8001018:	20000001 	.word	0x20000001

0800101c <ResetGlobalTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ResetGlobalTask */
void ResetGlobalTask(void *argument)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
		{
		/* Pressing Button 3 sets us to ask for
		 * the MUTEX protecting the global variable
		 * When we get it, we can reset the global to the middle
		 */
		osSemaphoreAcquire(Button_3_SemaphoreHandle,osWaitForever);
 8001024:	4b0f      	ldr	r3, [pc, #60]	@ (8001064 <ResetGlobalTask+0x48>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f04f 31ff 	mov.w	r1, #4294967295
 800102c:	4618      	mov	r0, r3
 800102e:	f003 fdef 	bl	8004c10 <osSemaphoreAcquire>
		// Now we have the semaphore because the button was pressed
		osMutexWait(UpDownMutexHandle,osWaitForever);
 8001032:	4b0d      	ldr	r3, [pc, #52]	@ (8001068 <ResetGlobalTask+0x4c>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f04f 31ff 	mov.w	r1, #4294967295
 800103a:	4618      	mov	r0, r3
 800103c:	f003 fcd7 	bl	80049ee <osMutexAcquire>
		mutex_protected_count = Protected_Count_Initial_Value ;
 8001040:	4b0a      	ldr	r3, [pc, #40]	@ (800106c <ResetGlobalTask+0x50>)
 8001042:	2232      	movs	r2, #50	@ 0x32
 8001044:	701a      	strb	r2, [r3, #0]
		osDelay(5000);	// Wait for 5 seconds before making the resource available again
 8001046:	f241 3088 	movw	r0, #5000	@ 0x1388
 800104a:	f003 fb1d 	bl	8004688 <osDelay>
		osMutexRelease(UpDownMutexHandle);
 800104e:	4b06      	ldr	r3, [pc, #24]	@ (8001068 <ResetGlobalTask+0x4c>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4618      	mov	r0, r3
 8001054:	f003 fd16 	bl	8004a84 <osMutexRelease>
		osDelay(1);
 8001058:	2001      	movs	r0, #1
 800105a:	f003 fb15 	bl	8004688 <osDelay>
		osSemaphoreAcquire(Button_3_SemaphoreHandle,osWaitForever);
 800105e:	bf00      	nop
 8001060:	e7e0      	b.n	8001024 <ResetGlobalTask+0x8>
 8001062:	bf00      	nop
 8001064:	200001a4 	.word	0x200001a4
 8001068:	20000198 	.word	0x20000198
 800106c:	20000001 	.word	0x20000001

08001070 <StartDebounce>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDebounce */
void StartDebounce(void *argument)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
		 * the debounce done in a thread-safe way -- not holding up the ISR.
		 * Arguments are:  bits_to_clear_entry, bits_to_clear_exit
		 * So clear all but the top (0xfffffff8) going in, then the bottom 3 (0x7) going out
		 *
		 * */
		 xTaskNotifyWait( 0xfffffff8, 0x7, &buttons_in, portMAX_DELAY);
 8001078:	f107 020c 	add.w	r2, r7, #12
 800107c:	f04f 33ff 	mov.w	r3, #4294967295
 8001080:	2107      	movs	r1, #7
 8001082:	f06f 0007 	mvn.w	r0, #7
 8001086:	f006 f81b 	bl	80070c0 <xTaskNotifyWait>
	     osDelay(30);
 800108a:	201e      	movs	r0, #30
 800108c:	f003 fafc 	bl	8004688 <osDelay>
	     if (buttons_in & B1) { osSemaphoreRelease(Button_1_SemaphoreHandle); }
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	f003 0301 	and.w	r3, r3, #1
 8001096:	2b00      	cmp	r3, #0
 8001098:	d004      	beq.n	80010a4 <StartDebounce+0x34>
 800109a:	4b0d      	ldr	r3, [pc, #52]	@ (80010d0 <StartDebounce+0x60>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4618      	mov	r0, r3
 80010a0:	f003 fe08 	bl	8004cb4 <osSemaphoreRelease>
	     if (buttons_in & B2) { osSemaphoreRelease(Button_2_SemaphoreHandle); }
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	f003 0302 	and.w	r3, r3, #2
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d004      	beq.n	80010b8 <StartDebounce+0x48>
 80010ae:	4b09      	ldr	r3, [pc, #36]	@ (80010d4 <StartDebounce+0x64>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f003 fdfe 	bl	8004cb4 <osSemaphoreRelease>
	     if (buttons_in & B3) { osSemaphoreRelease(Button_3_SemaphoreHandle); }
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	f003 0304 	and.w	r3, r3, #4
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d0da      	beq.n	8001078 <StartDebounce+0x8>
 80010c2:	4b05      	ldr	r3, [pc, #20]	@ (80010d8 <StartDebounce+0x68>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f003 fdf4 	bl	8004cb4 <osSemaphoreRelease>
		 xTaskNotifyWait( 0xfffffff8, 0x7, &buttons_in, portMAX_DELAY);
 80010cc:	e7d4      	b.n	8001078 <StartDebounce+0x8>
 80010ce:	bf00      	nop
 80010d0:	2000019c 	.word	0x2000019c
 80010d4:	200001a0 	.word	0x200001a0
 80010d8:	200001a4 	.word	0x200001a4

080010dc <Semaphore_Toggle_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Semaphore_Toggle_Task */
void Semaphore_Toggle_Task(void *argument)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Semaphore_Toggle_Task */
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(Button_1_SemaphoreHandle, osWaitForever);
 80010e4:	4b06      	ldr	r3, [pc, #24]	@ (8001100 <Semaphore_Toggle_Task+0x24>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f04f 31ff 	mov.w	r1, #4294967295
 80010ec:	4618      	mov	r0, r3
 80010ee:	f003 fd8f 	bl	8004c10 <osSemaphoreAcquire>
	  HAL_GPIO_TogglePin(LED_D4_GPIO_Port, LED_D4_Pin);
 80010f2:	2140      	movs	r1, #64	@ 0x40
 80010f4:	4803      	ldr	r0, [pc, #12]	@ (8001104 <Semaphore_Toggle_Task+0x28>)
 80010f6:	f000 fdbb 	bl	8001c70 <HAL_GPIO_TogglePin>
	  osSemaphoreAcquire(Button_1_SemaphoreHandle, osWaitForever);
 80010fa:	bf00      	nop
 80010fc:	e7f2      	b.n	80010e4 <Semaphore_Toggle_Task+0x8>
 80010fe:	bf00      	nop
 8001100:	2000019c 	.word	0x2000019c
 8001104:	48000400 	.word	0x48000400

08001108 <Semaphore_Toggle_D3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Semaphore_Toggle_D3 */
void Semaphore_Toggle_D3(void *argument)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Semaphore_Toggle_D3 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001110:	2001      	movs	r0, #1
 8001112:	f003 fab9 	bl	8004688 <osDelay>
 8001116:	e7fb      	b.n	8001110 <Semaphore_Toggle_D3+0x8>

08001118 <Mutex_Dashed_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Mutex_Dashed_Task */
void Mutex_Dashed_Task(void *argument)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  for(;;)
  {
      /* This doesn't change the value, it just clears the display  */
      /* If asked to display a negative number, the function displays a "--"
      */
      osMutexWait(UpDownMutexHandle,osWaitForever);
 8001120:	4b0b      	ldr	r3, [pc, #44]	@ (8001150 <Mutex_Dashed_Task+0x38>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f04f 31ff 	mov.w	r1, #4294967295
 8001128:	4618      	mov	r0, r3
 800112a:	f003 fc60 	bl	80049ee <osMutexAcquire>
      MultiFunctionShield_Display_Two_Digits(-1);
 800112e:	f04f 30ff 	mov.w	r0, #4294967295
 8001132:	f7ff fad9 	bl	80006e8 <MultiFunctionShield_Display_Two_Digits>
      osDelay(200);
 8001136:	20c8      	movs	r0, #200	@ 0xc8
 8001138:	f003 faa6 	bl	8004688 <osDelay>
      osMutexRelease(UpDownMutexHandle);
 800113c:	4b04      	ldr	r3, [pc, #16]	@ (8001150 <Mutex_Dashed_Task+0x38>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4618      	mov	r0, r3
 8001142:	f003 fc9f 	bl	8004a84 <osMutexRelease>
      osDelay(2);
 8001146:	2002      	movs	r0, #2
 8001148:	f003 fa9e 	bl	8004688 <osDelay>
      osMutexWait(UpDownMutexHandle,osWaitForever);
 800114c:	bf00      	nop
 800114e:	e7e7      	b.n	8001120 <Mutex_Dashed_Task+0x8>
 8001150:	20000198 	.word	0x20000198

08001154 <SW_Timer_Countdown>:
  /* USER CODE END Mutex_Dashed_Task */
}

/* SW_Timer_Countdown function */
void SW_Timer_Countdown(void *argument)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
	/*
	 * When the timer expires, decrement the Count and Display it
	 * on the 7-Seg Upper
	 */

	if (countdown_display == 0) countdown_display = 9;
 800115c:	4b0c      	ldr	r3, [pc, #48]	@ (8001190 <SW_Timer_Countdown+0x3c>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d103      	bne.n	800116c <SW_Timer_Countdown+0x18>
 8001164:	4b0a      	ldr	r3, [pc, #40]	@ (8001190 <SW_Timer_Countdown+0x3c>)
 8001166:	2209      	movs	r2, #9
 8001168:	701a      	strb	r2, [r3, #0]
 800116a:	e005      	b.n	8001178 <SW_Timer_Countdown+0x24>
		else countdown_display--;
 800116c:	4b08      	ldr	r3, [pc, #32]	@ (8001190 <SW_Timer_Countdown+0x3c>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	3b01      	subs	r3, #1
 8001172:	b2da      	uxtb	r2, r3
 8001174:	4b06      	ldr	r3, [pc, #24]	@ (8001190 <SW_Timer_Countdown+0x3c>)
 8001176:	701a      	strb	r2, [r3, #0]

	MultiFunctionShield_Single_Digit_Display(4, countdown_display);   //put it on the left
 8001178:	4b05      	ldr	r3, [pc, #20]	@ (8001190 <SW_Timer_Countdown+0x3c>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	b25b      	sxtb	r3, r3
 800117e:	4619      	mov	r1, r3
 8001180:	2004      	movs	r0, #4
 8001182:	f7ff fa59 	bl	8000638 <MultiFunctionShield_Single_Digit_Display>
	// MultiFunctionShield_Single_Digit_Display(2, -1);//blank the bottom two

  /* USER CODE END SW_Timer_Countdown */
}
 8001186:	bf00      	nop
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000000 	.word	0x20000000

08001194 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a07      	ldr	r2, [pc, #28]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d101      	bne.n	80011aa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80011a6:	f000 fa9f 	bl	80016e8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim == &htim17 )
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a05      	ldr	r2, [pc, #20]	@ (80011c4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d101      	bne.n	80011b6 <HAL_TIM_PeriodElapsedCallback+0x22>
  {
	  MultiFunctionShield__ISRFunc();
 80011b2:	f7ff fb51 	bl	8000858 <MultiFunctionShield__ISRFunc>
  }

  /* USER CODE END Callback 1 */
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40000400 	.word	0x40000400
 80011c4:	20000094 	.word	0x20000094

080011c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011cc:	b672      	cpsid	i
}
 80011ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011d0:	bf00      	nop
 80011d2:	e7fd      	b.n	80011d0 <Error_Handler+0x8>

080011d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011da:	4b11      	ldr	r3, [pc, #68]	@ (8001220 <HAL_MspInit+0x4c>)
 80011dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011de:	4a10      	ldr	r2, [pc, #64]	@ (8001220 <HAL_MspInit+0x4c>)
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80011e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001220 <HAL_MspInit+0x4c>)
 80011e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	607b      	str	r3, [r7, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001220 <HAL_MspInit+0x4c>)
 80011f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001220 <HAL_MspInit+0x4c>)
 80011f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80011fe:	4b08      	ldr	r3, [pc, #32]	@ (8001220 <HAL_MspInit+0x4c>)
 8001200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001202:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001206:	603b      	str	r3, [r7, #0]
 8001208:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800120a:	2200      	movs	r2, #0
 800120c:	210f      	movs	r1, #15
 800120e:	f06f 0001 	mvn.w	r0, #1
 8001212:	f000 fb41 	bl	8001898 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001216:	bf00      	nop
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40021000 	.word	0x40021000

08001224 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a0d      	ldr	r2, [pc, #52]	@ (8001268 <HAL_TIM_Base_MspInit+0x44>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d113      	bne.n	800125e <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001236:	4b0d      	ldr	r3, [pc, #52]	@ (800126c <HAL_TIM_Base_MspInit+0x48>)
 8001238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800123a:	4a0c      	ldr	r2, [pc, #48]	@ (800126c <HAL_TIM_Base_MspInit+0x48>)
 800123c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001240:	6613      	str	r3, [r2, #96]	@ 0x60
 8001242:	4b0a      	ldr	r3, [pc, #40]	@ (800126c <HAL_TIM_Base_MspInit+0x48>)
 8001244:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001246:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800124a:	60fb      	str	r3, [r7, #12]
 800124c:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 800124e:	2200      	movs	r2, #0
 8001250:	2105      	movs	r1, #5
 8001252:	201a      	movs	r0, #26
 8001254:	f000 fb20 	bl	8001898 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001258:	201a      	movs	r0, #26
 800125a:	f000 fb39 	bl	80018d0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 800125e:	bf00      	nop
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40014800 	.word	0x40014800
 800126c:	40021000 	.word	0x40021000

08001270 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b0ac      	sub	sp, #176	@ 0xb0
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001278:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
 8001286:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001288:	f107 0314 	add.w	r3, r7, #20
 800128c:	2288      	movs	r2, #136	@ 0x88
 800128e:	2100      	movs	r1, #0
 8001290:	4618      	mov	r0, r3
 8001292:	f007 fa86 	bl	80087a2 <memset>
  if(huart->Instance==USART2)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a21      	ldr	r2, [pc, #132]	@ (8001320 <HAL_UART_MspInit+0xb0>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d13b      	bne.n	8001318 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80012a0:	2302      	movs	r3, #2
 80012a2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80012a4:	2300      	movs	r3, #0
 80012a6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012a8:	f107 0314 	add.w	r3, r7, #20
 80012ac:	4618      	mov	r0, r3
 80012ae:	f001 fba7 	bl	8002a00 <HAL_RCCEx_PeriphCLKConfig>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80012b8:	f7ff ff86 	bl	80011c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012bc:	4b19      	ldr	r3, [pc, #100]	@ (8001324 <HAL_UART_MspInit+0xb4>)
 80012be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012c0:	4a18      	ldr	r2, [pc, #96]	@ (8001324 <HAL_UART_MspInit+0xb4>)
 80012c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80012c8:	4b16      	ldr	r3, [pc, #88]	@ (8001324 <HAL_UART_MspInit+0xb4>)
 80012ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012d0:	613b      	str	r3, [r7, #16]
 80012d2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d4:	4b13      	ldr	r3, [pc, #76]	@ (8001324 <HAL_UART_MspInit+0xb4>)
 80012d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d8:	4a12      	ldr	r2, [pc, #72]	@ (8001324 <HAL_UART_MspInit+0xb4>)
 80012da:	f043 0301 	orr.w	r3, r3, #1
 80012de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012e0:	4b10      	ldr	r3, [pc, #64]	@ (8001324 <HAL_UART_MspInit+0xb4>)
 80012e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e4:	f003 0301 	and.w	r3, r3, #1
 80012e8:	60fb      	str	r3, [r7, #12]
 80012ea:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012ec:	230c      	movs	r3, #12
 80012ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f2:	2302      	movs	r3, #2
 80012f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fe:	2303      	movs	r3, #3
 8001300:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001304:	2307      	movs	r3, #7
 8001306:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800130e:	4619      	mov	r1, r3
 8001310:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001314:	f000 faea 	bl	80018ec <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001318:	bf00      	nop
 800131a:	37b0      	adds	r7, #176	@ 0xb0
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40004400 	.word	0x40004400
 8001324:	40021000 	.word	0x40021000

08001328 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08e      	sub	sp, #56	@ 0x38
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001330:	2300      	movs	r3, #0
 8001332:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8001336:	4b34      	ldr	r3, [pc, #208]	@ (8001408 <HAL_InitTick+0xe0>)
 8001338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800133a:	4a33      	ldr	r2, [pc, #204]	@ (8001408 <HAL_InitTick+0xe0>)
 800133c:	f043 0302 	orr.w	r3, r3, #2
 8001340:	6593      	str	r3, [r2, #88]	@ 0x58
 8001342:	4b31      	ldr	r3, [pc, #196]	@ (8001408 <HAL_InitTick+0xe0>)
 8001344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800134e:	f107 0210 	add.w	r2, r7, #16
 8001352:	f107 0314 	add.w	r3, r7, #20
 8001356:	4611      	mov	r1, r2
 8001358:	4618      	mov	r0, r3
 800135a:	f001 fabf 	bl	80028dc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800135e:	6a3b      	ldr	r3, [r7, #32]
 8001360:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001364:	2b00      	cmp	r3, #0
 8001366:	d103      	bne.n	8001370 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001368:	f001 fa8c 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
 800136c:	6378      	str	r0, [r7, #52]	@ 0x34
 800136e:	e004      	b.n	800137a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001370:	f001 fa88 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
 8001374:	4603      	mov	r3, r0
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800137a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800137c:	4a23      	ldr	r2, [pc, #140]	@ (800140c <HAL_InitTick+0xe4>)
 800137e:	fba2 2303 	umull	r2, r3, r2, r3
 8001382:	0c9b      	lsrs	r3, r3, #18
 8001384:	3b01      	subs	r3, #1
 8001386:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001388:	4b21      	ldr	r3, [pc, #132]	@ (8001410 <HAL_InitTick+0xe8>)
 800138a:	4a22      	ldr	r2, [pc, #136]	@ (8001414 <HAL_InitTick+0xec>)
 800138c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 800138e:	4b20      	ldr	r3, [pc, #128]	@ (8001410 <HAL_InitTick+0xe8>)
 8001390:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001394:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8001396:	4a1e      	ldr	r2, [pc, #120]	@ (8001410 <HAL_InitTick+0xe8>)
 8001398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800139a:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 800139c:	4b1c      	ldr	r3, [pc, #112]	@ (8001410 <HAL_InitTick+0xe8>)
 800139e:	2200      	movs	r2, #0
 80013a0:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001410 <HAL_InitTick+0xe8>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013a8:	4b19      	ldr	r3, [pc, #100]	@ (8001410 <HAL_InitTick+0xe8>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 80013ae:	4818      	ldr	r0, [pc, #96]	@ (8001410 <HAL_InitTick+0xe8>)
 80013b0:	f001 ffe2 	bl	8003378 <HAL_TIM_Base_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80013ba:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d11b      	bne.n	80013fa <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 80013c2:	4813      	ldr	r0, [pc, #76]	@ (8001410 <HAL_InitTick+0xe8>)
 80013c4:	f002 f830 	bl	8003428 <HAL_TIM_Base_Start_IT>
 80013c8:	4603      	mov	r3, r0
 80013ca:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80013ce:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d111      	bne.n	80013fa <HAL_InitTick+0xd2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80013d6:	201d      	movs	r0, #29
 80013d8:	f000 fa7a 	bl	80018d0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2b0f      	cmp	r3, #15
 80013e0:	d808      	bhi.n	80013f4 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 80013e2:	2200      	movs	r2, #0
 80013e4:	6879      	ldr	r1, [r7, #4]
 80013e6:	201d      	movs	r0, #29
 80013e8:	f000 fa56 	bl	8001898 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001418 <HAL_InitTick+0xf0>)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6013      	str	r3, [r2, #0]
 80013f2:	e002      	b.n	80013fa <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80013f4:	2301      	movs	r3, #1
 80013f6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80013fa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3738      	adds	r7, #56	@ 0x38
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40021000 	.word	0x40021000
 800140c:	431bde83 	.word	0x431bde83
 8001410:	200001ac 	.word	0x200001ac
 8001414:	40000400 	.word	0x40000400
 8001418:	20000008 	.word	0x20000008

0800141c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001420:	bf00      	nop
 8001422:	e7fd      	b.n	8001420 <NMI_Handler+0x4>

08001424 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001428:	bf00      	nop
 800142a:	e7fd      	b.n	8001428 <HardFault_Handler+0x4>

0800142c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001430:	bf00      	nop
 8001432:	e7fd      	b.n	8001430 <MemManage_Handler+0x4>

08001434 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001438:	bf00      	nop
 800143a:	e7fd      	b.n	8001438 <BusFault_Handler+0x4>

0800143c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001440:	bf00      	nop
 8001442:	e7fd      	b.n	8001440 <UsageFault_Handler+0x4>

08001444 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr

08001452 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_3_Pin);
 8001456:	2001      	movs	r0, #1
 8001458:	f000 fc24 	bl	8001ca4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800145c:	bf00      	nop
 800145e:	bd80      	pop	{r7, pc}

08001460 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_1_Pin);
 8001464:	2002      	movs	r0, #2
 8001466:	f000 fc1d 	bl	8001ca4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}

0800146e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800146e:	b580      	push	{r7, lr}
 8001470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_2_Pin);
 8001472:	2010      	movs	r0, #16
 8001474:	f000 fc16 	bl	8001ca4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001478:	bf00      	nop
 800147a:	bd80      	pop	{r7, pc}

0800147c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001480:	4802      	ldr	r0, [pc, #8]	@ (800148c <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001482:	f002 f841 	bl	8003508 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20000094 	.word	0x20000094

08001490 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001494:	4802      	ldr	r0, [pc, #8]	@ (80014a0 <TIM3_IRQHandler+0x10>)
 8001496:	f002 f837 	bl	8003508 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200001ac 	.word	0x200001ac

080014a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  return 1;
 80014a8:	2301      	movs	r3, #1
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr

080014b4 <_kill>:

int _kill(int pid, int sig)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014be:	f007 fa1d 	bl	80088fc <__errno>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2216      	movs	r2, #22
 80014c6:	601a      	str	r2, [r3, #0]
  return -1;
 80014c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <_exit>:

void _exit (int status)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014dc:	f04f 31ff 	mov.w	r1, #4294967295
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f7ff ffe7 	bl	80014b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80014e6:	bf00      	nop
 80014e8:	e7fd      	b.n	80014e6 <_exit+0x12>

080014ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b086      	sub	sp, #24
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	60f8      	str	r0, [r7, #12]
 80014f2:	60b9      	str	r1, [r7, #8]
 80014f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f6:	2300      	movs	r3, #0
 80014f8:	617b      	str	r3, [r7, #20]
 80014fa:	e00a      	b.n	8001512 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014fc:	f3af 8000 	nop.w
 8001500:	4601      	mov	r1, r0
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	1c5a      	adds	r2, r3, #1
 8001506:	60ba      	str	r2, [r7, #8]
 8001508:	b2ca      	uxtb	r2, r1
 800150a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	3301      	adds	r3, #1
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	697a      	ldr	r2, [r7, #20]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	429a      	cmp	r2, r3
 8001518:	dbf0      	blt.n	80014fc <_read+0x12>
  }

  return len;
 800151a:	687b      	ldr	r3, [r7, #4]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3718      	adds	r7, #24
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b086      	sub	sp, #24
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]
 8001534:	e009      	b.n	800154a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	1c5a      	adds	r2, r3, #1
 800153a:	60ba      	str	r2, [r7, #8]
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fc8c 	bl	8000e5c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	3301      	adds	r3, #1
 8001548:	617b      	str	r3, [r7, #20]
 800154a:	697a      	ldr	r2, [r7, #20]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	429a      	cmp	r2, r3
 8001550:	dbf1      	blt.n	8001536 <_write+0x12>
  }
  return len;
 8001552:	687b      	ldr	r3, [r7, #4]
}
 8001554:	4618      	mov	r0, r3
 8001556:	3718      	adds	r7, #24
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}

0800155c <_close>:

int _close(int file)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001564:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001568:	4618      	mov	r0, r3
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001584:	605a      	str	r2, [r3, #4]
  return 0;
 8001586:	2300      	movs	r3, #0
}
 8001588:	4618      	mov	r0, r3
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr

08001594 <_isatty>:

int _isatty(int file)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800159c:	2301      	movs	r3, #1
}
 800159e:	4618      	mov	r0, r3
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr

080015aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015aa:	b480      	push	{r7}
 80015ac:	b085      	sub	sp, #20
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	60f8      	str	r0, [r7, #12]
 80015b2:	60b9      	str	r1, [r7, #8]
 80015b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015b6:	2300      	movs	r3, #0
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3714      	adds	r7, #20
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b086      	sub	sp, #24
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015cc:	4a14      	ldr	r2, [pc, #80]	@ (8001620 <_sbrk+0x5c>)
 80015ce:	4b15      	ldr	r3, [pc, #84]	@ (8001624 <_sbrk+0x60>)
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015d8:	4b13      	ldr	r3, [pc, #76]	@ (8001628 <_sbrk+0x64>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d102      	bne.n	80015e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015e0:	4b11      	ldr	r3, [pc, #68]	@ (8001628 <_sbrk+0x64>)
 80015e2:	4a12      	ldr	r2, [pc, #72]	@ (800162c <_sbrk+0x68>)
 80015e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015e6:	4b10      	ldr	r3, [pc, #64]	@ (8001628 <_sbrk+0x64>)
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4413      	add	r3, r2
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d207      	bcs.n	8001604 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015f4:	f007 f982 	bl	80088fc <__errno>
 80015f8:	4603      	mov	r3, r0
 80015fa:	220c      	movs	r2, #12
 80015fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001602:	e009      	b.n	8001618 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001604:	4b08      	ldr	r3, [pc, #32]	@ (8001628 <_sbrk+0x64>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800160a:	4b07      	ldr	r3, [pc, #28]	@ (8001628 <_sbrk+0x64>)
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4413      	add	r3, r2
 8001612:	4a05      	ldr	r2, [pc, #20]	@ (8001628 <_sbrk+0x64>)
 8001614:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001616:	68fb      	ldr	r3, [r7, #12]
}
 8001618:	4618      	mov	r0, r3
 800161a:	3718      	adds	r7, #24
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	20018000 	.word	0x20018000
 8001624:	00000400 	.word	0x00000400
 8001628:	200001f8 	.word	0x200001f8
 800162c:	20004bd0 	.word	0x20004bd0

08001630 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001634:	4b06      	ldr	r3, [pc, #24]	@ (8001650 <SystemInit+0x20>)
 8001636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800163a:	4a05      	ldr	r2, [pc, #20]	@ (8001650 <SystemInit+0x20>)
 800163c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001640:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001644:	bf00      	nop
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	e000ed00 	.word	0xe000ed00

08001654 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001654:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800168c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001658:	f7ff ffea 	bl	8001630 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800165c:	480c      	ldr	r0, [pc, #48]	@ (8001690 <LoopForever+0x6>)
  ldr r1, =_edata
 800165e:	490d      	ldr	r1, [pc, #52]	@ (8001694 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001660:	4a0d      	ldr	r2, [pc, #52]	@ (8001698 <LoopForever+0xe>)
  movs r3, #0
 8001662:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001664:	e002      	b.n	800166c <LoopCopyDataInit>

08001666 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001666:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001668:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800166a:	3304      	adds	r3, #4

0800166c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800166c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800166e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001670:	d3f9      	bcc.n	8001666 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001672:	4a0a      	ldr	r2, [pc, #40]	@ (800169c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001674:	4c0a      	ldr	r4, [pc, #40]	@ (80016a0 <LoopForever+0x16>)
  movs r3, #0
 8001676:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001678:	e001      	b.n	800167e <LoopFillZerobss>

0800167a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800167a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800167c:	3204      	adds	r2, #4

0800167e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800167e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001680:	d3fb      	bcc.n	800167a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001682:	f007 f941 	bl	8008908 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001686:	f7ff f919 	bl	80008bc <main>

0800168a <LoopForever>:

LoopForever:
    b LoopForever
 800168a:	e7fe      	b.n	800168a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800168c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001690:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001694:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001698:	08009a48 	.word	0x08009a48
  ldr r2, =_sbss
 800169c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80016a0:	20004bcc 	.word	0x20004bcc

080016a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016a4:	e7fe      	b.n	80016a4 <ADC1_2_IRQHandler>
	...

080016a8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016ae:	2300      	movs	r3, #0
 80016b0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016b2:	4b0c      	ldr	r3, [pc, #48]	@ (80016e4 <HAL_Init+0x3c>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a0b      	ldr	r2, [pc, #44]	@ (80016e4 <HAL_Init+0x3c>)
 80016b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016bc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016be:	2003      	movs	r0, #3
 80016c0:	f000 f8df 	bl	8001882 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016c4:	200f      	movs	r0, #15
 80016c6:	f7ff fe2f 	bl	8001328 <HAL_InitTick>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d002      	beq.n	80016d6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	71fb      	strb	r3, [r7, #7]
 80016d4:	e001      	b.n	80016da <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016d6:	f7ff fd7d 	bl	80011d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016da:	79fb      	ldrb	r3, [r7, #7]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40022000 	.word	0x40022000

080016e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016ec:	4b06      	ldr	r3, [pc, #24]	@ (8001708 <HAL_IncTick+0x20>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	461a      	mov	r2, r3
 80016f2:	4b06      	ldr	r3, [pc, #24]	@ (800170c <HAL_IncTick+0x24>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4413      	add	r3, r2
 80016f8:	4a04      	ldr	r2, [pc, #16]	@ (800170c <HAL_IncTick+0x24>)
 80016fa:	6013      	str	r3, [r2, #0]
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	2000000c 	.word	0x2000000c
 800170c:	200001fc 	.word	0x200001fc

08001710 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  return uwTick;
 8001714:	4b03      	ldr	r3, [pc, #12]	@ (8001724 <HAL_GetTick+0x14>)
 8001716:	681b      	ldr	r3, [r3, #0]
}
 8001718:	4618      	mov	r0, r3
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	200001fc 	.word	0x200001fc

08001728 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001738:	4b0c      	ldr	r3, [pc, #48]	@ (800176c <__NVIC_SetPriorityGrouping+0x44>)
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800173e:	68ba      	ldr	r2, [r7, #8]
 8001740:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001744:	4013      	ands	r3, r2
 8001746:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001750:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001754:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001758:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800175a:	4a04      	ldr	r2, [pc, #16]	@ (800176c <__NVIC_SetPriorityGrouping+0x44>)
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	60d3      	str	r3, [r2, #12]
}
 8001760:	bf00      	nop
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001774:	4b04      	ldr	r3, [pc, #16]	@ (8001788 <__NVIC_GetPriorityGrouping+0x18>)
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	0a1b      	lsrs	r3, r3, #8
 800177a:	f003 0307 	and.w	r3, r3, #7
}
 800177e:	4618      	mov	r0, r3
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	e000ed00 	.word	0xe000ed00

0800178c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	4603      	mov	r3, r0
 8001794:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179a:	2b00      	cmp	r3, #0
 800179c:	db0b      	blt.n	80017b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800179e:	79fb      	ldrb	r3, [r7, #7]
 80017a0:	f003 021f 	and.w	r2, r3, #31
 80017a4:	4907      	ldr	r1, [pc, #28]	@ (80017c4 <__NVIC_EnableIRQ+0x38>)
 80017a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017aa:	095b      	lsrs	r3, r3, #5
 80017ac:	2001      	movs	r0, #1
 80017ae:	fa00 f202 	lsl.w	r2, r0, r2
 80017b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	e000e100 	.word	0xe000e100

080017c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	6039      	str	r1, [r7, #0]
 80017d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	db0a      	blt.n	80017f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	b2da      	uxtb	r2, r3
 80017e0:	490c      	ldr	r1, [pc, #48]	@ (8001814 <__NVIC_SetPriority+0x4c>)
 80017e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e6:	0112      	lsls	r2, r2, #4
 80017e8:	b2d2      	uxtb	r2, r2
 80017ea:	440b      	add	r3, r1
 80017ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017f0:	e00a      	b.n	8001808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	b2da      	uxtb	r2, r3
 80017f6:	4908      	ldr	r1, [pc, #32]	@ (8001818 <__NVIC_SetPriority+0x50>)
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	f003 030f 	and.w	r3, r3, #15
 80017fe:	3b04      	subs	r3, #4
 8001800:	0112      	lsls	r2, r2, #4
 8001802:	b2d2      	uxtb	r2, r2
 8001804:	440b      	add	r3, r1
 8001806:	761a      	strb	r2, [r3, #24]
}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr
 8001814:	e000e100 	.word	0xe000e100
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800181c:	b480      	push	{r7}
 800181e:	b089      	sub	sp, #36	@ 0x24
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	f003 0307 	and.w	r3, r3, #7
 800182e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	f1c3 0307 	rsb	r3, r3, #7
 8001836:	2b04      	cmp	r3, #4
 8001838:	bf28      	it	cs
 800183a:	2304      	movcs	r3, #4
 800183c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	3304      	adds	r3, #4
 8001842:	2b06      	cmp	r3, #6
 8001844:	d902      	bls.n	800184c <NVIC_EncodePriority+0x30>
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	3b03      	subs	r3, #3
 800184a:	e000      	b.n	800184e <NVIC_EncodePriority+0x32>
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001850:	f04f 32ff 	mov.w	r2, #4294967295
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	43da      	mvns	r2, r3
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	401a      	ands	r2, r3
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001864:	f04f 31ff 	mov.w	r1, #4294967295
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	fa01 f303 	lsl.w	r3, r1, r3
 800186e:	43d9      	mvns	r1, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001874:	4313      	orrs	r3, r2
         );
}
 8001876:	4618      	mov	r0, r3
 8001878:	3724      	adds	r7, #36	@ 0x24
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	b082      	sub	sp, #8
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f7ff ff4c 	bl	8001728 <__NVIC_SetPriorityGrouping>
}
 8001890:	bf00      	nop
 8001892:	3708      	adds	r7, #8
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
 80018a4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018aa:	f7ff ff61 	bl	8001770 <__NVIC_GetPriorityGrouping>
 80018ae:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	68b9      	ldr	r1, [r7, #8]
 80018b4:	6978      	ldr	r0, [r7, #20]
 80018b6:	f7ff ffb1 	bl	800181c <NVIC_EncodePriority>
 80018ba:	4602      	mov	r2, r0
 80018bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018c0:	4611      	mov	r1, r2
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff ff80 	bl	80017c8 <__NVIC_SetPriority>
}
 80018c8:	bf00      	nop
 80018ca:	3718      	adds	r7, #24
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff ff54 	bl	800178c <__NVIC_EnableIRQ>
}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b087      	sub	sp, #28
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018fa:	e17f      	b.n	8001bfc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	2101      	movs	r1, #1
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	fa01 f303 	lsl.w	r3, r1, r3
 8001908:	4013      	ands	r3, r2
 800190a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2b00      	cmp	r3, #0
 8001910:	f000 8171 	beq.w	8001bf6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f003 0303 	and.w	r3, r3, #3
 800191c:	2b01      	cmp	r3, #1
 800191e:	d005      	beq.n	800192c <HAL_GPIO_Init+0x40>
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f003 0303 	and.w	r3, r3, #3
 8001928:	2b02      	cmp	r3, #2
 800192a:	d130      	bne.n	800198e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	2203      	movs	r2, #3
 8001938:	fa02 f303 	lsl.w	r3, r2, r3
 800193c:	43db      	mvns	r3, r3
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	4013      	ands	r3, r2
 8001942:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	68da      	ldr	r2, [r3, #12]
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	fa02 f303 	lsl.w	r3, r2, r3
 8001950:	693a      	ldr	r2, [r7, #16]
 8001952:	4313      	orrs	r3, r2
 8001954:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001962:	2201      	movs	r2, #1
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	fa02 f303 	lsl.w	r3, r2, r3
 800196a:	43db      	mvns	r3, r3
 800196c:	693a      	ldr	r2, [r7, #16]
 800196e:	4013      	ands	r3, r2
 8001970:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	091b      	lsrs	r3, r3, #4
 8001978:	f003 0201 	and.w	r2, r3, #1
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	4313      	orrs	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f003 0303 	and.w	r3, r3, #3
 8001996:	2b03      	cmp	r3, #3
 8001998:	d118      	bne.n	80019cc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800199e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80019a0:	2201      	movs	r2, #1
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	43db      	mvns	r3, r3
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	4013      	ands	r3, r2
 80019ae:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	08db      	lsrs	r3, r3, #3
 80019b6:	f003 0201 	and.w	r2, r3, #1
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	693a      	ldr	r2, [r7, #16]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	693a      	ldr	r2, [r7, #16]
 80019ca:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f003 0303 	and.w	r3, r3, #3
 80019d4:	2b03      	cmp	r3, #3
 80019d6:	d017      	beq.n	8001a08 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	2203      	movs	r2, #3
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	43db      	mvns	r3, r3
 80019ea:	693a      	ldr	r2, [r7, #16]
 80019ec:	4013      	ands	r3, r2
 80019ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	689a      	ldr	r2, [r3, #8]
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f003 0303 	and.w	r3, r3, #3
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	d123      	bne.n	8001a5c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	08da      	lsrs	r2, r3, #3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	3208      	adds	r2, #8
 8001a1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a20:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	f003 0307 	and.w	r3, r3, #7
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	220f      	movs	r2, #15
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	43db      	mvns	r3, r3
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	4013      	ands	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	691a      	ldr	r2, [r3, #16]
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	f003 0307 	and.w	r3, r3, #7
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	fa02 f303 	lsl.w	r3, r2, r3
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	08da      	lsrs	r2, r3, #3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	3208      	adds	r2, #8
 8001a56:	6939      	ldr	r1, [r7, #16]
 8001a58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	005b      	lsls	r3, r3, #1
 8001a66:	2203      	movs	r2, #3
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	693a      	ldr	r2, [r7, #16]
 8001a70:	4013      	ands	r3, r2
 8001a72:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f003 0203 	and.w	r2, r3, #3
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	fa02 f303 	lsl.w	r3, r2, r3
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	693a      	ldr	r2, [r7, #16]
 8001a8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	f000 80ac 	beq.w	8001bf6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a9e:	4b5f      	ldr	r3, [pc, #380]	@ (8001c1c <HAL_GPIO_Init+0x330>)
 8001aa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aa2:	4a5e      	ldr	r2, [pc, #376]	@ (8001c1c <HAL_GPIO_Init+0x330>)
 8001aa4:	f043 0301 	orr.w	r3, r3, #1
 8001aa8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001aaa:	4b5c      	ldr	r3, [pc, #368]	@ (8001c1c <HAL_GPIO_Init+0x330>)
 8001aac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	60bb      	str	r3, [r7, #8]
 8001ab4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ab6:	4a5a      	ldr	r2, [pc, #360]	@ (8001c20 <HAL_GPIO_Init+0x334>)
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	089b      	lsrs	r3, r3, #2
 8001abc:	3302      	adds	r3, #2
 8001abe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ac2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	f003 0303 	and.w	r3, r3, #3
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	220f      	movs	r2, #15
 8001ace:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad2:	43db      	mvns	r3, r3
 8001ad4:	693a      	ldr	r2, [r7, #16]
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001ae0:	d025      	beq.n	8001b2e <HAL_GPIO_Init+0x242>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a4f      	ldr	r2, [pc, #316]	@ (8001c24 <HAL_GPIO_Init+0x338>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d01f      	beq.n	8001b2a <HAL_GPIO_Init+0x23e>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4a4e      	ldr	r2, [pc, #312]	@ (8001c28 <HAL_GPIO_Init+0x33c>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d019      	beq.n	8001b26 <HAL_GPIO_Init+0x23a>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4a4d      	ldr	r2, [pc, #308]	@ (8001c2c <HAL_GPIO_Init+0x340>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d013      	beq.n	8001b22 <HAL_GPIO_Init+0x236>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4a4c      	ldr	r2, [pc, #304]	@ (8001c30 <HAL_GPIO_Init+0x344>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d00d      	beq.n	8001b1e <HAL_GPIO_Init+0x232>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a4b      	ldr	r2, [pc, #300]	@ (8001c34 <HAL_GPIO_Init+0x348>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d007      	beq.n	8001b1a <HAL_GPIO_Init+0x22e>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a4a      	ldr	r2, [pc, #296]	@ (8001c38 <HAL_GPIO_Init+0x34c>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d101      	bne.n	8001b16 <HAL_GPIO_Init+0x22a>
 8001b12:	2306      	movs	r3, #6
 8001b14:	e00c      	b.n	8001b30 <HAL_GPIO_Init+0x244>
 8001b16:	2307      	movs	r3, #7
 8001b18:	e00a      	b.n	8001b30 <HAL_GPIO_Init+0x244>
 8001b1a:	2305      	movs	r3, #5
 8001b1c:	e008      	b.n	8001b30 <HAL_GPIO_Init+0x244>
 8001b1e:	2304      	movs	r3, #4
 8001b20:	e006      	b.n	8001b30 <HAL_GPIO_Init+0x244>
 8001b22:	2303      	movs	r3, #3
 8001b24:	e004      	b.n	8001b30 <HAL_GPIO_Init+0x244>
 8001b26:	2302      	movs	r3, #2
 8001b28:	e002      	b.n	8001b30 <HAL_GPIO_Init+0x244>
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e000      	b.n	8001b30 <HAL_GPIO_Init+0x244>
 8001b2e:	2300      	movs	r3, #0
 8001b30:	697a      	ldr	r2, [r7, #20]
 8001b32:	f002 0203 	and.w	r2, r2, #3
 8001b36:	0092      	lsls	r2, r2, #2
 8001b38:	4093      	lsls	r3, r2
 8001b3a:	693a      	ldr	r2, [r7, #16]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b40:	4937      	ldr	r1, [pc, #220]	@ (8001c20 <HAL_GPIO_Init+0x334>)
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	089b      	lsrs	r3, r3, #2
 8001b46:	3302      	adds	r3, #2
 8001b48:	693a      	ldr	r2, [r7, #16]
 8001b4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b4e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c3c <HAL_GPIO_Init+0x350>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	43db      	mvns	r3, r3
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d003      	beq.n	8001b72 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b72:	4a32      	ldr	r2, [pc, #200]	@ (8001c3c <HAL_GPIO_Init+0x350>)
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b78:	4b30      	ldr	r3, [pc, #192]	@ (8001c3c <HAL_GPIO_Init+0x350>)
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	43db      	mvns	r3, r3
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	4013      	ands	r3, r2
 8001b86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d003      	beq.n	8001b9c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b9c:	4a27      	ldr	r2, [pc, #156]	@ (8001c3c <HAL_GPIO_Init+0x350>)
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001ba2:	4b26      	ldr	r3, [pc, #152]	@ (8001c3c <HAL_GPIO_Init+0x350>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	43db      	mvns	r3, r3
 8001bac:	693a      	ldr	r2, [r7, #16]
 8001bae:	4013      	ands	r3, r2
 8001bb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d003      	beq.n	8001bc6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001bc6:	4a1d      	ldr	r2, [pc, #116]	@ (8001c3c <HAL_GPIO_Init+0x350>)
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001bcc:	4b1b      	ldr	r3, [pc, #108]	@ (8001c3c <HAL_GPIO_Init+0x350>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d003      	beq.n	8001bf0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001be8:	693a      	ldr	r2, [r7, #16]
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	4313      	orrs	r3, r2
 8001bee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bf0:	4a12      	ldr	r2, [pc, #72]	@ (8001c3c <HAL_GPIO_Init+0x350>)
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	fa22 f303 	lsr.w	r3, r2, r3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f47f ae78 	bne.w	80018fc <HAL_GPIO_Init+0x10>
  }
}
 8001c0c:	bf00      	nop
 8001c0e:	bf00      	nop
 8001c10:	371c      	adds	r7, #28
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	40021000 	.word	0x40021000
 8001c20:	40010000 	.word	0x40010000
 8001c24:	48000400 	.word	0x48000400
 8001c28:	48000800 	.word	0x48000800
 8001c2c:	48000c00 	.word	0x48000c00
 8001c30:	48001000 	.word	0x48001000
 8001c34:	48001400 	.word	0x48001400
 8001c38:	48001800 	.word	0x48001800
 8001c3c:	40010400 	.word	0x40010400

08001c40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	460b      	mov	r3, r1
 8001c4a:	807b      	strh	r3, [r7, #2]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c50:	787b      	ldrb	r3, [r7, #1]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d003      	beq.n	8001c5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c56:	887a      	ldrh	r2, [r7, #2]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c5c:	e002      	b.n	8001c64 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c5e:	887a      	ldrh	r2, [r7, #2]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c64:	bf00      	nop
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr

08001c70 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	460b      	mov	r3, r1
 8001c7a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	695b      	ldr	r3, [r3, #20]
 8001c80:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c82:	887a      	ldrh	r2, [r7, #2]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	4013      	ands	r3, r2
 8001c88:	041a      	lsls	r2, r3, #16
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	43d9      	mvns	r1, r3
 8001c8e:	887b      	ldrh	r3, [r7, #2]
 8001c90:	400b      	ands	r3, r1
 8001c92:	431a      	orrs	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	619a      	str	r2, [r3, #24]
}
 8001c98:	bf00      	nop
 8001c9a:	3714      	adds	r7, #20
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001cae:	4b08      	ldr	r3, [pc, #32]	@ (8001cd0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001cb0:	695a      	ldr	r2, [r3, #20]
 8001cb2:	88fb      	ldrh	r3, [r7, #6]
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d006      	beq.n	8001cc8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001cba:	4a05      	ldr	r2, [pc, #20]	@ (8001cd0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001cbc:	88fb      	ldrh	r3, [r7, #6]
 8001cbe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001cc0:	88fb      	ldrh	r3, [r7, #6]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff f890 	bl	8000de8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001cc8:	bf00      	nop
 8001cca:	3708      	adds	r7, #8
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40010400 	.word	0x40010400

08001cd4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001cd8:	4b04      	ldr	r3, [pc, #16]	@ (8001cec <HAL_PWREx_GetVoltageRange+0x18>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	40007000 	.word	0x40007000

08001cf0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001cfe:	d130      	bne.n	8001d62 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d00:	4b23      	ldr	r3, [pc, #140]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001d08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d0c:	d038      	beq.n	8001d80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d0e:	4b20      	ldr	r3, [pc, #128]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d16:	4a1e      	ldr	r2, [pc, #120]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d18:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d1c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001d94 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	2232      	movs	r2, #50	@ 0x32
 8001d24:	fb02 f303 	mul.w	r3, r2, r3
 8001d28:	4a1b      	ldr	r2, [pc, #108]	@ (8001d98 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d2e:	0c9b      	lsrs	r3, r3, #18
 8001d30:	3301      	adds	r3, #1
 8001d32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d34:	e002      	b.n	8001d3c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	3b01      	subs	r3, #1
 8001d3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d3c:	4b14      	ldr	r3, [pc, #80]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d3e:	695b      	ldr	r3, [r3, #20]
 8001d40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d48:	d102      	bne.n	8001d50 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d1f2      	bne.n	8001d36 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d50:	4b0f      	ldr	r3, [pc, #60]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d52:	695b      	ldr	r3, [r3, #20]
 8001d54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d5c:	d110      	bne.n	8001d80 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e00f      	b.n	8001d82 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d62:	4b0b      	ldr	r3, [pc, #44]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001d6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d6e:	d007      	beq.n	8001d80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d70:	4b07      	ldr	r3, [pc, #28]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d78:	4a05      	ldr	r2, [pc, #20]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d7e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3714      	adds	r7, #20
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	40007000 	.word	0x40007000
 8001d94:	20000004 	.word	0x20000004
 8001d98:	431bde83 	.word	0x431bde83

08001d9c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b088      	sub	sp, #32
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e3ca      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dae:	4b97      	ldr	r3, [pc, #604]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f003 030c 	and.w	r3, r3, #12
 8001db6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001db8:	4b94      	ldr	r3, [pc, #592]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	f003 0303 	and.w	r3, r3, #3
 8001dc0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0310 	and.w	r3, r3, #16
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	f000 80e4 	beq.w	8001f98 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d007      	beq.n	8001de6 <HAL_RCC_OscConfig+0x4a>
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	2b0c      	cmp	r3, #12
 8001dda:	f040 808b 	bne.w	8001ef4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	f040 8087 	bne.w	8001ef4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001de6:	4b89      	ldr	r3, [pc, #548]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d005      	beq.n	8001dfe <HAL_RCC_OscConfig+0x62>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	699b      	ldr	r3, [r3, #24]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e3a2      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6a1a      	ldr	r2, [r3, #32]
 8001e02:	4b82      	ldr	r3, [pc, #520]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 0308 	and.w	r3, r3, #8
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d004      	beq.n	8001e18 <HAL_RCC_OscConfig+0x7c>
 8001e0e:	4b7f      	ldr	r3, [pc, #508]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e16:	e005      	b.n	8001e24 <HAL_RCC_OscConfig+0x88>
 8001e18:	4b7c      	ldr	r3, [pc, #496]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e1e:	091b      	lsrs	r3, r3, #4
 8001e20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d223      	bcs.n	8001e70 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a1b      	ldr	r3, [r3, #32]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f000 fd87 	bl	8002940 <RCC_SetFlashLatencyFromMSIRange>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e383      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e3c:	4b73      	ldr	r3, [pc, #460]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a72      	ldr	r2, [pc, #456]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e42:	f043 0308 	orr.w	r3, r3, #8
 8001e46:	6013      	str	r3, [r2, #0]
 8001e48:	4b70      	ldr	r3, [pc, #448]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6a1b      	ldr	r3, [r3, #32]
 8001e54:	496d      	ldr	r1, [pc, #436]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e56:	4313      	orrs	r3, r2
 8001e58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e5a:	4b6c      	ldr	r3, [pc, #432]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	69db      	ldr	r3, [r3, #28]
 8001e66:	021b      	lsls	r3, r3, #8
 8001e68:	4968      	ldr	r1, [pc, #416]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	604b      	str	r3, [r1, #4]
 8001e6e:	e025      	b.n	8001ebc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e70:	4b66      	ldr	r3, [pc, #408]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a65      	ldr	r2, [pc, #404]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e76:	f043 0308 	orr.w	r3, r3, #8
 8001e7a:	6013      	str	r3, [r2, #0]
 8001e7c:	4b63      	ldr	r3, [pc, #396]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a1b      	ldr	r3, [r3, #32]
 8001e88:	4960      	ldr	r1, [pc, #384]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e8e:	4b5f      	ldr	r3, [pc, #380]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	69db      	ldr	r3, [r3, #28]
 8001e9a:	021b      	lsls	r3, r3, #8
 8001e9c:	495b      	ldr	r1, [pc, #364]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d109      	bne.n	8001ebc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6a1b      	ldr	r3, [r3, #32]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f000 fd47 	bl	8002940 <RCC_SetFlashLatencyFromMSIRange>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e343      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ebc:	f000 fc4a 	bl	8002754 <HAL_RCC_GetSysClockFreq>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	4b52      	ldr	r3, [pc, #328]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	091b      	lsrs	r3, r3, #4
 8001ec8:	f003 030f 	and.w	r3, r3, #15
 8001ecc:	4950      	ldr	r1, [pc, #320]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001ece:	5ccb      	ldrb	r3, [r1, r3]
 8001ed0:	f003 031f 	and.w	r3, r3, #31
 8001ed4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ed8:	4a4e      	ldr	r2, [pc, #312]	@ (8002014 <HAL_RCC_OscConfig+0x278>)
 8001eda:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001edc:	4b4e      	ldr	r3, [pc, #312]	@ (8002018 <HAL_RCC_OscConfig+0x27c>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff fa21 	bl	8001328 <HAL_InitTick>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001eea:	7bfb      	ldrb	r3, [r7, #15]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d052      	beq.n	8001f96 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001ef0:	7bfb      	ldrb	r3, [r7, #15]
 8001ef2:	e327      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d032      	beq.n	8001f62 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001efc:	4b43      	ldr	r3, [pc, #268]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a42      	ldr	r2, [pc, #264]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f02:	f043 0301 	orr.w	r3, r3, #1
 8001f06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f08:	f7ff fc02 	bl	8001710 <HAL_GetTick>
 8001f0c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f10:	f7ff fbfe 	bl	8001710 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e310      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f22:	4b3a      	ldr	r3, [pc, #232]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d0f0      	beq.n	8001f10 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f2e:	4b37      	ldr	r3, [pc, #220]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a36      	ldr	r2, [pc, #216]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f34:	f043 0308 	orr.w	r3, r3, #8
 8001f38:	6013      	str	r3, [r2, #0]
 8001f3a:	4b34      	ldr	r3, [pc, #208]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6a1b      	ldr	r3, [r3, #32]
 8001f46:	4931      	ldr	r1, [pc, #196]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f4c:	4b2f      	ldr	r3, [pc, #188]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	69db      	ldr	r3, [r3, #28]
 8001f58:	021b      	lsls	r3, r3, #8
 8001f5a:	492c      	ldr	r1, [pc, #176]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	604b      	str	r3, [r1, #4]
 8001f60:	e01a      	b.n	8001f98 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f62:	4b2a      	ldr	r3, [pc, #168]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a29      	ldr	r2, [pc, #164]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f68:	f023 0301 	bic.w	r3, r3, #1
 8001f6c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f6e:	f7ff fbcf 	bl	8001710 <HAL_GetTick>
 8001f72:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f74:	e008      	b.n	8001f88 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f76:	f7ff fbcb 	bl	8001710 <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d901      	bls.n	8001f88 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e2dd      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f88:	4b20      	ldr	r3, [pc, #128]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0302 	and.w	r3, r3, #2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d1f0      	bne.n	8001f76 <HAL_RCC_OscConfig+0x1da>
 8001f94:	e000      	b.n	8001f98 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f96:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0301 	and.w	r3, r3, #1
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d074      	beq.n	800208e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	2b08      	cmp	r3, #8
 8001fa8:	d005      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x21a>
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	2b0c      	cmp	r3, #12
 8001fae:	d10e      	bne.n	8001fce <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	2b03      	cmp	r3, #3
 8001fb4:	d10b      	bne.n	8001fce <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb6:	4b15      	ldr	r3, [pc, #84]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d064      	beq.n	800208c <HAL_RCC_OscConfig+0x2f0>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d160      	bne.n	800208c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e2ba      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fd6:	d106      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x24a>
 8001fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a0b      	ldr	r2, [pc, #44]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001fde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fe2:	6013      	str	r3, [r2, #0]
 8001fe4:	e026      	b.n	8002034 <HAL_RCC_OscConfig+0x298>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fee:	d115      	bne.n	800201c <HAL_RCC_OscConfig+0x280>
 8001ff0:	4b06      	ldr	r3, [pc, #24]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a05      	ldr	r2, [pc, #20]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001ff6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ffa:	6013      	str	r3, [r2, #0]
 8001ffc:	4b03      	ldr	r3, [pc, #12]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a02      	ldr	r2, [pc, #8]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8002002:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002006:	6013      	str	r3, [r2, #0]
 8002008:	e014      	b.n	8002034 <HAL_RCC_OscConfig+0x298>
 800200a:	bf00      	nop
 800200c:	40021000 	.word	0x40021000
 8002010:	08009910 	.word	0x08009910
 8002014:	20000004 	.word	0x20000004
 8002018:	20000008 	.word	0x20000008
 800201c:	4ba0      	ldr	r3, [pc, #640]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a9f      	ldr	r2, [pc, #636]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002022:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002026:	6013      	str	r3, [r2, #0]
 8002028:	4b9d      	ldr	r3, [pc, #628]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a9c      	ldr	r2, [pc, #624]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800202e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002032:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d013      	beq.n	8002064 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800203c:	f7ff fb68 	bl	8001710 <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002042:	e008      	b.n	8002056 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002044:	f7ff fb64 	bl	8001710 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b64      	cmp	r3, #100	@ 0x64
 8002050:	d901      	bls.n	8002056 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e276      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002056:	4b92      	ldr	r3, [pc, #584]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d0f0      	beq.n	8002044 <HAL_RCC_OscConfig+0x2a8>
 8002062:	e014      	b.n	800208e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002064:	f7ff fb54 	bl	8001710 <HAL_GetTick>
 8002068:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800206a:	e008      	b.n	800207e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800206c:	f7ff fb50 	bl	8001710 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b64      	cmp	r3, #100	@ 0x64
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e262      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800207e:	4b88      	ldr	r3, [pc, #544]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1f0      	bne.n	800206c <HAL_RCC_OscConfig+0x2d0>
 800208a:	e000      	b.n	800208e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800208c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0302 	and.w	r3, r3, #2
 8002096:	2b00      	cmp	r3, #0
 8002098:	d060      	beq.n	800215c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	2b04      	cmp	r3, #4
 800209e:	d005      	beq.n	80020ac <HAL_RCC_OscConfig+0x310>
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	2b0c      	cmp	r3, #12
 80020a4:	d119      	bne.n	80020da <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d116      	bne.n	80020da <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020ac:	4b7c      	ldr	r3, [pc, #496]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d005      	beq.n	80020c4 <HAL_RCC_OscConfig+0x328>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d101      	bne.n	80020c4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e23f      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c4:	4b76      	ldr	r3, [pc, #472]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	691b      	ldr	r3, [r3, #16]
 80020d0:	061b      	lsls	r3, r3, #24
 80020d2:	4973      	ldr	r1, [pc, #460]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80020d4:	4313      	orrs	r3, r2
 80020d6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020d8:	e040      	b.n	800215c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d023      	beq.n	800212a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020e2:	4b6f      	ldr	r3, [pc, #444]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a6e      	ldr	r2, [pc, #440]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80020e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ee:	f7ff fb0f 	bl	8001710 <HAL_GetTick>
 80020f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020f4:	e008      	b.n	8002108 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020f6:	f7ff fb0b 	bl	8001710 <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	2b02      	cmp	r3, #2
 8002102:	d901      	bls.n	8002108 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002104:	2303      	movs	r3, #3
 8002106:	e21d      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002108:	4b65      	ldr	r3, [pc, #404]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0f0      	beq.n	80020f6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002114:	4b62      	ldr	r3, [pc, #392]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	691b      	ldr	r3, [r3, #16]
 8002120:	061b      	lsls	r3, r3, #24
 8002122:	495f      	ldr	r1, [pc, #380]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002124:	4313      	orrs	r3, r2
 8002126:	604b      	str	r3, [r1, #4]
 8002128:	e018      	b.n	800215c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800212a:	4b5d      	ldr	r3, [pc, #372]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a5c      	ldr	r2, [pc, #368]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002130:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002134:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002136:	f7ff faeb 	bl	8001710 <HAL_GetTick>
 800213a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800213c:	e008      	b.n	8002150 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800213e:	f7ff fae7 	bl	8001710 <HAL_GetTick>
 8002142:	4602      	mov	r2, r0
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	2b02      	cmp	r3, #2
 800214a:	d901      	bls.n	8002150 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	e1f9      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002150:	4b53      	ldr	r3, [pc, #332]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002158:	2b00      	cmp	r3, #0
 800215a:	d1f0      	bne.n	800213e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0308 	and.w	r3, r3, #8
 8002164:	2b00      	cmp	r3, #0
 8002166:	d03c      	beq.n	80021e2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	695b      	ldr	r3, [r3, #20]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d01c      	beq.n	80021aa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002170:	4b4b      	ldr	r3, [pc, #300]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002172:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002176:	4a4a      	ldr	r2, [pc, #296]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002178:	f043 0301 	orr.w	r3, r3, #1
 800217c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002180:	f7ff fac6 	bl	8001710 <HAL_GetTick>
 8002184:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002186:	e008      	b.n	800219a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002188:	f7ff fac2 	bl	8001710 <HAL_GetTick>
 800218c:	4602      	mov	r2, r0
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	2b02      	cmp	r3, #2
 8002194:	d901      	bls.n	800219a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002196:	2303      	movs	r3, #3
 8002198:	e1d4      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800219a:	4b41      	ldr	r3, [pc, #260]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800219c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021a0:	f003 0302 	and.w	r3, r3, #2
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d0ef      	beq.n	8002188 <HAL_RCC_OscConfig+0x3ec>
 80021a8:	e01b      	b.n	80021e2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021aa:	4b3d      	ldr	r3, [pc, #244]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80021ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021b0:	4a3b      	ldr	r2, [pc, #236]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80021b2:	f023 0301 	bic.w	r3, r3, #1
 80021b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021ba:	f7ff faa9 	bl	8001710 <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021c0:	e008      	b.n	80021d4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021c2:	f7ff faa5 	bl	8001710 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d901      	bls.n	80021d4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e1b7      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021d4:	4b32      	ldr	r3, [pc, #200]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80021d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1ef      	bne.n	80021c2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0304 	and.w	r3, r3, #4
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	f000 80a6 	beq.w	800233c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021f0:	2300      	movs	r3, #0
 80021f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80021f4:	4b2a      	ldr	r3, [pc, #168]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80021f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d10d      	bne.n	800221c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002200:	4b27      	ldr	r3, [pc, #156]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002204:	4a26      	ldr	r2, [pc, #152]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002206:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800220a:	6593      	str	r3, [r2, #88]	@ 0x58
 800220c:	4b24      	ldr	r3, [pc, #144]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800220e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002210:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002214:	60bb      	str	r3, [r7, #8]
 8002216:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002218:	2301      	movs	r3, #1
 800221a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800221c:	4b21      	ldr	r3, [pc, #132]	@ (80022a4 <HAL_RCC_OscConfig+0x508>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002224:	2b00      	cmp	r3, #0
 8002226:	d118      	bne.n	800225a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002228:	4b1e      	ldr	r3, [pc, #120]	@ (80022a4 <HAL_RCC_OscConfig+0x508>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a1d      	ldr	r2, [pc, #116]	@ (80022a4 <HAL_RCC_OscConfig+0x508>)
 800222e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002232:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002234:	f7ff fa6c 	bl	8001710 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800223c:	f7ff fa68 	bl	8001710 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e17a      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800224e:	4b15      	ldr	r3, [pc, #84]	@ (80022a4 <HAL_RCC_OscConfig+0x508>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002256:	2b00      	cmp	r3, #0
 8002258:	d0f0      	beq.n	800223c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d108      	bne.n	8002274 <HAL_RCC_OscConfig+0x4d8>
 8002262:	4b0f      	ldr	r3, [pc, #60]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002264:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002268:	4a0d      	ldr	r2, [pc, #52]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800226a:	f043 0301 	orr.w	r3, r3, #1
 800226e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002272:	e029      	b.n	80022c8 <HAL_RCC_OscConfig+0x52c>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	2b05      	cmp	r3, #5
 800227a:	d115      	bne.n	80022a8 <HAL_RCC_OscConfig+0x50c>
 800227c:	4b08      	ldr	r3, [pc, #32]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800227e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002282:	4a07      	ldr	r2, [pc, #28]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002284:	f043 0304 	orr.w	r3, r3, #4
 8002288:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800228c:	4b04      	ldr	r3, [pc, #16]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800228e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002292:	4a03      	ldr	r2, [pc, #12]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800229c:	e014      	b.n	80022c8 <HAL_RCC_OscConfig+0x52c>
 800229e:	bf00      	nop
 80022a0:	40021000 	.word	0x40021000
 80022a4:	40007000 	.word	0x40007000
 80022a8:	4b9c      	ldr	r3, [pc, #624]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80022aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022ae:	4a9b      	ldr	r2, [pc, #620]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80022b0:	f023 0301 	bic.w	r3, r3, #1
 80022b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80022b8:	4b98      	ldr	r3, [pc, #608]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80022ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022be:	4a97      	ldr	r2, [pc, #604]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80022c0:	f023 0304 	bic.w	r3, r3, #4
 80022c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d016      	beq.n	80022fe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022d0:	f7ff fa1e 	bl	8001710 <HAL_GetTick>
 80022d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022d6:	e00a      	b.n	80022ee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022d8:	f7ff fa1a 	bl	8001710 <HAL_GetTick>
 80022dc:	4602      	mov	r2, r0
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d901      	bls.n	80022ee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e12a      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022ee:	4b8b      	ldr	r3, [pc, #556]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80022f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022f4:	f003 0302 	and.w	r3, r3, #2
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d0ed      	beq.n	80022d8 <HAL_RCC_OscConfig+0x53c>
 80022fc:	e015      	b.n	800232a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022fe:	f7ff fa07 	bl	8001710 <HAL_GetTick>
 8002302:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002304:	e00a      	b.n	800231c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002306:	f7ff fa03 	bl	8001710 <HAL_GetTick>
 800230a:	4602      	mov	r2, r0
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	1ad3      	subs	r3, r2, r3
 8002310:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002314:	4293      	cmp	r3, r2
 8002316:	d901      	bls.n	800231c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e113      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800231c:	4b7f      	ldr	r3, [pc, #508]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 800231e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d1ed      	bne.n	8002306 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800232a:	7ffb      	ldrb	r3, [r7, #31]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d105      	bne.n	800233c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002330:	4b7a      	ldr	r3, [pc, #488]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002334:	4a79      	ldr	r2, [pc, #484]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002336:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800233a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002340:	2b00      	cmp	r3, #0
 8002342:	f000 80fe 	beq.w	8002542 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800234a:	2b02      	cmp	r3, #2
 800234c:	f040 80d0 	bne.w	80024f0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002350:	4b72      	ldr	r3, [pc, #456]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	f003 0203 	and.w	r2, r3, #3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002360:	429a      	cmp	r2, r3
 8002362:	d130      	bne.n	80023c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236e:	3b01      	subs	r3, #1
 8002370:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002372:	429a      	cmp	r2, r3
 8002374:	d127      	bne.n	80023c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002380:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002382:	429a      	cmp	r2, r3
 8002384:	d11f      	bne.n	80023c6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002390:	2a07      	cmp	r2, #7
 8002392:	bf14      	ite	ne
 8002394:	2201      	movne	r2, #1
 8002396:	2200      	moveq	r2, #0
 8002398:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800239a:	4293      	cmp	r3, r2
 800239c:	d113      	bne.n	80023c6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023a8:	085b      	lsrs	r3, r3, #1
 80023aa:	3b01      	subs	r3, #1
 80023ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d109      	bne.n	80023c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023bc:	085b      	lsrs	r3, r3, #1
 80023be:	3b01      	subs	r3, #1
 80023c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d06e      	beq.n	80024a4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	2b0c      	cmp	r3, #12
 80023ca:	d069      	beq.n	80024a0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80023cc:	4b53      	ldr	r3, [pc, #332]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d105      	bne.n	80023e4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80023d8:	4b50      	ldr	r3, [pc, #320]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e0ad      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80023e8:	4b4c      	ldr	r3, [pc, #304]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a4b      	ldr	r2, [pc, #300]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80023ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023f2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80023f4:	f7ff f98c 	bl	8001710 <HAL_GetTick>
 80023f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023fa:	e008      	b.n	800240e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023fc:	f7ff f988 	bl	8001710 <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	2b02      	cmp	r3, #2
 8002408:	d901      	bls.n	800240e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e09a      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800240e:	4b43      	ldr	r3, [pc, #268]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d1f0      	bne.n	80023fc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800241a:	4b40      	ldr	r3, [pc, #256]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 800241c:	68da      	ldr	r2, [r3, #12]
 800241e:	4b40      	ldr	r3, [pc, #256]	@ (8002520 <HAL_RCC_OscConfig+0x784>)
 8002420:	4013      	ands	r3, r2
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800242a:	3a01      	subs	r2, #1
 800242c:	0112      	lsls	r2, r2, #4
 800242e:	4311      	orrs	r1, r2
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002434:	0212      	lsls	r2, r2, #8
 8002436:	4311      	orrs	r1, r2
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800243c:	0852      	lsrs	r2, r2, #1
 800243e:	3a01      	subs	r2, #1
 8002440:	0552      	lsls	r2, r2, #21
 8002442:	4311      	orrs	r1, r2
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002448:	0852      	lsrs	r2, r2, #1
 800244a:	3a01      	subs	r2, #1
 800244c:	0652      	lsls	r2, r2, #25
 800244e:	4311      	orrs	r1, r2
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002454:	0912      	lsrs	r2, r2, #4
 8002456:	0452      	lsls	r2, r2, #17
 8002458:	430a      	orrs	r2, r1
 800245a:	4930      	ldr	r1, [pc, #192]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 800245c:	4313      	orrs	r3, r2
 800245e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002460:	4b2e      	ldr	r3, [pc, #184]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a2d      	ldr	r2, [pc, #180]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002466:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800246a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800246c:	4b2b      	ldr	r3, [pc, #172]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	4a2a      	ldr	r2, [pc, #168]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002472:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002476:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002478:	f7ff f94a 	bl	8001710 <HAL_GetTick>
 800247c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800247e:	e008      	b.n	8002492 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002480:	f7ff f946 	bl	8001710 <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	2b02      	cmp	r3, #2
 800248c:	d901      	bls.n	8002492 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e058      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002492:	4b22      	ldr	r3, [pc, #136]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d0f0      	beq.n	8002480 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800249e:	e050      	b.n	8002542 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e04f      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024a4:	4b1d      	ldr	r3, [pc, #116]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d148      	bne.n	8002542 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80024b0:	4b1a      	ldr	r3, [pc, #104]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a19      	ldr	r2, [pc, #100]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80024bc:	4b17      	ldr	r3, [pc, #92]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	4a16      	ldr	r2, [pc, #88]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80024c8:	f7ff f922 	bl	8001710 <HAL_GetTick>
 80024cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024ce:	e008      	b.n	80024e2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024d0:	f7ff f91e 	bl	8001710 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e030      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024e2:	4b0e      	ldr	r3, [pc, #56]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d0f0      	beq.n	80024d0 <HAL_RCC_OscConfig+0x734>
 80024ee:	e028      	b.n	8002542 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	2b0c      	cmp	r3, #12
 80024f4:	d023      	beq.n	800253e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024f6:	4b09      	ldr	r3, [pc, #36]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a08      	ldr	r2, [pc, #32]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002500:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002502:	f7ff f905 	bl	8001710 <HAL_GetTick>
 8002506:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002508:	e00c      	b.n	8002524 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800250a:	f7ff f901 	bl	8001710 <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b02      	cmp	r3, #2
 8002516:	d905      	bls.n	8002524 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e013      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
 800251c:	40021000 	.word	0x40021000
 8002520:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002524:	4b09      	ldr	r3, [pc, #36]	@ (800254c <HAL_RCC_OscConfig+0x7b0>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d1ec      	bne.n	800250a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002530:	4b06      	ldr	r3, [pc, #24]	@ (800254c <HAL_RCC_OscConfig+0x7b0>)
 8002532:	68da      	ldr	r2, [r3, #12]
 8002534:	4905      	ldr	r1, [pc, #20]	@ (800254c <HAL_RCC_OscConfig+0x7b0>)
 8002536:	4b06      	ldr	r3, [pc, #24]	@ (8002550 <HAL_RCC_OscConfig+0x7b4>)
 8002538:	4013      	ands	r3, r2
 800253a:	60cb      	str	r3, [r1, #12]
 800253c:	e001      	b.n	8002542 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e000      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002542:	2300      	movs	r3, #0
}
 8002544:	4618      	mov	r0, r3
 8002546:	3720      	adds	r7, #32
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40021000 	.word	0x40021000
 8002550:	feeefffc 	.word	0xfeeefffc

08002554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d101      	bne.n	8002568 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e0e7      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002568:	4b75      	ldr	r3, [pc, #468]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0307 	and.w	r3, r3, #7
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	429a      	cmp	r2, r3
 8002574:	d910      	bls.n	8002598 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002576:	4b72      	ldr	r3, [pc, #456]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f023 0207 	bic.w	r2, r3, #7
 800257e:	4970      	ldr	r1, [pc, #448]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	4313      	orrs	r3, r2
 8002584:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002586:	4b6e      	ldr	r3, [pc, #440]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0307 	and.w	r3, r3, #7
 800258e:	683a      	ldr	r2, [r7, #0]
 8002590:	429a      	cmp	r2, r3
 8002592:	d001      	beq.n	8002598 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e0cf      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0302 	and.w	r3, r3, #2
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d010      	beq.n	80025c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689a      	ldr	r2, [r3, #8]
 80025a8:	4b66      	ldr	r3, [pc, #408]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d908      	bls.n	80025c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025b4:	4b63      	ldr	r3, [pc, #396]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	4960      	ldr	r1, [pc, #384]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d04c      	beq.n	800266c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	2b03      	cmp	r3, #3
 80025d8:	d107      	bne.n	80025ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025da:	4b5a      	ldr	r3, [pc, #360]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d121      	bne.n	800262a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e0a6      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d107      	bne.n	8002602 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025f2:	4b54      	ldr	r3, [pc, #336]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d115      	bne.n	800262a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e09a      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d107      	bne.n	800261a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800260a:	4b4e      	ldr	r3, [pc, #312]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d109      	bne.n	800262a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e08e      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800261a:	4b4a      	ldr	r3, [pc, #296]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002622:	2b00      	cmp	r3, #0
 8002624:	d101      	bne.n	800262a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e086      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800262a:	4b46      	ldr	r3, [pc, #280]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f023 0203 	bic.w	r2, r3, #3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	4943      	ldr	r1, [pc, #268]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 8002638:	4313      	orrs	r3, r2
 800263a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800263c:	f7ff f868 	bl	8001710 <HAL_GetTick>
 8002640:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002642:	e00a      	b.n	800265a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002644:	f7ff f864 	bl	8001710 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002652:	4293      	cmp	r3, r2
 8002654:	d901      	bls.n	800265a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e06e      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800265a:	4b3a      	ldr	r3, [pc, #232]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	f003 020c 	and.w	r2, r3, #12
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	429a      	cmp	r2, r3
 800266a:	d1eb      	bne.n	8002644 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0302 	and.w	r3, r3, #2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d010      	beq.n	800269a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	4b31      	ldr	r3, [pc, #196]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002684:	429a      	cmp	r2, r3
 8002686:	d208      	bcs.n	800269a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002688:	4b2e      	ldr	r3, [pc, #184]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	492b      	ldr	r1, [pc, #172]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 8002696:	4313      	orrs	r3, r2
 8002698:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800269a:	4b29      	ldr	r3, [pc, #164]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0307 	and.w	r3, r3, #7
 80026a2:	683a      	ldr	r2, [r7, #0]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d210      	bcs.n	80026ca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026a8:	4b25      	ldr	r3, [pc, #148]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f023 0207 	bic.w	r2, r3, #7
 80026b0:	4923      	ldr	r1, [pc, #140]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026b8:	4b21      	ldr	r3, [pc, #132]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0307 	and.w	r3, r3, #7
 80026c0:	683a      	ldr	r2, [r7, #0]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d001      	beq.n	80026ca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e036      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0304 	and.w	r3, r3, #4
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d008      	beq.n	80026e8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	4918      	ldr	r1, [pc, #96]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0308 	and.w	r3, r3, #8
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d009      	beq.n	8002708 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026f4:	4b13      	ldr	r3, [pc, #76]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	00db      	lsls	r3, r3, #3
 8002702:	4910      	ldr	r1, [pc, #64]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 8002704:	4313      	orrs	r3, r2
 8002706:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002708:	f000 f824 	bl	8002754 <HAL_RCC_GetSysClockFreq>
 800270c:	4602      	mov	r2, r0
 800270e:	4b0d      	ldr	r3, [pc, #52]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	091b      	lsrs	r3, r3, #4
 8002714:	f003 030f 	and.w	r3, r3, #15
 8002718:	490b      	ldr	r1, [pc, #44]	@ (8002748 <HAL_RCC_ClockConfig+0x1f4>)
 800271a:	5ccb      	ldrb	r3, [r1, r3]
 800271c:	f003 031f 	and.w	r3, r3, #31
 8002720:	fa22 f303 	lsr.w	r3, r2, r3
 8002724:	4a09      	ldr	r2, [pc, #36]	@ (800274c <HAL_RCC_ClockConfig+0x1f8>)
 8002726:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002728:	4b09      	ldr	r3, [pc, #36]	@ (8002750 <HAL_RCC_ClockConfig+0x1fc>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4618      	mov	r0, r3
 800272e:	f7fe fdfb 	bl	8001328 <HAL_InitTick>
 8002732:	4603      	mov	r3, r0
 8002734:	72fb      	strb	r3, [r7, #11]

  return status;
 8002736:	7afb      	ldrb	r3, [r7, #11]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	40022000 	.word	0x40022000
 8002744:	40021000 	.word	0x40021000
 8002748:	08009910 	.word	0x08009910
 800274c:	20000004 	.word	0x20000004
 8002750:	20000008 	.word	0x20000008

08002754 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002754:	b480      	push	{r7}
 8002756:	b089      	sub	sp, #36	@ 0x24
 8002758:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800275a:	2300      	movs	r3, #0
 800275c:	61fb      	str	r3, [r7, #28]
 800275e:	2300      	movs	r3, #0
 8002760:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002762:	4b3e      	ldr	r3, [pc, #248]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 030c 	and.w	r3, r3, #12
 800276a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800276c:	4b3b      	ldr	r3, [pc, #236]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	f003 0303 	and.w	r3, r3, #3
 8002774:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d005      	beq.n	8002788 <HAL_RCC_GetSysClockFreq+0x34>
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	2b0c      	cmp	r3, #12
 8002780:	d121      	bne.n	80027c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d11e      	bne.n	80027c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002788:	4b34      	ldr	r3, [pc, #208]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0308 	and.w	r3, r3, #8
 8002790:	2b00      	cmp	r3, #0
 8002792:	d107      	bne.n	80027a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002794:	4b31      	ldr	r3, [pc, #196]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 8002796:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800279a:	0a1b      	lsrs	r3, r3, #8
 800279c:	f003 030f 	and.w	r3, r3, #15
 80027a0:	61fb      	str	r3, [r7, #28]
 80027a2:	e005      	b.n	80027b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80027a4:	4b2d      	ldr	r3, [pc, #180]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	091b      	lsrs	r3, r3, #4
 80027aa:	f003 030f 	and.w	r3, r3, #15
 80027ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80027b0:	4a2b      	ldr	r2, [pc, #172]	@ (8002860 <HAL_RCC_GetSysClockFreq+0x10c>)
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d10d      	bne.n	80027dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027c4:	e00a      	b.n	80027dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	2b04      	cmp	r3, #4
 80027ca:	d102      	bne.n	80027d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80027cc:	4b25      	ldr	r3, [pc, #148]	@ (8002864 <HAL_RCC_GetSysClockFreq+0x110>)
 80027ce:	61bb      	str	r3, [r7, #24]
 80027d0:	e004      	b.n	80027dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	2b08      	cmp	r3, #8
 80027d6:	d101      	bne.n	80027dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80027d8:	4b23      	ldr	r3, [pc, #140]	@ (8002868 <HAL_RCC_GetSysClockFreq+0x114>)
 80027da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	2b0c      	cmp	r3, #12
 80027e0:	d134      	bne.n	800284c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80027e2:	4b1e      	ldr	r3, [pc, #120]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	f003 0303 	and.w	r3, r3, #3
 80027ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d003      	beq.n	80027fa <HAL_RCC_GetSysClockFreq+0xa6>
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	2b03      	cmp	r3, #3
 80027f6:	d003      	beq.n	8002800 <HAL_RCC_GetSysClockFreq+0xac>
 80027f8:	e005      	b.n	8002806 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80027fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002864 <HAL_RCC_GetSysClockFreq+0x110>)
 80027fc:	617b      	str	r3, [r7, #20]
      break;
 80027fe:	e005      	b.n	800280c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002800:	4b19      	ldr	r3, [pc, #100]	@ (8002868 <HAL_RCC_GetSysClockFreq+0x114>)
 8002802:	617b      	str	r3, [r7, #20]
      break;
 8002804:	e002      	b.n	800280c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	617b      	str	r3, [r7, #20]
      break;
 800280a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800280c:	4b13      	ldr	r3, [pc, #76]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	091b      	lsrs	r3, r3, #4
 8002812:	f003 0307 	and.w	r3, r3, #7
 8002816:	3301      	adds	r3, #1
 8002818:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800281a:	4b10      	ldr	r3, [pc, #64]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	0a1b      	lsrs	r3, r3, #8
 8002820:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002824:	697a      	ldr	r2, [r7, #20]
 8002826:	fb03 f202 	mul.w	r2, r3, r2
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002830:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002832:	4b0a      	ldr	r3, [pc, #40]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	0e5b      	lsrs	r3, r3, #25
 8002838:	f003 0303 	and.w	r3, r3, #3
 800283c:	3301      	adds	r3, #1
 800283e:	005b      	lsls	r3, r3, #1
 8002840:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002842:	697a      	ldr	r2, [r7, #20]
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	fbb2 f3f3 	udiv	r3, r2, r3
 800284a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800284c:	69bb      	ldr	r3, [r7, #24]
}
 800284e:	4618      	mov	r0, r3
 8002850:	3724      	adds	r7, #36	@ 0x24
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	40021000 	.word	0x40021000
 8002860:	08009928 	.word	0x08009928
 8002864:	00f42400 	.word	0x00f42400
 8002868:	007a1200 	.word	0x007a1200

0800286c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002870:	4b03      	ldr	r3, [pc, #12]	@ (8002880 <HAL_RCC_GetHCLKFreq+0x14>)
 8002872:	681b      	ldr	r3, [r3, #0]
}
 8002874:	4618      	mov	r0, r3
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	20000004 	.word	0x20000004

08002884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002888:	f7ff fff0 	bl	800286c <HAL_RCC_GetHCLKFreq>
 800288c:	4602      	mov	r2, r0
 800288e:	4b06      	ldr	r3, [pc, #24]	@ (80028a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	0a1b      	lsrs	r3, r3, #8
 8002894:	f003 0307 	and.w	r3, r3, #7
 8002898:	4904      	ldr	r1, [pc, #16]	@ (80028ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800289a:	5ccb      	ldrb	r3, [r1, r3]
 800289c:	f003 031f 	and.w	r3, r3, #31
 80028a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	40021000 	.word	0x40021000
 80028ac:	08009920 	.word	0x08009920

080028b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80028b4:	f7ff ffda 	bl	800286c <HAL_RCC_GetHCLKFreq>
 80028b8:	4602      	mov	r2, r0
 80028ba:	4b06      	ldr	r3, [pc, #24]	@ (80028d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	0adb      	lsrs	r3, r3, #11
 80028c0:	f003 0307 	and.w	r3, r3, #7
 80028c4:	4904      	ldr	r1, [pc, #16]	@ (80028d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80028c6:	5ccb      	ldrb	r3, [r1, r3]
 80028c8:	f003 031f 	and.w	r3, r3, #31
 80028cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	40021000 	.word	0x40021000
 80028d8:	08009920 	.word	0x08009920

080028dc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	220f      	movs	r2, #15
 80028ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80028ec:	4b12      	ldr	r3, [pc, #72]	@ (8002938 <HAL_RCC_GetClockConfig+0x5c>)
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f003 0203 	and.w	r2, r3, #3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80028f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002938 <HAL_RCC_GetClockConfig+0x5c>)
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002904:	4b0c      	ldr	r3, [pc, #48]	@ (8002938 <HAL_RCC_GetClockConfig+0x5c>)
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002910:	4b09      	ldr	r3, [pc, #36]	@ (8002938 <HAL_RCC_GetClockConfig+0x5c>)
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	08db      	lsrs	r3, r3, #3
 8002916:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800291e:	4b07      	ldr	r3, [pc, #28]	@ (800293c <HAL_RCC_GetClockConfig+0x60>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0207 	and.w	r2, r3, #7
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	601a      	str	r2, [r3, #0]
}
 800292a:	bf00      	nop
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	40021000 	.word	0x40021000
 800293c:	40022000 	.word	0x40022000

08002940 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002948:	2300      	movs	r3, #0
 800294a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800294c:	4b2a      	ldr	r3, [pc, #168]	@ (80029f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800294e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002950:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002958:	f7ff f9bc 	bl	8001cd4 <HAL_PWREx_GetVoltageRange>
 800295c:	6178      	str	r0, [r7, #20]
 800295e:	e014      	b.n	800298a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002960:	4b25      	ldr	r3, [pc, #148]	@ (80029f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002964:	4a24      	ldr	r2, [pc, #144]	@ (80029f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002966:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800296a:	6593      	str	r3, [r2, #88]	@ 0x58
 800296c:	4b22      	ldr	r3, [pc, #136]	@ (80029f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800296e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002970:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002974:	60fb      	str	r3, [r7, #12]
 8002976:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002978:	f7ff f9ac 	bl	8001cd4 <HAL_PWREx_GetVoltageRange>
 800297c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800297e:	4b1e      	ldr	r3, [pc, #120]	@ (80029f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002982:	4a1d      	ldr	r2, [pc, #116]	@ (80029f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002984:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002988:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002990:	d10b      	bne.n	80029aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b80      	cmp	r3, #128	@ 0x80
 8002996:	d919      	bls.n	80029cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2ba0      	cmp	r3, #160	@ 0xa0
 800299c:	d902      	bls.n	80029a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800299e:	2302      	movs	r3, #2
 80029a0:	613b      	str	r3, [r7, #16]
 80029a2:	e013      	b.n	80029cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80029a4:	2301      	movs	r3, #1
 80029a6:	613b      	str	r3, [r7, #16]
 80029a8:	e010      	b.n	80029cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2b80      	cmp	r3, #128	@ 0x80
 80029ae:	d902      	bls.n	80029b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80029b0:	2303      	movs	r3, #3
 80029b2:	613b      	str	r3, [r7, #16]
 80029b4:	e00a      	b.n	80029cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2b80      	cmp	r3, #128	@ 0x80
 80029ba:	d102      	bne.n	80029c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80029bc:	2302      	movs	r3, #2
 80029be:	613b      	str	r3, [r7, #16]
 80029c0:	e004      	b.n	80029cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2b70      	cmp	r3, #112	@ 0x70
 80029c6:	d101      	bne.n	80029cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80029c8:	2301      	movs	r3, #1
 80029ca:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80029cc:	4b0b      	ldr	r3, [pc, #44]	@ (80029fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f023 0207 	bic.w	r2, r3, #7
 80029d4:	4909      	ldr	r1, [pc, #36]	@ (80029fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	4313      	orrs	r3, r2
 80029da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80029dc:	4b07      	ldr	r3, [pc, #28]	@ (80029fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0307 	and.w	r3, r3, #7
 80029e4:	693a      	ldr	r2, [r7, #16]
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d001      	beq.n	80029ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e000      	b.n	80029f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80029ee:	2300      	movs	r3, #0
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3718      	adds	r7, #24
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	40021000 	.word	0x40021000
 80029fc:	40022000 	.word	0x40022000

08002a00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002a08:	2300      	movs	r3, #0
 8002a0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d041      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a20:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002a24:	d02a      	beq.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002a26:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002a2a:	d824      	bhi.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002a2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a30:	d008      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002a32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a36:	d81e      	bhi.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d00a      	beq.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002a3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a40:	d010      	beq.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002a42:	e018      	b.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002a44:	4b86      	ldr	r3, [pc, #536]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	4a85      	ldr	r2, [pc, #532]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a4e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a50:	e015      	b.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	3304      	adds	r3, #4
 8002a56:	2100      	movs	r1, #0
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f000 fabb 	bl	8002fd4 <RCCEx_PLLSAI1_Config>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a62:	e00c      	b.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3320      	adds	r3, #32
 8002a68:	2100      	movs	r1, #0
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f000 fba6 	bl	80031bc <RCCEx_PLLSAI2_Config>
 8002a70:	4603      	mov	r3, r0
 8002a72:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a74:	e003      	b.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	74fb      	strb	r3, [r7, #19]
      break;
 8002a7a:	e000      	b.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002a7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a7e:	7cfb      	ldrb	r3, [r7, #19]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d10b      	bne.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a84:	4b76      	ldr	r3, [pc, #472]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a8a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a92:	4973      	ldr	r1, [pc, #460]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002a9a:	e001      	b.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a9c:	7cfb      	ldrb	r3, [r7, #19]
 8002a9e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d041      	beq.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ab0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002ab4:	d02a      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002ab6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002aba:	d824      	bhi.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002abc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ac0:	d008      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002ac2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ac6:	d81e      	bhi.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d00a      	beq.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002acc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ad0:	d010      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002ad2:	e018      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ad4:	4b62      	ldr	r3, [pc, #392]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	4a61      	ldr	r2, [pc, #388]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ada:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ade:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ae0:	e015      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	3304      	adds	r3, #4
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f000 fa73 	bl	8002fd4 <RCCEx_PLLSAI1_Config>
 8002aee:	4603      	mov	r3, r0
 8002af0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002af2:	e00c      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	3320      	adds	r3, #32
 8002af8:	2100      	movs	r1, #0
 8002afa:	4618      	mov	r0, r3
 8002afc:	f000 fb5e 	bl	80031bc <RCCEx_PLLSAI2_Config>
 8002b00:	4603      	mov	r3, r0
 8002b02:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002b04:	e003      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	74fb      	strb	r3, [r7, #19]
      break;
 8002b0a:	e000      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002b0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b0e:	7cfb      	ldrb	r3, [r7, #19]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10b      	bne.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002b14:	4b52      	ldr	r3, [pc, #328]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b1a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b22:	494f      	ldr	r1, [pc, #316]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b24:	4313      	orrs	r3, r2
 8002b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002b2a:	e001      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b2c:	7cfb      	ldrb	r3, [r7, #19]
 8002b2e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	f000 80a0 	beq.w	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b42:	4b47      	ldr	r3, [pc, #284]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e000      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002b52:	2300      	movs	r3, #0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d00d      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b58:	4b41      	ldr	r3, [pc, #260]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b5c:	4a40      	ldr	r2, [pc, #256]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b62:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b64:	4b3e      	ldr	r3, [pc, #248]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b6c:	60bb      	str	r3, [r7, #8]
 8002b6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b70:	2301      	movs	r3, #1
 8002b72:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b74:	4b3b      	ldr	r3, [pc, #236]	@ (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a3a      	ldr	r2, [pc, #232]	@ (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002b7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b7e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b80:	f7fe fdc6 	bl	8001710 <HAL_GetTick>
 8002b84:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b86:	e009      	b.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b88:	f7fe fdc2 	bl	8001710 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d902      	bls.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	74fb      	strb	r3, [r7, #19]
        break;
 8002b9a:	e005      	b.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b9c:	4b31      	ldr	r3, [pc, #196]	@ (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d0ef      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002ba8:	7cfb      	ldrb	r3, [r7, #19]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d15c      	bne.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002bae:	4b2c      	ldr	r3, [pc, #176]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bb8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d01f      	beq.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bc6:	697a      	ldr	r2, [r7, #20]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d019      	beq.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002bcc:	4b24      	ldr	r3, [pc, #144]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002bd6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002bd8:	4b21      	ldr	r3, [pc, #132]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bde:	4a20      	ldr	r2, [pc, #128]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002be0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002be4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002be8:	4b1d      	ldr	r3, [pc, #116]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bee:	4a1c      	ldr	r2, [pc, #112]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bf0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bf4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002bf8:	4a19      	ldr	r2, [pc, #100]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d016      	beq.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c0a:	f7fe fd81 	bl	8001710 <HAL_GetTick>
 8002c0e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c10:	e00b      	b.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c12:	f7fe fd7d 	bl	8001710 <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d902      	bls.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	74fb      	strb	r3, [r7, #19]
            break;
 8002c28:	e006      	b.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d0ec      	beq.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002c38:	7cfb      	ldrb	r3, [r7, #19]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d10c      	bne.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c3e:	4b08      	ldr	r3, [pc, #32]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c4e:	4904      	ldr	r1, [pc, #16]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002c56:	e009      	b.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c58:	7cfb      	ldrb	r3, [r7, #19]
 8002c5a:	74bb      	strb	r3, [r7, #18]
 8002c5c:	e006      	b.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002c5e:	bf00      	nop
 8002c60:	40021000 	.word	0x40021000
 8002c64:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c68:	7cfb      	ldrb	r3, [r7, #19]
 8002c6a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c6c:	7c7b      	ldrb	r3, [r7, #17]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d105      	bne.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c72:	4b9e      	ldr	r3, [pc, #632]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c76:	4a9d      	ldr	r2, [pc, #628]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c7c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d00a      	beq.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c8a:	4b98      	ldr	r3, [pc, #608]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c90:	f023 0203 	bic.w	r2, r3, #3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c98:	4994      	ldr	r1, [pc, #592]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0302 	and.w	r3, r3, #2
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d00a      	beq.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002cac:	4b8f      	ldr	r3, [pc, #572]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cb2:	f023 020c 	bic.w	r2, r3, #12
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cba:	498c      	ldr	r1, [pc, #560]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0304 	and.w	r3, r3, #4
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d00a      	beq.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002cce:	4b87      	ldr	r3, [pc, #540]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cd4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cdc:	4983      	ldr	r1, [pc, #524]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0308 	and.w	r3, r3, #8
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d00a      	beq.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002cf0:	4b7e      	ldr	r3, [pc, #504]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cf6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfe:	497b      	ldr	r1, [pc, #492]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d00:	4313      	orrs	r3, r2
 8002d02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0310 	and.w	r3, r3, #16
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00a      	beq.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002d12:	4b76      	ldr	r3, [pc, #472]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d20:	4972      	ldr	r1, [pc, #456]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0320 	and.w	r3, r3, #32
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d00a      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d34:	4b6d      	ldr	r3, [pc, #436]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d3a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d42:	496a      	ldr	r1, [pc, #424]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00a      	beq.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d56:	4b65      	ldr	r3, [pc, #404]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d5c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d64:	4961      	ldr	r1, [pc, #388]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00a      	beq.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002d78:	4b5c      	ldr	r3, [pc, #368]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d86:	4959      	ldr	r1, [pc, #356]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00a      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d9a:	4b54      	ldr	r3, [pc, #336]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002da0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002da8:	4950      	ldr	r1, [pc, #320]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00a      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002dbc:	4b4b      	ldr	r3, [pc, #300]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dc2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dca:	4948      	ldr	r1, [pc, #288]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00a      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002dde:	4b43      	ldr	r3, [pc, #268]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002de4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dec:	493f      	ldr	r1, [pc, #252]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d028      	beq.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e00:	4b3a      	ldr	r3, [pc, #232]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e0e:	4937      	ldr	r1, [pc, #220]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e1e:	d106      	bne.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e20:	4b32      	ldr	r3, [pc, #200]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	4a31      	ldr	r2, [pc, #196]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e2a:	60d3      	str	r3, [r2, #12]
 8002e2c:	e011      	b.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e36:	d10c      	bne.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	2101      	movs	r1, #1
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f000 f8c8 	bl	8002fd4 <RCCEx_PLLSAI1_Config>
 8002e44:	4603      	mov	r3, r0
 8002e46:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002e48:	7cfb      	ldrb	r3, [r7, #19]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002e4e:	7cfb      	ldrb	r3, [r7, #19]
 8002e50:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d028      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002e5e:	4b23      	ldr	r3, [pc, #140]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e64:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e6c:	491f      	ldr	r1, [pc, #124]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e78:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e7c:	d106      	bne.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e7e:	4b1b      	ldr	r3, [pc, #108]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	4a1a      	ldr	r2, [pc, #104]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e84:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e88:	60d3      	str	r3, [r2, #12]
 8002e8a:	e011      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e94:	d10c      	bne.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	3304      	adds	r3, #4
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f000 f899 	bl	8002fd4 <RCCEx_PLLSAI1_Config>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ea6:	7cfb      	ldrb	r3, [r7, #19]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002eac:	7cfb      	ldrb	r3, [r7, #19]
 8002eae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d02b      	beq.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ec2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002eca:	4908      	ldr	r1, [pc, #32]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ed6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002eda:	d109      	bne.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002edc:	4b03      	ldr	r3, [pc, #12]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	4a02      	ldr	r2, [pc, #8]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ee2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ee6:	60d3      	str	r3, [r2, #12]
 8002ee8:	e014      	b.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002eea:	bf00      	nop
 8002eec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ef4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ef8:	d10c      	bne.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	3304      	adds	r3, #4
 8002efe:	2101      	movs	r1, #1
 8002f00:	4618      	mov	r0, r3
 8002f02:	f000 f867 	bl	8002fd4 <RCCEx_PLLSAI1_Config>
 8002f06:	4603      	mov	r3, r0
 8002f08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f0a:	7cfb      	ldrb	r3, [r7, #19]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002f10:	7cfb      	ldrb	r3, [r7, #19]
 8002f12:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d02f      	beq.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f20:	4b2b      	ldr	r3, [pc, #172]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f26:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f2e:	4928      	ldr	r1, [pc, #160]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f30:	4313      	orrs	r3, r2
 8002f32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002f3e:	d10d      	bne.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3304      	adds	r3, #4
 8002f44:	2102      	movs	r1, #2
 8002f46:	4618      	mov	r0, r3
 8002f48:	f000 f844 	bl	8002fd4 <RCCEx_PLLSAI1_Config>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f50:	7cfb      	ldrb	r3, [r7, #19]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d014      	beq.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002f56:	7cfb      	ldrb	r3, [r7, #19]
 8002f58:	74bb      	strb	r3, [r7, #18]
 8002f5a:	e011      	b.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f64:	d10c      	bne.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	3320      	adds	r3, #32
 8002f6a:	2102      	movs	r1, #2
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f000 f925 	bl	80031bc <RCCEx_PLLSAI2_Config>
 8002f72:	4603      	mov	r3, r0
 8002f74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f76:	7cfb      	ldrb	r3, [r7, #19]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d001      	beq.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002f7c:	7cfb      	ldrb	r3, [r7, #19]
 8002f7e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d00a      	beq.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002f8c:	4b10      	ldr	r3, [pc, #64]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f92:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f9a:	490d      	ldr	r1, [pc, #52]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00b      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002fae:	4b08      	ldr	r3, [pc, #32]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fb4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002fbe:	4904      	ldr	r1, [pc, #16]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002fc6:	7cbb      	ldrb	r3, [r7, #18]
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3718      	adds	r7, #24
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	40021000 	.word	0x40021000

08002fd4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002fe2:	4b75      	ldr	r3, [pc, #468]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	f003 0303 	and.w	r3, r3, #3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d018      	beq.n	8003020 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002fee:	4b72      	ldr	r3, [pc, #456]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	f003 0203 	and.w	r2, r3, #3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d10d      	bne.n	800301a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
       ||
 8003002:	2b00      	cmp	r3, #0
 8003004:	d009      	beq.n	800301a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003006:	4b6c      	ldr	r3, [pc, #432]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	091b      	lsrs	r3, r3, #4
 800300c:	f003 0307 	and.w	r3, r3, #7
 8003010:	1c5a      	adds	r2, r3, #1
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
       ||
 8003016:	429a      	cmp	r2, r3
 8003018:	d047      	beq.n	80030aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	73fb      	strb	r3, [r7, #15]
 800301e:	e044      	b.n	80030aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b03      	cmp	r3, #3
 8003026:	d018      	beq.n	800305a <RCCEx_PLLSAI1_Config+0x86>
 8003028:	2b03      	cmp	r3, #3
 800302a:	d825      	bhi.n	8003078 <RCCEx_PLLSAI1_Config+0xa4>
 800302c:	2b01      	cmp	r3, #1
 800302e:	d002      	beq.n	8003036 <RCCEx_PLLSAI1_Config+0x62>
 8003030:	2b02      	cmp	r3, #2
 8003032:	d009      	beq.n	8003048 <RCCEx_PLLSAI1_Config+0x74>
 8003034:	e020      	b.n	8003078 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003036:	4b60      	ldr	r3, [pc, #384]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d11d      	bne.n	800307e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003046:	e01a      	b.n	800307e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003048:	4b5b      	ldr	r3, [pc, #364]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003050:	2b00      	cmp	r3, #0
 8003052:	d116      	bne.n	8003082 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003058:	e013      	b.n	8003082 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800305a:	4b57      	ldr	r3, [pc, #348]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d10f      	bne.n	8003086 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003066:	4b54      	ldr	r3, [pc, #336]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d109      	bne.n	8003086 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003076:	e006      	b.n	8003086 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	73fb      	strb	r3, [r7, #15]
      break;
 800307c:	e004      	b.n	8003088 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800307e:	bf00      	nop
 8003080:	e002      	b.n	8003088 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003082:	bf00      	nop
 8003084:	e000      	b.n	8003088 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003086:	bf00      	nop
    }

    if(status == HAL_OK)
 8003088:	7bfb      	ldrb	r3, [r7, #15]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d10d      	bne.n	80030aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800308e:	4b4a      	ldr	r3, [pc, #296]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6819      	ldr	r1, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	3b01      	subs	r3, #1
 80030a0:	011b      	lsls	r3, r3, #4
 80030a2:	430b      	orrs	r3, r1
 80030a4:	4944      	ldr	r1, [pc, #272]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030a6:	4313      	orrs	r3, r2
 80030a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80030aa:	7bfb      	ldrb	r3, [r7, #15]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d17d      	bne.n	80031ac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80030b0:	4b41      	ldr	r3, [pc, #260]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a40      	ldr	r2, [pc, #256]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80030ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030bc:	f7fe fb28 	bl	8001710 <HAL_GetTick>
 80030c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80030c2:	e009      	b.n	80030d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030c4:	f7fe fb24 	bl	8001710 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d902      	bls.n	80030d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	73fb      	strb	r3, [r7, #15]
        break;
 80030d6:	e005      	b.n	80030e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80030d8:	4b37      	ldr	r3, [pc, #220]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d1ef      	bne.n	80030c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80030e4:	7bfb      	ldrb	r3, [r7, #15]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d160      	bne.n	80031ac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d111      	bne.n	8003114 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030f0:	4b31      	ldr	r3, [pc, #196]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030f2:	691b      	ldr	r3, [r3, #16]
 80030f4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80030f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	6892      	ldr	r2, [r2, #8]
 8003100:	0211      	lsls	r1, r2, #8
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	68d2      	ldr	r2, [r2, #12]
 8003106:	0912      	lsrs	r2, r2, #4
 8003108:	0452      	lsls	r2, r2, #17
 800310a:	430a      	orrs	r2, r1
 800310c:	492a      	ldr	r1, [pc, #168]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800310e:	4313      	orrs	r3, r2
 8003110:	610b      	str	r3, [r1, #16]
 8003112:	e027      	b.n	8003164 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	2b01      	cmp	r3, #1
 8003118:	d112      	bne.n	8003140 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800311a:	4b27      	ldr	r3, [pc, #156]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003122:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003126:	687a      	ldr	r2, [r7, #4]
 8003128:	6892      	ldr	r2, [r2, #8]
 800312a:	0211      	lsls	r1, r2, #8
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	6912      	ldr	r2, [r2, #16]
 8003130:	0852      	lsrs	r2, r2, #1
 8003132:	3a01      	subs	r2, #1
 8003134:	0552      	lsls	r2, r2, #21
 8003136:	430a      	orrs	r2, r1
 8003138:	491f      	ldr	r1, [pc, #124]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800313a:	4313      	orrs	r3, r2
 800313c:	610b      	str	r3, [r1, #16]
 800313e:	e011      	b.n	8003164 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003140:	4b1d      	ldr	r3, [pc, #116]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003148:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	6892      	ldr	r2, [r2, #8]
 8003150:	0211      	lsls	r1, r2, #8
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	6952      	ldr	r2, [r2, #20]
 8003156:	0852      	lsrs	r2, r2, #1
 8003158:	3a01      	subs	r2, #1
 800315a:	0652      	lsls	r2, r2, #25
 800315c:	430a      	orrs	r2, r1
 800315e:	4916      	ldr	r1, [pc, #88]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003160:	4313      	orrs	r3, r2
 8003162:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003164:	4b14      	ldr	r3, [pc, #80]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a13      	ldr	r2, [pc, #76]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800316a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800316e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003170:	f7fe face 	bl	8001710 <HAL_GetTick>
 8003174:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003176:	e009      	b.n	800318c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003178:	f7fe faca 	bl	8001710 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	2b02      	cmp	r3, #2
 8003184:	d902      	bls.n	800318c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	73fb      	strb	r3, [r7, #15]
          break;
 800318a:	e005      	b.n	8003198 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800318c:	4b0a      	ldr	r3, [pc, #40]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d0ef      	beq.n	8003178 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003198:	7bfb      	ldrb	r3, [r7, #15]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d106      	bne.n	80031ac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800319e:	4b06      	ldr	r3, [pc, #24]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031a0:	691a      	ldr	r2, [r3, #16]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	4904      	ldr	r1, [pc, #16]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80031ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3710      	adds	r7, #16
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	40021000 	.word	0x40021000

080031bc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80031c6:	2300      	movs	r3, #0
 80031c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80031ca:	4b6a      	ldr	r3, [pc, #424]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	f003 0303 	and.w	r3, r3, #3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d018      	beq.n	8003208 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80031d6:	4b67      	ldr	r3, [pc, #412]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	f003 0203 	and.w	r2, r3, #3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d10d      	bne.n	8003202 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
       ||
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d009      	beq.n	8003202 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80031ee:	4b61      	ldr	r3, [pc, #388]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	091b      	lsrs	r3, r3, #4
 80031f4:	f003 0307 	and.w	r3, r3, #7
 80031f8:	1c5a      	adds	r2, r3, #1
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
       ||
 80031fe:	429a      	cmp	r2, r3
 8003200:	d047      	beq.n	8003292 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	73fb      	strb	r3, [r7, #15]
 8003206:	e044      	b.n	8003292 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2b03      	cmp	r3, #3
 800320e:	d018      	beq.n	8003242 <RCCEx_PLLSAI2_Config+0x86>
 8003210:	2b03      	cmp	r3, #3
 8003212:	d825      	bhi.n	8003260 <RCCEx_PLLSAI2_Config+0xa4>
 8003214:	2b01      	cmp	r3, #1
 8003216:	d002      	beq.n	800321e <RCCEx_PLLSAI2_Config+0x62>
 8003218:	2b02      	cmp	r3, #2
 800321a:	d009      	beq.n	8003230 <RCCEx_PLLSAI2_Config+0x74>
 800321c:	e020      	b.n	8003260 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800321e:	4b55      	ldr	r3, [pc, #340]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d11d      	bne.n	8003266 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800322e:	e01a      	b.n	8003266 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003230:	4b50      	ldr	r3, [pc, #320]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003238:	2b00      	cmp	r3, #0
 800323a:	d116      	bne.n	800326a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003240:	e013      	b.n	800326a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003242:	4b4c      	ldr	r3, [pc, #304]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10f      	bne.n	800326e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800324e:	4b49      	ldr	r3, [pc, #292]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d109      	bne.n	800326e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800325e:	e006      	b.n	800326e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	73fb      	strb	r3, [r7, #15]
      break;
 8003264:	e004      	b.n	8003270 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003266:	bf00      	nop
 8003268:	e002      	b.n	8003270 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800326a:	bf00      	nop
 800326c:	e000      	b.n	8003270 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800326e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003270:	7bfb      	ldrb	r3, [r7, #15]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d10d      	bne.n	8003292 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003276:	4b3f      	ldr	r3, [pc, #252]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6819      	ldr	r1, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	3b01      	subs	r3, #1
 8003288:	011b      	lsls	r3, r3, #4
 800328a:	430b      	orrs	r3, r1
 800328c:	4939      	ldr	r1, [pc, #228]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 800328e:	4313      	orrs	r3, r2
 8003290:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003292:	7bfb      	ldrb	r3, [r7, #15]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d167      	bne.n	8003368 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003298:	4b36      	ldr	r3, [pc, #216]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a35      	ldr	r2, [pc, #212]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 800329e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032a4:	f7fe fa34 	bl	8001710 <HAL_GetTick>
 80032a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80032aa:	e009      	b.n	80032c0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80032ac:	f7fe fa30 	bl	8001710 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d902      	bls.n	80032c0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	73fb      	strb	r3, [r7, #15]
        break;
 80032be:	e005      	b.n	80032cc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80032c0:	4b2c      	ldr	r3, [pc, #176]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d1ef      	bne.n	80032ac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80032cc:	7bfb      	ldrb	r3, [r7, #15]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d14a      	bne.n	8003368 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d111      	bne.n	80032fc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80032d8:	4b26      	ldr	r3, [pc, #152]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80032e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	6892      	ldr	r2, [r2, #8]
 80032e8:	0211      	lsls	r1, r2, #8
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	68d2      	ldr	r2, [r2, #12]
 80032ee:	0912      	lsrs	r2, r2, #4
 80032f0:	0452      	lsls	r2, r2, #17
 80032f2:	430a      	orrs	r2, r1
 80032f4:	491f      	ldr	r1, [pc, #124]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	614b      	str	r3, [r1, #20]
 80032fa:	e011      	b.n	8003320 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80032fc:	4b1d      	ldr	r3, [pc, #116]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032fe:	695b      	ldr	r3, [r3, #20]
 8003300:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003304:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	6892      	ldr	r2, [r2, #8]
 800330c:	0211      	lsls	r1, r2, #8
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	6912      	ldr	r2, [r2, #16]
 8003312:	0852      	lsrs	r2, r2, #1
 8003314:	3a01      	subs	r2, #1
 8003316:	0652      	lsls	r2, r2, #25
 8003318:	430a      	orrs	r2, r1
 800331a:	4916      	ldr	r1, [pc, #88]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 800331c:	4313      	orrs	r3, r2
 800331e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003320:	4b14      	ldr	r3, [pc, #80]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a13      	ldr	r2, [pc, #76]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003326:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800332a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800332c:	f7fe f9f0 	bl	8001710 <HAL_GetTick>
 8003330:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003332:	e009      	b.n	8003348 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003334:	f7fe f9ec 	bl	8001710 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b02      	cmp	r3, #2
 8003340:	d902      	bls.n	8003348 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	73fb      	strb	r3, [r7, #15]
          break;
 8003346:	e005      	b.n	8003354 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003348:	4b0a      	ldr	r3, [pc, #40]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d0ef      	beq.n	8003334 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003354:	7bfb      	ldrb	r3, [r7, #15]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d106      	bne.n	8003368 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800335a:	4b06      	ldr	r3, [pc, #24]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 800335c:	695a      	ldr	r2, [r3, #20]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	4904      	ldr	r1, [pc, #16]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003364:	4313      	orrs	r3, r2
 8003366:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003368:	7bfb      	ldrb	r3, [r7, #15]
}
 800336a:	4618      	mov	r0, r3
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	40021000 	.word	0x40021000

08003378 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e049      	b.n	800341e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003390:	b2db      	uxtb	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d106      	bne.n	80033a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f7fd ff40 	bl	8001224 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2202      	movs	r2, #2
 80033a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	3304      	adds	r3, #4
 80033b4:	4619      	mov	r1, r3
 80033b6:	4610      	mov	r0, r2
 80033b8:	f000 f9d6 	bl	8003768 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2201      	movs	r2, #1
 80033e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2201      	movs	r2, #1
 80033f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3708      	adds	r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
	...

08003428 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003436:	b2db      	uxtb	r3, r3
 8003438:	2b01      	cmp	r3, #1
 800343a:	d001      	beq.n	8003440 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e04f      	b.n	80034e0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2202      	movs	r2, #2
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68da      	ldr	r2, [r3, #12]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f042 0201 	orr.w	r2, r2, #1
 8003456:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a23      	ldr	r2, [pc, #140]	@ (80034ec <HAL_TIM_Base_Start_IT+0xc4>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d01d      	beq.n	800349e <HAL_TIM_Base_Start_IT+0x76>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800346a:	d018      	beq.n	800349e <HAL_TIM_Base_Start_IT+0x76>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a1f      	ldr	r2, [pc, #124]	@ (80034f0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d013      	beq.n	800349e <HAL_TIM_Base_Start_IT+0x76>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a1e      	ldr	r2, [pc, #120]	@ (80034f4 <HAL_TIM_Base_Start_IT+0xcc>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d00e      	beq.n	800349e <HAL_TIM_Base_Start_IT+0x76>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a1c      	ldr	r2, [pc, #112]	@ (80034f8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d009      	beq.n	800349e <HAL_TIM_Base_Start_IT+0x76>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a1b      	ldr	r2, [pc, #108]	@ (80034fc <HAL_TIM_Base_Start_IT+0xd4>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d004      	beq.n	800349e <HAL_TIM_Base_Start_IT+0x76>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a19      	ldr	r2, [pc, #100]	@ (8003500 <HAL_TIM_Base_Start_IT+0xd8>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d115      	bne.n	80034ca <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	689a      	ldr	r2, [r3, #8]
 80034a4:	4b17      	ldr	r3, [pc, #92]	@ (8003504 <HAL_TIM_Base_Start_IT+0xdc>)
 80034a6:	4013      	ands	r3, r2
 80034a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2b06      	cmp	r3, #6
 80034ae:	d015      	beq.n	80034dc <HAL_TIM_Base_Start_IT+0xb4>
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034b6:	d011      	beq.n	80034dc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 0201 	orr.w	r2, r2, #1
 80034c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034c8:	e008      	b.n	80034dc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f042 0201 	orr.w	r2, r2, #1
 80034d8:	601a      	str	r2, [r3, #0]
 80034da:	e000      	b.n	80034de <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3714      	adds	r7, #20
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr
 80034ec:	40012c00 	.word	0x40012c00
 80034f0:	40000400 	.word	0x40000400
 80034f4:	40000800 	.word	0x40000800
 80034f8:	40000c00 	.word	0x40000c00
 80034fc:	40013400 	.word	0x40013400
 8003500:	40014000 	.word	0x40014000
 8003504:	00010007 	.word	0x00010007

08003508 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	691b      	ldr	r3, [r3, #16]
 800351e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d020      	beq.n	800356c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	f003 0302 	and.w	r3, r3, #2
 8003530:	2b00      	cmp	r3, #0
 8003532:	d01b      	beq.n	800356c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f06f 0202 	mvn.w	r2, #2
 800353c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2201      	movs	r2, #1
 8003542:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	699b      	ldr	r3, [r3, #24]
 800354a:	f003 0303 	and.w	r3, r3, #3
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 f8e9 	bl	800372a <HAL_TIM_IC_CaptureCallback>
 8003558:	e005      	b.n	8003566 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 f8db 	bl	8003716 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f000 f8ec 	bl	800373e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	f003 0304 	and.w	r3, r3, #4
 8003572:	2b00      	cmp	r3, #0
 8003574:	d020      	beq.n	80035b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f003 0304 	and.w	r3, r3, #4
 800357c:	2b00      	cmp	r3, #0
 800357e:	d01b      	beq.n	80035b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f06f 0204 	mvn.w	r2, #4
 8003588:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2202      	movs	r2, #2
 800358e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 f8c3 	bl	800372a <HAL_TIM_IC_CaptureCallback>
 80035a4:	e005      	b.n	80035b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 f8b5 	bl	8003716 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 f8c6 	bl	800373e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	f003 0308 	and.w	r3, r3, #8
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d020      	beq.n	8003604 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	f003 0308 	and.w	r3, r3, #8
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d01b      	beq.n	8003604 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f06f 0208 	mvn.w	r2, #8
 80035d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2204      	movs	r2, #4
 80035da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	69db      	ldr	r3, [r3, #28]
 80035e2:	f003 0303 	and.w	r3, r3, #3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 f89d 	bl	800372a <HAL_TIM_IC_CaptureCallback>
 80035f0:	e005      	b.n	80035fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f000 f88f 	bl	8003716 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f000 f8a0 	bl	800373e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f003 0310 	and.w	r3, r3, #16
 800360a:	2b00      	cmp	r3, #0
 800360c:	d020      	beq.n	8003650 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f003 0310 	and.w	r3, r3, #16
 8003614:	2b00      	cmp	r3, #0
 8003616:	d01b      	beq.n	8003650 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f06f 0210 	mvn.w	r2, #16
 8003620:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2208      	movs	r2, #8
 8003626:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	69db      	ldr	r3, [r3, #28]
 800362e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003632:	2b00      	cmp	r3, #0
 8003634:	d003      	beq.n	800363e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f000 f877 	bl	800372a <HAL_TIM_IC_CaptureCallback>
 800363c:	e005      	b.n	800364a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 f869 	bl	8003716 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f000 f87a 	bl	800373e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	f003 0301 	and.w	r3, r3, #1
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00c      	beq.n	8003674 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	d007      	beq.n	8003674 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f06f 0201 	mvn.w	r2, #1
 800366c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f7fd fd90 	bl	8001194 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800367a:	2b00      	cmp	r3, #0
 800367c:	d104      	bne.n	8003688 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003684:	2b00      	cmp	r3, #0
 8003686:	d00c      	beq.n	80036a2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800368e:	2b00      	cmp	r3, #0
 8003690:	d007      	beq.n	80036a2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800369a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	f000 f913 	bl	80038c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00c      	beq.n	80036c6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d007      	beq.n	80036c6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80036be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f000 f90b 	bl	80038dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00c      	beq.n	80036ea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d007      	beq.n	80036ea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80036e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f000 f834 	bl	8003752 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	f003 0320 	and.w	r3, r3, #32
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00c      	beq.n	800370e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	f003 0320 	and.w	r3, r3, #32
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d007      	beq.n	800370e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f06f 0220 	mvn.w	r2, #32
 8003706:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f000 f8d3 	bl	80038b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800370e:	bf00      	nop
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}

08003716 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003716:	b480      	push	{r7}
 8003718:	b083      	sub	sp, #12
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800371e:	bf00      	nop
 8003720:	370c      	adds	r7, #12
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr

0800372a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800372a:	b480      	push	{r7}
 800372c:	b083      	sub	sp, #12
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr

0800373e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800373e:	b480      	push	{r7}
 8003740:	b083      	sub	sp, #12
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003746:	bf00      	nop
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr

08003752 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003752:	b480      	push	{r7}
 8003754:	b083      	sub	sp, #12
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800375a:	bf00      	nop
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
	...

08003768 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003768:	b480      	push	{r7}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	4a46      	ldr	r2, [pc, #280]	@ (8003894 <TIM_Base_SetConfig+0x12c>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d013      	beq.n	80037a8 <TIM_Base_SetConfig+0x40>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003786:	d00f      	beq.n	80037a8 <TIM_Base_SetConfig+0x40>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	4a43      	ldr	r2, [pc, #268]	@ (8003898 <TIM_Base_SetConfig+0x130>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d00b      	beq.n	80037a8 <TIM_Base_SetConfig+0x40>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	4a42      	ldr	r2, [pc, #264]	@ (800389c <TIM_Base_SetConfig+0x134>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d007      	beq.n	80037a8 <TIM_Base_SetConfig+0x40>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	4a41      	ldr	r2, [pc, #260]	@ (80038a0 <TIM_Base_SetConfig+0x138>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d003      	beq.n	80037a8 <TIM_Base_SetConfig+0x40>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	4a40      	ldr	r2, [pc, #256]	@ (80038a4 <TIM_Base_SetConfig+0x13c>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d108      	bne.n	80037ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	68fa      	ldr	r2, [r7, #12]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a35      	ldr	r2, [pc, #212]	@ (8003894 <TIM_Base_SetConfig+0x12c>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d01f      	beq.n	8003802 <TIM_Base_SetConfig+0x9a>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037c8:	d01b      	beq.n	8003802 <TIM_Base_SetConfig+0x9a>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a32      	ldr	r2, [pc, #200]	@ (8003898 <TIM_Base_SetConfig+0x130>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d017      	beq.n	8003802 <TIM_Base_SetConfig+0x9a>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a31      	ldr	r2, [pc, #196]	@ (800389c <TIM_Base_SetConfig+0x134>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d013      	beq.n	8003802 <TIM_Base_SetConfig+0x9a>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a30      	ldr	r2, [pc, #192]	@ (80038a0 <TIM_Base_SetConfig+0x138>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d00f      	beq.n	8003802 <TIM_Base_SetConfig+0x9a>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a2f      	ldr	r2, [pc, #188]	@ (80038a4 <TIM_Base_SetConfig+0x13c>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d00b      	beq.n	8003802 <TIM_Base_SetConfig+0x9a>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a2e      	ldr	r2, [pc, #184]	@ (80038a8 <TIM_Base_SetConfig+0x140>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d007      	beq.n	8003802 <TIM_Base_SetConfig+0x9a>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a2d      	ldr	r2, [pc, #180]	@ (80038ac <TIM_Base_SetConfig+0x144>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d003      	beq.n	8003802 <TIM_Base_SetConfig+0x9a>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a2c      	ldr	r2, [pc, #176]	@ (80038b0 <TIM_Base_SetConfig+0x148>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d108      	bne.n	8003814 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003808:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	4313      	orrs	r3, r2
 8003812:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	4313      	orrs	r3, r2
 8003820:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	68fa      	ldr	r2, [r7, #12]
 8003826:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	689a      	ldr	r2, [r3, #8]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a16      	ldr	r2, [pc, #88]	@ (8003894 <TIM_Base_SetConfig+0x12c>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d00f      	beq.n	8003860 <TIM_Base_SetConfig+0xf8>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a18      	ldr	r2, [pc, #96]	@ (80038a4 <TIM_Base_SetConfig+0x13c>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d00b      	beq.n	8003860 <TIM_Base_SetConfig+0xf8>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a17      	ldr	r2, [pc, #92]	@ (80038a8 <TIM_Base_SetConfig+0x140>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d007      	beq.n	8003860 <TIM_Base_SetConfig+0xf8>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a16      	ldr	r2, [pc, #88]	@ (80038ac <TIM_Base_SetConfig+0x144>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d003      	beq.n	8003860 <TIM_Base_SetConfig+0xf8>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a15      	ldr	r2, [pc, #84]	@ (80038b0 <TIM_Base_SetConfig+0x148>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d103      	bne.n	8003868 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	691a      	ldr	r2, [r3, #16]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	2b01      	cmp	r3, #1
 8003878:	d105      	bne.n	8003886 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	f023 0201 	bic.w	r2, r3, #1
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	611a      	str	r2, [r3, #16]
  }
}
 8003886:	bf00      	nop
 8003888:	3714      	adds	r7, #20
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	40012c00 	.word	0x40012c00
 8003898:	40000400 	.word	0x40000400
 800389c:	40000800 	.word	0x40000800
 80038a0:	40000c00 	.word	0x40000c00
 80038a4:	40013400 	.word	0x40013400
 80038a8:	40014000 	.word	0x40014000
 80038ac:	40014400 	.word	0x40014400
 80038b0:	40014800 	.word	0x40014800

080038b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80038e4:	bf00      	nop
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d101      	bne.n	8003902 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e040      	b.n	8003984 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003906:	2b00      	cmp	r3, #0
 8003908:	d106      	bne.n	8003918 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7fd fcac 	bl	8001270 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2224      	movs	r2, #36	@ 0x24
 800391c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 0201 	bic.w	r2, r2, #1
 800392c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003932:	2b00      	cmp	r3, #0
 8003934:	d002      	beq.n	800393c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 fb6a 	bl	8004010 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	f000 f8af 	bl	8003aa0 <UART_SetConfig>
 8003942:	4603      	mov	r3, r0
 8003944:	2b01      	cmp	r3, #1
 8003946:	d101      	bne.n	800394c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e01b      	b.n	8003984 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	685a      	ldr	r2, [r3, #4]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800395a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	689a      	ldr	r2, [r3, #8]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800396a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f042 0201 	orr.w	r2, r2, #1
 800397a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f000 fbe9 	bl	8004154 <UART_CheckIdleState>
 8003982:	4603      	mov	r3, r0
}
 8003984:	4618      	mov	r0, r3
 8003986:	3708      	adds	r7, #8
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b08a      	sub	sp, #40	@ 0x28
 8003990:	af02      	add	r7, sp, #8
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	603b      	str	r3, [r7, #0]
 8003998:	4613      	mov	r3, r2
 800399a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039a0:	2b20      	cmp	r3, #32
 80039a2:	d177      	bne.n	8003a94 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d002      	beq.n	80039b0 <HAL_UART_Transmit+0x24>
 80039aa:	88fb      	ldrh	r3, [r7, #6]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d101      	bne.n	80039b4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e070      	b.n	8003a96 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2221      	movs	r2, #33	@ 0x21
 80039c0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039c2:	f7fd fea5 	bl	8001710 <HAL_GetTick>
 80039c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	88fa      	ldrh	r2, [r7, #6]
 80039cc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	88fa      	ldrh	r2, [r7, #6]
 80039d4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039e0:	d108      	bne.n	80039f4 <HAL_UART_Transmit+0x68>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d104      	bne.n	80039f4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80039ea:	2300      	movs	r3, #0
 80039ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	61bb      	str	r3, [r7, #24]
 80039f2:	e003      	b.n	80039fc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039f8:	2300      	movs	r3, #0
 80039fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80039fc:	e02f      	b.n	8003a5e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	9300      	str	r3, [sp, #0]
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	2200      	movs	r2, #0
 8003a06:	2180      	movs	r1, #128	@ 0x80
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f000 fc4b 	bl	80042a4 <UART_WaitOnFlagUntilTimeout>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d004      	beq.n	8003a1e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2220      	movs	r2, #32
 8003a18:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e03b      	b.n	8003a96 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d10b      	bne.n	8003a3c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a24:	69bb      	ldr	r3, [r7, #24]
 8003a26:	881a      	ldrh	r2, [r3, #0]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a30:	b292      	uxth	r2, r2
 8003a32:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	3302      	adds	r3, #2
 8003a38:	61bb      	str	r3, [r7, #24]
 8003a3a:	e007      	b.n	8003a4c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	781a      	ldrb	r2, [r3, #0]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003a46:	69fb      	ldr	r3, [r7, #28]
 8003a48:	3301      	adds	r3, #1
 8003a4a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	3b01      	subs	r3, #1
 8003a56:	b29a      	uxth	r2, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1c9      	bne.n	80039fe <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	9300      	str	r3, [sp, #0]
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	2200      	movs	r2, #0
 8003a72:	2140      	movs	r1, #64	@ 0x40
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f000 fc15 	bl	80042a4 <UART_WaitOnFlagUntilTimeout>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d004      	beq.n	8003a8a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2220      	movs	r2, #32
 8003a84:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e005      	b.n	8003a96 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2220      	movs	r2, #32
 8003a8e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003a90:	2300      	movs	r3, #0
 8003a92:	e000      	b.n	8003a96 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003a94:	2302      	movs	r3, #2
  }
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3720      	adds	r7, #32
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
	...

08003aa0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003aa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003aa4:	b08a      	sub	sp, #40	@ 0x28
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	689a      	ldr	r2, [r3, #8]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	691b      	ldr	r3, [r3, #16]
 8003ab8:	431a      	orrs	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	695b      	ldr	r3, [r3, #20]
 8003abe:	431a      	orrs	r2, r3
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	69db      	ldr	r3, [r3, #28]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	4ba4      	ldr	r3, [pc, #656]	@ (8003d60 <UART_SetConfig+0x2c0>)
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	6812      	ldr	r2, [r2, #0]
 8003ad6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ad8:	430b      	orrs	r3, r1
 8003ada:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	68da      	ldr	r2, [r3, #12]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	430a      	orrs	r2, r1
 8003af0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	699b      	ldr	r3, [r3, #24]
 8003af6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a99      	ldr	r2, [pc, #612]	@ (8003d64 <UART_SetConfig+0x2c4>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d004      	beq.n	8003b0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6a1b      	ldr	r3, [r3, #32]
 8003b06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b1c:	430a      	orrs	r2, r1
 8003b1e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a90      	ldr	r2, [pc, #576]	@ (8003d68 <UART_SetConfig+0x2c8>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d126      	bne.n	8003b78 <UART_SetConfig+0xd8>
 8003b2a:	4b90      	ldr	r3, [pc, #576]	@ (8003d6c <UART_SetConfig+0x2cc>)
 8003b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b30:	f003 0303 	and.w	r3, r3, #3
 8003b34:	2b03      	cmp	r3, #3
 8003b36:	d81b      	bhi.n	8003b70 <UART_SetConfig+0xd0>
 8003b38:	a201      	add	r2, pc, #4	@ (adr r2, 8003b40 <UART_SetConfig+0xa0>)
 8003b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b3e:	bf00      	nop
 8003b40:	08003b51 	.word	0x08003b51
 8003b44:	08003b61 	.word	0x08003b61
 8003b48:	08003b59 	.word	0x08003b59
 8003b4c:	08003b69 	.word	0x08003b69
 8003b50:	2301      	movs	r3, #1
 8003b52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b56:	e116      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003b58:	2302      	movs	r3, #2
 8003b5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b5e:	e112      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003b60:	2304      	movs	r3, #4
 8003b62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b66:	e10e      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003b68:	2308      	movs	r3, #8
 8003b6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b6e:	e10a      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003b70:	2310      	movs	r3, #16
 8003b72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b76:	e106      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a7c      	ldr	r2, [pc, #496]	@ (8003d70 <UART_SetConfig+0x2d0>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d138      	bne.n	8003bf4 <UART_SetConfig+0x154>
 8003b82:	4b7a      	ldr	r3, [pc, #488]	@ (8003d6c <UART_SetConfig+0x2cc>)
 8003b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b88:	f003 030c 	and.w	r3, r3, #12
 8003b8c:	2b0c      	cmp	r3, #12
 8003b8e:	d82d      	bhi.n	8003bec <UART_SetConfig+0x14c>
 8003b90:	a201      	add	r2, pc, #4	@ (adr r2, 8003b98 <UART_SetConfig+0xf8>)
 8003b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b96:	bf00      	nop
 8003b98:	08003bcd 	.word	0x08003bcd
 8003b9c:	08003bed 	.word	0x08003bed
 8003ba0:	08003bed 	.word	0x08003bed
 8003ba4:	08003bed 	.word	0x08003bed
 8003ba8:	08003bdd 	.word	0x08003bdd
 8003bac:	08003bed 	.word	0x08003bed
 8003bb0:	08003bed 	.word	0x08003bed
 8003bb4:	08003bed 	.word	0x08003bed
 8003bb8:	08003bd5 	.word	0x08003bd5
 8003bbc:	08003bed 	.word	0x08003bed
 8003bc0:	08003bed 	.word	0x08003bed
 8003bc4:	08003bed 	.word	0x08003bed
 8003bc8:	08003be5 	.word	0x08003be5
 8003bcc:	2300      	movs	r3, #0
 8003bce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bd2:	e0d8      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003bd4:	2302      	movs	r3, #2
 8003bd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bda:	e0d4      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003bdc:	2304      	movs	r3, #4
 8003bde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003be2:	e0d0      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003be4:	2308      	movs	r3, #8
 8003be6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bea:	e0cc      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003bec:	2310      	movs	r3, #16
 8003bee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bf2:	e0c8      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a5e      	ldr	r2, [pc, #376]	@ (8003d74 <UART_SetConfig+0x2d4>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d125      	bne.n	8003c4a <UART_SetConfig+0x1aa>
 8003bfe:	4b5b      	ldr	r3, [pc, #364]	@ (8003d6c <UART_SetConfig+0x2cc>)
 8003c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c04:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003c08:	2b30      	cmp	r3, #48	@ 0x30
 8003c0a:	d016      	beq.n	8003c3a <UART_SetConfig+0x19a>
 8003c0c:	2b30      	cmp	r3, #48	@ 0x30
 8003c0e:	d818      	bhi.n	8003c42 <UART_SetConfig+0x1a2>
 8003c10:	2b20      	cmp	r3, #32
 8003c12:	d00a      	beq.n	8003c2a <UART_SetConfig+0x18a>
 8003c14:	2b20      	cmp	r3, #32
 8003c16:	d814      	bhi.n	8003c42 <UART_SetConfig+0x1a2>
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d002      	beq.n	8003c22 <UART_SetConfig+0x182>
 8003c1c:	2b10      	cmp	r3, #16
 8003c1e:	d008      	beq.n	8003c32 <UART_SetConfig+0x192>
 8003c20:	e00f      	b.n	8003c42 <UART_SetConfig+0x1a2>
 8003c22:	2300      	movs	r3, #0
 8003c24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c28:	e0ad      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003c2a:	2302      	movs	r3, #2
 8003c2c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c30:	e0a9      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003c32:	2304      	movs	r3, #4
 8003c34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c38:	e0a5      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003c3a:	2308      	movs	r3, #8
 8003c3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c40:	e0a1      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003c42:	2310      	movs	r3, #16
 8003c44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c48:	e09d      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a4a      	ldr	r2, [pc, #296]	@ (8003d78 <UART_SetConfig+0x2d8>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d125      	bne.n	8003ca0 <UART_SetConfig+0x200>
 8003c54:	4b45      	ldr	r3, [pc, #276]	@ (8003d6c <UART_SetConfig+0x2cc>)
 8003c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c5a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003c5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c60:	d016      	beq.n	8003c90 <UART_SetConfig+0x1f0>
 8003c62:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c64:	d818      	bhi.n	8003c98 <UART_SetConfig+0x1f8>
 8003c66:	2b80      	cmp	r3, #128	@ 0x80
 8003c68:	d00a      	beq.n	8003c80 <UART_SetConfig+0x1e0>
 8003c6a:	2b80      	cmp	r3, #128	@ 0x80
 8003c6c:	d814      	bhi.n	8003c98 <UART_SetConfig+0x1f8>
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d002      	beq.n	8003c78 <UART_SetConfig+0x1d8>
 8003c72:	2b40      	cmp	r3, #64	@ 0x40
 8003c74:	d008      	beq.n	8003c88 <UART_SetConfig+0x1e8>
 8003c76:	e00f      	b.n	8003c98 <UART_SetConfig+0x1f8>
 8003c78:	2300      	movs	r3, #0
 8003c7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c7e:	e082      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003c80:	2302      	movs	r3, #2
 8003c82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c86:	e07e      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003c88:	2304      	movs	r3, #4
 8003c8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c8e:	e07a      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003c90:	2308      	movs	r3, #8
 8003c92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c96:	e076      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003c98:	2310      	movs	r3, #16
 8003c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c9e:	e072      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a35      	ldr	r2, [pc, #212]	@ (8003d7c <UART_SetConfig+0x2dc>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d12a      	bne.n	8003d00 <UART_SetConfig+0x260>
 8003caa:	4b30      	ldr	r3, [pc, #192]	@ (8003d6c <UART_SetConfig+0x2cc>)
 8003cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cb0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cb4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cb8:	d01a      	beq.n	8003cf0 <UART_SetConfig+0x250>
 8003cba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cbe:	d81b      	bhi.n	8003cf8 <UART_SetConfig+0x258>
 8003cc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cc4:	d00c      	beq.n	8003ce0 <UART_SetConfig+0x240>
 8003cc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cca:	d815      	bhi.n	8003cf8 <UART_SetConfig+0x258>
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d003      	beq.n	8003cd8 <UART_SetConfig+0x238>
 8003cd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cd4:	d008      	beq.n	8003ce8 <UART_SetConfig+0x248>
 8003cd6:	e00f      	b.n	8003cf8 <UART_SetConfig+0x258>
 8003cd8:	2300      	movs	r3, #0
 8003cda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cde:	e052      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003ce0:	2302      	movs	r3, #2
 8003ce2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ce6:	e04e      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003ce8:	2304      	movs	r3, #4
 8003cea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cee:	e04a      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003cf0:	2308      	movs	r3, #8
 8003cf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cf6:	e046      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003cf8:	2310      	movs	r3, #16
 8003cfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cfe:	e042      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a17      	ldr	r2, [pc, #92]	@ (8003d64 <UART_SetConfig+0x2c4>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d13a      	bne.n	8003d80 <UART_SetConfig+0x2e0>
 8003d0a:	4b18      	ldr	r3, [pc, #96]	@ (8003d6c <UART_SetConfig+0x2cc>)
 8003d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d10:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003d14:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d18:	d01a      	beq.n	8003d50 <UART_SetConfig+0x2b0>
 8003d1a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d1e:	d81b      	bhi.n	8003d58 <UART_SetConfig+0x2b8>
 8003d20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d24:	d00c      	beq.n	8003d40 <UART_SetConfig+0x2a0>
 8003d26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d2a:	d815      	bhi.n	8003d58 <UART_SetConfig+0x2b8>
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d003      	beq.n	8003d38 <UART_SetConfig+0x298>
 8003d30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d34:	d008      	beq.n	8003d48 <UART_SetConfig+0x2a8>
 8003d36:	e00f      	b.n	8003d58 <UART_SetConfig+0x2b8>
 8003d38:	2300      	movs	r3, #0
 8003d3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d3e:	e022      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003d40:	2302      	movs	r3, #2
 8003d42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d46:	e01e      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003d48:	2304      	movs	r3, #4
 8003d4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d4e:	e01a      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003d50:	2308      	movs	r3, #8
 8003d52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d56:	e016      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003d58:	2310      	movs	r3, #16
 8003d5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d5e:	e012      	b.n	8003d86 <UART_SetConfig+0x2e6>
 8003d60:	efff69f3 	.word	0xefff69f3
 8003d64:	40008000 	.word	0x40008000
 8003d68:	40013800 	.word	0x40013800
 8003d6c:	40021000 	.word	0x40021000
 8003d70:	40004400 	.word	0x40004400
 8003d74:	40004800 	.word	0x40004800
 8003d78:	40004c00 	.word	0x40004c00
 8003d7c:	40005000 	.word	0x40005000
 8003d80:	2310      	movs	r3, #16
 8003d82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a9f      	ldr	r2, [pc, #636]	@ (8004008 <UART_SetConfig+0x568>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d17a      	bne.n	8003e86 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003d90:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003d94:	2b08      	cmp	r3, #8
 8003d96:	d824      	bhi.n	8003de2 <UART_SetConfig+0x342>
 8003d98:	a201      	add	r2, pc, #4	@ (adr r2, 8003da0 <UART_SetConfig+0x300>)
 8003d9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d9e:	bf00      	nop
 8003da0:	08003dc5 	.word	0x08003dc5
 8003da4:	08003de3 	.word	0x08003de3
 8003da8:	08003dcd 	.word	0x08003dcd
 8003dac:	08003de3 	.word	0x08003de3
 8003db0:	08003dd3 	.word	0x08003dd3
 8003db4:	08003de3 	.word	0x08003de3
 8003db8:	08003de3 	.word	0x08003de3
 8003dbc:	08003de3 	.word	0x08003de3
 8003dc0:	08003ddb 	.word	0x08003ddb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dc4:	f7fe fd5e 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
 8003dc8:	61f8      	str	r0, [r7, #28]
        break;
 8003dca:	e010      	b.n	8003dee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dcc:	4b8f      	ldr	r3, [pc, #572]	@ (800400c <UART_SetConfig+0x56c>)
 8003dce:	61fb      	str	r3, [r7, #28]
        break;
 8003dd0:	e00d      	b.n	8003dee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003dd2:	f7fe fcbf 	bl	8002754 <HAL_RCC_GetSysClockFreq>
 8003dd6:	61f8      	str	r0, [r7, #28]
        break;
 8003dd8:	e009      	b.n	8003dee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003dde:	61fb      	str	r3, [r7, #28]
        break;
 8003de0:	e005      	b.n	8003dee <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003de2:	2300      	movs	r3, #0
 8003de4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003dec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	f000 80fb 	beq.w	8003fec <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	685a      	ldr	r2, [r3, #4]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	4413      	add	r3, r2
 8003e00:	69fa      	ldr	r2, [r7, #28]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d305      	bcc.n	8003e12 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e0c:	69fa      	ldr	r2, [r7, #28]
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d903      	bls.n	8003e1a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003e18:	e0e8      	b.n	8003fec <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	461c      	mov	r4, r3
 8003e20:	4615      	mov	r5, r2
 8003e22:	f04f 0200 	mov.w	r2, #0
 8003e26:	f04f 0300 	mov.w	r3, #0
 8003e2a:	022b      	lsls	r3, r5, #8
 8003e2c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003e30:	0222      	lsls	r2, r4, #8
 8003e32:	68f9      	ldr	r1, [r7, #12]
 8003e34:	6849      	ldr	r1, [r1, #4]
 8003e36:	0849      	lsrs	r1, r1, #1
 8003e38:	2000      	movs	r0, #0
 8003e3a:	4688      	mov	r8, r1
 8003e3c:	4681      	mov	r9, r0
 8003e3e:	eb12 0a08 	adds.w	sl, r2, r8
 8003e42:	eb43 0b09 	adc.w	fp, r3, r9
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	603b      	str	r3, [r7, #0]
 8003e4e:	607a      	str	r2, [r7, #4]
 8003e50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e54:	4650      	mov	r0, sl
 8003e56:	4659      	mov	r1, fp
 8003e58:	f7fc fa0a 	bl	8000270 <__aeabi_uldivmod>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	460b      	mov	r3, r1
 8003e60:	4613      	mov	r3, r2
 8003e62:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003e64:	69bb      	ldr	r3, [r7, #24]
 8003e66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e6a:	d308      	bcc.n	8003e7e <UART_SetConfig+0x3de>
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e72:	d204      	bcs.n	8003e7e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	60da      	str	r2, [r3, #12]
 8003e7c:	e0b6      	b.n	8003fec <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003e84:	e0b2      	b.n	8003fec <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	69db      	ldr	r3, [r3, #28]
 8003e8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e8e:	d15e      	bne.n	8003f4e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003e90:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003e94:	2b08      	cmp	r3, #8
 8003e96:	d828      	bhi.n	8003eea <UART_SetConfig+0x44a>
 8003e98:	a201      	add	r2, pc, #4	@ (adr r2, 8003ea0 <UART_SetConfig+0x400>)
 8003e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e9e:	bf00      	nop
 8003ea0:	08003ec5 	.word	0x08003ec5
 8003ea4:	08003ecd 	.word	0x08003ecd
 8003ea8:	08003ed5 	.word	0x08003ed5
 8003eac:	08003eeb 	.word	0x08003eeb
 8003eb0:	08003edb 	.word	0x08003edb
 8003eb4:	08003eeb 	.word	0x08003eeb
 8003eb8:	08003eeb 	.word	0x08003eeb
 8003ebc:	08003eeb 	.word	0x08003eeb
 8003ec0:	08003ee3 	.word	0x08003ee3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ec4:	f7fe fcde 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
 8003ec8:	61f8      	str	r0, [r7, #28]
        break;
 8003eca:	e014      	b.n	8003ef6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ecc:	f7fe fcf0 	bl	80028b0 <HAL_RCC_GetPCLK2Freq>
 8003ed0:	61f8      	str	r0, [r7, #28]
        break;
 8003ed2:	e010      	b.n	8003ef6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ed4:	4b4d      	ldr	r3, [pc, #308]	@ (800400c <UART_SetConfig+0x56c>)
 8003ed6:	61fb      	str	r3, [r7, #28]
        break;
 8003ed8:	e00d      	b.n	8003ef6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003eda:	f7fe fc3b 	bl	8002754 <HAL_RCC_GetSysClockFreq>
 8003ede:	61f8      	str	r0, [r7, #28]
        break;
 8003ee0:	e009      	b.n	8003ef6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ee2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ee6:	61fb      	str	r3, [r7, #28]
        break;
 8003ee8:	e005      	b.n	8003ef6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003eea:	2300      	movs	r3, #0
 8003eec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003ef4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d077      	beq.n	8003fec <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	005a      	lsls	r2, r3, #1
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	085b      	lsrs	r3, r3, #1
 8003f06:	441a      	add	r2, r3
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f10:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	2b0f      	cmp	r3, #15
 8003f16:	d916      	bls.n	8003f46 <UART_SetConfig+0x4a6>
 8003f18:	69bb      	ldr	r3, [r7, #24]
 8003f1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f1e:	d212      	bcs.n	8003f46 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f20:	69bb      	ldr	r3, [r7, #24]
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	f023 030f 	bic.w	r3, r3, #15
 8003f28:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	085b      	lsrs	r3, r3, #1
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	f003 0307 	and.w	r3, r3, #7
 8003f34:	b29a      	uxth	r2, r3
 8003f36:	8afb      	ldrh	r3, [r7, #22]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	8afa      	ldrh	r2, [r7, #22]
 8003f42:	60da      	str	r2, [r3, #12]
 8003f44:	e052      	b.n	8003fec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003f4c:	e04e      	b.n	8003fec <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f4e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003f52:	2b08      	cmp	r3, #8
 8003f54:	d827      	bhi.n	8003fa6 <UART_SetConfig+0x506>
 8003f56:	a201      	add	r2, pc, #4	@ (adr r2, 8003f5c <UART_SetConfig+0x4bc>)
 8003f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f5c:	08003f81 	.word	0x08003f81
 8003f60:	08003f89 	.word	0x08003f89
 8003f64:	08003f91 	.word	0x08003f91
 8003f68:	08003fa7 	.word	0x08003fa7
 8003f6c:	08003f97 	.word	0x08003f97
 8003f70:	08003fa7 	.word	0x08003fa7
 8003f74:	08003fa7 	.word	0x08003fa7
 8003f78:	08003fa7 	.word	0x08003fa7
 8003f7c:	08003f9f 	.word	0x08003f9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f80:	f7fe fc80 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
 8003f84:	61f8      	str	r0, [r7, #28]
        break;
 8003f86:	e014      	b.n	8003fb2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f88:	f7fe fc92 	bl	80028b0 <HAL_RCC_GetPCLK2Freq>
 8003f8c:	61f8      	str	r0, [r7, #28]
        break;
 8003f8e:	e010      	b.n	8003fb2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f90:	4b1e      	ldr	r3, [pc, #120]	@ (800400c <UART_SetConfig+0x56c>)
 8003f92:	61fb      	str	r3, [r7, #28]
        break;
 8003f94:	e00d      	b.n	8003fb2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f96:	f7fe fbdd 	bl	8002754 <HAL_RCC_GetSysClockFreq>
 8003f9a:	61f8      	str	r0, [r7, #28]
        break;
 8003f9c:	e009      	b.n	8003fb2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fa2:	61fb      	str	r3, [r7, #28]
        break;
 8003fa4:	e005      	b.n	8003fb2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003fb0:	bf00      	nop
    }

    if (pclk != 0U)
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d019      	beq.n	8003fec <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	085a      	lsrs	r2, r3, #1
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	441a      	add	r2, r3
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fca:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fcc:	69bb      	ldr	r3, [r7, #24]
 8003fce:	2b0f      	cmp	r3, #15
 8003fd0:	d909      	bls.n	8003fe6 <UART_SetConfig+0x546>
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fd8:	d205      	bcs.n	8003fe6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	b29a      	uxth	r2, r3
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	60da      	str	r2, [r3, #12]
 8003fe4:	e002      	b.n	8003fec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003ff8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3728      	adds	r7, #40	@ 0x28
 8004000:	46bd      	mov	sp, r7
 8004002:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004006:	bf00      	nop
 8004008:	40008000 	.word	0x40008000
 800400c:	00f42400 	.word	0x00f42400

08004010 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401c:	f003 0308 	and.w	r3, r3, #8
 8004020:	2b00      	cmp	r3, #0
 8004022:	d00a      	beq.n	800403a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	430a      	orrs	r2, r1
 8004038:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403e:	f003 0301 	and.w	r3, r3, #1
 8004042:	2b00      	cmp	r3, #0
 8004044:	d00a      	beq.n	800405c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	430a      	orrs	r2, r1
 800405a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d00a      	beq.n	800407e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	430a      	orrs	r2, r1
 800407c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004082:	f003 0304 	and.w	r3, r3, #4
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00a      	beq.n	80040a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	430a      	orrs	r2, r1
 800409e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a4:	f003 0310 	and.w	r3, r3, #16
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d00a      	beq.n	80040c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	430a      	orrs	r2, r1
 80040c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c6:	f003 0320 	and.w	r3, r3, #32
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d00a      	beq.n	80040e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	430a      	orrs	r2, r1
 80040e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d01a      	beq.n	8004126 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	430a      	orrs	r2, r1
 8004104:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800410e:	d10a      	bne.n	8004126 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	430a      	orrs	r2, r1
 8004124:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800412a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00a      	beq.n	8004148 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	430a      	orrs	r2, r1
 8004146:	605a      	str	r2, [r3, #4]
  }
}
 8004148:	bf00      	nop
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b098      	sub	sp, #96	@ 0x60
 8004158:	af02      	add	r7, sp, #8
 800415a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004164:	f7fd fad4 	bl	8001710 <HAL_GetTick>
 8004168:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0308 	and.w	r3, r3, #8
 8004174:	2b08      	cmp	r3, #8
 8004176:	d12e      	bne.n	80041d6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004178:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800417c:	9300      	str	r3, [sp, #0]
 800417e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004180:	2200      	movs	r2, #0
 8004182:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 f88c 	bl	80042a4 <UART_WaitOnFlagUntilTimeout>
 800418c:	4603      	mov	r3, r0
 800418e:	2b00      	cmp	r3, #0
 8004190:	d021      	beq.n	80041d6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800419a:	e853 3f00 	ldrex	r3, [r3]
 800419e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	461a      	mov	r2, r3
 80041ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80041b2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80041b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041b8:	e841 2300 	strex	r3, r2, [r1]
 80041bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80041be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1e6      	bne.n	8004192 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2220      	movs	r2, #32
 80041c8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e062      	b.n	800429c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0304 	and.w	r3, r3, #4
 80041e0:	2b04      	cmp	r3, #4
 80041e2:	d149      	bne.n	8004278 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80041e8:	9300      	str	r3, [sp, #0]
 80041ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041ec:	2200      	movs	r2, #0
 80041ee:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 f856 	bl	80042a4 <UART_WaitOnFlagUntilTimeout>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d03c      	beq.n	8004278 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004206:	e853 3f00 	ldrex	r3, [r3]
 800420a:	623b      	str	r3, [r7, #32]
   return(result);
 800420c:	6a3b      	ldr	r3, [r7, #32]
 800420e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004212:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	461a      	mov	r2, r3
 800421a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800421c:	633b      	str	r3, [r7, #48]	@ 0x30
 800421e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004220:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004222:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004224:	e841 2300 	strex	r3, r2, [r1]
 8004228:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800422a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800422c:	2b00      	cmp	r3, #0
 800422e:	d1e6      	bne.n	80041fe <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	3308      	adds	r3, #8
 8004236:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	e853 3f00 	ldrex	r3, [r3]
 800423e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f023 0301 	bic.w	r3, r3, #1
 8004246:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	3308      	adds	r3, #8
 800424e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004250:	61fa      	str	r2, [r7, #28]
 8004252:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004254:	69b9      	ldr	r1, [r7, #24]
 8004256:	69fa      	ldr	r2, [r7, #28]
 8004258:	e841 2300 	strex	r3, r2, [r1]
 800425c:	617b      	str	r3, [r7, #20]
   return(result);
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d1e5      	bne.n	8004230 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2220      	movs	r2, #32
 8004268:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e011      	b.n	800429c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2220      	movs	r2, #32
 800427c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2220      	movs	r2, #32
 8004282:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2200      	movs	r2, #0
 800428a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800429a:	2300      	movs	r3, #0
}
 800429c:	4618      	mov	r0, r3
 800429e:	3758      	adds	r7, #88	@ 0x58
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	603b      	str	r3, [r7, #0]
 80042b0:	4613      	mov	r3, r2
 80042b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042b4:	e04f      	b.n	8004356 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042bc:	d04b      	beq.n	8004356 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042be:	f7fd fa27 	bl	8001710 <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	69ba      	ldr	r2, [r7, #24]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d302      	bcc.n	80042d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e04e      	b.n	8004376 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0304 	and.w	r3, r3, #4
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d037      	beq.n	8004356 <UART_WaitOnFlagUntilTimeout+0xb2>
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	2b80      	cmp	r3, #128	@ 0x80
 80042ea:	d034      	beq.n	8004356 <UART_WaitOnFlagUntilTimeout+0xb2>
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	2b40      	cmp	r3, #64	@ 0x40
 80042f0:	d031      	beq.n	8004356 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	69db      	ldr	r3, [r3, #28]
 80042f8:	f003 0308 	and.w	r3, r3, #8
 80042fc:	2b08      	cmp	r3, #8
 80042fe:	d110      	bne.n	8004322 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2208      	movs	r2, #8
 8004306:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004308:	68f8      	ldr	r0, [r7, #12]
 800430a:	f000 f838 	bl	800437e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2208      	movs	r2, #8
 8004312:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e029      	b.n	8004376 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	69db      	ldr	r3, [r3, #28]
 8004328:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800432c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004330:	d111      	bne.n	8004356 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800433a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800433c:	68f8      	ldr	r0, [r7, #12]
 800433e:	f000 f81e 	bl	800437e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2220      	movs	r2, #32
 8004346:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e00f      	b.n	8004376 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	69da      	ldr	r2, [r3, #28]
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	4013      	ands	r3, r2
 8004360:	68ba      	ldr	r2, [r7, #8]
 8004362:	429a      	cmp	r2, r3
 8004364:	bf0c      	ite	eq
 8004366:	2301      	moveq	r3, #1
 8004368:	2300      	movne	r3, #0
 800436a:	b2db      	uxtb	r3, r3
 800436c:	461a      	mov	r2, r3
 800436e:	79fb      	ldrb	r3, [r7, #7]
 8004370:	429a      	cmp	r2, r3
 8004372:	d0a0      	beq.n	80042b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3710      	adds	r7, #16
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}

0800437e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800437e:	b480      	push	{r7}
 8004380:	b095      	sub	sp, #84	@ 0x54
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800438c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800438e:	e853 3f00 	ldrex	r3, [r3]
 8004392:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004396:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800439a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	461a      	mov	r2, r3
 80043a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80043a6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043ac:	e841 2300 	strex	r3, r2, [r1]
 80043b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80043b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d1e6      	bne.n	8004386 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	3308      	adds	r3, #8
 80043be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c0:	6a3b      	ldr	r3, [r7, #32]
 80043c2:	e853 3f00 	ldrex	r3, [r3]
 80043c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80043c8:	69fb      	ldr	r3, [r7, #28]
 80043ca:	f023 0301 	bic.w	r3, r3, #1
 80043ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	3308      	adds	r3, #8
 80043d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043e0:	e841 2300 	strex	r3, r2, [r1]
 80043e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80043e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1e5      	bne.n	80043b8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d118      	bne.n	8004426 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	e853 3f00 	ldrex	r3, [r3]
 8004400:	60bb      	str	r3, [r7, #8]
   return(result);
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	f023 0310 	bic.w	r3, r3, #16
 8004408:	647b      	str	r3, [r7, #68]	@ 0x44
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	461a      	mov	r2, r3
 8004410:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004412:	61bb      	str	r3, [r7, #24]
 8004414:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004416:	6979      	ldr	r1, [r7, #20]
 8004418:	69ba      	ldr	r2, [r7, #24]
 800441a:	e841 2300 	strex	r3, r2, [r1]
 800441e:	613b      	str	r3, [r7, #16]
   return(result);
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d1e6      	bne.n	80043f4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2220      	movs	r2, #32
 800442a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800443a:	bf00      	nop
 800443c:	3754      	adds	r7, #84	@ 0x54
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr
	...

08004448 <__NVIC_SetPriority>:
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	4603      	mov	r3, r0
 8004450:	6039      	str	r1, [r7, #0]
 8004452:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004458:	2b00      	cmp	r3, #0
 800445a:	db0a      	blt.n	8004472 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	b2da      	uxtb	r2, r3
 8004460:	490c      	ldr	r1, [pc, #48]	@ (8004494 <__NVIC_SetPriority+0x4c>)
 8004462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004466:	0112      	lsls	r2, r2, #4
 8004468:	b2d2      	uxtb	r2, r2
 800446a:	440b      	add	r3, r1
 800446c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004470:	e00a      	b.n	8004488 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	b2da      	uxtb	r2, r3
 8004476:	4908      	ldr	r1, [pc, #32]	@ (8004498 <__NVIC_SetPriority+0x50>)
 8004478:	79fb      	ldrb	r3, [r7, #7]
 800447a:	f003 030f 	and.w	r3, r3, #15
 800447e:	3b04      	subs	r3, #4
 8004480:	0112      	lsls	r2, r2, #4
 8004482:	b2d2      	uxtb	r2, r2
 8004484:	440b      	add	r3, r1
 8004486:	761a      	strb	r2, [r3, #24]
}
 8004488:	bf00      	nop
 800448a:	370c      	adds	r7, #12
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr
 8004494:	e000e100 	.word	0xe000e100
 8004498:	e000ed00 	.word	0xe000ed00

0800449c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800449c:	b580      	push	{r7, lr}
 800449e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80044a0:	4b05      	ldr	r3, [pc, #20]	@ (80044b8 <SysTick_Handler+0x1c>)
 80044a2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80044a4:	f002 fc7e 	bl	8006da4 <xTaskGetSchedulerState>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d001      	beq.n	80044b2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80044ae:	f003 fda3 	bl	8007ff8 <xPortSysTickHandler>
  }
}
 80044b2:	bf00      	nop
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	e000e010 	.word	0xe000e010

080044bc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80044bc:	b580      	push	{r7, lr}
 80044be:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80044c0:	2100      	movs	r1, #0
 80044c2:	f06f 0004 	mvn.w	r0, #4
 80044c6:	f7ff ffbf 	bl	8004448 <__NVIC_SetPriority>
#endif
}
 80044ca:	bf00      	nop
 80044cc:	bd80      	pop	{r7, pc}
	...

080044d0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044d6:	f3ef 8305 	mrs	r3, IPSR
 80044da:	603b      	str	r3, [r7, #0]
  return(result);
 80044dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d003      	beq.n	80044ea <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80044e2:	f06f 0305 	mvn.w	r3, #5
 80044e6:	607b      	str	r3, [r7, #4]
 80044e8:	e00c      	b.n	8004504 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80044ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004514 <osKernelInitialize+0x44>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d105      	bne.n	80044fe <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80044f2:	4b08      	ldr	r3, [pc, #32]	@ (8004514 <osKernelInitialize+0x44>)
 80044f4:	2201      	movs	r2, #1
 80044f6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80044f8:	2300      	movs	r3, #0
 80044fa:	607b      	str	r3, [r7, #4]
 80044fc:	e002      	b.n	8004504 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80044fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004502:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004504:	687b      	ldr	r3, [r7, #4]
}
 8004506:	4618      	mov	r0, r3
 8004508:	370c      	adds	r7, #12
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	20000200 	.word	0x20000200

08004518 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004518:	b580      	push	{r7, lr}
 800451a:	b082      	sub	sp, #8
 800451c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800451e:	f3ef 8305 	mrs	r3, IPSR
 8004522:	603b      	str	r3, [r7, #0]
  return(result);
 8004524:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004526:	2b00      	cmp	r3, #0
 8004528:	d003      	beq.n	8004532 <osKernelStart+0x1a>
    stat = osErrorISR;
 800452a:	f06f 0305 	mvn.w	r3, #5
 800452e:	607b      	str	r3, [r7, #4]
 8004530:	e010      	b.n	8004554 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004532:	4b0b      	ldr	r3, [pc, #44]	@ (8004560 <osKernelStart+0x48>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d109      	bne.n	800454e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800453a:	f7ff ffbf 	bl	80044bc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800453e:	4b08      	ldr	r3, [pc, #32]	@ (8004560 <osKernelStart+0x48>)
 8004540:	2202      	movs	r2, #2
 8004542:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004544:	f001 ffba 	bl	80064bc <vTaskStartScheduler>
      stat = osOK;
 8004548:	2300      	movs	r3, #0
 800454a:	607b      	str	r3, [r7, #4]
 800454c:	e002      	b.n	8004554 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800454e:	f04f 33ff 	mov.w	r3, #4294967295
 8004552:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004554:	687b      	ldr	r3, [r7, #4]
}
 8004556:	4618      	mov	r0, r3
 8004558:	3708      	adds	r7, #8
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	20000200 	.word	0x20000200

08004564 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004564:	b580      	push	{r7, lr}
 8004566:	b08e      	sub	sp, #56	@ 0x38
 8004568:	af04      	add	r7, sp, #16
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004570:	2300      	movs	r3, #0
 8004572:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004574:	f3ef 8305 	mrs	r3, IPSR
 8004578:	617b      	str	r3, [r7, #20]
  return(result);
 800457a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800457c:	2b00      	cmp	r3, #0
 800457e:	d17e      	bne.n	800467e <osThreadNew+0x11a>
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d07b      	beq.n	800467e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004586:	2380      	movs	r3, #128	@ 0x80
 8004588:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800458a:	2318      	movs	r3, #24
 800458c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800458e:	2300      	movs	r3, #0
 8004590:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004592:	f04f 33ff 	mov.w	r3, #4294967295
 8004596:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d045      	beq.n	800462a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d002      	beq.n	80045ac <osThreadNew+0x48>
        name = attr->name;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	699b      	ldr	r3, [r3, #24]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d002      	beq.n	80045ba <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	699b      	ldr	r3, [r3, #24]
 80045b8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d008      	beq.n	80045d2 <osThreadNew+0x6e>
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	2b38      	cmp	r3, #56	@ 0x38
 80045c4:	d805      	bhi.n	80045d2 <osThreadNew+0x6e>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f003 0301 	and.w	r3, r3, #1
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d001      	beq.n	80045d6 <osThreadNew+0x72>
        return (NULL);
 80045d2:	2300      	movs	r3, #0
 80045d4:	e054      	b.n	8004680 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	695b      	ldr	r3, [r3, #20]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d003      	beq.n	80045e6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	695b      	ldr	r3, [r3, #20]
 80045e2:	089b      	lsrs	r3, r3, #2
 80045e4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d00e      	beq.n	800460c <osThreadNew+0xa8>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	2ba7      	cmp	r3, #167	@ 0xa7
 80045f4:	d90a      	bls.n	800460c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d006      	beq.n	800460c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	695b      	ldr	r3, [r3, #20]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d002      	beq.n	800460c <osThreadNew+0xa8>
        mem = 1;
 8004606:	2301      	movs	r3, #1
 8004608:	61bb      	str	r3, [r7, #24]
 800460a:	e010      	b.n	800462e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d10c      	bne.n	800462e <osThreadNew+0xca>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d108      	bne.n	800462e <osThreadNew+0xca>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d104      	bne.n	800462e <osThreadNew+0xca>
          mem = 0;
 8004624:	2300      	movs	r3, #0
 8004626:	61bb      	str	r3, [r7, #24]
 8004628:	e001      	b.n	800462e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800462a:	2300      	movs	r3, #0
 800462c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	2b01      	cmp	r3, #1
 8004632:	d110      	bne.n	8004656 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800463c:	9202      	str	r2, [sp, #8]
 800463e:	9301      	str	r3, [sp, #4]
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	9300      	str	r3, [sp, #0]
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	6a3a      	ldr	r2, [r7, #32]
 8004648:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f001 fd42 	bl	80060d4 <xTaskCreateStatic>
 8004650:	4603      	mov	r3, r0
 8004652:	613b      	str	r3, [r7, #16]
 8004654:	e013      	b.n	800467e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004656:	69bb      	ldr	r3, [r7, #24]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d110      	bne.n	800467e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800465c:	6a3b      	ldr	r3, [r7, #32]
 800465e:	b29a      	uxth	r2, r3
 8004660:	f107 0310 	add.w	r3, r7, #16
 8004664:	9301      	str	r3, [sp, #4]
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	9300      	str	r3, [sp, #0]
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800466e:	68f8      	ldr	r0, [r7, #12]
 8004670:	f001 fd90 	bl	8006194 <xTaskCreate>
 8004674:	4603      	mov	r3, r0
 8004676:	2b01      	cmp	r3, #1
 8004678:	d001      	beq.n	800467e <osThreadNew+0x11a>
            hTask = NULL;
 800467a:	2300      	movs	r3, #0
 800467c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800467e:	693b      	ldr	r3, [r7, #16]
}
 8004680:	4618      	mov	r0, r3
 8004682:	3728      	adds	r7, #40	@ 0x28
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004690:	f3ef 8305 	mrs	r3, IPSR
 8004694:	60bb      	str	r3, [r7, #8]
  return(result);
 8004696:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004698:	2b00      	cmp	r3, #0
 800469a:	d003      	beq.n	80046a4 <osDelay+0x1c>
    stat = osErrorISR;
 800469c:	f06f 0305 	mvn.w	r3, #5
 80046a0:	60fb      	str	r3, [r7, #12]
 80046a2:	e007      	b.n	80046b4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80046a4:	2300      	movs	r3, #0
 80046a6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d002      	beq.n	80046b4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f001 fece 	bl	8006450 <vTaskDelay>
    }
  }

  return (stat);
 80046b4:	68fb      	ldr	r3, [r7, #12]
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 80046be:	b580      	push	{r7, lr}
 80046c0:	b084      	sub	sp, #16
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f003 fab6 	bl	8007c38 <pvTimerGetTimerID>
 80046cc:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d005      	beq.n	80046e0 <TimerCallback+0x22>
    callb->func (callb->arg);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	6852      	ldr	r2, [r2, #4]
 80046dc:	4610      	mov	r0, r2
 80046de:	4798      	blx	r3
  }
}
 80046e0:	bf00      	nop
 80046e2:	3710      	adds	r7, #16
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}

080046e8 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b08c      	sub	sp, #48	@ 0x30
 80046ec:	af02      	add	r7, sp, #8
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	607a      	str	r2, [r7, #4]
 80046f2:	603b      	str	r3, [r7, #0]
 80046f4:	460b      	mov	r3, r1
 80046f6:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 80046f8:	2300      	movs	r3, #0
 80046fa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80046fc:	f3ef 8305 	mrs	r3, IPSR
 8004700:	613b      	str	r3, [r7, #16]
  return(result);
 8004702:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8004704:	2b00      	cmp	r3, #0
 8004706:	d163      	bne.n	80047d0 <osTimerNew+0xe8>
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d060      	beq.n	80047d0 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800470e:	2008      	movs	r0, #8
 8004710:	f003 fd04 	bl	800811c <pvPortMalloc>
 8004714:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d059      	beq.n	80047d0 <osTimerNew+0xe8>
      callb->func = func;
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	68fa      	ldr	r2, [r7, #12]
 8004720:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8004728:	7afb      	ldrb	r3, [r7, #11]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d102      	bne.n	8004734 <osTimerNew+0x4c>
        reload = pdFALSE;
 800472e:	2300      	movs	r3, #0
 8004730:	61fb      	str	r3, [r7, #28]
 8004732:	e001      	b.n	8004738 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8004734:	2301      	movs	r3, #1
 8004736:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8004738:	f04f 33ff 	mov.w	r3, #4294967295
 800473c:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800473e:	2300      	movs	r3, #0
 8004740:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d01c      	beq.n	8004782 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d002      	beq.n	8004756 <osTimerNew+0x6e>
          name = attr->name;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d006      	beq.n	800476c <osTimerNew+0x84>
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	2b2b      	cmp	r3, #43	@ 0x2b
 8004764:	d902      	bls.n	800476c <osTimerNew+0x84>
          mem = 1;
 8004766:	2301      	movs	r3, #1
 8004768:	61bb      	str	r3, [r7, #24]
 800476a:	e00c      	b.n	8004786 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d108      	bne.n	8004786 <osTimerNew+0x9e>
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d104      	bne.n	8004786 <osTimerNew+0x9e>
            mem = 0;
 800477c:	2300      	movs	r3, #0
 800477e:	61bb      	str	r3, [r7, #24]
 8004780:	e001      	b.n	8004786 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8004782:	2300      	movs	r3, #0
 8004784:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	2b01      	cmp	r3, #1
 800478a:	d10c      	bne.n	80047a6 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	9301      	str	r3, [sp, #4]
 8004792:	4b12      	ldr	r3, [pc, #72]	@ (80047dc <osTimerNew+0xf4>)
 8004794:	9300      	str	r3, [sp, #0]
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	69fa      	ldr	r2, [r7, #28]
 800479a:	2101      	movs	r1, #1
 800479c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800479e:	f002 fe94 	bl	80074ca <xTimerCreateStatic>
 80047a2:	6238      	str	r0, [r7, #32]
 80047a4:	e00b      	b.n	80047be <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 80047a6:	69bb      	ldr	r3, [r7, #24]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d108      	bne.n	80047be <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 80047ac:	4b0b      	ldr	r3, [pc, #44]	@ (80047dc <osTimerNew+0xf4>)
 80047ae:	9300      	str	r3, [sp, #0]
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	69fa      	ldr	r2, [r7, #28]
 80047b4:	2101      	movs	r1, #1
 80047b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80047b8:	f002 fe66 	bl	8007488 <xTimerCreate>
 80047bc:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 80047be:	6a3b      	ldr	r3, [r7, #32]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d105      	bne.n	80047d0 <osTimerNew+0xe8>
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d002      	beq.n	80047d0 <osTimerNew+0xe8>
        vPortFree (callb);
 80047ca:	6978      	ldr	r0, [r7, #20]
 80047cc:	f003 fd74 	bl	80082b8 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 80047d0:	6a3b      	ldr	r3, [r7, #32]
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3728      	adds	r7, #40	@ 0x28
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop
 80047dc:	080046bf 	.word	0x080046bf

080047e0 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b088      	sub	sp, #32
 80047e4:	af02      	add	r7, sp, #8
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047ee:	f3ef 8305 	mrs	r3, IPSR
 80047f2:	60fb      	str	r3, [r7, #12]
  return(result);
 80047f4:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d003      	beq.n	8004802 <osTimerStart+0x22>
    stat = osErrorISR;
 80047fa:	f06f 0305 	mvn.w	r3, #5
 80047fe:	617b      	str	r3, [r7, #20]
 8004800:	e017      	b.n	8004832 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d103      	bne.n	8004810 <osTimerStart+0x30>
    stat = osErrorParameter;
 8004808:	f06f 0303 	mvn.w	r3, #3
 800480c:	617b      	str	r3, [r7, #20]
 800480e:	e010      	b.n	8004832 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8004810:	2300      	movs	r3, #0
 8004812:	9300      	str	r3, [sp, #0]
 8004814:	2300      	movs	r3, #0
 8004816:	683a      	ldr	r2, [r7, #0]
 8004818:	2104      	movs	r1, #4
 800481a:	6938      	ldr	r0, [r7, #16]
 800481c:	f002 fed2 	bl	80075c4 <xTimerGenericCommand>
 8004820:	4603      	mov	r3, r0
 8004822:	2b01      	cmp	r3, #1
 8004824:	d102      	bne.n	800482c <osTimerStart+0x4c>
      stat = osOK;
 8004826:	2300      	movs	r3, #0
 8004828:	617b      	str	r3, [r7, #20]
 800482a:	e002      	b.n	8004832 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 800482c:	f06f 0302 	mvn.w	r3, #2
 8004830:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8004832:	697b      	ldr	r3, [r7, #20]
}
 8004834:	4618      	mov	r0, r3
 8004836:	3718      	adds	r7, #24
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 800483c:	b580      	push	{r7, lr}
 800483e:	b088      	sub	sp, #32
 8004840:	af02      	add	r7, sp, #8
 8004842:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004848:	f3ef 8305 	mrs	r3, IPSR
 800484c:	60fb      	str	r3, [r7, #12]
  return(result);
 800484e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004850:	2b00      	cmp	r3, #0
 8004852:	d003      	beq.n	800485c <osTimerStop+0x20>
    stat = osErrorISR;
 8004854:	f06f 0305 	mvn.w	r3, #5
 8004858:	617b      	str	r3, [r7, #20]
 800485a:	e021      	b.n	80048a0 <osTimerStop+0x64>
  }
  else if (hTimer == NULL) {
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d103      	bne.n	800486a <osTimerStop+0x2e>
    stat = osErrorParameter;
 8004862:	f06f 0303 	mvn.w	r3, #3
 8004866:	617b      	str	r3, [r7, #20]
 8004868:	e01a      	b.n	80048a0 <osTimerStop+0x64>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 800486a:	6938      	ldr	r0, [r7, #16]
 800486c:	f003 f9ba 	bl	8007be4 <xTimerIsTimerActive>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d103      	bne.n	800487e <osTimerStop+0x42>
      stat = osErrorResource;
 8004876:	f06f 0302 	mvn.w	r3, #2
 800487a:	617b      	str	r3, [r7, #20]
 800487c:	e010      	b.n	80048a0 <osTimerStop+0x64>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 800487e:	2300      	movs	r3, #0
 8004880:	9300      	str	r3, [sp, #0]
 8004882:	2300      	movs	r3, #0
 8004884:	2200      	movs	r2, #0
 8004886:	2103      	movs	r1, #3
 8004888:	6938      	ldr	r0, [r7, #16]
 800488a:	f002 fe9b 	bl	80075c4 <xTimerGenericCommand>
 800488e:	4603      	mov	r3, r0
 8004890:	2b01      	cmp	r3, #1
 8004892:	d102      	bne.n	800489a <osTimerStop+0x5e>
        stat = osOK;
 8004894:	2300      	movs	r3, #0
 8004896:	617b      	str	r3, [r7, #20]
 8004898:	e002      	b.n	80048a0 <osTimerStop+0x64>
      } else {
        stat = osError;
 800489a:	f04f 33ff 	mov.w	r3, #4294967295
 800489e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80048a0:	697b      	ldr	r3, [r7, #20]
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3718      	adds	r7, #24
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}

080048aa <osTimerIsRunning>:

uint32_t osTimerIsRunning (osTimerId_t timer_id) {
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b086      	sub	sp, #24
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048b6:	f3ef 8305 	mrs	r3, IPSR
 80048ba:	60fb      	str	r3, [r7, #12]
  return(result);
 80048bc:	68fb      	ldr	r3, [r7, #12]
  uint32_t running;

  if (IS_IRQ() || (hTimer == NULL)) {
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d102      	bne.n	80048c8 <osTimerIsRunning+0x1e>
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d102      	bne.n	80048ce <osTimerIsRunning+0x24>
    running = 0U;
 80048c8:	2300      	movs	r3, #0
 80048ca:	617b      	str	r3, [r7, #20]
 80048cc:	e004      	b.n	80048d8 <osTimerIsRunning+0x2e>
  } else {
    running = (uint32_t)xTimerIsTimerActive (hTimer);
 80048ce:	6938      	ldr	r0, [r7, #16]
 80048d0:	f003 f988 	bl	8007be4 <xTimerIsTimerActive>
 80048d4:	4603      	mov	r3, r0
 80048d6:	617b      	str	r3, [r7, #20]
  }

  return (running);
 80048d8:	697b      	ldr	r3, [r7, #20]
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3718      	adds	r7, #24
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}

080048e2 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b088      	sub	sp, #32
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80048ea:	2300      	movs	r3, #0
 80048ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048ee:	f3ef 8305 	mrs	r3, IPSR
 80048f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80048f4:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d174      	bne.n	80049e4 <osMutexNew+0x102>
    if (attr != NULL) {
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d003      	beq.n	8004908 <osMutexNew+0x26>
      type = attr->attr_bits;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	61bb      	str	r3, [r7, #24]
 8004906:	e001      	b.n	800490c <osMutexNew+0x2a>
    } else {
      type = 0U;
 8004908:	2300      	movs	r3, #0
 800490a:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	f003 0301 	and.w	r3, r3, #1
 8004912:	2b00      	cmp	r3, #0
 8004914:	d002      	beq.n	800491c <osMutexNew+0x3a>
      rmtx = 1U;
 8004916:	2301      	movs	r3, #1
 8004918:	617b      	str	r3, [r7, #20]
 800491a:	e001      	b.n	8004920 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800491c:	2300      	movs	r3, #0
 800491e:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	f003 0308 	and.w	r3, r3, #8
 8004926:	2b00      	cmp	r3, #0
 8004928:	d15c      	bne.n	80049e4 <osMutexNew+0x102>
      mem = -1;
 800492a:	f04f 33ff 	mov.w	r3, #4294967295
 800492e:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d015      	beq.n	8004962 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d006      	beq.n	800494c <osMutexNew+0x6a>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	2b4f      	cmp	r3, #79	@ 0x4f
 8004944:	d902      	bls.n	800494c <osMutexNew+0x6a>
          mem = 1;
 8004946:	2301      	movs	r3, #1
 8004948:	613b      	str	r3, [r7, #16]
 800494a:	e00c      	b.n	8004966 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d108      	bne.n	8004966 <osMutexNew+0x84>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	68db      	ldr	r3, [r3, #12]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d104      	bne.n	8004966 <osMutexNew+0x84>
            mem = 0;
 800495c:	2300      	movs	r3, #0
 800495e:	613b      	str	r3, [r7, #16]
 8004960:	e001      	b.n	8004966 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8004962:	2300      	movs	r3, #0
 8004964:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d112      	bne.n	8004992 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d007      	beq.n	8004982 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	4619      	mov	r1, r3
 8004978:	2004      	movs	r0, #4
 800497a:	f000 fc3e 	bl	80051fa <xQueueCreateMutexStatic>
 800497e:	61f8      	str	r0, [r7, #28]
 8004980:	e016      	b.n	80049b0 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	4619      	mov	r1, r3
 8004988:	2001      	movs	r0, #1
 800498a:	f000 fc36 	bl	80051fa <xQueueCreateMutexStatic>
 800498e:	61f8      	str	r0, [r7, #28]
 8004990:	e00e      	b.n	80049b0 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d10b      	bne.n	80049b0 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d004      	beq.n	80049a8 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800499e:	2004      	movs	r0, #4
 80049a0:	f000 fc13 	bl	80051ca <xQueueCreateMutex>
 80049a4:	61f8      	str	r0, [r7, #28]
 80049a6:	e003      	b.n	80049b0 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80049a8:	2001      	movs	r0, #1
 80049aa:	f000 fc0e 	bl	80051ca <xQueueCreateMutex>
 80049ae:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d00c      	beq.n	80049d0 <osMutexNew+0xee>
        if (attr != NULL) {
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d003      	beq.n	80049c4 <osMutexNew+0xe2>
          name = attr->name;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	60fb      	str	r3, [r7, #12]
 80049c2:	e001      	b.n	80049c8 <osMutexNew+0xe6>
        } else {
          name = NULL;
 80049c4:	2300      	movs	r3, #0
 80049c6:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80049c8:	68f9      	ldr	r1, [r7, #12]
 80049ca:	69f8      	ldr	r0, [r7, #28]
 80049cc:	f001 fafa 	bl	8005fc4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80049d0:	69fb      	ldr	r3, [r7, #28]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d006      	beq.n	80049e4 <osMutexNew+0x102>
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d003      	beq.n	80049e4 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	f043 0301 	orr.w	r3, r3, #1
 80049e2:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80049e4:	69fb      	ldr	r3, [r7, #28]
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3720      	adds	r7, #32
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80049ee:	b580      	push	{r7, lr}
 80049f0:	b086      	sub	sp, #24
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
 80049f6:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f023 0301 	bic.w	r3, r3, #1
 80049fe:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a0c:	f3ef 8305 	mrs	r3, IPSR
 8004a10:	60bb      	str	r3, [r7, #8]
  return(result);
 8004a12:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d003      	beq.n	8004a20 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8004a18:	f06f 0305 	mvn.w	r3, #5
 8004a1c:	617b      	str	r3, [r7, #20]
 8004a1e:	e02c      	b.n	8004a7a <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d103      	bne.n	8004a2e <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8004a26:	f06f 0303 	mvn.w	r3, #3
 8004a2a:	617b      	str	r3, [r7, #20]
 8004a2c:	e025      	b.n	8004a7a <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d011      	beq.n	8004a58 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8004a34:	6839      	ldr	r1, [r7, #0]
 8004a36:	6938      	ldr	r0, [r7, #16]
 8004a38:	f000 fc2f 	bl	800529a <xQueueTakeMutexRecursive>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d01b      	beq.n	8004a7a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d003      	beq.n	8004a50 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8004a48:	f06f 0301 	mvn.w	r3, #1
 8004a4c:	617b      	str	r3, [r7, #20]
 8004a4e:	e014      	b.n	8004a7a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004a50:	f06f 0302 	mvn.w	r3, #2
 8004a54:	617b      	str	r3, [r7, #20]
 8004a56:	e010      	b.n	8004a7a <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8004a58:	6839      	ldr	r1, [r7, #0]
 8004a5a:	6938      	ldr	r0, [r7, #16]
 8004a5c:	f000 ffd4 	bl	8005a08 <xQueueSemaphoreTake>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d009      	beq.n	8004a7a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d003      	beq.n	8004a74 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8004a6c:	f06f 0301 	mvn.w	r3, #1
 8004a70:	617b      	str	r3, [r7, #20]
 8004a72:	e002      	b.n	8004a7a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004a74:	f06f 0302 	mvn.w	r3, #2
 8004a78:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8004a7a:	697b      	ldr	r3, [r7, #20]
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3718      	adds	r7, #24
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}

08004a84 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b086      	sub	sp, #24
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f023 0301 	bic.w	r3, r3, #1
 8004a92:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004aa0:	f3ef 8305 	mrs	r3, IPSR
 8004aa4:	60bb      	str	r3, [r7, #8]
  return(result);
 8004aa6:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d003      	beq.n	8004ab4 <osMutexRelease+0x30>
    stat = osErrorISR;
 8004aac:	f06f 0305 	mvn.w	r3, #5
 8004ab0:	617b      	str	r3, [r7, #20]
 8004ab2:	e01f      	b.n	8004af4 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d103      	bne.n	8004ac2 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8004aba:	f06f 0303 	mvn.w	r3, #3
 8004abe:	617b      	str	r3, [r7, #20]
 8004ac0:	e018      	b.n	8004af4 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d009      	beq.n	8004adc <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8004ac8:	6938      	ldr	r0, [r7, #16]
 8004aca:	f000 fbb1 	bl	8005230 <xQueueGiveMutexRecursive>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d00f      	beq.n	8004af4 <osMutexRelease+0x70>
        stat = osErrorResource;
 8004ad4:	f06f 0302 	mvn.w	r3, #2
 8004ad8:	617b      	str	r3, [r7, #20]
 8004ada:	e00b      	b.n	8004af4 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8004adc:	2300      	movs	r3, #0
 8004ade:	2200      	movs	r2, #0
 8004ae0:	2100      	movs	r1, #0
 8004ae2:	6938      	ldr	r0, [r7, #16]
 8004ae4:	f000 fc7e 	bl	80053e4 <xQueueGenericSend>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d002      	beq.n	8004af4 <osMutexRelease+0x70>
        stat = osErrorResource;
 8004aee:	f06f 0302 	mvn.w	r3, #2
 8004af2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004af4:	697b      	ldr	r3, [r7, #20]
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3718      	adds	r7, #24
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}

08004afe <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8004afe:	b580      	push	{r7, lr}
 8004b00:	b08a      	sub	sp, #40	@ 0x28
 8004b02:	af02      	add	r7, sp, #8
 8004b04:	60f8      	str	r0, [r7, #12]
 8004b06:	60b9      	str	r1, [r7, #8]
 8004b08:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b0e:	f3ef 8305 	mrs	r3, IPSR
 8004b12:	613b      	str	r3, [r7, #16]
  return(result);
 8004b14:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d175      	bne.n	8004c06 <osSemaphoreNew+0x108>
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d072      	beq.n	8004c06 <osSemaphoreNew+0x108>
 8004b20:	68ba      	ldr	r2, [r7, #8]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d86e      	bhi.n	8004c06 <osSemaphoreNew+0x108>
    mem = -1;
 8004b28:	f04f 33ff 	mov.w	r3, #4294967295
 8004b2c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d015      	beq.n	8004b60 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d006      	beq.n	8004b4a <osSemaphoreNew+0x4c>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	2b4f      	cmp	r3, #79	@ 0x4f
 8004b42:	d902      	bls.n	8004b4a <osSemaphoreNew+0x4c>
        mem = 1;
 8004b44:	2301      	movs	r3, #1
 8004b46:	61bb      	str	r3, [r7, #24]
 8004b48:	e00c      	b.n	8004b64 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d108      	bne.n	8004b64 <osSemaphoreNew+0x66>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d104      	bne.n	8004b64 <osSemaphoreNew+0x66>
          mem = 0;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	61bb      	str	r3, [r7, #24]
 8004b5e:	e001      	b.n	8004b64 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8004b60:	2300      	movs	r3, #0
 8004b62:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8004b64:	69bb      	ldr	r3, [r7, #24]
 8004b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b6a:	d04c      	beq.n	8004c06 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d128      	bne.n	8004bc4 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d10a      	bne.n	8004b8e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	2203      	movs	r2, #3
 8004b7e:	9200      	str	r2, [sp, #0]
 8004b80:	2200      	movs	r2, #0
 8004b82:	2100      	movs	r1, #0
 8004b84:	2001      	movs	r0, #1
 8004b86:	f000 fa2b 	bl	8004fe0 <xQueueGenericCreateStatic>
 8004b8a:	61f8      	str	r0, [r7, #28]
 8004b8c:	e005      	b.n	8004b9a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8004b8e:	2203      	movs	r2, #3
 8004b90:	2100      	movs	r1, #0
 8004b92:	2001      	movs	r0, #1
 8004b94:	f000 faa1 	bl	80050da <xQueueGenericCreate>
 8004b98:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d022      	beq.n	8004be6 <osSemaphoreNew+0xe8>
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d01f      	beq.n	8004be6 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	2200      	movs	r2, #0
 8004baa:	2100      	movs	r1, #0
 8004bac:	69f8      	ldr	r0, [r7, #28]
 8004bae:	f000 fc19 	bl	80053e4 <xQueueGenericSend>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d016      	beq.n	8004be6 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8004bb8:	69f8      	ldr	r0, [r7, #28]
 8004bba:	f001 f8b7 	bl	8005d2c <vQueueDelete>
            hSemaphore = NULL;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	61fb      	str	r3, [r7, #28]
 8004bc2:	e010      	b.n	8004be6 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8004bc4:	69bb      	ldr	r3, [r7, #24]
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d108      	bne.n	8004bdc <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	461a      	mov	r2, r3
 8004bd0:	68b9      	ldr	r1, [r7, #8]
 8004bd2:	68f8      	ldr	r0, [r7, #12]
 8004bd4:	f000 fb98 	bl	8005308 <xQueueCreateCountingSemaphoreStatic>
 8004bd8:	61f8      	str	r0, [r7, #28]
 8004bda:	e004      	b.n	8004be6 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8004bdc:	68b9      	ldr	r1, [r7, #8]
 8004bde:	68f8      	ldr	r0, [r7, #12]
 8004be0:	f000 fbcb 	bl	800537a <xQueueCreateCountingSemaphore>
 8004be4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8004be6:	69fb      	ldr	r3, [r7, #28]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d00c      	beq.n	8004c06 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d003      	beq.n	8004bfa <osSemaphoreNew+0xfc>
          name = attr->name;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	617b      	str	r3, [r7, #20]
 8004bf8:	e001      	b.n	8004bfe <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8004bfe:	6979      	ldr	r1, [r7, #20]
 8004c00:	69f8      	ldr	r0, [r7, #28]
 8004c02:	f001 f9df 	bl	8005fc4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8004c06:	69fb      	ldr	r3, [r7, #28]
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3720      	adds	r7, #32
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}

08004c10 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b086      	sub	sp, #24
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d103      	bne.n	8004c30 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8004c28:	f06f 0303 	mvn.w	r3, #3
 8004c2c:	617b      	str	r3, [r7, #20]
 8004c2e:	e039      	b.n	8004ca4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c30:	f3ef 8305 	mrs	r3, IPSR
 8004c34:	60fb      	str	r3, [r7, #12]
  return(result);
 8004c36:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d022      	beq.n	8004c82 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8004c42:	f06f 0303 	mvn.w	r3, #3
 8004c46:	617b      	str	r3, [r7, #20]
 8004c48:	e02c      	b.n	8004ca4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8004c4e:	f107 0308 	add.w	r3, r7, #8
 8004c52:	461a      	mov	r2, r3
 8004c54:	2100      	movs	r1, #0
 8004c56:	6938      	ldr	r0, [r7, #16]
 8004c58:	f000 ffe6 	bl	8005c28 <xQueueReceiveFromISR>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d003      	beq.n	8004c6a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8004c62:	f06f 0302 	mvn.w	r3, #2
 8004c66:	617b      	str	r3, [r7, #20]
 8004c68:	e01c      	b.n	8004ca4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d019      	beq.n	8004ca4 <osSemaphoreAcquire+0x94>
 8004c70:	4b0f      	ldr	r3, [pc, #60]	@ (8004cb0 <osSemaphoreAcquire+0xa0>)
 8004c72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c76:	601a      	str	r2, [r3, #0]
 8004c78:	f3bf 8f4f 	dsb	sy
 8004c7c:	f3bf 8f6f 	isb	sy
 8004c80:	e010      	b.n	8004ca4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8004c82:	6839      	ldr	r1, [r7, #0]
 8004c84:	6938      	ldr	r0, [r7, #16]
 8004c86:	f000 febf 	bl	8005a08 <xQueueSemaphoreTake>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d009      	beq.n	8004ca4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d003      	beq.n	8004c9e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8004c96:	f06f 0301 	mvn.w	r3, #1
 8004c9a:	617b      	str	r3, [r7, #20]
 8004c9c:	e002      	b.n	8004ca4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8004c9e:	f06f 0302 	mvn.w	r3, #2
 8004ca2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004ca4:	697b      	ldr	r3, [r7, #20]
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3718      	adds	r7, #24
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	e000ed04 	.word	0xe000ed04

08004cb4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b086      	sub	sp, #24
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d103      	bne.n	8004cd2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8004cca:	f06f 0303 	mvn.w	r3, #3
 8004cce:	617b      	str	r3, [r7, #20]
 8004cd0:	e02c      	b.n	8004d2c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004cd2:	f3ef 8305 	mrs	r3, IPSR
 8004cd6:	60fb      	str	r3, [r7, #12]
  return(result);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d01a      	beq.n	8004d14 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8004ce2:	f107 0308 	add.w	r3, r7, #8
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	6938      	ldr	r0, [r7, #16]
 8004cea:	f000 fd1b 	bl	8005724 <xQueueGiveFromISR>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d003      	beq.n	8004cfc <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8004cf4:	f06f 0302 	mvn.w	r3, #2
 8004cf8:	617b      	str	r3, [r7, #20]
 8004cfa:	e017      	b.n	8004d2c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d014      	beq.n	8004d2c <osSemaphoreRelease+0x78>
 8004d02:	4b0d      	ldr	r3, [pc, #52]	@ (8004d38 <osSemaphoreRelease+0x84>)
 8004d04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d08:	601a      	str	r2, [r3, #0]
 8004d0a:	f3bf 8f4f 	dsb	sy
 8004d0e:	f3bf 8f6f 	isb	sy
 8004d12:	e00b      	b.n	8004d2c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004d14:	2300      	movs	r3, #0
 8004d16:	2200      	movs	r2, #0
 8004d18:	2100      	movs	r1, #0
 8004d1a:	6938      	ldr	r0, [r7, #16]
 8004d1c:	f000 fb62 	bl	80053e4 <xQueueGenericSend>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d002      	beq.n	8004d2c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8004d26:	f06f 0302 	mvn.w	r3, #2
 8004d2a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8004d2c:	697b      	ldr	r3, [r7, #20]
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3718      	adds	r7, #24
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	e000ed04 	.word	0xe000ed04

08004d3c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004d3c:	b480      	push	{r7}
 8004d3e:	b085      	sub	sp, #20
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	4a07      	ldr	r2, [pc, #28]	@ (8004d68 <vApplicationGetIdleTaskMemory+0x2c>)
 8004d4c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	4a06      	ldr	r2, [pc, #24]	@ (8004d6c <vApplicationGetIdleTaskMemory+0x30>)
 8004d52:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2280      	movs	r2, #128	@ 0x80
 8004d58:	601a      	str	r2, [r3, #0]
}
 8004d5a:	bf00      	nop
 8004d5c:	3714      	adds	r7, #20
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	20000204 	.word	0x20000204
 8004d6c:	200002ac 	.word	0x200002ac

08004d70 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004d70:	b480      	push	{r7}
 8004d72:	b085      	sub	sp, #20
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	4a07      	ldr	r2, [pc, #28]	@ (8004d9c <vApplicationGetTimerTaskMemory+0x2c>)
 8004d80:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	4a06      	ldr	r2, [pc, #24]	@ (8004da0 <vApplicationGetTimerTaskMemory+0x30>)
 8004d86:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004d8e:	601a      	str	r2, [r3, #0]
}
 8004d90:	bf00      	nop
 8004d92:	3714      	adds	r7, #20
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr
 8004d9c:	200004ac 	.word	0x200004ac
 8004da0:	20000554 	.word	0x20000554

08004da4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f103 0208 	add.w	r2, r3, #8
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f04f 32ff 	mov.w	r2, #4294967295
 8004dbc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f103 0208 	add.w	r2, r3, #8
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f103 0208 	add.w	r2, r3, #8
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004dd8:	bf00      	nop
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004df2:	bf00      	nop
 8004df4:	370c      	adds	r7, #12
 8004df6:	46bd      	mov	sp, r7
 8004df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfc:	4770      	bx	lr

08004dfe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004dfe:	b480      	push	{r7}
 8004e00:	b085      	sub	sp, #20
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	6078      	str	r0, [r7, #4]
 8004e06:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	689a      	ldr	r2, [r3, #8]
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	683a      	ldr	r2, [r7, #0]
 8004e22:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	683a      	ldr	r2, [r7, #0]
 8004e28:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	1c5a      	adds	r2, r3, #1
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	601a      	str	r2, [r3, #0]
}
 8004e3a:	bf00      	nop
 8004e3c:	3714      	adds	r7, #20
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr

08004e46 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e46:	b480      	push	{r7}
 8004e48:	b085      	sub	sp, #20
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	6078      	str	r0, [r7, #4]
 8004e4e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e5c:	d103      	bne.n	8004e66 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	60fb      	str	r3, [r7, #12]
 8004e64:	e00c      	b.n	8004e80 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	3308      	adds	r3, #8
 8004e6a:	60fb      	str	r3, [r7, #12]
 8004e6c:	e002      	b.n	8004e74 <vListInsert+0x2e>
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	60fb      	str	r3, [r7, #12]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	68ba      	ldr	r2, [r7, #8]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d2f6      	bcs.n	8004e6e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	685a      	ldr	r2, [r3, #4]
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	683a      	ldr	r2, [r7, #0]
 8004e8e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	683a      	ldr	r2, [r7, #0]
 8004e9a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	1c5a      	adds	r2, r3, #1
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	601a      	str	r2, [r3, #0]
}
 8004eac:	bf00      	nop
 8004eae:	3714      	adds	r7, #20
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	691b      	ldr	r3, [r3, #16]
 8004ec4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	6892      	ldr	r2, [r2, #8]
 8004ece:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	6852      	ldr	r2, [r2, #4]
 8004ed8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d103      	bne.n	8004eec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	689a      	ldr	r2, [r3, #8]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	1e5a      	subs	r2, r3, #1
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3714      	adds	r7, #20
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d10b      	bne.n	8004f38 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f24:	f383 8811 	msr	BASEPRI, r3
 8004f28:	f3bf 8f6f 	isb	sy
 8004f2c:	f3bf 8f4f 	dsb	sy
 8004f30:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004f32:	bf00      	nop
 8004f34:	bf00      	nop
 8004f36:	e7fd      	b.n	8004f34 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004f38:	f002 ffce 	bl	8007ed8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f44:	68f9      	ldr	r1, [r7, #12]
 8004f46:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f48:	fb01 f303 	mul.w	r3, r1, r3
 8004f4c:	441a      	add	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2200      	movs	r2, #0
 8004f56:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f68:	3b01      	subs	r3, #1
 8004f6a:	68f9      	ldr	r1, [r7, #12]
 8004f6c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f6e:	fb01 f303 	mul.w	r3, r1, r3
 8004f72:	441a      	add	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	22ff      	movs	r2, #255	@ 0xff
 8004f7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	22ff      	movs	r2, #255	@ 0xff
 8004f84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d114      	bne.n	8004fb8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	691b      	ldr	r3, [r3, #16]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d01a      	beq.n	8004fcc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	3310      	adds	r3, #16
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f001 fd2c 	bl	80069f8 <xTaskRemoveFromEventList>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d012      	beq.n	8004fcc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8004fdc <xQueueGenericReset+0xd0>)
 8004fa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fac:	601a      	str	r2, [r3, #0]
 8004fae:	f3bf 8f4f 	dsb	sy
 8004fb2:	f3bf 8f6f 	isb	sy
 8004fb6:	e009      	b.n	8004fcc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	3310      	adds	r3, #16
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f7ff fef1 	bl	8004da4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	3324      	adds	r3, #36	@ 0x24
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7ff feec 	bl	8004da4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004fcc:	f002 ffb6 	bl	8007f3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004fd0:	2301      	movs	r3, #1
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3710      	adds	r7, #16
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	e000ed04 	.word	0xe000ed04

08004fe0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b08e      	sub	sp, #56	@ 0x38
 8004fe4:	af02      	add	r7, sp, #8
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
 8004fec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d10b      	bne.n	800500c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff8:	f383 8811 	msr	BASEPRI, r3
 8004ffc:	f3bf 8f6f 	isb	sy
 8005000:	f3bf 8f4f 	dsb	sy
 8005004:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005006:	bf00      	nop
 8005008:	bf00      	nop
 800500a:	e7fd      	b.n	8005008 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d10b      	bne.n	800502a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005016:	f383 8811 	msr	BASEPRI, r3
 800501a:	f3bf 8f6f 	isb	sy
 800501e:	f3bf 8f4f 	dsb	sy
 8005022:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005024:	bf00      	nop
 8005026:	bf00      	nop
 8005028:	e7fd      	b.n	8005026 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d002      	beq.n	8005036 <xQueueGenericCreateStatic+0x56>
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d001      	beq.n	800503a <xQueueGenericCreateStatic+0x5a>
 8005036:	2301      	movs	r3, #1
 8005038:	e000      	b.n	800503c <xQueueGenericCreateStatic+0x5c>
 800503a:	2300      	movs	r3, #0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d10b      	bne.n	8005058 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005044:	f383 8811 	msr	BASEPRI, r3
 8005048:	f3bf 8f6f 	isb	sy
 800504c:	f3bf 8f4f 	dsb	sy
 8005050:	623b      	str	r3, [r7, #32]
}
 8005052:	bf00      	nop
 8005054:	bf00      	nop
 8005056:	e7fd      	b.n	8005054 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d102      	bne.n	8005064 <xQueueGenericCreateStatic+0x84>
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <xQueueGenericCreateStatic+0x88>
 8005064:	2301      	movs	r3, #1
 8005066:	e000      	b.n	800506a <xQueueGenericCreateStatic+0x8a>
 8005068:	2300      	movs	r3, #0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d10b      	bne.n	8005086 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800506e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005072:	f383 8811 	msr	BASEPRI, r3
 8005076:	f3bf 8f6f 	isb	sy
 800507a:	f3bf 8f4f 	dsb	sy
 800507e:	61fb      	str	r3, [r7, #28]
}
 8005080:	bf00      	nop
 8005082:	bf00      	nop
 8005084:	e7fd      	b.n	8005082 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005086:	2350      	movs	r3, #80	@ 0x50
 8005088:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	2b50      	cmp	r3, #80	@ 0x50
 800508e:	d00b      	beq.n	80050a8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005094:	f383 8811 	msr	BASEPRI, r3
 8005098:	f3bf 8f6f 	isb	sy
 800509c:	f3bf 8f4f 	dsb	sy
 80050a0:	61bb      	str	r3, [r7, #24]
}
 80050a2:	bf00      	nop
 80050a4:	bf00      	nop
 80050a6:	e7fd      	b.n	80050a4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80050a8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80050ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00d      	beq.n	80050d0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80050b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80050bc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80050c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050c2:	9300      	str	r3, [sp, #0]
 80050c4:	4613      	mov	r3, r2
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	68b9      	ldr	r1, [r7, #8]
 80050ca:	68f8      	ldr	r0, [r7, #12]
 80050cc:	f000 f840 	bl	8005150 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80050d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3730      	adds	r7, #48	@ 0x30
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}

080050da <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80050da:	b580      	push	{r7, lr}
 80050dc:	b08a      	sub	sp, #40	@ 0x28
 80050de:	af02      	add	r7, sp, #8
 80050e0:	60f8      	str	r0, [r7, #12]
 80050e2:	60b9      	str	r1, [r7, #8]
 80050e4:	4613      	mov	r3, r2
 80050e6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d10b      	bne.n	8005106 <xQueueGenericCreate+0x2c>
	__asm volatile
 80050ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f2:	f383 8811 	msr	BASEPRI, r3
 80050f6:	f3bf 8f6f 	isb	sy
 80050fa:	f3bf 8f4f 	dsb	sy
 80050fe:	613b      	str	r3, [r7, #16]
}
 8005100:	bf00      	nop
 8005102:	bf00      	nop
 8005104:	e7fd      	b.n	8005102 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	68ba      	ldr	r2, [r7, #8]
 800510a:	fb02 f303 	mul.w	r3, r2, r3
 800510e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	3350      	adds	r3, #80	@ 0x50
 8005114:	4618      	mov	r0, r3
 8005116:	f003 f801 	bl	800811c <pvPortMalloc>
 800511a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800511c:	69bb      	ldr	r3, [r7, #24]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d011      	beq.n	8005146 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	3350      	adds	r3, #80	@ 0x50
 800512a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800512c:	69bb      	ldr	r3, [r7, #24]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005134:	79fa      	ldrb	r2, [r7, #7]
 8005136:	69bb      	ldr	r3, [r7, #24]
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	4613      	mov	r3, r2
 800513c:	697a      	ldr	r2, [r7, #20]
 800513e:	68b9      	ldr	r1, [r7, #8]
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 f805 	bl	8005150 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005146:	69bb      	ldr	r3, [r7, #24]
	}
 8005148:	4618      	mov	r0, r3
 800514a:	3720      	adds	r7, #32
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}

08005150 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	607a      	str	r2, [r7, #4]
 800515c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d103      	bne.n	800516c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005164:	69bb      	ldr	r3, [r7, #24]
 8005166:	69ba      	ldr	r2, [r7, #24]
 8005168:	601a      	str	r2, [r3, #0]
 800516a:	e002      	b.n	8005172 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	68fa      	ldr	r2, [r7, #12]
 8005176:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800517e:	2101      	movs	r1, #1
 8005180:	69b8      	ldr	r0, [r7, #24]
 8005182:	f7ff fec3 	bl	8004f0c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005186:	69bb      	ldr	r3, [r7, #24]
 8005188:	78fa      	ldrb	r2, [r7, #3]
 800518a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800518e:	bf00      	nop
 8005190:	3710      	adds	r7, #16
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}

08005196 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005196:	b580      	push	{r7, lr}
 8005198:	b082      	sub	sp, #8
 800519a:	af00      	add	r7, sp, #0
 800519c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00e      	beq.n	80051c2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80051b6:	2300      	movs	r3, #0
 80051b8:	2200      	movs	r2, #0
 80051ba:	2100      	movs	r1, #0
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f000 f911 	bl	80053e4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80051c2:	bf00      	nop
 80051c4:	3708      	adds	r7, #8
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b086      	sub	sp, #24
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	4603      	mov	r3, r0
 80051d2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80051d4:	2301      	movs	r3, #1
 80051d6:	617b      	str	r3, [r7, #20]
 80051d8:	2300      	movs	r3, #0
 80051da:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80051dc:	79fb      	ldrb	r3, [r7, #7]
 80051de:	461a      	mov	r2, r3
 80051e0:	6939      	ldr	r1, [r7, #16]
 80051e2:	6978      	ldr	r0, [r7, #20]
 80051e4:	f7ff ff79 	bl	80050da <xQueueGenericCreate>
 80051e8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80051ea:	68f8      	ldr	r0, [r7, #12]
 80051ec:	f7ff ffd3 	bl	8005196 <prvInitialiseMutex>

		return xNewQueue;
 80051f0:	68fb      	ldr	r3, [r7, #12]
	}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3718      	adds	r7, #24
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}

080051fa <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80051fa:	b580      	push	{r7, lr}
 80051fc:	b088      	sub	sp, #32
 80051fe:	af02      	add	r7, sp, #8
 8005200:	4603      	mov	r3, r0
 8005202:	6039      	str	r1, [r7, #0]
 8005204:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005206:	2301      	movs	r3, #1
 8005208:	617b      	str	r3, [r7, #20]
 800520a:	2300      	movs	r3, #0
 800520c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800520e:	79fb      	ldrb	r3, [r7, #7]
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	2200      	movs	r2, #0
 8005216:	6939      	ldr	r1, [r7, #16]
 8005218:	6978      	ldr	r0, [r7, #20]
 800521a:	f7ff fee1 	bl	8004fe0 <xQueueGenericCreateStatic>
 800521e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005220:	68f8      	ldr	r0, [r7, #12]
 8005222:	f7ff ffb8 	bl	8005196 <prvInitialiseMutex>

		return xNewQueue;
 8005226:	68fb      	ldr	r3, [r7, #12]
	}
 8005228:	4618      	mov	r0, r3
 800522a:	3718      	adds	r7, #24
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8005230:	b590      	push	{r4, r7, lr}
 8005232:	b087      	sub	sp, #28
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d10b      	bne.n	800525a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8005242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005246:	f383 8811 	msr	BASEPRI, r3
 800524a:	f3bf 8f6f 	isb	sy
 800524e:	f3bf 8f4f 	dsb	sy
 8005252:	60fb      	str	r3, [r7, #12]
}
 8005254:	bf00      	nop
 8005256:	bf00      	nop
 8005258:	e7fd      	b.n	8005256 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	689c      	ldr	r4, [r3, #8]
 800525e:	f001 fd91 	bl	8006d84 <xTaskGetCurrentTaskHandle>
 8005262:	4603      	mov	r3, r0
 8005264:	429c      	cmp	r4, r3
 8005266:	d111      	bne.n	800528c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	1e5a      	subs	r2, r3, #1
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	68db      	ldr	r3, [r3, #12]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d105      	bne.n	8005286 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800527a:	2300      	movs	r3, #0
 800527c:	2200      	movs	r2, #0
 800527e:	2100      	movs	r1, #0
 8005280:	6938      	ldr	r0, [r7, #16]
 8005282:	f000 f8af 	bl	80053e4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8005286:	2301      	movs	r3, #1
 8005288:	617b      	str	r3, [r7, #20]
 800528a:	e001      	b.n	8005290 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800528c:	2300      	movs	r3, #0
 800528e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8005290:	697b      	ldr	r3, [r7, #20]
	}
 8005292:	4618      	mov	r0, r3
 8005294:	371c      	adds	r7, #28
 8005296:	46bd      	mov	sp, r7
 8005298:	bd90      	pop	{r4, r7, pc}

0800529a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800529a:	b590      	push	{r4, r7, lr}
 800529c:	b087      	sub	sp, #28
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
 80052a2:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d10b      	bne.n	80052c6 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80052ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052b2:	f383 8811 	msr	BASEPRI, r3
 80052b6:	f3bf 8f6f 	isb	sy
 80052ba:	f3bf 8f4f 	dsb	sy
 80052be:	60fb      	str	r3, [r7, #12]
}
 80052c0:	bf00      	nop
 80052c2:	bf00      	nop
 80052c4:	e7fd      	b.n	80052c2 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	689c      	ldr	r4, [r3, #8]
 80052ca:	f001 fd5b 	bl	8006d84 <xTaskGetCurrentTaskHandle>
 80052ce:	4603      	mov	r3, r0
 80052d0:	429c      	cmp	r4, r3
 80052d2:	d107      	bne.n	80052e4 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	1c5a      	adds	r2, r3, #1
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80052de:	2301      	movs	r3, #1
 80052e0:	617b      	str	r3, [r7, #20]
 80052e2:	e00c      	b.n	80052fe <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80052e4:	6839      	ldr	r1, [r7, #0]
 80052e6:	6938      	ldr	r0, [r7, #16]
 80052e8:	f000 fb8e 	bl	8005a08 <xQueueSemaphoreTake>
 80052ec:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d004      	beq.n	80052fe <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	1c5a      	adds	r2, r3, #1
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80052fe:	697b      	ldr	r3, [r7, #20]
	}
 8005300:	4618      	mov	r0, r3
 8005302:	371c      	adds	r7, #28
 8005304:	46bd      	mov	sp, r7
 8005306:	bd90      	pop	{r4, r7, pc}

08005308 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005308:	b580      	push	{r7, lr}
 800530a:	b08a      	sub	sp, #40	@ 0x28
 800530c:	af02      	add	r7, sp, #8
 800530e:	60f8      	str	r0, [r7, #12]
 8005310:	60b9      	str	r1, [r7, #8]
 8005312:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d10b      	bne.n	8005332 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800531a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800531e:	f383 8811 	msr	BASEPRI, r3
 8005322:	f3bf 8f6f 	isb	sy
 8005326:	f3bf 8f4f 	dsb	sy
 800532a:	61bb      	str	r3, [r7, #24]
}
 800532c:	bf00      	nop
 800532e:	bf00      	nop
 8005330:	e7fd      	b.n	800532e <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005332:	68ba      	ldr	r2, [r7, #8]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	429a      	cmp	r2, r3
 8005338:	d90b      	bls.n	8005352 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800533a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800533e:	f383 8811 	msr	BASEPRI, r3
 8005342:	f3bf 8f6f 	isb	sy
 8005346:	f3bf 8f4f 	dsb	sy
 800534a:	617b      	str	r3, [r7, #20]
}
 800534c:	bf00      	nop
 800534e:	bf00      	nop
 8005350:	e7fd      	b.n	800534e <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005352:	2302      	movs	r3, #2
 8005354:	9300      	str	r3, [sp, #0]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	2100      	movs	r1, #0
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	f7ff fe3f 	bl	8004fe0 <xQueueGenericCreateStatic>
 8005362:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d002      	beq.n	8005370 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	68ba      	ldr	r2, [r7, #8]
 800536e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005370:	69fb      	ldr	r3, [r7, #28]
	}
 8005372:	4618      	mov	r0, r3
 8005374:	3720      	adds	r7, #32
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800537a:	b580      	push	{r7, lr}
 800537c:	b086      	sub	sp, #24
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
 8005382:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d10b      	bne.n	80053a2 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800538a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800538e:	f383 8811 	msr	BASEPRI, r3
 8005392:	f3bf 8f6f 	isb	sy
 8005396:	f3bf 8f4f 	dsb	sy
 800539a:	613b      	str	r3, [r7, #16]
}
 800539c:	bf00      	nop
 800539e:	bf00      	nop
 80053a0:	e7fd      	b.n	800539e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80053a2:	683a      	ldr	r2, [r7, #0]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d90b      	bls.n	80053c2 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80053aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ae:	f383 8811 	msr	BASEPRI, r3
 80053b2:	f3bf 8f6f 	isb	sy
 80053b6:	f3bf 8f4f 	dsb	sy
 80053ba:	60fb      	str	r3, [r7, #12]
}
 80053bc:	bf00      	nop
 80053be:	bf00      	nop
 80053c0:	e7fd      	b.n	80053be <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80053c2:	2202      	movs	r2, #2
 80053c4:	2100      	movs	r1, #0
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f7ff fe87 	bl	80050da <xQueueGenericCreate>
 80053cc:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d002      	beq.n	80053da <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	683a      	ldr	r2, [r7, #0]
 80053d8:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80053da:	697b      	ldr	r3, [r7, #20]
	}
 80053dc:	4618      	mov	r0, r3
 80053de:	3718      	adds	r7, #24
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}

080053e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b08e      	sub	sp, #56	@ 0x38
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	60f8      	str	r0, [r7, #12]
 80053ec:	60b9      	str	r1, [r7, #8]
 80053ee:	607a      	str	r2, [r7, #4]
 80053f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80053f2:	2300      	movs	r3, #0
 80053f4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80053fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d10b      	bne.n	8005418 <xQueueGenericSend+0x34>
	__asm volatile
 8005400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005404:	f383 8811 	msr	BASEPRI, r3
 8005408:	f3bf 8f6f 	isb	sy
 800540c:	f3bf 8f4f 	dsb	sy
 8005410:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005412:	bf00      	nop
 8005414:	bf00      	nop
 8005416:	e7fd      	b.n	8005414 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d103      	bne.n	8005426 <xQueueGenericSend+0x42>
 800541e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005422:	2b00      	cmp	r3, #0
 8005424:	d101      	bne.n	800542a <xQueueGenericSend+0x46>
 8005426:	2301      	movs	r3, #1
 8005428:	e000      	b.n	800542c <xQueueGenericSend+0x48>
 800542a:	2300      	movs	r3, #0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d10b      	bne.n	8005448 <xQueueGenericSend+0x64>
	__asm volatile
 8005430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005434:	f383 8811 	msr	BASEPRI, r3
 8005438:	f3bf 8f6f 	isb	sy
 800543c:	f3bf 8f4f 	dsb	sy
 8005440:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005442:	bf00      	nop
 8005444:	bf00      	nop
 8005446:	e7fd      	b.n	8005444 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	2b02      	cmp	r3, #2
 800544c:	d103      	bne.n	8005456 <xQueueGenericSend+0x72>
 800544e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005452:	2b01      	cmp	r3, #1
 8005454:	d101      	bne.n	800545a <xQueueGenericSend+0x76>
 8005456:	2301      	movs	r3, #1
 8005458:	e000      	b.n	800545c <xQueueGenericSend+0x78>
 800545a:	2300      	movs	r3, #0
 800545c:	2b00      	cmp	r3, #0
 800545e:	d10b      	bne.n	8005478 <xQueueGenericSend+0x94>
	__asm volatile
 8005460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005464:	f383 8811 	msr	BASEPRI, r3
 8005468:	f3bf 8f6f 	isb	sy
 800546c:	f3bf 8f4f 	dsb	sy
 8005470:	623b      	str	r3, [r7, #32]
}
 8005472:	bf00      	nop
 8005474:	bf00      	nop
 8005476:	e7fd      	b.n	8005474 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005478:	f001 fc94 	bl	8006da4 <xTaskGetSchedulerState>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d102      	bne.n	8005488 <xQueueGenericSend+0xa4>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d101      	bne.n	800548c <xQueueGenericSend+0xa8>
 8005488:	2301      	movs	r3, #1
 800548a:	e000      	b.n	800548e <xQueueGenericSend+0xaa>
 800548c:	2300      	movs	r3, #0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10b      	bne.n	80054aa <xQueueGenericSend+0xc6>
	__asm volatile
 8005492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005496:	f383 8811 	msr	BASEPRI, r3
 800549a:	f3bf 8f6f 	isb	sy
 800549e:	f3bf 8f4f 	dsb	sy
 80054a2:	61fb      	str	r3, [r7, #28]
}
 80054a4:	bf00      	nop
 80054a6:	bf00      	nop
 80054a8:	e7fd      	b.n	80054a6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80054aa:	f002 fd15 	bl	8007ed8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80054ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d302      	bcc.n	80054c0 <xQueueGenericSend+0xdc>
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	2b02      	cmp	r3, #2
 80054be:	d129      	bne.n	8005514 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80054c0:	683a      	ldr	r2, [r7, #0]
 80054c2:	68b9      	ldr	r1, [r7, #8]
 80054c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80054c6:	f000 fc6d 	bl	8005da4 <prvCopyDataToQueue>
 80054ca:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80054cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d010      	beq.n	80054f6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80054d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054d6:	3324      	adds	r3, #36	@ 0x24
 80054d8:	4618      	mov	r0, r3
 80054da:	f001 fa8d 	bl	80069f8 <xTaskRemoveFromEventList>
 80054de:	4603      	mov	r3, r0
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d013      	beq.n	800550c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80054e4:	4b3f      	ldr	r3, [pc, #252]	@ (80055e4 <xQueueGenericSend+0x200>)
 80054e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054ea:	601a      	str	r2, [r3, #0]
 80054ec:	f3bf 8f4f 	dsb	sy
 80054f0:	f3bf 8f6f 	isb	sy
 80054f4:	e00a      	b.n	800550c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80054f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d007      	beq.n	800550c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80054fc:	4b39      	ldr	r3, [pc, #228]	@ (80055e4 <xQueueGenericSend+0x200>)
 80054fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005502:	601a      	str	r2, [r3, #0]
 8005504:	f3bf 8f4f 	dsb	sy
 8005508:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800550c:	f002 fd16 	bl	8007f3c <vPortExitCritical>
				return pdPASS;
 8005510:	2301      	movs	r3, #1
 8005512:	e063      	b.n	80055dc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d103      	bne.n	8005522 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800551a:	f002 fd0f 	bl	8007f3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800551e:	2300      	movs	r3, #0
 8005520:	e05c      	b.n	80055dc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005524:	2b00      	cmp	r3, #0
 8005526:	d106      	bne.n	8005536 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005528:	f107 0314 	add.w	r3, r7, #20
 800552c:	4618      	mov	r0, r3
 800552e:	f001 fac7 	bl	8006ac0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005532:	2301      	movs	r3, #1
 8005534:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005536:	f002 fd01 	bl	8007f3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800553a:	f001 f82f 	bl	800659c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800553e:	f002 fccb 	bl	8007ed8 <vPortEnterCritical>
 8005542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005544:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005548:	b25b      	sxtb	r3, r3
 800554a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800554e:	d103      	bne.n	8005558 <xQueueGenericSend+0x174>
 8005550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005552:	2200      	movs	r2, #0
 8005554:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800555e:	b25b      	sxtb	r3, r3
 8005560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005564:	d103      	bne.n	800556e <xQueueGenericSend+0x18a>
 8005566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005568:	2200      	movs	r2, #0
 800556a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800556e:	f002 fce5 	bl	8007f3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005572:	1d3a      	adds	r2, r7, #4
 8005574:	f107 0314 	add.w	r3, r7, #20
 8005578:	4611      	mov	r1, r2
 800557a:	4618      	mov	r0, r3
 800557c:	f001 fab6 	bl	8006aec <xTaskCheckForTimeOut>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d124      	bne.n	80055d0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005586:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005588:	f000 fd04 	bl	8005f94 <prvIsQueueFull>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d018      	beq.n	80055c4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005594:	3310      	adds	r3, #16
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	4611      	mov	r1, r2
 800559a:	4618      	mov	r0, r3
 800559c:	f001 f9da 	bl	8006954 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80055a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055a2:	f000 fc8f 	bl	8005ec4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80055a6:	f001 f807 	bl	80065b8 <xTaskResumeAll>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	f47f af7c 	bne.w	80054aa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80055b2:	4b0c      	ldr	r3, [pc, #48]	@ (80055e4 <xQueueGenericSend+0x200>)
 80055b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055b8:	601a      	str	r2, [r3, #0]
 80055ba:	f3bf 8f4f 	dsb	sy
 80055be:	f3bf 8f6f 	isb	sy
 80055c2:	e772      	b.n	80054aa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80055c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055c6:	f000 fc7d 	bl	8005ec4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80055ca:	f000 fff5 	bl	80065b8 <xTaskResumeAll>
 80055ce:	e76c      	b.n	80054aa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80055d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055d2:	f000 fc77 	bl	8005ec4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80055d6:	f000 ffef 	bl	80065b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80055da:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3738      	adds	r7, #56	@ 0x38
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	e000ed04 	.word	0xe000ed04

080055e8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b090      	sub	sp, #64	@ 0x40
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	607a      	str	r2, [r7, #4]
 80055f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80055fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d10b      	bne.n	8005618 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005604:	f383 8811 	msr	BASEPRI, r3
 8005608:	f3bf 8f6f 	isb	sy
 800560c:	f3bf 8f4f 	dsb	sy
 8005610:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005612:	bf00      	nop
 8005614:	bf00      	nop
 8005616:	e7fd      	b.n	8005614 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d103      	bne.n	8005626 <xQueueGenericSendFromISR+0x3e>
 800561e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005622:	2b00      	cmp	r3, #0
 8005624:	d101      	bne.n	800562a <xQueueGenericSendFromISR+0x42>
 8005626:	2301      	movs	r3, #1
 8005628:	e000      	b.n	800562c <xQueueGenericSendFromISR+0x44>
 800562a:	2300      	movs	r3, #0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d10b      	bne.n	8005648 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005634:	f383 8811 	msr	BASEPRI, r3
 8005638:	f3bf 8f6f 	isb	sy
 800563c:	f3bf 8f4f 	dsb	sy
 8005640:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005642:	bf00      	nop
 8005644:	bf00      	nop
 8005646:	e7fd      	b.n	8005644 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	2b02      	cmp	r3, #2
 800564c:	d103      	bne.n	8005656 <xQueueGenericSendFromISR+0x6e>
 800564e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005650:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005652:	2b01      	cmp	r3, #1
 8005654:	d101      	bne.n	800565a <xQueueGenericSendFromISR+0x72>
 8005656:	2301      	movs	r3, #1
 8005658:	e000      	b.n	800565c <xQueueGenericSendFromISR+0x74>
 800565a:	2300      	movs	r3, #0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d10b      	bne.n	8005678 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005664:	f383 8811 	msr	BASEPRI, r3
 8005668:	f3bf 8f6f 	isb	sy
 800566c:	f3bf 8f4f 	dsb	sy
 8005670:	623b      	str	r3, [r7, #32]
}
 8005672:	bf00      	nop
 8005674:	bf00      	nop
 8005676:	e7fd      	b.n	8005674 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005678:	f002 fd0e 	bl	8008098 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800567c:	f3ef 8211 	mrs	r2, BASEPRI
 8005680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005684:	f383 8811 	msr	BASEPRI, r3
 8005688:	f3bf 8f6f 	isb	sy
 800568c:	f3bf 8f4f 	dsb	sy
 8005690:	61fa      	str	r2, [r7, #28]
 8005692:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005694:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005696:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800569a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800569c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800569e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d302      	bcc.n	80056aa <xQueueGenericSendFromISR+0xc2>
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	2b02      	cmp	r3, #2
 80056a8:	d12f      	bne.n	800570a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80056aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80056ba:	683a      	ldr	r2, [r7, #0]
 80056bc:	68b9      	ldr	r1, [r7, #8]
 80056be:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80056c0:	f000 fb70 	bl	8005da4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80056c4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80056c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056cc:	d112      	bne.n	80056f4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d016      	beq.n	8005704 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056d8:	3324      	adds	r3, #36	@ 0x24
 80056da:	4618      	mov	r0, r3
 80056dc:	f001 f98c 	bl	80069f8 <xTaskRemoveFromEventList>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00e      	beq.n	8005704 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d00b      	beq.n	8005704 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	601a      	str	r2, [r3, #0]
 80056f2:	e007      	b.n	8005704 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80056f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80056f8:	3301      	adds	r3, #1
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	b25a      	sxtb	r2, r3
 80056fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005700:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005704:	2301      	movs	r3, #1
 8005706:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005708:	e001      	b.n	800570e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800570a:	2300      	movs	r3, #0
 800570c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800570e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005710:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005718:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800571a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800571c:	4618      	mov	r0, r3
 800571e:	3740      	adds	r7, #64	@ 0x40
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b08e      	sub	sp, #56	@ 0x38
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005734:	2b00      	cmp	r3, #0
 8005736:	d10b      	bne.n	8005750 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800573c:	f383 8811 	msr	BASEPRI, r3
 8005740:	f3bf 8f6f 	isb	sy
 8005744:	f3bf 8f4f 	dsb	sy
 8005748:	623b      	str	r3, [r7, #32]
}
 800574a:	bf00      	nop
 800574c:	bf00      	nop
 800574e:	e7fd      	b.n	800574c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00b      	beq.n	8005770 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800575c:	f383 8811 	msr	BASEPRI, r3
 8005760:	f3bf 8f6f 	isb	sy
 8005764:	f3bf 8f4f 	dsb	sy
 8005768:	61fb      	str	r3, [r7, #28]
}
 800576a:	bf00      	nop
 800576c:	bf00      	nop
 800576e:	e7fd      	b.n	800576c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d103      	bne.n	8005780 <xQueueGiveFromISR+0x5c>
 8005778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d101      	bne.n	8005784 <xQueueGiveFromISR+0x60>
 8005780:	2301      	movs	r3, #1
 8005782:	e000      	b.n	8005786 <xQueueGiveFromISR+0x62>
 8005784:	2300      	movs	r3, #0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d10b      	bne.n	80057a2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800578a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800578e:	f383 8811 	msr	BASEPRI, r3
 8005792:	f3bf 8f6f 	isb	sy
 8005796:	f3bf 8f4f 	dsb	sy
 800579a:	61bb      	str	r3, [r7, #24]
}
 800579c:	bf00      	nop
 800579e:	bf00      	nop
 80057a0:	e7fd      	b.n	800579e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80057a2:	f002 fc79 	bl	8008098 <vPortValidateInterruptPriority>
	__asm volatile
 80057a6:	f3ef 8211 	mrs	r2, BASEPRI
 80057aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ae:	f383 8811 	msr	BASEPRI, r3
 80057b2:	f3bf 8f6f 	isb	sy
 80057b6:	f3bf 8f4f 	dsb	sy
 80057ba:	617a      	str	r2, [r7, #20]
 80057bc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80057be:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80057c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80057c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057c6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80057c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057ce:	429a      	cmp	r2, r3
 80057d0:	d22b      	bcs.n	800582a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80057d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80057dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057de:	1c5a      	adds	r2, r3, #1
 80057e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80057e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80057e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ec:	d112      	bne.n	8005814 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d016      	beq.n	8005824 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f8:	3324      	adds	r3, #36	@ 0x24
 80057fa:	4618      	mov	r0, r3
 80057fc:	f001 f8fc 	bl	80069f8 <xTaskRemoveFromEventList>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d00e      	beq.n	8005824 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d00b      	beq.n	8005824 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	2201      	movs	r2, #1
 8005810:	601a      	str	r2, [r3, #0]
 8005812:	e007      	b.n	8005824 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005814:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005818:	3301      	adds	r3, #1
 800581a:	b2db      	uxtb	r3, r3
 800581c:	b25a      	sxtb	r2, r3
 800581e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005820:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005824:	2301      	movs	r3, #1
 8005826:	637b      	str	r3, [r7, #52]	@ 0x34
 8005828:	e001      	b.n	800582e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800582a:	2300      	movs	r3, #0
 800582c:	637b      	str	r3, [r7, #52]	@ 0x34
 800582e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005830:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f383 8811 	msr	BASEPRI, r3
}
 8005838:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800583a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800583c:	4618      	mov	r0, r3
 800583e:	3738      	adds	r7, #56	@ 0x38
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b08c      	sub	sp, #48	@ 0x30
 8005848:	af00      	add	r7, sp, #0
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005850:	2300      	movs	r3, #0
 8005852:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800585a:	2b00      	cmp	r3, #0
 800585c:	d10b      	bne.n	8005876 <xQueueReceive+0x32>
	__asm volatile
 800585e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005862:	f383 8811 	msr	BASEPRI, r3
 8005866:	f3bf 8f6f 	isb	sy
 800586a:	f3bf 8f4f 	dsb	sy
 800586e:	623b      	str	r3, [r7, #32]
}
 8005870:	bf00      	nop
 8005872:	bf00      	nop
 8005874:	e7fd      	b.n	8005872 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d103      	bne.n	8005884 <xQueueReceive+0x40>
 800587c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800587e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005880:	2b00      	cmp	r3, #0
 8005882:	d101      	bne.n	8005888 <xQueueReceive+0x44>
 8005884:	2301      	movs	r3, #1
 8005886:	e000      	b.n	800588a <xQueueReceive+0x46>
 8005888:	2300      	movs	r3, #0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d10b      	bne.n	80058a6 <xQueueReceive+0x62>
	__asm volatile
 800588e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005892:	f383 8811 	msr	BASEPRI, r3
 8005896:	f3bf 8f6f 	isb	sy
 800589a:	f3bf 8f4f 	dsb	sy
 800589e:	61fb      	str	r3, [r7, #28]
}
 80058a0:	bf00      	nop
 80058a2:	bf00      	nop
 80058a4:	e7fd      	b.n	80058a2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80058a6:	f001 fa7d 	bl	8006da4 <xTaskGetSchedulerState>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d102      	bne.n	80058b6 <xQueueReceive+0x72>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d101      	bne.n	80058ba <xQueueReceive+0x76>
 80058b6:	2301      	movs	r3, #1
 80058b8:	e000      	b.n	80058bc <xQueueReceive+0x78>
 80058ba:	2300      	movs	r3, #0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d10b      	bne.n	80058d8 <xQueueReceive+0x94>
	__asm volatile
 80058c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058c4:	f383 8811 	msr	BASEPRI, r3
 80058c8:	f3bf 8f6f 	isb	sy
 80058cc:	f3bf 8f4f 	dsb	sy
 80058d0:	61bb      	str	r3, [r7, #24]
}
 80058d2:	bf00      	nop
 80058d4:	bf00      	nop
 80058d6:	e7fd      	b.n	80058d4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80058d8:	f002 fafe 	bl	8007ed8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80058dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058e0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80058e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d01f      	beq.n	8005928 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80058e8:	68b9      	ldr	r1, [r7, #8]
 80058ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058ec:	f000 fac4 	bl	8005e78 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80058f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f2:	1e5a      	subs	r2, r3, #1
 80058f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058fa:	691b      	ldr	r3, [r3, #16]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d00f      	beq.n	8005920 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005902:	3310      	adds	r3, #16
 8005904:	4618      	mov	r0, r3
 8005906:	f001 f877 	bl	80069f8 <xTaskRemoveFromEventList>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d007      	beq.n	8005920 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005910:	4b3c      	ldr	r3, [pc, #240]	@ (8005a04 <xQueueReceive+0x1c0>)
 8005912:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005916:	601a      	str	r2, [r3, #0]
 8005918:	f3bf 8f4f 	dsb	sy
 800591c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005920:	f002 fb0c 	bl	8007f3c <vPortExitCritical>
				return pdPASS;
 8005924:	2301      	movs	r3, #1
 8005926:	e069      	b.n	80059fc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d103      	bne.n	8005936 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800592e:	f002 fb05 	bl	8007f3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005932:	2300      	movs	r3, #0
 8005934:	e062      	b.n	80059fc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005938:	2b00      	cmp	r3, #0
 800593a:	d106      	bne.n	800594a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800593c:	f107 0310 	add.w	r3, r7, #16
 8005940:	4618      	mov	r0, r3
 8005942:	f001 f8bd 	bl	8006ac0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005946:	2301      	movs	r3, #1
 8005948:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800594a:	f002 faf7 	bl	8007f3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800594e:	f000 fe25 	bl	800659c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005952:	f002 fac1 	bl	8007ed8 <vPortEnterCritical>
 8005956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005958:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800595c:	b25b      	sxtb	r3, r3
 800595e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005962:	d103      	bne.n	800596c <xQueueReceive+0x128>
 8005964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005966:	2200      	movs	r2, #0
 8005968:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800596c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800596e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005972:	b25b      	sxtb	r3, r3
 8005974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005978:	d103      	bne.n	8005982 <xQueueReceive+0x13e>
 800597a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800597c:	2200      	movs	r2, #0
 800597e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005982:	f002 fadb 	bl	8007f3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005986:	1d3a      	adds	r2, r7, #4
 8005988:	f107 0310 	add.w	r3, r7, #16
 800598c:	4611      	mov	r1, r2
 800598e:	4618      	mov	r0, r3
 8005990:	f001 f8ac 	bl	8006aec <xTaskCheckForTimeOut>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d123      	bne.n	80059e2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800599a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800599c:	f000 fae4 	bl	8005f68 <prvIsQueueEmpty>
 80059a0:	4603      	mov	r3, r0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d017      	beq.n	80059d6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80059a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a8:	3324      	adds	r3, #36	@ 0x24
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	4611      	mov	r1, r2
 80059ae:	4618      	mov	r0, r3
 80059b0:	f000 ffd0 	bl	8006954 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80059b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059b6:	f000 fa85 	bl	8005ec4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80059ba:	f000 fdfd 	bl	80065b8 <xTaskResumeAll>
 80059be:	4603      	mov	r3, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d189      	bne.n	80058d8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80059c4:	4b0f      	ldr	r3, [pc, #60]	@ (8005a04 <xQueueReceive+0x1c0>)
 80059c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059ca:	601a      	str	r2, [r3, #0]
 80059cc:	f3bf 8f4f 	dsb	sy
 80059d0:	f3bf 8f6f 	isb	sy
 80059d4:	e780      	b.n	80058d8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80059d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059d8:	f000 fa74 	bl	8005ec4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80059dc:	f000 fdec 	bl	80065b8 <xTaskResumeAll>
 80059e0:	e77a      	b.n	80058d8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80059e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059e4:	f000 fa6e 	bl	8005ec4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80059e8:	f000 fde6 	bl	80065b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80059ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059ee:	f000 fabb 	bl	8005f68 <prvIsQueueEmpty>
 80059f2:	4603      	mov	r3, r0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	f43f af6f 	beq.w	80058d8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80059fa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3730      	adds	r7, #48	@ 0x30
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}
 8005a04:	e000ed04 	.word	0xe000ed04

08005a08 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b08e      	sub	sp, #56	@ 0x38
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005a12:	2300      	movs	r3, #0
 8005a14:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d10b      	bne.n	8005a3c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a28:	f383 8811 	msr	BASEPRI, r3
 8005a2c:	f3bf 8f6f 	isb	sy
 8005a30:	f3bf 8f4f 	dsb	sy
 8005a34:	623b      	str	r3, [r7, #32]
}
 8005a36:	bf00      	nop
 8005a38:	bf00      	nop
 8005a3a:	e7fd      	b.n	8005a38 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d00b      	beq.n	8005a5c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a48:	f383 8811 	msr	BASEPRI, r3
 8005a4c:	f3bf 8f6f 	isb	sy
 8005a50:	f3bf 8f4f 	dsb	sy
 8005a54:	61fb      	str	r3, [r7, #28]
}
 8005a56:	bf00      	nop
 8005a58:	bf00      	nop
 8005a5a:	e7fd      	b.n	8005a58 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a5c:	f001 f9a2 	bl	8006da4 <xTaskGetSchedulerState>
 8005a60:	4603      	mov	r3, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d102      	bne.n	8005a6c <xQueueSemaphoreTake+0x64>
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d101      	bne.n	8005a70 <xQueueSemaphoreTake+0x68>
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e000      	b.n	8005a72 <xQueueSemaphoreTake+0x6a>
 8005a70:	2300      	movs	r3, #0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d10b      	bne.n	8005a8e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a7a:	f383 8811 	msr	BASEPRI, r3
 8005a7e:	f3bf 8f6f 	isb	sy
 8005a82:	f3bf 8f4f 	dsb	sy
 8005a86:	61bb      	str	r3, [r7, #24]
}
 8005a88:	bf00      	nop
 8005a8a:	bf00      	nop
 8005a8c:	e7fd      	b.n	8005a8a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005a8e:	f002 fa23 	bl	8007ed8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a96:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d024      	beq.n	8005ae8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa0:	1e5a      	subs	r2, r3, #1
 8005aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aa4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d104      	bne.n	8005ab8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005aae:	f001 faf3 	bl	8007098 <pvTaskIncrementMutexHeldCount>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ab6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d00f      	beq.n	8005ae0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ac2:	3310      	adds	r3, #16
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f000 ff97 	bl	80069f8 <xTaskRemoveFromEventList>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d007      	beq.n	8005ae0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005ad0:	4b54      	ldr	r3, [pc, #336]	@ (8005c24 <xQueueSemaphoreTake+0x21c>)
 8005ad2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ad6:	601a      	str	r2, [r3, #0]
 8005ad8:	f3bf 8f4f 	dsb	sy
 8005adc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005ae0:	f002 fa2c 	bl	8007f3c <vPortExitCritical>
				return pdPASS;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	e098      	b.n	8005c1a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d112      	bne.n	8005b14 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d00b      	beq.n	8005b0c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af8:	f383 8811 	msr	BASEPRI, r3
 8005afc:	f3bf 8f6f 	isb	sy
 8005b00:	f3bf 8f4f 	dsb	sy
 8005b04:	617b      	str	r3, [r7, #20]
}
 8005b06:	bf00      	nop
 8005b08:	bf00      	nop
 8005b0a:	e7fd      	b.n	8005b08 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005b0c:	f002 fa16 	bl	8007f3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005b10:	2300      	movs	r3, #0
 8005b12:	e082      	b.n	8005c1a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d106      	bne.n	8005b28 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005b1a:	f107 030c 	add.w	r3, r7, #12
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f000 ffce 	bl	8006ac0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b24:	2301      	movs	r3, #1
 8005b26:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b28:	f002 fa08 	bl	8007f3c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b2c:	f000 fd36 	bl	800659c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b30:	f002 f9d2 	bl	8007ed8 <vPortEnterCritical>
 8005b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b36:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b3a:	b25b      	sxtb	r3, r3
 8005b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b40:	d103      	bne.n	8005b4a <xQueueSemaphoreTake+0x142>
 8005b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b50:	b25b      	sxtb	r3, r3
 8005b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b56:	d103      	bne.n	8005b60 <xQueueSemaphoreTake+0x158>
 8005b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b60:	f002 f9ec 	bl	8007f3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005b64:	463a      	mov	r2, r7
 8005b66:	f107 030c 	add.w	r3, r7, #12
 8005b6a:	4611      	mov	r1, r2
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f000 ffbd 	bl	8006aec <xTaskCheckForTimeOut>
 8005b72:	4603      	mov	r3, r0
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d132      	bne.n	8005bde <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005b78:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005b7a:	f000 f9f5 	bl	8005f68 <prvIsQueueEmpty>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d026      	beq.n	8005bd2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d109      	bne.n	8005ba0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005b8c:	f002 f9a4 	bl	8007ed8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	4618      	mov	r0, r3
 8005b96:	f001 f923 	bl	8006de0 <xTaskPriorityInherit>
 8005b9a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005b9c:	f002 f9ce 	bl	8007f3c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ba2:	3324      	adds	r3, #36	@ 0x24
 8005ba4:	683a      	ldr	r2, [r7, #0]
 8005ba6:	4611      	mov	r1, r2
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f000 fed3 	bl	8006954 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005bae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005bb0:	f000 f988 	bl	8005ec4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005bb4:	f000 fd00 	bl	80065b8 <xTaskResumeAll>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	f47f af67 	bne.w	8005a8e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005bc0:	4b18      	ldr	r3, [pc, #96]	@ (8005c24 <xQueueSemaphoreTake+0x21c>)
 8005bc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bc6:	601a      	str	r2, [r3, #0]
 8005bc8:	f3bf 8f4f 	dsb	sy
 8005bcc:	f3bf 8f6f 	isb	sy
 8005bd0:	e75d      	b.n	8005a8e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005bd2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005bd4:	f000 f976 	bl	8005ec4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005bd8:	f000 fcee 	bl	80065b8 <xTaskResumeAll>
 8005bdc:	e757      	b.n	8005a8e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005bde:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005be0:	f000 f970 	bl	8005ec4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005be4:	f000 fce8 	bl	80065b8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005be8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005bea:	f000 f9bd 	bl	8005f68 <prvIsQueueEmpty>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	f43f af4c 	beq.w	8005a8e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d00d      	beq.n	8005c18 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005bfc:	f002 f96c 	bl	8007ed8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005c00:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005c02:	f000 f8b7 	bl	8005d74 <prvGetDisinheritPriorityAfterTimeout>
 8005c06:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f001 f9be 	bl	8006f90 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005c14:	f002 f992 	bl	8007f3c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005c18:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3738      	adds	r7, #56	@ 0x38
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	e000ed04 	.word	0xe000ed04

08005c28 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b08e      	sub	sp, #56	@ 0x38
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	60f8      	str	r0, [r7, #12]
 8005c30:	60b9      	str	r1, [r7, #8]
 8005c32:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d10b      	bne.n	8005c56 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c42:	f383 8811 	msr	BASEPRI, r3
 8005c46:	f3bf 8f6f 	isb	sy
 8005c4a:	f3bf 8f4f 	dsb	sy
 8005c4e:	623b      	str	r3, [r7, #32]
}
 8005c50:	bf00      	nop
 8005c52:	bf00      	nop
 8005c54:	e7fd      	b.n	8005c52 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d103      	bne.n	8005c64 <xQueueReceiveFromISR+0x3c>
 8005c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d101      	bne.n	8005c68 <xQueueReceiveFromISR+0x40>
 8005c64:	2301      	movs	r3, #1
 8005c66:	e000      	b.n	8005c6a <xQueueReceiveFromISR+0x42>
 8005c68:	2300      	movs	r3, #0
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d10b      	bne.n	8005c86 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8005c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c72:	f383 8811 	msr	BASEPRI, r3
 8005c76:	f3bf 8f6f 	isb	sy
 8005c7a:	f3bf 8f4f 	dsb	sy
 8005c7e:	61fb      	str	r3, [r7, #28]
}
 8005c80:	bf00      	nop
 8005c82:	bf00      	nop
 8005c84:	e7fd      	b.n	8005c82 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005c86:	f002 fa07 	bl	8008098 <vPortValidateInterruptPriority>
	__asm volatile
 8005c8a:	f3ef 8211 	mrs	r2, BASEPRI
 8005c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c92:	f383 8811 	msr	BASEPRI, r3
 8005c96:	f3bf 8f6f 	isb	sy
 8005c9a:	f3bf 8f4f 	dsb	sy
 8005c9e:	61ba      	str	r2, [r7, #24]
 8005ca0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005ca2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005caa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d02f      	beq.n	8005d12 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005cb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005cbc:	68b9      	ldr	r1, [r7, #8]
 8005cbe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005cc0:	f000 f8da 	bl	8005e78 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cc6:	1e5a      	subs	r2, r3, #1
 8005cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cca:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005ccc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cd4:	d112      	bne.n	8005cfc <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d016      	beq.n	8005d0c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce0:	3310      	adds	r3, #16
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f000 fe88 	bl	80069f8 <xTaskRemoveFromEventList>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d00e      	beq.n	8005d0c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d00b      	beq.n	8005d0c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	601a      	str	r2, [r3, #0]
 8005cfa:	e007      	b.n	8005d0c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005cfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d00:	3301      	adds	r3, #1
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	b25a      	sxtb	r2, r3
 8005d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d10:	e001      	b.n	8005d16 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8005d12:	2300      	movs	r3, #0
 8005d14:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d18:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	f383 8811 	msr	BASEPRI, r3
}
 8005d20:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3738      	adds	r7, #56	@ 0x38
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d10b      	bne.n	8005d56 <vQueueDelete+0x2a>
	__asm volatile
 8005d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d42:	f383 8811 	msr	BASEPRI, r3
 8005d46:	f3bf 8f6f 	isb	sy
 8005d4a:	f3bf 8f4f 	dsb	sy
 8005d4e:	60bb      	str	r3, [r7, #8]
}
 8005d50:	bf00      	nop
 8005d52:	bf00      	nop
 8005d54:	e7fd      	b.n	8005d52 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8005d56:	68f8      	ldr	r0, [r7, #12]
 8005d58:	f000 f95e 	bl	8006018 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d102      	bne.n	8005d6c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8005d66:	68f8      	ldr	r0, [r7, #12]
 8005d68:	f002 faa6 	bl	80082b8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8005d6c:	bf00      	nop
 8005d6e:	3710      	adds	r7, #16
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}

08005d74 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d006      	beq.n	8005d92 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005d8e:	60fb      	str	r3, [r7, #12]
 8005d90:	e001      	b.n	8005d96 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005d92:	2300      	movs	r3, #0
 8005d94:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005d96:	68fb      	ldr	r3, [r7, #12]
	}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3714      	adds	r7, #20
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b086      	sub	sp, #24
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005db0:	2300      	movs	r3, #0
 8005db2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005db8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d10d      	bne.n	8005dde <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d14d      	bne.n	8005e66 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f001 f86e 	bl	8006eb0 <xTaskPriorityDisinherit>
 8005dd4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	609a      	str	r2, [r3, #8]
 8005ddc:	e043      	b.n	8005e66 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d119      	bne.n	8005e18 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6858      	ldr	r0, [r3, #4]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dec:	461a      	mov	r2, r3
 8005dee:	68b9      	ldr	r1, [r7, #8]
 8005df0:	f002 fdb1 	bl	8008956 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	685a      	ldr	r2, [r3, #4]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfc:	441a      	add	r2, r3
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	685a      	ldr	r2, [r3, #4]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d32b      	bcc.n	8005e66 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	605a      	str	r2, [r3, #4]
 8005e16:	e026      	b.n	8005e66 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	68d8      	ldr	r0, [r3, #12]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e20:	461a      	mov	r2, r3
 8005e22:	68b9      	ldr	r1, [r7, #8]
 8005e24:	f002 fd97 	bl	8008956 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	68da      	ldr	r2, [r3, #12]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e30:	425b      	negs	r3, r3
 8005e32:	441a      	add	r2, r3
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	68da      	ldr	r2, [r3, #12]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d207      	bcs.n	8005e54 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	689a      	ldr	r2, [r3, #8]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e4c:	425b      	negs	r3, r3
 8005e4e:	441a      	add	r2, r3
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2b02      	cmp	r3, #2
 8005e58:	d105      	bne.n	8005e66 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d002      	beq.n	8005e66 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	3b01      	subs	r3, #1
 8005e64:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	1c5a      	adds	r2, r3, #1
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005e6e:	697b      	ldr	r3, [r7, #20]
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3718      	adds	r7, #24
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b082      	sub	sp, #8
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d018      	beq.n	8005ebc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	68da      	ldr	r2, [r3, #12]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e92:	441a      	add	r2, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	68da      	ldr	r2, [r3, #12]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d303      	bcc.n	8005eac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	68d9      	ldr	r1, [r3, #12]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eb4:	461a      	mov	r2, r3
 8005eb6:	6838      	ldr	r0, [r7, #0]
 8005eb8:	f002 fd4d 	bl	8008956 <memcpy>
	}
}
 8005ebc:	bf00      	nop
 8005ebe:	3708      	adds	r7, #8
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005ecc:	f002 f804 	bl	8007ed8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ed6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005ed8:	e011      	b.n	8005efe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d012      	beq.n	8005f08 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	3324      	adds	r3, #36	@ 0x24
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f000 fd86 	bl	80069f8 <xTaskRemoveFromEventList>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d001      	beq.n	8005ef6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005ef2:	f000 fe5f 	bl	8006bb4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005ef6:	7bfb      	ldrb	r3, [r7, #15]
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	dce9      	bgt.n	8005eda <prvUnlockQueue+0x16>
 8005f06:	e000      	b.n	8005f0a <prvUnlockQueue+0x46>
					break;
 8005f08:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	22ff      	movs	r2, #255	@ 0xff
 8005f0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005f12:	f002 f813 	bl	8007f3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005f16:	f001 ffdf 	bl	8007ed8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f20:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005f22:	e011      	b.n	8005f48 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	691b      	ldr	r3, [r3, #16]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d012      	beq.n	8005f52 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	3310      	adds	r3, #16
 8005f30:	4618      	mov	r0, r3
 8005f32:	f000 fd61 	bl	80069f8 <xTaskRemoveFromEventList>
 8005f36:	4603      	mov	r3, r0
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d001      	beq.n	8005f40 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005f3c:	f000 fe3a 	bl	8006bb4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005f40:	7bbb      	ldrb	r3, [r7, #14]
 8005f42:	3b01      	subs	r3, #1
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005f48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	dce9      	bgt.n	8005f24 <prvUnlockQueue+0x60>
 8005f50:	e000      	b.n	8005f54 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005f52:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	22ff      	movs	r2, #255	@ 0xff
 8005f58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005f5c:	f001 ffee 	bl	8007f3c <vPortExitCritical>
}
 8005f60:	bf00      	nop
 8005f62:	3710      	adds	r7, #16
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}

08005f68 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b084      	sub	sp, #16
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005f70:	f001 ffb2 	bl	8007ed8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d102      	bne.n	8005f82 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	60fb      	str	r3, [r7, #12]
 8005f80:	e001      	b.n	8005f86 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005f82:	2300      	movs	r3, #0
 8005f84:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005f86:	f001 ffd9 	bl	8007f3c <vPortExitCritical>

	return xReturn;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3710      	adds	r7, #16
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005f9c:	f001 ff9c 	bl	8007ed8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d102      	bne.n	8005fb2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005fac:	2301      	movs	r3, #1
 8005fae:	60fb      	str	r3, [r7, #12]
 8005fb0:	e001      	b.n	8005fb6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005fb6:	f001 ffc1 	bl	8007f3c <vPortExitCritical>

	return xReturn;
 8005fba:	68fb      	ldr	r3, [r7, #12]
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3710      	adds	r7, #16
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}

08005fc4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b085      	sub	sp, #20
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
 8005fcc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005fce:	2300      	movs	r3, #0
 8005fd0:	60fb      	str	r3, [r7, #12]
 8005fd2:	e014      	b.n	8005ffe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005fd4:	4a0f      	ldr	r2, [pc, #60]	@ (8006014 <vQueueAddToRegistry+0x50>)
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d10b      	bne.n	8005ff8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005fe0:	490c      	ldr	r1, [pc, #48]	@ (8006014 <vQueueAddToRegistry+0x50>)
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	683a      	ldr	r2, [r7, #0]
 8005fe6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005fea:	4a0a      	ldr	r2, [pc, #40]	@ (8006014 <vQueueAddToRegistry+0x50>)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	00db      	lsls	r3, r3, #3
 8005ff0:	4413      	add	r3, r2
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005ff6:	e006      	b.n	8006006 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	60fb      	str	r3, [r7, #12]
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2b07      	cmp	r3, #7
 8006002:	d9e7      	bls.n	8005fd4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006004:	bf00      	nop
 8006006:	bf00      	nop
 8006008:	3714      	adds	r7, #20
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop
 8006014:	20000954 	.word	0x20000954

08006018 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006018:	b480      	push	{r7}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006020:	2300      	movs	r3, #0
 8006022:	60fb      	str	r3, [r7, #12]
 8006024:	e016      	b.n	8006054 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006026:	4a10      	ldr	r2, [pc, #64]	@ (8006068 <vQueueUnregisterQueue+0x50>)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	00db      	lsls	r3, r3, #3
 800602c:	4413      	add	r3, r2
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	687a      	ldr	r2, [r7, #4]
 8006032:	429a      	cmp	r2, r3
 8006034:	d10b      	bne.n	800604e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006036:	4a0c      	ldr	r2, [pc, #48]	@ (8006068 <vQueueUnregisterQueue+0x50>)
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2100      	movs	r1, #0
 800603c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006040:	4a09      	ldr	r2, [pc, #36]	@ (8006068 <vQueueUnregisterQueue+0x50>)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	00db      	lsls	r3, r3, #3
 8006046:	4413      	add	r3, r2
 8006048:	2200      	movs	r2, #0
 800604a:	605a      	str	r2, [r3, #4]
				break;
 800604c:	e006      	b.n	800605c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	3301      	adds	r3, #1
 8006052:	60fb      	str	r3, [r7, #12]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2b07      	cmp	r3, #7
 8006058:	d9e5      	bls.n	8006026 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800605a:	bf00      	nop
 800605c:	bf00      	nop
 800605e:	3714      	adds	r7, #20
 8006060:	46bd      	mov	sp, r7
 8006062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006066:	4770      	bx	lr
 8006068:	20000954 	.word	0x20000954

0800606c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800606c:	b580      	push	{r7, lr}
 800606e:	b086      	sub	sp, #24
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800607c:	f001 ff2c 	bl	8007ed8 <vPortEnterCritical>
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006086:	b25b      	sxtb	r3, r3
 8006088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800608c:	d103      	bne.n	8006096 <vQueueWaitForMessageRestricted+0x2a>
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	2200      	movs	r2, #0
 8006092:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800609c:	b25b      	sxtb	r3, r3
 800609e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060a2:	d103      	bne.n	80060ac <vQueueWaitForMessageRestricted+0x40>
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80060ac:	f001 ff46 	bl	8007f3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d106      	bne.n	80060c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	3324      	adds	r3, #36	@ 0x24
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	68b9      	ldr	r1, [r7, #8]
 80060c0:	4618      	mov	r0, r3
 80060c2:	f000 fc6d 	bl	80069a0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80060c6:	6978      	ldr	r0, [r7, #20]
 80060c8:	f7ff fefc 	bl	8005ec4 <prvUnlockQueue>
	}
 80060cc:	bf00      	nop
 80060ce:	3718      	adds	r7, #24
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}

080060d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b08e      	sub	sp, #56	@ 0x38
 80060d8:	af04      	add	r7, sp, #16
 80060da:	60f8      	str	r0, [r7, #12]
 80060dc:	60b9      	str	r1, [r7, #8]
 80060de:	607a      	str	r2, [r7, #4]
 80060e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80060e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d10b      	bne.n	8006100 <xTaskCreateStatic+0x2c>
	__asm volatile
 80060e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ec:	f383 8811 	msr	BASEPRI, r3
 80060f0:	f3bf 8f6f 	isb	sy
 80060f4:	f3bf 8f4f 	dsb	sy
 80060f8:	623b      	str	r3, [r7, #32]
}
 80060fa:	bf00      	nop
 80060fc:	bf00      	nop
 80060fe:	e7fd      	b.n	80060fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006102:	2b00      	cmp	r3, #0
 8006104:	d10b      	bne.n	800611e <xTaskCreateStatic+0x4a>
	__asm volatile
 8006106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800610a:	f383 8811 	msr	BASEPRI, r3
 800610e:	f3bf 8f6f 	isb	sy
 8006112:	f3bf 8f4f 	dsb	sy
 8006116:	61fb      	str	r3, [r7, #28]
}
 8006118:	bf00      	nop
 800611a:	bf00      	nop
 800611c:	e7fd      	b.n	800611a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800611e:	23a8      	movs	r3, #168	@ 0xa8
 8006120:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	2ba8      	cmp	r3, #168	@ 0xa8
 8006126:	d00b      	beq.n	8006140 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800612c:	f383 8811 	msr	BASEPRI, r3
 8006130:	f3bf 8f6f 	isb	sy
 8006134:	f3bf 8f4f 	dsb	sy
 8006138:	61bb      	str	r3, [r7, #24]
}
 800613a:	bf00      	nop
 800613c:	bf00      	nop
 800613e:	e7fd      	b.n	800613c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006140:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006144:	2b00      	cmp	r3, #0
 8006146:	d01e      	beq.n	8006186 <xTaskCreateStatic+0xb2>
 8006148:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800614a:	2b00      	cmp	r3, #0
 800614c:	d01b      	beq.n	8006186 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800614e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006150:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006154:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006156:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615a:	2202      	movs	r2, #2
 800615c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006160:	2300      	movs	r3, #0
 8006162:	9303      	str	r3, [sp, #12]
 8006164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006166:	9302      	str	r3, [sp, #8]
 8006168:	f107 0314 	add.w	r3, r7, #20
 800616c:	9301      	str	r3, [sp, #4]
 800616e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006170:	9300      	str	r3, [sp, #0]
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	687a      	ldr	r2, [r7, #4]
 8006176:	68b9      	ldr	r1, [r7, #8]
 8006178:	68f8      	ldr	r0, [r7, #12]
 800617a:	f000 f851 	bl	8006220 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800617e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006180:	f000 f8f6 	bl	8006370 <prvAddNewTaskToReadyList>
 8006184:	e001      	b.n	800618a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006186:	2300      	movs	r3, #0
 8006188:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800618a:	697b      	ldr	r3, [r7, #20]
	}
 800618c:	4618      	mov	r0, r3
 800618e:	3728      	adds	r7, #40	@ 0x28
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006194:	b580      	push	{r7, lr}
 8006196:	b08c      	sub	sp, #48	@ 0x30
 8006198:	af04      	add	r7, sp, #16
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	603b      	str	r3, [r7, #0]
 80061a0:	4613      	mov	r3, r2
 80061a2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80061a4:	88fb      	ldrh	r3, [r7, #6]
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	4618      	mov	r0, r3
 80061aa:	f001 ffb7 	bl	800811c <pvPortMalloc>
 80061ae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00e      	beq.n	80061d4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80061b6:	20a8      	movs	r0, #168	@ 0xa8
 80061b8:	f001 ffb0 	bl	800811c <pvPortMalloc>
 80061bc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80061be:	69fb      	ldr	r3, [r7, #28]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d003      	beq.n	80061cc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	697a      	ldr	r2, [r7, #20]
 80061c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80061ca:	e005      	b.n	80061d8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80061cc:	6978      	ldr	r0, [r7, #20]
 80061ce:	f002 f873 	bl	80082b8 <vPortFree>
 80061d2:	e001      	b.n	80061d8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80061d4:	2300      	movs	r3, #0
 80061d6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d017      	beq.n	800620e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80061de:	69fb      	ldr	r3, [r7, #28]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80061e6:	88fa      	ldrh	r2, [r7, #6]
 80061e8:	2300      	movs	r3, #0
 80061ea:	9303      	str	r3, [sp, #12]
 80061ec:	69fb      	ldr	r3, [r7, #28]
 80061ee:	9302      	str	r3, [sp, #8]
 80061f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061f2:	9301      	str	r3, [sp, #4]
 80061f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f6:	9300      	str	r3, [sp, #0]
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	68b9      	ldr	r1, [r7, #8]
 80061fc:	68f8      	ldr	r0, [r7, #12]
 80061fe:	f000 f80f 	bl	8006220 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006202:	69f8      	ldr	r0, [r7, #28]
 8006204:	f000 f8b4 	bl	8006370 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006208:	2301      	movs	r3, #1
 800620a:	61bb      	str	r3, [r7, #24]
 800620c:	e002      	b.n	8006214 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800620e:	f04f 33ff 	mov.w	r3, #4294967295
 8006212:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006214:	69bb      	ldr	r3, [r7, #24]
	}
 8006216:	4618      	mov	r0, r3
 8006218:	3720      	adds	r7, #32
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}
	...

08006220 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b088      	sub	sp, #32
 8006224:	af00      	add	r7, sp, #0
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	607a      	str	r2, [r7, #4]
 800622c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800622e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006230:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	461a      	mov	r2, r3
 8006238:	21a5      	movs	r1, #165	@ 0xa5
 800623a:	f002 fab2 	bl	80087a2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800623e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006240:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006248:	3b01      	subs	r3, #1
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	4413      	add	r3, r2
 800624e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006250:	69bb      	ldr	r3, [r7, #24]
 8006252:	f023 0307 	bic.w	r3, r3, #7
 8006256:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006258:	69bb      	ldr	r3, [r7, #24]
 800625a:	f003 0307 	and.w	r3, r3, #7
 800625e:	2b00      	cmp	r3, #0
 8006260:	d00b      	beq.n	800627a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006266:	f383 8811 	msr	BASEPRI, r3
 800626a:	f3bf 8f6f 	isb	sy
 800626e:	f3bf 8f4f 	dsb	sy
 8006272:	617b      	str	r3, [r7, #20]
}
 8006274:	bf00      	nop
 8006276:	bf00      	nop
 8006278:	e7fd      	b.n	8006276 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d01f      	beq.n	80062c0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006280:	2300      	movs	r3, #0
 8006282:	61fb      	str	r3, [r7, #28]
 8006284:	e012      	b.n	80062ac <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006286:	68ba      	ldr	r2, [r7, #8]
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	4413      	add	r3, r2
 800628c:	7819      	ldrb	r1, [r3, #0]
 800628e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006290:	69fb      	ldr	r3, [r7, #28]
 8006292:	4413      	add	r3, r2
 8006294:	3334      	adds	r3, #52	@ 0x34
 8006296:	460a      	mov	r2, r1
 8006298:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800629a:	68ba      	ldr	r2, [r7, #8]
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	4413      	add	r3, r2
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d006      	beq.n	80062b4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80062a6:	69fb      	ldr	r3, [r7, #28]
 80062a8:	3301      	adds	r3, #1
 80062aa:	61fb      	str	r3, [r7, #28]
 80062ac:	69fb      	ldr	r3, [r7, #28]
 80062ae:	2b0f      	cmp	r3, #15
 80062b0:	d9e9      	bls.n	8006286 <prvInitialiseNewTask+0x66>
 80062b2:	e000      	b.n	80062b6 <prvInitialiseNewTask+0x96>
			{
				break;
 80062b4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80062b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b8:	2200      	movs	r2, #0
 80062ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80062be:	e003      	b.n	80062c8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80062c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062c2:	2200      	movs	r2, #0
 80062c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80062c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ca:	2b37      	cmp	r3, #55	@ 0x37
 80062cc:	d901      	bls.n	80062d2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80062ce:	2337      	movs	r3, #55	@ 0x37
 80062d0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80062d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062d6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80062d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062dc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80062de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e0:	2200      	movs	r2, #0
 80062e2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80062e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e6:	3304      	adds	r3, #4
 80062e8:	4618      	mov	r0, r3
 80062ea:	f7fe fd7b 	bl	8004de4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80062ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f0:	3318      	adds	r3, #24
 80062f2:	4618      	mov	r0, r3
 80062f4:	f7fe fd76 	bl	8004de4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80062f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062fc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006300:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006306:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800630a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800630c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800630e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006310:	2200      	movs	r2, #0
 8006312:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006318:	2200      	movs	r2, #0
 800631a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800631e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006320:	3354      	adds	r3, #84	@ 0x54
 8006322:	224c      	movs	r2, #76	@ 0x4c
 8006324:	2100      	movs	r1, #0
 8006326:	4618      	mov	r0, r3
 8006328:	f002 fa3b 	bl	80087a2 <memset>
 800632c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800632e:	4a0d      	ldr	r2, [pc, #52]	@ (8006364 <prvInitialiseNewTask+0x144>)
 8006330:	659a      	str	r2, [r3, #88]	@ 0x58
 8006332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006334:	4a0c      	ldr	r2, [pc, #48]	@ (8006368 <prvInitialiseNewTask+0x148>)
 8006336:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800633a:	4a0c      	ldr	r2, [pc, #48]	@ (800636c <prvInitialiseNewTask+0x14c>)
 800633c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800633e:	683a      	ldr	r2, [r7, #0]
 8006340:	68f9      	ldr	r1, [r7, #12]
 8006342:	69b8      	ldr	r0, [r7, #24]
 8006344:	f001 fc9a 	bl	8007c7c <pxPortInitialiseStack>
 8006348:	4602      	mov	r2, r0
 800634a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800634c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800634e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006350:	2b00      	cmp	r3, #0
 8006352:	d002      	beq.n	800635a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006356:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006358:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800635a:	bf00      	nop
 800635c:	3720      	adds	r7, #32
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	20004a80 	.word	0x20004a80
 8006368:	20004ae8 	.word	0x20004ae8
 800636c:	20004b50 	.word	0x20004b50

08006370 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b082      	sub	sp, #8
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006378:	f001 fdae 	bl	8007ed8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800637c:	4b2d      	ldr	r3, [pc, #180]	@ (8006434 <prvAddNewTaskToReadyList+0xc4>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	3301      	adds	r3, #1
 8006382:	4a2c      	ldr	r2, [pc, #176]	@ (8006434 <prvAddNewTaskToReadyList+0xc4>)
 8006384:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006386:	4b2c      	ldr	r3, [pc, #176]	@ (8006438 <prvAddNewTaskToReadyList+0xc8>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d109      	bne.n	80063a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800638e:	4a2a      	ldr	r2, [pc, #168]	@ (8006438 <prvAddNewTaskToReadyList+0xc8>)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006394:	4b27      	ldr	r3, [pc, #156]	@ (8006434 <prvAddNewTaskToReadyList+0xc4>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2b01      	cmp	r3, #1
 800639a:	d110      	bne.n	80063be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800639c:	f000 fc2e 	bl	8006bfc <prvInitialiseTaskLists>
 80063a0:	e00d      	b.n	80063be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80063a2:	4b26      	ldr	r3, [pc, #152]	@ (800643c <prvAddNewTaskToReadyList+0xcc>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d109      	bne.n	80063be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80063aa:	4b23      	ldr	r3, [pc, #140]	@ (8006438 <prvAddNewTaskToReadyList+0xc8>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d802      	bhi.n	80063be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80063b8:	4a1f      	ldr	r2, [pc, #124]	@ (8006438 <prvAddNewTaskToReadyList+0xc8>)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80063be:	4b20      	ldr	r3, [pc, #128]	@ (8006440 <prvAddNewTaskToReadyList+0xd0>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	3301      	adds	r3, #1
 80063c4:	4a1e      	ldr	r2, [pc, #120]	@ (8006440 <prvAddNewTaskToReadyList+0xd0>)
 80063c6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80063c8:	4b1d      	ldr	r3, [pc, #116]	@ (8006440 <prvAddNewTaskToReadyList+0xd0>)
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063d4:	4b1b      	ldr	r3, [pc, #108]	@ (8006444 <prvAddNewTaskToReadyList+0xd4>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	429a      	cmp	r2, r3
 80063da:	d903      	bls.n	80063e4 <prvAddNewTaskToReadyList+0x74>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063e0:	4a18      	ldr	r2, [pc, #96]	@ (8006444 <prvAddNewTaskToReadyList+0xd4>)
 80063e2:	6013      	str	r3, [r2, #0]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063e8:	4613      	mov	r3, r2
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	4413      	add	r3, r2
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	4a15      	ldr	r2, [pc, #84]	@ (8006448 <prvAddNewTaskToReadyList+0xd8>)
 80063f2:	441a      	add	r2, r3
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	3304      	adds	r3, #4
 80063f8:	4619      	mov	r1, r3
 80063fa:	4610      	mov	r0, r2
 80063fc:	f7fe fcff 	bl	8004dfe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006400:	f001 fd9c 	bl	8007f3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006404:	4b0d      	ldr	r3, [pc, #52]	@ (800643c <prvAddNewTaskToReadyList+0xcc>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d00e      	beq.n	800642a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800640c:	4b0a      	ldr	r3, [pc, #40]	@ (8006438 <prvAddNewTaskToReadyList+0xc8>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006416:	429a      	cmp	r2, r3
 8006418:	d207      	bcs.n	800642a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800641a:	4b0c      	ldr	r3, [pc, #48]	@ (800644c <prvAddNewTaskToReadyList+0xdc>)
 800641c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006420:	601a      	str	r2, [r3, #0]
 8006422:	f3bf 8f4f 	dsb	sy
 8006426:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800642a:	bf00      	nop
 800642c:	3708      	adds	r7, #8
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	20000e68 	.word	0x20000e68
 8006438:	20000994 	.word	0x20000994
 800643c:	20000e74 	.word	0x20000e74
 8006440:	20000e84 	.word	0x20000e84
 8006444:	20000e70 	.word	0x20000e70
 8006448:	20000998 	.word	0x20000998
 800644c:	e000ed04 	.word	0xe000ed04

08006450 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006450:	b580      	push	{r7, lr}
 8006452:	b084      	sub	sp, #16
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006458:	2300      	movs	r3, #0
 800645a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d018      	beq.n	8006494 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006462:	4b14      	ldr	r3, [pc, #80]	@ (80064b4 <vTaskDelay+0x64>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d00b      	beq.n	8006482 <vTaskDelay+0x32>
	__asm volatile
 800646a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800646e:	f383 8811 	msr	BASEPRI, r3
 8006472:	f3bf 8f6f 	isb	sy
 8006476:	f3bf 8f4f 	dsb	sy
 800647a:	60bb      	str	r3, [r7, #8]
}
 800647c:	bf00      	nop
 800647e:	bf00      	nop
 8006480:	e7fd      	b.n	800647e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006482:	f000 f88b 	bl	800659c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006486:	2100      	movs	r1, #0
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f000 ff5f 	bl	800734c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800648e:	f000 f893 	bl	80065b8 <xTaskResumeAll>
 8006492:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d107      	bne.n	80064aa <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800649a:	4b07      	ldr	r3, [pc, #28]	@ (80064b8 <vTaskDelay+0x68>)
 800649c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064a0:	601a      	str	r2, [r3, #0]
 80064a2:	f3bf 8f4f 	dsb	sy
 80064a6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80064aa:	bf00      	nop
 80064ac:	3710      	adds	r7, #16
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	20000e90 	.word	0x20000e90
 80064b8:	e000ed04 	.word	0xe000ed04

080064bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b08a      	sub	sp, #40	@ 0x28
 80064c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80064c2:	2300      	movs	r3, #0
 80064c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80064c6:	2300      	movs	r3, #0
 80064c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80064ca:	463a      	mov	r2, r7
 80064cc:	1d39      	adds	r1, r7, #4
 80064ce:	f107 0308 	add.w	r3, r7, #8
 80064d2:	4618      	mov	r0, r3
 80064d4:	f7fe fc32 	bl	8004d3c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80064d8:	6839      	ldr	r1, [r7, #0]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	68ba      	ldr	r2, [r7, #8]
 80064de:	9202      	str	r2, [sp, #8]
 80064e0:	9301      	str	r3, [sp, #4]
 80064e2:	2300      	movs	r3, #0
 80064e4:	9300      	str	r3, [sp, #0]
 80064e6:	2300      	movs	r3, #0
 80064e8:	460a      	mov	r2, r1
 80064ea:	4924      	ldr	r1, [pc, #144]	@ (800657c <vTaskStartScheduler+0xc0>)
 80064ec:	4824      	ldr	r0, [pc, #144]	@ (8006580 <vTaskStartScheduler+0xc4>)
 80064ee:	f7ff fdf1 	bl	80060d4 <xTaskCreateStatic>
 80064f2:	4603      	mov	r3, r0
 80064f4:	4a23      	ldr	r2, [pc, #140]	@ (8006584 <vTaskStartScheduler+0xc8>)
 80064f6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80064f8:	4b22      	ldr	r3, [pc, #136]	@ (8006584 <vTaskStartScheduler+0xc8>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d002      	beq.n	8006506 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006500:	2301      	movs	r3, #1
 8006502:	617b      	str	r3, [r7, #20]
 8006504:	e001      	b.n	800650a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006506:	2300      	movs	r3, #0
 8006508:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	2b01      	cmp	r3, #1
 800650e:	d102      	bne.n	8006516 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006510:	f000 ff70 	bl	80073f4 <xTimerCreateTimerTask>
 8006514:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	2b01      	cmp	r3, #1
 800651a:	d11b      	bne.n	8006554 <vTaskStartScheduler+0x98>
	__asm volatile
 800651c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006520:	f383 8811 	msr	BASEPRI, r3
 8006524:	f3bf 8f6f 	isb	sy
 8006528:	f3bf 8f4f 	dsb	sy
 800652c:	613b      	str	r3, [r7, #16]
}
 800652e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006530:	4b15      	ldr	r3, [pc, #84]	@ (8006588 <vTaskStartScheduler+0xcc>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	3354      	adds	r3, #84	@ 0x54
 8006536:	4a15      	ldr	r2, [pc, #84]	@ (800658c <vTaskStartScheduler+0xd0>)
 8006538:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800653a:	4b15      	ldr	r3, [pc, #84]	@ (8006590 <vTaskStartScheduler+0xd4>)
 800653c:	f04f 32ff 	mov.w	r2, #4294967295
 8006540:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006542:	4b14      	ldr	r3, [pc, #80]	@ (8006594 <vTaskStartScheduler+0xd8>)
 8006544:	2201      	movs	r2, #1
 8006546:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006548:	4b13      	ldr	r3, [pc, #76]	@ (8006598 <vTaskStartScheduler+0xdc>)
 800654a:	2200      	movs	r2, #0
 800654c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800654e:	f001 fc1f 	bl	8007d90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006552:	e00f      	b.n	8006574 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800655a:	d10b      	bne.n	8006574 <vTaskStartScheduler+0xb8>
	__asm volatile
 800655c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006560:	f383 8811 	msr	BASEPRI, r3
 8006564:	f3bf 8f6f 	isb	sy
 8006568:	f3bf 8f4f 	dsb	sy
 800656c:	60fb      	str	r3, [r7, #12]
}
 800656e:	bf00      	nop
 8006570:	bf00      	nop
 8006572:	e7fd      	b.n	8006570 <vTaskStartScheduler+0xb4>
}
 8006574:	bf00      	nop
 8006576:	3718      	adds	r7, #24
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}
 800657c:	080096fc 	.word	0x080096fc
 8006580:	08006bcd 	.word	0x08006bcd
 8006584:	20000e8c 	.word	0x20000e8c
 8006588:	20000994 	.word	0x20000994
 800658c:	20000020 	.word	0x20000020
 8006590:	20000e88 	.word	0x20000e88
 8006594:	20000e74 	.word	0x20000e74
 8006598:	20000e6c 	.word	0x20000e6c

0800659c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800659c:	b480      	push	{r7}
 800659e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80065a0:	4b04      	ldr	r3, [pc, #16]	@ (80065b4 <vTaskSuspendAll+0x18>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	3301      	adds	r3, #1
 80065a6:	4a03      	ldr	r2, [pc, #12]	@ (80065b4 <vTaskSuspendAll+0x18>)
 80065a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80065aa:	bf00      	nop
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr
 80065b4:	20000e90 	.word	0x20000e90

080065b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b084      	sub	sp, #16
 80065bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80065be:	2300      	movs	r3, #0
 80065c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80065c2:	2300      	movs	r3, #0
 80065c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80065c6:	4b42      	ldr	r3, [pc, #264]	@ (80066d0 <xTaskResumeAll+0x118>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d10b      	bne.n	80065e6 <xTaskResumeAll+0x2e>
	__asm volatile
 80065ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065d2:	f383 8811 	msr	BASEPRI, r3
 80065d6:	f3bf 8f6f 	isb	sy
 80065da:	f3bf 8f4f 	dsb	sy
 80065de:	603b      	str	r3, [r7, #0]
}
 80065e0:	bf00      	nop
 80065e2:	bf00      	nop
 80065e4:	e7fd      	b.n	80065e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80065e6:	f001 fc77 	bl	8007ed8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80065ea:	4b39      	ldr	r3, [pc, #228]	@ (80066d0 <xTaskResumeAll+0x118>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	3b01      	subs	r3, #1
 80065f0:	4a37      	ldr	r2, [pc, #220]	@ (80066d0 <xTaskResumeAll+0x118>)
 80065f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065f4:	4b36      	ldr	r3, [pc, #216]	@ (80066d0 <xTaskResumeAll+0x118>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d162      	bne.n	80066c2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80065fc:	4b35      	ldr	r3, [pc, #212]	@ (80066d4 <xTaskResumeAll+0x11c>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d05e      	beq.n	80066c2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006604:	e02f      	b.n	8006666 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006606:	4b34      	ldr	r3, [pc, #208]	@ (80066d8 <xTaskResumeAll+0x120>)
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	3318      	adds	r3, #24
 8006612:	4618      	mov	r0, r3
 8006614:	f7fe fc50 	bl	8004eb8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	3304      	adds	r3, #4
 800661c:	4618      	mov	r0, r3
 800661e:	f7fe fc4b 	bl	8004eb8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006626:	4b2d      	ldr	r3, [pc, #180]	@ (80066dc <xTaskResumeAll+0x124>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	429a      	cmp	r2, r3
 800662c:	d903      	bls.n	8006636 <xTaskResumeAll+0x7e>
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006632:	4a2a      	ldr	r2, [pc, #168]	@ (80066dc <xTaskResumeAll+0x124>)
 8006634:	6013      	str	r3, [r2, #0]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800663a:	4613      	mov	r3, r2
 800663c:	009b      	lsls	r3, r3, #2
 800663e:	4413      	add	r3, r2
 8006640:	009b      	lsls	r3, r3, #2
 8006642:	4a27      	ldr	r2, [pc, #156]	@ (80066e0 <xTaskResumeAll+0x128>)
 8006644:	441a      	add	r2, r3
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	3304      	adds	r3, #4
 800664a:	4619      	mov	r1, r3
 800664c:	4610      	mov	r0, r2
 800664e:	f7fe fbd6 	bl	8004dfe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006656:	4b23      	ldr	r3, [pc, #140]	@ (80066e4 <xTaskResumeAll+0x12c>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800665c:	429a      	cmp	r2, r3
 800665e:	d302      	bcc.n	8006666 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006660:	4b21      	ldr	r3, [pc, #132]	@ (80066e8 <xTaskResumeAll+0x130>)
 8006662:	2201      	movs	r2, #1
 8006664:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006666:	4b1c      	ldr	r3, [pc, #112]	@ (80066d8 <xTaskResumeAll+0x120>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d1cb      	bne.n	8006606 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d001      	beq.n	8006678 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006674:	f000 fb66 	bl	8006d44 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006678:	4b1c      	ldr	r3, [pc, #112]	@ (80066ec <xTaskResumeAll+0x134>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d010      	beq.n	80066a6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006684:	f000 f846 	bl	8006714 <xTaskIncrementTick>
 8006688:	4603      	mov	r3, r0
 800668a:	2b00      	cmp	r3, #0
 800668c:	d002      	beq.n	8006694 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800668e:	4b16      	ldr	r3, [pc, #88]	@ (80066e8 <xTaskResumeAll+0x130>)
 8006690:	2201      	movs	r2, #1
 8006692:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	3b01      	subs	r3, #1
 8006698:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d1f1      	bne.n	8006684 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80066a0:	4b12      	ldr	r3, [pc, #72]	@ (80066ec <xTaskResumeAll+0x134>)
 80066a2:	2200      	movs	r2, #0
 80066a4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80066a6:	4b10      	ldr	r3, [pc, #64]	@ (80066e8 <xTaskResumeAll+0x130>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d009      	beq.n	80066c2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80066ae:	2301      	movs	r3, #1
 80066b0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80066b2:	4b0f      	ldr	r3, [pc, #60]	@ (80066f0 <xTaskResumeAll+0x138>)
 80066b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066b8:	601a      	str	r2, [r3, #0]
 80066ba:	f3bf 8f4f 	dsb	sy
 80066be:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80066c2:	f001 fc3b 	bl	8007f3c <vPortExitCritical>

	return xAlreadyYielded;
 80066c6:	68bb      	ldr	r3, [r7, #8]
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3710      	adds	r7, #16
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}
 80066d0:	20000e90 	.word	0x20000e90
 80066d4:	20000e68 	.word	0x20000e68
 80066d8:	20000e28 	.word	0x20000e28
 80066dc:	20000e70 	.word	0x20000e70
 80066e0:	20000998 	.word	0x20000998
 80066e4:	20000994 	.word	0x20000994
 80066e8:	20000e7c 	.word	0x20000e7c
 80066ec:	20000e78 	.word	0x20000e78
 80066f0:	e000ed04 	.word	0xe000ed04

080066f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80066fa:	4b05      	ldr	r3, [pc, #20]	@ (8006710 <xTaskGetTickCount+0x1c>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006700:	687b      	ldr	r3, [r7, #4]
}
 8006702:	4618      	mov	r0, r3
 8006704:	370c      	adds	r7, #12
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr
 800670e:	bf00      	nop
 8006710:	20000e6c 	.word	0x20000e6c

08006714 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b086      	sub	sp, #24
 8006718:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800671a:	2300      	movs	r3, #0
 800671c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800671e:	4b4f      	ldr	r3, [pc, #316]	@ (800685c <xTaskIncrementTick+0x148>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	2b00      	cmp	r3, #0
 8006724:	f040 8090 	bne.w	8006848 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006728:	4b4d      	ldr	r3, [pc, #308]	@ (8006860 <xTaskIncrementTick+0x14c>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	3301      	adds	r3, #1
 800672e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006730:	4a4b      	ldr	r2, [pc, #300]	@ (8006860 <xTaskIncrementTick+0x14c>)
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d121      	bne.n	8006780 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800673c:	4b49      	ldr	r3, [pc, #292]	@ (8006864 <xTaskIncrementTick+0x150>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d00b      	beq.n	800675e <xTaskIncrementTick+0x4a>
	__asm volatile
 8006746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800674a:	f383 8811 	msr	BASEPRI, r3
 800674e:	f3bf 8f6f 	isb	sy
 8006752:	f3bf 8f4f 	dsb	sy
 8006756:	603b      	str	r3, [r7, #0]
}
 8006758:	bf00      	nop
 800675a:	bf00      	nop
 800675c:	e7fd      	b.n	800675a <xTaskIncrementTick+0x46>
 800675e:	4b41      	ldr	r3, [pc, #260]	@ (8006864 <xTaskIncrementTick+0x150>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	60fb      	str	r3, [r7, #12]
 8006764:	4b40      	ldr	r3, [pc, #256]	@ (8006868 <xTaskIncrementTick+0x154>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a3e      	ldr	r2, [pc, #248]	@ (8006864 <xTaskIncrementTick+0x150>)
 800676a:	6013      	str	r3, [r2, #0]
 800676c:	4a3e      	ldr	r2, [pc, #248]	@ (8006868 <xTaskIncrementTick+0x154>)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	6013      	str	r3, [r2, #0]
 8006772:	4b3e      	ldr	r3, [pc, #248]	@ (800686c <xTaskIncrementTick+0x158>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	3301      	adds	r3, #1
 8006778:	4a3c      	ldr	r2, [pc, #240]	@ (800686c <xTaskIncrementTick+0x158>)
 800677a:	6013      	str	r3, [r2, #0]
 800677c:	f000 fae2 	bl	8006d44 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006780:	4b3b      	ldr	r3, [pc, #236]	@ (8006870 <xTaskIncrementTick+0x15c>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	693a      	ldr	r2, [r7, #16]
 8006786:	429a      	cmp	r2, r3
 8006788:	d349      	bcc.n	800681e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800678a:	4b36      	ldr	r3, [pc, #216]	@ (8006864 <xTaskIncrementTick+0x150>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d104      	bne.n	800679e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006794:	4b36      	ldr	r3, [pc, #216]	@ (8006870 <xTaskIncrementTick+0x15c>)
 8006796:	f04f 32ff 	mov.w	r2, #4294967295
 800679a:	601a      	str	r2, [r3, #0]
					break;
 800679c:	e03f      	b.n	800681e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800679e:	4b31      	ldr	r3, [pc, #196]	@ (8006864 <xTaskIncrementTick+0x150>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	68db      	ldr	r3, [r3, #12]
 80067a6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80067ae:	693a      	ldr	r2, [r7, #16]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d203      	bcs.n	80067be <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80067b6:	4a2e      	ldr	r2, [pc, #184]	@ (8006870 <xTaskIncrementTick+0x15c>)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80067bc:	e02f      	b.n	800681e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	3304      	adds	r3, #4
 80067c2:	4618      	mov	r0, r3
 80067c4:	f7fe fb78 	bl	8004eb8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d004      	beq.n	80067da <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	3318      	adds	r3, #24
 80067d4:	4618      	mov	r0, r3
 80067d6:	f7fe fb6f 	bl	8004eb8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067de:	4b25      	ldr	r3, [pc, #148]	@ (8006874 <xTaskIncrementTick+0x160>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d903      	bls.n	80067ee <xTaskIncrementTick+0xda>
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ea:	4a22      	ldr	r2, [pc, #136]	@ (8006874 <xTaskIncrementTick+0x160>)
 80067ec:	6013      	str	r3, [r2, #0]
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067f2:	4613      	mov	r3, r2
 80067f4:	009b      	lsls	r3, r3, #2
 80067f6:	4413      	add	r3, r2
 80067f8:	009b      	lsls	r3, r3, #2
 80067fa:	4a1f      	ldr	r2, [pc, #124]	@ (8006878 <xTaskIncrementTick+0x164>)
 80067fc:	441a      	add	r2, r3
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	3304      	adds	r3, #4
 8006802:	4619      	mov	r1, r3
 8006804:	4610      	mov	r0, r2
 8006806:	f7fe fafa 	bl	8004dfe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800680e:	4b1b      	ldr	r3, [pc, #108]	@ (800687c <xTaskIncrementTick+0x168>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006814:	429a      	cmp	r2, r3
 8006816:	d3b8      	bcc.n	800678a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006818:	2301      	movs	r3, #1
 800681a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800681c:	e7b5      	b.n	800678a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800681e:	4b17      	ldr	r3, [pc, #92]	@ (800687c <xTaskIncrementTick+0x168>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006824:	4914      	ldr	r1, [pc, #80]	@ (8006878 <xTaskIncrementTick+0x164>)
 8006826:	4613      	mov	r3, r2
 8006828:	009b      	lsls	r3, r3, #2
 800682a:	4413      	add	r3, r2
 800682c:	009b      	lsls	r3, r3, #2
 800682e:	440b      	add	r3, r1
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	2b01      	cmp	r3, #1
 8006834:	d901      	bls.n	800683a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006836:	2301      	movs	r3, #1
 8006838:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800683a:	4b11      	ldr	r3, [pc, #68]	@ (8006880 <xTaskIncrementTick+0x16c>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d007      	beq.n	8006852 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006842:	2301      	movs	r3, #1
 8006844:	617b      	str	r3, [r7, #20]
 8006846:	e004      	b.n	8006852 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006848:	4b0e      	ldr	r3, [pc, #56]	@ (8006884 <xTaskIncrementTick+0x170>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	3301      	adds	r3, #1
 800684e:	4a0d      	ldr	r2, [pc, #52]	@ (8006884 <xTaskIncrementTick+0x170>)
 8006850:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006852:	697b      	ldr	r3, [r7, #20]
}
 8006854:	4618      	mov	r0, r3
 8006856:	3718      	adds	r7, #24
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}
 800685c:	20000e90 	.word	0x20000e90
 8006860:	20000e6c 	.word	0x20000e6c
 8006864:	20000e20 	.word	0x20000e20
 8006868:	20000e24 	.word	0x20000e24
 800686c:	20000e80 	.word	0x20000e80
 8006870:	20000e88 	.word	0x20000e88
 8006874:	20000e70 	.word	0x20000e70
 8006878:	20000998 	.word	0x20000998
 800687c:	20000994 	.word	0x20000994
 8006880:	20000e7c 	.word	0x20000e7c
 8006884:	20000e78 	.word	0x20000e78

08006888 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006888:	b480      	push	{r7}
 800688a:	b085      	sub	sp, #20
 800688c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800688e:	4b2b      	ldr	r3, [pc, #172]	@ (800693c <vTaskSwitchContext+0xb4>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d003      	beq.n	800689e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006896:	4b2a      	ldr	r3, [pc, #168]	@ (8006940 <vTaskSwitchContext+0xb8>)
 8006898:	2201      	movs	r2, #1
 800689a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800689c:	e047      	b.n	800692e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800689e:	4b28      	ldr	r3, [pc, #160]	@ (8006940 <vTaskSwitchContext+0xb8>)
 80068a0:	2200      	movs	r2, #0
 80068a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068a4:	4b27      	ldr	r3, [pc, #156]	@ (8006944 <vTaskSwitchContext+0xbc>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	60fb      	str	r3, [r7, #12]
 80068aa:	e011      	b.n	80068d0 <vTaskSwitchContext+0x48>
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d10b      	bne.n	80068ca <vTaskSwitchContext+0x42>
	__asm volatile
 80068b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068b6:	f383 8811 	msr	BASEPRI, r3
 80068ba:	f3bf 8f6f 	isb	sy
 80068be:	f3bf 8f4f 	dsb	sy
 80068c2:	607b      	str	r3, [r7, #4]
}
 80068c4:	bf00      	nop
 80068c6:	bf00      	nop
 80068c8:	e7fd      	b.n	80068c6 <vTaskSwitchContext+0x3e>
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	3b01      	subs	r3, #1
 80068ce:	60fb      	str	r3, [r7, #12]
 80068d0:	491d      	ldr	r1, [pc, #116]	@ (8006948 <vTaskSwitchContext+0xc0>)
 80068d2:	68fa      	ldr	r2, [r7, #12]
 80068d4:	4613      	mov	r3, r2
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	4413      	add	r3, r2
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	440b      	add	r3, r1
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d0e3      	beq.n	80068ac <vTaskSwitchContext+0x24>
 80068e4:	68fa      	ldr	r2, [r7, #12]
 80068e6:	4613      	mov	r3, r2
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	4413      	add	r3, r2
 80068ec:	009b      	lsls	r3, r3, #2
 80068ee:	4a16      	ldr	r2, [pc, #88]	@ (8006948 <vTaskSwitchContext+0xc0>)
 80068f0:	4413      	add	r3, r2
 80068f2:	60bb      	str	r3, [r7, #8]
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	685a      	ldr	r2, [r3, #4]
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	605a      	str	r2, [r3, #4]
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	685a      	ldr	r2, [r3, #4]
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	3308      	adds	r3, #8
 8006906:	429a      	cmp	r2, r3
 8006908:	d104      	bne.n	8006914 <vTaskSwitchContext+0x8c>
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	685a      	ldr	r2, [r3, #4]
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	605a      	str	r2, [r3, #4]
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	4a0c      	ldr	r2, [pc, #48]	@ (800694c <vTaskSwitchContext+0xc4>)
 800691c:	6013      	str	r3, [r2, #0]
 800691e:	4a09      	ldr	r2, [pc, #36]	@ (8006944 <vTaskSwitchContext+0xbc>)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006924:	4b09      	ldr	r3, [pc, #36]	@ (800694c <vTaskSwitchContext+0xc4>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	3354      	adds	r3, #84	@ 0x54
 800692a:	4a09      	ldr	r2, [pc, #36]	@ (8006950 <vTaskSwitchContext+0xc8>)
 800692c:	6013      	str	r3, [r2, #0]
}
 800692e:	bf00      	nop
 8006930:	3714      	adds	r7, #20
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr
 800693a:	bf00      	nop
 800693c:	20000e90 	.word	0x20000e90
 8006940:	20000e7c 	.word	0x20000e7c
 8006944:	20000e70 	.word	0x20000e70
 8006948:	20000998 	.word	0x20000998
 800694c:	20000994 	.word	0x20000994
 8006950:	20000020 	.word	0x20000020

08006954 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d10b      	bne.n	800697c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006968:	f383 8811 	msr	BASEPRI, r3
 800696c:	f3bf 8f6f 	isb	sy
 8006970:	f3bf 8f4f 	dsb	sy
 8006974:	60fb      	str	r3, [r7, #12]
}
 8006976:	bf00      	nop
 8006978:	bf00      	nop
 800697a:	e7fd      	b.n	8006978 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800697c:	4b07      	ldr	r3, [pc, #28]	@ (800699c <vTaskPlaceOnEventList+0x48>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	3318      	adds	r3, #24
 8006982:	4619      	mov	r1, r3
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f7fe fa5e 	bl	8004e46 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800698a:	2101      	movs	r1, #1
 800698c:	6838      	ldr	r0, [r7, #0]
 800698e:	f000 fcdd 	bl	800734c <prvAddCurrentTaskToDelayedList>
}
 8006992:	bf00      	nop
 8006994:	3710      	adds	r7, #16
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	20000994 	.word	0x20000994

080069a0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b086      	sub	sp, #24
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d10b      	bne.n	80069ca <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80069b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b6:	f383 8811 	msr	BASEPRI, r3
 80069ba:	f3bf 8f6f 	isb	sy
 80069be:	f3bf 8f4f 	dsb	sy
 80069c2:	617b      	str	r3, [r7, #20]
}
 80069c4:	bf00      	nop
 80069c6:	bf00      	nop
 80069c8:	e7fd      	b.n	80069c6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80069ca:	4b0a      	ldr	r3, [pc, #40]	@ (80069f4 <vTaskPlaceOnEventListRestricted+0x54>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	3318      	adds	r3, #24
 80069d0:	4619      	mov	r1, r3
 80069d2:	68f8      	ldr	r0, [r7, #12]
 80069d4:	f7fe fa13 	bl	8004dfe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d002      	beq.n	80069e4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80069de:	f04f 33ff 	mov.w	r3, #4294967295
 80069e2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80069e4:	6879      	ldr	r1, [r7, #4]
 80069e6:	68b8      	ldr	r0, [r7, #8]
 80069e8:	f000 fcb0 	bl	800734c <prvAddCurrentTaskToDelayedList>
	}
 80069ec:	bf00      	nop
 80069ee:	3718      	adds	r7, #24
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}
 80069f4:	20000994 	.word	0x20000994

080069f8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b086      	sub	sp, #24
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	68db      	ldr	r3, [r3, #12]
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d10b      	bne.n	8006a26 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a12:	f383 8811 	msr	BASEPRI, r3
 8006a16:	f3bf 8f6f 	isb	sy
 8006a1a:	f3bf 8f4f 	dsb	sy
 8006a1e:	60fb      	str	r3, [r7, #12]
}
 8006a20:	bf00      	nop
 8006a22:	bf00      	nop
 8006a24:	e7fd      	b.n	8006a22 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	3318      	adds	r3, #24
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f7fe fa44 	bl	8004eb8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a30:	4b1d      	ldr	r3, [pc, #116]	@ (8006aa8 <xTaskRemoveFromEventList+0xb0>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d11d      	bne.n	8006a74 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	3304      	adds	r3, #4
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	f7fe fa3b 	bl	8004eb8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006a42:	693b      	ldr	r3, [r7, #16]
 8006a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a46:	4b19      	ldr	r3, [pc, #100]	@ (8006aac <xTaskRemoveFromEventList+0xb4>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d903      	bls.n	8006a56 <xTaskRemoveFromEventList+0x5e>
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a52:	4a16      	ldr	r2, [pc, #88]	@ (8006aac <xTaskRemoveFromEventList+0xb4>)
 8006a54:	6013      	str	r3, [r2, #0]
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a5a:	4613      	mov	r3, r2
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	4413      	add	r3, r2
 8006a60:	009b      	lsls	r3, r3, #2
 8006a62:	4a13      	ldr	r2, [pc, #76]	@ (8006ab0 <xTaskRemoveFromEventList+0xb8>)
 8006a64:	441a      	add	r2, r3
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	3304      	adds	r3, #4
 8006a6a:	4619      	mov	r1, r3
 8006a6c:	4610      	mov	r0, r2
 8006a6e:	f7fe f9c6 	bl	8004dfe <vListInsertEnd>
 8006a72:	e005      	b.n	8006a80 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	3318      	adds	r3, #24
 8006a78:	4619      	mov	r1, r3
 8006a7a:	480e      	ldr	r0, [pc, #56]	@ (8006ab4 <xTaskRemoveFromEventList+0xbc>)
 8006a7c:	f7fe f9bf 	bl	8004dfe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a84:	4b0c      	ldr	r3, [pc, #48]	@ (8006ab8 <xTaskRemoveFromEventList+0xc0>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d905      	bls.n	8006a9a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006a92:	4b0a      	ldr	r3, [pc, #40]	@ (8006abc <xTaskRemoveFromEventList+0xc4>)
 8006a94:	2201      	movs	r2, #1
 8006a96:	601a      	str	r2, [r3, #0]
 8006a98:	e001      	b.n	8006a9e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006a9e:	697b      	ldr	r3, [r7, #20]
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3718      	adds	r7, #24
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	20000e90 	.word	0x20000e90
 8006aac:	20000e70 	.word	0x20000e70
 8006ab0:	20000998 	.word	0x20000998
 8006ab4:	20000e28 	.word	0x20000e28
 8006ab8:	20000994 	.word	0x20000994
 8006abc:	20000e7c 	.word	0x20000e7c

08006ac0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b083      	sub	sp, #12
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006ac8:	4b06      	ldr	r3, [pc, #24]	@ (8006ae4 <vTaskInternalSetTimeOutState+0x24>)
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006ad0:	4b05      	ldr	r3, [pc, #20]	@ (8006ae8 <vTaskInternalSetTimeOutState+0x28>)
 8006ad2:	681a      	ldr	r2, [r3, #0]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	605a      	str	r2, [r3, #4]
}
 8006ad8:	bf00      	nop
 8006ada:	370c      	adds	r7, #12
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr
 8006ae4:	20000e80 	.word	0x20000e80
 8006ae8:	20000e6c 	.word	0x20000e6c

08006aec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b088      	sub	sp, #32
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d10b      	bne.n	8006b14 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006afc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b00:	f383 8811 	msr	BASEPRI, r3
 8006b04:	f3bf 8f6f 	isb	sy
 8006b08:	f3bf 8f4f 	dsb	sy
 8006b0c:	613b      	str	r3, [r7, #16]
}
 8006b0e:	bf00      	nop
 8006b10:	bf00      	nop
 8006b12:	e7fd      	b.n	8006b10 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d10b      	bne.n	8006b32 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b1e:	f383 8811 	msr	BASEPRI, r3
 8006b22:	f3bf 8f6f 	isb	sy
 8006b26:	f3bf 8f4f 	dsb	sy
 8006b2a:	60fb      	str	r3, [r7, #12]
}
 8006b2c:	bf00      	nop
 8006b2e:	bf00      	nop
 8006b30:	e7fd      	b.n	8006b2e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006b32:	f001 f9d1 	bl	8007ed8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006b36:	4b1d      	ldr	r3, [pc, #116]	@ (8006bac <xTaskCheckForTimeOut+0xc0>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	69ba      	ldr	r2, [r7, #24]
 8006b42:	1ad3      	subs	r3, r2, r3
 8006b44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b4e:	d102      	bne.n	8006b56 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006b50:	2300      	movs	r3, #0
 8006b52:	61fb      	str	r3, [r7, #28]
 8006b54:	e023      	b.n	8006b9e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	4b15      	ldr	r3, [pc, #84]	@ (8006bb0 <xTaskCheckForTimeOut+0xc4>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d007      	beq.n	8006b72 <xTaskCheckForTimeOut+0x86>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	69ba      	ldr	r2, [r7, #24]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d302      	bcc.n	8006b72 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	61fb      	str	r3, [r7, #28]
 8006b70:	e015      	b.n	8006b9e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	697a      	ldr	r2, [r7, #20]
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d20b      	bcs.n	8006b94 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	697b      	ldr	r3, [r7, #20]
 8006b82:	1ad2      	subs	r2, r2, r3
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006b88:	6878      	ldr	r0, [r7, #4]
 8006b8a:	f7ff ff99 	bl	8006ac0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	61fb      	str	r3, [r7, #28]
 8006b92:	e004      	b.n	8006b9e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	2200      	movs	r2, #0
 8006b98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006b9e:	f001 f9cd 	bl	8007f3c <vPortExitCritical>

	return xReturn;
 8006ba2:	69fb      	ldr	r3, [r7, #28]
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3720      	adds	r7, #32
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}
 8006bac:	20000e6c 	.word	0x20000e6c
 8006bb0:	20000e80 	.word	0x20000e80

08006bb4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006bb8:	4b03      	ldr	r3, [pc, #12]	@ (8006bc8 <vTaskMissedYield+0x14>)
 8006bba:	2201      	movs	r2, #1
 8006bbc:	601a      	str	r2, [r3, #0]
}
 8006bbe:	bf00      	nop
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr
 8006bc8:	20000e7c 	.word	0x20000e7c

08006bcc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b082      	sub	sp, #8
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006bd4:	f000 f852 	bl	8006c7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006bd8:	4b06      	ldr	r3, [pc, #24]	@ (8006bf4 <prvIdleTask+0x28>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d9f9      	bls.n	8006bd4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006be0:	4b05      	ldr	r3, [pc, #20]	@ (8006bf8 <prvIdleTask+0x2c>)
 8006be2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006be6:	601a      	str	r2, [r3, #0]
 8006be8:	f3bf 8f4f 	dsb	sy
 8006bec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006bf0:	e7f0      	b.n	8006bd4 <prvIdleTask+0x8>
 8006bf2:	bf00      	nop
 8006bf4:	20000998 	.word	0x20000998
 8006bf8:	e000ed04 	.word	0xe000ed04

08006bfc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c02:	2300      	movs	r3, #0
 8006c04:	607b      	str	r3, [r7, #4]
 8006c06:	e00c      	b.n	8006c22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	4613      	mov	r3, r2
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	4413      	add	r3, r2
 8006c10:	009b      	lsls	r3, r3, #2
 8006c12:	4a12      	ldr	r2, [pc, #72]	@ (8006c5c <prvInitialiseTaskLists+0x60>)
 8006c14:	4413      	add	r3, r2
 8006c16:	4618      	mov	r0, r3
 8006c18:	f7fe f8c4 	bl	8004da4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	3301      	adds	r3, #1
 8006c20:	607b      	str	r3, [r7, #4]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2b37      	cmp	r3, #55	@ 0x37
 8006c26:	d9ef      	bls.n	8006c08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006c28:	480d      	ldr	r0, [pc, #52]	@ (8006c60 <prvInitialiseTaskLists+0x64>)
 8006c2a:	f7fe f8bb 	bl	8004da4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006c2e:	480d      	ldr	r0, [pc, #52]	@ (8006c64 <prvInitialiseTaskLists+0x68>)
 8006c30:	f7fe f8b8 	bl	8004da4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006c34:	480c      	ldr	r0, [pc, #48]	@ (8006c68 <prvInitialiseTaskLists+0x6c>)
 8006c36:	f7fe f8b5 	bl	8004da4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006c3a:	480c      	ldr	r0, [pc, #48]	@ (8006c6c <prvInitialiseTaskLists+0x70>)
 8006c3c:	f7fe f8b2 	bl	8004da4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006c40:	480b      	ldr	r0, [pc, #44]	@ (8006c70 <prvInitialiseTaskLists+0x74>)
 8006c42:	f7fe f8af 	bl	8004da4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006c46:	4b0b      	ldr	r3, [pc, #44]	@ (8006c74 <prvInitialiseTaskLists+0x78>)
 8006c48:	4a05      	ldr	r2, [pc, #20]	@ (8006c60 <prvInitialiseTaskLists+0x64>)
 8006c4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c78 <prvInitialiseTaskLists+0x7c>)
 8006c4e:	4a05      	ldr	r2, [pc, #20]	@ (8006c64 <prvInitialiseTaskLists+0x68>)
 8006c50:	601a      	str	r2, [r3, #0]
}
 8006c52:	bf00      	nop
 8006c54:	3708      	adds	r7, #8
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}
 8006c5a:	bf00      	nop
 8006c5c:	20000998 	.word	0x20000998
 8006c60:	20000df8 	.word	0x20000df8
 8006c64:	20000e0c 	.word	0x20000e0c
 8006c68:	20000e28 	.word	0x20000e28
 8006c6c:	20000e3c 	.word	0x20000e3c
 8006c70:	20000e54 	.word	0x20000e54
 8006c74:	20000e20 	.word	0x20000e20
 8006c78:	20000e24 	.word	0x20000e24

08006c7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b082      	sub	sp, #8
 8006c80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006c82:	e019      	b.n	8006cb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006c84:	f001 f928 	bl	8007ed8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c88:	4b10      	ldr	r3, [pc, #64]	@ (8006ccc <prvCheckTasksWaitingTermination+0x50>)
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	68db      	ldr	r3, [r3, #12]
 8006c8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	3304      	adds	r3, #4
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7fe f90f 	bl	8004eb8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8006cd0 <prvCheckTasksWaitingTermination+0x54>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	3b01      	subs	r3, #1
 8006ca0:	4a0b      	ldr	r2, [pc, #44]	@ (8006cd0 <prvCheckTasksWaitingTermination+0x54>)
 8006ca2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8006cd4 <prvCheckTasksWaitingTermination+0x58>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	3b01      	subs	r3, #1
 8006caa:	4a0a      	ldr	r2, [pc, #40]	@ (8006cd4 <prvCheckTasksWaitingTermination+0x58>)
 8006cac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006cae:	f001 f945 	bl	8007f3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f000 f810 	bl	8006cd8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006cb8:	4b06      	ldr	r3, [pc, #24]	@ (8006cd4 <prvCheckTasksWaitingTermination+0x58>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d1e1      	bne.n	8006c84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006cc0:	bf00      	nop
 8006cc2:	bf00      	nop
 8006cc4:	3708      	adds	r7, #8
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
 8006cca:	bf00      	nop
 8006ccc:	20000e3c 	.word	0x20000e3c
 8006cd0:	20000e68 	.word	0x20000e68
 8006cd4:	20000e50 	.word	0x20000e50

08006cd8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b084      	sub	sp, #16
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	3354      	adds	r3, #84	@ 0x54
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f001 fd75 	bl	80087d4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d108      	bne.n	8006d06 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f001 fadd 	bl	80082b8 <vPortFree>
				vPortFree( pxTCB );
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f001 fada 	bl	80082b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006d04:	e019      	b.n	8006d3a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d103      	bne.n	8006d18 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f001 fad1 	bl	80082b8 <vPortFree>
	}
 8006d16:	e010      	b.n	8006d3a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006d1e:	2b02      	cmp	r3, #2
 8006d20:	d00b      	beq.n	8006d3a <prvDeleteTCB+0x62>
	__asm volatile
 8006d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d26:	f383 8811 	msr	BASEPRI, r3
 8006d2a:	f3bf 8f6f 	isb	sy
 8006d2e:	f3bf 8f4f 	dsb	sy
 8006d32:	60fb      	str	r3, [r7, #12]
}
 8006d34:	bf00      	nop
 8006d36:	bf00      	nop
 8006d38:	e7fd      	b.n	8006d36 <prvDeleteTCB+0x5e>
	}
 8006d3a:	bf00      	nop
 8006d3c:	3710      	adds	r7, #16
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
	...

08006d44 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006d44:	b480      	push	{r7}
 8006d46:	b083      	sub	sp, #12
 8006d48:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8006d7c <prvResetNextTaskUnblockTime+0x38>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d104      	bne.n	8006d5e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006d54:	4b0a      	ldr	r3, [pc, #40]	@ (8006d80 <prvResetNextTaskUnblockTime+0x3c>)
 8006d56:	f04f 32ff 	mov.w	r2, #4294967295
 8006d5a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006d5c:	e008      	b.n	8006d70 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d5e:	4b07      	ldr	r3, [pc, #28]	@ (8006d7c <prvResetNextTaskUnblockTime+0x38>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	68db      	ldr	r3, [r3, #12]
 8006d64:	68db      	ldr	r3, [r3, #12]
 8006d66:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	4a04      	ldr	r2, [pc, #16]	@ (8006d80 <prvResetNextTaskUnblockTime+0x3c>)
 8006d6e:	6013      	str	r3, [r2, #0]
}
 8006d70:	bf00      	nop
 8006d72:	370c      	adds	r7, #12
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr
 8006d7c:	20000e20 	.word	0x20000e20
 8006d80:	20000e88 	.word	0x20000e88

08006d84 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8006d8a:	4b05      	ldr	r3, [pc, #20]	@ (8006da0 <xTaskGetCurrentTaskHandle+0x1c>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8006d90:	687b      	ldr	r3, [r7, #4]
	}
 8006d92:	4618      	mov	r0, r3
 8006d94:	370c      	adds	r7, #12
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr
 8006d9e:	bf00      	nop
 8006da0:	20000994 	.word	0x20000994

08006da4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006da4:	b480      	push	{r7}
 8006da6:	b083      	sub	sp, #12
 8006da8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006daa:	4b0b      	ldr	r3, [pc, #44]	@ (8006dd8 <xTaskGetSchedulerState+0x34>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d102      	bne.n	8006db8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006db2:	2301      	movs	r3, #1
 8006db4:	607b      	str	r3, [r7, #4]
 8006db6:	e008      	b.n	8006dca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006db8:	4b08      	ldr	r3, [pc, #32]	@ (8006ddc <xTaskGetSchedulerState+0x38>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d102      	bne.n	8006dc6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	607b      	str	r3, [r7, #4]
 8006dc4:	e001      	b.n	8006dca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006dca:	687b      	ldr	r3, [r7, #4]
	}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	370c      	adds	r7, #12
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr
 8006dd8:	20000e74 	.word	0x20000e74
 8006ddc:	20000e90 	.word	0x20000e90

08006de0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006dec:	2300      	movs	r3, #0
 8006dee:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d051      	beq.n	8006e9a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dfa:	4b2a      	ldr	r3, [pc, #168]	@ (8006ea4 <xTaskPriorityInherit+0xc4>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e00:	429a      	cmp	r2, r3
 8006e02:	d241      	bcs.n	8006e88 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	699b      	ldr	r3, [r3, #24]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	db06      	blt.n	8006e1a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e0c:	4b25      	ldr	r3, [pc, #148]	@ (8006ea4 <xTaskPriorityInherit+0xc4>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e12:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	6959      	ldr	r1, [r3, #20]
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e22:	4613      	mov	r3, r2
 8006e24:	009b      	lsls	r3, r3, #2
 8006e26:	4413      	add	r3, r2
 8006e28:	009b      	lsls	r3, r3, #2
 8006e2a:	4a1f      	ldr	r2, [pc, #124]	@ (8006ea8 <xTaskPriorityInherit+0xc8>)
 8006e2c:	4413      	add	r3, r2
 8006e2e:	4299      	cmp	r1, r3
 8006e30:	d122      	bne.n	8006e78 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	3304      	adds	r3, #4
 8006e36:	4618      	mov	r0, r3
 8006e38:	f7fe f83e 	bl	8004eb8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006e3c:	4b19      	ldr	r3, [pc, #100]	@ (8006ea4 <xTaskPriorityInherit+0xc4>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e4a:	4b18      	ldr	r3, [pc, #96]	@ (8006eac <xTaskPriorityInherit+0xcc>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	d903      	bls.n	8006e5a <xTaskPriorityInherit+0x7a>
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e56:	4a15      	ldr	r2, [pc, #84]	@ (8006eac <xTaskPriorityInherit+0xcc>)
 8006e58:	6013      	str	r3, [r2, #0]
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e5e:	4613      	mov	r3, r2
 8006e60:	009b      	lsls	r3, r3, #2
 8006e62:	4413      	add	r3, r2
 8006e64:	009b      	lsls	r3, r3, #2
 8006e66:	4a10      	ldr	r2, [pc, #64]	@ (8006ea8 <xTaskPriorityInherit+0xc8>)
 8006e68:	441a      	add	r2, r3
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	3304      	adds	r3, #4
 8006e6e:	4619      	mov	r1, r3
 8006e70:	4610      	mov	r0, r2
 8006e72:	f7fd ffc4 	bl	8004dfe <vListInsertEnd>
 8006e76:	e004      	b.n	8006e82 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006e78:	4b0a      	ldr	r3, [pc, #40]	@ (8006ea4 <xTaskPriorityInherit+0xc4>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006e82:	2301      	movs	r3, #1
 8006e84:	60fb      	str	r3, [r7, #12]
 8006e86:	e008      	b.n	8006e9a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006e8c:	4b05      	ldr	r3, [pc, #20]	@ (8006ea4 <xTaskPriorityInherit+0xc4>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d201      	bcs.n	8006e9a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006e96:	2301      	movs	r3, #1
 8006e98:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
	}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3710      	adds	r7, #16
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	20000994 	.word	0x20000994
 8006ea8:	20000998 	.word	0x20000998
 8006eac:	20000e70 	.word	0x20000e70

08006eb0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b086      	sub	sp, #24
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d058      	beq.n	8006f78 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006ec6:	4b2f      	ldr	r3, [pc, #188]	@ (8006f84 <xTaskPriorityDisinherit+0xd4>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	693a      	ldr	r2, [r7, #16]
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d00b      	beq.n	8006ee8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ed4:	f383 8811 	msr	BASEPRI, r3
 8006ed8:	f3bf 8f6f 	isb	sy
 8006edc:	f3bf 8f4f 	dsb	sy
 8006ee0:	60fb      	str	r3, [r7, #12]
}
 8006ee2:	bf00      	nop
 8006ee4:	bf00      	nop
 8006ee6:	e7fd      	b.n	8006ee4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d10b      	bne.n	8006f08 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef4:	f383 8811 	msr	BASEPRI, r3
 8006ef8:	f3bf 8f6f 	isb	sy
 8006efc:	f3bf 8f4f 	dsb	sy
 8006f00:	60bb      	str	r3, [r7, #8]
}
 8006f02:	bf00      	nop
 8006f04:	bf00      	nop
 8006f06:	e7fd      	b.n	8006f04 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f0c:	1e5a      	subs	r2, r3, #1
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d02c      	beq.n	8006f78 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d128      	bne.n	8006f78 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	3304      	adds	r3, #4
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f7fd ffc4 	bl	8004eb8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f3c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f48:	4b0f      	ldr	r3, [pc, #60]	@ (8006f88 <xTaskPriorityDisinherit+0xd8>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	d903      	bls.n	8006f58 <xTaskPriorityDisinherit+0xa8>
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f54:	4a0c      	ldr	r2, [pc, #48]	@ (8006f88 <xTaskPriorityDisinherit+0xd8>)
 8006f56:	6013      	str	r3, [r2, #0]
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f5c:	4613      	mov	r3, r2
 8006f5e:	009b      	lsls	r3, r3, #2
 8006f60:	4413      	add	r3, r2
 8006f62:	009b      	lsls	r3, r3, #2
 8006f64:	4a09      	ldr	r2, [pc, #36]	@ (8006f8c <xTaskPriorityDisinherit+0xdc>)
 8006f66:	441a      	add	r2, r3
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	3304      	adds	r3, #4
 8006f6c:	4619      	mov	r1, r3
 8006f6e:	4610      	mov	r0, r2
 8006f70:	f7fd ff45 	bl	8004dfe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006f74:	2301      	movs	r3, #1
 8006f76:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006f78:	697b      	ldr	r3, [r7, #20]
	}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3718      	adds	r7, #24
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
 8006f82:	bf00      	nop
 8006f84:	20000994 	.word	0x20000994
 8006f88:	20000e70 	.word	0x20000e70
 8006f8c:	20000998 	.word	0x20000998

08006f90 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b088      	sub	sp, #32
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
 8006f98:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d06c      	beq.n	8007082 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006fa8:	69bb      	ldr	r3, [r7, #24]
 8006faa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d10b      	bne.n	8006fc8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb4:	f383 8811 	msr	BASEPRI, r3
 8006fb8:	f3bf 8f6f 	isb	sy
 8006fbc:	f3bf 8f4f 	dsb	sy
 8006fc0:	60fb      	str	r3, [r7, #12]
}
 8006fc2:	bf00      	nop
 8006fc4:	bf00      	nop
 8006fc6:	e7fd      	b.n	8006fc4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006fc8:	69bb      	ldr	r3, [r7, #24]
 8006fca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fcc:	683a      	ldr	r2, [r7, #0]
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	d902      	bls.n	8006fd8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	61fb      	str	r3, [r7, #28]
 8006fd6:	e002      	b.n	8006fde <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006fd8:	69bb      	ldr	r3, [r7, #24]
 8006fda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fdc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006fde:	69bb      	ldr	r3, [r7, #24]
 8006fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fe2:	69fa      	ldr	r2, [r7, #28]
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d04c      	beq.n	8007082 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006fe8:	69bb      	ldr	r3, [r7, #24]
 8006fea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fec:	697a      	ldr	r2, [r7, #20]
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	d147      	bne.n	8007082 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006ff2:	4b26      	ldr	r3, [pc, #152]	@ (800708c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	69ba      	ldr	r2, [r7, #24]
 8006ff8:	429a      	cmp	r2, r3
 8006ffa:	d10b      	bne.n	8007014 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007000:	f383 8811 	msr	BASEPRI, r3
 8007004:	f3bf 8f6f 	isb	sy
 8007008:	f3bf 8f4f 	dsb	sy
 800700c:	60bb      	str	r3, [r7, #8]
}
 800700e:	bf00      	nop
 8007010:	bf00      	nop
 8007012:	e7fd      	b.n	8007010 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007014:	69bb      	ldr	r3, [r7, #24]
 8007016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007018:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	69fa      	ldr	r2, [r7, #28]
 800701e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	699b      	ldr	r3, [r3, #24]
 8007024:	2b00      	cmp	r3, #0
 8007026:	db04      	blt.n	8007032 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007028:	69fb      	ldr	r3, [r7, #28]
 800702a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800702e:	69bb      	ldr	r3, [r7, #24]
 8007030:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007032:	69bb      	ldr	r3, [r7, #24]
 8007034:	6959      	ldr	r1, [r3, #20]
 8007036:	693a      	ldr	r2, [r7, #16]
 8007038:	4613      	mov	r3, r2
 800703a:	009b      	lsls	r3, r3, #2
 800703c:	4413      	add	r3, r2
 800703e:	009b      	lsls	r3, r3, #2
 8007040:	4a13      	ldr	r2, [pc, #76]	@ (8007090 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007042:	4413      	add	r3, r2
 8007044:	4299      	cmp	r1, r3
 8007046:	d11c      	bne.n	8007082 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007048:	69bb      	ldr	r3, [r7, #24]
 800704a:	3304      	adds	r3, #4
 800704c:	4618      	mov	r0, r3
 800704e:	f7fd ff33 	bl	8004eb8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007056:	4b0f      	ldr	r3, [pc, #60]	@ (8007094 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	429a      	cmp	r2, r3
 800705c:	d903      	bls.n	8007066 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800705e:	69bb      	ldr	r3, [r7, #24]
 8007060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007062:	4a0c      	ldr	r2, [pc, #48]	@ (8007094 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007064:	6013      	str	r3, [r2, #0]
 8007066:	69bb      	ldr	r3, [r7, #24]
 8007068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800706a:	4613      	mov	r3, r2
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	4413      	add	r3, r2
 8007070:	009b      	lsls	r3, r3, #2
 8007072:	4a07      	ldr	r2, [pc, #28]	@ (8007090 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007074:	441a      	add	r2, r3
 8007076:	69bb      	ldr	r3, [r7, #24]
 8007078:	3304      	adds	r3, #4
 800707a:	4619      	mov	r1, r3
 800707c:	4610      	mov	r0, r2
 800707e:	f7fd febe 	bl	8004dfe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007082:	bf00      	nop
 8007084:	3720      	adds	r7, #32
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}
 800708a:	bf00      	nop
 800708c:	20000994 	.word	0x20000994
 8007090:	20000998 	.word	0x20000998
 8007094:	20000e70 	.word	0x20000e70

08007098 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007098:	b480      	push	{r7}
 800709a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800709c:	4b07      	ldr	r3, [pc, #28]	@ (80070bc <pvTaskIncrementMutexHeldCount+0x24>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d004      	beq.n	80070ae <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80070a4:	4b05      	ldr	r3, [pc, #20]	@ (80070bc <pvTaskIncrementMutexHeldCount+0x24>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80070aa:	3201      	adds	r2, #1
 80070ac:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80070ae:	4b03      	ldr	r3, [pc, #12]	@ (80070bc <pvTaskIncrementMutexHeldCount+0x24>)
 80070b0:	681b      	ldr	r3, [r3, #0]
	}
 80070b2:	4618      	mov	r0, r3
 80070b4:	46bd      	mov	sp, r7
 80070b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ba:	4770      	bx	lr
 80070bc:	20000994 	.word	0x20000994

080070c0 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b086      	sub	sp, #24
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	60f8      	str	r0, [r7, #12]
 80070c8:	60b9      	str	r1, [r7, #8]
 80070ca:	607a      	str	r2, [r7, #4]
 80070cc:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80070ce:	f000 ff03 	bl	8007ed8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80070d2:	4b29      	ldr	r3, [pc, #164]	@ (8007178 <xTaskNotifyWait+0xb8>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80070da:	b2db      	uxtb	r3, r3
 80070dc:	2b02      	cmp	r3, #2
 80070de:	d01c      	beq.n	800711a <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80070e0:	4b25      	ldr	r3, [pc, #148]	@ (8007178 <xTaskNotifyWait+0xb8>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	43d2      	mvns	r2, r2
 80070ec:	400a      	ands	r2, r1
 80070ee:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80070f2:	4b21      	ldr	r3, [pc, #132]	@ (8007178 <xTaskNotifyWait+0xb8>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	2201      	movs	r2, #1
 80070f8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00b      	beq.n	800711a <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007102:	2101      	movs	r1, #1
 8007104:	6838      	ldr	r0, [r7, #0]
 8007106:	f000 f921 	bl	800734c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800710a:	4b1c      	ldr	r3, [pc, #112]	@ (800717c <xTaskNotifyWait+0xbc>)
 800710c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007110:	601a      	str	r2, [r3, #0]
 8007112:	f3bf 8f4f 	dsb	sy
 8007116:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800711a:	f000 ff0f 	bl	8007f3c <vPortExitCritical>

		taskENTER_CRITICAL();
 800711e:	f000 fedb 	bl	8007ed8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d005      	beq.n	8007134 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8007128:	4b13      	ldr	r3, [pc, #76]	@ (8007178 <xTaskNotifyWait+0xb8>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007134:	4b10      	ldr	r3, [pc, #64]	@ (8007178 <xTaskNotifyWait+0xb8>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800713c:	b2db      	uxtb	r3, r3
 800713e:	2b02      	cmp	r3, #2
 8007140:	d002      	beq.n	8007148 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8007142:	2300      	movs	r3, #0
 8007144:	617b      	str	r3, [r7, #20]
 8007146:	e00a      	b.n	800715e <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8007148:	4b0b      	ldr	r3, [pc, #44]	@ (8007178 <xTaskNotifyWait+0xb8>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8007150:	68ba      	ldr	r2, [r7, #8]
 8007152:	43d2      	mvns	r2, r2
 8007154:	400a      	ands	r2, r1
 8007156:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800715a:	2301      	movs	r3, #1
 800715c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800715e:	4b06      	ldr	r3, [pc, #24]	@ (8007178 <xTaskNotifyWait+0xb8>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2200      	movs	r2, #0
 8007164:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8007168:	f000 fee8 	bl	8007f3c <vPortExitCritical>

		return xReturn;
 800716c:	697b      	ldr	r3, [r7, #20]
	}
 800716e:	4618      	mov	r0, r3
 8007170:	3718      	adds	r7, #24
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}
 8007176:	bf00      	nop
 8007178:	20000994 	.word	0x20000994
 800717c:	e000ed04 	.word	0xe000ed04

08007180 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007180:	b580      	push	{r7, lr}
 8007182:	b08e      	sub	sp, #56	@ 0x38
 8007184:	af00      	add	r7, sp, #0
 8007186:	60f8      	str	r0, [r7, #12]
 8007188:	60b9      	str	r1, [r7, #8]
 800718a:	603b      	str	r3, [r7, #0]
 800718c:	4613      	mov	r3, r2
 800718e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8007190:	2301      	movs	r3, #1
 8007192:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d10b      	bne.n	80071b2 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800719a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800719e:	f383 8811 	msr	BASEPRI, r3
 80071a2:	f3bf 8f6f 	isb	sy
 80071a6:	f3bf 8f4f 	dsb	sy
 80071aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80071ac:	bf00      	nop
 80071ae:	bf00      	nop
 80071b0:	e7fd      	b.n	80071ae <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80071b2:	f000 ff71 	bl	8008098 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80071ba:	f3ef 8211 	mrs	r2, BASEPRI
 80071be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071c2:	f383 8811 	msr	BASEPRI, r3
 80071c6:	f3bf 8f6f 	isb	sy
 80071ca:	f3bf 8f4f 	dsb	sy
 80071ce:	623a      	str	r2, [r7, #32]
 80071d0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80071d2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80071d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d004      	beq.n	80071e6 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80071dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071de:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80071e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80071ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80071f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f2:	2202      	movs	r2, #2
 80071f4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80071f8:	79fb      	ldrb	r3, [r7, #7]
 80071fa:	2b04      	cmp	r3, #4
 80071fc:	d82e      	bhi.n	800725c <xTaskGenericNotifyFromISR+0xdc>
 80071fe:	a201      	add	r2, pc, #4	@ (adr r2, 8007204 <xTaskGenericNotifyFromISR+0x84>)
 8007200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007204:	08007281 	.word	0x08007281
 8007208:	08007219 	.word	0x08007219
 800720c:	0800722b 	.word	0x0800722b
 8007210:	0800723b 	.word	0x0800723b
 8007214:	08007245 	.word	0x08007245
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	431a      	orrs	r2, r3
 8007222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007224:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8007228:	e02d      	b.n	8007286 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800722a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007230:	1c5a      	adds	r2, r3, #1
 8007232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007234:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8007238:	e025      	b.n	8007286 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800723a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800723c:	68ba      	ldr	r2, [r7, #8]
 800723e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8007242:	e020      	b.n	8007286 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007244:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007248:	2b02      	cmp	r3, #2
 800724a:	d004      	beq.n	8007256 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800724c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800724e:	68ba      	ldr	r2, [r7, #8]
 8007250:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007254:	e017      	b.n	8007286 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8007256:	2300      	movs	r3, #0
 8007258:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800725a:	e014      	b.n	8007286 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800725c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800725e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007266:	d00d      	beq.n	8007284 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8007268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800726c:	f383 8811 	msr	BASEPRI, r3
 8007270:	f3bf 8f6f 	isb	sy
 8007274:	f3bf 8f4f 	dsb	sy
 8007278:	61bb      	str	r3, [r7, #24]
}
 800727a:	bf00      	nop
 800727c:	bf00      	nop
 800727e:	e7fd      	b.n	800727c <xTaskGenericNotifyFromISR+0xfc>
					break;
 8007280:	bf00      	nop
 8007282:	e000      	b.n	8007286 <xTaskGenericNotifyFromISR+0x106>
					break;
 8007284:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007286:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800728a:	2b01      	cmp	r3, #1
 800728c:	d147      	bne.n	800731e <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800728e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007292:	2b00      	cmp	r3, #0
 8007294:	d00b      	beq.n	80072ae <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8007296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800729a:	f383 8811 	msr	BASEPRI, r3
 800729e:	f3bf 8f6f 	isb	sy
 80072a2:	f3bf 8f4f 	dsb	sy
 80072a6:	617b      	str	r3, [r7, #20]
}
 80072a8:	bf00      	nop
 80072aa:	bf00      	nop
 80072ac:	e7fd      	b.n	80072aa <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072ae:	4b21      	ldr	r3, [pc, #132]	@ (8007334 <xTaskGenericNotifyFromISR+0x1b4>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d11d      	bne.n	80072f2 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b8:	3304      	adds	r3, #4
 80072ba:	4618      	mov	r0, r3
 80072bc:	f7fd fdfc 	bl	8004eb8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80072c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072c4:	4b1c      	ldr	r3, [pc, #112]	@ (8007338 <xTaskGenericNotifyFromISR+0x1b8>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d903      	bls.n	80072d4 <xTaskGenericNotifyFromISR+0x154>
 80072cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072d0:	4a19      	ldr	r2, [pc, #100]	@ (8007338 <xTaskGenericNotifyFromISR+0x1b8>)
 80072d2:	6013      	str	r3, [r2, #0]
 80072d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072d8:	4613      	mov	r3, r2
 80072da:	009b      	lsls	r3, r3, #2
 80072dc:	4413      	add	r3, r2
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	4a16      	ldr	r2, [pc, #88]	@ (800733c <xTaskGenericNotifyFromISR+0x1bc>)
 80072e2:	441a      	add	r2, r3
 80072e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072e6:	3304      	adds	r3, #4
 80072e8:	4619      	mov	r1, r3
 80072ea:	4610      	mov	r0, r2
 80072ec:	f7fd fd87 	bl	8004dfe <vListInsertEnd>
 80072f0:	e005      	b.n	80072fe <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80072f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072f4:	3318      	adds	r3, #24
 80072f6:	4619      	mov	r1, r3
 80072f8:	4811      	ldr	r0, [pc, #68]	@ (8007340 <xTaskGenericNotifyFromISR+0x1c0>)
 80072fa:	f7fd fd80 	bl	8004dfe <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80072fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007300:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007302:	4b10      	ldr	r3, [pc, #64]	@ (8007344 <xTaskGenericNotifyFromISR+0x1c4>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007308:	429a      	cmp	r2, r3
 800730a:	d908      	bls.n	800731e <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800730c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800730e:	2b00      	cmp	r3, #0
 8007310:	d002      	beq.n	8007318 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8007312:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007314:	2201      	movs	r2, #1
 8007316:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8007318:	4b0b      	ldr	r3, [pc, #44]	@ (8007348 <xTaskGenericNotifyFromISR+0x1c8>)
 800731a:	2201      	movs	r2, #1
 800731c:	601a      	str	r2, [r3, #0]
 800731e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007320:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	f383 8811 	msr	BASEPRI, r3
}
 8007328:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800732a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800732c:	4618      	mov	r0, r3
 800732e:	3738      	adds	r7, #56	@ 0x38
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}
 8007334:	20000e90 	.word	0x20000e90
 8007338:	20000e70 	.word	0x20000e70
 800733c:	20000998 	.word	0x20000998
 8007340:	20000e28 	.word	0x20000e28
 8007344:	20000994 	.word	0x20000994
 8007348:	20000e7c 	.word	0x20000e7c

0800734c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b084      	sub	sp, #16
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
 8007354:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007356:	4b21      	ldr	r3, [pc, #132]	@ (80073dc <prvAddCurrentTaskToDelayedList+0x90>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800735c:	4b20      	ldr	r3, [pc, #128]	@ (80073e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	3304      	adds	r3, #4
 8007362:	4618      	mov	r0, r3
 8007364:	f7fd fda8 	bl	8004eb8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800736e:	d10a      	bne.n	8007386 <prvAddCurrentTaskToDelayedList+0x3a>
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d007      	beq.n	8007386 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007376:	4b1a      	ldr	r3, [pc, #104]	@ (80073e0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	3304      	adds	r3, #4
 800737c:	4619      	mov	r1, r3
 800737e:	4819      	ldr	r0, [pc, #100]	@ (80073e4 <prvAddCurrentTaskToDelayedList+0x98>)
 8007380:	f7fd fd3d 	bl	8004dfe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007384:	e026      	b.n	80073d4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007386:	68fa      	ldr	r2, [r7, #12]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	4413      	add	r3, r2
 800738c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800738e:	4b14      	ldr	r3, [pc, #80]	@ (80073e0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	68ba      	ldr	r2, [r7, #8]
 8007394:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007396:	68ba      	ldr	r2, [r7, #8]
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	429a      	cmp	r2, r3
 800739c:	d209      	bcs.n	80073b2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800739e:	4b12      	ldr	r3, [pc, #72]	@ (80073e8 <prvAddCurrentTaskToDelayedList+0x9c>)
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	4b0f      	ldr	r3, [pc, #60]	@ (80073e0 <prvAddCurrentTaskToDelayedList+0x94>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	3304      	adds	r3, #4
 80073a8:	4619      	mov	r1, r3
 80073aa:	4610      	mov	r0, r2
 80073ac:	f7fd fd4b 	bl	8004e46 <vListInsert>
}
 80073b0:	e010      	b.n	80073d4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073b2:	4b0e      	ldr	r3, [pc, #56]	@ (80073ec <prvAddCurrentTaskToDelayedList+0xa0>)
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	4b0a      	ldr	r3, [pc, #40]	@ (80073e0 <prvAddCurrentTaskToDelayedList+0x94>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	3304      	adds	r3, #4
 80073bc:	4619      	mov	r1, r3
 80073be:	4610      	mov	r0, r2
 80073c0:	f7fd fd41 	bl	8004e46 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80073c4:	4b0a      	ldr	r3, [pc, #40]	@ (80073f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	68ba      	ldr	r2, [r7, #8]
 80073ca:	429a      	cmp	r2, r3
 80073cc:	d202      	bcs.n	80073d4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80073ce:	4a08      	ldr	r2, [pc, #32]	@ (80073f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	6013      	str	r3, [r2, #0]
}
 80073d4:	bf00      	nop
 80073d6:	3710      	adds	r7, #16
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}
 80073dc:	20000e6c 	.word	0x20000e6c
 80073e0:	20000994 	.word	0x20000994
 80073e4:	20000e54 	.word	0x20000e54
 80073e8:	20000e24 	.word	0x20000e24
 80073ec:	20000e20 	.word	0x20000e20
 80073f0:	20000e88 	.word	0x20000e88

080073f4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b08a      	sub	sp, #40	@ 0x28
 80073f8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80073fa:	2300      	movs	r3, #0
 80073fc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80073fe:	f000 fbb1 	bl	8007b64 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007402:	4b1d      	ldr	r3, [pc, #116]	@ (8007478 <xTimerCreateTimerTask+0x84>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d021      	beq.n	800744e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800740a:	2300      	movs	r3, #0
 800740c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800740e:	2300      	movs	r3, #0
 8007410:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007412:	1d3a      	adds	r2, r7, #4
 8007414:	f107 0108 	add.w	r1, r7, #8
 8007418:	f107 030c 	add.w	r3, r7, #12
 800741c:	4618      	mov	r0, r3
 800741e:	f7fd fca7 	bl	8004d70 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007422:	6879      	ldr	r1, [r7, #4]
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	68fa      	ldr	r2, [r7, #12]
 8007428:	9202      	str	r2, [sp, #8]
 800742a:	9301      	str	r3, [sp, #4]
 800742c:	2302      	movs	r3, #2
 800742e:	9300      	str	r3, [sp, #0]
 8007430:	2300      	movs	r3, #0
 8007432:	460a      	mov	r2, r1
 8007434:	4911      	ldr	r1, [pc, #68]	@ (800747c <xTimerCreateTimerTask+0x88>)
 8007436:	4812      	ldr	r0, [pc, #72]	@ (8007480 <xTimerCreateTimerTask+0x8c>)
 8007438:	f7fe fe4c 	bl	80060d4 <xTaskCreateStatic>
 800743c:	4603      	mov	r3, r0
 800743e:	4a11      	ldr	r2, [pc, #68]	@ (8007484 <xTimerCreateTimerTask+0x90>)
 8007440:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007442:	4b10      	ldr	r3, [pc, #64]	@ (8007484 <xTimerCreateTimerTask+0x90>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d001      	beq.n	800744e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800744a:	2301      	movs	r3, #1
 800744c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d10b      	bne.n	800746c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007458:	f383 8811 	msr	BASEPRI, r3
 800745c:	f3bf 8f6f 	isb	sy
 8007460:	f3bf 8f4f 	dsb	sy
 8007464:	613b      	str	r3, [r7, #16]
}
 8007466:	bf00      	nop
 8007468:	bf00      	nop
 800746a:	e7fd      	b.n	8007468 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800746c:	697b      	ldr	r3, [r7, #20]
}
 800746e:	4618      	mov	r0, r3
 8007470:	3718      	adds	r7, #24
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	20000ec4 	.word	0x20000ec4
 800747c:	08009704 	.word	0x08009704
 8007480:	080076fd 	.word	0x080076fd
 8007484:	20000ec8 	.word	0x20000ec8

08007488 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8007488:	b580      	push	{r7, lr}
 800748a:	b088      	sub	sp, #32
 800748c:	af02      	add	r7, sp, #8
 800748e:	60f8      	str	r0, [r7, #12]
 8007490:	60b9      	str	r1, [r7, #8]
 8007492:	607a      	str	r2, [r7, #4]
 8007494:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8007496:	202c      	movs	r0, #44	@ 0x2c
 8007498:	f000 fe40 	bl	800811c <pvPortMalloc>
 800749c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d00d      	beq.n	80074c0 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	2200      	movs	r2, #0
 80074a8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	9301      	str	r3, [sp, #4]
 80074b0:	6a3b      	ldr	r3, [r7, #32]
 80074b2:	9300      	str	r3, [sp, #0]
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	68b9      	ldr	r1, [r7, #8]
 80074ba:	68f8      	ldr	r0, [r7, #12]
 80074bc:	f000 f845 	bl	800754a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80074c0:	697b      	ldr	r3, [r7, #20]
	}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3718      	adds	r7, #24
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}

080074ca <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 80074ca:	b580      	push	{r7, lr}
 80074cc:	b08a      	sub	sp, #40	@ 0x28
 80074ce:	af02      	add	r7, sp, #8
 80074d0:	60f8      	str	r0, [r7, #12]
 80074d2:	60b9      	str	r1, [r7, #8]
 80074d4:	607a      	str	r2, [r7, #4]
 80074d6:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 80074d8:	232c      	movs	r3, #44	@ 0x2c
 80074da:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	2b2c      	cmp	r3, #44	@ 0x2c
 80074e0:	d00b      	beq.n	80074fa <xTimerCreateStatic+0x30>
	__asm volatile
 80074e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074e6:	f383 8811 	msr	BASEPRI, r3
 80074ea:	f3bf 8f6f 	isb	sy
 80074ee:	f3bf 8f4f 	dsb	sy
 80074f2:	61bb      	str	r3, [r7, #24]
}
 80074f4:	bf00      	nop
 80074f6:	bf00      	nop
 80074f8:	e7fd      	b.n	80074f6 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80074fa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 80074fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d10b      	bne.n	800751a <xTimerCreateStatic+0x50>
	__asm volatile
 8007502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007506:	f383 8811 	msr	BASEPRI, r3
 800750a:	f3bf 8f6f 	isb	sy
 800750e:	f3bf 8f4f 	dsb	sy
 8007512:	617b      	str	r3, [r7, #20]
}
 8007514:	bf00      	nop
 8007516:	bf00      	nop
 8007518:	e7fd      	b.n	8007516 <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800751a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800751c:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800751e:	69fb      	ldr	r3, [r7, #28]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d00d      	beq.n	8007540 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8007524:	69fb      	ldr	r3, [r7, #28]
 8007526:	2202      	movs	r2, #2
 8007528:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800752c:	69fb      	ldr	r3, [r7, #28]
 800752e:	9301      	str	r3, [sp, #4]
 8007530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007532:	9300      	str	r3, [sp, #0]
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	687a      	ldr	r2, [r7, #4]
 8007538:	68b9      	ldr	r1, [r7, #8]
 800753a:	68f8      	ldr	r0, [r7, #12]
 800753c:	f000 f805 	bl	800754a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8007540:	69fb      	ldr	r3, [r7, #28]
	}
 8007542:	4618      	mov	r0, r3
 8007544:	3720      	adds	r7, #32
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}

0800754a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800754a:	b580      	push	{r7, lr}
 800754c:	b086      	sub	sp, #24
 800754e:	af00      	add	r7, sp, #0
 8007550:	60f8      	str	r0, [r7, #12]
 8007552:	60b9      	str	r1, [r7, #8]
 8007554:	607a      	str	r2, [r7, #4]
 8007556:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d10b      	bne.n	8007576 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 800755e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007562:	f383 8811 	msr	BASEPRI, r3
 8007566:	f3bf 8f6f 	isb	sy
 800756a:	f3bf 8f4f 	dsb	sy
 800756e:	617b      	str	r3, [r7, #20]
}
 8007570:	bf00      	nop
 8007572:	bf00      	nop
 8007574:	e7fd      	b.n	8007572 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8007576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007578:	2b00      	cmp	r3, #0
 800757a:	d01e      	beq.n	80075ba <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800757c:	f000 faf2 	bl	8007b64 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8007580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007582:	68fa      	ldr	r2, [r7, #12]
 8007584:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8007586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007588:	68ba      	ldr	r2, [r7, #8]
 800758a:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800758c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800758e:	683a      	ldr	r2, [r7, #0]
 8007590:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8007592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007594:	6a3a      	ldr	r2, [r7, #32]
 8007596:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8007598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800759a:	3304      	adds	r3, #4
 800759c:	4618      	mov	r0, r3
 800759e:	f7fd fc21 	bl	8004de4 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d008      	beq.n	80075ba <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80075a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80075ae:	f043 0304 	orr.w	r3, r3, #4
 80075b2:	b2da      	uxtb	r2, r3
 80075b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80075ba:	bf00      	nop
 80075bc:	3718      	adds	r7, #24
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
	...

080075c4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b08a      	sub	sp, #40	@ 0x28
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	607a      	str	r2, [r7, #4]
 80075d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80075d2:	2300      	movs	r3, #0
 80075d4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d10b      	bne.n	80075f4 <xTimerGenericCommand+0x30>
	__asm volatile
 80075dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e0:	f383 8811 	msr	BASEPRI, r3
 80075e4:	f3bf 8f6f 	isb	sy
 80075e8:	f3bf 8f4f 	dsb	sy
 80075ec:	623b      	str	r3, [r7, #32]
}
 80075ee:	bf00      	nop
 80075f0:	bf00      	nop
 80075f2:	e7fd      	b.n	80075f0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80075f4:	4b19      	ldr	r3, [pc, #100]	@ (800765c <xTimerGenericCommand+0x98>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d02a      	beq.n	8007652 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	2b05      	cmp	r3, #5
 800760c:	dc18      	bgt.n	8007640 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800760e:	f7ff fbc9 	bl	8006da4 <xTaskGetSchedulerState>
 8007612:	4603      	mov	r3, r0
 8007614:	2b02      	cmp	r3, #2
 8007616:	d109      	bne.n	800762c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007618:	4b10      	ldr	r3, [pc, #64]	@ (800765c <xTimerGenericCommand+0x98>)
 800761a:	6818      	ldr	r0, [r3, #0]
 800761c:	f107 0110 	add.w	r1, r7, #16
 8007620:	2300      	movs	r3, #0
 8007622:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007624:	f7fd fede 	bl	80053e4 <xQueueGenericSend>
 8007628:	6278      	str	r0, [r7, #36]	@ 0x24
 800762a:	e012      	b.n	8007652 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800762c:	4b0b      	ldr	r3, [pc, #44]	@ (800765c <xTimerGenericCommand+0x98>)
 800762e:	6818      	ldr	r0, [r3, #0]
 8007630:	f107 0110 	add.w	r1, r7, #16
 8007634:	2300      	movs	r3, #0
 8007636:	2200      	movs	r2, #0
 8007638:	f7fd fed4 	bl	80053e4 <xQueueGenericSend>
 800763c:	6278      	str	r0, [r7, #36]	@ 0x24
 800763e:	e008      	b.n	8007652 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007640:	4b06      	ldr	r3, [pc, #24]	@ (800765c <xTimerGenericCommand+0x98>)
 8007642:	6818      	ldr	r0, [r3, #0]
 8007644:	f107 0110 	add.w	r1, r7, #16
 8007648:	2300      	movs	r3, #0
 800764a:	683a      	ldr	r2, [r7, #0]
 800764c:	f7fd ffcc 	bl	80055e8 <xQueueGenericSendFromISR>
 8007650:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007654:	4618      	mov	r0, r3
 8007656:	3728      	adds	r7, #40	@ 0x28
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}
 800765c:	20000ec4 	.word	0x20000ec4

08007660 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b088      	sub	sp, #32
 8007664:	af02      	add	r7, sp, #8
 8007666:	6078      	str	r0, [r7, #4]
 8007668:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800766a:	4b23      	ldr	r3, [pc, #140]	@ (80076f8 <prvProcessExpiredTimer+0x98>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	3304      	adds	r3, #4
 8007678:	4618      	mov	r0, r3
 800767a:	f7fd fc1d 	bl	8004eb8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007684:	f003 0304 	and.w	r3, r3, #4
 8007688:	2b00      	cmp	r3, #0
 800768a:	d023      	beq.n	80076d4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	699a      	ldr	r2, [r3, #24]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	18d1      	adds	r1, r2, r3
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	683a      	ldr	r2, [r7, #0]
 8007698:	6978      	ldr	r0, [r7, #20]
 800769a:	f000 f8d5 	bl	8007848 <prvInsertTimerInActiveList>
 800769e:	4603      	mov	r3, r0
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d020      	beq.n	80076e6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80076a4:	2300      	movs	r3, #0
 80076a6:	9300      	str	r3, [sp, #0]
 80076a8:	2300      	movs	r3, #0
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	2100      	movs	r1, #0
 80076ae:	6978      	ldr	r0, [r7, #20]
 80076b0:	f7ff ff88 	bl	80075c4 <xTimerGenericCommand>
 80076b4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d114      	bne.n	80076e6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80076bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c0:	f383 8811 	msr	BASEPRI, r3
 80076c4:	f3bf 8f6f 	isb	sy
 80076c8:	f3bf 8f4f 	dsb	sy
 80076cc:	60fb      	str	r3, [r7, #12]
}
 80076ce:	bf00      	nop
 80076d0:	bf00      	nop
 80076d2:	e7fd      	b.n	80076d0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076da:	f023 0301 	bic.w	r3, r3, #1
 80076de:	b2da      	uxtb	r2, r3
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	6a1b      	ldr	r3, [r3, #32]
 80076ea:	6978      	ldr	r0, [r7, #20]
 80076ec:	4798      	blx	r3
}
 80076ee:	bf00      	nop
 80076f0:	3718      	adds	r7, #24
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
 80076f6:	bf00      	nop
 80076f8:	20000ebc 	.word	0x20000ebc

080076fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b084      	sub	sp, #16
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007704:	f107 0308 	add.w	r3, r7, #8
 8007708:	4618      	mov	r0, r3
 800770a:	f000 f859 	bl	80077c0 <prvGetNextExpireTime>
 800770e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	4619      	mov	r1, r3
 8007714:	68f8      	ldr	r0, [r7, #12]
 8007716:	f000 f805 	bl	8007724 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800771a:	f000 f8d7 	bl	80078cc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800771e:	bf00      	nop
 8007720:	e7f0      	b.n	8007704 <prvTimerTask+0x8>
	...

08007724 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b084      	sub	sp, #16
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800772e:	f7fe ff35 	bl	800659c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007732:	f107 0308 	add.w	r3, r7, #8
 8007736:	4618      	mov	r0, r3
 8007738:	f000 f866 	bl	8007808 <prvSampleTimeNow>
 800773c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d130      	bne.n	80077a6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d10a      	bne.n	8007760 <prvProcessTimerOrBlockTask+0x3c>
 800774a:	687a      	ldr	r2, [r7, #4]
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	429a      	cmp	r2, r3
 8007750:	d806      	bhi.n	8007760 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007752:	f7fe ff31 	bl	80065b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007756:	68f9      	ldr	r1, [r7, #12]
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f7ff ff81 	bl	8007660 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800775e:	e024      	b.n	80077aa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d008      	beq.n	8007778 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007766:	4b13      	ldr	r3, [pc, #76]	@ (80077b4 <prvProcessTimerOrBlockTask+0x90>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d101      	bne.n	8007774 <prvProcessTimerOrBlockTask+0x50>
 8007770:	2301      	movs	r3, #1
 8007772:	e000      	b.n	8007776 <prvProcessTimerOrBlockTask+0x52>
 8007774:	2300      	movs	r3, #0
 8007776:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007778:	4b0f      	ldr	r3, [pc, #60]	@ (80077b8 <prvProcessTimerOrBlockTask+0x94>)
 800777a:	6818      	ldr	r0, [r3, #0]
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	1ad3      	subs	r3, r2, r3
 8007782:	683a      	ldr	r2, [r7, #0]
 8007784:	4619      	mov	r1, r3
 8007786:	f7fe fc71 	bl	800606c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800778a:	f7fe ff15 	bl	80065b8 <xTaskResumeAll>
 800778e:	4603      	mov	r3, r0
 8007790:	2b00      	cmp	r3, #0
 8007792:	d10a      	bne.n	80077aa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007794:	4b09      	ldr	r3, [pc, #36]	@ (80077bc <prvProcessTimerOrBlockTask+0x98>)
 8007796:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800779a:	601a      	str	r2, [r3, #0]
 800779c:	f3bf 8f4f 	dsb	sy
 80077a0:	f3bf 8f6f 	isb	sy
}
 80077a4:	e001      	b.n	80077aa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80077a6:	f7fe ff07 	bl	80065b8 <xTaskResumeAll>
}
 80077aa:	bf00      	nop
 80077ac:	3710      	adds	r7, #16
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	20000ec0 	.word	0x20000ec0
 80077b8:	20000ec4 	.word	0x20000ec4
 80077bc:	e000ed04 	.word	0xe000ed04

080077c0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80077c0:	b480      	push	{r7}
 80077c2:	b085      	sub	sp, #20
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80077c8:	4b0e      	ldr	r3, [pc, #56]	@ (8007804 <prvGetNextExpireTime+0x44>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d101      	bne.n	80077d6 <prvGetNextExpireTime+0x16>
 80077d2:	2201      	movs	r2, #1
 80077d4:	e000      	b.n	80077d8 <prvGetNextExpireTime+0x18>
 80077d6:	2200      	movs	r2, #0
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d105      	bne.n	80077f0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80077e4:	4b07      	ldr	r3, [pc, #28]	@ (8007804 <prvGetNextExpireTime+0x44>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	68db      	ldr	r3, [r3, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	60fb      	str	r3, [r7, #12]
 80077ee:	e001      	b.n	80077f4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80077f0:	2300      	movs	r3, #0
 80077f2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80077f4:	68fb      	ldr	r3, [r7, #12]
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3714      	adds	r7, #20
 80077fa:	46bd      	mov	sp, r7
 80077fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007800:	4770      	bx	lr
 8007802:	bf00      	nop
 8007804:	20000ebc 	.word	0x20000ebc

08007808 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007810:	f7fe ff70 	bl	80066f4 <xTaskGetTickCount>
 8007814:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007816:	4b0b      	ldr	r3, [pc, #44]	@ (8007844 <prvSampleTimeNow+0x3c>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	68fa      	ldr	r2, [r7, #12]
 800781c:	429a      	cmp	r2, r3
 800781e:	d205      	bcs.n	800782c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007820:	f000 f93a 	bl	8007a98 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2201      	movs	r2, #1
 8007828:	601a      	str	r2, [r3, #0]
 800782a:	e002      	b.n	8007832 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2200      	movs	r2, #0
 8007830:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007832:	4a04      	ldr	r2, [pc, #16]	@ (8007844 <prvSampleTimeNow+0x3c>)
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007838:	68fb      	ldr	r3, [r7, #12]
}
 800783a:	4618      	mov	r0, r3
 800783c:	3710      	adds	r7, #16
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}
 8007842:	bf00      	nop
 8007844:	20000ecc 	.word	0x20000ecc

08007848 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b086      	sub	sp, #24
 800784c:	af00      	add	r7, sp, #0
 800784e:	60f8      	str	r0, [r7, #12]
 8007850:	60b9      	str	r1, [r7, #8]
 8007852:	607a      	str	r2, [r7, #4]
 8007854:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007856:	2300      	movs	r3, #0
 8007858:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	68ba      	ldr	r2, [r7, #8]
 800785e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	68fa      	ldr	r2, [r7, #12]
 8007864:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007866:	68ba      	ldr	r2, [r7, #8]
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	429a      	cmp	r2, r3
 800786c:	d812      	bhi.n	8007894 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800786e:	687a      	ldr	r2, [r7, #4]
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	1ad2      	subs	r2, r2, r3
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	699b      	ldr	r3, [r3, #24]
 8007878:	429a      	cmp	r2, r3
 800787a:	d302      	bcc.n	8007882 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800787c:	2301      	movs	r3, #1
 800787e:	617b      	str	r3, [r7, #20]
 8007880:	e01b      	b.n	80078ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007882:	4b10      	ldr	r3, [pc, #64]	@ (80078c4 <prvInsertTimerInActiveList+0x7c>)
 8007884:	681a      	ldr	r2, [r3, #0]
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	3304      	adds	r3, #4
 800788a:	4619      	mov	r1, r3
 800788c:	4610      	mov	r0, r2
 800788e:	f7fd fada 	bl	8004e46 <vListInsert>
 8007892:	e012      	b.n	80078ba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007894:	687a      	ldr	r2, [r7, #4]
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	429a      	cmp	r2, r3
 800789a:	d206      	bcs.n	80078aa <prvInsertTimerInActiveList+0x62>
 800789c:	68ba      	ldr	r2, [r7, #8]
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d302      	bcc.n	80078aa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80078a4:	2301      	movs	r3, #1
 80078a6:	617b      	str	r3, [r7, #20]
 80078a8:	e007      	b.n	80078ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80078aa:	4b07      	ldr	r3, [pc, #28]	@ (80078c8 <prvInsertTimerInActiveList+0x80>)
 80078ac:	681a      	ldr	r2, [r3, #0]
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	3304      	adds	r3, #4
 80078b2:	4619      	mov	r1, r3
 80078b4:	4610      	mov	r0, r2
 80078b6:	f7fd fac6 	bl	8004e46 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80078ba:	697b      	ldr	r3, [r7, #20]
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3718      	adds	r7, #24
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}
 80078c4:	20000ec0 	.word	0x20000ec0
 80078c8:	20000ebc 	.word	0x20000ebc

080078cc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b08e      	sub	sp, #56	@ 0x38
 80078d0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80078d2:	e0ce      	b.n	8007a72 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	da19      	bge.n	800790e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80078da:	1d3b      	adds	r3, r7, #4
 80078dc:	3304      	adds	r3, #4
 80078de:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80078e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d10b      	bne.n	80078fe <prvProcessReceivedCommands+0x32>
	__asm volatile
 80078e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ea:	f383 8811 	msr	BASEPRI, r3
 80078ee:	f3bf 8f6f 	isb	sy
 80078f2:	f3bf 8f4f 	dsb	sy
 80078f6:	61fb      	str	r3, [r7, #28]
}
 80078f8:	bf00      	nop
 80078fa:	bf00      	nop
 80078fc:	e7fd      	b.n	80078fa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80078fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007904:	6850      	ldr	r0, [r2, #4]
 8007906:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007908:	6892      	ldr	r2, [r2, #8]
 800790a:	4611      	mov	r1, r2
 800790c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2b00      	cmp	r3, #0
 8007912:	f2c0 80ae 	blt.w	8007a72 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800791a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800791c:	695b      	ldr	r3, [r3, #20]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d004      	beq.n	800792c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007924:	3304      	adds	r3, #4
 8007926:	4618      	mov	r0, r3
 8007928:	f7fd fac6 	bl	8004eb8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800792c:	463b      	mov	r3, r7
 800792e:	4618      	mov	r0, r3
 8007930:	f7ff ff6a 	bl	8007808 <prvSampleTimeNow>
 8007934:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2b09      	cmp	r3, #9
 800793a:	f200 8097 	bhi.w	8007a6c <prvProcessReceivedCommands+0x1a0>
 800793e:	a201      	add	r2, pc, #4	@ (adr r2, 8007944 <prvProcessReceivedCommands+0x78>)
 8007940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007944:	0800796d 	.word	0x0800796d
 8007948:	0800796d 	.word	0x0800796d
 800794c:	0800796d 	.word	0x0800796d
 8007950:	080079e3 	.word	0x080079e3
 8007954:	080079f7 	.word	0x080079f7
 8007958:	08007a43 	.word	0x08007a43
 800795c:	0800796d 	.word	0x0800796d
 8007960:	0800796d 	.word	0x0800796d
 8007964:	080079e3 	.word	0x080079e3
 8007968:	080079f7 	.word	0x080079f7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800796c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800796e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007972:	f043 0301 	orr.w	r3, r3, #1
 8007976:	b2da      	uxtb	r2, r3
 8007978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800797a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800797e:	68ba      	ldr	r2, [r7, #8]
 8007980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007982:	699b      	ldr	r3, [r3, #24]
 8007984:	18d1      	adds	r1, r2, r3
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800798a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800798c:	f7ff ff5c 	bl	8007848 <prvInsertTimerInActiveList>
 8007990:	4603      	mov	r3, r0
 8007992:	2b00      	cmp	r3, #0
 8007994:	d06c      	beq.n	8007a70 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007998:	6a1b      	ldr	r3, [r3, #32]
 800799a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800799c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800799e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079a4:	f003 0304 	and.w	r3, r3, #4
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d061      	beq.n	8007a70 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80079ac:	68ba      	ldr	r2, [r7, #8]
 80079ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b0:	699b      	ldr	r3, [r3, #24]
 80079b2:	441a      	add	r2, r3
 80079b4:	2300      	movs	r3, #0
 80079b6:	9300      	str	r3, [sp, #0]
 80079b8:	2300      	movs	r3, #0
 80079ba:	2100      	movs	r1, #0
 80079bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80079be:	f7ff fe01 	bl	80075c4 <xTimerGenericCommand>
 80079c2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80079c4:	6a3b      	ldr	r3, [r7, #32]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d152      	bne.n	8007a70 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80079ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ce:	f383 8811 	msr	BASEPRI, r3
 80079d2:	f3bf 8f6f 	isb	sy
 80079d6:	f3bf 8f4f 	dsb	sy
 80079da:	61bb      	str	r3, [r7, #24]
}
 80079dc:	bf00      	nop
 80079de:	bf00      	nop
 80079e0:	e7fd      	b.n	80079de <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80079e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079e8:	f023 0301 	bic.w	r3, r3, #1
 80079ec:	b2da      	uxtb	r2, r3
 80079ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80079f4:	e03d      	b.n	8007a72 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80079f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079fc:	f043 0301 	orr.w	r3, r3, #1
 8007a00:	b2da      	uxtb	r2, r3
 8007a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a04:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007a08:	68ba      	ldr	r2, [r7, #8]
 8007a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a0c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a10:	699b      	ldr	r3, [r3, #24]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d10b      	bne.n	8007a2e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1a:	f383 8811 	msr	BASEPRI, r3
 8007a1e:	f3bf 8f6f 	isb	sy
 8007a22:	f3bf 8f4f 	dsb	sy
 8007a26:	617b      	str	r3, [r7, #20]
}
 8007a28:	bf00      	nop
 8007a2a:	bf00      	nop
 8007a2c:	e7fd      	b.n	8007a2a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a30:	699a      	ldr	r2, [r3, #24]
 8007a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a34:	18d1      	adds	r1, r2, r3
 8007a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a3c:	f7ff ff04 	bl	8007848 <prvInsertTimerInActiveList>
					break;
 8007a40:	e017      	b.n	8007a72 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a48:	f003 0302 	and.w	r3, r3, #2
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d103      	bne.n	8007a58 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007a50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a52:	f000 fc31 	bl	80082b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007a56:	e00c      	b.n	8007a72 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a5e:	f023 0301 	bic.w	r3, r3, #1
 8007a62:	b2da      	uxtb	r2, r3
 8007a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007a6a:	e002      	b.n	8007a72 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007a6c:	bf00      	nop
 8007a6e:	e000      	b.n	8007a72 <prvProcessReceivedCommands+0x1a6>
					break;
 8007a70:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007a72:	4b08      	ldr	r3, [pc, #32]	@ (8007a94 <prvProcessReceivedCommands+0x1c8>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	1d39      	adds	r1, r7, #4
 8007a78:	2200      	movs	r2, #0
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f7fd fee2 	bl	8005844 <xQueueReceive>
 8007a80:	4603      	mov	r3, r0
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	f47f af26 	bne.w	80078d4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007a88:	bf00      	nop
 8007a8a:	bf00      	nop
 8007a8c:	3730      	adds	r7, #48	@ 0x30
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}
 8007a92:	bf00      	nop
 8007a94:	20000ec4 	.word	0x20000ec4

08007a98 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b088      	sub	sp, #32
 8007a9c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007a9e:	e049      	b.n	8007b34 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007aa0:	4b2e      	ldr	r3, [pc, #184]	@ (8007b5c <prvSwitchTimerLists+0xc4>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007aaa:	4b2c      	ldr	r3, [pc, #176]	@ (8007b5c <prvSwitchTimerLists+0xc4>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	68db      	ldr	r3, [r3, #12]
 8007ab2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	3304      	adds	r3, #4
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f7fd f9fd 	bl	8004eb8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6a1b      	ldr	r3, [r3, #32]
 8007ac2:	68f8      	ldr	r0, [r7, #12]
 8007ac4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007acc:	f003 0304 	and.w	r3, r3, #4
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d02f      	beq.n	8007b34 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	699b      	ldr	r3, [r3, #24]
 8007ad8:	693a      	ldr	r2, [r7, #16]
 8007ada:	4413      	add	r3, r2
 8007adc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007ade:	68ba      	ldr	r2, [r7, #8]
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	429a      	cmp	r2, r3
 8007ae4:	d90e      	bls.n	8007b04 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	68ba      	ldr	r2, [r7, #8]
 8007aea:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	68fa      	ldr	r2, [r7, #12]
 8007af0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007af2:	4b1a      	ldr	r3, [pc, #104]	@ (8007b5c <prvSwitchTimerLists+0xc4>)
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	3304      	adds	r3, #4
 8007afa:	4619      	mov	r1, r3
 8007afc:	4610      	mov	r0, r2
 8007afe:	f7fd f9a2 	bl	8004e46 <vListInsert>
 8007b02:	e017      	b.n	8007b34 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007b04:	2300      	movs	r3, #0
 8007b06:	9300      	str	r3, [sp, #0]
 8007b08:	2300      	movs	r3, #0
 8007b0a:	693a      	ldr	r2, [r7, #16]
 8007b0c:	2100      	movs	r1, #0
 8007b0e:	68f8      	ldr	r0, [r7, #12]
 8007b10:	f7ff fd58 	bl	80075c4 <xTimerGenericCommand>
 8007b14:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d10b      	bne.n	8007b34 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b20:	f383 8811 	msr	BASEPRI, r3
 8007b24:	f3bf 8f6f 	isb	sy
 8007b28:	f3bf 8f4f 	dsb	sy
 8007b2c:	603b      	str	r3, [r7, #0]
}
 8007b2e:	bf00      	nop
 8007b30:	bf00      	nop
 8007b32:	e7fd      	b.n	8007b30 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007b34:	4b09      	ldr	r3, [pc, #36]	@ (8007b5c <prvSwitchTimerLists+0xc4>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d1b0      	bne.n	8007aa0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007b3e:	4b07      	ldr	r3, [pc, #28]	@ (8007b5c <prvSwitchTimerLists+0xc4>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007b44:	4b06      	ldr	r3, [pc, #24]	@ (8007b60 <prvSwitchTimerLists+0xc8>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	4a04      	ldr	r2, [pc, #16]	@ (8007b5c <prvSwitchTimerLists+0xc4>)
 8007b4a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007b4c:	4a04      	ldr	r2, [pc, #16]	@ (8007b60 <prvSwitchTimerLists+0xc8>)
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	6013      	str	r3, [r2, #0]
}
 8007b52:	bf00      	nop
 8007b54:	3718      	adds	r7, #24
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}
 8007b5a:	bf00      	nop
 8007b5c:	20000ebc 	.word	0x20000ebc
 8007b60:	20000ec0 	.word	0x20000ec0

08007b64 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b082      	sub	sp, #8
 8007b68:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007b6a:	f000 f9b5 	bl	8007ed8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007b6e:	4b15      	ldr	r3, [pc, #84]	@ (8007bc4 <prvCheckForValidListAndQueue+0x60>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d120      	bne.n	8007bb8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007b76:	4814      	ldr	r0, [pc, #80]	@ (8007bc8 <prvCheckForValidListAndQueue+0x64>)
 8007b78:	f7fd f914 	bl	8004da4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007b7c:	4813      	ldr	r0, [pc, #76]	@ (8007bcc <prvCheckForValidListAndQueue+0x68>)
 8007b7e:	f7fd f911 	bl	8004da4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007b82:	4b13      	ldr	r3, [pc, #76]	@ (8007bd0 <prvCheckForValidListAndQueue+0x6c>)
 8007b84:	4a10      	ldr	r2, [pc, #64]	@ (8007bc8 <prvCheckForValidListAndQueue+0x64>)
 8007b86:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007b88:	4b12      	ldr	r3, [pc, #72]	@ (8007bd4 <prvCheckForValidListAndQueue+0x70>)
 8007b8a:	4a10      	ldr	r2, [pc, #64]	@ (8007bcc <prvCheckForValidListAndQueue+0x68>)
 8007b8c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007b8e:	2300      	movs	r3, #0
 8007b90:	9300      	str	r3, [sp, #0]
 8007b92:	4b11      	ldr	r3, [pc, #68]	@ (8007bd8 <prvCheckForValidListAndQueue+0x74>)
 8007b94:	4a11      	ldr	r2, [pc, #68]	@ (8007bdc <prvCheckForValidListAndQueue+0x78>)
 8007b96:	2110      	movs	r1, #16
 8007b98:	200a      	movs	r0, #10
 8007b9a:	f7fd fa21 	bl	8004fe0 <xQueueGenericCreateStatic>
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	4a08      	ldr	r2, [pc, #32]	@ (8007bc4 <prvCheckForValidListAndQueue+0x60>)
 8007ba2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007ba4:	4b07      	ldr	r3, [pc, #28]	@ (8007bc4 <prvCheckForValidListAndQueue+0x60>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d005      	beq.n	8007bb8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007bac:	4b05      	ldr	r3, [pc, #20]	@ (8007bc4 <prvCheckForValidListAndQueue+0x60>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	490b      	ldr	r1, [pc, #44]	@ (8007be0 <prvCheckForValidListAndQueue+0x7c>)
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f7fe fa06 	bl	8005fc4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007bb8:	f000 f9c0 	bl	8007f3c <vPortExitCritical>
}
 8007bbc:	bf00      	nop
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bd80      	pop	{r7, pc}
 8007bc2:	bf00      	nop
 8007bc4:	20000ec4 	.word	0x20000ec4
 8007bc8:	20000e94 	.word	0x20000e94
 8007bcc:	20000ea8 	.word	0x20000ea8
 8007bd0:	20000ebc 	.word	0x20000ebc
 8007bd4:	20000ec0 	.word	0x20000ec0
 8007bd8:	20000f70 	.word	0x20000f70
 8007bdc:	20000ed0 	.word	0x20000ed0
 8007be0:	0800970c 	.word	0x0800970c

08007be4 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b086      	sub	sp, #24
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d10b      	bne.n	8007c0e <xTimerIsTimerActive+0x2a>
	__asm volatile
 8007bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bfa:	f383 8811 	msr	BASEPRI, r3
 8007bfe:	f3bf 8f6f 	isb	sy
 8007c02:	f3bf 8f4f 	dsb	sy
 8007c06:	60fb      	str	r3, [r7, #12]
}
 8007c08:	bf00      	nop
 8007c0a:	bf00      	nop
 8007c0c:	e7fd      	b.n	8007c0a <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 8007c0e:	f000 f963 	bl	8007ed8 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c18:	f003 0301 	and.w	r3, r3, #1
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d102      	bne.n	8007c26 <xTimerIsTimerActive+0x42>
		{
			xReturn = pdFALSE;
 8007c20:	2300      	movs	r3, #0
 8007c22:	617b      	str	r3, [r7, #20]
 8007c24:	e001      	b.n	8007c2a <xTimerIsTimerActive+0x46>
		}
		else
		{
			xReturn = pdTRUE;
 8007c26:	2301      	movs	r3, #1
 8007c28:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8007c2a:	f000 f987 	bl	8007f3c <vPortExitCritical>

	return xReturn;
 8007c2e:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 8007c30:	4618      	mov	r0, r3
 8007c32:	3718      	adds	r7, #24
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}

08007c38 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b086      	sub	sp, #24
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d10b      	bne.n	8007c62 <pvTimerGetTimerID+0x2a>
	__asm volatile
 8007c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c4e:	f383 8811 	msr	BASEPRI, r3
 8007c52:	f3bf 8f6f 	isb	sy
 8007c56:	f3bf 8f4f 	dsb	sy
 8007c5a:	60fb      	str	r3, [r7, #12]
}
 8007c5c:	bf00      	nop
 8007c5e:	bf00      	nop
 8007c60:	e7fd      	b.n	8007c5e <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8007c62:	f000 f939 	bl	8007ed8 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	69db      	ldr	r3, [r3, #28]
 8007c6a:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8007c6c:	f000 f966 	bl	8007f3c <vPortExitCritical>

	return pvReturn;
 8007c70:	693b      	ldr	r3, [r7, #16]
}
 8007c72:	4618      	mov	r0, r3
 8007c74:	3718      	adds	r7, #24
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}
	...

08007c7c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b085      	sub	sp, #20
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	60b9      	str	r1, [r7, #8]
 8007c86:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	3b04      	subs	r3, #4
 8007c8c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007c94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	3b04      	subs	r3, #4
 8007c9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	f023 0201 	bic.w	r2, r3, #1
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	3b04      	subs	r3, #4
 8007caa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007cac:	4a0c      	ldr	r2, [pc, #48]	@ (8007ce0 <pxPortInitialiseStack+0x64>)
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	3b14      	subs	r3, #20
 8007cb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007cb8:	687a      	ldr	r2, [r7, #4]
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	3b04      	subs	r3, #4
 8007cc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f06f 0202 	mvn.w	r2, #2
 8007cca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	3b20      	subs	r3, #32
 8007cd0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	3714      	adds	r7, #20
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr
 8007ce0:	08007ce5 	.word	0x08007ce5

08007ce4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b085      	sub	sp, #20
 8007ce8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007cea:	2300      	movs	r3, #0
 8007cec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007cee:	4b13      	ldr	r3, [pc, #76]	@ (8007d3c <prvTaskExitError+0x58>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cf6:	d00b      	beq.n	8007d10 <prvTaskExitError+0x2c>
	__asm volatile
 8007cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cfc:	f383 8811 	msr	BASEPRI, r3
 8007d00:	f3bf 8f6f 	isb	sy
 8007d04:	f3bf 8f4f 	dsb	sy
 8007d08:	60fb      	str	r3, [r7, #12]
}
 8007d0a:	bf00      	nop
 8007d0c:	bf00      	nop
 8007d0e:	e7fd      	b.n	8007d0c <prvTaskExitError+0x28>
	__asm volatile
 8007d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d14:	f383 8811 	msr	BASEPRI, r3
 8007d18:	f3bf 8f6f 	isb	sy
 8007d1c:	f3bf 8f4f 	dsb	sy
 8007d20:	60bb      	str	r3, [r7, #8]
}
 8007d22:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007d24:	bf00      	nop
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d0fc      	beq.n	8007d26 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007d2c:	bf00      	nop
 8007d2e:	bf00      	nop
 8007d30:	3714      	adds	r7, #20
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr
 8007d3a:	bf00      	nop
 8007d3c:	20000010 	.word	0x20000010

08007d40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007d40:	4b07      	ldr	r3, [pc, #28]	@ (8007d60 <pxCurrentTCBConst2>)
 8007d42:	6819      	ldr	r1, [r3, #0]
 8007d44:	6808      	ldr	r0, [r1, #0]
 8007d46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d4a:	f380 8809 	msr	PSP, r0
 8007d4e:	f3bf 8f6f 	isb	sy
 8007d52:	f04f 0000 	mov.w	r0, #0
 8007d56:	f380 8811 	msr	BASEPRI, r0
 8007d5a:	4770      	bx	lr
 8007d5c:	f3af 8000 	nop.w

08007d60 <pxCurrentTCBConst2>:
 8007d60:	20000994 	.word	0x20000994
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007d64:	bf00      	nop
 8007d66:	bf00      	nop

08007d68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007d68:	4808      	ldr	r0, [pc, #32]	@ (8007d8c <prvPortStartFirstTask+0x24>)
 8007d6a:	6800      	ldr	r0, [r0, #0]
 8007d6c:	6800      	ldr	r0, [r0, #0]
 8007d6e:	f380 8808 	msr	MSP, r0
 8007d72:	f04f 0000 	mov.w	r0, #0
 8007d76:	f380 8814 	msr	CONTROL, r0
 8007d7a:	b662      	cpsie	i
 8007d7c:	b661      	cpsie	f
 8007d7e:	f3bf 8f4f 	dsb	sy
 8007d82:	f3bf 8f6f 	isb	sy
 8007d86:	df00      	svc	0
 8007d88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007d8a:	bf00      	nop
 8007d8c:	e000ed08 	.word	0xe000ed08

08007d90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b086      	sub	sp, #24
 8007d94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007d96:	4b47      	ldr	r3, [pc, #284]	@ (8007eb4 <xPortStartScheduler+0x124>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a47      	ldr	r2, [pc, #284]	@ (8007eb8 <xPortStartScheduler+0x128>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d10b      	bne.n	8007db8 <xPortStartScheduler+0x28>
	__asm volatile
 8007da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007da4:	f383 8811 	msr	BASEPRI, r3
 8007da8:	f3bf 8f6f 	isb	sy
 8007dac:	f3bf 8f4f 	dsb	sy
 8007db0:	60fb      	str	r3, [r7, #12]
}
 8007db2:	bf00      	nop
 8007db4:	bf00      	nop
 8007db6:	e7fd      	b.n	8007db4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007db8:	4b3e      	ldr	r3, [pc, #248]	@ (8007eb4 <xPortStartScheduler+0x124>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4a3f      	ldr	r2, [pc, #252]	@ (8007ebc <xPortStartScheduler+0x12c>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d10b      	bne.n	8007dda <xPortStartScheduler+0x4a>
	__asm volatile
 8007dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dc6:	f383 8811 	msr	BASEPRI, r3
 8007dca:	f3bf 8f6f 	isb	sy
 8007dce:	f3bf 8f4f 	dsb	sy
 8007dd2:	613b      	str	r3, [r7, #16]
}
 8007dd4:	bf00      	nop
 8007dd6:	bf00      	nop
 8007dd8:	e7fd      	b.n	8007dd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007dda:	4b39      	ldr	r3, [pc, #228]	@ (8007ec0 <xPortStartScheduler+0x130>)
 8007ddc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	b2db      	uxtb	r3, r3
 8007de4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	22ff      	movs	r2, #255	@ 0xff
 8007dea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	781b      	ldrb	r3, [r3, #0]
 8007df0:	b2db      	uxtb	r3, r3
 8007df2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007df4:	78fb      	ldrb	r3, [r7, #3]
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007dfc:	b2da      	uxtb	r2, r3
 8007dfe:	4b31      	ldr	r3, [pc, #196]	@ (8007ec4 <xPortStartScheduler+0x134>)
 8007e00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007e02:	4b31      	ldr	r3, [pc, #196]	@ (8007ec8 <xPortStartScheduler+0x138>)
 8007e04:	2207      	movs	r2, #7
 8007e06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e08:	e009      	b.n	8007e1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007e0a:	4b2f      	ldr	r3, [pc, #188]	@ (8007ec8 <xPortStartScheduler+0x138>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	3b01      	subs	r3, #1
 8007e10:	4a2d      	ldr	r2, [pc, #180]	@ (8007ec8 <xPortStartScheduler+0x138>)
 8007e12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007e14:	78fb      	ldrb	r3, [r7, #3]
 8007e16:	b2db      	uxtb	r3, r3
 8007e18:	005b      	lsls	r3, r3, #1
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e1e:	78fb      	ldrb	r3, [r7, #3]
 8007e20:	b2db      	uxtb	r3, r3
 8007e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e26:	2b80      	cmp	r3, #128	@ 0x80
 8007e28:	d0ef      	beq.n	8007e0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007e2a:	4b27      	ldr	r3, [pc, #156]	@ (8007ec8 <xPortStartScheduler+0x138>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f1c3 0307 	rsb	r3, r3, #7
 8007e32:	2b04      	cmp	r3, #4
 8007e34:	d00b      	beq.n	8007e4e <xPortStartScheduler+0xbe>
	__asm volatile
 8007e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e3a:	f383 8811 	msr	BASEPRI, r3
 8007e3e:	f3bf 8f6f 	isb	sy
 8007e42:	f3bf 8f4f 	dsb	sy
 8007e46:	60bb      	str	r3, [r7, #8]
}
 8007e48:	bf00      	nop
 8007e4a:	bf00      	nop
 8007e4c:	e7fd      	b.n	8007e4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8007ec8 <xPortStartScheduler+0x138>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	021b      	lsls	r3, r3, #8
 8007e54:	4a1c      	ldr	r2, [pc, #112]	@ (8007ec8 <xPortStartScheduler+0x138>)
 8007e56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007e58:	4b1b      	ldr	r3, [pc, #108]	@ (8007ec8 <xPortStartScheduler+0x138>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007e60:	4a19      	ldr	r2, [pc, #100]	@ (8007ec8 <xPortStartScheduler+0x138>)
 8007e62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	b2da      	uxtb	r2, r3
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007e6c:	4b17      	ldr	r3, [pc, #92]	@ (8007ecc <xPortStartScheduler+0x13c>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a16      	ldr	r2, [pc, #88]	@ (8007ecc <xPortStartScheduler+0x13c>)
 8007e72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007e76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007e78:	4b14      	ldr	r3, [pc, #80]	@ (8007ecc <xPortStartScheduler+0x13c>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a13      	ldr	r2, [pc, #76]	@ (8007ecc <xPortStartScheduler+0x13c>)
 8007e7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007e82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007e84:	f000 f8da 	bl	800803c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007e88:	4b11      	ldr	r3, [pc, #68]	@ (8007ed0 <xPortStartScheduler+0x140>)
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007e8e:	f000 f8f9 	bl	8008084 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007e92:	4b10      	ldr	r3, [pc, #64]	@ (8007ed4 <xPortStartScheduler+0x144>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4a0f      	ldr	r2, [pc, #60]	@ (8007ed4 <xPortStartScheduler+0x144>)
 8007e98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007e9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007e9e:	f7ff ff63 	bl	8007d68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007ea2:	f7fe fcf1 	bl	8006888 <vTaskSwitchContext>
	prvTaskExitError();
 8007ea6:	f7ff ff1d 	bl	8007ce4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007eaa:	2300      	movs	r3, #0
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3718      	adds	r7, #24
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}
 8007eb4:	e000ed00 	.word	0xe000ed00
 8007eb8:	410fc271 	.word	0x410fc271
 8007ebc:	410fc270 	.word	0x410fc270
 8007ec0:	e000e400 	.word	0xe000e400
 8007ec4:	20000fc0 	.word	0x20000fc0
 8007ec8:	20000fc4 	.word	0x20000fc4
 8007ecc:	e000ed20 	.word	0xe000ed20
 8007ed0:	20000010 	.word	0x20000010
 8007ed4:	e000ef34 	.word	0xe000ef34

08007ed8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b083      	sub	sp, #12
 8007edc:	af00      	add	r7, sp, #0
	__asm volatile
 8007ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ee2:	f383 8811 	msr	BASEPRI, r3
 8007ee6:	f3bf 8f6f 	isb	sy
 8007eea:	f3bf 8f4f 	dsb	sy
 8007eee:	607b      	str	r3, [r7, #4]
}
 8007ef0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007ef2:	4b10      	ldr	r3, [pc, #64]	@ (8007f34 <vPortEnterCritical+0x5c>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	4a0e      	ldr	r2, [pc, #56]	@ (8007f34 <vPortEnterCritical+0x5c>)
 8007efa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007efc:	4b0d      	ldr	r3, [pc, #52]	@ (8007f34 <vPortEnterCritical+0x5c>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d110      	bne.n	8007f26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007f04:	4b0c      	ldr	r3, [pc, #48]	@ (8007f38 <vPortEnterCritical+0x60>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	b2db      	uxtb	r3, r3
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d00b      	beq.n	8007f26 <vPortEnterCritical+0x4e>
	__asm volatile
 8007f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f12:	f383 8811 	msr	BASEPRI, r3
 8007f16:	f3bf 8f6f 	isb	sy
 8007f1a:	f3bf 8f4f 	dsb	sy
 8007f1e:	603b      	str	r3, [r7, #0]
}
 8007f20:	bf00      	nop
 8007f22:	bf00      	nop
 8007f24:	e7fd      	b.n	8007f22 <vPortEnterCritical+0x4a>
	}
}
 8007f26:	bf00      	nop
 8007f28:	370c      	adds	r7, #12
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr
 8007f32:	bf00      	nop
 8007f34:	20000010 	.word	0x20000010
 8007f38:	e000ed04 	.word	0xe000ed04

08007f3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007f42:	4b12      	ldr	r3, [pc, #72]	@ (8007f8c <vPortExitCritical+0x50>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d10b      	bne.n	8007f62 <vPortExitCritical+0x26>
	__asm volatile
 8007f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f4e:	f383 8811 	msr	BASEPRI, r3
 8007f52:	f3bf 8f6f 	isb	sy
 8007f56:	f3bf 8f4f 	dsb	sy
 8007f5a:	607b      	str	r3, [r7, #4]
}
 8007f5c:	bf00      	nop
 8007f5e:	bf00      	nop
 8007f60:	e7fd      	b.n	8007f5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007f62:	4b0a      	ldr	r3, [pc, #40]	@ (8007f8c <vPortExitCritical+0x50>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	3b01      	subs	r3, #1
 8007f68:	4a08      	ldr	r2, [pc, #32]	@ (8007f8c <vPortExitCritical+0x50>)
 8007f6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007f6c:	4b07      	ldr	r3, [pc, #28]	@ (8007f8c <vPortExitCritical+0x50>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d105      	bne.n	8007f80 <vPortExitCritical+0x44>
 8007f74:	2300      	movs	r3, #0
 8007f76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	f383 8811 	msr	BASEPRI, r3
}
 8007f7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007f80:	bf00      	nop
 8007f82:	370c      	adds	r7, #12
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr
 8007f8c:	20000010 	.word	0x20000010

08007f90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007f90:	f3ef 8009 	mrs	r0, PSP
 8007f94:	f3bf 8f6f 	isb	sy
 8007f98:	4b15      	ldr	r3, [pc, #84]	@ (8007ff0 <pxCurrentTCBConst>)
 8007f9a:	681a      	ldr	r2, [r3, #0]
 8007f9c:	f01e 0f10 	tst.w	lr, #16
 8007fa0:	bf08      	it	eq
 8007fa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007fa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007faa:	6010      	str	r0, [r2, #0]
 8007fac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007fb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007fb4:	f380 8811 	msr	BASEPRI, r0
 8007fb8:	f3bf 8f4f 	dsb	sy
 8007fbc:	f3bf 8f6f 	isb	sy
 8007fc0:	f7fe fc62 	bl	8006888 <vTaskSwitchContext>
 8007fc4:	f04f 0000 	mov.w	r0, #0
 8007fc8:	f380 8811 	msr	BASEPRI, r0
 8007fcc:	bc09      	pop	{r0, r3}
 8007fce:	6819      	ldr	r1, [r3, #0]
 8007fd0:	6808      	ldr	r0, [r1, #0]
 8007fd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fd6:	f01e 0f10 	tst.w	lr, #16
 8007fda:	bf08      	it	eq
 8007fdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007fe0:	f380 8809 	msr	PSP, r0
 8007fe4:	f3bf 8f6f 	isb	sy
 8007fe8:	4770      	bx	lr
 8007fea:	bf00      	nop
 8007fec:	f3af 8000 	nop.w

08007ff0 <pxCurrentTCBConst>:
 8007ff0:	20000994 	.word	0x20000994
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007ff4:	bf00      	nop
 8007ff6:	bf00      	nop

08007ff8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b082      	sub	sp, #8
 8007ffc:	af00      	add	r7, sp, #0
	__asm volatile
 8007ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008002:	f383 8811 	msr	BASEPRI, r3
 8008006:	f3bf 8f6f 	isb	sy
 800800a:	f3bf 8f4f 	dsb	sy
 800800e:	607b      	str	r3, [r7, #4]
}
 8008010:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008012:	f7fe fb7f 	bl	8006714 <xTaskIncrementTick>
 8008016:	4603      	mov	r3, r0
 8008018:	2b00      	cmp	r3, #0
 800801a:	d003      	beq.n	8008024 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800801c:	4b06      	ldr	r3, [pc, #24]	@ (8008038 <xPortSysTickHandler+0x40>)
 800801e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008022:	601a      	str	r2, [r3, #0]
 8008024:	2300      	movs	r3, #0
 8008026:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	f383 8811 	msr	BASEPRI, r3
}
 800802e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008030:	bf00      	nop
 8008032:	3708      	adds	r7, #8
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}
 8008038:	e000ed04 	.word	0xe000ed04

0800803c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800803c:	b480      	push	{r7}
 800803e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008040:	4b0b      	ldr	r3, [pc, #44]	@ (8008070 <vPortSetupTimerInterrupt+0x34>)
 8008042:	2200      	movs	r2, #0
 8008044:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008046:	4b0b      	ldr	r3, [pc, #44]	@ (8008074 <vPortSetupTimerInterrupt+0x38>)
 8008048:	2200      	movs	r2, #0
 800804a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800804c:	4b0a      	ldr	r3, [pc, #40]	@ (8008078 <vPortSetupTimerInterrupt+0x3c>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4a0a      	ldr	r2, [pc, #40]	@ (800807c <vPortSetupTimerInterrupt+0x40>)
 8008052:	fba2 2303 	umull	r2, r3, r2, r3
 8008056:	099b      	lsrs	r3, r3, #6
 8008058:	4a09      	ldr	r2, [pc, #36]	@ (8008080 <vPortSetupTimerInterrupt+0x44>)
 800805a:	3b01      	subs	r3, #1
 800805c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800805e:	4b04      	ldr	r3, [pc, #16]	@ (8008070 <vPortSetupTimerInterrupt+0x34>)
 8008060:	2207      	movs	r2, #7
 8008062:	601a      	str	r2, [r3, #0]
}
 8008064:	bf00      	nop
 8008066:	46bd      	mov	sp, r7
 8008068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806c:	4770      	bx	lr
 800806e:	bf00      	nop
 8008070:	e000e010 	.word	0xe000e010
 8008074:	e000e018 	.word	0xe000e018
 8008078:	20000004 	.word	0x20000004
 800807c:	10624dd3 	.word	0x10624dd3
 8008080:	e000e014 	.word	0xe000e014

08008084 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008084:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008094 <vPortEnableVFP+0x10>
 8008088:	6801      	ldr	r1, [r0, #0]
 800808a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800808e:	6001      	str	r1, [r0, #0]
 8008090:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008092:	bf00      	nop
 8008094:	e000ed88 	.word	0xe000ed88

08008098 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008098:	b480      	push	{r7}
 800809a:	b085      	sub	sp, #20
 800809c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800809e:	f3ef 8305 	mrs	r3, IPSR
 80080a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2b0f      	cmp	r3, #15
 80080a8:	d915      	bls.n	80080d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80080aa:	4a18      	ldr	r2, [pc, #96]	@ (800810c <vPortValidateInterruptPriority+0x74>)
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	4413      	add	r3, r2
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80080b4:	4b16      	ldr	r3, [pc, #88]	@ (8008110 <vPortValidateInterruptPriority+0x78>)
 80080b6:	781b      	ldrb	r3, [r3, #0]
 80080b8:	7afa      	ldrb	r2, [r7, #11]
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d20b      	bcs.n	80080d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80080be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080c2:	f383 8811 	msr	BASEPRI, r3
 80080c6:	f3bf 8f6f 	isb	sy
 80080ca:	f3bf 8f4f 	dsb	sy
 80080ce:	607b      	str	r3, [r7, #4]
}
 80080d0:	bf00      	nop
 80080d2:	bf00      	nop
 80080d4:	e7fd      	b.n	80080d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80080d6:	4b0f      	ldr	r3, [pc, #60]	@ (8008114 <vPortValidateInterruptPriority+0x7c>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80080de:	4b0e      	ldr	r3, [pc, #56]	@ (8008118 <vPortValidateInterruptPriority+0x80>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	429a      	cmp	r2, r3
 80080e4:	d90b      	bls.n	80080fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80080e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ea:	f383 8811 	msr	BASEPRI, r3
 80080ee:	f3bf 8f6f 	isb	sy
 80080f2:	f3bf 8f4f 	dsb	sy
 80080f6:	603b      	str	r3, [r7, #0]
}
 80080f8:	bf00      	nop
 80080fa:	bf00      	nop
 80080fc:	e7fd      	b.n	80080fa <vPortValidateInterruptPriority+0x62>
	}
 80080fe:	bf00      	nop
 8008100:	3714      	adds	r7, #20
 8008102:	46bd      	mov	sp, r7
 8008104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008108:	4770      	bx	lr
 800810a:	bf00      	nop
 800810c:	e000e3f0 	.word	0xe000e3f0
 8008110:	20000fc0 	.word	0x20000fc0
 8008114:	e000ed0c 	.word	0xe000ed0c
 8008118:	20000fc4 	.word	0x20000fc4

0800811c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b08a      	sub	sp, #40	@ 0x28
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008124:	2300      	movs	r3, #0
 8008126:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008128:	f7fe fa38 	bl	800659c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800812c:	4b5c      	ldr	r3, [pc, #368]	@ (80082a0 <pvPortMalloc+0x184>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d101      	bne.n	8008138 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008134:	f000 f924 	bl	8008380 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008138:	4b5a      	ldr	r3, [pc, #360]	@ (80082a4 <pvPortMalloc+0x188>)
 800813a:	681a      	ldr	r2, [r3, #0]
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	4013      	ands	r3, r2
 8008140:	2b00      	cmp	r3, #0
 8008142:	f040 8095 	bne.w	8008270 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d01e      	beq.n	800818a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800814c:	2208      	movs	r2, #8
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	4413      	add	r3, r2
 8008152:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f003 0307 	and.w	r3, r3, #7
 800815a:	2b00      	cmp	r3, #0
 800815c:	d015      	beq.n	800818a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f023 0307 	bic.w	r3, r3, #7
 8008164:	3308      	adds	r3, #8
 8008166:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f003 0307 	and.w	r3, r3, #7
 800816e:	2b00      	cmp	r3, #0
 8008170:	d00b      	beq.n	800818a <pvPortMalloc+0x6e>
	__asm volatile
 8008172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008176:	f383 8811 	msr	BASEPRI, r3
 800817a:	f3bf 8f6f 	isb	sy
 800817e:	f3bf 8f4f 	dsb	sy
 8008182:	617b      	str	r3, [r7, #20]
}
 8008184:	bf00      	nop
 8008186:	bf00      	nop
 8008188:	e7fd      	b.n	8008186 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d06f      	beq.n	8008270 <pvPortMalloc+0x154>
 8008190:	4b45      	ldr	r3, [pc, #276]	@ (80082a8 <pvPortMalloc+0x18c>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	429a      	cmp	r2, r3
 8008198:	d86a      	bhi.n	8008270 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800819a:	4b44      	ldr	r3, [pc, #272]	@ (80082ac <pvPortMalloc+0x190>)
 800819c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800819e:	4b43      	ldr	r3, [pc, #268]	@ (80082ac <pvPortMalloc+0x190>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80081a4:	e004      	b.n	80081b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80081a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80081aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80081b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	687a      	ldr	r2, [r7, #4]
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d903      	bls.n	80081c2 <pvPortMalloc+0xa6>
 80081ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d1f1      	bne.n	80081a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80081c2:	4b37      	ldr	r3, [pc, #220]	@ (80082a0 <pvPortMalloc+0x184>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081c8:	429a      	cmp	r2, r3
 80081ca:	d051      	beq.n	8008270 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80081cc:	6a3b      	ldr	r3, [r7, #32]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2208      	movs	r2, #8
 80081d2:	4413      	add	r3, r2
 80081d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80081d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081d8:	681a      	ldr	r2, [r3, #0]
 80081da:	6a3b      	ldr	r3, [r7, #32]
 80081dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80081de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e0:	685a      	ldr	r2, [r3, #4]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	1ad2      	subs	r2, r2, r3
 80081e6:	2308      	movs	r3, #8
 80081e8:	005b      	lsls	r3, r3, #1
 80081ea:	429a      	cmp	r2, r3
 80081ec:	d920      	bls.n	8008230 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80081ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	4413      	add	r3, r2
 80081f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80081f6:	69bb      	ldr	r3, [r7, #24]
 80081f8:	f003 0307 	and.w	r3, r3, #7
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d00b      	beq.n	8008218 <pvPortMalloc+0xfc>
	__asm volatile
 8008200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008204:	f383 8811 	msr	BASEPRI, r3
 8008208:	f3bf 8f6f 	isb	sy
 800820c:	f3bf 8f4f 	dsb	sy
 8008210:	613b      	str	r3, [r7, #16]
}
 8008212:	bf00      	nop
 8008214:	bf00      	nop
 8008216:	e7fd      	b.n	8008214 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800821a:	685a      	ldr	r2, [r3, #4]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	1ad2      	subs	r2, r2, r3
 8008220:	69bb      	ldr	r3, [r7, #24]
 8008222:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008226:	687a      	ldr	r2, [r7, #4]
 8008228:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800822a:	69b8      	ldr	r0, [r7, #24]
 800822c:	f000 f90a 	bl	8008444 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008230:	4b1d      	ldr	r3, [pc, #116]	@ (80082a8 <pvPortMalloc+0x18c>)
 8008232:	681a      	ldr	r2, [r3, #0]
 8008234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	1ad3      	subs	r3, r2, r3
 800823a:	4a1b      	ldr	r2, [pc, #108]	@ (80082a8 <pvPortMalloc+0x18c>)
 800823c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800823e:	4b1a      	ldr	r3, [pc, #104]	@ (80082a8 <pvPortMalloc+0x18c>)
 8008240:	681a      	ldr	r2, [r3, #0]
 8008242:	4b1b      	ldr	r3, [pc, #108]	@ (80082b0 <pvPortMalloc+0x194>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	429a      	cmp	r2, r3
 8008248:	d203      	bcs.n	8008252 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800824a:	4b17      	ldr	r3, [pc, #92]	@ (80082a8 <pvPortMalloc+0x18c>)
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4a18      	ldr	r2, [pc, #96]	@ (80082b0 <pvPortMalloc+0x194>)
 8008250:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008254:	685a      	ldr	r2, [r3, #4]
 8008256:	4b13      	ldr	r3, [pc, #76]	@ (80082a4 <pvPortMalloc+0x188>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	431a      	orrs	r2, r3
 800825c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800825e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008262:	2200      	movs	r2, #0
 8008264:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008266:	4b13      	ldr	r3, [pc, #76]	@ (80082b4 <pvPortMalloc+0x198>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	3301      	adds	r3, #1
 800826c:	4a11      	ldr	r2, [pc, #68]	@ (80082b4 <pvPortMalloc+0x198>)
 800826e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008270:	f7fe f9a2 	bl	80065b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008274:	69fb      	ldr	r3, [r7, #28]
 8008276:	f003 0307 	and.w	r3, r3, #7
 800827a:	2b00      	cmp	r3, #0
 800827c:	d00b      	beq.n	8008296 <pvPortMalloc+0x17a>
	__asm volatile
 800827e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008282:	f383 8811 	msr	BASEPRI, r3
 8008286:	f3bf 8f6f 	isb	sy
 800828a:	f3bf 8f4f 	dsb	sy
 800828e:	60fb      	str	r3, [r7, #12]
}
 8008290:	bf00      	nop
 8008292:	bf00      	nop
 8008294:	e7fd      	b.n	8008292 <pvPortMalloc+0x176>
	return pvReturn;
 8008296:	69fb      	ldr	r3, [r7, #28]
}
 8008298:	4618      	mov	r0, r3
 800829a:	3728      	adds	r7, #40	@ 0x28
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}
 80082a0:	20004a68 	.word	0x20004a68
 80082a4:	20004a7c 	.word	0x20004a7c
 80082a8:	20004a6c 	.word	0x20004a6c
 80082ac:	20004a60 	.word	0x20004a60
 80082b0:	20004a70 	.word	0x20004a70
 80082b4:	20004a74 	.word	0x20004a74

080082b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b086      	sub	sp, #24
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d04f      	beq.n	800836a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80082ca:	2308      	movs	r3, #8
 80082cc:	425b      	negs	r3, r3
 80082ce:	697a      	ldr	r2, [r7, #20]
 80082d0:	4413      	add	r3, r2
 80082d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80082d4:	697b      	ldr	r3, [r7, #20]
 80082d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	685a      	ldr	r2, [r3, #4]
 80082dc:	4b25      	ldr	r3, [pc, #148]	@ (8008374 <vPortFree+0xbc>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4013      	ands	r3, r2
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d10b      	bne.n	80082fe <vPortFree+0x46>
	__asm volatile
 80082e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ea:	f383 8811 	msr	BASEPRI, r3
 80082ee:	f3bf 8f6f 	isb	sy
 80082f2:	f3bf 8f4f 	dsb	sy
 80082f6:	60fb      	str	r3, [r7, #12]
}
 80082f8:	bf00      	nop
 80082fa:	bf00      	nop
 80082fc:	e7fd      	b.n	80082fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d00b      	beq.n	800831e <vPortFree+0x66>
	__asm volatile
 8008306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800830a:	f383 8811 	msr	BASEPRI, r3
 800830e:	f3bf 8f6f 	isb	sy
 8008312:	f3bf 8f4f 	dsb	sy
 8008316:	60bb      	str	r3, [r7, #8]
}
 8008318:	bf00      	nop
 800831a:	bf00      	nop
 800831c:	e7fd      	b.n	800831a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	685a      	ldr	r2, [r3, #4]
 8008322:	4b14      	ldr	r3, [pc, #80]	@ (8008374 <vPortFree+0xbc>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4013      	ands	r3, r2
 8008328:	2b00      	cmp	r3, #0
 800832a:	d01e      	beq.n	800836a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d11a      	bne.n	800836a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	685a      	ldr	r2, [r3, #4]
 8008338:	4b0e      	ldr	r3, [pc, #56]	@ (8008374 <vPortFree+0xbc>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	43db      	mvns	r3, r3
 800833e:	401a      	ands	r2, r3
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008344:	f7fe f92a 	bl	800659c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	685a      	ldr	r2, [r3, #4]
 800834c:	4b0a      	ldr	r3, [pc, #40]	@ (8008378 <vPortFree+0xc0>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4413      	add	r3, r2
 8008352:	4a09      	ldr	r2, [pc, #36]	@ (8008378 <vPortFree+0xc0>)
 8008354:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008356:	6938      	ldr	r0, [r7, #16]
 8008358:	f000 f874 	bl	8008444 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800835c:	4b07      	ldr	r3, [pc, #28]	@ (800837c <vPortFree+0xc4>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	3301      	adds	r3, #1
 8008362:	4a06      	ldr	r2, [pc, #24]	@ (800837c <vPortFree+0xc4>)
 8008364:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008366:	f7fe f927 	bl	80065b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800836a:	bf00      	nop
 800836c:	3718      	adds	r7, #24
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}
 8008372:	bf00      	nop
 8008374:	20004a7c 	.word	0x20004a7c
 8008378:	20004a6c 	.word	0x20004a6c
 800837c:	20004a78 	.word	0x20004a78

08008380 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008380:	b480      	push	{r7}
 8008382:	b085      	sub	sp, #20
 8008384:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008386:	f643 2398 	movw	r3, #15000	@ 0x3a98
 800838a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800838c:	4b27      	ldr	r3, [pc, #156]	@ (800842c <prvHeapInit+0xac>)
 800838e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	f003 0307 	and.w	r3, r3, #7
 8008396:	2b00      	cmp	r3, #0
 8008398:	d00c      	beq.n	80083b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	3307      	adds	r3, #7
 800839e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	f023 0307 	bic.w	r3, r3, #7
 80083a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80083a8:	68ba      	ldr	r2, [r7, #8]
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	1ad3      	subs	r3, r2, r3
 80083ae:	4a1f      	ldr	r2, [pc, #124]	@ (800842c <prvHeapInit+0xac>)
 80083b0:	4413      	add	r3, r2
 80083b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80083b8:	4a1d      	ldr	r2, [pc, #116]	@ (8008430 <prvHeapInit+0xb0>)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80083be:	4b1c      	ldr	r3, [pc, #112]	@ (8008430 <prvHeapInit+0xb0>)
 80083c0:	2200      	movs	r2, #0
 80083c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	68ba      	ldr	r2, [r7, #8]
 80083c8:	4413      	add	r3, r2
 80083ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80083cc:	2208      	movs	r2, #8
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	1a9b      	subs	r3, r3, r2
 80083d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f023 0307 	bic.w	r3, r3, #7
 80083da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	4a15      	ldr	r2, [pc, #84]	@ (8008434 <prvHeapInit+0xb4>)
 80083e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80083e2:	4b14      	ldr	r3, [pc, #80]	@ (8008434 <prvHeapInit+0xb4>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	2200      	movs	r2, #0
 80083e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80083ea:	4b12      	ldr	r3, [pc, #72]	@ (8008434 <prvHeapInit+0xb4>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	2200      	movs	r2, #0
 80083f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	68fa      	ldr	r2, [r7, #12]
 80083fa:	1ad2      	subs	r2, r2, r3
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008400:	4b0c      	ldr	r3, [pc, #48]	@ (8008434 <prvHeapInit+0xb4>)
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	685b      	ldr	r3, [r3, #4]
 800840c:	4a0a      	ldr	r2, [pc, #40]	@ (8008438 <prvHeapInit+0xb8>)
 800840e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	4a09      	ldr	r2, [pc, #36]	@ (800843c <prvHeapInit+0xbc>)
 8008416:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008418:	4b09      	ldr	r3, [pc, #36]	@ (8008440 <prvHeapInit+0xc0>)
 800841a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800841e:	601a      	str	r2, [r3, #0]
}
 8008420:	bf00      	nop
 8008422:	3714      	adds	r7, #20
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr
 800842c:	20000fc8 	.word	0x20000fc8
 8008430:	20004a60 	.word	0x20004a60
 8008434:	20004a68 	.word	0x20004a68
 8008438:	20004a70 	.word	0x20004a70
 800843c:	20004a6c 	.word	0x20004a6c
 8008440:	20004a7c 	.word	0x20004a7c

08008444 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008444:	b480      	push	{r7}
 8008446:	b085      	sub	sp, #20
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800844c:	4b28      	ldr	r3, [pc, #160]	@ (80084f0 <prvInsertBlockIntoFreeList+0xac>)
 800844e:	60fb      	str	r3, [r7, #12]
 8008450:	e002      	b.n	8008458 <prvInsertBlockIntoFreeList+0x14>
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	60fb      	str	r3, [r7, #12]
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	687a      	ldr	r2, [r7, #4]
 800845e:	429a      	cmp	r2, r3
 8008460:	d8f7      	bhi.n	8008452 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	68ba      	ldr	r2, [r7, #8]
 800846c:	4413      	add	r3, r2
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	429a      	cmp	r2, r3
 8008472:	d108      	bne.n	8008486 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	685a      	ldr	r2, [r3, #4]
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	441a      	add	r2, r3
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	68ba      	ldr	r2, [r7, #8]
 8008490:	441a      	add	r2, r3
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	429a      	cmp	r2, r3
 8008498:	d118      	bne.n	80084cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681a      	ldr	r2, [r3, #0]
 800849e:	4b15      	ldr	r3, [pc, #84]	@ (80084f4 <prvInsertBlockIntoFreeList+0xb0>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	429a      	cmp	r2, r3
 80084a4:	d00d      	beq.n	80084c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	685a      	ldr	r2, [r3, #4]
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	441a      	add	r2, r3
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	681a      	ldr	r2, [r3, #0]
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	601a      	str	r2, [r3, #0]
 80084c0:	e008      	b.n	80084d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80084c2:	4b0c      	ldr	r3, [pc, #48]	@ (80084f4 <prvInsertBlockIntoFreeList+0xb0>)
 80084c4:	681a      	ldr	r2, [r3, #0]
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	601a      	str	r2, [r3, #0]
 80084ca:	e003      	b.n	80084d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681a      	ldr	r2, [r3, #0]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80084d4:	68fa      	ldr	r2, [r7, #12]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	429a      	cmp	r2, r3
 80084da:	d002      	beq.n	80084e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	687a      	ldr	r2, [r7, #4]
 80084e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80084e2:	bf00      	nop
 80084e4:	3714      	adds	r7, #20
 80084e6:	46bd      	mov	sp, r7
 80084e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ec:	4770      	bx	lr
 80084ee:	bf00      	nop
 80084f0:	20004a60 	.word	0x20004a60
 80084f4:	20004a68 	.word	0x20004a68

080084f8 <rand>:
 80084f8:	4b16      	ldr	r3, [pc, #88]	@ (8008554 <rand+0x5c>)
 80084fa:	b510      	push	{r4, lr}
 80084fc:	681c      	ldr	r4, [r3, #0]
 80084fe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008500:	b9b3      	cbnz	r3, 8008530 <rand+0x38>
 8008502:	2018      	movs	r0, #24
 8008504:	f000 fa9e 	bl	8008a44 <malloc>
 8008508:	4602      	mov	r2, r0
 800850a:	6320      	str	r0, [r4, #48]	@ 0x30
 800850c:	b920      	cbnz	r0, 8008518 <rand+0x20>
 800850e:	4b12      	ldr	r3, [pc, #72]	@ (8008558 <rand+0x60>)
 8008510:	4812      	ldr	r0, [pc, #72]	@ (800855c <rand+0x64>)
 8008512:	2152      	movs	r1, #82	@ 0x52
 8008514:	f000 fa2e 	bl	8008974 <__assert_func>
 8008518:	4911      	ldr	r1, [pc, #68]	@ (8008560 <rand+0x68>)
 800851a:	4b12      	ldr	r3, [pc, #72]	@ (8008564 <rand+0x6c>)
 800851c:	e9c0 1300 	strd	r1, r3, [r0]
 8008520:	4b11      	ldr	r3, [pc, #68]	@ (8008568 <rand+0x70>)
 8008522:	6083      	str	r3, [r0, #8]
 8008524:	230b      	movs	r3, #11
 8008526:	8183      	strh	r3, [r0, #12]
 8008528:	2100      	movs	r1, #0
 800852a:	2001      	movs	r0, #1
 800852c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008530:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008532:	480e      	ldr	r0, [pc, #56]	@ (800856c <rand+0x74>)
 8008534:	690b      	ldr	r3, [r1, #16]
 8008536:	694c      	ldr	r4, [r1, #20]
 8008538:	4a0d      	ldr	r2, [pc, #52]	@ (8008570 <rand+0x78>)
 800853a:	4358      	muls	r0, r3
 800853c:	fb02 0004 	mla	r0, r2, r4, r0
 8008540:	fba3 3202 	umull	r3, r2, r3, r2
 8008544:	3301      	adds	r3, #1
 8008546:	eb40 0002 	adc.w	r0, r0, r2
 800854a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800854e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8008552:	bd10      	pop	{r4, pc}
 8008554:	20000020 	.word	0x20000020
 8008558:	08009958 	.word	0x08009958
 800855c:	0800996f 	.word	0x0800996f
 8008560:	abcd330e 	.word	0xabcd330e
 8008564:	e66d1234 	.word	0xe66d1234
 8008568:	0005deec 	.word	0x0005deec
 800856c:	5851f42d 	.word	0x5851f42d
 8008570:	4c957f2d 	.word	0x4c957f2d

08008574 <std>:
 8008574:	2300      	movs	r3, #0
 8008576:	b510      	push	{r4, lr}
 8008578:	4604      	mov	r4, r0
 800857a:	e9c0 3300 	strd	r3, r3, [r0]
 800857e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008582:	6083      	str	r3, [r0, #8]
 8008584:	8181      	strh	r1, [r0, #12]
 8008586:	6643      	str	r3, [r0, #100]	@ 0x64
 8008588:	81c2      	strh	r2, [r0, #14]
 800858a:	6183      	str	r3, [r0, #24]
 800858c:	4619      	mov	r1, r3
 800858e:	2208      	movs	r2, #8
 8008590:	305c      	adds	r0, #92	@ 0x5c
 8008592:	f000 f906 	bl	80087a2 <memset>
 8008596:	4b0d      	ldr	r3, [pc, #52]	@ (80085cc <std+0x58>)
 8008598:	6263      	str	r3, [r4, #36]	@ 0x24
 800859a:	4b0d      	ldr	r3, [pc, #52]	@ (80085d0 <std+0x5c>)
 800859c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800859e:	4b0d      	ldr	r3, [pc, #52]	@ (80085d4 <std+0x60>)
 80085a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80085a2:	4b0d      	ldr	r3, [pc, #52]	@ (80085d8 <std+0x64>)
 80085a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80085a6:	4b0d      	ldr	r3, [pc, #52]	@ (80085dc <std+0x68>)
 80085a8:	6224      	str	r4, [r4, #32]
 80085aa:	429c      	cmp	r4, r3
 80085ac:	d006      	beq.n	80085bc <std+0x48>
 80085ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80085b2:	4294      	cmp	r4, r2
 80085b4:	d002      	beq.n	80085bc <std+0x48>
 80085b6:	33d0      	adds	r3, #208	@ 0xd0
 80085b8:	429c      	cmp	r4, r3
 80085ba:	d105      	bne.n	80085c8 <std+0x54>
 80085bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80085c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085c4:	f000 b9c4 	b.w	8008950 <__retarget_lock_init_recursive>
 80085c8:	bd10      	pop	{r4, pc}
 80085ca:	bf00      	nop
 80085cc:	0800871d 	.word	0x0800871d
 80085d0:	0800873f 	.word	0x0800873f
 80085d4:	08008777 	.word	0x08008777
 80085d8:	0800879b 	.word	0x0800879b
 80085dc:	20004a80 	.word	0x20004a80

080085e0 <stdio_exit_handler>:
 80085e0:	4a02      	ldr	r2, [pc, #8]	@ (80085ec <stdio_exit_handler+0xc>)
 80085e2:	4903      	ldr	r1, [pc, #12]	@ (80085f0 <stdio_exit_handler+0x10>)
 80085e4:	4803      	ldr	r0, [pc, #12]	@ (80085f4 <stdio_exit_handler+0x14>)
 80085e6:	f000 b869 	b.w	80086bc <_fwalk_sglue>
 80085ea:	bf00      	nop
 80085ec:	20000014 	.word	0x20000014
 80085f0:	08009255 	.word	0x08009255
 80085f4:	20000024 	.word	0x20000024

080085f8 <cleanup_stdio>:
 80085f8:	6841      	ldr	r1, [r0, #4]
 80085fa:	4b0c      	ldr	r3, [pc, #48]	@ (800862c <cleanup_stdio+0x34>)
 80085fc:	4299      	cmp	r1, r3
 80085fe:	b510      	push	{r4, lr}
 8008600:	4604      	mov	r4, r0
 8008602:	d001      	beq.n	8008608 <cleanup_stdio+0x10>
 8008604:	f000 fe26 	bl	8009254 <_fflush_r>
 8008608:	68a1      	ldr	r1, [r4, #8]
 800860a:	4b09      	ldr	r3, [pc, #36]	@ (8008630 <cleanup_stdio+0x38>)
 800860c:	4299      	cmp	r1, r3
 800860e:	d002      	beq.n	8008616 <cleanup_stdio+0x1e>
 8008610:	4620      	mov	r0, r4
 8008612:	f000 fe1f 	bl	8009254 <_fflush_r>
 8008616:	68e1      	ldr	r1, [r4, #12]
 8008618:	4b06      	ldr	r3, [pc, #24]	@ (8008634 <cleanup_stdio+0x3c>)
 800861a:	4299      	cmp	r1, r3
 800861c:	d004      	beq.n	8008628 <cleanup_stdio+0x30>
 800861e:	4620      	mov	r0, r4
 8008620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008624:	f000 be16 	b.w	8009254 <_fflush_r>
 8008628:	bd10      	pop	{r4, pc}
 800862a:	bf00      	nop
 800862c:	20004a80 	.word	0x20004a80
 8008630:	20004ae8 	.word	0x20004ae8
 8008634:	20004b50 	.word	0x20004b50

08008638 <global_stdio_init.part.0>:
 8008638:	b510      	push	{r4, lr}
 800863a:	4b0b      	ldr	r3, [pc, #44]	@ (8008668 <global_stdio_init.part.0+0x30>)
 800863c:	4c0b      	ldr	r4, [pc, #44]	@ (800866c <global_stdio_init.part.0+0x34>)
 800863e:	4a0c      	ldr	r2, [pc, #48]	@ (8008670 <global_stdio_init.part.0+0x38>)
 8008640:	601a      	str	r2, [r3, #0]
 8008642:	4620      	mov	r0, r4
 8008644:	2200      	movs	r2, #0
 8008646:	2104      	movs	r1, #4
 8008648:	f7ff ff94 	bl	8008574 <std>
 800864c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008650:	2201      	movs	r2, #1
 8008652:	2109      	movs	r1, #9
 8008654:	f7ff ff8e 	bl	8008574 <std>
 8008658:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800865c:	2202      	movs	r2, #2
 800865e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008662:	2112      	movs	r1, #18
 8008664:	f7ff bf86 	b.w	8008574 <std>
 8008668:	20004bb8 	.word	0x20004bb8
 800866c:	20004a80 	.word	0x20004a80
 8008670:	080085e1 	.word	0x080085e1

08008674 <__sfp_lock_acquire>:
 8008674:	4801      	ldr	r0, [pc, #4]	@ (800867c <__sfp_lock_acquire+0x8>)
 8008676:	f000 b96c 	b.w	8008952 <__retarget_lock_acquire_recursive>
 800867a:	bf00      	nop
 800867c:	20004bc1 	.word	0x20004bc1

08008680 <__sfp_lock_release>:
 8008680:	4801      	ldr	r0, [pc, #4]	@ (8008688 <__sfp_lock_release+0x8>)
 8008682:	f000 b967 	b.w	8008954 <__retarget_lock_release_recursive>
 8008686:	bf00      	nop
 8008688:	20004bc1 	.word	0x20004bc1

0800868c <__sinit>:
 800868c:	b510      	push	{r4, lr}
 800868e:	4604      	mov	r4, r0
 8008690:	f7ff fff0 	bl	8008674 <__sfp_lock_acquire>
 8008694:	6a23      	ldr	r3, [r4, #32]
 8008696:	b11b      	cbz	r3, 80086a0 <__sinit+0x14>
 8008698:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800869c:	f7ff bff0 	b.w	8008680 <__sfp_lock_release>
 80086a0:	4b04      	ldr	r3, [pc, #16]	@ (80086b4 <__sinit+0x28>)
 80086a2:	6223      	str	r3, [r4, #32]
 80086a4:	4b04      	ldr	r3, [pc, #16]	@ (80086b8 <__sinit+0x2c>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d1f5      	bne.n	8008698 <__sinit+0xc>
 80086ac:	f7ff ffc4 	bl	8008638 <global_stdio_init.part.0>
 80086b0:	e7f2      	b.n	8008698 <__sinit+0xc>
 80086b2:	bf00      	nop
 80086b4:	080085f9 	.word	0x080085f9
 80086b8:	20004bb8 	.word	0x20004bb8

080086bc <_fwalk_sglue>:
 80086bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086c0:	4607      	mov	r7, r0
 80086c2:	4688      	mov	r8, r1
 80086c4:	4614      	mov	r4, r2
 80086c6:	2600      	movs	r6, #0
 80086c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80086cc:	f1b9 0901 	subs.w	r9, r9, #1
 80086d0:	d505      	bpl.n	80086de <_fwalk_sglue+0x22>
 80086d2:	6824      	ldr	r4, [r4, #0]
 80086d4:	2c00      	cmp	r4, #0
 80086d6:	d1f7      	bne.n	80086c8 <_fwalk_sglue+0xc>
 80086d8:	4630      	mov	r0, r6
 80086da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086de:	89ab      	ldrh	r3, [r5, #12]
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d907      	bls.n	80086f4 <_fwalk_sglue+0x38>
 80086e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80086e8:	3301      	adds	r3, #1
 80086ea:	d003      	beq.n	80086f4 <_fwalk_sglue+0x38>
 80086ec:	4629      	mov	r1, r5
 80086ee:	4638      	mov	r0, r7
 80086f0:	47c0      	blx	r8
 80086f2:	4306      	orrs	r6, r0
 80086f4:	3568      	adds	r5, #104	@ 0x68
 80086f6:	e7e9      	b.n	80086cc <_fwalk_sglue+0x10>

080086f8 <iprintf>:
 80086f8:	b40f      	push	{r0, r1, r2, r3}
 80086fa:	b507      	push	{r0, r1, r2, lr}
 80086fc:	4906      	ldr	r1, [pc, #24]	@ (8008718 <iprintf+0x20>)
 80086fe:	ab04      	add	r3, sp, #16
 8008700:	6808      	ldr	r0, [r1, #0]
 8008702:	f853 2b04 	ldr.w	r2, [r3], #4
 8008706:	6881      	ldr	r1, [r0, #8]
 8008708:	9301      	str	r3, [sp, #4]
 800870a:	f000 fa7b 	bl	8008c04 <_vfiprintf_r>
 800870e:	b003      	add	sp, #12
 8008710:	f85d eb04 	ldr.w	lr, [sp], #4
 8008714:	b004      	add	sp, #16
 8008716:	4770      	bx	lr
 8008718:	20000020 	.word	0x20000020

0800871c <__sread>:
 800871c:	b510      	push	{r4, lr}
 800871e:	460c      	mov	r4, r1
 8008720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008724:	f000 f8c6 	bl	80088b4 <_read_r>
 8008728:	2800      	cmp	r0, #0
 800872a:	bfab      	itete	ge
 800872c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800872e:	89a3      	ldrhlt	r3, [r4, #12]
 8008730:	181b      	addge	r3, r3, r0
 8008732:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008736:	bfac      	ite	ge
 8008738:	6563      	strge	r3, [r4, #84]	@ 0x54
 800873a:	81a3      	strhlt	r3, [r4, #12]
 800873c:	bd10      	pop	{r4, pc}

0800873e <__swrite>:
 800873e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008742:	461f      	mov	r7, r3
 8008744:	898b      	ldrh	r3, [r1, #12]
 8008746:	05db      	lsls	r3, r3, #23
 8008748:	4605      	mov	r5, r0
 800874a:	460c      	mov	r4, r1
 800874c:	4616      	mov	r6, r2
 800874e:	d505      	bpl.n	800875c <__swrite+0x1e>
 8008750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008754:	2302      	movs	r3, #2
 8008756:	2200      	movs	r2, #0
 8008758:	f000 f89a 	bl	8008890 <_lseek_r>
 800875c:	89a3      	ldrh	r3, [r4, #12]
 800875e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008762:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008766:	81a3      	strh	r3, [r4, #12]
 8008768:	4632      	mov	r2, r6
 800876a:	463b      	mov	r3, r7
 800876c:	4628      	mov	r0, r5
 800876e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008772:	f000 b8b1 	b.w	80088d8 <_write_r>

08008776 <__sseek>:
 8008776:	b510      	push	{r4, lr}
 8008778:	460c      	mov	r4, r1
 800877a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800877e:	f000 f887 	bl	8008890 <_lseek_r>
 8008782:	1c43      	adds	r3, r0, #1
 8008784:	89a3      	ldrh	r3, [r4, #12]
 8008786:	bf15      	itete	ne
 8008788:	6560      	strne	r0, [r4, #84]	@ 0x54
 800878a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800878e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008792:	81a3      	strheq	r3, [r4, #12]
 8008794:	bf18      	it	ne
 8008796:	81a3      	strhne	r3, [r4, #12]
 8008798:	bd10      	pop	{r4, pc}

0800879a <__sclose>:
 800879a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800879e:	f000 b809 	b.w	80087b4 <_close_r>

080087a2 <memset>:
 80087a2:	4402      	add	r2, r0
 80087a4:	4603      	mov	r3, r0
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d100      	bne.n	80087ac <memset+0xa>
 80087aa:	4770      	bx	lr
 80087ac:	f803 1b01 	strb.w	r1, [r3], #1
 80087b0:	e7f9      	b.n	80087a6 <memset+0x4>
	...

080087b4 <_close_r>:
 80087b4:	b538      	push	{r3, r4, r5, lr}
 80087b6:	4d06      	ldr	r5, [pc, #24]	@ (80087d0 <_close_r+0x1c>)
 80087b8:	2300      	movs	r3, #0
 80087ba:	4604      	mov	r4, r0
 80087bc:	4608      	mov	r0, r1
 80087be:	602b      	str	r3, [r5, #0]
 80087c0:	f7f8 fecc 	bl	800155c <_close>
 80087c4:	1c43      	adds	r3, r0, #1
 80087c6:	d102      	bne.n	80087ce <_close_r+0x1a>
 80087c8:	682b      	ldr	r3, [r5, #0]
 80087ca:	b103      	cbz	r3, 80087ce <_close_r+0x1a>
 80087cc:	6023      	str	r3, [r4, #0]
 80087ce:	bd38      	pop	{r3, r4, r5, pc}
 80087d0:	20004bbc 	.word	0x20004bbc

080087d4 <_reclaim_reent>:
 80087d4:	4b2d      	ldr	r3, [pc, #180]	@ (800888c <_reclaim_reent+0xb8>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4283      	cmp	r3, r0
 80087da:	b570      	push	{r4, r5, r6, lr}
 80087dc:	4604      	mov	r4, r0
 80087de:	d053      	beq.n	8008888 <_reclaim_reent+0xb4>
 80087e0:	69c3      	ldr	r3, [r0, #28]
 80087e2:	b31b      	cbz	r3, 800882c <_reclaim_reent+0x58>
 80087e4:	68db      	ldr	r3, [r3, #12]
 80087e6:	b163      	cbz	r3, 8008802 <_reclaim_reent+0x2e>
 80087e8:	2500      	movs	r5, #0
 80087ea:	69e3      	ldr	r3, [r4, #28]
 80087ec:	68db      	ldr	r3, [r3, #12]
 80087ee:	5959      	ldr	r1, [r3, r5]
 80087f0:	b9b1      	cbnz	r1, 8008820 <_reclaim_reent+0x4c>
 80087f2:	3504      	adds	r5, #4
 80087f4:	2d80      	cmp	r5, #128	@ 0x80
 80087f6:	d1f8      	bne.n	80087ea <_reclaim_reent+0x16>
 80087f8:	69e3      	ldr	r3, [r4, #28]
 80087fa:	4620      	mov	r0, r4
 80087fc:	68d9      	ldr	r1, [r3, #12]
 80087fe:	f000 f8d7 	bl	80089b0 <_free_r>
 8008802:	69e3      	ldr	r3, [r4, #28]
 8008804:	6819      	ldr	r1, [r3, #0]
 8008806:	b111      	cbz	r1, 800880e <_reclaim_reent+0x3a>
 8008808:	4620      	mov	r0, r4
 800880a:	f000 f8d1 	bl	80089b0 <_free_r>
 800880e:	69e3      	ldr	r3, [r4, #28]
 8008810:	689d      	ldr	r5, [r3, #8]
 8008812:	b15d      	cbz	r5, 800882c <_reclaim_reent+0x58>
 8008814:	4629      	mov	r1, r5
 8008816:	4620      	mov	r0, r4
 8008818:	682d      	ldr	r5, [r5, #0]
 800881a:	f000 f8c9 	bl	80089b0 <_free_r>
 800881e:	e7f8      	b.n	8008812 <_reclaim_reent+0x3e>
 8008820:	680e      	ldr	r6, [r1, #0]
 8008822:	4620      	mov	r0, r4
 8008824:	f000 f8c4 	bl	80089b0 <_free_r>
 8008828:	4631      	mov	r1, r6
 800882a:	e7e1      	b.n	80087f0 <_reclaim_reent+0x1c>
 800882c:	6961      	ldr	r1, [r4, #20]
 800882e:	b111      	cbz	r1, 8008836 <_reclaim_reent+0x62>
 8008830:	4620      	mov	r0, r4
 8008832:	f000 f8bd 	bl	80089b0 <_free_r>
 8008836:	69e1      	ldr	r1, [r4, #28]
 8008838:	b111      	cbz	r1, 8008840 <_reclaim_reent+0x6c>
 800883a:	4620      	mov	r0, r4
 800883c:	f000 f8b8 	bl	80089b0 <_free_r>
 8008840:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008842:	b111      	cbz	r1, 800884a <_reclaim_reent+0x76>
 8008844:	4620      	mov	r0, r4
 8008846:	f000 f8b3 	bl	80089b0 <_free_r>
 800884a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800884c:	b111      	cbz	r1, 8008854 <_reclaim_reent+0x80>
 800884e:	4620      	mov	r0, r4
 8008850:	f000 f8ae 	bl	80089b0 <_free_r>
 8008854:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008856:	b111      	cbz	r1, 800885e <_reclaim_reent+0x8a>
 8008858:	4620      	mov	r0, r4
 800885a:	f000 f8a9 	bl	80089b0 <_free_r>
 800885e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008860:	b111      	cbz	r1, 8008868 <_reclaim_reent+0x94>
 8008862:	4620      	mov	r0, r4
 8008864:	f000 f8a4 	bl	80089b0 <_free_r>
 8008868:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800886a:	b111      	cbz	r1, 8008872 <_reclaim_reent+0x9e>
 800886c:	4620      	mov	r0, r4
 800886e:	f000 f89f 	bl	80089b0 <_free_r>
 8008872:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008874:	b111      	cbz	r1, 800887c <_reclaim_reent+0xa8>
 8008876:	4620      	mov	r0, r4
 8008878:	f000 f89a 	bl	80089b0 <_free_r>
 800887c:	6a23      	ldr	r3, [r4, #32]
 800887e:	b11b      	cbz	r3, 8008888 <_reclaim_reent+0xb4>
 8008880:	4620      	mov	r0, r4
 8008882:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008886:	4718      	bx	r3
 8008888:	bd70      	pop	{r4, r5, r6, pc}
 800888a:	bf00      	nop
 800888c:	20000020 	.word	0x20000020

08008890 <_lseek_r>:
 8008890:	b538      	push	{r3, r4, r5, lr}
 8008892:	4d07      	ldr	r5, [pc, #28]	@ (80088b0 <_lseek_r+0x20>)
 8008894:	4604      	mov	r4, r0
 8008896:	4608      	mov	r0, r1
 8008898:	4611      	mov	r1, r2
 800889a:	2200      	movs	r2, #0
 800889c:	602a      	str	r2, [r5, #0]
 800889e:	461a      	mov	r2, r3
 80088a0:	f7f8 fe83 	bl	80015aa <_lseek>
 80088a4:	1c43      	adds	r3, r0, #1
 80088a6:	d102      	bne.n	80088ae <_lseek_r+0x1e>
 80088a8:	682b      	ldr	r3, [r5, #0]
 80088aa:	b103      	cbz	r3, 80088ae <_lseek_r+0x1e>
 80088ac:	6023      	str	r3, [r4, #0]
 80088ae:	bd38      	pop	{r3, r4, r5, pc}
 80088b0:	20004bbc 	.word	0x20004bbc

080088b4 <_read_r>:
 80088b4:	b538      	push	{r3, r4, r5, lr}
 80088b6:	4d07      	ldr	r5, [pc, #28]	@ (80088d4 <_read_r+0x20>)
 80088b8:	4604      	mov	r4, r0
 80088ba:	4608      	mov	r0, r1
 80088bc:	4611      	mov	r1, r2
 80088be:	2200      	movs	r2, #0
 80088c0:	602a      	str	r2, [r5, #0]
 80088c2:	461a      	mov	r2, r3
 80088c4:	f7f8 fe11 	bl	80014ea <_read>
 80088c8:	1c43      	adds	r3, r0, #1
 80088ca:	d102      	bne.n	80088d2 <_read_r+0x1e>
 80088cc:	682b      	ldr	r3, [r5, #0]
 80088ce:	b103      	cbz	r3, 80088d2 <_read_r+0x1e>
 80088d0:	6023      	str	r3, [r4, #0]
 80088d2:	bd38      	pop	{r3, r4, r5, pc}
 80088d4:	20004bbc 	.word	0x20004bbc

080088d8 <_write_r>:
 80088d8:	b538      	push	{r3, r4, r5, lr}
 80088da:	4d07      	ldr	r5, [pc, #28]	@ (80088f8 <_write_r+0x20>)
 80088dc:	4604      	mov	r4, r0
 80088de:	4608      	mov	r0, r1
 80088e0:	4611      	mov	r1, r2
 80088e2:	2200      	movs	r2, #0
 80088e4:	602a      	str	r2, [r5, #0]
 80088e6:	461a      	mov	r2, r3
 80088e8:	f7f8 fe1c 	bl	8001524 <_write>
 80088ec:	1c43      	adds	r3, r0, #1
 80088ee:	d102      	bne.n	80088f6 <_write_r+0x1e>
 80088f0:	682b      	ldr	r3, [r5, #0]
 80088f2:	b103      	cbz	r3, 80088f6 <_write_r+0x1e>
 80088f4:	6023      	str	r3, [r4, #0]
 80088f6:	bd38      	pop	{r3, r4, r5, pc}
 80088f8:	20004bbc 	.word	0x20004bbc

080088fc <__errno>:
 80088fc:	4b01      	ldr	r3, [pc, #4]	@ (8008904 <__errno+0x8>)
 80088fe:	6818      	ldr	r0, [r3, #0]
 8008900:	4770      	bx	lr
 8008902:	bf00      	nop
 8008904:	20000020 	.word	0x20000020

08008908 <__libc_init_array>:
 8008908:	b570      	push	{r4, r5, r6, lr}
 800890a:	4d0d      	ldr	r5, [pc, #52]	@ (8008940 <__libc_init_array+0x38>)
 800890c:	4c0d      	ldr	r4, [pc, #52]	@ (8008944 <__libc_init_array+0x3c>)
 800890e:	1b64      	subs	r4, r4, r5
 8008910:	10a4      	asrs	r4, r4, #2
 8008912:	2600      	movs	r6, #0
 8008914:	42a6      	cmp	r6, r4
 8008916:	d109      	bne.n	800892c <__libc_init_array+0x24>
 8008918:	4d0b      	ldr	r5, [pc, #44]	@ (8008948 <__libc_init_array+0x40>)
 800891a:	4c0c      	ldr	r4, [pc, #48]	@ (800894c <__libc_init_array+0x44>)
 800891c:	f000 fe48 	bl	80095b0 <_init>
 8008920:	1b64      	subs	r4, r4, r5
 8008922:	10a4      	asrs	r4, r4, #2
 8008924:	2600      	movs	r6, #0
 8008926:	42a6      	cmp	r6, r4
 8008928:	d105      	bne.n	8008936 <__libc_init_array+0x2e>
 800892a:	bd70      	pop	{r4, r5, r6, pc}
 800892c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008930:	4798      	blx	r3
 8008932:	3601      	adds	r6, #1
 8008934:	e7ee      	b.n	8008914 <__libc_init_array+0xc>
 8008936:	f855 3b04 	ldr.w	r3, [r5], #4
 800893a:	4798      	blx	r3
 800893c:	3601      	adds	r6, #1
 800893e:	e7f2      	b.n	8008926 <__libc_init_array+0x1e>
 8008940:	08009a40 	.word	0x08009a40
 8008944:	08009a40 	.word	0x08009a40
 8008948:	08009a40 	.word	0x08009a40
 800894c:	08009a44 	.word	0x08009a44

08008950 <__retarget_lock_init_recursive>:
 8008950:	4770      	bx	lr

08008952 <__retarget_lock_acquire_recursive>:
 8008952:	4770      	bx	lr

08008954 <__retarget_lock_release_recursive>:
 8008954:	4770      	bx	lr

08008956 <memcpy>:
 8008956:	440a      	add	r2, r1
 8008958:	4291      	cmp	r1, r2
 800895a:	f100 33ff 	add.w	r3, r0, #4294967295
 800895e:	d100      	bne.n	8008962 <memcpy+0xc>
 8008960:	4770      	bx	lr
 8008962:	b510      	push	{r4, lr}
 8008964:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008968:	f803 4f01 	strb.w	r4, [r3, #1]!
 800896c:	4291      	cmp	r1, r2
 800896e:	d1f9      	bne.n	8008964 <memcpy+0xe>
 8008970:	bd10      	pop	{r4, pc}
	...

08008974 <__assert_func>:
 8008974:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008976:	4614      	mov	r4, r2
 8008978:	461a      	mov	r2, r3
 800897a:	4b09      	ldr	r3, [pc, #36]	@ (80089a0 <__assert_func+0x2c>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	4605      	mov	r5, r0
 8008980:	68d8      	ldr	r0, [r3, #12]
 8008982:	b14c      	cbz	r4, 8008998 <__assert_func+0x24>
 8008984:	4b07      	ldr	r3, [pc, #28]	@ (80089a4 <__assert_func+0x30>)
 8008986:	9100      	str	r1, [sp, #0]
 8008988:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800898c:	4906      	ldr	r1, [pc, #24]	@ (80089a8 <__assert_func+0x34>)
 800898e:	462b      	mov	r3, r5
 8008990:	f000 fc88 	bl	80092a4 <fiprintf>
 8008994:	f000 fd3c 	bl	8009410 <abort>
 8008998:	4b04      	ldr	r3, [pc, #16]	@ (80089ac <__assert_func+0x38>)
 800899a:	461c      	mov	r4, r3
 800899c:	e7f3      	b.n	8008986 <__assert_func+0x12>
 800899e:	bf00      	nop
 80089a0:	20000020 	.word	0x20000020
 80089a4:	080099c7 	.word	0x080099c7
 80089a8:	080099d4 	.word	0x080099d4
 80089ac:	08009a02 	.word	0x08009a02

080089b0 <_free_r>:
 80089b0:	b538      	push	{r3, r4, r5, lr}
 80089b2:	4605      	mov	r5, r0
 80089b4:	2900      	cmp	r1, #0
 80089b6:	d041      	beq.n	8008a3c <_free_r+0x8c>
 80089b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089bc:	1f0c      	subs	r4, r1, #4
 80089be:	2b00      	cmp	r3, #0
 80089c0:	bfb8      	it	lt
 80089c2:	18e4      	addlt	r4, r4, r3
 80089c4:	f000 f8e8 	bl	8008b98 <__malloc_lock>
 80089c8:	4a1d      	ldr	r2, [pc, #116]	@ (8008a40 <_free_r+0x90>)
 80089ca:	6813      	ldr	r3, [r2, #0]
 80089cc:	b933      	cbnz	r3, 80089dc <_free_r+0x2c>
 80089ce:	6063      	str	r3, [r4, #4]
 80089d0:	6014      	str	r4, [r2, #0]
 80089d2:	4628      	mov	r0, r5
 80089d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089d8:	f000 b8e4 	b.w	8008ba4 <__malloc_unlock>
 80089dc:	42a3      	cmp	r3, r4
 80089de:	d908      	bls.n	80089f2 <_free_r+0x42>
 80089e0:	6820      	ldr	r0, [r4, #0]
 80089e2:	1821      	adds	r1, r4, r0
 80089e4:	428b      	cmp	r3, r1
 80089e6:	bf01      	itttt	eq
 80089e8:	6819      	ldreq	r1, [r3, #0]
 80089ea:	685b      	ldreq	r3, [r3, #4]
 80089ec:	1809      	addeq	r1, r1, r0
 80089ee:	6021      	streq	r1, [r4, #0]
 80089f0:	e7ed      	b.n	80089ce <_free_r+0x1e>
 80089f2:	461a      	mov	r2, r3
 80089f4:	685b      	ldr	r3, [r3, #4]
 80089f6:	b10b      	cbz	r3, 80089fc <_free_r+0x4c>
 80089f8:	42a3      	cmp	r3, r4
 80089fa:	d9fa      	bls.n	80089f2 <_free_r+0x42>
 80089fc:	6811      	ldr	r1, [r2, #0]
 80089fe:	1850      	adds	r0, r2, r1
 8008a00:	42a0      	cmp	r0, r4
 8008a02:	d10b      	bne.n	8008a1c <_free_r+0x6c>
 8008a04:	6820      	ldr	r0, [r4, #0]
 8008a06:	4401      	add	r1, r0
 8008a08:	1850      	adds	r0, r2, r1
 8008a0a:	4283      	cmp	r3, r0
 8008a0c:	6011      	str	r1, [r2, #0]
 8008a0e:	d1e0      	bne.n	80089d2 <_free_r+0x22>
 8008a10:	6818      	ldr	r0, [r3, #0]
 8008a12:	685b      	ldr	r3, [r3, #4]
 8008a14:	6053      	str	r3, [r2, #4]
 8008a16:	4408      	add	r0, r1
 8008a18:	6010      	str	r0, [r2, #0]
 8008a1a:	e7da      	b.n	80089d2 <_free_r+0x22>
 8008a1c:	d902      	bls.n	8008a24 <_free_r+0x74>
 8008a1e:	230c      	movs	r3, #12
 8008a20:	602b      	str	r3, [r5, #0]
 8008a22:	e7d6      	b.n	80089d2 <_free_r+0x22>
 8008a24:	6820      	ldr	r0, [r4, #0]
 8008a26:	1821      	adds	r1, r4, r0
 8008a28:	428b      	cmp	r3, r1
 8008a2a:	bf04      	itt	eq
 8008a2c:	6819      	ldreq	r1, [r3, #0]
 8008a2e:	685b      	ldreq	r3, [r3, #4]
 8008a30:	6063      	str	r3, [r4, #4]
 8008a32:	bf04      	itt	eq
 8008a34:	1809      	addeq	r1, r1, r0
 8008a36:	6021      	streq	r1, [r4, #0]
 8008a38:	6054      	str	r4, [r2, #4]
 8008a3a:	e7ca      	b.n	80089d2 <_free_r+0x22>
 8008a3c:	bd38      	pop	{r3, r4, r5, pc}
 8008a3e:	bf00      	nop
 8008a40:	20004bc8 	.word	0x20004bc8

08008a44 <malloc>:
 8008a44:	4b02      	ldr	r3, [pc, #8]	@ (8008a50 <malloc+0xc>)
 8008a46:	4601      	mov	r1, r0
 8008a48:	6818      	ldr	r0, [r3, #0]
 8008a4a:	f000 b825 	b.w	8008a98 <_malloc_r>
 8008a4e:	bf00      	nop
 8008a50:	20000020 	.word	0x20000020

08008a54 <sbrk_aligned>:
 8008a54:	b570      	push	{r4, r5, r6, lr}
 8008a56:	4e0f      	ldr	r6, [pc, #60]	@ (8008a94 <sbrk_aligned+0x40>)
 8008a58:	460c      	mov	r4, r1
 8008a5a:	6831      	ldr	r1, [r6, #0]
 8008a5c:	4605      	mov	r5, r0
 8008a5e:	b911      	cbnz	r1, 8008a66 <sbrk_aligned+0x12>
 8008a60:	f000 fcc6 	bl	80093f0 <_sbrk_r>
 8008a64:	6030      	str	r0, [r6, #0]
 8008a66:	4621      	mov	r1, r4
 8008a68:	4628      	mov	r0, r5
 8008a6a:	f000 fcc1 	bl	80093f0 <_sbrk_r>
 8008a6e:	1c43      	adds	r3, r0, #1
 8008a70:	d103      	bne.n	8008a7a <sbrk_aligned+0x26>
 8008a72:	f04f 34ff 	mov.w	r4, #4294967295
 8008a76:	4620      	mov	r0, r4
 8008a78:	bd70      	pop	{r4, r5, r6, pc}
 8008a7a:	1cc4      	adds	r4, r0, #3
 8008a7c:	f024 0403 	bic.w	r4, r4, #3
 8008a80:	42a0      	cmp	r0, r4
 8008a82:	d0f8      	beq.n	8008a76 <sbrk_aligned+0x22>
 8008a84:	1a21      	subs	r1, r4, r0
 8008a86:	4628      	mov	r0, r5
 8008a88:	f000 fcb2 	bl	80093f0 <_sbrk_r>
 8008a8c:	3001      	adds	r0, #1
 8008a8e:	d1f2      	bne.n	8008a76 <sbrk_aligned+0x22>
 8008a90:	e7ef      	b.n	8008a72 <sbrk_aligned+0x1e>
 8008a92:	bf00      	nop
 8008a94:	20004bc4 	.word	0x20004bc4

08008a98 <_malloc_r>:
 8008a98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a9c:	1ccd      	adds	r5, r1, #3
 8008a9e:	f025 0503 	bic.w	r5, r5, #3
 8008aa2:	3508      	adds	r5, #8
 8008aa4:	2d0c      	cmp	r5, #12
 8008aa6:	bf38      	it	cc
 8008aa8:	250c      	movcc	r5, #12
 8008aaa:	2d00      	cmp	r5, #0
 8008aac:	4606      	mov	r6, r0
 8008aae:	db01      	blt.n	8008ab4 <_malloc_r+0x1c>
 8008ab0:	42a9      	cmp	r1, r5
 8008ab2:	d904      	bls.n	8008abe <_malloc_r+0x26>
 8008ab4:	230c      	movs	r3, #12
 8008ab6:	6033      	str	r3, [r6, #0]
 8008ab8:	2000      	movs	r0, #0
 8008aba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008abe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b94 <_malloc_r+0xfc>
 8008ac2:	f000 f869 	bl	8008b98 <__malloc_lock>
 8008ac6:	f8d8 3000 	ldr.w	r3, [r8]
 8008aca:	461c      	mov	r4, r3
 8008acc:	bb44      	cbnz	r4, 8008b20 <_malloc_r+0x88>
 8008ace:	4629      	mov	r1, r5
 8008ad0:	4630      	mov	r0, r6
 8008ad2:	f7ff ffbf 	bl	8008a54 <sbrk_aligned>
 8008ad6:	1c43      	adds	r3, r0, #1
 8008ad8:	4604      	mov	r4, r0
 8008ada:	d158      	bne.n	8008b8e <_malloc_r+0xf6>
 8008adc:	f8d8 4000 	ldr.w	r4, [r8]
 8008ae0:	4627      	mov	r7, r4
 8008ae2:	2f00      	cmp	r7, #0
 8008ae4:	d143      	bne.n	8008b6e <_malloc_r+0xd6>
 8008ae6:	2c00      	cmp	r4, #0
 8008ae8:	d04b      	beq.n	8008b82 <_malloc_r+0xea>
 8008aea:	6823      	ldr	r3, [r4, #0]
 8008aec:	4639      	mov	r1, r7
 8008aee:	4630      	mov	r0, r6
 8008af0:	eb04 0903 	add.w	r9, r4, r3
 8008af4:	f000 fc7c 	bl	80093f0 <_sbrk_r>
 8008af8:	4581      	cmp	r9, r0
 8008afa:	d142      	bne.n	8008b82 <_malloc_r+0xea>
 8008afc:	6821      	ldr	r1, [r4, #0]
 8008afe:	1a6d      	subs	r5, r5, r1
 8008b00:	4629      	mov	r1, r5
 8008b02:	4630      	mov	r0, r6
 8008b04:	f7ff ffa6 	bl	8008a54 <sbrk_aligned>
 8008b08:	3001      	adds	r0, #1
 8008b0a:	d03a      	beq.n	8008b82 <_malloc_r+0xea>
 8008b0c:	6823      	ldr	r3, [r4, #0]
 8008b0e:	442b      	add	r3, r5
 8008b10:	6023      	str	r3, [r4, #0]
 8008b12:	f8d8 3000 	ldr.w	r3, [r8]
 8008b16:	685a      	ldr	r2, [r3, #4]
 8008b18:	bb62      	cbnz	r2, 8008b74 <_malloc_r+0xdc>
 8008b1a:	f8c8 7000 	str.w	r7, [r8]
 8008b1e:	e00f      	b.n	8008b40 <_malloc_r+0xa8>
 8008b20:	6822      	ldr	r2, [r4, #0]
 8008b22:	1b52      	subs	r2, r2, r5
 8008b24:	d420      	bmi.n	8008b68 <_malloc_r+0xd0>
 8008b26:	2a0b      	cmp	r2, #11
 8008b28:	d917      	bls.n	8008b5a <_malloc_r+0xc2>
 8008b2a:	1961      	adds	r1, r4, r5
 8008b2c:	42a3      	cmp	r3, r4
 8008b2e:	6025      	str	r5, [r4, #0]
 8008b30:	bf18      	it	ne
 8008b32:	6059      	strne	r1, [r3, #4]
 8008b34:	6863      	ldr	r3, [r4, #4]
 8008b36:	bf08      	it	eq
 8008b38:	f8c8 1000 	streq.w	r1, [r8]
 8008b3c:	5162      	str	r2, [r4, r5]
 8008b3e:	604b      	str	r3, [r1, #4]
 8008b40:	4630      	mov	r0, r6
 8008b42:	f000 f82f 	bl	8008ba4 <__malloc_unlock>
 8008b46:	f104 000b 	add.w	r0, r4, #11
 8008b4a:	1d23      	adds	r3, r4, #4
 8008b4c:	f020 0007 	bic.w	r0, r0, #7
 8008b50:	1ac2      	subs	r2, r0, r3
 8008b52:	bf1c      	itt	ne
 8008b54:	1a1b      	subne	r3, r3, r0
 8008b56:	50a3      	strne	r3, [r4, r2]
 8008b58:	e7af      	b.n	8008aba <_malloc_r+0x22>
 8008b5a:	6862      	ldr	r2, [r4, #4]
 8008b5c:	42a3      	cmp	r3, r4
 8008b5e:	bf0c      	ite	eq
 8008b60:	f8c8 2000 	streq.w	r2, [r8]
 8008b64:	605a      	strne	r2, [r3, #4]
 8008b66:	e7eb      	b.n	8008b40 <_malloc_r+0xa8>
 8008b68:	4623      	mov	r3, r4
 8008b6a:	6864      	ldr	r4, [r4, #4]
 8008b6c:	e7ae      	b.n	8008acc <_malloc_r+0x34>
 8008b6e:	463c      	mov	r4, r7
 8008b70:	687f      	ldr	r7, [r7, #4]
 8008b72:	e7b6      	b.n	8008ae2 <_malloc_r+0x4a>
 8008b74:	461a      	mov	r2, r3
 8008b76:	685b      	ldr	r3, [r3, #4]
 8008b78:	42a3      	cmp	r3, r4
 8008b7a:	d1fb      	bne.n	8008b74 <_malloc_r+0xdc>
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	6053      	str	r3, [r2, #4]
 8008b80:	e7de      	b.n	8008b40 <_malloc_r+0xa8>
 8008b82:	230c      	movs	r3, #12
 8008b84:	6033      	str	r3, [r6, #0]
 8008b86:	4630      	mov	r0, r6
 8008b88:	f000 f80c 	bl	8008ba4 <__malloc_unlock>
 8008b8c:	e794      	b.n	8008ab8 <_malloc_r+0x20>
 8008b8e:	6005      	str	r5, [r0, #0]
 8008b90:	e7d6      	b.n	8008b40 <_malloc_r+0xa8>
 8008b92:	bf00      	nop
 8008b94:	20004bc8 	.word	0x20004bc8

08008b98 <__malloc_lock>:
 8008b98:	4801      	ldr	r0, [pc, #4]	@ (8008ba0 <__malloc_lock+0x8>)
 8008b9a:	f7ff beda 	b.w	8008952 <__retarget_lock_acquire_recursive>
 8008b9e:	bf00      	nop
 8008ba0:	20004bc0 	.word	0x20004bc0

08008ba4 <__malloc_unlock>:
 8008ba4:	4801      	ldr	r0, [pc, #4]	@ (8008bac <__malloc_unlock+0x8>)
 8008ba6:	f7ff bed5 	b.w	8008954 <__retarget_lock_release_recursive>
 8008baa:	bf00      	nop
 8008bac:	20004bc0 	.word	0x20004bc0

08008bb0 <__sfputc_r>:
 8008bb0:	6893      	ldr	r3, [r2, #8]
 8008bb2:	3b01      	subs	r3, #1
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	b410      	push	{r4}
 8008bb8:	6093      	str	r3, [r2, #8]
 8008bba:	da08      	bge.n	8008bce <__sfputc_r+0x1e>
 8008bbc:	6994      	ldr	r4, [r2, #24]
 8008bbe:	42a3      	cmp	r3, r4
 8008bc0:	db01      	blt.n	8008bc6 <__sfputc_r+0x16>
 8008bc2:	290a      	cmp	r1, #10
 8008bc4:	d103      	bne.n	8008bce <__sfputc_r+0x1e>
 8008bc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bca:	f000 bb7d 	b.w	80092c8 <__swbuf_r>
 8008bce:	6813      	ldr	r3, [r2, #0]
 8008bd0:	1c58      	adds	r0, r3, #1
 8008bd2:	6010      	str	r0, [r2, #0]
 8008bd4:	7019      	strb	r1, [r3, #0]
 8008bd6:	4608      	mov	r0, r1
 8008bd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bdc:	4770      	bx	lr

08008bde <__sfputs_r>:
 8008bde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008be0:	4606      	mov	r6, r0
 8008be2:	460f      	mov	r7, r1
 8008be4:	4614      	mov	r4, r2
 8008be6:	18d5      	adds	r5, r2, r3
 8008be8:	42ac      	cmp	r4, r5
 8008bea:	d101      	bne.n	8008bf0 <__sfputs_r+0x12>
 8008bec:	2000      	movs	r0, #0
 8008bee:	e007      	b.n	8008c00 <__sfputs_r+0x22>
 8008bf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bf4:	463a      	mov	r2, r7
 8008bf6:	4630      	mov	r0, r6
 8008bf8:	f7ff ffda 	bl	8008bb0 <__sfputc_r>
 8008bfc:	1c43      	adds	r3, r0, #1
 8008bfe:	d1f3      	bne.n	8008be8 <__sfputs_r+0xa>
 8008c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c04 <_vfiprintf_r>:
 8008c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c08:	460d      	mov	r5, r1
 8008c0a:	b09d      	sub	sp, #116	@ 0x74
 8008c0c:	4614      	mov	r4, r2
 8008c0e:	4698      	mov	r8, r3
 8008c10:	4606      	mov	r6, r0
 8008c12:	b118      	cbz	r0, 8008c1c <_vfiprintf_r+0x18>
 8008c14:	6a03      	ldr	r3, [r0, #32]
 8008c16:	b90b      	cbnz	r3, 8008c1c <_vfiprintf_r+0x18>
 8008c18:	f7ff fd38 	bl	800868c <__sinit>
 8008c1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c1e:	07d9      	lsls	r1, r3, #31
 8008c20:	d405      	bmi.n	8008c2e <_vfiprintf_r+0x2a>
 8008c22:	89ab      	ldrh	r3, [r5, #12]
 8008c24:	059a      	lsls	r2, r3, #22
 8008c26:	d402      	bmi.n	8008c2e <_vfiprintf_r+0x2a>
 8008c28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c2a:	f7ff fe92 	bl	8008952 <__retarget_lock_acquire_recursive>
 8008c2e:	89ab      	ldrh	r3, [r5, #12]
 8008c30:	071b      	lsls	r3, r3, #28
 8008c32:	d501      	bpl.n	8008c38 <_vfiprintf_r+0x34>
 8008c34:	692b      	ldr	r3, [r5, #16]
 8008c36:	b99b      	cbnz	r3, 8008c60 <_vfiprintf_r+0x5c>
 8008c38:	4629      	mov	r1, r5
 8008c3a:	4630      	mov	r0, r6
 8008c3c:	f000 fb82 	bl	8009344 <__swsetup_r>
 8008c40:	b170      	cbz	r0, 8008c60 <_vfiprintf_r+0x5c>
 8008c42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c44:	07dc      	lsls	r4, r3, #31
 8008c46:	d504      	bpl.n	8008c52 <_vfiprintf_r+0x4e>
 8008c48:	f04f 30ff 	mov.w	r0, #4294967295
 8008c4c:	b01d      	add	sp, #116	@ 0x74
 8008c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c52:	89ab      	ldrh	r3, [r5, #12]
 8008c54:	0598      	lsls	r0, r3, #22
 8008c56:	d4f7      	bmi.n	8008c48 <_vfiprintf_r+0x44>
 8008c58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c5a:	f7ff fe7b 	bl	8008954 <__retarget_lock_release_recursive>
 8008c5e:	e7f3      	b.n	8008c48 <_vfiprintf_r+0x44>
 8008c60:	2300      	movs	r3, #0
 8008c62:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c64:	2320      	movs	r3, #32
 8008c66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008c6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c6e:	2330      	movs	r3, #48	@ 0x30
 8008c70:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008e20 <_vfiprintf_r+0x21c>
 8008c74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008c78:	f04f 0901 	mov.w	r9, #1
 8008c7c:	4623      	mov	r3, r4
 8008c7e:	469a      	mov	sl, r3
 8008c80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c84:	b10a      	cbz	r2, 8008c8a <_vfiprintf_r+0x86>
 8008c86:	2a25      	cmp	r2, #37	@ 0x25
 8008c88:	d1f9      	bne.n	8008c7e <_vfiprintf_r+0x7a>
 8008c8a:	ebba 0b04 	subs.w	fp, sl, r4
 8008c8e:	d00b      	beq.n	8008ca8 <_vfiprintf_r+0xa4>
 8008c90:	465b      	mov	r3, fp
 8008c92:	4622      	mov	r2, r4
 8008c94:	4629      	mov	r1, r5
 8008c96:	4630      	mov	r0, r6
 8008c98:	f7ff ffa1 	bl	8008bde <__sfputs_r>
 8008c9c:	3001      	adds	r0, #1
 8008c9e:	f000 80a7 	beq.w	8008df0 <_vfiprintf_r+0x1ec>
 8008ca2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ca4:	445a      	add	r2, fp
 8008ca6:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ca8:	f89a 3000 	ldrb.w	r3, [sl]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	f000 809f 	beq.w	8008df0 <_vfiprintf_r+0x1ec>
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8008cb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cbc:	f10a 0a01 	add.w	sl, sl, #1
 8008cc0:	9304      	str	r3, [sp, #16]
 8008cc2:	9307      	str	r3, [sp, #28]
 8008cc4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008cc8:	931a      	str	r3, [sp, #104]	@ 0x68
 8008cca:	4654      	mov	r4, sl
 8008ccc:	2205      	movs	r2, #5
 8008cce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cd2:	4853      	ldr	r0, [pc, #332]	@ (8008e20 <_vfiprintf_r+0x21c>)
 8008cd4:	f7f7 fa7c 	bl	80001d0 <memchr>
 8008cd8:	9a04      	ldr	r2, [sp, #16]
 8008cda:	b9d8      	cbnz	r0, 8008d14 <_vfiprintf_r+0x110>
 8008cdc:	06d1      	lsls	r1, r2, #27
 8008cde:	bf44      	itt	mi
 8008ce0:	2320      	movmi	r3, #32
 8008ce2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ce6:	0713      	lsls	r3, r2, #28
 8008ce8:	bf44      	itt	mi
 8008cea:	232b      	movmi	r3, #43	@ 0x2b
 8008cec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008cf0:	f89a 3000 	ldrb.w	r3, [sl]
 8008cf4:	2b2a      	cmp	r3, #42	@ 0x2a
 8008cf6:	d015      	beq.n	8008d24 <_vfiprintf_r+0x120>
 8008cf8:	9a07      	ldr	r2, [sp, #28]
 8008cfa:	4654      	mov	r4, sl
 8008cfc:	2000      	movs	r0, #0
 8008cfe:	f04f 0c0a 	mov.w	ip, #10
 8008d02:	4621      	mov	r1, r4
 8008d04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d08:	3b30      	subs	r3, #48	@ 0x30
 8008d0a:	2b09      	cmp	r3, #9
 8008d0c:	d94b      	bls.n	8008da6 <_vfiprintf_r+0x1a2>
 8008d0e:	b1b0      	cbz	r0, 8008d3e <_vfiprintf_r+0x13a>
 8008d10:	9207      	str	r2, [sp, #28]
 8008d12:	e014      	b.n	8008d3e <_vfiprintf_r+0x13a>
 8008d14:	eba0 0308 	sub.w	r3, r0, r8
 8008d18:	fa09 f303 	lsl.w	r3, r9, r3
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	9304      	str	r3, [sp, #16]
 8008d20:	46a2      	mov	sl, r4
 8008d22:	e7d2      	b.n	8008cca <_vfiprintf_r+0xc6>
 8008d24:	9b03      	ldr	r3, [sp, #12]
 8008d26:	1d19      	adds	r1, r3, #4
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	9103      	str	r1, [sp, #12]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	bfbb      	ittet	lt
 8008d30:	425b      	neglt	r3, r3
 8008d32:	f042 0202 	orrlt.w	r2, r2, #2
 8008d36:	9307      	strge	r3, [sp, #28]
 8008d38:	9307      	strlt	r3, [sp, #28]
 8008d3a:	bfb8      	it	lt
 8008d3c:	9204      	strlt	r2, [sp, #16]
 8008d3e:	7823      	ldrb	r3, [r4, #0]
 8008d40:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d42:	d10a      	bne.n	8008d5a <_vfiprintf_r+0x156>
 8008d44:	7863      	ldrb	r3, [r4, #1]
 8008d46:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d48:	d132      	bne.n	8008db0 <_vfiprintf_r+0x1ac>
 8008d4a:	9b03      	ldr	r3, [sp, #12]
 8008d4c:	1d1a      	adds	r2, r3, #4
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	9203      	str	r2, [sp, #12]
 8008d52:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d56:	3402      	adds	r4, #2
 8008d58:	9305      	str	r3, [sp, #20]
 8008d5a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008e30 <_vfiprintf_r+0x22c>
 8008d5e:	7821      	ldrb	r1, [r4, #0]
 8008d60:	2203      	movs	r2, #3
 8008d62:	4650      	mov	r0, sl
 8008d64:	f7f7 fa34 	bl	80001d0 <memchr>
 8008d68:	b138      	cbz	r0, 8008d7a <_vfiprintf_r+0x176>
 8008d6a:	9b04      	ldr	r3, [sp, #16]
 8008d6c:	eba0 000a 	sub.w	r0, r0, sl
 8008d70:	2240      	movs	r2, #64	@ 0x40
 8008d72:	4082      	lsls	r2, r0
 8008d74:	4313      	orrs	r3, r2
 8008d76:	3401      	adds	r4, #1
 8008d78:	9304      	str	r3, [sp, #16]
 8008d7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d7e:	4829      	ldr	r0, [pc, #164]	@ (8008e24 <_vfiprintf_r+0x220>)
 8008d80:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008d84:	2206      	movs	r2, #6
 8008d86:	f7f7 fa23 	bl	80001d0 <memchr>
 8008d8a:	2800      	cmp	r0, #0
 8008d8c:	d03f      	beq.n	8008e0e <_vfiprintf_r+0x20a>
 8008d8e:	4b26      	ldr	r3, [pc, #152]	@ (8008e28 <_vfiprintf_r+0x224>)
 8008d90:	bb1b      	cbnz	r3, 8008dda <_vfiprintf_r+0x1d6>
 8008d92:	9b03      	ldr	r3, [sp, #12]
 8008d94:	3307      	adds	r3, #7
 8008d96:	f023 0307 	bic.w	r3, r3, #7
 8008d9a:	3308      	adds	r3, #8
 8008d9c:	9303      	str	r3, [sp, #12]
 8008d9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008da0:	443b      	add	r3, r7
 8008da2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008da4:	e76a      	b.n	8008c7c <_vfiprintf_r+0x78>
 8008da6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008daa:	460c      	mov	r4, r1
 8008dac:	2001      	movs	r0, #1
 8008dae:	e7a8      	b.n	8008d02 <_vfiprintf_r+0xfe>
 8008db0:	2300      	movs	r3, #0
 8008db2:	3401      	adds	r4, #1
 8008db4:	9305      	str	r3, [sp, #20]
 8008db6:	4619      	mov	r1, r3
 8008db8:	f04f 0c0a 	mov.w	ip, #10
 8008dbc:	4620      	mov	r0, r4
 8008dbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dc2:	3a30      	subs	r2, #48	@ 0x30
 8008dc4:	2a09      	cmp	r2, #9
 8008dc6:	d903      	bls.n	8008dd0 <_vfiprintf_r+0x1cc>
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d0c6      	beq.n	8008d5a <_vfiprintf_r+0x156>
 8008dcc:	9105      	str	r1, [sp, #20]
 8008dce:	e7c4      	b.n	8008d5a <_vfiprintf_r+0x156>
 8008dd0:	fb0c 2101 	mla	r1, ip, r1, r2
 8008dd4:	4604      	mov	r4, r0
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	e7f0      	b.n	8008dbc <_vfiprintf_r+0x1b8>
 8008dda:	ab03      	add	r3, sp, #12
 8008ddc:	9300      	str	r3, [sp, #0]
 8008dde:	462a      	mov	r2, r5
 8008de0:	4b12      	ldr	r3, [pc, #72]	@ (8008e2c <_vfiprintf_r+0x228>)
 8008de2:	a904      	add	r1, sp, #16
 8008de4:	4630      	mov	r0, r6
 8008de6:	f3af 8000 	nop.w
 8008dea:	4607      	mov	r7, r0
 8008dec:	1c78      	adds	r0, r7, #1
 8008dee:	d1d6      	bne.n	8008d9e <_vfiprintf_r+0x19a>
 8008df0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008df2:	07d9      	lsls	r1, r3, #31
 8008df4:	d405      	bmi.n	8008e02 <_vfiprintf_r+0x1fe>
 8008df6:	89ab      	ldrh	r3, [r5, #12]
 8008df8:	059a      	lsls	r2, r3, #22
 8008dfa:	d402      	bmi.n	8008e02 <_vfiprintf_r+0x1fe>
 8008dfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008dfe:	f7ff fda9 	bl	8008954 <__retarget_lock_release_recursive>
 8008e02:	89ab      	ldrh	r3, [r5, #12]
 8008e04:	065b      	lsls	r3, r3, #25
 8008e06:	f53f af1f 	bmi.w	8008c48 <_vfiprintf_r+0x44>
 8008e0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e0c:	e71e      	b.n	8008c4c <_vfiprintf_r+0x48>
 8008e0e:	ab03      	add	r3, sp, #12
 8008e10:	9300      	str	r3, [sp, #0]
 8008e12:	462a      	mov	r2, r5
 8008e14:	4b05      	ldr	r3, [pc, #20]	@ (8008e2c <_vfiprintf_r+0x228>)
 8008e16:	a904      	add	r1, sp, #16
 8008e18:	4630      	mov	r0, r6
 8008e1a:	f000 f879 	bl	8008f10 <_printf_i>
 8008e1e:	e7e4      	b.n	8008dea <_vfiprintf_r+0x1e6>
 8008e20:	08009a03 	.word	0x08009a03
 8008e24:	08009a0d 	.word	0x08009a0d
 8008e28:	00000000 	.word	0x00000000
 8008e2c:	08008bdf 	.word	0x08008bdf
 8008e30:	08009a09 	.word	0x08009a09

08008e34 <_printf_common>:
 8008e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e38:	4616      	mov	r6, r2
 8008e3a:	4698      	mov	r8, r3
 8008e3c:	688a      	ldr	r2, [r1, #8]
 8008e3e:	690b      	ldr	r3, [r1, #16]
 8008e40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008e44:	4293      	cmp	r3, r2
 8008e46:	bfb8      	it	lt
 8008e48:	4613      	movlt	r3, r2
 8008e4a:	6033      	str	r3, [r6, #0]
 8008e4c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008e50:	4607      	mov	r7, r0
 8008e52:	460c      	mov	r4, r1
 8008e54:	b10a      	cbz	r2, 8008e5a <_printf_common+0x26>
 8008e56:	3301      	adds	r3, #1
 8008e58:	6033      	str	r3, [r6, #0]
 8008e5a:	6823      	ldr	r3, [r4, #0]
 8008e5c:	0699      	lsls	r1, r3, #26
 8008e5e:	bf42      	ittt	mi
 8008e60:	6833      	ldrmi	r3, [r6, #0]
 8008e62:	3302      	addmi	r3, #2
 8008e64:	6033      	strmi	r3, [r6, #0]
 8008e66:	6825      	ldr	r5, [r4, #0]
 8008e68:	f015 0506 	ands.w	r5, r5, #6
 8008e6c:	d106      	bne.n	8008e7c <_printf_common+0x48>
 8008e6e:	f104 0a19 	add.w	sl, r4, #25
 8008e72:	68e3      	ldr	r3, [r4, #12]
 8008e74:	6832      	ldr	r2, [r6, #0]
 8008e76:	1a9b      	subs	r3, r3, r2
 8008e78:	42ab      	cmp	r3, r5
 8008e7a:	dc26      	bgt.n	8008eca <_printf_common+0x96>
 8008e7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008e80:	6822      	ldr	r2, [r4, #0]
 8008e82:	3b00      	subs	r3, #0
 8008e84:	bf18      	it	ne
 8008e86:	2301      	movne	r3, #1
 8008e88:	0692      	lsls	r2, r2, #26
 8008e8a:	d42b      	bmi.n	8008ee4 <_printf_common+0xb0>
 8008e8c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008e90:	4641      	mov	r1, r8
 8008e92:	4638      	mov	r0, r7
 8008e94:	47c8      	blx	r9
 8008e96:	3001      	adds	r0, #1
 8008e98:	d01e      	beq.n	8008ed8 <_printf_common+0xa4>
 8008e9a:	6823      	ldr	r3, [r4, #0]
 8008e9c:	6922      	ldr	r2, [r4, #16]
 8008e9e:	f003 0306 	and.w	r3, r3, #6
 8008ea2:	2b04      	cmp	r3, #4
 8008ea4:	bf02      	ittt	eq
 8008ea6:	68e5      	ldreq	r5, [r4, #12]
 8008ea8:	6833      	ldreq	r3, [r6, #0]
 8008eaa:	1aed      	subeq	r5, r5, r3
 8008eac:	68a3      	ldr	r3, [r4, #8]
 8008eae:	bf0c      	ite	eq
 8008eb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008eb4:	2500      	movne	r5, #0
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	bfc4      	itt	gt
 8008eba:	1a9b      	subgt	r3, r3, r2
 8008ebc:	18ed      	addgt	r5, r5, r3
 8008ebe:	2600      	movs	r6, #0
 8008ec0:	341a      	adds	r4, #26
 8008ec2:	42b5      	cmp	r5, r6
 8008ec4:	d11a      	bne.n	8008efc <_printf_common+0xc8>
 8008ec6:	2000      	movs	r0, #0
 8008ec8:	e008      	b.n	8008edc <_printf_common+0xa8>
 8008eca:	2301      	movs	r3, #1
 8008ecc:	4652      	mov	r2, sl
 8008ece:	4641      	mov	r1, r8
 8008ed0:	4638      	mov	r0, r7
 8008ed2:	47c8      	blx	r9
 8008ed4:	3001      	adds	r0, #1
 8008ed6:	d103      	bne.n	8008ee0 <_printf_common+0xac>
 8008ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8008edc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ee0:	3501      	adds	r5, #1
 8008ee2:	e7c6      	b.n	8008e72 <_printf_common+0x3e>
 8008ee4:	18e1      	adds	r1, r4, r3
 8008ee6:	1c5a      	adds	r2, r3, #1
 8008ee8:	2030      	movs	r0, #48	@ 0x30
 8008eea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008eee:	4422      	add	r2, r4
 8008ef0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008ef4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008ef8:	3302      	adds	r3, #2
 8008efa:	e7c7      	b.n	8008e8c <_printf_common+0x58>
 8008efc:	2301      	movs	r3, #1
 8008efe:	4622      	mov	r2, r4
 8008f00:	4641      	mov	r1, r8
 8008f02:	4638      	mov	r0, r7
 8008f04:	47c8      	blx	r9
 8008f06:	3001      	adds	r0, #1
 8008f08:	d0e6      	beq.n	8008ed8 <_printf_common+0xa4>
 8008f0a:	3601      	adds	r6, #1
 8008f0c:	e7d9      	b.n	8008ec2 <_printf_common+0x8e>
	...

08008f10 <_printf_i>:
 8008f10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f14:	7e0f      	ldrb	r7, [r1, #24]
 8008f16:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008f18:	2f78      	cmp	r7, #120	@ 0x78
 8008f1a:	4691      	mov	r9, r2
 8008f1c:	4680      	mov	r8, r0
 8008f1e:	460c      	mov	r4, r1
 8008f20:	469a      	mov	sl, r3
 8008f22:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008f26:	d807      	bhi.n	8008f38 <_printf_i+0x28>
 8008f28:	2f62      	cmp	r7, #98	@ 0x62
 8008f2a:	d80a      	bhi.n	8008f42 <_printf_i+0x32>
 8008f2c:	2f00      	cmp	r7, #0
 8008f2e:	f000 80d1 	beq.w	80090d4 <_printf_i+0x1c4>
 8008f32:	2f58      	cmp	r7, #88	@ 0x58
 8008f34:	f000 80b8 	beq.w	80090a8 <_printf_i+0x198>
 8008f38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f3c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008f40:	e03a      	b.n	8008fb8 <_printf_i+0xa8>
 8008f42:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008f46:	2b15      	cmp	r3, #21
 8008f48:	d8f6      	bhi.n	8008f38 <_printf_i+0x28>
 8008f4a:	a101      	add	r1, pc, #4	@ (adr r1, 8008f50 <_printf_i+0x40>)
 8008f4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008f50:	08008fa9 	.word	0x08008fa9
 8008f54:	08008fbd 	.word	0x08008fbd
 8008f58:	08008f39 	.word	0x08008f39
 8008f5c:	08008f39 	.word	0x08008f39
 8008f60:	08008f39 	.word	0x08008f39
 8008f64:	08008f39 	.word	0x08008f39
 8008f68:	08008fbd 	.word	0x08008fbd
 8008f6c:	08008f39 	.word	0x08008f39
 8008f70:	08008f39 	.word	0x08008f39
 8008f74:	08008f39 	.word	0x08008f39
 8008f78:	08008f39 	.word	0x08008f39
 8008f7c:	080090bb 	.word	0x080090bb
 8008f80:	08008fe7 	.word	0x08008fe7
 8008f84:	08009075 	.word	0x08009075
 8008f88:	08008f39 	.word	0x08008f39
 8008f8c:	08008f39 	.word	0x08008f39
 8008f90:	080090dd 	.word	0x080090dd
 8008f94:	08008f39 	.word	0x08008f39
 8008f98:	08008fe7 	.word	0x08008fe7
 8008f9c:	08008f39 	.word	0x08008f39
 8008fa0:	08008f39 	.word	0x08008f39
 8008fa4:	0800907d 	.word	0x0800907d
 8008fa8:	6833      	ldr	r3, [r6, #0]
 8008faa:	1d1a      	adds	r2, r3, #4
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	6032      	str	r2, [r6, #0]
 8008fb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008fb4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008fb8:	2301      	movs	r3, #1
 8008fba:	e09c      	b.n	80090f6 <_printf_i+0x1e6>
 8008fbc:	6833      	ldr	r3, [r6, #0]
 8008fbe:	6820      	ldr	r0, [r4, #0]
 8008fc0:	1d19      	adds	r1, r3, #4
 8008fc2:	6031      	str	r1, [r6, #0]
 8008fc4:	0606      	lsls	r6, r0, #24
 8008fc6:	d501      	bpl.n	8008fcc <_printf_i+0xbc>
 8008fc8:	681d      	ldr	r5, [r3, #0]
 8008fca:	e003      	b.n	8008fd4 <_printf_i+0xc4>
 8008fcc:	0645      	lsls	r5, r0, #25
 8008fce:	d5fb      	bpl.n	8008fc8 <_printf_i+0xb8>
 8008fd0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008fd4:	2d00      	cmp	r5, #0
 8008fd6:	da03      	bge.n	8008fe0 <_printf_i+0xd0>
 8008fd8:	232d      	movs	r3, #45	@ 0x2d
 8008fda:	426d      	negs	r5, r5
 8008fdc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008fe0:	4858      	ldr	r0, [pc, #352]	@ (8009144 <_printf_i+0x234>)
 8008fe2:	230a      	movs	r3, #10
 8008fe4:	e011      	b.n	800900a <_printf_i+0xfa>
 8008fe6:	6821      	ldr	r1, [r4, #0]
 8008fe8:	6833      	ldr	r3, [r6, #0]
 8008fea:	0608      	lsls	r0, r1, #24
 8008fec:	f853 5b04 	ldr.w	r5, [r3], #4
 8008ff0:	d402      	bmi.n	8008ff8 <_printf_i+0xe8>
 8008ff2:	0649      	lsls	r1, r1, #25
 8008ff4:	bf48      	it	mi
 8008ff6:	b2ad      	uxthmi	r5, r5
 8008ff8:	2f6f      	cmp	r7, #111	@ 0x6f
 8008ffa:	4852      	ldr	r0, [pc, #328]	@ (8009144 <_printf_i+0x234>)
 8008ffc:	6033      	str	r3, [r6, #0]
 8008ffe:	bf14      	ite	ne
 8009000:	230a      	movne	r3, #10
 8009002:	2308      	moveq	r3, #8
 8009004:	2100      	movs	r1, #0
 8009006:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800900a:	6866      	ldr	r6, [r4, #4]
 800900c:	60a6      	str	r6, [r4, #8]
 800900e:	2e00      	cmp	r6, #0
 8009010:	db05      	blt.n	800901e <_printf_i+0x10e>
 8009012:	6821      	ldr	r1, [r4, #0]
 8009014:	432e      	orrs	r6, r5
 8009016:	f021 0104 	bic.w	r1, r1, #4
 800901a:	6021      	str	r1, [r4, #0]
 800901c:	d04b      	beq.n	80090b6 <_printf_i+0x1a6>
 800901e:	4616      	mov	r6, r2
 8009020:	fbb5 f1f3 	udiv	r1, r5, r3
 8009024:	fb03 5711 	mls	r7, r3, r1, r5
 8009028:	5dc7      	ldrb	r7, [r0, r7]
 800902a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800902e:	462f      	mov	r7, r5
 8009030:	42bb      	cmp	r3, r7
 8009032:	460d      	mov	r5, r1
 8009034:	d9f4      	bls.n	8009020 <_printf_i+0x110>
 8009036:	2b08      	cmp	r3, #8
 8009038:	d10b      	bne.n	8009052 <_printf_i+0x142>
 800903a:	6823      	ldr	r3, [r4, #0]
 800903c:	07df      	lsls	r7, r3, #31
 800903e:	d508      	bpl.n	8009052 <_printf_i+0x142>
 8009040:	6923      	ldr	r3, [r4, #16]
 8009042:	6861      	ldr	r1, [r4, #4]
 8009044:	4299      	cmp	r1, r3
 8009046:	bfde      	ittt	le
 8009048:	2330      	movle	r3, #48	@ 0x30
 800904a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800904e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009052:	1b92      	subs	r2, r2, r6
 8009054:	6122      	str	r2, [r4, #16]
 8009056:	f8cd a000 	str.w	sl, [sp]
 800905a:	464b      	mov	r3, r9
 800905c:	aa03      	add	r2, sp, #12
 800905e:	4621      	mov	r1, r4
 8009060:	4640      	mov	r0, r8
 8009062:	f7ff fee7 	bl	8008e34 <_printf_common>
 8009066:	3001      	adds	r0, #1
 8009068:	d14a      	bne.n	8009100 <_printf_i+0x1f0>
 800906a:	f04f 30ff 	mov.w	r0, #4294967295
 800906e:	b004      	add	sp, #16
 8009070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009074:	6823      	ldr	r3, [r4, #0]
 8009076:	f043 0320 	orr.w	r3, r3, #32
 800907a:	6023      	str	r3, [r4, #0]
 800907c:	4832      	ldr	r0, [pc, #200]	@ (8009148 <_printf_i+0x238>)
 800907e:	2778      	movs	r7, #120	@ 0x78
 8009080:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009084:	6823      	ldr	r3, [r4, #0]
 8009086:	6831      	ldr	r1, [r6, #0]
 8009088:	061f      	lsls	r7, r3, #24
 800908a:	f851 5b04 	ldr.w	r5, [r1], #4
 800908e:	d402      	bmi.n	8009096 <_printf_i+0x186>
 8009090:	065f      	lsls	r7, r3, #25
 8009092:	bf48      	it	mi
 8009094:	b2ad      	uxthmi	r5, r5
 8009096:	6031      	str	r1, [r6, #0]
 8009098:	07d9      	lsls	r1, r3, #31
 800909a:	bf44      	itt	mi
 800909c:	f043 0320 	orrmi.w	r3, r3, #32
 80090a0:	6023      	strmi	r3, [r4, #0]
 80090a2:	b11d      	cbz	r5, 80090ac <_printf_i+0x19c>
 80090a4:	2310      	movs	r3, #16
 80090a6:	e7ad      	b.n	8009004 <_printf_i+0xf4>
 80090a8:	4826      	ldr	r0, [pc, #152]	@ (8009144 <_printf_i+0x234>)
 80090aa:	e7e9      	b.n	8009080 <_printf_i+0x170>
 80090ac:	6823      	ldr	r3, [r4, #0]
 80090ae:	f023 0320 	bic.w	r3, r3, #32
 80090b2:	6023      	str	r3, [r4, #0]
 80090b4:	e7f6      	b.n	80090a4 <_printf_i+0x194>
 80090b6:	4616      	mov	r6, r2
 80090b8:	e7bd      	b.n	8009036 <_printf_i+0x126>
 80090ba:	6833      	ldr	r3, [r6, #0]
 80090bc:	6825      	ldr	r5, [r4, #0]
 80090be:	6961      	ldr	r1, [r4, #20]
 80090c0:	1d18      	adds	r0, r3, #4
 80090c2:	6030      	str	r0, [r6, #0]
 80090c4:	062e      	lsls	r6, r5, #24
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	d501      	bpl.n	80090ce <_printf_i+0x1be>
 80090ca:	6019      	str	r1, [r3, #0]
 80090cc:	e002      	b.n	80090d4 <_printf_i+0x1c4>
 80090ce:	0668      	lsls	r0, r5, #25
 80090d0:	d5fb      	bpl.n	80090ca <_printf_i+0x1ba>
 80090d2:	8019      	strh	r1, [r3, #0]
 80090d4:	2300      	movs	r3, #0
 80090d6:	6123      	str	r3, [r4, #16]
 80090d8:	4616      	mov	r6, r2
 80090da:	e7bc      	b.n	8009056 <_printf_i+0x146>
 80090dc:	6833      	ldr	r3, [r6, #0]
 80090de:	1d1a      	adds	r2, r3, #4
 80090e0:	6032      	str	r2, [r6, #0]
 80090e2:	681e      	ldr	r6, [r3, #0]
 80090e4:	6862      	ldr	r2, [r4, #4]
 80090e6:	2100      	movs	r1, #0
 80090e8:	4630      	mov	r0, r6
 80090ea:	f7f7 f871 	bl	80001d0 <memchr>
 80090ee:	b108      	cbz	r0, 80090f4 <_printf_i+0x1e4>
 80090f0:	1b80      	subs	r0, r0, r6
 80090f2:	6060      	str	r0, [r4, #4]
 80090f4:	6863      	ldr	r3, [r4, #4]
 80090f6:	6123      	str	r3, [r4, #16]
 80090f8:	2300      	movs	r3, #0
 80090fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80090fe:	e7aa      	b.n	8009056 <_printf_i+0x146>
 8009100:	6923      	ldr	r3, [r4, #16]
 8009102:	4632      	mov	r2, r6
 8009104:	4649      	mov	r1, r9
 8009106:	4640      	mov	r0, r8
 8009108:	47d0      	blx	sl
 800910a:	3001      	adds	r0, #1
 800910c:	d0ad      	beq.n	800906a <_printf_i+0x15a>
 800910e:	6823      	ldr	r3, [r4, #0]
 8009110:	079b      	lsls	r3, r3, #30
 8009112:	d413      	bmi.n	800913c <_printf_i+0x22c>
 8009114:	68e0      	ldr	r0, [r4, #12]
 8009116:	9b03      	ldr	r3, [sp, #12]
 8009118:	4298      	cmp	r0, r3
 800911a:	bfb8      	it	lt
 800911c:	4618      	movlt	r0, r3
 800911e:	e7a6      	b.n	800906e <_printf_i+0x15e>
 8009120:	2301      	movs	r3, #1
 8009122:	4632      	mov	r2, r6
 8009124:	4649      	mov	r1, r9
 8009126:	4640      	mov	r0, r8
 8009128:	47d0      	blx	sl
 800912a:	3001      	adds	r0, #1
 800912c:	d09d      	beq.n	800906a <_printf_i+0x15a>
 800912e:	3501      	adds	r5, #1
 8009130:	68e3      	ldr	r3, [r4, #12]
 8009132:	9903      	ldr	r1, [sp, #12]
 8009134:	1a5b      	subs	r3, r3, r1
 8009136:	42ab      	cmp	r3, r5
 8009138:	dcf2      	bgt.n	8009120 <_printf_i+0x210>
 800913a:	e7eb      	b.n	8009114 <_printf_i+0x204>
 800913c:	2500      	movs	r5, #0
 800913e:	f104 0619 	add.w	r6, r4, #25
 8009142:	e7f5      	b.n	8009130 <_printf_i+0x220>
 8009144:	08009a14 	.word	0x08009a14
 8009148:	08009a25 	.word	0x08009a25

0800914c <__sflush_r>:
 800914c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009154:	0716      	lsls	r6, r2, #28
 8009156:	4605      	mov	r5, r0
 8009158:	460c      	mov	r4, r1
 800915a:	d454      	bmi.n	8009206 <__sflush_r+0xba>
 800915c:	684b      	ldr	r3, [r1, #4]
 800915e:	2b00      	cmp	r3, #0
 8009160:	dc02      	bgt.n	8009168 <__sflush_r+0x1c>
 8009162:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009164:	2b00      	cmp	r3, #0
 8009166:	dd48      	ble.n	80091fa <__sflush_r+0xae>
 8009168:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800916a:	2e00      	cmp	r6, #0
 800916c:	d045      	beq.n	80091fa <__sflush_r+0xae>
 800916e:	2300      	movs	r3, #0
 8009170:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009174:	682f      	ldr	r7, [r5, #0]
 8009176:	6a21      	ldr	r1, [r4, #32]
 8009178:	602b      	str	r3, [r5, #0]
 800917a:	d030      	beq.n	80091de <__sflush_r+0x92>
 800917c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800917e:	89a3      	ldrh	r3, [r4, #12]
 8009180:	0759      	lsls	r1, r3, #29
 8009182:	d505      	bpl.n	8009190 <__sflush_r+0x44>
 8009184:	6863      	ldr	r3, [r4, #4]
 8009186:	1ad2      	subs	r2, r2, r3
 8009188:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800918a:	b10b      	cbz	r3, 8009190 <__sflush_r+0x44>
 800918c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800918e:	1ad2      	subs	r2, r2, r3
 8009190:	2300      	movs	r3, #0
 8009192:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009194:	6a21      	ldr	r1, [r4, #32]
 8009196:	4628      	mov	r0, r5
 8009198:	47b0      	blx	r6
 800919a:	1c43      	adds	r3, r0, #1
 800919c:	89a3      	ldrh	r3, [r4, #12]
 800919e:	d106      	bne.n	80091ae <__sflush_r+0x62>
 80091a0:	6829      	ldr	r1, [r5, #0]
 80091a2:	291d      	cmp	r1, #29
 80091a4:	d82b      	bhi.n	80091fe <__sflush_r+0xb2>
 80091a6:	4a2a      	ldr	r2, [pc, #168]	@ (8009250 <__sflush_r+0x104>)
 80091a8:	40ca      	lsrs	r2, r1
 80091aa:	07d6      	lsls	r6, r2, #31
 80091ac:	d527      	bpl.n	80091fe <__sflush_r+0xb2>
 80091ae:	2200      	movs	r2, #0
 80091b0:	6062      	str	r2, [r4, #4]
 80091b2:	04d9      	lsls	r1, r3, #19
 80091b4:	6922      	ldr	r2, [r4, #16]
 80091b6:	6022      	str	r2, [r4, #0]
 80091b8:	d504      	bpl.n	80091c4 <__sflush_r+0x78>
 80091ba:	1c42      	adds	r2, r0, #1
 80091bc:	d101      	bne.n	80091c2 <__sflush_r+0x76>
 80091be:	682b      	ldr	r3, [r5, #0]
 80091c0:	b903      	cbnz	r3, 80091c4 <__sflush_r+0x78>
 80091c2:	6560      	str	r0, [r4, #84]	@ 0x54
 80091c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091c6:	602f      	str	r7, [r5, #0]
 80091c8:	b1b9      	cbz	r1, 80091fa <__sflush_r+0xae>
 80091ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091ce:	4299      	cmp	r1, r3
 80091d0:	d002      	beq.n	80091d8 <__sflush_r+0x8c>
 80091d2:	4628      	mov	r0, r5
 80091d4:	f7ff fbec 	bl	80089b0 <_free_r>
 80091d8:	2300      	movs	r3, #0
 80091da:	6363      	str	r3, [r4, #52]	@ 0x34
 80091dc:	e00d      	b.n	80091fa <__sflush_r+0xae>
 80091de:	2301      	movs	r3, #1
 80091e0:	4628      	mov	r0, r5
 80091e2:	47b0      	blx	r6
 80091e4:	4602      	mov	r2, r0
 80091e6:	1c50      	adds	r0, r2, #1
 80091e8:	d1c9      	bne.n	800917e <__sflush_r+0x32>
 80091ea:	682b      	ldr	r3, [r5, #0]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d0c6      	beq.n	800917e <__sflush_r+0x32>
 80091f0:	2b1d      	cmp	r3, #29
 80091f2:	d001      	beq.n	80091f8 <__sflush_r+0xac>
 80091f4:	2b16      	cmp	r3, #22
 80091f6:	d11e      	bne.n	8009236 <__sflush_r+0xea>
 80091f8:	602f      	str	r7, [r5, #0]
 80091fa:	2000      	movs	r0, #0
 80091fc:	e022      	b.n	8009244 <__sflush_r+0xf8>
 80091fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009202:	b21b      	sxth	r3, r3
 8009204:	e01b      	b.n	800923e <__sflush_r+0xf2>
 8009206:	690f      	ldr	r7, [r1, #16]
 8009208:	2f00      	cmp	r7, #0
 800920a:	d0f6      	beq.n	80091fa <__sflush_r+0xae>
 800920c:	0793      	lsls	r3, r2, #30
 800920e:	680e      	ldr	r6, [r1, #0]
 8009210:	bf08      	it	eq
 8009212:	694b      	ldreq	r3, [r1, #20]
 8009214:	600f      	str	r7, [r1, #0]
 8009216:	bf18      	it	ne
 8009218:	2300      	movne	r3, #0
 800921a:	eba6 0807 	sub.w	r8, r6, r7
 800921e:	608b      	str	r3, [r1, #8]
 8009220:	f1b8 0f00 	cmp.w	r8, #0
 8009224:	dde9      	ble.n	80091fa <__sflush_r+0xae>
 8009226:	6a21      	ldr	r1, [r4, #32]
 8009228:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800922a:	4643      	mov	r3, r8
 800922c:	463a      	mov	r2, r7
 800922e:	4628      	mov	r0, r5
 8009230:	47b0      	blx	r6
 8009232:	2800      	cmp	r0, #0
 8009234:	dc08      	bgt.n	8009248 <__sflush_r+0xfc>
 8009236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800923a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800923e:	81a3      	strh	r3, [r4, #12]
 8009240:	f04f 30ff 	mov.w	r0, #4294967295
 8009244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009248:	4407      	add	r7, r0
 800924a:	eba8 0800 	sub.w	r8, r8, r0
 800924e:	e7e7      	b.n	8009220 <__sflush_r+0xd4>
 8009250:	20400001 	.word	0x20400001

08009254 <_fflush_r>:
 8009254:	b538      	push	{r3, r4, r5, lr}
 8009256:	690b      	ldr	r3, [r1, #16]
 8009258:	4605      	mov	r5, r0
 800925a:	460c      	mov	r4, r1
 800925c:	b913      	cbnz	r3, 8009264 <_fflush_r+0x10>
 800925e:	2500      	movs	r5, #0
 8009260:	4628      	mov	r0, r5
 8009262:	bd38      	pop	{r3, r4, r5, pc}
 8009264:	b118      	cbz	r0, 800926e <_fflush_r+0x1a>
 8009266:	6a03      	ldr	r3, [r0, #32]
 8009268:	b90b      	cbnz	r3, 800926e <_fflush_r+0x1a>
 800926a:	f7ff fa0f 	bl	800868c <__sinit>
 800926e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d0f3      	beq.n	800925e <_fflush_r+0xa>
 8009276:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009278:	07d0      	lsls	r0, r2, #31
 800927a:	d404      	bmi.n	8009286 <_fflush_r+0x32>
 800927c:	0599      	lsls	r1, r3, #22
 800927e:	d402      	bmi.n	8009286 <_fflush_r+0x32>
 8009280:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009282:	f7ff fb66 	bl	8008952 <__retarget_lock_acquire_recursive>
 8009286:	4628      	mov	r0, r5
 8009288:	4621      	mov	r1, r4
 800928a:	f7ff ff5f 	bl	800914c <__sflush_r>
 800928e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009290:	07da      	lsls	r2, r3, #31
 8009292:	4605      	mov	r5, r0
 8009294:	d4e4      	bmi.n	8009260 <_fflush_r+0xc>
 8009296:	89a3      	ldrh	r3, [r4, #12]
 8009298:	059b      	lsls	r3, r3, #22
 800929a:	d4e1      	bmi.n	8009260 <_fflush_r+0xc>
 800929c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800929e:	f7ff fb59 	bl	8008954 <__retarget_lock_release_recursive>
 80092a2:	e7dd      	b.n	8009260 <_fflush_r+0xc>

080092a4 <fiprintf>:
 80092a4:	b40e      	push	{r1, r2, r3}
 80092a6:	b503      	push	{r0, r1, lr}
 80092a8:	4601      	mov	r1, r0
 80092aa:	ab03      	add	r3, sp, #12
 80092ac:	4805      	ldr	r0, [pc, #20]	@ (80092c4 <fiprintf+0x20>)
 80092ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80092b2:	6800      	ldr	r0, [r0, #0]
 80092b4:	9301      	str	r3, [sp, #4]
 80092b6:	f7ff fca5 	bl	8008c04 <_vfiprintf_r>
 80092ba:	b002      	add	sp, #8
 80092bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80092c0:	b003      	add	sp, #12
 80092c2:	4770      	bx	lr
 80092c4:	20000020 	.word	0x20000020

080092c8 <__swbuf_r>:
 80092c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ca:	460e      	mov	r6, r1
 80092cc:	4614      	mov	r4, r2
 80092ce:	4605      	mov	r5, r0
 80092d0:	b118      	cbz	r0, 80092da <__swbuf_r+0x12>
 80092d2:	6a03      	ldr	r3, [r0, #32]
 80092d4:	b90b      	cbnz	r3, 80092da <__swbuf_r+0x12>
 80092d6:	f7ff f9d9 	bl	800868c <__sinit>
 80092da:	69a3      	ldr	r3, [r4, #24]
 80092dc:	60a3      	str	r3, [r4, #8]
 80092de:	89a3      	ldrh	r3, [r4, #12]
 80092e0:	071a      	lsls	r2, r3, #28
 80092e2:	d501      	bpl.n	80092e8 <__swbuf_r+0x20>
 80092e4:	6923      	ldr	r3, [r4, #16]
 80092e6:	b943      	cbnz	r3, 80092fa <__swbuf_r+0x32>
 80092e8:	4621      	mov	r1, r4
 80092ea:	4628      	mov	r0, r5
 80092ec:	f000 f82a 	bl	8009344 <__swsetup_r>
 80092f0:	b118      	cbz	r0, 80092fa <__swbuf_r+0x32>
 80092f2:	f04f 37ff 	mov.w	r7, #4294967295
 80092f6:	4638      	mov	r0, r7
 80092f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092fa:	6823      	ldr	r3, [r4, #0]
 80092fc:	6922      	ldr	r2, [r4, #16]
 80092fe:	1a98      	subs	r0, r3, r2
 8009300:	6963      	ldr	r3, [r4, #20]
 8009302:	b2f6      	uxtb	r6, r6
 8009304:	4283      	cmp	r3, r0
 8009306:	4637      	mov	r7, r6
 8009308:	dc05      	bgt.n	8009316 <__swbuf_r+0x4e>
 800930a:	4621      	mov	r1, r4
 800930c:	4628      	mov	r0, r5
 800930e:	f7ff ffa1 	bl	8009254 <_fflush_r>
 8009312:	2800      	cmp	r0, #0
 8009314:	d1ed      	bne.n	80092f2 <__swbuf_r+0x2a>
 8009316:	68a3      	ldr	r3, [r4, #8]
 8009318:	3b01      	subs	r3, #1
 800931a:	60a3      	str	r3, [r4, #8]
 800931c:	6823      	ldr	r3, [r4, #0]
 800931e:	1c5a      	adds	r2, r3, #1
 8009320:	6022      	str	r2, [r4, #0]
 8009322:	701e      	strb	r6, [r3, #0]
 8009324:	6962      	ldr	r2, [r4, #20]
 8009326:	1c43      	adds	r3, r0, #1
 8009328:	429a      	cmp	r2, r3
 800932a:	d004      	beq.n	8009336 <__swbuf_r+0x6e>
 800932c:	89a3      	ldrh	r3, [r4, #12]
 800932e:	07db      	lsls	r3, r3, #31
 8009330:	d5e1      	bpl.n	80092f6 <__swbuf_r+0x2e>
 8009332:	2e0a      	cmp	r6, #10
 8009334:	d1df      	bne.n	80092f6 <__swbuf_r+0x2e>
 8009336:	4621      	mov	r1, r4
 8009338:	4628      	mov	r0, r5
 800933a:	f7ff ff8b 	bl	8009254 <_fflush_r>
 800933e:	2800      	cmp	r0, #0
 8009340:	d0d9      	beq.n	80092f6 <__swbuf_r+0x2e>
 8009342:	e7d6      	b.n	80092f2 <__swbuf_r+0x2a>

08009344 <__swsetup_r>:
 8009344:	b538      	push	{r3, r4, r5, lr}
 8009346:	4b29      	ldr	r3, [pc, #164]	@ (80093ec <__swsetup_r+0xa8>)
 8009348:	4605      	mov	r5, r0
 800934a:	6818      	ldr	r0, [r3, #0]
 800934c:	460c      	mov	r4, r1
 800934e:	b118      	cbz	r0, 8009358 <__swsetup_r+0x14>
 8009350:	6a03      	ldr	r3, [r0, #32]
 8009352:	b90b      	cbnz	r3, 8009358 <__swsetup_r+0x14>
 8009354:	f7ff f99a 	bl	800868c <__sinit>
 8009358:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800935c:	0719      	lsls	r1, r3, #28
 800935e:	d422      	bmi.n	80093a6 <__swsetup_r+0x62>
 8009360:	06da      	lsls	r2, r3, #27
 8009362:	d407      	bmi.n	8009374 <__swsetup_r+0x30>
 8009364:	2209      	movs	r2, #9
 8009366:	602a      	str	r2, [r5, #0]
 8009368:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800936c:	81a3      	strh	r3, [r4, #12]
 800936e:	f04f 30ff 	mov.w	r0, #4294967295
 8009372:	e033      	b.n	80093dc <__swsetup_r+0x98>
 8009374:	0758      	lsls	r0, r3, #29
 8009376:	d512      	bpl.n	800939e <__swsetup_r+0x5a>
 8009378:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800937a:	b141      	cbz	r1, 800938e <__swsetup_r+0x4a>
 800937c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009380:	4299      	cmp	r1, r3
 8009382:	d002      	beq.n	800938a <__swsetup_r+0x46>
 8009384:	4628      	mov	r0, r5
 8009386:	f7ff fb13 	bl	80089b0 <_free_r>
 800938a:	2300      	movs	r3, #0
 800938c:	6363      	str	r3, [r4, #52]	@ 0x34
 800938e:	89a3      	ldrh	r3, [r4, #12]
 8009390:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009394:	81a3      	strh	r3, [r4, #12]
 8009396:	2300      	movs	r3, #0
 8009398:	6063      	str	r3, [r4, #4]
 800939a:	6923      	ldr	r3, [r4, #16]
 800939c:	6023      	str	r3, [r4, #0]
 800939e:	89a3      	ldrh	r3, [r4, #12]
 80093a0:	f043 0308 	orr.w	r3, r3, #8
 80093a4:	81a3      	strh	r3, [r4, #12]
 80093a6:	6923      	ldr	r3, [r4, #16]
 80093a8:	b94b      	cbnz	r3, 80093be <__swsetup_r+0x7a>
 80093aa:	89a3      	ldrh	r3, [r4, #12]
 80093ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80093b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093b4:	d003      	beq.n	80093be <__swsetup_r+0x7a>
 80093b6:	4621      	mov	r1, r4
 80093b8:	4628      	mov	r0, r5
 80093ba:	f000 f856 	bl	800946a <__smakebuf_r>
 80093be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093c2:	f013 0201 	ands.w	r2, r3, #1
 80093c6:	d00a      	beq.n	80093de <__swsetup_r+0x9a>
 80093c8:	2200      	movs	r2, #0
 80093ca:	60a2      	str	r2, [r4, #8]
 80093cc:	6962      	ldr	r2, [r4, #20]
 80093ce:	4252      	negs	r2, r2
 80093d0:	61a2      	str	r2, [r4, #24]
 80093d2:	6922      	ldr	r2, [r4, #16]
 80093d4:	b942      	cbnz	r2, 80093e8 <__swsetup_r+0xa4>
 80093d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80093da:	d1c5      	bne.n	8009368 <__swsetup_r+0x24>
 80093dc:	bd38      	pop	{r3, r4, r5, pc}
 80093de:	0799      	lsls	r1, r3, #30
 80093e0:	bf58      	it	pl
 80093e2:	6962      	ldrpl	r2, [r4, #20]
 80093e4:	60a2      	str	r2, [r4, #8]
 80093e6:	e7f4      	b.n	80093d2 <__swsetup_r+0x8e>
 80093e8:	2000      	movs	r0, #0
 80093ea:	e7f7      	b.n	80093dc <__swsetup_r+0x98>
 80093ec:	20000020 	.word	0x20000020

080093f0 <_sbrk_r>:
 80093f0:	b538      	push	{r3, r4, r5, lr}
 80093f2:	4d06      	ldr	r5, [pc, #24]	@ (800940c <_sbrk_r+0x1c>)
 80093f4:	2300      	movs	r3, #0
 80093f6:	4604      	mov	r4, r0
 80093f8:	4608      	mov	r0, r1
 80093fa:	602b      	str	r3, [r5, #0]
 80093fc:	f7f8 f8e2 	bl	80015c4 <_sbrk>
 8009400:	1c43      	adds	r3, r0, #1
 8009402:	d102      	bne.n	800940a <_sbrk_r+0x1a>
 8009404:	682b      	ldr	r3, [r5, #0]
 8009406:	b103      	cbz	r3, 800940a <_sbrk_r+0x1a>
 8009408:	6023      	str	r3, [r4, #0]
 800940a:	bd38      	pop	{r3, r4, r5, pc}
 800940c:	20004bbc 	.word	0x20004bbc

08009410 <abort>:
 8009410:	b508      	push	{r3, lr}
 8009412:	2006      	movs	r0, #6
 8009414:	f000 f88e 	bl	8009534 <raise>
 8009418:	2001      	movs	r0, #1
 800941a:	f7f8 f85b 	bl	80014d4 <_exit>

0800941e <__swhatbuf_r>:
 800941e:	b570      	push	{r4, r5, r6, lr}
 8009420:	460c      	mov	r4, r1
 8009422:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009426:	2900      	cmp	r1, #0
 8009428:	b096      	sub	sp, #88	@ 0x58
 800942a:	4615      	mov	r5, r2
 800942c:	461e      	mov	r6, r3
 800942e:	da0d      	bge.n	800944c <__swhatbuf_r+0x2e>
 8009430:	89a3      	ldrh	r3, [r4, #12]
 8009432:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009436:	f04f 0100 	mov.w	r1, #0
 800943a:	bf14      	ite	ne
 800943c:	2340      	movne	r3, #64	@ 0x40
 800943e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009442:	2000      	movs	r0, #0
 8009444:	6031      	str	r1, [r6, #0]
 8009446:	602b      	str	r3, [r5, #0]
 8009448:	b016      	add	sp, #88	@ 0x58
 800944a:	bd70      	pop	{r4, r5, r6, pc}
 800944c:	466a      	mov	r2, sp
 800944e:	f000 f879 	bl	8009544 <_fstat_r>
 8009452:	2800      	cmp	r0, #0
 8009454:	dbec      	blt.n	8009430 <__swhatbuf_r+0x12>
 8009456:	9901      	ldr	r1, [sp, #4]
 8009458:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800945c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009460:	4259      	negs	r1, r3
 8009462:	4159      	adcs	r1, r3
 8009464:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009468:	e7eb      	b.n	8009442 <__swhatbuf_r+0x24>

0800946a <__smakebuf_r>:
 800946a:	898b      	ldrh	r3, [r1, #12]
 800946c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800946e:	079d      	lsls	r5, r3, #30
 8009470:	4606      	mov	r6, r0
 8009472:	460c      	mov	r4, r1
 8009474:	d507      	bpl.n	8009486 <__smakebuf_r+0x1c>
 8009476:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800947a:	6023      	str	r3, [r4, #0]
 800947c:	6123      	str	r3, [r4, #16]
 800947e:	2301      	movs	r3, #1
 8009480:	6163      	str	r3, [r4, #20]
 8009482:	b003      	add	sp, #12
 8009484:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009486:	ab01      	add	r3, sp, #4
 8009488:	466a      	mov	r2, sp
 800948a:	f7ff ffc8 	bl	800941e <__swhatbuf_r>
 800948e:	9f00      	ldr	r7, [sp, #0]
 8009490:	4605      	mov	r5, r0
 8009492:	4639      	mov	r1, r7
 8009494:	4630      	mov	r0, r6
 8009496:	f7ff faff 	bl	8008a98 <_malloc_r>
 800949a:	b948      	cbnz	r0, 80094b0 <__smakebuf_r+0x46>
 800949c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094a0:	059a      	lsls	r2, r3, #22
 80094a2:	d4ee      	bmi.n	8009482 <__smakebuf_r+0x18>
 80094a4:	f023 0303 	bic.w	r3, r3, #3
 80094a8:	f043 0302 	orr.w	r3, r3, #2
 80094ac:	81a3      	strh	r3, [r4, #12]
 80094ae:	e7e2      	b.n	8009476 <__smakebuf_r+0xc>
 80094b0:	89a3      	ldrh	r3, [r4, #12]
 80094b2:	6020      	str	r0, [r4, #0]
 80094b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094b8:	81a3      	strh	r3, [r4, #12]
 80094ba:	9b01      	ldr	r3, [sp, #4]
 80094bc:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80094c0:	b15b      	cbz	r3, 80094da <__smakebuf_r+0x70>
 80094c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094c6:	4630      	mov	r0, r6
 80094c8:	f000 f84e 	bl	8009568 <_isatty_r>
 80094cc:	b128      	cbz	r0, 80094da <__smakebuf_r+0x70>
 80094ce:	89a3      	ldrh	r3, [r4, #12]
 80094d0:	f023 0303 	bic.w	r3, r3, #3
 80094d4:	f043 0301 	orr.w	r3, r3, #1
 80094d8:	81a3      	strh	r3, [r4, #12]
 80094da:	89a3      	ldrh	r3, [r4, #12]
 80094dc:	431d      	orrs	r5, r3
 80094de:	81a5      	strh	r5, [r4, #12]
 80094e0:	e7cf      	b.n	8009482 <__smakebuf_r+0x18>

080094e2 <_raise_r>:
 80094e2:	291f      	cmp	r1, #31
 80094e4:	b538      	push	{r3, r4, r5, lr}
 80094e6:	4605      	mov	r5, r0
 80094e8:	460c      	mov	r4, r1
 80094ea:	d904      	bls.n	80094f6 <_raise_r+0x14>
 80094ec:	2316      	movs	r3, #22
 80094ee:	6003      	str	r3, [r0, #0]
 80094f0:	f04f 30ff 	mov.w	r0, #4294967295
 80094f4:	bd38      	pop	{r3, r4, r5, pc}
 80094f6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80094f8:	b112      	cbz	r2, 8009500 <_raise_r+0x1e>
 80094fa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80094fe:	b94b      	cbnz	r3, 8009514 <_raise_r+0x32>
 8009500:	4628      	mov	r0, r5
 8009502:	f000 f853 	bl	80095ac <_getpid_r>
 8009506:	4622      	mov	r2, r4
 8009508:	4601      	mov	r1, r0
 800950a:	4628      	mov	r0, r5
 800950c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009510:	f000 b83a 	b.w	8009588 <_kill_r>
 8009514:	2b01      	cmp	r3, #1
 8009516:	d00a      	beq.n	800952e <_raise_r+0x4c>
 8009518:	1c59      	adds	r1, r3, #1
 800951a:	d103      	bne.n	8009524 <_raise_r+0x42>
 800951c:	2316      	movs	r3, #22
 800951e:	6003      	str	r3, [r0, #0]
 8009520:	2001      	movs	r0, #1
 8009522:	e7e7      	b.n	80094f4 <_raise_r+0x12>
 8009524:	2100      	movs	r1, #0
 8009526:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800952a:	4620      	mov	r0, r4
 800952c:	4798      	blx	r3
 800952e:	2000      	movs	r0, #0
 8009530:	e7e0      	b.n	80094f4 <_raise_r+0x12>
	...

08009534 <raise>:
 8009534:	4b02      	ldr	r3, [pc, #8]	@ (8009540 <raise+0xc>)
 8009536:	4601      	mov	r1, r0
 8009538:	6818      	ldr	r0, [r3, #0]
 800953a:	f7ff bfd2 	b.w	80094e2 <_raise_r>
 800953e:	bf00      	nop
 8009540:	20000020 	.word	0x20000020

08009544 <_fstat_r>:
 8009544:	b538      	push	{r3, r4, r5, lr}
 8009546:	4d07      	ldr	r5, [pc, #28]	@ (8009564 <_fstat_r+0x20>)
 8009548:	2300      	movs	r3, #0
 800954a:	4604      	mov	r4, r0
 800954c:	4608      	mov	r0, r1
 800954e:	4611      	mov	r1, r2
 8009550:	602b      	str	r3, [r5, #0]
 8009552:	f7f8 f80f 	bl	8001574 <_fstat>
 8009556:	1c43      	adds	r3, r0, #1
 8009558:	d102      	bne.n	8009560 <_fstat_r+0x1c>
 800955a:	682b      	ldr	r3, [r5, #0]
 800955c:	b103      	cbz	r3, 8009560 <_fstat_r+0x1c>
 800955e:	6023      	str	r3, [r4, #0]
 8009560:	bd38      	pop	{r3, r4, r5, pc}
 8009562:	bf00      	nop
 8009564:	20004bbc 	.word	0x20004bbc

08009568 <_isatty_r>:
 8009568:	b538      	push	{r3, r4, r5, lr}
 800956a:	4d06      	ldr	r5, [pc, #24]	@ (8009584 <_isatty_r+0x1c>)
 800956c:	2300      	movs	r3, #0
 800956e:	4604      	mov	r4, r0
 8009570:	4608      	mov	r0, r1
 8009572:	602b      	str	r3, [r5, #0]
 8009574:	f7f8 f80e 	bl	8001594 <_isatty>
 8009578:	1c43      	adds	r3, r0, #1
 800957a:	d102      	bne.n	8009582 <_isatty_r+0x1a>
 800957c:	682b      	ldr	r3, [r5, #0]
 800957e:	b103      	cbz	r3, 8009582 <_isatty_r+0x1a>
 8009580:	6023      	str	r3, [r4, #0]
 8009582:	bd38      	pop	{r3, r4, r5, pc}
 8009584:	20004bbc 	.word	0x20004bbc

08009588 <_kill_r>:
 8009588:	b538      	push	{r3, r4, r5, lr}
 800958a:	4d07      	ldr	r5, [pc, #28]	@ (80095a8 <_kill_r+0x20>)
 800958c:	2300      	movs	r3, #0
 800958e:	4604      	mov	r4, r0
 8009590:	4608      	mov	r0, r1
 8009592:	4611      	mov	r1, r2
 8009594:	602b      	str	r3, [r5, #0]
 8009596:	f7f7 ff8d 	bl	80014b4 <_kill>
 800959a:	1c43      	adds	r3, r0, #1
 800959c:	d102      	bne.n	80095a4 <_kill_r+0x1c>
 800959e:	682b      	ldr	r3, [r5, #0]
 80095a0:	b103      	cbz	r3, 80095a4 <_kill_r+0x1c>
 80095a2:	6023      	str	r3, [r4, #0]
 80095a4:	bd38      	pop	{r3, r4, r5, pc}
 80095a6:	bf00      	nop
 80095a8:	20004bbc 	.word	0x20004bbc

080095ac <_getpid_r>:
 80095ac:	f7f7 bf7a 	b.w	80014a4 <_getpid>

080095b0 <_init>:
 80095b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095b2:	bf00      	nop
 80095b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095b6:	bc08      	pop	{r3}
 80095b8:	469e      	mov	lr, r3
 80095ba:	4770      	bx	lr

080095bc <_fini>:
 80095bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095be:	bf00      	nop
 80095c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095c2:	bc08      	pop	{r3}
 80095c4:	469e      	mov	lr, r3
 80095c6:	4770      	bx	lr
