[{"DBLP title": "Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow.", "DBLP authors": ["Jin Hee Kim", "Jason Helge Anderson"], "year": 2017, "doi": "https://doi.org/10.1145/3024063", "OA papers": [{"PaperId": "https://openalex.org/W2604877941", "PaperTitle": "Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Jin-Soo Kim", "Jason H. Anderson"]}]}, {"DBLP title": "Efficient Assembly for High-Order Unstructured FEM Meshes (FPL 2015).", "DBLP authors": ["Pavel Burovskiy", "Paul Grigoras", "Spencer J. Sherwin", "Wayne Luk"], "year": 2017, "doi": "https://doi.org/10.1145/3024064", "OA papers": [{"PaperId": "https://openalex.org/W2604766758", "PaperTitle": "Efficient Assembly for High-Order Unstructured FEM Meshes (FPL 2015)", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Maxeler Technologies (United Kingdom)": 1.0, "Imperial College London": 3.0}, "Authors": ["Pavel Burovskiy", "Paul Grigoras", "Spencer J. Sherwin", "Wayne Luk"]}]}, {"DBLP title": "(FPL 2015) Scavenger: Automating the Construction of Application-Optimized Memory Hierarchies.", "DBLP authors": ["Hsin-Jung Yang", "Kermin Fleming", "Felix Winterstein", "Michael Adler", "Joel S. Emer"], "year": 2017, "doi": "https://doi.org/10.1145/3009971", "OA papers": [{"PaperId": "https://openalex.org/W2601686331", "PaperTitle": "(FPL 2015) Scavenger", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Massachusetts Institute of Technology": 2.0, "Intel (United States)": 2.0, "Imperial College London": 1.0}, "Authors": ["Hsin-Jung Yang", "Kermin Fleming", "Felix Winterstein", "Michael Adler", "Joel Emer"]}]}, {"DBLP title": "Hoplite: A Deflection-Routed Directional Torus NoC for FPGAs.", "DBLP authors": ["Nachiket Kapre", "Jan Gray"], "year": 2017, "doi": "https://doi.org/10.1145/3027486", "OA papers": [{"PaperId": "https://openalex.org/W2600117321", "PaperTitle": "Hoplite", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Waterloo": 1.0, "Bellevue Hospital Center": 1.0}, "Authors": ["Nachiket Kapre", "Jan Gray"]}]}, {"DBLP title": "The First 25 Years of the FPL Conference: Significant Papers.", "DBLP authors": ["Philip Heng Wai Leong", "Hideharu Amano", "Jason Helge Anderson", "Koen Bertels", "Jo\u00e3o M. P. Cardoso", "Oliver Diessel", "Guy Gogniat", "Mike Hutton", "JunKyu Lee", "Wayne Luk", "Patrick Lysaght", "Marco Platzner", "Viktor K. Prasanna", "Tero Rissa", "Cristina Silvano", "Hayden Kwok-Hay So", "Yu Wang"], "year": 2017, "doi": "https://doi.org/10.1145/2996468", "OA papers": [{"PaperId": "https://openalex.org/W2570060992", "PaperTitle": "The First 25 Years of the FPL Conference", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Sydney": 2.0, "Keio University": 1.0, "University of Toronto": 1.0, "Delft University of Technology": 1.0, "University of Porto": 1.0, "UNSW Sydney": 1.0, "University of Southern Brittany": 1.0, "Altera (United States)": 1.0, "Imperial College London": 1.0, "Xilinx (United States)": 1.0, "Paderborn University": 1.0, "University of Southern California": 1.0, "Nokia (Finland)": 1.0, "Politecnico di Milano": 1.0, "University of Hong Kong, Hong kong": 1.0, "Tsinghua University": 1.0}, "Authors": ["Philip H. W. Leong", "Hideharu Amano", "Jason H. Anderson", "Koen Bertels", "Jo\u00e3o Lu\u00eds Cardoso", "Oliver Diessel", "Guy Gogniat", "Mike Hutton", "Jun Kyu Lee", "Wayne Luk", "Patrick S. Lysaght", "Marco Platzner", "Viktor K. Prasanna", "Tero Rissa", "Cristina Silvano", "Hayden K.-H. So", "Yu Wang"]}]}, {"DBLP title": "Performance Scalability of Adaptive Processor Architecture.", "DBLP authors": ["Shigeyuki Takano"], "year": 2017, "doi": "https://doi.org/10.1145/3007902", "OA papers": [{"PaperId": "https://openalex.org/W2605579187", "PaperTitle": "Performance Scalability of Adaptive Processor Architecture", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Shigeyuki Takano"]}]}, {"DBLP title": "Throughput-Optimized FPGA Accelerator for Deep Convolutional Neural Networks.", "DBLP authors": ["Zhiqiang Liu", "Yong Dou", "Jingfei Jiang", "Jinwei Xu", "Shijie Li", "Yongmei Zhou", "Yingnan Xu"], "year": 2017, "doi": "https://doi.org/10.1145/3079758", "OA papers": [{"PaperId": "https://openalex.org/W2737762472", "PaperTitle": "Throughput-Optimized FPGA Accelerator for Deep Convolutional Neural Networks", "Year": 2017, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"National University of Defense Technology": 7.0}, "Authors": ["Zhongfan Liu", "Yong Dou", "Jingfei Jiang", "Jinwei Xu", "Shijie Li", "Yong-Mei Zhou", "Yingnan Xu"]}]}, {"DBLP title": "Bandwidth Compression of Floating-Point Numerical Data Streams for FPGA-Based High-Performance Computing.", "DBLP authors": ["Tomohiro Ueno", "Kentaro Sano", "Satoru Yamamoto"], "year": 2017, "doi": "https://doi.org/10.1145/3053688", "OA papers": [{"PaperId": "https://openalex.org/W2619524412", "PaperTitle": "Bandwidth Compression of Floating-Point Numerical Data Streams for FPGA-Based High-Performance Computing", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Tohoku University": 3.0}, "Authors": ["Tomohiro Ueno", "Kentaro Sano", "Satoru Yamamoto"]}]}, {"DBLP title": "Microarchitectural Comparison of the MXP and Octavo Soft-Processor FPGA Overlays.", "DBLP authors": ["Charles Eric LaForest", "Jason Helge Anderson"], "year": 2017, "doi": "https://doi.org/10.1145/3053679", "OA papers": [{"PaperId": "https://openalex.org/W2620282837", "PaperTitle": "Microarchitectural Comparison of the MXP and Octavo Soft-Processor FPGA Overlays", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Charles Eric LaForest", "Jason H. Anderson"]}]}, {"DBLP title": "Improved Reliability of FPGA-Based PUF Identification Generator Design.", "DBLP authors": ["Chongyan Gu", "Neil Hanley", "M\u00e1ire O'Neill"], "year": 2017, "doi": "https://doi.org/10.1145/3053681", "OA papers": [{"PaperId": "https://openalex.org/W2609040851", "PaperTitle": "Improved Reliability of FPGA-Based PUF Identification Generator Design", "Year": 2017, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Queen's University Belfast": 3.0}, "Authors": ["Chongyan Gu", "Neil A. Hanley", "Maire O'Neill"]}]}, {"DBLP title": "Efficient and Versatile FPGA Acceleration of Support Counting for Stream Mining of Sequences and Frequent Itemsets.", "DBLP authors": ["Adrien Prost-Boucle", "Fr\u00e9d\u00e9ric P\u00e9trot", "Vincent Leroy", "Hande Alemdar"], "year": 2017, "doi": "https://doi.org/10.1145/3027485", "OA papers": [{"PaperId": "https://openalex.org/W2592732369", "PaperTitle": "Efficient and Versatile FPGA Acceleration of Support Counting for Stream Mining of Sequences and Frequent Itemsets", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0, "Grenoble Alpes University": 3.0}, "Authors": ["Adrien Prost-Boucle", "Fr\u00e9d\u00e9ric P\u00e9trot", "Vincent Leroy", "Hande Alemdar"]}]}, {"DBLP title": "Reducing the Performance Gap between Soft Scalar CPUs and Custom Hardware with TILT.", "DBLP authors": ["Ilian Tili", "Kalin Ovtcharov", "J. Gregory Steffan"], "year": 2017, "doi": "https://doi.org/10.1145/3079757", "OA papers": [{"PaperId": "https://openalex.org/W2731391612", "PaperTitle": "Reducing the Performance Gap between Soft Scalar CPUs and Custom Hardware with TILT", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Ilian Tili", "Kalin Ovtcharov", "J. Gregory Steffan"]}]}, {"DBLP title": "Optimizing FPGA Performance, Power, and Dependability with Linear Programming.", "DBLP authors": ["Nicholas Wulf", "Alan D. George", "Ann Gordon-Ross"], "year": 2017, "doi": "https://doi.org/10.1145/3079756", "OA papers": [{"PaperId": "https://openalex.org/W2727617496", "PaperTitle": "Optimizing FPGA Performance, Power, and Dependability with Linear Programming", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"NSF Center for High-Performance Reconfigurable Computing (CHREC), University of Florida": 3.0}, "Authors": ["Nicholas Wulf", "Alan D. George", "Ann Gordon-Ross"]}]}, {"DBLP title": "Efficient Branch and Bound on FPGAs Using Work Stealing and Instance-Specific Designs.", "DBLP authors": ["Heinrich Riebler", "Michael Lass", "Robert Mittendorf", "Thomas L\u00f6cke", "Christian Plessl"], "year": 2017, "doi": "https://doi.org/10.1145/3053687", "OA papers": [{"PaperId": "https://openalex.org/W2725670766", "PaperTitle": "Efficient Branch and Bound on FPGAs Using Work Stealing and Instance-Specific Designs", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Paderborn University": 5.0}, "Authors": ["Heinrich Riebler", "Michael Lass", "Robert Mittendorf", "Thomas L\u00f6cke", "Christian Plessl"]}]}, {"DBLP title": "Network on Chip Architecture for Multi-Agent Systems in FPGA.", "DBLP authors": ["Eduardo A. Gerlein", "Thomas Martin McGinnity", "Ammar Belatreche", "Sonya A. Coleman"], "year": 2017, "doi": "https://doi.org/10.1145/3121112", "OA papers": [{"PaperId": "https://openalex.org/W2761999636", "PaperTitle": "Network on Chip Architecture for Multi-Agent Systems in FPGA", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Pontificia Universidad Javeriana": 1.0, "University of Ulster": 1.3333333333333333, "Nottingham Trent University": 0.3333333333333333, "Intelligent Systems Research (United States)": 0.3333333333333333, "Northumbria University": 1.0}, "Authors": ["Eduardo A. Gerlein", "TM McGinnity", "Ammar Belatreche", "Sonya Coleman"]}]}, {"DBLP title": "FPGA Implementations of Kernel Normalised Least Mean Squares Processors.", "DBLP authors": ["Nicholas J. Fraser", "JunKyu Lee", "Duncan J. M. Moss", "Julian Faraone", "Stephen Tridgell", "Craig T. Jin", "Philip Heng Wai Leong"], "year": 2017, "doi": "https://doi.org/10.1145/3106744", "OA papers": [{"PaperId": "https://openalex.org/W2779013372", "PaperTitle": "FPGA Implementations of Kernel Normalised Least Mean Squares Processors", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Sydney": 7.0}, "Authors": ["Nicholas C. Fraser", "Jun Kyu Lee", "Duncan Moss", "Julian Faraone", "Stephen Tridgell", "Craig Jin", "Philip H. W. Leong"]}]}, {"DBLP title": "Fast and Cycle-Accurate Emulation of Large-Scale Networks-on-Chip Using a Single FPGA.", "DBLP authors": ["Thiem Van Chu", "Shimpei Sato", "Kenji Kise"], "year": 2017, "doi": "https://doi.org/10.1145/3151758", "OA papers": [{"PaperId": "https://openalex.org/W2771713864", "PaperTitle": "Fast and Cycle-Accurate Emulation of Large-Scale Networks-on-Chip Using a Single FPGA", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tokyo Institute of Technology": 3.0}, "Authors": ["Thiem Van Chu", "Shimpei Sato", "Kenji Kise"]}]}, {"DBLP title": "Pipelined Parallel Join and Its FPGA-Based Acceleration.", "DBLP authors": ["Masato Yoshimi", "Yasin Oge", "Tsutomu Yoshinaga"], "year": 2017, "doi": "https://doi.org/10.1145/3079759", "OA papers": [{"PaperId": "https://openalex.org/W2777015551", "PaperTitle": "Pipelined Parallel Join and Its FPGA-Based Acceleration", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Electro-Communications": 3.0}, "Authors": ["Masato Yoshimi", "Yasin Oge", "Tsutomu Yoshinaga"]}]}, {"DBLP title": "Efficient Reconfigurable Architecture for Pricing Exotic Options.", "DBLP authors": ["Pieter Fabry", "David Thomas"], "year": 2017, "doi": "https://doi.org/10.1145/3158228", "OA papers": [{"PaperId": "https://openalex.org/W2779169358", "PaperTitle": "Efficient Reconfigurable Architecture for Pricing Exotic Options", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["P. Fabry", "David Thomas"]}]}]