{
  "module_name": "wm8753.h",
  "hash_id": "55b7833b2b0c0fb9b0de2720bb1b6e0de3500a17243dbd151a639dce19ce9958",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/wm8753.h",
  "human_readable_source": " \n \n\n#ifndef _WM8753_H\n#define _WM8753_H\n\n \n\n#define WM8753_DAC\t\t0x01\n#define WM8753_ADC\t\t0x02\n#define WM8753_PCM\t\t0x03\n#define WM8753_HIFI\t\t0x04\n#define WM8753_IOCTL\t\t0x05\n#define WM8753_SRATE1\t\t0x06\n#define WM8753_SRATE2\t\t0x07\n#define WM8753_LDAC\t\t0x08\n#define WM8753_RDAC\t\t0x09\n#define WM8753_BASS\t\t0x0a\n#define WM8753_TREBLE\t\t0x0b\n#define WM8753_ALC1\t\t0x0c\n#define WM8753_ALC2\t\t0x0d\n#define WM8753_ALC3\t\t0x0e\n#define WM8753_NGATE\t\t0x0f\n#define WM8753_LADC\t\t0x10\n#define WM8753_RADC\t\t0x11\n#define WM8753_ADCTL1\t\t0x12\n#define WM8753_3D\t\t0x13\n#define WM8753_PWR1\t\t0x14\n#define WM8753_PWR2\t\t0x15\n#define WM8753_PWR3\t\t0x16\n#define WM8753_PWR4\t\t0x17\n#define WM8753_ID\t\t0x18\n#define WM8753_INTPOL\t\t0x19\n#define WM8753_INTEN\t\t0x1a\n#define WM8753_GPIO1\t\t0x1b\n#define WM8753_GPIO2\t\t0x1c\n#define WM8753_RESET\t\t0x1f\n#define WM8753_RECMIX1\t\t0x20\n#define WM8753_RECMIX2\t\t0x21\n#define WM8753_LOUTM1\t\t0x22\n#define WM8753_LOUTM2\t\t0x23\n#define WM8753_ROUTM1\t\t0x24\n#define WM8753_ROUTM2\t\t0x25\n#define WM8753_MOUTM1\t\t0x26\n#define WM8753_MOUTM2\t\t0x27\n#define WM8753_LOUT1V\t\t0x28\n#define WM8753_ROUT1V\t\t0x29\n#define WM8753_LOUT2V\t\t0x2a\n#define WM8753_ROUT2V\t\t0x2b\n#define WM8753_MOUTV\t\t0x2c\n#define WM8753_OUTCTL\t\t0x2d\n#define WM8753_ADCIN\t\t0x2e\n#define WM8753_INCTL1\t\t0x2f\n#define WM8753_INCTL2\t\t0x30\n#define WM8753_LINVOL\t\t0x31\n#define WM8753_RINVOL\t\t0x32\n#define WM8753_MICBIAS\t\t0x33\n#define WM8753_CLOCK\t\t0x34\n#define WM8753_PLL1CTL1\t\t0x35\n#define WM8753_PLL1CTL2\t\t0x36\n#define WM8753_PLL1CTL3\t\t0x37\n#define WM8753_PLL1CTL4\t\t0x38\n#define WM8753_PLL2CTL1\t\t0x39\n#define WM8753_PLL2CTL2\t\t0x3a\n#define WM8753_PLL2CTL3\t\t0x3b\n#define WM8753_PLL2CTL4\t\t0x3c\n#define WM8753_BIASCTL\t\t0x3d\n#define WM8753_ADCTL2\t\t0x3f\n\n#define WM8753_PLL1\t\t\t0\n#define WM8753_PLL2\t\t\t1\n\n \n#define WM8753_MCLK\t\t0\n#define WM8753_PCMCLK\t\t1\n\n \n#define WM8753_PCMDIV\t\t0\n#define WM8753_BCLKDIV\t\t1\n#define WM8753_VXCLKDIV\t\t2\n\n \n#define WM8753_PCM_DIV_1\t(0 << 6)\n#define WM8753_PCM_DIV_3\t(2 << 6)\n#define WM8753_PCM_DIV_5_5\t(3 << 6)\n#define WM8753_PCM_DIV_2\t(4 << 6)\n#define WM8753_PCM_DIV_4\t(5 << 6)\n#define WM8753_PCM_DIV_6\t(6 << 6)\n#define WM8753_PCM_DIV_8\t(7 << 6)\n\n \n#define WM8753_BCLK_DIV_1\t(0 << 3)\n#define WM8753_BCLK_DIV_2\t(1 << 3)\n#define WM8753_BCLK_DIV_4\t(2 << 3)\n#define WM8753_BCLK_DIV_8\t(3 << 3)\n#define WM8753_BCLK_DIV_16\t(4 << 3)\n\n \n#define WM8753_VXCLK_DIV_1\t(0 << 6)\n#define WM8753_VXCLK_DIV_2\t(1 << 6)\n#define WM8753_VXCLK_DIV_4\t(2 << 6)\n#define WM8753_VXCLK_DIV_8\t(3 << 6)\n#define WM8753_VXCLK_DIV_16\t(4 << 6)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}