Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec  6 11:58:22 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     10          
TIMING-18  Warning           Missing input or output delay   18          
TIMING-20  Warning           Non-clocked latch               9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (30)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: uart_tx_inst/FSM_onehot_present_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: uart_tx_inst/FSM_onehot_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_tx_inst/FSM_onehot_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_tx_inst/FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uart_tx_inst/clk_baudrate_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart_tx_inst/data_select_counter_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: uart_tx_inst/data_select_counter_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: uart_tx_inst/data_select_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_tx_inst/packet_send_f2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (30)
-------------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.015        0.000                      0                  461        0.104        0.000                      0                  461        4.500        0.000                       0                   247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.015        0.000                      0                  461        0.104        0.000                      0                  461        4.500        0.000                       0                   247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 accelerometer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/acceleration_y_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 2.577ns (38.914%)  route 4.045ns (61.086%))
  Logic Levels:           10  (CARRY4=6 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.707     5.309    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  accelerometer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  accelerometer_inst/count_reg[1]/Q
                         net (fo=12, routed)          0.622     6.387    accelerometer_inst/count__0[1]
    SLICE_X4Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.043 r  accelerometer_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    accelerometer_inst/count0_carry_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  accelerometer_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    accelerometer_inst/count0_carry__0_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  accelerometer_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    accelerometer_inst/count0_carry__1_n_0
    SLICE_X4Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  accelerometer_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.385    accelerometer_inst/count0_carry__2_n_0
    SLICE_X4Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  accelerometer_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.499    accelerometer_inst/count0_carry__3_n_0
    SLICE_X4Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.833 f  accelerometer_inst/count0_carry__4/O[1]
                         net (fo=2, routed)           0.617     8.449    accelerometer_inst/spi_master_0/state[2]_i_7_1[1]
    SLICE_X6Y145         LUT6 (Prop_lut6_I0_O)        0.303     8.752 f  accelerometer_inst/spi_master_0/state[2]_i_22/O
                         net (fo=2, routed)           0.963     9.716    accelerometer_inst/spi_master_0/state[2]_i_22_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     9.840 f  accelerometer_inst/spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.467    10.307    accelerometer_inst/spi_master_0/state[2]_i_13_n_0
    SLICE_X6Y142         LUT6 (Prop_lut6_I5_O)        0.124    10.431 r  accelerometer_inst/spi_master_0/count[3]_i_3/O
                         net (fo=8, routed)           0.749    11.179    accelerometer_inst/spi_master_0/count[3]_i_3_n_0
    SLICE_X9Y139         LUT6 (Prop_lut6_I0_O)        0.124    11.303 r  accelerometer_inst/spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.628    11.932    accelerometer_inst/spi_master_0_n_15
    SLICE_X9Y139         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.506    14.928    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X9Y139         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[0]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X9Y139         FDRE (Setup_fdre_C_CE)      -0.205    14.947    accelerometer_inst/acceleration_y_int_reg[0]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 accelerometer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/acceleration_y_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 2.577ns (38.914%)  route 4.045ns (61.086%))
  Logic Levels:           10  (CARRY4=6 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.707     5.309    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  accelerometer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  accelerometer_inst/count_reg[1]/Q
                         net (fo=12, routed)          0.622     6.387    accelerometer_inst/count__0[1]
    SLICE_X4Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.043 r  accelerometer_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    accelerometer_inst/count0_carry_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  accelerometer_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    accelerometer_inst/count0_carry__0_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  accelerometer_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    accelerometer_inst/count0_carry__1_n_0
    SLICE_X4Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  accelerometer_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.385    accelerometer_inst/count0_carry__2_n_0
    SLICE_X4Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  accelerometer_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.499    accelerometer_inst/count0_carry__3_n_0
    SLICE_X4Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.833 f  accelerometer_inst/count0_carry__4/O[1]
                         net (fo=2, routed)           0.617     8.449    accelerometer_inst/spi_master_0/state[2]_i_7_1[1]
    SLICE_X6Y145         LUT6 (Prop_lut6_I0_O)        0.303     8.752 f  accelerometer_inst/spi_master_0/state[2]_i_22/O
                         net (fo=2, routed)           0.963     9.716    accelerometer_inst/spi_master_0/state[2]_i_22_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     9.840 f  accelerometer_inst/spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.467    10.307    accelerometer_inst/spi_master_0/state[2]_i_13_n_0
    SLICE_X6Y142         LUT6 (Prop_lut6_I5_O)        0.124    10.431 r  accelerometer_inst/spi_master_0/count[3]_i_3/O
                         net (fo=8, routed)           0.749    11.179    accelerometer_inst/spi_master_0/count[3]_i_3_n_0
    SLICE_X9Y139         LUT6 (Prop_lut6_I0_O)        0.124    11.303 r  accelerometer_inst/spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.628    11.932    accelerometer_inst/spi_master_0_n_15
    SLICE_X9Y139         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.506    14.928    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X9Y139         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[2]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X9Y139         FDRE (Setup_fdre_C_CE)      -0.205    14.947    accelerometer_inst/acceleration_y_int_reg[2]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 accelerometer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/acceleration_y_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 2.577ns (38.914%)  route 4.045ns (61.086%))
  Logic Levels:           10  (CARRY4=6 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.707     5.309    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  accelerometer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  accelerometer_inst/count_reg[1]/Q
                         net (fo=12, routed)          0.622     6.387    accelerometer_inst/count__0[1]
    SLICE_X4Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.043 r  accelerometer_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    accelerometer_inst/count0_carry_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  accelerometer_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    accelerometer_inst/count0_carry__0_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  accelerometer_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    accelerometer_inst/count0_carry__1_n_0
    SLICE_X4Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  accelerometer_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.385    accelerometer_inst/count0_carry__2_n_0
    SLICE_X4Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  accelerometer_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.499    accelerometer_inst/count0_carry__3_n_0
    SLICE_X4Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.833 f  accelerometer_inst/count0_carry__4/O[1]
                         net (fo=2, routed)           0.617     8.449    accelerometer_inst/spi_master_0/state[2]_i_7_1[1]
    SLICE_X6Y145         LUT6 (Prop_lut6_I0_O)        0.303     8.752 f  accelerometer_inst/spi_master_0/state[2]_i_22/O
                         net (fo=2, routed)           0.963     9.716    accelerometer_inst/spi_master_0/state[2]_i_22_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     9.840 f  accelerometer_inst/spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.467    10.307    accelerometer_inst/spi_master_0/state[2]_i_13_n_0
    SLICE_X6Y142         LUT6 (Prop_lut6_I5_O)        0.124    10.431 r  accelerometer_inst/spi_master_0/count[3]_i_3/O
                         net (fo=8, routed)           0.749    11.179    accelerometer_inst/spi_master_0/count[3]_i_3_n_0
    SLICE_X9Y139         LUT6 (Prop_lut6_I0_O)        0.124    11.303 r  accelerometer_inst/spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.628    11.932    accelerometer_inst/spi_master_0_n_15
    SLICE_X9Y139         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.506    14.928    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X9Y139         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[3]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X9Y139         FDRE (Setup_fdre_C_CE)      -0.205    14.947    accelerometer_inst/acceleration_y_int_reg[3]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 accelerometer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/acceleration_y_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 2.577ns (38.368%)  route 4.139ns (61.632%))
  Logic Levels:           10  (CARRY4=6 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.707     5.309    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  accelerometer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  accelerometer_inst/count_reg[1]/Q
                         net (fo=12, routed)          0.622     6.387    accelerometer_inst/count__0[1]
    SLICE_X4Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.043 r  accelerometer_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    accelerometer_inst/count0_carry_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  accelerometer_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    accelerometer_inst/count0_carry__0_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  accelerometer_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    accelerometer_inst/count0_carry__1_n_0
    SLICE_X4Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  accelerometer_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.385    accelerometer_inst/count0_carry__2_n_0
    SLICE_X4Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  accelerometer_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.499    accelerometer_inst/count0_carry__3_n_0
    SLICE_X4Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.833 f  accelerometer_inst/count0_carry__4/O[1]
                         net (fo=2, routed)           0.617     8.449    accelerometer_inst/spi_master_0/state[2]_i_7_1[1]
    SLICE_X6Y145         LUT6 (Prop_lut6_I0_O)        0.303     8.752 f  accelerometer_inst/spi_master_0/state[2]_i_22/O
                         net (fo=2, routed)           0.963     9.716    accelerometer_inst/spi_master_0/state[2]_i_22_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     9.840 f  accelerometer_inst/spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.467    10.307    accelerometer_inst/spi_master_0/state[2]_i_13_n_0
    SLICE_X6Y142         LUT6 (Prop_lut6_I5_O)        0.124    10.431 r  accelerometer_inst/spi_master_0/count[3]_i_3/O
                         net (fo=8, routed)           0.749    11.179    accelerometer_inst/spi_master_0/count[3]_i_3_n_0
    SLICE_X9Y139         LUT6 (Prop_lut6_I0_O)        0.124    11.303 r  accelerometer_inst/spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.722    12.026    accelerometer_inst/spi_master_0_n_15
    SLICE_X5Y138         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.584    15.006    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X5Y138         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[4]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y138         FDRE (Setup_fdre_C_CE)      -0.205    15.042    accelerometer_inst/acceleration_y_int_reg[4]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 accelerometer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/acceleration_y_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 2.577ns (38.376%)  route 4.138ns (61.624%))
  Logic Levels:           10  (CARRY4=6 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.707     5.309    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  accelerometer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  accelerometer_inst/count_reg[1]/Q
                         net (fo=12, routed)          0.622     6.387    accelerometer_inst/count__0[1]
    SLICE_X4Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.043 r  accelerometer_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    accelerometer_inst/count0_carry_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  accelerometer_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    accelerometer_inst/count0_carry__0_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  accelerometer_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    accelerometer_inst/count0_carry__1_n_0
    SLICE_X4Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  accelerometer_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.385    accelerometer_inst/count0_carry__2_n_0
    SLICE_X4Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  accelerometer_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.499    accelerometer_inst/count0_carry__3_n_0
    SLICE_X4Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.833 f  accelerometer_inst/count0_carry__4/O[1]
                         net (fo=2, routed)           0.617     8.449    accelerometer_inst/spi_master_0/state[2]_i_7_1[1]
    SLICE_X6Y145         LUT6 (Prop_lut6_I0_O)        0.303     8.752 f  accelerometer_inst/spi_master_0/state[2]_i_22/O
                         net (fo=2, routed)           0.963     9.716    accelerometer_inst/spi_master_0/state[2]_i_22_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     9.840 f  accelerometer_inst/spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.467    10.307    accelerometer_inst/spi_master_0/state[2]_i_13_n_0
    SLICE_X6Y142         LUT6 (Prop_lut6_I5_O)        0.124    10.431 r  accelerometer_inst/spi_master_0/count[3]_i_3/O
                         net (fo=8, routed)           0.749    11.179    accelerometer_inst/spi_master_0/count[3]_i_3_n_0
    SLICE_X9Y139         LUT6 (Prop_lut6_I0_O)        0.124    11.303 r  accelerometer_inst/spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.721    12.024    accelerometer_inst/spi_master_0_n_15
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.583    15.005    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[1]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X7Y137         FDRE (Setup_fdre_C_CE)      -0.205    15.041    accelerometer_inst/acceleration_y_int_reg[1]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 accelerometer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/acceleration_y_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 2.577ns (38.376%)  route 4.138ns (61.624%))
  Logic Levels:           10  (CARRY4=6 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.707     5.309    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  accelerometer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  accelerometer_inst/count_reg[1]/Q
                         net (fo=12, routed)          0.622     6.387    accelerometer_inst/count__0[1]
    SLICE_X4Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.043 r  accelerometer_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    accelerometer_inst/count0_carry_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  accelerometer_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    accelerometer_inst/count0_carry__0_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  accelerometer_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    accelerometer_inst/count0_carry__1_n_0
    SLICE_X4Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  accelerometer_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.385    accelerometer_inst/count0_carry__2_n_0
    SLICE_X4Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  accelerometer_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.499    accelerometer_inst/count0_carry__3_n_0
    SLICE_X4Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.833 f  accelerometer_inst/count0_carry__4/O[1]
                         net (fo=2, routed)           0.617     8.449    accelerometer_inst/spi_master_0/state[2]_i_7_1[1]
    SLICE_X6Y145         LUT6 (Prop_lut6_I0_O)        0.303     8.752 f  accelerometer_inst/spi_master_0/state[2]_i_22/O
                         net (fo=2, routed)           0.963     9.716    accelerometer_inst/spi_master_0/state[2]_i_22_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     9.840 f  accelerometer_inst/spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.467    10.307    accelerometer_inst/spi_master_0/state[2]_i_13_n_0
    SLICE_X6Y142         LUT6 (Prop_lut6_I5_O)        0.124    10.431 r  accelerometer_inst/spi_master_0/count[3]_i_3/O
                         net (fo=8, routed)           0.749    11.179    accelerometer_inst/spi_master_0/count[3]_i_3_n_0
    SLICE_X9Y139         LUT6 (Prop_lut6_I0_O)        0.124    11.303 r  accelerometer_inst/spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.721    12.024    accelerometer_inst/spi_master_0_n_15
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.583    15.005    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[5]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X7Y137         FDRE (Setup_fdre_C_CE)      -0.205    15.041    accelerometer_inst/acceleration_y_int_reg[5]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 accelerometer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/acceleration_y_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 2.577ns (38.376%)  route 4.138ns (61.624%))
  Logic Levels:           10  (CARRY4=6 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.707     5.309    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  accelerometer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  accelerometer_inst/count_reg[1]/Q
                         net (fo=12, routed)          0.622     6.387    accelerometer_inst/count__0[1]
    SLICE_X4Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.043 r  accelerometer_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    accelerometer_inst/count0_carry_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  accelerometer_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    accelerometer_inst/count0_carry__0_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  accelerometer_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    accelerometer_inst/count0_carry__1_n_0
    SLICE_X4Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  accelerometer_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.385    accelerometer_inst/count0_carry__2_n_0
    SLICE_X4Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  accelerometer_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.499    accelerometer_inst/count0_carry__3_n_0
    SLICE_X4Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.833 f  accelerometer_inst/count0_carry__4/O[1]
                         net (fo=2, routed)           0.617     8.449    accelerometer_inst/spi_master_0/state[2]_i_7_1[1]
    SLICE_X6Y145         LUT6 (Prop_lut6_I0_O)        0.303     8.752 f  accelerometer_inst/spi_master_0/state[2]_i_22/O
                         net (fo=2, routed)           0.963     9.716    accelerometer_inst/spi_master_0/state[2]_i_22_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     9.840 f  accelerometer_inst/spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.467    10.307    accelerometer_inst/spi_master_0/state[2]_i_13_n_0
    SLICE_X6Y142         LUT6 (Prop_lut6_I5_O)        0.124    10.431 r  accelerometer_inst/spi_master_0/count[3]_i_3/O
                         net (fo=8, routed)           0.749    11.179    accelerometer_inst/spi_master_0/count[3]_i_3_n_0
    SLICE_X9Y139         LUT6 (Prop_lut6_I0_O)        0.124    11.303 r  accelerometer_inst/spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.721    12.024    accelerometer_inst/spi_master_0_n_15
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.583    15.005    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[6]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X7Y137         FDRE (Setup_fdre_C_CE)      -0.205    15.041    accelerometer_inst/acceleration_y_int_reg[6]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 accelerometer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/acceleration_y_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 2.577ns (38.376%)  route 4.138ns (61.624%))
  Logic Levels:           10  (CARRY4=6 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.707     5.309    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  accelerometer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  accelerometer_inst/count_reg[1]/Q
                         net (fo=12, routed)          0.622     6.387    accelerometer_inst/count__0[1]
    SLICE_X4Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.043 r  accelerometer_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    accelerometer_inst/count0_carry_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  accelerometer_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    accelerometer_inst/count0_carry__0_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  accelerometer_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    accelerometer_inst/count0_carry__1_n_0
    SLICE_X4Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  accelerometer_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.385    accelerometer_inst/count0_carry__2_n_0
    SLICE_X4Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  accelerometer_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.499    accelerometer_inst/count0_carry__3_n_0
    SLICE_X4Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.833 f  accelerometer_inst/count0_carry__4/O[1]
                         net (fo=2, routed)           0.617     8.449    accelerometer_inst/spi_master_0/state[2]_i_7_1[1]
    SLICE_X6Y145         LUT6 (Prop_lut6_I0_O)        0.303     8.752 f  accelerometer_inst/spi_master_0/state[2]_i_22/O
                         net (fo=2, routed)           0.963     9.716    accelerometer_inst/spi_master_0/state[2]_i_22_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     9.840 f  accelerometer_inst/spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.467    10.307    accelerometer_inst/spi_master_0/state[2]_i_13_n_0
    SLICE_X6Y142         LUT6 (Prop_lut6_I5_O)        0.124    10.431 r  accelerometer_inst/spi_master_0/count[3]_i_3/O
                         net (fo=8, routed)           0.749    11.179    accelerometer_inst/spi_master_0/count[3]_i_3_n_0
    SLICE_X9Y139         LUT6 (Prop_lut6_I0_O)        0.124    11.303 r  accelerometer_inst/spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.721    12.024    accelerometer_inst/spi_master_0_n_15
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.583    15.005    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[7]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X7Y137         FDRE (Setup_fdre_C_CE)      -0.205    15.041    accelerometer_inst/acceleration_y_int_reg[7]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 accelerometer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/acceleration_z_int_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 2.577ns (39.508%)  route 3.946ns (60.492%))
  Logic Levels:           10  (CARRY4=6 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.707     5.309    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  accelerometer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  accelerometer_inst/count_reg[1]/Q
                         net (fo=12, routed)          0.622     6.387    accelerometer_inst/count__0[1]
    SLICE_X4Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.043 r  accelerometer_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    accelerometer_inst/count0_carry_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  accelerometer_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    accelerometer_inst/count0_carry__0_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  accelerometer_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    accelerometer_inst/count0_carry__1_n_0
    SLICE_X4Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  accelerometer_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.385    accelerometer_inst/count0_carry__2_n_0
    SLICE_X4Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  accelerometer_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.499    accelerometer_inst/count0_carry__3_n_0
    SLICE_X4Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.833 f  accelerometer_inst/count0_carry__4/O[1]
                         net (fo=2, routed)           0.617     8.449    accelerometer_inst/spi_master_0/state[2]_i_7_1[1]
    SLICE_X6Y145         LUT6 (Prop_lut6_I0_O)        0.303     8.752 f  accelerometer_inst/spi_master_0/state[2]_i_22/O
                         net (fo=2, routed)           0.963     9.716    accelerometer_inst/spi_master_0/state[2]_i_22_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     9.840 f  accelerometer_inst/spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.467    10.307    accelerometer_inst/spi_master_0/state[2]_i_13_n_0
    SLICE_X6Y142         LUT6 (Prop_lut6_I5_O)        0.124    10.431 r  accelerometer_inst/spi_master_0/count[3]_i_3/O
                         net (fo=8, routed)           0.690    11.121    accelerometer_inst/spi_master_0/count[3]_i_3_n_0
    SLICE_X9Y140         LUT6 (Prop_lut6_I0_O)        0.124    11.245 r  accelerometer_inst/spi_master_0/acceleration_z_int[11]_i_1/O
                         net (fo=4, routed)           0.587    11.832    accelerometer_inst/spi_master_0_n_16
    SLICE_X9Y140         FDRE                                         r  accelerometer_inst/acceleration_z_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.506    14.928    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X9Y140         FDRE                                         r  accelerometer_inst/acceleration_z_int_reg[10]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X9Y140         FDRE (Setup_fdre_C_CE)      -0.205    14.947    accelerometer_inst/acceleration_z_int_reg[10]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 accelerometer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/acceleration_z_int_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 2.577ns (39.508%)  route 3.946ns (60.492%))
  Logic Levels:           10  (CARRY4=6 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.707     5.309    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  accelerometer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  accelerometer_inst/count_reg[1]/Q
                         net (fo=12, routed)          0.622     6.387    accelerometer_inst/count__0[1]
    SLICE_X4Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.043 r  accelerometer_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    accelerometer_inst/count0_carry_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  accelerometer_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    accelerometer_inst/count0_carry__0_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  accelerometer_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    accelerometer_inst/count0_carry__1_n_0
    SLICE_X4Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  accelerometer_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.385    accelerometer_inst/count0_carry__2_n_0
    SLICE_X4Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  accelerometer_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.499    accelerometer_inst/count0_carry__3_n_0
    SLICE_X4Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.833 f  accelerometer_inst/count0_carry__4/O[1]
                         net (fo=2, routed)           0.617     8.449    accelerometer_inst/spi_master_0/state[2]_i_7_1[1]
    SLICE_X6Y145         LUT6 (Prop_lut6_I0_O)        0.303     8.752 f  accelerometer_inst/spi_master_0/state[2]_i_22/O
                         net (fo=2, routed)           0.963     9.716    accelerometer_inst/spi_master_0/state[2]_i_22_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     9.840 f  accelerometer_inst/spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.467    10.307    accelerometer_inst/spi_master_0/state[2]_i_13_n_0
    SLICE_X6Y142         LUT6 (Prop_lut6_I5_O)        0.124    10.431 r  accelerometer_inst/spi_master_0/count[3]_i_3/O
                         net (fo=8, routed)           0.690    11.121    accelerometer_inst/spi_master_0/count[3]_i_3_n_0
    SLICE_X9Y140         LUT6 (Prop_lut6_I0_O)        0.124    11.245 r  accelerometer_inst/spi_master_0/acceleration_z_int[11]_i_1/O
                         net (fo=4, routed)           0.587    11.832    accelerometer_inst/spi_master_0_n_16
    SLICE_X9Y140         FDRE                                         r  accelerometer_inst/acceleration_z_int_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.506    14.928    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X9Y140         FDRE                                         r  accelerometer_inst/acceleration_z_int_reg[11]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X9Y140         FDRE (Setup_fdre_C_CE)      -0.205    14.947    accelerometer_inst/acceleration_z_int_reg[11]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  3.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 accelerometer_inst/acceleration_y_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/y_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.567     1.486    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X11Y138        FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y138        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  accelerometer_inst/acceleration_y_int_reg[11]/Q
                         net (fo=1, routed)           0.052     1.680    accelerometer_inst/acceleration_y_int_reg_n_0_[11]
    SLICE_X10Y138        FDCE                                         r  accelerometer_inst/y_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.838     2.003    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X10Y138        FDCE                                         r  accelerometer_inst/y_in_reg[11]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X10Y138        FDCE (Hold_fdce_C_D)         0.076     1.575    accelerometer_inst/y_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 accelerometer_inst/acceleration_z_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/z_in_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.568     1.487    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X9Y140         FDRE                                         r  accelerometer_inst/acceleration_z_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  accelerometer_inst/acceleration_z_int_reg[10]/Q
                         net (fo=1, routed)           0.113     1.741    accelerometer_inst/acceleration_z_int_reg_n_0_[10]
    SLICE_X10Y139        FDCE                                         r  accelerometer_inst/z_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.838     2.003    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X10Y139        FDCE                                         r  accelerometer_inst/z_in_reg[10]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X10Y139        FDCE (Hold_fdce_C_D)         0.063     1.586    accelerometer_inst/z_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 accelerometer_inst/acceleration_z_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/z_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.567     1.486    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X9Y138         FDRE                                         r  accelerometer_inst/acceleration_z_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  accelerometer_inst/acceleration_z_int_reg[1]/Q
                         net (fo=1, routed)           0.117     1.744    accelerometer_inst/acceleration_z_int_reg_n_0_[1]
    SLICE_X10Y138        FDCE                                         r  accelerometer_inst/z_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.838     2.003    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X10Y138        FDCE                                         r  accelerometer_inst/z_in_reg[1]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X10Y138        FDCE (Hold_fdce_C_D)         0.064     1.587    accelerometer_inst/z_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 accelerometer_inst/acceleration_z_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/z_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.567     1.486    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X9Y138         FDRE                                         r  accelerometer_inst/acceleration_z_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  accelerometer_inst/acceleration_z_int_reg[2]/Q
                         net (fo=1, routed)           0.114     1.741    accelerometer_inst/acceleration_z_int_reg_n_0_[2]
    SLICE_X10Y137        FDCE                                         r  accelerometer_inst/z_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.836     2.001    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X10Y137        FDCE                                         r  accelerometer_inst/z_in_reg[2]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X10Y137        FDCE (Hold_fdce_C_D)         0.063     1.584    accelerometer_inst/z_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 accelerometer_inst/acceleration_z_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/z_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.567     1.486    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X9Y138         FDRE                                         r  accelerometer_inst/acceleration_z_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  accelerometer_inst/acceleration_z_int_reg[3]/Q
                         net (fo=1, routed)           0.114     1.741    accelerometer_inst/acceleration_z_int_reg_n_0_[3]
    SLICE_X10Y137        FDCE                                         r  accelerometer_inst/z_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.836     2.001    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X10Y137        FDCE                                         r  accelerometer_inst/z_in_reg[3]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X10Y137        FDCE (Hold_fdce_C_D)         0.063     1.584    accelerometer_inst/z_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 accelerometer_inst/spi_master_0/rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/spi_master_0/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.594     1.513    accelerometer_inst/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y137         FDRE                                         r  accelerometer_inst/spi_master_0/rx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  accelerometer_inst/spi_master_0/rx_buffer_reg[7]/Q
                         net (fo=1, routed)           0.118     1.772    accelerometer_inst/spi_master_0/rx_buffer__0[7]
    SLICE_X4Y138         FDCE                                         r  accelerometer_inst/spi_master_0/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.866     2.031    accelerometer_inst/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y138         FDCE                                         r  accelerometer_inst/spi_master_0/rx_data_reg[7]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y138         FDCE (Hold_fdce_C_D)         0.078     1.608    accelerometer_inst/spi_master_0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 accelerometer_inst/spi_master_0/rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/spi_master_0/rx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.051%)  route 0.125ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.594     1.513    accelerometer_inst/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y137         FDRE                                         r  accelerometer_inst/spi_master_0/rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  accelerometer_inst/spi_master_0/rx_buffer_reg[6]/Q
                         net (fo=2, routed)           0.125     1.779    accelerometer_inst/spi_master_0/rx_buffer__0[6]
    SLICE_X4Y138         FDCE                                         r  accelerometer_inst/spi_master_0/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.866     2.031    accelerometer_inst/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y138         FDCE                                         r  accelerometer_inst/spi_master_0/rx_data_reg[6]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y138         FDCE (Hold_fdce_C_D)         0.076     1.606    accelerometer_inst/spi_master_0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 accelerometer_inst/spi_master_0/rx_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/spi_master_0/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.709%)  route 0.161ns (53.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.594     1.513    accelerometer_inst/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y137         FDRE                                         r  accelerometer_inst/spi_master_0/rx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  accelerometer_inst/spi_master_0/rx_buffer_reg[4]/Q
                         net (fo=2, routed)           0.161     1.815    accelerometer_inst/spi_master_0/rx_buffer__0[4]
    SLICE_X2Y138         FDCE                                         r  accelerometer_inst/spi_master_0/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.869     2.034    accelerometer_inst/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y138         FDCE                                         r  accelerometer_inst/spi_master_0/rx_data_reg[4]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y138         FDCE (Hold_fdce_C_D)         0.085     1.639    accelerometer_inst/spi_master_0/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 accelerometer_inst/spi_master_0/rx_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/spi_master_0/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.803%)  route 0.126ns (47.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.594     1.513    accelerometer_inst/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y137         FDRE                                         r  accelerometer_inst/spi_master_0/rx_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  accelerometer_inst/spi_master_0/rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.126     1.780    accelerometer_inst/spi_master_0/rx_buffer__0[5]
    SLICE_X4Y138         FDCE                                         r  accelerometer_inst/spi_master_0/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.866     2.031    accelerometer_inst/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y138         FDCE                                         r  accelerometer_inst/spi_master_0/rx_data_reg[5]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y138         FDCE (Hold_fdce_C_D)         0.071     1.601    accelerometer_inst/spi_master_0/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 accelerometer_inst/acceleration_x_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometer_inst/x_in_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.567     1.486    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X8Y139         FDRE                                         r  accelerometer_inst/acceleration_x_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  accelerometer_inst/acceleration_x_int_reg[8]/Q
                         net (fo=1, routed)           0.113     1.763    accelerometer_inst/acceleration_x_int_reg_n_0_[8]
    SLICE_X10Y139        FDCE                                         r  accelerometer_inst/x_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.838     2.003    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X10Y139        FDCE                                         r  accelerometer_inst/x_in_reg[8]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X10Y139        FDCE (Hold_fdce_C_D)         0.059     1.582    accelerometer_inst/x_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y139    mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y140    accelerometer_inst/FSM_sequential_parameter_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y140    accelerometer_inst/FSM_sequential_parameter_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y138    accelerometer_inst/acceleration_x_int_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y139    accelerometer_inst/acceleration_x_int_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y139    accelerometer_inst/acceleration_x_int_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y138    accelerometer_inst/acceleration_x_int_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y138    accelerometer_inst/acceleration_x_int_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y138    accelerometer_inst/acceleration_x_int_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y139    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y139    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140    accelerometer_inst/FSM_sequential_parameter_sig_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140    accelerometer_inst/FSM_sequential_parameter_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140    accelerometer_inst/FSM_sequential_parameter_sig_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140    accelerometer_inst/FSM_sequential_parameter_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y138    accelerometer_inst/acceleration_x_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y138    accelerometer_inst/acceleration_x_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y139    accelerometer_inst/acceleration_x_int_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y139    accelerometer_inst/acceleration_x_int_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y139    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y139    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140    accelerometer_inst/FSM_sequential_parameter_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140    accelerometer_inst/FSM_sequential_parameter_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140    accelerometer_inst/FSM_sequential_parameter_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140    accelerometer_inst/FSM_sequential_parameter_sig_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y138    accelerometer_inst/acceleration_x_int_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y138    accelerometer_inst/acceleration_x_int_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y139    accelerometer_inst/acceleration_x_int_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y139    accelerometer_inst/acceleration_x_int_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/selected_frame_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_tx_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.320ns  (logic 4.362ns (42.270%)  route 5.958ns (57.730%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         LDCE                         0.000     0.000 r  uart_tx_inst/selected_frame_reg[6]/G
    SLICE_X7Y136         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uart_tx_inst/selected_frame_reg[6]/Q
                         net (fo=1, routed)           1.053     1.612    uart_tx_inst/selected_frame[6]
    SLICE_X9Y136         LUT6 (Prop_lut6_I1_O)        0.124     1.736 r  uart_tx_inst/uart_tx_pin_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.797     2.533    uart_tx_inst/uart_tx_pin_OBUF_inst_i_2_n_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I3_O)        0.124     2.657 r  uart_tx_inst/uart_tx_pin_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.108     6.765    uart_tx_pin_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    10.320 r  uart_tx_pin_OBUF_inst/O
                         net (fo=0)                   0.000    10.320    uart_tx_pin
    D4                                                                r  uart_tx_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/data_select_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.346ns  (logic 1.728ns (32.315%)  route 3.618ns (67.685%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          2.952     4.432    uart_tx_inst/uart_reset_IBUF
    SLICE_X6Y136         LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  uart_tx_inst/data_select_counter[2]_i_2/O
                         net (fo=1, routed)           0.666     5.222    uart_tx_inst/data_select_counter0
    SLICE_X6Y136         LUT6 (Prop_lut6_I4_O)        0.124     5.346 r  uart_tx_inst/data_select_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     5.346    uart_tx_inst/data_select_counter[2]_i_1_n_0
    SLICE_X6Y136         FDRE                                         r  uart_tx_inst/data_select_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/data_select_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.787ns  (logic 1.604ns (33.501%)  route 3.183ns (66.499%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          3.183     4.663    uart_tx_inst/uart_reset_IBUF
    SLICE_X6Y136         LUT6 (Prop_lut6_I1_O)        0.124     4.787 r  uart_tx_inst/data_select_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.787    uart_tx_inst/data_select_counter[0]_i_1_n_0
    SLICE_X6Y136         FDRE                                         r  uart_tx_inst/data_select_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/FSM_onehot_present_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.530ns  (logic 1.480ns (32.662%)  route 3.050ns (67.338%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          3.050     4.530    uart_tx_inst/uart_reset_IBUF
    SLICE_X8Y135         FDPE                                         f  uart_tx_inst/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/FSM_onehot_present_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.530ns  (logic 1.480ns (32.662%)  route 3.050ns (67.338%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          3.050     4.530    uart_tx_inst/uart_reset_IBUF
    SLICE_X8Y135         FDCE                                         f  uart_tx_inst/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/FSM_onehot_present_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.530ns  (logic 1.480ns (32.662%)  route 3.050ns (67.338%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          3.050     4.530    uart_tx_inst/uart_reset_IBUF
    SLICE_X8Y135         FDCE                                         f  uart_tx_inst/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/FSM_onehot_present_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.530ns  (logic 1.480ns (32.662%)  route 3.050ns (67.338%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          3.050     4.530    uart_tx_inst/uart_reset_IBUF
    SLICE_X8Y135         FDCE                                         f  uart_tx_inst/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/bit_index_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.530ns  (logic 1.480ns (32.662%)  route 3.050ns (67.338%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          3.050     4.530    uart_tx_inst/uart_reset_IBUF
    SLICE_X9Y135         FDCE                                         f  uart_tx_inst/bit_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/bit_index_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.530ns  (logic 1.480ns (32.662%)  route 3.050ns (67.338%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          3.050     4.530    uart_tx_inst/uart_reset_IBUF
    SLICE_X9Y135         FDCE                                         f  uart_tx_inst/bit_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/bit_index_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.530ns  (logic 1.480ns (32.662%)  route 3.050ns (67.338%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          3.050     4.530    uart_tx_inst/uart_reset_IBUF
    SLICE_X9Y135         FDCE                                         f  uart_tx_inst/bit_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_inst/packet_send_f1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (61.954%)  route 0.128ns (38.046%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE                         0.000     0.000 r  uart_tx_inst/FSM_onehot_present_state_reg[2]/C
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uart_tx_inst/FSM_onehot_present_state_reg[2]/Q
                         net (fo=5, routed)           0.128     0.292    uart_tx_inst/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.045     0.337 r  uart_tx_inst/packet_send_f1_reg_i_1/O
                         net (fo=1, routed)           0.000     0.337    uart_tx_inst/packet_send_f1_reg_i_1_n_0
    SLICE_X9Y136         LDCE                                         r  uart_tx_inst/packet_send_f1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/bit_index_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_inst/bit_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDCE                         0.000     0.000 r  uart_tx_inst/bit_index_reg[2]/C
    SLICE_X9Y135         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_tx_inst/bit_index_reg[2]/Q
                         net (fo=3, routed)           0.168     0.309    uart_tx_inst/bit_index_reg_n_0_[2]
    SLICE_X9Y135         LUT3 (Prop_lut3_I0_O)        0.042     0.351 r  uart_tx_inst/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.351    uart_tx_inst/bit_index[2]_i_1_n_0
    SLICE_X9Y135         FDCE                                         r  uart_tx_inst/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_inst/FSM_onehot_present_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.164ns (45.016%)  route 0.200ns (54.984%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE                         0.000     0.000 r  uart_tx_inst/FSM_onehot_present_state_reg[1]/C
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uart_tx_inst/FSM_onehot_present_state_reg[1]/Q
                         net (fo=5, routed)           0.200     0.364    uart_tx_inst/FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X8Y135         FDCE                                         r  uart_tx_inst/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/data_select_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/data_select_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE                         0.000     0.000 r  uart_tx_inst/data_select_counter_reg[1]/C
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_tx_inst/data_select_counter_reg[1]/Q
                         net (fo=20, routed)          0.186     0.350    uart_tx_inst/data_select_counter_reg[1]_0
    SLICE_X6Y136         LUT6 (Prop_lut6_I5_O)        0.045     0.395 r  uart_tx_inst/data_select_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    uart_tx_inst/data_select_counter[1]_i_1_n_0
    SLICE_X6Y136         FDRE                                         r  uart_tx_inst/data_select_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/data_select_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/data_select_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE                         0.000     0.000 r  uart_tx_inst/data_select_counter_reg[1]/C
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_tx_inst/data_select_counter_reg[1]/Q
                         net (fo=20, routed)          0.186     0.350    uart_tx_inst/data_select_counter_reg[1]_0
    SLICE_X6Y136         LUT6 (Prop_lut6_I1_O)        0.045     0.395 r  uart_tx_inst/data_select_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    uart_tx_inst/data_select_counter[2]_i_1_n_0
    SLICE_X6Y136         FDRE                                         r  uart_tx_inst/data_select_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_inst/bit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.184ns (43.158%)  route 0.242ns (56.842%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDCE                         0.000     0.000 r  uart_tx_inst/bit_index_reg[0]/C
    SLICE_X9Y135         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_tx_inst/bit_index_reg[0]/Q
                         net (fo=6, routed)           0.242     0.383    uart_tx_inst/bit_index_reg_n_0_[0]
    SLICE_X9Y135         LUT2 (Prop_lut2_I0_O)        0.043     0.426 r  uart_tx_inst/bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.426    uart_tx_inst/bit_index[1]_i_1_n_0
    SLICE_X9Y135         FDCE                                         r  uart_tx_inst/bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_inst/bit_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDCE                         0.000     0.000 r  uart_tx_inst/bit_index_reg[0]/C
    SLICE_X9Y135         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  uart_tx_inst/bit_index_reg[0]/Q
                         net (fo=6, routed)           0.242     0.383    uart_tx_inst/bit_index_reg_n_0_[0]
    SLICE_X9Y135         LUT2 (Prop_lut2_I1_O)        0.045     0.428 r  uart_tx_inst/bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.428    uart_tx_inst/bit_index[0]_i_1_n_0
    SLICE_X9Y135         FDCE                                         r  uart_tx_inst/bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_inst/FSM_onehot_present_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.164ns (37.907%)  route 0.269ns (62.093%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE                         0.000     0.000 r  uart_tx_inst/FSM_onehot_present_state_reg[2]/C
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uart_tx_inst/FSM_onehot_present_state_reg[2]/Q
                         net (fo=5, routed)           0.269     0.433    uart_tx_inst/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X8Y135         FDCE                                         r  uart_tx_inst/FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/data_select_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/data_select_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.209ns (46.123%)  route 0.244ns (53.877%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE                         0.000     0.000 r  uart_tx_inst/data_select_counter_reg[0]/C
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_tx_inst/data_select_counter_reg[0]/Q
                         net (fo=16, routed)          0.244     0.408    uart_tx_inst/data_select_counter_reg[0]_0
    SLICE_X6Y136         LUT6 (Prop_lut6_I0_O)        0.045     0.453 r  uart_tx_inst/data_select_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.453    uart_tx_inst/data_select_counter[0]_i_1_n_0
    SLICE_X6Y136         FDRE                                         r  uart_tx_inst/data_select_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/data_select_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/selected_frame_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.254ns (46.679%)  route 0.290ns (53.321%))
  Logic Levels:           2  (FDRE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE                         0.000     0.000 r  uart_tx_inst/data_select_counter_reg[2]/C
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_tx_inst/data_select_counter_reg[2]/Q
                         net (fo=15, routed)          0.290     0.454    accelerometer_inst/selected_frame_reg[0]
    SLICE_X8Y136         MUXF7 (Prop_muxf7_S_O)       0.090     0.544 r  accelerometer_inst/selected_frame_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.544    uart_tx_inst/D[1]
    SLICE_X8Y136         LDCE                                         r  uart_tx_inst/selected_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accelerometer_inst/acceleration_x_led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.448ns  (logic 4.008ns (47.447%)  route 4.440ns (52.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.699     5.301    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y132         FDRE                                         r  accelerometer_inst/acceleration_x_led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  accelerometer_inst/acceleration_x_led_reg[10]/Q
                         net (fo=1, routed)           4.440    10.197    acceleration_x_led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    13.750 r  acceleration_x_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.750    acceleration_x_led[10]
    U14                                                               r  acceleration_x_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/acceleration_x_led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.190ns  (logic 4.011ns (48.972%)  route 4.179ns (51.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.700     5.302    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  accelerometer_inst/acceleration_x_led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  accelerometer_inst/acceleration_x_led_reg[6]/Q
                         net (fo=1, routed)           4.179     9.938    acceleration_x_led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    13.493 r  acceleration_x_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.493    acceleration_x_led[6]
    U17                                                               r  acceleration_x_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/acceleration_x_led_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.184ns  (logic 4.066ns (49.679%)  route 4.118ns (50.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.699     5.301    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X6Y132         FDRE                                         r  accelerometer_inst/acceleration_x_led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518     5.819 r  accelerometer_inst/acceleration_x_led_reg[8]/Q
                         net (fo=1, routed)           4.118     9.937    acceleration_x_led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    13.485 r  acceleration_x_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.485    acceleration_x_led[8]
    V16                                                               r  acceleration_x_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/acceleration_x_led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.034ns  (logic 4.008ns (49.888%)  route 4.026ns (50.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.699     5.301    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  accelerometer_inst/acceleration_x_led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  accelerometer_inst/acceleration_x_led_reg[5]/Q
                         net (fo=1, routed)           4.026     9.783    acceleration_x_led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    13.335 r  acceleration_x_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.335    acceleration_x_led[5]
    V17                                                               r  acceleration_x_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/acceleration_x_led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.030ns  (logic 4.072ns (50.714%)  route 3.958ns (49.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.699     5.301    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X6Y132         FDRE                                         r  accelerometer_inst/acceleration_x_led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518     5.819 r  accelerometer_inst/acceleration_x_led_reg[9]/Q
                         net (fo=1, routed)           3.958     9.777    acceleration_x_led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    13.331 r  acceleration_x_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.331    acceleration_x_led[9]
    T15                                                               r  acceleration_x_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/acceleration_x_led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.811ns  (logic 3.987ns (51.050%)  route 3.823ns (48.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.700     5.302    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  accelerometer_inst/acceleration_x_led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  accelerometer_inst/acceleration_x_led_reg[11]/Q
                         net (fo=1, routed)           3.823     9.582    acceleration_x_led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    13.113 r  acceleration_x_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.113    acceleration_x_led[11]
    T16                                                               r  acceleration_x_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/acceleration_x_led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.584ns  (logic 4.069ns (53.649%)  route 3.515ns (46.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.699     5.301    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X6Y132         FDRE                                         r  accelerometer_inst/acceleration_x_led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518     5.819 r  accelerometer_inst/acceleration_x_led_reg[3]/Q
                         net (fo=1, routed)           3.515     9.334    acceleration_x_led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    12.885 r  acceleration_x_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.885    acceleration_x_led[3]
    N14                                                               r  acceleration_x_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/acceleration_x_led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.400ns  (logic 4.011ns (54.205%)  route 3.389ns (45.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.703     5.305    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X4Y135         FDRE                                         r  accelerometer_inst/acceleration_x_led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.456     5.761 r  accelerometer_inst/acceleration_x_led_reg[7]/Q
                         net (fo=1, routed)           3.389     9.150    acceleration_x_led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    12.705 r  acceleration_x_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.705    acceleration_x_led[7]
    U16                                                               r  acceleration_x_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/acceleration_x_led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 4.008ns (55.674%)  route 3.191ns (44.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.699     5.301    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  accelerometer_inst/acceleration_x_led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  accelerometer_inst/acceleration_x_led_reg[4]/Q
                         net (fo=1, routed)           3.191     8.948    acceleration_x_led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.500 r  acceleration_x_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.500    acceleration_x_led[4]
    R18                                                               r  acceleration_x_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/acceleration_x_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.899ns  (logic 3.991ns (57.853%)  route 2.908ns (42.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.700     5.302    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  accelerometer_inst/acceleration_x_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  accelerometer_inst/acceleration_x_led_reg[1]/Q
                         net (fo=1, routed)           2.908     8.666    acceleration_x_led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.201 r  acceleration_x_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.201    acceleration_x_led[1]
    K15                                                               r  acceleration_x_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accelerometer_inst/x_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/selected_frame_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.271ns (68.862%)  route 0.123ns (31.138%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.566     1.485    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X8Y137         FDCE                                         r  accelerometer_inst/x_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  accelerometer_inst/x_in_reg[1]/Q
                         net (fo=2, routed)           0.123     1.772    accelerometer_inst/x_acceleration[1]
    SLICE_X8Y136         LUT5 (Prop_lut5_I2_O)        0.045     1.817 r  accelerometer_inst/selected_frame_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     1.817    accelerometer_inst/selected_frame_reg[1]_i_2_n_0
    SLICE_X8Y136         MUXF7 (Prop_muxf7_I0_O)      0.062     1.879 r  accelerometer_inst/selected_frame_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    uart_tx_inst/D[1]
    SLICE_X8Y136         LDCE                                         r  uart_tx_inst/selected_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/z_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/selected_frame_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.274ns (66.976%)  route 0.135ns (33.024%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.566     1.485    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X10Y137        FDCE                                         r  accelerometer_inst/z_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y137        FDCE (Prop_fdce_C_Q)         0.164     1.649 r  accelerometer_inst/z_in_reg[0]/Q
                         net (fo=1, routed)           0.135     1.785    accelerometer_inst/z_acceleration[0]
    SLICE_X11Y137        LUT5 (Prop_lut5_I0_O)        0.045     1.830 r  accelerometer_inst/selected_frame_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.830    accelerometer_inst/selected_frame_reg[0]_i_3_n_0
    SLICE_X11Y137        MUXF7 (Prop_muxf7_I1_O)      0.065     1.895 r  accelerometer_inst/selected_frame_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.895    uart_tx_inst/D[0]
    SLICE_X11Y137        LDCE                                         r  uart_tx_inst/selected_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/x_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/selected_frame_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.271ns (64.452%)  route 0.149ns (35.548%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.566     1.485    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X8Y137         FDCE                                         r  accelerometer_inst/x_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  accelerometer_inst/x_in_reg[11]/Q
                         net (fo=2, routed)           0.149     1.799    accelerometer_inst/x_acceleration[11]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.045     1.844 r  accelerometer_inst/selected_frame_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.844    accelerometer_inst/selected_frame_reg[3]_i_2_n_0
    SLICE_X9Y137         MUXF7 (Prop_muxf7_I0_O)      0.062     1.906 r  accelerometer_inst/selected_frame_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.906    uart_tx_inst/D[3]
    SLICE_X9Y137         LDCE                                         r  uart_tx_inst/selected_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/packet_send_f2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/packet_send_f1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.026%)  route 0.236ns (55.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.565     1.484    uart_tx_inst/CLK
    SLICE_X11Y136        FDRE                                         r  uart_tx_inst/packet_send_f2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y136        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  uart_tx_inst/packet_send_f2_reg/Q
                         net (fo=3, routed)           0.236     1.862    uart_tx_inst/packet_send_f2_reg_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I0_O)        0.045     1.907 r  uart_tx_inst/packet_send_f1_reg_i_1/O
                         net (fo=1, routed)           0.000     1.907    uart_tx_inst/packet_send_f1_reg_i_1_n_0
    SLICE_X9Y136         LDCE                                         r  uart_tx_inst/packet_send_f1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/y_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/selected_frame_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.271ns (56.658%)  route 0.207ns (43.342%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.567     1.486    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X10Y138        FDCE                                         r  accelerometer_inst/y_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y138        FDCE (Prop_fdce_C_Q)         0.164     1.650 r  accelerometer_inst/y_in_reg[10]/Q
                         net (fo=1, routed)           0.207     1.858    accelerometer_inst/y_acceleration[10]
    SLICE_X10Y136        LUT5 (Prop_lut5_I0_O)        0.045     1.903 r  accelerometer_inst/selected_frame_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     1.903    accelerometer_inst/selected_frame_reg[2]_i_2_n_0
    SLICE_X10Y136        MUXF7 (Prop_muxf7_I0_O)      0.062     1.965 r  accelerometer_inst/selected_frame_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.965    uart_tx_inst/D[2]
    SLICE_X10Y136        LDCE                                         r  uart_tx_inst/selected_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/z_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/selected_frame_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.209ns (42.386%)  route 0.284ns (57.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.594     1.513    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X6Y137         FDCE                                         r  accelerometer_inst/z_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  accelerometer_inst/z_in_reg[5]/Q
                         net (fo=1, routed)           0.114     1.792    uart_tx_inst/selected_frame_reg[7]_1[1]
    SLICE_X6Y137         LUT6 (Prop_lut6_I5_O)        0.045     1.837 r  uart_tx_inst/selected_frame_reg[5]_i_1/O
                         net (fo=1, routed)           0.170     2.007    uart_tx_inst/selected_frame_reg[5]_i_1_n_0
    SLICE_X7Y136         LDCE                                         r  uart_tx_inst/selected_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/x_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/selected_frame_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.209ns (37.658%)  route 0.346ns (62.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X6Y138         FDCE                                         r  accelerometer_inst/x_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  accelerometer_inst/x_in_reg[6]/Q
                         net (fo=2, routed)           0.161     1.839    uart_tx_inst/selected_frame_reg[7]_0[2]
    SLICE_X6Y137         LUT6 (Prop_lut6_I2_O)        0.045     1.884 r  uart_tx_inst/selected_frame_reg[6]_i_1/O
                         net (fo=1, routed)           0.185     2.069    uart_tx_inst/selected_frame_reg[6]_i_1_n_0
    SLICE_X7Y136         LDCE                                         r  uart_tx_inst/selected_frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/y_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/selected_frame_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.246ns (37.919%)  route 0.403ns (62.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X6Y138         FDCE                                         r  accelerometer_inst/y_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDCE (Prop_fdce_C_Q)         0.148     1.662 r  accelerometer_inst/y_in_reg[4]/Q
                         net (fo=1, routed)           0.109     1.771    uart_tx_inst/Q[0]
    SLICE_X7Y137         LUT6 (Prop_lut6_I1_O)        0.098     1.869 r  uart_tx_inst/selected_frame_reg[4]_i_1/O
                         net (fo=1, routed)           0.294     2.163    uart_tx_inst/selected_frame_reg[4]_i_1_n_0
    SLICE_X9Y137         LDCE                                         r  uart_tx_inst/selected_frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer_inst/z_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/selected_frame_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.246ns (34.897%)  route 0.459ns (65.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.594     1.513    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X6Y137         FDCE                                         r  accelerometer_inst/z_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDCE (Prop_fdce_C_Q)         0.148     1.661 r  accelerometer_inst/z_in_reg[7]/Q
                         net (fo=1, routed)           0.125     1.787    uart_tx_inst/selected_frame_reg[7]_1[3]
    SLICE_X6Y137         LUT6 (Prop_lut6_I5_O)        0.098     1.885 r  uart_tx_inst/selected_frame_reg[7]_i_1/O
                         net (fo=1, routed)           0.334     2.218    uart_tx_inst/selected_frame_reg[7]_i_1_n_0
    SLICE_X7Y136         LDCE                                         r  uart_tx_inst/selected_frame_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.627ns  (logic 0.988ns (60.715%)  route 0.639ns (39.285%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X2Y139         FDPE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDPE (Prop_fdpe_C_Q)         0.164     1.679 r  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.639     2.319    mosi_TRI
    F14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.143 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000     3.143    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           281 Endpoints
Min Delay           281 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/packet_send_f2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.764ns  (logic 1.728ns (25.541%)  route 5.036ns (74.459%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          4.072     5.551    uart_tx_inst/uart_reset_IBUF
    SLICE_X13Y138        LUT6 (Prop_lut6_I3_O)        0.124     5.675 r  uart_tx_inst/packet_send_f2_i_4/O
                         net (fo=1, routed)           0.965     6.640    uart_tx_inst/packet_send_f2_i_4_n_0
    SLICE_X11Y136        LUT6 (Prop_lut6_I5_O)        0.124     6.764 r  uart_tx_inst/packet_send_f2_i_1/O
                         net (fo=1, routed)           0.000     6.764    uart_tx_inst/packet_send_f2_i_1_n_0
    SLICE_X11Y136        FDRE                                         r  uart_tx_inst/packet_send_f2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.506     4.928    uart_tx_inst/CLK
    SLICE_X11Y136        FDRE                                         r  uart_tx_inst/packet_send_f2_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            accelerometer_inst/parameter_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.595ns  (logic 1.850ns (28.046%)  route 4.745ns (71.954%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          3.256     4.734    accelerometer_inst/reset_n_IBUF
    SLICE_X9Y140         LUT2 (Prop_lut2_I1_O)        0.124     4.858 f  accelerometer_inst/parameter_addr[0]_i_3/O
                         net (fo=1, routed)           0.670     5.528    accelerometer_inst/spi_master_0/parameter_addr_reg[0]
    SLICE_X9Y140         LUT6 (Prop_lut6_I3_O)        0.124     5.652 r  accelerometer_inst/spi_master_0/parameter_addr[0]_i_2/O
                         net (fo=3, routed)           0.819     6.471    accelerometer_inst/spi_master_0/parameter_addr0
    SLICE_X7Y140         LUT3 (Prop_lut3_I1_O)        0.124     6.595 r  accelerometer_inst/spi_master_0/parameter_data[4]_i_1/O
                         net (fo=1, routed)           0.000     6.595    accelerometer_inst/spi_master_0_n_8
    SLICE_X7Y140         FDRE                                         r  accelerometer_inst/parameter_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.585     5.007    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y140         FDRE                                         r  accelerometer_inst/parameter_data_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            accelerometer_inst/parameter_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.552ns  (logic 1.879ns (28.672%)  route 4.673ns (71.328%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          3.256     4.734    accelerometer_inst/reset_n_IBUF
    SLICE_X9Y140         LUT2 (Prop_lut2_I1_O)        0.124     4.858 f  accelerometer_inst/parameter_addr[0]_i_3/O
                         net (fo=1, routed)           0.670     5.528    accelerometer_inst/spi_master_0/parameter_addr_reg[0]
    SLICE_X9Y140         LUT6 (Prop_lut6_I3_O)        0.124     5.652 r  accelerometer_inst/spi_master_0/parameter_addr[0]_i_2/O
                         net (fo=3, routed)           0.747     6.399    accelerometer_inst/spi_master_0/parameter_addr0
    SLICE_X7Y140         LUT3 (Prop_lut3_I1_O)        0.153     6.552 r  accelerometer_inst/spi_master_0/parameter_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     6.552    accelerometer_inst/spi_master_0_n_7
    SLICE_X7Y140         FDRE                                         r  accelerometer_inst/parameter_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.585     5.007    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y140         FDRE                                         r  accelerometer_inst/parameter_addr_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            accelerometer_inst/parameter_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.523ns  (logic 1.850ns (28.355%)  route 4.673ns (71.645%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          3.256     4.734    accelerometer_inst/reset_n_IBUF
    SLICE_X9Y140         LUT2 (Prop_lut2_I1_O)        0.124     4.858 f  accelerometer_inst/parameter_addr[0]_i_3/O
                         net (fo=1, routed)           0.670     5.528    accelerometer_inst/spi_master_0/parameter_addr_reg[0]
    SLICE_X9Y140         LUT6 (Prop_lut6_I3_O)        0.124     5.652 r  accelerometer_inst/spi_master_0/parameter_addr[0]_i_2/O
                         net (fo=3, routed)           0.747     6.399    accelerometer_inst/spi_master_0/parameter_addr0
    SLICE_X7Y140         LUT4 (Prop_lut4_I2_O)        0.124     6.523 r  accelerometer_inst/spi_master_0/parameter_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     6.523    accelerometer_inst/spi_master_0_n_9
    SLICE_X7Y140         FDRE                                         r  accelerometer_inst/parameter_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.585     5.007    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y140         FDRE                                         r  accelerometer_inst/parameter_addr_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            accelerometer_inst/state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.387ns  (logic 1.630ns (25.516%)  route 4.757ns (74.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          2.749     4.227    accelerometer_inst/spi_master_0/reset_n_IBUF
    SLICE_X3Y137         LUT1 (Prop_lut1_I0_O)        0.152     4.379 f  accelerometer_inst/spi_master_0/state_i_2/O
                         net (fo=60, routed)          2.008     6.387    accelerometer_inst/AR[0]
    SLICE_X7Y141         FDCE                                         f  accelerometer_inst/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.586     5.008    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y141         FDCE                                         r  accelerometer_inst/state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            accelerometer_inst/acceleration_y_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.280ns  (logic 1.922ns (30.598%)  route 4.358ns (69.402%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          3.038     4.516    accelerometer_inst/reset_n_IBUF
    SLICE_X8Y140         LUT3 (Prop_lut3_I0_O)        0.116     4.632 f  accelerometer_inst/acceleration_y_int[11]_i_2/O
                         net (fo=3, routed)           0.598     5.230    accelerometer_inst/spi_master_0/acceleration_y_int_reg[0]
    SLICE_X9Y139         LUT6 (Prop_lut6_I2_O)        0.328     5.558 r  accelerometer_inst/spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.722     6.280    accelerometer_inst/spi_master_0_n_15
    SLICE_X5Y138         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.584     5.006    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X5Y138         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            accelerometer_inst/acceleration_y_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.279ns  (logic 1.922ns (30.605%)  route 4.357ns (69.395%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          3.038     4.516    accelerometer_inst/reset_n_IBUF
    SLICE_X8Y140         LUT3 (Prop_lut3_I0_O)        0.116     4.632 f  accelerometer_inst/acceleration_y_int[11]_i_2/O
                         net (fo=3, routed)           0.598     5.230    accelerometer_inst/spi_master_0/acceleration_y_int_reg[0]
    SLICE_X9Y139         LUT6 (Prop_lut6_I2_O)        0.328     5.558 r  accelerometer_inst/spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.721     6.279    accelerometer_inst/spi_master_0_n_15
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.583     5.005    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            accelerometer_inst/acceleration_y_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.279ns  (logic 1.922ns (30.605%)  route 4.357ns (69.395%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          3.038     4.516    accelerometer_inst/reset_n_IBUF
    SLICE_X8Y140         LUT3 (Prop_lut3_I0_O)        0.116     4.632 f  accelerometer_inst/acceleration_y_int[11]_i_2/O
                         net (fo=3, routed)           0.598     5.230    accelerometer_inst/spi_master_0/acceleration_y_int_reg[0]
    SLICE_X9Y139         LUT6 (Prop_lut6_I2_O)        0.328     5.558 r  accelerometer_inst/spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.721     6.279    accelerometer_inst/spi_master_0_n_15
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.583     5.005    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            accelerometer_inst/acceleration_y_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.279ns  (logic 1.922ns (30.605%)  route 4.357ns (69.395%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          3.038     4.516    accelerometer_inst/reset_n_IBUF
    SLICE_X8Y140         LUT3 (Prop_lut3_I0_O)        0.116     4.632 f  accelerometer_inst/acceleration_y_int[11]_i_2/O
                         net (fo=3, routed)           0.598     5.230    accelerometer_inst/spi_master_0/acceleration_y_int_reg[0]
    SLICE_X9Y139         LUT6 (Prop_lut6_I2_O)        0.328     5.558 r  accelerometer_inst/spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.721     6.279    accelerometer_inst/spi_master_0_n_15
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.583     5.005    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            accelerometer_inst/acceleration_y_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.279ns  (logic 1.922ns (30.605%)  route 4.357ns (69.395%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          3.038     4.516    accelerometer_inst/reset_n_IBUF
    SLICE_X8Y140         LUT3 (Prop_lut3_I0_O)        0.116     4.632 f  accelerometer_inst/acceleration_y_int[11]_i_2/O
                         net (fo=3, routed)           0.598     5.230    accelerometer_inst/spi_master_0/acceleration_y_int_reg[0]
    SLICE_X9Y139         LUT6 (Prop_lut6_I2_O)        0.328     5.558 r  accelerometer_inst/spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.721     6.279    accelerometer_inst/spi_master_0_n_15
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.583     5.005    accelerometer_inst/clk_IBUF_BUFG
    SLICE_X7Y137         FDRE                                         r  accelerometer_inst/acceleration_y_int_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/packet_send_f1_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_tx_inst/packet_send_f2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.203ns (44.572%)  route 0.252ns (55.428%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         LDCE                         0.000     0.000 r  uart_tx_inst/packet_send_f1_reg/G
    SLICE_X9Y136         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_tx_inst/packet_send_f1_reg/Q
                         net (fo=3, routed)           0.252     0.410    uart_tx_inst/packet_send_f1
    SLICE_X11Y136        LUT6 (Prop_lut6_I2_O)        0.045     0.455 r  uart_tx_inst/packet_send_f2_i_1/O
                         net (fo=1, routed)           0.000     0.455    uart_tx_inst/packet_send_f2_i_1_n_0
    SLICE_X11Y136        FDRE                                         r  uart_tx_inst/packet_send_f2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.835     2.000    uart_tx_inst/CLK
    SLICE_X11Y136        FDRE                                         r  uart_tx_inst/packet_send_f2_reg/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            accelerometer_inst/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.247ns (35.512%)  route 0.449ns (64.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.449     0.697    accelerometer_inst/spi_master_0/rx_buffer_reg[0]_0[0]
    SLICE_X5Y137         FDRE                                         r  accelerometer_inst/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.863     2.029    accelerometer_inst/spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y137         FDRE                                         r  accelerometer_inst/spi_master_0/rx_buffer_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            accelerometer_inst/spi_master_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.290ns (27.388%)  route 0.770ns (72.612%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          0.770     1.015    accelerometer_inst/spi_master_0/reset_n_IBUF
    SLICE_X4Y136         LUT5 (Prop_lut5_I1_O)        0.045     1.060 r  accelerometer_inst/spi_master_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.060    accelerometer_inst/spi_master_0/count[0]_i_1_n_0
    SLICE_X4Y136         FDRE                                         r  accelerometer_inst/spi_master_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.862     2.028    accelerometer_inst/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y136         FDRE                                         r  accelerometer_inst/spi_master_0/count_reg[0]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/tx_clock_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.247ns (23.076%)  route 0.825ns (76.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          0.825     1.072    uart_tx_inst/uart_reset_IBUF
    SLICE_X5Y133         FDCE                                         f  uart_tx_inst/tx_clock_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.860     2.026    uart_tx_inst/CLK
    SLICE_X5Y133         FDCE                                         r  uart_tx_inst/tx_clock_counter_reg[1]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/tx_clock_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.247ns (23.076%)  route 0.825ns (76.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          0.825     1.072    uart_tx_inst/uart_reset_IBUF
    SLICE_X5Y133         FDCE                                         f  uart_tx_inst/tx_clock_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.860     2.026    uart_tx_inst/CLK
    SLICE_X5Y133         FDCE                                         r  uart_tx_inst/tx_clock_counter_reg[2]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/tx_clock_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.247ns (23.076%)  route 0.825ns (76.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          0.825     1.072    uart_tx_inst/uart_reset_IBUF
    SLICE_X5Y133         FDCE                                         f  uart_tx_inst/tx_clock_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.860     2.026    uart_tx_inst/CLK
    SLICE_X5Y133         FDCE                                         r  uart_tx_inst/tx_clock_counter_reg[3]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/tx_clock_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.247ns (23.076%)  route 0.825ns (76.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          0.825     1.072    uart_tx_inst/uart_reset_IBUF
    SLICE_X5Y133         FDCE                                         f  uart_tx_inst/tx_clock_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.860     2.026    uart_tx_inst/CLK
    SLICE_X5Y133         FDCE                                         r  uart_tx_inst/tx_clock_counter_reg[4]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/tx_clock_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.247ns (21.648%)  route 0.896ns (78.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          0.896     1.143    uart_tx_inst/uart_reset_IBUF
    SLICE_X5Y134         FDCE                                         f  uart_tx_inst/tx_clock_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.861     2.027    uart_tx_inst/CLK
    SLICE_X5Y134         FDCE                                         r  uart_tx_inst/tx_clock_counter_reg[5]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/tx_clock_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.247ns (21.648%)  route 0.896ns (78.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          0.896     1.143    uart_tx_inst/uart_reset_IBUF
    SLICE_X5Y134         FDCE                                         f  uart_tx_inst/tx_clock_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.861     2.027    uart_tx_inst/CLK
    SLICE_X5Y134         FDCE                                         r  uart_tx_inst/tx_clock_counter_reg[6]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            uart_tx_inst/tx_clock_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.247ns (21.648%)  route 0.896ns (78.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=53, routed)          0.896     1.143    uart_tx_inst/uart_reset_IBUF
    SLICE_X5Y134         FDCE                                         f  uart_tx_inst/tx_clock_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.861     2.027    uart_tx_inst/CLK
    SLICE_X5Y134         FDCE                                         r  uart_tx_inst/tx_clock_counter_reg[7]/C





