// Seed: 1818451837
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  always @(1 or posedge id_5) begin : LABEL_0
    id_5 = 1'b0;
  end
  wire id_7;
  wor  id_8 = id_7 == 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_2,
      id_9,
      id_9
  );
  logic [7:0] id_10 = id_3;
  wor id_11 = id_1 - 1;
  assign id_10[1] = id_4;
  tri0 id_12 = 1'b0;
  id_13(
      1, id_11, 1
  );
endmodule
