<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `/home/runner/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-a-2.9.0/src/regs/hcr_el2.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>hcr_el2.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../cortex_a/index.html'><div class='logo-container'><img src='../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="comment">// SPDX-License-Identifier: Apache-2.0 OR MIT</span>
<span class="comment">//</span>
<span class="comment">// Copyright (c) 2018-2019 by the author(s)</span>
<span class="comment">//</span>
<span class="comment">// Author(s):</span>
<span class="comment">//   - Andre Richter &lt;andre.o.richter@gmail.com&gt;</span>

<span class="doccomment">//! Hypervisor Configuration Register - EL2</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! Provides configuration controls for virtualization, including defining</span>
<span class="doccomment">//! whether various Non-secure operations are trapped to EL2.</span>

<span class="kw">use</span> <span class="ident">register</span>::{<span class="ident">cpu</span>::<span class="ident">RegisterReadWrite</span>, <span class="ident">register_bitfields</span>};

<span class="macro">register_bitfields</span><span class="macro">!</span> {<span class="ident">u64</span>,
    <span class="kw">pub</span> <span class="ident">HCR_EL2</span> [
        <span class="doccomment">/// Execution state control for lower Exception levels:</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// 0 Lower levels are all AArch32.</span>
        <span class="doccomment">/// 1 The Execution state for EL1 is AArch64. The Execution state for EL0 is determined by</span>
        <span class="doccomment">///   the current value of PSTATE.nRW when executing at EL0.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// If all lower Exception levels cannot use AArch32 then this bit is RAO/WI.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// In an implementation that includes EL3, when SCR_EL3.NS==0, the PE behaves as if this</span>
        <span class="doccomment">/// bit has the same value as the SCR_EL3.RW bit for all purposes other than a direct read</span>
        <span class="doccomment">/// or write access of HCR_EL2.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// The RW bit is permitted to be cached in a TLB.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// When ARMv8.1-VHE is implemented, and the value of HCR_EL2.{E2H, TGE} is {1, 1}, this</span>
        <span class="doccomment">/// field behaves as 1 for all purposes other than a direct read of the value of this bit.</span>
        <span class="ident">RW</span>   <span class="ident">OFFSET</span>(<span class="number">31</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">AllLowerELsAreAarch32</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">EL1IsAarch64</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Default Cacheability.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// 0 This control has no effect on the Non-secure EL1&amp;0 translation regime.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// 1 In Non-secure state:</span>
        <span class="doccomment">///   - When EL1 is using AArch64, the PE behaves as if the value of the SCTLR_EL1.M field</span>
        <span class="doccomment">///     is 0 for all purposes other than returning the value of a direct read of SCTLR_EL1.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">///   - When EL1 is using AArch32, the PE behaves as if the value of the SCTLR.M field is 0</span>
        <span class="doccomment">///     for all purposes other than returning the value of a direct read of SCTLR.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">///   - The PE behaves as if the value of the HCR_EL2.VM field is 1 for all purposes other</span>
        <span class="doccomment">///     than returning the value of a direct read of HCR_EL2.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">///   - The memory type produced by stage 1 of the EL1&amp;0 translation regime is Normal</span>
        <span class="doccomment">///     Non-Shareable, Inner Write-Back Read-Allocate Write-Allocate, Outer Write-Back</span>
        <span class="doccomment">///     Read-Allocate Write-Allocate.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This field has no effect on the EL2, EL2&amp;0, and EL3 translation regimes.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This field is permitted to be cached in a TLB.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves</span>
        <span class="doccomment">/// as if this field is 0 for all purposes other than a direct read or write access of</span>
        <span class="doccomment">/// HCR_EL2.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// When ARMv8.1-VHE is implemented, and the value of HCR_EL2.{E2H, TGE} is {1, 1}, this</span>
        <span class="doccomment">/// field behaves as 0 for all purposes other than a direct read of the value of this field.</span>
        <span class="ident">DC</span>   <span class="ident">OFFSET</span>(<span class="number">12</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Set/Way Invalidation Override. Causes Non-secure EL1 execution of the data cache</span>
        <span class="doccomment">/// invalidate by set/way instructions to perform a data cache clean and invalidate by</span>
        <span class="doccomment">/// set/way:</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// 0 This control has no effect on the operation of data cache invalidate by set/way</span>
        <span class="doccomment">///   instructions.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// 1 Data cache invalidate by set/way instructions perform a data cache clean and</span>
        <span class="doccomment">///   invalidate by set/way.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// When the value of this bit is 1:</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// AArch32: DCISW performs the same invalidation as a DCCISW instruction.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// AArch64: DC ISW performs the same invalidation as a DC CISW instruction.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This bit can be implemented as RES 1.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves</span>
        <span class="doccomment">/// as if this field is 0 for all purposes other than a direct read or write access of</span>
        <span class="doccomment">/// HCR_EL2.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// When HCR_EL2.TGE is 1, the PE ignores the value of this field for all purposes other</span>
        <span class="doccomment">/// than a direct read of this field.</span>
        <span class="ident">SWIO</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ]
}

<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Reg</span>;

<span class="kw">impl</span> <span class="ident">RegisterReadWrite</span><span class="op">&lt;</span><span class="ident">u64</span>, <span class="ident">HCR_EL2</span>::<span class="ident">Register</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">Reg</span> {
    <span class="macro">sys_coproc_read_raw</span><span class="macro">!</span>(<span class="ident">u64</span>, <span class="string">&quot;HCR_EL2&quot;</span>);
    <span class="macro">sys_coproc_write_raw</span><span class="macro">!</span>(<span class="ident">u64</span>, <span class="string">&quot;HCR_EL2&quot;</span>);
}

<span class="kw">pub</span> <span class="kw">static</span> <span class="ident">HCR_EL2</span>: <span class="ident">Reg</span> <span class="op">=</span> <span class="ident">Reg</span> {};
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../";window.currentCrate = "cortex_a";</script><script src="../../../aliases.js"></script><script src="../../../main.js"></script><script src="../../../source-script.js"></script><script src="../../../source-files.js"></script><script defer src="../../../search-index.js"></script></body></html>