## Announcement

## Assignment 9
### Due Date: 10.01.2024 @ 23:50

## Tasks
1- Implement S-R flip flop by using minimum amount of logic gates. Inputs are: S (set), R (reset) and C (clock). 
2- Run the simulator and simulate every case of truth table in order. (Gif or video)  
3- Save and Upload your circuit Digital design file to the repo like **Assignment9.dig**. 

### Screenshots

*Insert Screenshots here*

### Equipments List

- All the logic gates
- Standard set equipments