m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/modeltech64_10.5/examples
T_opt
!s110 1625752224
VQ]Q93F9FmaiNC_F^:K41:3
04 8 4 work t_alu_8b fast 0
=1-107b4425bfca-60e702a0-139-346c
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;10.5;63
R0
valu_8b
Z2 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 9_6]_XWa;hK]zGoMb[<5L2
ID<;XQ8VSd]S2LiOeR4YYm1
Z3 dD:/BeginnerVerilogProjects/LAB09_0708
w1625750298
8alu_8b.v
Falu_8b.v
L0 2
Z4 OL;L;10.5;63
Z5 !s108 1625752314.000000
Z6 !s107 Register_File.v|alu_8b.v|D:/BeginnerVerilogProjects/LAB09_0708/alu_8b_register.v|
Z7 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/BeginnerVerilogProjects/LAB09_0708/alu_8b_register.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
valu_8b_register
R2
r1
!s85 0
31
!i10b 1
!s100 O:FdS@`20XmM1NH9:aVnE3
ICR<bF`Q[JXRz<6z_ndY<23
R3
w1625752075
8D:/BeginnerVerilogProjects/LAB09_0708/alu_8b_register.v
FD:/BeginnerVerilogProjects/LAB09_0708/alu_8b_register.v
L0 4
R4
R5
R6
R7
!i113 0
R8
R1
vRegister_File
R2
r1
!s85 0
31
!i10b 1
!s100 X?hi34^ZWln>h`GV[TT<c1
Ii[3_eQJ83gOXDCn@DC6AD1
R3
w1625752022
8Register_File.v
FRegister_File.v
L0 2
R4
R5
R6
R7
!i113 0
R8
R1
n@register_@file
vt_alu_8b
R2
r1
!s85 0
31
!i10b 1
!s100 MWeI`<O2c?j``5ldcfUYH0
Iz`CX5NjSDLRYklkPz0MIY2
R3
w1625751121
8D:/BeginnerVerilogProjects/LAB09_0708/t_alu_8b.v
FD:/BeginnerVerilogProjects/LAB09_0708/t_alu_8b.v
L0 3
R4
Z9 !s108 1625752313.000000
!s107 alu_8b.v|D:/BeginnerVerilogProjects/LAB09_0708/t_alu_8b.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/BeginnerVerilogProjects/LAB09_0708/t_alu_8b.v|
!i113 0
R8
R1
vt_alu_8b_register
R2
r1
!s85 0
31
!i10b 1
!s100 KJ;9_8O_@^C>K63ll1n?k1
I5e@5?eXNK54B0jgnGH=Lz0
R3
w1625752183
8D:/BeginnerVerilogProjects/LAB09_0708/t_alu_8b_register.v
FD:/BeginnerVerilogProjects/LAB09_0708/t_alu_8b_register.v
L0 3
R4
R9
!s107 Register_File.v|alu_8b.v|alu_8b_register.v|D:/BeginnerVerilogProjects/LAB09_0708/t_alu_8b_register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/BeginnerVerilogProjects/LAB09_0708/t_alu_8b_register.v|
!i113 0
R8
R1
vt_Register_File
R2
r1
!s85 0
31
!i10b 1
!s100 dk@OG0Kz^lhoz;ojzUdUC2
Ii2Jn2bQ_lHGk>`m[eH6?@0
R3
w1625752052
8D:/BeginnerVerilogProjects/LAB09_0708/t_Register_File.v
FD:/BeginnerVerilogProjects/LAB09_0708/t_Register_File.v
L0 3
R4
R9
!s107 Register_File.v|D:/BeginnerVerilogProjects/LAB09_0708/t_Register_File.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/BeginnerVerilogProjects/LAB09_0708/t_Register_File.v|
!i113 0
R8
R1
nt_@register_@file
