
SIMULATION REPORT          Generated on Tue May 23 16:56:25 2023


Design simulated: C:/Git/zahapat/FQEnv/simulator/work.oscillator_iq_tb
Number of signals/nets in design: 2033
Number of processes in design: 275
Number of instances from user libraries in design: 4
Number of executable statements in design: 164

Simulator Parameters:

    Current directory: C:/Git/zahapat/FQEnv/simulator
    Project file: C:/Git/zahapat/FQEnv/simulator/project.mpf
    Project root directory: .
    Simulation time resolution: 100ps

List of Design units used:

    Module: cordic_sin_cos_iter , acc : <novopt>
    Library: C:/Git/zahapat/FQEnv/simulator/work
    Source File: C:/Git/zahapat/FQEnv/modules/cordic_sin_cos/hdl/cordic_sin_cos_iter.sv
    Timescale: 1ns / 100ps
    Occurrences: 16

    Module: oscillator_iq , acc : <novopt>
    Library: C:/Git/zahapat/FQEnv/simulator/work
    Source File: C:/Git/zahapat/FQEnv/modules/oscillator_iq/hdl/oscillator_iq.sv
    Timescale: 1ns / 100ps
    Occurrences: 1

    Module: oscillator_iq_tb , acc : <novopt>
    Library: C:/Git/zahapat/FQEnv/simulator/work
    Source File: C:/Git/zahapat/FQEnv/modules/oscillator_iq/sim/oscillator_iq_tb.sv
    Timescale: 1ns / 1ns
    Occurrences: 1

    Module: std , acc : <novopt>
    Library: C:/intelFPGA/20.1/modelsim_ase/sv_std
    Source File: $MODEL_TECH/../verilog_src/std/std.sv
    Occurrences: 1

    Module: cordic_sin_cos , acc : <novopt>
    Library: C:/Git/zahapat/FQEnv/simulator/work
    Source File: C:/Git/zahapat/FQEnv/modules/cordic_sin_cos/hdl/cordic_sin_cos.sv
    Timescale: 1ns / 100ps
    Occurrences: 1

