{"vcs1":{"timestamp_begin":1681355946.877759268, "rt":0.53, "ut":0.21, "st":0.11}}
{"vcselab":{"timestamp_begin":1681355947.445680474, "rt":0.95, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681355948.422433455, "rt":0.63, "ut":0.07, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681355946.584702683}
{"VCS_COMP_START_TIME": 1681355946.584702683}
{"VCS_COMP_END_TIME": 1681355949.748438340}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338304}}
{"stitch_vcselab": {"peak_mem": 238988}}
