###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sat Mar  5 14:05:22 2022
#  Design:            filter_top
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix postRouteOpt_setup -outDir ../Reports/1_Encounter/4S_postRouteOpt
###############################################################
Path 1: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][10]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][10]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.351
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.149
- Arrival Time                 45.682
= Slack Time                    1.467
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                               |       |                                        |           |        |  Time   |   Time   | 
     |-----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                         |   v   | reset                                  |           |        |  25.000 |   26.467 | 
     | FE_OFC2_reset/A                               |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.601 | 
     | FE_OFC2_reset/Q                               |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.751 | 
     | FE_OFC20_reset/A                              |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.755 | 
     | FE_OFC20_reset/Q                              |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.171 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A                |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.220 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   34.864 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1039/C                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.007 |  33.403 |   34.871 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1039/Q                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_56            | AO22_5VX1 |  0.929 |  34.333 |   35.800 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1224_n_56/A      |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_56            | DLY4_5VX1 |  0.000 |  34.333 |   35.800 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1224_n_56/Q      |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1224_n_56 | DLY4_5VX1 | 11.349 |  45.682 |   47.149 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][10]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1224_n_56 | DFRQ_5VX1 |  0.000 |  45.682 |   47.149 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |   -1.467 | 
     | clk__L1_I0/A                                  |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.467 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.467 | 
     | clk__L2_I1/A                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.467 | 
     | clk__L2_I1/Q                                  |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.467 | 
     | clk__L3_I1/A                                  |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.467 | 
     | clk__L3_I1/Q                                  |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.467 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][10]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.467 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][2]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.349
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.151
- Arrival Time                 45.680
= Slack Time                    1.471
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.471 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.605 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.754 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.758 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.174 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.224 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   34.868 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1083/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.024 |  33.420 |   34.891 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1083/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_45            | AO22_5VX1 |  0.965 |  34.385 |   35.856 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1223_n_45/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_45            | DLY4_5VX1 |  0.000 |  34.385 |   35.856 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1223_n_45/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1223_n_45 | DLY4_5VX1 | 11.295 |  45.680 |   47.151 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][2]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1223_n_45 | DFRQ_5VX1 |  0.000 |  45.680 |   47.151 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.471 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.471 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.471 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.471 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.471 | 
     | clk__L3_I10/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.471 | 
     | clk__L3_I10/Q                                |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   -1.471 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][2]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.471 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][9]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][9]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.349
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.151
- Arrival Time                 45.666
= Slack Time                    1.485
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.485 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.619 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.769 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.773 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.188 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.238 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   34.882 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1087/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.007 |  33.403 |   34.889 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1087/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_41            | AO22_5VX1 |  0.932 |  34.335 |   35.820 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1221_n_41/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_41            | DLY4_5VX1 |  0.000 |  34.335 |   35.820 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1221_n_41/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1221_n_41 | DLY4_5VX1 | 11.331 |  45.666 |   47.151 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][9]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1221_n_41 | DFRQ_5VX1 |  0.000 |  45.666 |   47.151 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.485 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.485 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.485 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.485 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.485 | 
     | clk__L3_I1/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.485 | 
     | clk__L3_I1/Q                                 |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.485 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][9]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.485 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][0]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.348
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.152
- Arrival Time                 45.648
= Slack Time                    1.504
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.504 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.638 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.787 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.791 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.207 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.257 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   34.901 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1095/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.025 |  33.422 |   34.926 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1095/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_33            | AO22_5VX1 |  0.920 |  34.342 |   35.846 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1235_n_33/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_33            | DLY4_5VX1 |  0.000 |  34.342 |   35.846 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1235_n_33/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1235_n_33 | DLY4_5VX1 | 11.306 |  45.648 |   47.152 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][0]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1235_n_33 | DFRQ_5VX1 |  0.000 |  45.648 |   47.152 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.504 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.504 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.504 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.504 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.504 | 
     | clk__L3_I13/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.504 | 
     | clk__L3_I13/Q                                |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   -1.504 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.504 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][0]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.348
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.152
- Arrival Time                 45.603
= Slack Time                    1.549
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.549 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.682 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.832 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.836 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.252 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.301 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   34.945 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1093/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.025 |  33.422 |   34.970 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1093/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_35            | AO22_5VX1 |  0.896 |  34.318 |   35.866 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1218_n_35/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_35            | DLY4_5VX1 |  0.000 |  34.318 |   35.867 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1218_n_35/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1218_n_35 | DLY4_5VX1 | 11.284 |  45.602 |   47.151 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][0]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1218_n_35 | DFRQ_5VX1 |  0.000 |  45.603 |   47.152 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.549 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.549 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.549 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.549 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.549 | 
     | clk__L3_I13/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.549 | 
     | clk__L3_I13/Q                                |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   -1.549 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.549 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][7]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.349
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.151
- Arrival Time                 45.564
= Slack Time                    1.588
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.588 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.722 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.871 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.875 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.291 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.340 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   34.984 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1084/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.004 |  33.401 |   34.989 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1084/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_44            | AO22_5VX1 |  0.871 |  34.272 |   35.860 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1234_n_44/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_44            | DLY4_5VX1 |  0.000 |  34.272 |   35.860 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1234_n_44/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1234_n_44 | DLY4_5VX1 | 11.292 |  45.564 |   47.151 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][7]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1234_n_44 | DFRQ_5VX1 |  0.000 |  45.564 |   47.151 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.588 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.588 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.588 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.588 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.588 | 
     | clk__L3_I4/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.588 | 
     | clk__L3_I4/Q                                 |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   -1.588 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][7]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.588 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][7]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.153
- Arrival Time                 45.559
= Slack Time                    1.594
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.594 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.727 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.877 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.881 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.297 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.346 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   34.990 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1091/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.005 |  33.402 |   34.995 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1091/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_37            | AO22_5VX1 |  0.904 |  34.305 |   35.899 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1232_n_37/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_37            | DLY4_5VX1 |  0.000 |  34.305 |   35.899 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1232_n_37/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1232_n_37 | DLY4_5VX1 | 11.253 |  45.559 |   47.152 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][7]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1232_n_37 | DFRQ_5VX1 |  0.001 |  45.559 |   47.153 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.594 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.594 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.594 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.594 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.594 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.594 | 
     | clk__L3_I12/Q                                |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   -1.594 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][7]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.594 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][8]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][8]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.349
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.151
- Arrival Time                 45.556
= Slack Time                    1.595
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.595 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.729 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.879 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.883 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.299 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.348 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   34.992 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1086/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.006 |  33.403 |   34.998 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1086/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_42            | AO22_5VX1 |  0.865 |  34.268 |   35.863 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1220_n_42/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_42            | DLY4_5VX1 |  0.000 |  34.268 |   35.863 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1220_n_42/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1220_n_42 | DLY4_5VX1 | 11.288 |  45.556 |   47.151 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][8]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1220_n_42 | DFRQ_5VX1 |  0.000 |  45.556 |   47.151 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.595 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.595 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.595 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.595 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.595 | 
     | clk__L3_I4/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.595 | 
     | clk__L3_I4/Q                                 |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   -1.595 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][8]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.595 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][1]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.153
- Arrival Time                 45.557
= Slack Time                    1.596
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.596 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.730 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.880 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.884 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.299 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.349 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   34.993 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1081/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.025 |  33.422 |   35.018 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1081/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_47            | AO22_5VX1 |  0.884 |  34.306 |   35.902 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1222_n_47/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_47            | DLY4_5VX1 |  0.000 |  34.306 |   35.902 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1222_n_47/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1222_n_47 | DLY4_5VX1 | 11.251 |  45.557 |   47.153 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][1]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1222_n_47 | DFRQ_5VX1 |  0.000 |  45.557 |   47.153 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.596 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.596 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.596 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.596 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.596 | 
     | clk__L3_I10/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.596 | 
     | clk__L3_I10/Q                                |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   -1.596 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][1]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.596 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][5]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.346
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.154
- Arrival Time                 45.545
= Slack Time                    1.610
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.610 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.744 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.893 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.897 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.313 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.362 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.006 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1089/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.013 |  33.410 |   35.020 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1089/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_39            | AO22_5VX1 |  0.897 |  34.307 |   35.917 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1231_n_39/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_39            | DLY4_5VX1 |  0.000 |  34.307 |   35.917 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1231_n_39/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1231_n_39 | DLY4_5VX1 | 11.237 |  45.545 |   47.154 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][5]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1231_n_39 | DFRQ_5VX1 |  0.000 |  45.545 |   47.154 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.610 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.610 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.610 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.610 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.610 | 
     | clk__L3_I11/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.610 | 
     | clk__L3_I11/Q                                |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   -1.610 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][5]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.610 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][6]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.349
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.151
- Arrival Time                 45.538
= Slack Time                    1.613
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.613 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.747 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.897 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.901 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.316 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.366 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.010 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1043/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.007 |  33.404 |   35.017 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1043/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_52            | AO22_5VX1 |  0.850 |  34.254 |   35.867 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1226_n_52/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_52            | DLY4_5VX1 |  0.000 |  34.254 |   35.868 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1226_n_52/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1226_n_52 | DLY4_5VX1 | 11.284 |  45.538 |   47.151 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][6]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1226_n_52 | DFRQ_5VX1 |  0.000 |  45.538 |   47.151 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.613 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.613 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.613 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.613 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.613 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.613 | 
     | clk__L3_I12/Q                                |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   -1.613 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.613 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][1]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.344
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.156
- Arrival Time                 45.542
= Slack Time                    1.615
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.615 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.748 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.898 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.902 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.318 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.367 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.011 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1036/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.023 |  33.420 |   35.035 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1036/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_59            | AO22_5VX1 |  0.950 |  34.370 |   35.985 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1215_n_59/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_59            | DLY4_5VX1 |  0.000 |  34.370 |   35.985 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1215_n_59/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1215_n_59 | DLY4_5VX1 | 11.172 |  45.542 |   47.156 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][1]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1215_n_59 | DFRQ_5VX1 |  0.000 |  45.542 |   47.156 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.615 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.615 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.615 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.615 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.615 | 
     | clk__L3_I10/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.615 | 
     | clk__L3_I10/Q                                |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   -1.615 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][1]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.615 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][8]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][8]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.153
- Arrival Time                 45.534
= Slack Time                    1.619
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.619 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.753 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.902 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.906 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.322 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.371 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.015 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1045/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.004 |  33.401 |   35.020 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1045/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_50            | AO22_5VX1 |  0.876 |  34.277 |   35.895 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1230_n_50/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_50            | DLY4_5VX1 |  0.000 |  34.277 |   35.896 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1230_n_50/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1230_n_50 | DLY4_5VX1 | 11.257 |  45.534 |   47.153 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][8]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1230_n_50 | DFRQ_5VX1 |  0.000 |  45.534 |   47.153 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.619 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.619 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.619 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.619 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.619 | 
     | clk__L3_I4/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.619 | 
     | clk__L3_I4/Q                                 |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   -1.619 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][8]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.619 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][9]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][9]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.153
- Arrival Time                 45.523
= Slack Time                    1.630
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.630 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.764 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.913 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.918 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.333 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.383 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.027 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1046/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.007 |  33.403 |   35.033 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1046/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_49            | AO22_5VX1 |  0.857 |  34.261 |   35.891 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1211_n_49/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_49            | DLY4_5VX1 |  0.000 |  34.261 |   35.891 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1211_n_49/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1211_n_49 | DLY4_5VX1 | 11.263 |  45.523 |   47.153 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][9]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1211_n_49 | DFRQ_5VX1 |  0.000 |  45.523 |   47.153 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.630 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.630 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.630 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.630 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.630 | 
     | clk__L3_I1/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.630 | 
     | clk__L3_I1/Q                                 |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.630 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][9]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.630 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][1]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.346
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.154
- Arrival Time                 45.515
= Slack Time                    1.639
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.639 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.773 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.922 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.927 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.342 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.392 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.036 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1097/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.025 |  33.421 |   35.061 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1097/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_31            | AO22_5VX1 |  0.886 |  34.308 |   35.947 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1229_n_31/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_31            | DLY4_5VX1 |  0.000 |  34.308 |   35.947 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1229_n_31/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1229_n_31 | DLY4_5VX1 | 11.207 |  45.515 |   47.154 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][1]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1229_n_31 | DFRQ_5VX1 |  0.000 |  45.515 |   47.154 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.639 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.639 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.639 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.639 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.639 | 
     | clk__L3_I13/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.639 | 
     | clk__L3_I13/Q                                |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   -1.639 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][1]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.639 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][6]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.346
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.154
- Arrival Time                 45.511
= Slack Time                    1.644
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.644 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.778 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.927 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.931 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.347 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.397 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.041 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1090/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.010 |  33.407 |   35.051 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1090/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_38            | AO22_5VX1 |  0.897 |  34.304 |   35.947 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1228_n_38/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_38            | DLY4_5VX1 |  0.000 |  34.304 |   35.947 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1228_n_38/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1228_n_38 | DLY4_5VX1 | 11.207 |  45.510 |   47.154 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][6]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1228_n_38 | DFRQ_5VX1 |  0.000 |  45.511 |   47.154 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.644 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.644 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.644 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.644 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.644 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.644 | 
     | clk__L3_I12/Q                                |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   -1.644 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.644 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][6]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.153
- Arrival Time                 45.498
= Slack Time                    1.655
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.655 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.789 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.938 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.942 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.358 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.408 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.052 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1082/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.010 |  33.407 |   35.062 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1082/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1225_n_46 | AO22_5VX1 |  0.851 |  34.258 |   35.913 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1225_n_46/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1225_n_46 | DLY4_5VX1 |  0.000 |  34.259 |   35.913 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1225_n_46/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_46            | DLY4_5VX1 | 11.240 |  45.498 |   47.153 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][6]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_46            | DFRQ_5VX1 |  0.000 |  45.498 |   47.153 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.655 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.655 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.655 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.655 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.655 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.655 | 
     | clk__L3_I12/Q                                |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   -1.655 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.655 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][4]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.155
- Arrival Time                 45.496
= Slack Time                    1.659
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.659 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.793 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.942 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.947 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.362 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.412 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.056 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1041/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.017 |  33.413 |   35.073 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1041/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_54            | AO22_5VX1 |  0.884 |  34.297 |   35.957 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1237_n_54/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_54            | DLY4_5VX1 |  0.000 |  34.298 |   35.957 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1237_n_54/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1237_n_54 | DLY4_5VX1 | 11.197 |  45.495 |   47.154 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][4]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1237_n_54 | DFRQ_5VX1 |  0.000 |  45.496 |   47.155 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.659 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.659 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.659 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.659 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.659 | 
     | clk__L3_I11/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.659 | 
     | clk__L3_I11/Q                                |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   -1.659 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.659 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][3]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.155
- Arrival Time                 45.490
= Slack Time                    1.665
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.665 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.799 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.949 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.953 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.368 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.418 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.062 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1085/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.021 |  33.418 |   35.083 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1085/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_43            | AO22_5VX1 |  0.850 |  34.268 |   35.933 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1209_n_43/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_43            | DLY4_5VX1 |  0.000 |  34.268 |   35.934 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1209_n_43/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1209_n_43 | DLY4_5VX1 | 11.221 |  45.490 |   47.155 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][3]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1209_n_43 | DFRQ_5VX1 |  0.000 |  45.490 |   47.155 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.665 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.665 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.665 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.665 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.665 | 
     | clk__L3_I10/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.665 | 
     | clk__L3_I10/Q                                |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   -1.665 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][3]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.665 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][10]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][10]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.153
- Arrival Time                 45.475
= Slack Time                    1.678
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                               |       |                                        |           |        |  Time   |   Time   | 
     |-----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                         |   v   | reset                                  |           |        |  25.000 |   26.678 | 
     | FE_OFC2_reset/A                               |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.812 | 
     | FE_OFC2_reset/Q                               |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.962 | 
     | FE_OFC20_reset/A                              |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.966 | 
     | FE_OFC20_reset/Q                              |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.381 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A                |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.431 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.075 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1098/C                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.006 |  33.403 |   35.081 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1098/Q                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_30            | AO22_5VX1 |  0.834 |  34.237 |   35.915 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1240_n_30/A      |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_30            | DLY4_5VX1 |  0.000 |  34.237 |   35.916 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1240_n_30/Q      |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1240_n_30 | DLY4_5VX1 | 11.237 |  45.475 |   47.153 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][10]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1240_n_30 | DFRQ_5VX1 |  0.000 |  45.475 |   47.153 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |   -1.678 | 
     | clk__L1_I0/A                                  |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.678 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.678 | 
     | clk__L2_I1/A                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.678 | 
     | clk__L2_I1/Q                                  |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.678 | 
     | clk__L3_I4/A                                  |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.678 | 
     | clk__L3_I4/Q                                  |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   -1.678 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][10]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.678 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][9]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][9]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.155
- Arrival Time                 45.476
= Slack Time                    1.679
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.679 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.813 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.962 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.966 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.382 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.431 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.076 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1094/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.007 |  33.404 |   35.082 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1094/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_34            | AO22_5VX1 |  0.858 |  34.262 |   35.940 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1236_n_34/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_34            | DLY4_5VX1 |  0.000 |  34.262 |   35.941 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1236_n_34/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1236_n_34 | DLY4_5VX1 | 11.214 |  45.476 |   47.155 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][9]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1236_n_34 | DFRQ_5VX1 |  0.000 |  45.476 |   47.155 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.679 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.679 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.679 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.679 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.679 | 
     | clk__L3_I1/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.679 | 
     | clk__L3_I1/Q                                 |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.679 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][9]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.679 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][4]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.155
- Arrival Time                 45.451
= Slack Time                    1.704
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.704 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.838 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.987 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.992 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.407 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.457 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.101 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1088/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.019 |  33.415 |   35.119 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1088/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_40            | AO22_5VX1 |  0.850 |  34.265 |   35.969 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1208_n_40/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_40            | DLY4_5VX1 |  0.000 |  34.265 |   35.969 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1208_n_40/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1208_n_40 | DLY4_5VX1 | 11.186 |  45.451 |   47.155 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][4]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1208_n_40 | DFRQ_5VX1 |  0.000 |  45.451 |   47.155 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.704 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.704 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.704 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.704 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.704 | 
     | clk__L3_I11/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.704 | 
     | clk__L3_I11/Q                                |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   -1.704 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.704 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][4]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.344
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.156
- Arrival Time                 45.451
= Slack Time                    1.704
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.704 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.838 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.987 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   27.992 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.407 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.457 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.101 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1101/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.018 |  33.415 |   35.119 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1101/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_27            | AO22_5VX1 |  0.865 |  34.280 |   35.984 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1213_n_27/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_27            | DLY4_5VX1 |  0.000 |  34.280 |   35.984 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1213_n_27/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1213_n_27 | DLY4_5VX1 | 11.171 |  45.451 |   47.155 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][4]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1213_n_27 | DFRQ_5VX1 |  0.000 |  45.451 |   47.156 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.704 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.704 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.704 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.704 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.704 | 
     | clk__L3_I11/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.704 | 
     | clk__L3_I11/Q                                |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   -1.704 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.704 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][10]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][10]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.340
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.160
- Arrival Time                 45.449
= Slack Time                    1.711
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                                        |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                         |   v   | reset                                  |           |       |  25.000 |   26.711 | 
     | FE_OFC0_reset/A                               |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   26.783 | 
     | FE_OFC0_reset/Q                               |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   29.378 | 
     | FE_OFC10_reset/A                              |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   29.419 | 
     | FE_OFC10_reset/Q                              |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   32.586 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A                |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   32.611 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q                |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   37.567 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1096/C                |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.014 |  35.869 |   37.580 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1096/Q                |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_32            | AO22_5VX1 | 1.265 |  37.135 |   38.846 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1724_n_32/A      |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_32            | DLY1_5VX1 | 0.002 |  37.136 |   38.847 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1724_n_32/Q      |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1724_n_32 | DLY1_5VX1 | 2.841 |  39.977 |   41.688 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1282_n_32/A      |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1724_n_32 | DLY2_5VX1 | 0.001 |  39.978 |   41.689 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1282_n_32/Q      |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1282_n_32 | DLY2_5VX1 | 5.471 |  45.449 |   47.160 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][10]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1282_n_32 | DFRQ_5VX1 | 0.000 |  45.449 |   47.160 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |   -1.711 | 
     | clk__L1_I0/A                                  |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.711 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.711 | 
     | clk__L2_I0/A                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.711 | 
     | clk__L2_I0/Q                                  |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.711 | 
     | clk__L3_I0/A                                  |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |   -1.711 | 
     | clk__L3_I0/Q                                  |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |   -1.711 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][10]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.711 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][10]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][10]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.155
- Arrival Time                 45.441
= Slack Time                    1.713
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                               |       |                                        |           |        |  Time   |   Time   | 
     |-----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                         |   v   | reset                                  |           |        |  25.000 |   26.713 | 
     | FE_OFC2_reset/A                               |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.847 | 
     | FE_OFC2_reset/Q                               |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   27.997 | 
     | FE_OFC20_reset/A                              |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   28.001 | 
     | FE_OFC20_reset/Q                              |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.416 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A                |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.466 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.110 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1096/C                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.007 |  33.404 |   35.117 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1096/Q                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_32            | AO22_5VX1 |  0.845 |  34.248 |   35.962 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1238_n_32/A      |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_32            | DLY4_5VX1 |  0.000 |  34.249 |   35.962 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1238_n_32/Q      |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1238_n_32 | DLY4_5VX1 | 11.193 |  45.441 |   47.154 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][10]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1238_n_32 | DFRQ_5VX1 |  0.000 |  45.441 |   47.155 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |   -1.713 | 
     | clk__L1_I0/A                                  |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.713 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.713 | 
     | clk__L2_I1/A                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.713 | 
     | clk__L2_I1/Q                                  |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.713 | 
     | clk__L3_I1/A                                  |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.713 | 
     | clk__L3_I1/Q                                  |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.713 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][10]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.713 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][8]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][8]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.155
- Arrival Time                 45.433
= Slack Time                    1.721
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.721 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.855 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   28.005 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   28.009 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.424 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.474 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.118 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1092/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.005 |  33.402 |   35.123 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1092/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_36            | AO22_5VX1 |  0.840 |  34.242 |   35.964 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1239_n_36/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_36            | DLY4_5VX1 |  0.000 |  34.243 |   35.964 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1239_n_36/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1239_n_36 | DLY4_5VX1 | 11.191 |  45.433 |   47.154 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][8]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1239_n_36 | DFRQ_5VX1 |  0.000 |  45.433 |   47.155 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.721 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.721 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.721 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.721 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.721 | 
     | clk__L3_I4/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.721 | 
     | clk__L3_I4/Q                                 |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   -1.721 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][8]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.721 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][3]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.344
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.156
- Arrival Time                 45.430
= Slack Time                    1.725
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.725 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.859 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   28.009 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   28.013 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.429 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.478 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.122 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1100/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.022 |  33.419 |   35.144 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1100/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_28            | AO22_5VX1 |  0.846 |  34.265 |   35.991 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1219_n_28/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_28            | DLY4_5VX1 |  0.000 |  34.265 |   35.991 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1219_n_28/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1219_n_28 | DLY4_5VX1 | 11.165 |  45.430 |   47.155 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][3]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1219_n_28 | DFRQ_5VX1 |  0.000 |  45.430 |   47.156 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.725 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.725 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.725 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.725 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.725 | 
     | clk__L3_I10/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.725 | 
     | clk__L3_I10/Q                                |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   -1.725 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][3]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.725 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][5]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.344
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.156
- Arrival Time                 45.422
= Slack Time                    1.734
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.734 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.868 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   28.017 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   28.022 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.437 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.487 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.131 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1080/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.013 |  33.410 |   35.144 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1080/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_48            | AO22_5VX1 |  0.866 |  34.275 |   36.009 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1216_n_48/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_48            | DLY4_5VX1 |  0.000 |  34.275 |   36.009 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1216_n_48/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1216_n_48 | DLY4_5VX1 | 11.147 |  45.422 |   47.156 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][5]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1216_n_48 | DFRQ_5VX1 |  0.000 |  45.422 |   47.156 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.734 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.734 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.734 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.734 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.734 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.734 | 
     | clk__L3_I12/Q                                |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   -1.734 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][5]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.734 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][2]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.344
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.156
- Arrival Time                 45.404
= Slack Time                    1.752
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.752 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.886 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   28.035 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   28.039 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.455 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.505 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.149 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1038/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.023 |  33.420 |   35.171 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1038/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_57            | AO22_5VX1 |  0.834 |  34.254 |   36.006 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1233_n_57/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_57            | DLY4_5VX1 |  0.000 |  34.254 |   36.006 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1233_n_57/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1233_n_57 | DLY4_5VX1 | 11.150 |  45.404 |   47.156 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][2]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1233_n_57 | DFRQ_5VX1 |  0.000 |  45.404 |   47.156 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.752 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.752 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.752 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.752 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.752 | 
     | clk__L3_I10/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.752 | 
     | clk__L3_I10/Q                                |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   -1.752 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][2]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.752 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][0]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.343
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.157
- Arrival Time                 45.391
= Slack Time                    1.766
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.766 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.900 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   28.049 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   28.053 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.469 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.519 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.163 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1037/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.025 |  33.421 |   35.187 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1037/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_58            | AO22_5VX1 |  0.843 |  34.264 |   36.030 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1217_n_58/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_58            | DLY4_5VX1 |  0.000 |  34.264 |   36.030 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1217_n_58/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1217_n_58 | DLY4_5VX1 | 11.126 |  45.391 |   47.157 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][0]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1217_n_58 | DFRQ_5VX1 |  0.000 |  45.391 |   47.157 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.766 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.766 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.766 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.766 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.766 | 
     | clk__L3_I13/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.766 | 
     | clk__L3_I13/Q                                |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   -1.766 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.766 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][3]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.343
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.157
- Arrival Time                 45.381
= Slack Time                    1.776
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.776 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.910 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   28.059 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   28.064 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.479 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.529 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.173 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1040/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.019 |  33.416 |   35.192 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1040/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_55            | AO22_5VX1 |  0.828 |  34.244 |   36.020 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1214_n_55/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_55            | DLY4_5VX1 |  0.000 |  34.245 |   36.021 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1214_n_55/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1214_n_55 | DLY4_5VX1 | 11.136 |  45.380 |   47.157 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][3]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1214_n_55 | DFRQ_5VX1 |  0.000 |  45.381 |   47.157 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.776 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.776 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.776 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.776 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.776 | 
     | clk__L3_I11/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.776 | 
     | clk__L3_I11/Q                                |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   -1.776 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][3]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.776 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][7]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.344
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.156
- Arrival Time                 45.375
= Slack Time                    1.781
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.781 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.914 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   28.064 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   28.068 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.484 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.533 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.177 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1044/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.004 |  33.401 |   35.181 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1044/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_51            | AO22_5VX1 |  0.814 |  34.215 |   35.996 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1227_n_51/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_51            | DLY4_5VX1 |  0.000 |  34.215 |   35.996 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1227_n_51/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1227_n_51 | DLY4_5VX1 | 11.159 |  45.375 |   47.155 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][7]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1227_n_51 | DFRQ_5VX1 |  0.000 |  45.375 |   47.156 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.781 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.781 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.781 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.781 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.781 | 
     | clk__L3_I4/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.781 | 
     | clk__L3_I4/Q                                 |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   -1.781 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][7]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.781 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][5]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.343
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.157
- Arrival Time                 45.372
= Slack Time                    1.785
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.785 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.919 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   28.068 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   28.072 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.488 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.538 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.182 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1042/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.013 |  33.410 |   35.195 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1042/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_53            | AO22_5VX1 |  0.829 |  34.239 |   36.024 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1212_n_53/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_53            | DLY4_5VX1 |  0.000 |  34.239 |   36.024 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1212_n_53/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1212_n_53 | DLY4_5VX1 | 11.133 |  45.372 |   47.157 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][5]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1212_n_53 | DFRQ_5VX1 |  0.000 |  45.372 |   47.157 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.785 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.785 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.785 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.785 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.785 | 
     | clk__L3_I11/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.785 | 
     | clk__L3_I11/Q                                |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   -1.785 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][5]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.785 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][2]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.342
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.158
- Arrival Time                 45.326
= Slack Time                    1.832
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.832 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.134 |  25.134 |   26.966 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.149 |  26.283 |   28.115 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.004 |  26.288 |   28.119 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.416 |  28.703 |   30.535 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.049 |  28.753 |   30.585 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.644 |  33.397 |   35.229 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1099/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.023 |  33.420 |   35.252 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1099/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_29            | AO22_5VX1 |  0.808 |  34.228 |   36.060 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1210_n_29/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_29            | DLY4_5VX1 |  0.000 |  34.228 |   36.060 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1210_n_29/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1210_n_29 | DLY4_5VX1 | 11.098 |  45.326 |   47.158 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][2]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1210_n_29 | DFRQ_5VX1 |  0.000 |  45.326 |   47.158 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.832 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.832 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.832 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.832 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.832 | 
     | clk__L3_I10/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.832 | 
     | clk__L3_I10/Q                                |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   -1.832 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][2]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.832 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][5]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][5]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.340
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.160
- Arrival Time                 45.242
= Slack Time                    1.918
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   26.918 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   26.990 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   29.585 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   29.625 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   32.793 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   32.818 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   37.774 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1042/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.012 |  35.868 |   37.785 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1042/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_53            | AO22_5VX1 | 1.149 |  37.016 |   38.934 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1741_n_53/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_53            | DLY1_5VX1 | 0.001 |  37.017 |   38.935 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1741_n_53/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1741_n_53 | DLY1_5VX1 | 2.745 |  39.762 |   41.680 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1289_n_53/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1741_n_53 | DLY2_5VX1 | 0.000 |  39.762 |   41.680 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1289_n_53/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1289_n_53 | DLY2_5VX1 | 5.479 |  45.242 |   47.160 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][5]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1289_n_53 | DFRQ_5VX1 | 0.000 |  45.242 |   47.160 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.918 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.918 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.918 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.918 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -1.918 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -1.918 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -1.918 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][5]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.918 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][9]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][9]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.335
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.165
- Arrival Time                 45.230
= Slack Time                    1.935
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   26.935 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   27.007 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   29.602 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   29.642 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   32.810 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   32.835 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   37.791 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1094/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.012 |  35.867 |   37.802 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1094/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_34            | AO22_5VX1 | 1.238 |  37.106 |   39.041 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1728_n_34/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_34            | DLY1_5VX1 | 0.001 |  37.107 |   39.042 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1728_n_34/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1728_n_34 | DLY1_5VX1 | 2.846 |  39.953 |   41.888 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1298_n_34/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1728_n_34 | DLY2_5VX1 | 0.001 |  39.954 |   41.889 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1298_n_34/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1298_n_34 | DLY2_5VX1 | 5.276 |  45.230 |   47.165 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][9]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1298_n_34 | DFRQ_5VX1 | 0.000 |  45.230 |   47.165 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.935 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.935 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.935 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.935 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -1.935 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -1.935 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -1.935 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][9]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.935 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][7]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][7]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.339
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.161
- Arrival Time                 45.210
= Slack Time                    1.951
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   26.951 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   27.023 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   29.618 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   29.659 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   32.826 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   32.851 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   37.807 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1044/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.013 |  35.869 |   37.820 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1044/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_51            | AO22_5VX1 | 1.140 |  37.009 |   38.960 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1732_n_51/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_51            | DLY1_5VX1 | 0.000 |  37.009 |   38.960 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1732_n_51/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1732_n_51 | DLY1_5VX1 | 2.754 |  39.763 |   41.714 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1277_n_51/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1732_n_51 | DLY2_5VX1 | 0.000 |  39.763 |   41.714 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1277_n_51/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1277_n_51 | DLY2_5VX1 | 5.447 |  45.210 |   47.161 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][7]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1277_n_51 | DFRQ_5VX1 | 0.000 |  45.210 |   47.161 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.951 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.951 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.951 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.951 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.951 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |   -1.951 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |   -1.951 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][7]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.951 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][6]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][6]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.162
- Arrival Time                 44.954
= Slack Time                    2.208
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.208 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   27.280 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   29.875 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   29.916 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   33.083 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   33.108 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   38.064 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1043/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.011 |  35.867 |   38.075 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1043/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_52            | AO22_5VX1 | 1.095 |  36.962 |   39.170 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1687_n_52/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_52            | DLY1_5VX1 | 0.000 |  36.962 |   39.170 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1687_n_52/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1687_n_52 | DLY1_5VX1 | 2.576 |  39.537 |   41.745 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1266_n_52/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1687_n_52 | DLY2_5VX1 | 0.000 |  39.537 |   41.745 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1266_n_52/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1266_n_52 | DLY2_5VX1 | 5.417 |  44.954 |   47.162 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][6]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1266_n_52 | DFRQ_5VX1 | 0.000 |  44.954 |   47.162 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.208 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.208 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.208 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.208 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -2.208 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -2.208 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -2.208 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][6]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.208 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][7]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.336
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.164
- Arrival Time                 44.925
= Slack Time                    2.240
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.240 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   27.312 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   29.907 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   29.947 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   33.115 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   33.140 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   38.096 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1091/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.006 |  35.862 |   38.102 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1091/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_37            | AO22_5VX1 | 1.110 |  36.972 |   39.212 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1717_n_37/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_37            | DLY1_5VX1 | 0.000 |  36.972 |   39.212 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1717_n_37/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1717_n_37 | DLY1_5VX1 | 2.673 |  39.645 |   41.885 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1270_n_37/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1717_n_37 | DLY2_5VX1 | 0.000 |  39.645 |   41.885 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1270_n_37/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1270_n_37 | DLY2_5VX1 | 5.279 |  44.924 |   47.164 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][7]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1270_n_37 | DFRQ_5VX1 | 0.000 |  44.925 |   47.164 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.240 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.240 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.240 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.240 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -2.240 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -2.240 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -2.240 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][7]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.240 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][6]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][6]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.337
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.163
- Arrival Time                 44.856
= Slack Time                    2.307
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.307 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   27.379 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   29.974 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   30.015 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   33.182 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   33.207 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   38.163 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1082/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.010 |  35.865 |   38.173 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1082/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_46            | AO22_5VX1 | 1.007 |  36.873 |   39.180 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1680_n_46/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_46            | DLY1_5VX1 | 0.001 |  36.874 |   39.181 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1680_n_46/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1680_n_46 | DLY1_5VX1 | 2.585 |  39.459 |   41.766 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1253_n_46/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1680_n_46 | DLY2_5VX1 | 0.000 |  39.459 |   41.766 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1253_n_46/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1253_n_46 | DLY2_5VX1 | 5.397 |  44.856 |   47.163 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][6]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1253_n_46 | DFRQ_5VX1 | 0.000 |  44.856 |   47.163 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.307 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.307 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.307 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.307 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -2.307 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -2.307 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -2.307 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][6]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.307 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][9]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][9]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.162
- Arrival Time                 44.837
= Slack Time                    2.325
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.325 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   27.397 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   29.992 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   30.032 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   33.200 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   33.225 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   38.181 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1046/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.014 |  35.869 |   38.194 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1046/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_49            | AO22_5VX1 | 1.057 |  36.927 |   39.251 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1661_n_49/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_49            | DLY1_5VX1 | 0.000 |  36.927 |   39.251 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1661_n_49/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1661_n_49 | DLY1_5VX1 | 2.560 |  39.486 |   41.811 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1284_n_49/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1661_n_49 | DLY2_5VX1 | 0.000 |  39.486 |   41.811 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1284_n_49/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1284_n_49 | DLY2_5VX1 | 5.350 |  44.837 |   47.162 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][9]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1284_n_49 | DFRQ_5VX1 | 0.000 |  44.837 |   47.162 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.325 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.325 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.325 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.325 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.325 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.325 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.325 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][9]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.325 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][5]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][5]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.337
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.163
- Arrival Time                 44.822
= Slack Time                    2.341
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.341 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   27.413 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   30.008 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   30.049 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   33.216 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   33.241 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   38.197 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1080/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.014 |  35.870 |   38.211 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1080/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_48            | AO22_5VX1 | 1.010 |  36.880 |   39.221 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1287_n_48/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_48            | DLY2_5VX1 | 0.000 |  36.880 |   39.221 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1287_n_48/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1287_n_48 | DLY2_5VX1 | 5.217 |  42.097 |   44.438 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1651_n_48/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1287_n_48 | DLY1_5VX1 | 0.000 |  42.097 |   44.438 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1651_n_48/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1651_n_48 | DLY1_5VX1 | 2.725 |  44.822 |   47.163 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][5]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1651_n_48 | DFRQ_5VX1 | 0.000 |  44.822 |   47.163 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.341 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.341 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.341 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.341 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -2.341 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -2.341 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -2.341 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][5]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.341 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][8]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][8]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.340
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.160
- Arrival Time                 44.784
= Slack Time                    2.377
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.377 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   27.448 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   30.044 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   30.084 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   33.252 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   33.277 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   38.232 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1086/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.012 |  35.868 |   38.244 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1086/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_42            | AO22_5VX1 | 0.821 |  36.688 |   39.065 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1703_n_42/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_42            | DLY1_5VX1 | 0.000 |  36.689 |   39.065 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1703_n_42/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1703_n_42 | DLY1_5VX1 | 2.655 |  39.344 |   41.721 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1273_n_42/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1703_n_42 | DLY2_5VX1 | 0.000 |  39.344 |   41.721 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1273_n_42/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1273_n_42 | DLY2_5VX1 | 5.440 |  44.784 |   47.160 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][8]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1273_n_42 | DFRQ_5VX1 | 0.000 |  44.784 |   47.160 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.377 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.377 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.377 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.377 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -2.377 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -2.377 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -2.377 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][8]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.377 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][0]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.166
- Arrival Time                 44.733
= Slack Time                    2.433
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.433 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   27.505 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   30.100 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   30.141 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   33.308 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   33.333 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   38.289 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1095/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.022 |  35.878 |   38.311 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1095/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_33            | AO22_5VX1 | 1.028 |  36.906 |   39.339 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1733_n_33/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_33            | DLY1_5VX1 | 0.000 |  36.906 |   39.339 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1733_n_33/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1733_n_33 | DLY1_5VX1 | 2.597 |  39.503 |   41.936 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1242_n_33/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1733_n_33 | DLY2_5VX1 | 0.000 |  39.503 |   41.936 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1242_n_33/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1242_n_33 | DLY2_5VX1 | 5.229 |  44.733 |   47.166 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][0]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1242_n_33 | DFRQ_5VX1 | 0.000 |  44.733 |   47.166 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.433 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.433 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.433 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.433 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.433 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.433 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.433 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][0]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.433 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][0]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][0]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.162
- Arrival Time                 44.701
= Slack Time                    2.461
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.461 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   27.533 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   30.128 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   30.169 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   33.336 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   33.361 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   38.317 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1037/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.022 |  35.878 |   38.339 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1037/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_58            | AO22_5VX1 | 1.031 |  36.908 |   39.369 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1697_n_58/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_58            | DLY1_5VX1 | 0.000 |  36.908 |   39.369 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1697_n_58/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1697_n_58 | DLY1_5VX1 | 2.463 |  39.371 |   41.833 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1241_n_58/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1697_n_58 | DLY2_5VX1 | 0.000 |  39.372 |   41.833 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1241_n_58/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1241_n_58 | DLY2_5VX1 | 5.328 |  44.700 |   47.161 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][0]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1241_n_58 | DFRQ_5VX1 | 0.001 |  44.701 |   47.162 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.461 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.461 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.461 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.461 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.461 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.461 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.461 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][0]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.461 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][1]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][1]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.166
- Arrival Time                 44.702
= Slack Time                    2.464
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.464 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   27.536 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   30.131 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   30.172 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   33.339 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   33.364 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   38.320 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1097/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.021 |  35.877 |   38.341 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1097/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_31            | AO22_5VX1 | 1.028 |  36.905 |   39.369 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1713_n_31/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_31            | DLY1_5VX1 | 0.000 |  36.905 |   39.369 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1713_n_31/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1713_n_31 | DLY1_5VX1 | 2.558 |  39.463 |   41.927 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1243_n_31/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1713_n_31 | DLY2_5VX1 | 0.000 |  39.463 |   41.927 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1243_n_31/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1243_n_31 | DLY2_5VX1 | 5.238 |  44.701 |   47.166 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][1]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1243_n_31 | DFRQ_5VX1 | 0.000 |  44.702 |   47.166 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.464 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.464 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.464 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.464 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.464 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.464 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.464 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][1]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.464 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][8]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][8]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.337
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.163
- Arrival Time                 44.688
= Slack Time                    2.475
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.475 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   27.547 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   30.142 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   30.183 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   33.350 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   33.375 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   38.331 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1045/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.013 |  35.869 |   38.344 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1045/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_50            | AO22_5VX1 | 0.960 |  36.829 |   39.304 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1652_n_50/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_50            | DLY1_5VX1 | 0.000 |  36.829 |   39.304 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1652_n_50/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1652_n_50 | DLY1_5VX1 | 2.556 |  39.385 |   41.860 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1263_n_50/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1652_n_50 | DLY2_5VX1 | 0.000 |  39.385 |   41.860 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1263_n_50/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1263_n_50 | DLY2_5VX1 | 5.303 |  44.688 |   47.163 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][8]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1263_n_50 | DFRQ_5VX1 | 0.000 |  44.688 |   47.163 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.475 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.475 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.475 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.475 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.475 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.475 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.475 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][8]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.475 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][3]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][3]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.337
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.163
- Arrival Time                 44.674
= Slack Time                    2.489
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.489 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   27.561 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   30.156 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   30.197 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   33.364 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   33.389 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   38.345 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1040/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.018 |  35.874 |   38.363 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1040/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_55            | AO22_5VX1 | 0.950 |  36.824 |   39.313 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1693_n_55/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_55            | DLY1_5VX1 | 0.001 |  36.824 |   39.313 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1693_n_55/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1693_n_55 | DLY1_5VX1 | 2.544 |  39.368 |   41.857 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1251_n_55/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1693_n_55 | DLY2_5VX1 | 0.000 |  39.368 |   41.857 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1251_n_55/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1251_n_55 | DLY2_5VX1 | 5.305 |  44.673 |   47.162 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][3]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1251_n_55 | DFRQ_5VX1 | 0.001 |  44.674 |   47.163 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.489 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.489 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.489 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.489 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -2.489 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -2.489 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -2.489 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][3]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.489 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][5]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.166
- Arrival Time                 44.667
= Slack Time                    2.498
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.498 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   27.570 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   30.165 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.041 |  27.708 |   30.206 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.167 |  30.875 |   33.373 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.900 |   33.398 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.956 |  35.856 |   38.354 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1089/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.015 |  35.871 |   38.369 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1089/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_39            | AO22_5VX1 | 1.029 |  36.900 |   39.398 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1674_n_39/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_39            | DLY1_5VX1 | 0.000 |  36.900 |   39.398 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1674_n_39/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1674_n_39 | DLY1_5VX1 | 2.531 |  39.431 |   41.929 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1258_n_39/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1674_n_39 | DLY2_5VX1 | 0.000 |  39.431 |   41.929 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1258_n_39/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1258_n_39 | DLY2_5VX1 | 5.236 |  44.667 |   47.165 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][5]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1258_n_39 | DFRQ_5VX1 | 0.000 |  44.667 |   47.166 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.498 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.498 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.498 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.498 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -2.498 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -2.498 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -2.498 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][5]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.498 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][0]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.340
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.160
- Arrival Time                 44.608
= Slack Time                    2.553
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.553 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.072 |  25.072 |   27.625 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.595 |  27.667 |   30.220 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.029 |  27.696 |   30.249 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset                         | IN_5VX3   | 2.990 |  30.686 |   33.238 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset                         | NO2_5VX2  | 0.046 |  30.731 |   33.284 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15            | NO2_5VX2  | 4.879 |  35.611 |   38.163 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1095/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15            | AO22_5VX1 | 0.021 |  35.632 |   38.184 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1095/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1265_n_33 | AO22_5VX1 | 1.007 |  36.638 |   39.191 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1670_n_33/A     |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1265_n_33 | DLY1_5VX1 | 0.000 |  36.638 |   39.191 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1670_n_33/Q     |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1670_n_33 | DLY1_5VX1 | 2.525 |  39.163 |   41.716 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1265_n_33/A     |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1670_n_33 | DLY2_5VX1 | 0.000 |  39.163 |   41.716 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1265_n_33/Q     |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_33            | DLY2_5VX1 | 5.445 |  44.608 |   47.160 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][0]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_33            | DFRQ_5VX1 | 0.000 |  44.608 |   47.160 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.553 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.553 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.553 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.553 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   -2.553 | 
     | clk__L3_I9/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   -2.553 | 
     | clk__L3_I9/Q                                 |   ^   | clk__L3_N9 | BU_5VX16  | 0.000 |   0.000 |   -2.553 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][0]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.553 | 
     +------------------------------------------------------------------------------------------------------------+ 

