Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/utkar/Documents/ISE/VHDL/gates/Basic_gates_isim_beh.exe -prj C:/Users/utkar/Documents/ISE/VHDL/gates/Basic_gates_beh.prj work.Basic_gates 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/utkar/Documents/ISE/VHDL/gates/Basic_gates.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160584 KB
Fuse CPU Usage: 155 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture dataflow of entity basic_gates
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable C:/Users/utkar/Documents/ISE/VHDL/gates/Basic_gates_isim_beh.exe
Fuse Memory Usage: 171436 KB
Fuse CPU Usage: 187 ms
