// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "04/15/2019 16:15:01"
                                                                                
// Verilog Test Bench template for design : Digtal_Main
// 
// Simulation tool : ModelSim-Altera (Verilog)
// 

`timescale 1 ps/ 1 ps
module Digtal_Main_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg CLOCK_Digtal;
reg CS;
reg [7:0] RAM_Q;
reg RD;
reg [7:0] Rx_Data;
// wires                                               
wire [7:0]  Out_Data;
wire [7:0]  RAM_Data_In;
wire [30:0]  RAM_RDADD;
wire RAM_RDEN;
wire [30:0]  RAM_WRADD;
wire RAM_WREN;

// assign statements (if any)                          
Digtal_Main i1 (
// port map - connection between master ports and signals/registers   
	.CLOCK_Digtal(CLOCK_Digtal),
	.CS(CS),
	.Out_Data(Out_Data),
	.RAM_Data_In(RAM_Data_In),
	.RAM_Q(RAM_Q),
	.RAM_RDADD(RAM_RDADD),
	.RAM_RDEN(RAM_RDEN),
	.RAM_WRADD(RAM_WRADD),
	.RAM_WREN(RAM_WREN),
	.RD(RD),
	.Rx_Data(Rx_Data)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
                                                       
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
                                                       
@eachvec;                                              
// --> end                                             
end                                                    
endmodule

